###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:58:50 2025
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][3] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][3] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][3] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.901
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.949
  Arrival Time                  0.997
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.049 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.037 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.025 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.122 | 
     | DFT_UART_CLK__L1_I1                           | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.212 | 
     | DFT_UART_CLK__L2_I2                           | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.273 | 
     | DFT_UART_CLK__L3_I1                           | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.406 | 
     | DFT_UART_CLK__L4_I1                           | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.481 | 
     | DFT_UART_CLK__L5_I1                           | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.502 | 
     | DFT_UART_CLK__L6_I1                           | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.520 | 
     | U0_ClkDiv/U55                                 | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.596 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.596 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.725 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.793 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][3] | CK ^ -> Q ^ | SDFFRQX2M      | 0.039 | 0.156 |   0.997 |    0.949 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][3] | D ^         | SDFFRQX2M      | 0.039 | 0.000 |   0.997 |    0.949 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.048 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.060 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.072 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.219 | 
     | DFT_UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.251 | 
     | DFT_UART_CLK__L2_I1                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.304 | 
     | DFT_UART_CLK__L3_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.350 | 
     | DFT_UART_CLK__L4_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.397 | 
     | DFT_UART_CLK__L5_I0                           | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.450 | 
     | DFT_UART_CLK__L6_I0                           | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.473 | 
     | DFT_UART_CLK__L7_I0                           | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.492 | 
     | DFT_UART_CLK__L8_I1                           | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.507 | 
     | U0_ClkDiv/div_clk_reg_reg                     | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.660 | 
     | U0_ClkDiv/U55                                 | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.748 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.748 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.877 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    0.945 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][3] | CK ^        | SDFFRQX2M      | 0.059 | 0.005 |   0.901 |    0.950 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.902
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.949
  Arrival Time                  0.998
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.049 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.037 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.025 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.122 | 
     | DFT_UART_CLK__L1_I1                           | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.212 | 
     | DFT_UART_CLK__L2_I2                           | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.273 | 
     | DFT_UART_CLK__L3_I1                           | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.406 | 
     | DFT_UART_CLK__L4_I1                           | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.481 | 
     | DFT_UART_CLK__L5_I1                           | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.502 | 
     | DFT_UART_CLK__L6_I1                           | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.520 | 
     | U0_ClkDiv/U55                                 | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.595 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.595 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.725 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.793 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M      | 0.039 | 0.156 |   0.998 |    0.949 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M      | 0.039 | 0.000 |   0.998 |    0.949 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.049 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.060 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.072 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.220 | 
     | DFT_UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.251 | 
     | DFT_UART_CLK__L2_I1                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.304 | 
     | DFT_UART_CLK__L3_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.350 | 
     | DFT_UART_CLK__L4_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.397 | 
     | DFT_UART_CLK__L5_I0                           | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.451 | 
     | DFT_UART_CLK__L6_I0                           | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.474 | 
     | DFT_UART_CLK__L7_I0                           | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.492 | 
     | DFT_UART_CLK__L8_I1                           | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.507 | 
     | U0_ClkDiv/div_clk_reg_reg                     | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.661 | 
     | U0_ClkDiv/U55                                 | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.748 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.748 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.877 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    0.945 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] | CK ^        | SDFFRQX2M      | 0.059 | 0.005 |   0.902 |    0.950 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][1] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.901
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.948
  Arrival Time                  1.002
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.054 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.042 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.030 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.117 | 
     | DFT_UART_CLK__L1_I1                           | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.207 | 
     | DFT_UART_CLK__L2_I2                           | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.268 | 
     | DFT_UART_CLK__L3_I1                           | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.401 | 
     | DFT_UART_CLK__L4_I1                           | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.476 | 
     | DFT_UART_CLK__L5_I1                           | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.497 | 
     | DFT_UART_CLK__L6_I1                           | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.515 | 
     | U0_ClkDiv/U55                                 | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.591 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.591 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.720 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.788 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M      | 0.045 | 0.160 |   1.002 |    0.948 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M      | 0.045 | 0.000 |   1.002 |    0.948 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.054 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.065 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.077 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.225 | 
     | DFT_UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.256 | 
     | DFT_UART_CLK__L2_I1                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.309 | 
     | DFT_UART_CLK__L3_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.355 | 
     | DFT_UART_CLK__L4_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.402 | 
     | DFT_UART_CLK__L5_I0                           | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.456 | 
     | DFT_UART_CLK__L6_I0                           | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.479 | 
     | DFT_UART_CLK__L7_I0                           | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.497 | 
     | DFT_UART_CLK__L8_I1                           | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.512 | 
     | U0_ClkDiv/div_clk_reg_reg                     | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.666 | 
     | U0_ClkDiv/U55                                 | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.753 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.753 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.882 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    0.950 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M      | 0.059 | 0.004 |   0.901 |    0.955 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][2] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.901
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.948
  Arrival Time                  1.003
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.055 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.043 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.031 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.116 | 
     | DFT_UART_CLK__L1_I1                           | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.206 | 
     | DFT_UART_CLK__L2_I2                           | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.267 | 
     | DFT_UART_CLK__L3_I1                           | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.400 | 
     | DFT_UART_CLK__L4_I1                           | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.475 | 
     | DFT_UART_CLK__L5_I1                           | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.496 | 
     | DFT_UART_CLK__L6_I1                           | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.514 | 
     | U0_ClkDiv/U55                                 | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.590 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.590 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.719 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.787 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][2] | CK ^ -> Q ^ | SDFFRQX2M      | 0.046 | 0.161 |   1.003 |    0.948 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] | D ^         | SDFFRQX2M      | 0.046 | 0.000 |   1.003 |    0.948 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.055 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.066 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.078 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.225 | 
     | DFT_UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.257 | 
     | DFT_UART_CLK__L2_I1                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.310 | 
     | DFT_UART_CLK__L3_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.356 | 
     | DFT_UART_CLK__L4_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.403 | 
     | DFT_UART_CLK__L5_I0                           | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.457 | 
     | DFT_UART_CLK__L6_I0                           | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.480 | 
     | DFT_UART_CLK__L7_I0                           | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.498 | 
     | DFT_UART_CLK__L8_I1                           | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.513 | 
     | U0_ClkDiv/div_clk_reg_reg                     | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.667 | 
     | U0_ClkDiv/U55                                 | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.754 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.754 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.883 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    0.951 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] | CK ^        | SDFFRQX2M      | 0.059 | 0.004 |   0.901 |    0.956 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_PULSE_GEN/pls_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/pls_flop_reg/D (^) checked with  leading edge of 'UART_
TX_CLK'
Beginpoint: U0_PULSE_GEN/rcv_flop_reg/Q (^) triggered by  leading edge of 'UART_
TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.902
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.948
  Arrival Time                  1.005
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |                |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.057 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.045 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.034 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.114 | 
     | DFT_UART_CLK__L1_I1       | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.204 | 
     | DFT_UART_CLK__L2_I2       | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.264 | 
     | DFT_UART_CLK__L3_I1       | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.397 | 
     | DFT_UART_CLK__L4_I1       | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.472 | 
     | DFT_UART_CLK__L5_I1       | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.494 | 
     | DFT_UART_CLK__L6_I1       | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.512 | 
     | U0_ClkDiv/U55             | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.587 | 
     | U0_ClkDiv                 | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.587 | 
     | u_uart_TX_clk_mux/U1      | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.717 | 
     | DFT_UART_TX_CLK__L1_I0    | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.785 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^ -> Q ^ | SDFFRQX2M      | 0.051 | 0.164 |   1.005 |    0.948 | 
     | U0_PULSE_GEN/pls_flop_reg | D ^         | SDFFRQX2M      | 0.051 | 0.000 |   1.005 |    0.948 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |                |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.057 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.069 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.081 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.228 | 
     | DFT_UART_CLK__L1_I0       | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.259 | 
     | DFT_UART_CLK__L2_I1       | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.312 | 
     | DFT_UART_CLK__L3_I0       | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.359 | 
     | DFT_UART_CLK__L4_I0       | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.406 | 
     | DFT_UART_CLK__L5_I0       | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.459 | 
     | DFT_UART_CLK__L6_I0       | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.482 | 
     | DFT_UART_CLK__L7_I0       | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.500 | 
     | DFT_UART_CLK__L8_I1       | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.516 | 
     | U0_ClkDiv/div_clk_reg_reg | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.669 | 
     | U0_ClkDiv/U55             | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.756 | 
     | U0_ClkDiv                 | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.756 | 
     | u_uart_TX_clk_mux/U1      | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.886 | 
     | DFT_UART_TX_CLK__L1_I0    | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    0.954 | 
     | U0_PULSE_GEN/pls_flop_reg | CK ^        | SDFFRQX2M      | 0.059 | 0.005 |   0.902 |    0.959 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U1_ClkDiv/flag_reg/CK 
Endpoint:   U1_ClkDiv/flag_reg/SI       (^) checked with  leading edge of 'scan_
clk'
Beginpoint: U1_ClkDiv/div_clk_reg_reg/Q (v) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.815
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                 0.764
  Arrival Time                  0.831
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.067 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.054 | 
     | scan_clk__L2_I0                               | A v -> Y ^  | INVX2M     | 0.031 | 0.022 |   0.034 |   -0.032 | 
     | u_uart_clk_mux/U1                             | B ^ -> Y ^  | MX2X2M     | 0.199 | 0.157 |   0.191 |    0.125 | 
     | DFT_UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX24M | 0.043 | 0.031 |   0.222 |    0.156 | 
     | DFT_UART_CLK__L2_I1                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.053 |   0.276 |    0.209 | 
     | DFT_UART_CLK__L3_I0                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.046 |   0.322 |    0.256 | 
     | DFT_UART_CLK__L4_I0                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.369 |    0.303 | 
     | DFT_UART_CLK__L5_I0                           | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.422 |    0.356 | 
     | DFT_UART_CLK__L6_I0                           | A v -> Y ^  | CLKINVX40M | 0.020 | 0.023 |   0.445 |    0.379 | 
     | DFT_UART_CLK__L7_I0                           | A ^ -> Y v  | CLKINVX32M | 0.013 | 0.018 |   0.463 |    0.397 | 
     | DFT_UART_CLK__L8_I0                           | A v -> Y ^  | INVX4M     | 0.017 | 0.016 |   0.479 |    0.413 | 
     | U1_ClkDiv/div_clk_reg_reg                     | CK ^ -> Q v | SDFFRQX2M  | 0.042 | 0.179 |   0.658 |    0.592 | 
     | U1_ClkDiv/div_clk_reg__Exclude_0              | A v -> Y v  | CLKBUFX1M  | 0.059 | 0.073 |   0.731 |    0.665 | 
     | U1_ClkDiv/FE_PHC29_div_clk_reg__Exclude_0_NET | A v -> Y v  | CLKBUFX2M  | 0.035 | 0.067 |   0.799 |    0.732 | 
     | U1_ClkDiv/U48                                 | A v -> Y ^  | INVX2M     | 0.038 | 0.032 |   0.831 |    0.764 | 
     | U1_ClkDiv/flag_reg                            | SI ^        | SDFFRX4M   | 0.038 | 0.000 |   0.831 |    0.764 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.067 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.079 | 
     | scan_clk__L2_I0     | A v -> Y ^ | INVX2M     | 0.031 | 0.022 |   0.034 |    0.101 | 
     | u_uart_clk_mux/U1   | B ^ -> Y ^ | MX2X2M     | 0.199 | 0.157 |   0.191 |    0.258 | 
     | DFT_UART_CLK__L1_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.088 |   0.279 |    0.346 | 
     | DFT_UART_CLK__L2_I3 | A ^ -> Y ^ | CLKBUFX1M  | 0.087 | 0.082 |   0.362 |    0.428 | 
     | DFT_UART_CLK__L3_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.096 | 0.087 |   0.448 |    0.515 | 
     | DFT_UART_CLK__L4_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.108 | 0.094 |   0.542 |    0.609 | 
     | DFT_UART_CLK__L5_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.150 | 0.117 |   0.659 |    0.726 | 
     | DFT_UART_CLK__L6_I3 | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.070 |   0.730 |    0.796 | 
     | DFT_UART_CLK__L7_I1 | A ^ -> Y v | CLKINVX32M | 0.015 | 0.022 |   0.752 |    0.818 | 
     | DFT_UART_CLK__L8_I3 | A v -> Y ^ | INVX4M     | 0.097 | 0.061 |   0.813 |    0.879 | 
     | U1_ClkDiv/flag_reg  | CK ^       | SDFFRX4M   | 0.097 | 0.002 |   0.815 |    0.881 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_ClkDiv/flag_reg/CK 
Endpoint:   U0_ClkDiv/flag_reg/SI       (^) checked with  leading edge of 'scan_
clk'
Beginpoint: U0_ClkDiv/div_clk_reg_reg/Q (v) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.811
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.752
  Arrival Time                  0.823
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.071 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.059 | 
     | scan_clk__L2_I0                               | A v -> Y ^  | INVX2M     | 0.031 | 0.022 |   0.034 |   -0.037 | 
     | u_uart_clk_mux/U1                             | B ^ -> Y ^  | MX2X2M     | 0.199 | 0.157 |   0.191 |    0.120 | 
     | DFT_UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX24M | 0.043 | 0.031 |   0.222 |    0.151 | 
     | DFT_UART_CLK__L2_I1                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.053 |   0.276 |    0.204 | 
     | DFT_UART_CLK__L3_I0                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.046 |   0.322 |    0.251 | 
     | DFT_UART_CLK__L4_I0                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.369 |    0.298 | 
     | DFT_UART_CLK__L5_I0                           | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.422 |    0.351 | 
     | DFT_UART_CLK__L6_I0                           | A v -> Y ^  | CLKINVX40M | 0.020 | 0.023 |   0.445 |    0.374 | 
     | DFT_UART_CLK__L7_I0                           | A ^ -> Y v  | CLKINVX32M | 0.013 | 0.018 |   0.463 |    0.392 | 
     | DFT_UART_CLK__L8_I1                           | A v -> Y ^  | INVX4M     | 0.016 | 0.016 |   0.479 |    0.408 | 
     | U0_ClkDiv/div_clk_reg_reg                     | CK ^ -> Q v | SDFFRQX2M  | 0.041 | 0.178 |   0.657 |    0.586 | 
     | U0_ClkDiv/div_clk_reg__Exclude_0              | A v -> Y v  | CLKBUFX1M  | 0.055 | 0.071 |   0.728 |    0.657 | 
     | U0_ClkDiv/FE_PHC30_div_clk_reg__Exclude_0_NET | A v -> Y v  | BUFX2M     | 0.027 | 0.067 |   0.795 |    0.723 | 
     | U0_ClkDiv/U39                                 | A v -> Y ^  | INVX2M     | 0.034 | 0.028 |   0.823 |    0.752 | 
     | U0_ClkDiv/flag_reg                            | SI ^        | SDFFRQX2M  | 0.034 | 0.000 |   0.823 |    0.752 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.071 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.083 | 
     | scan_clk__L2_I0     | A v -> Y ^ | INVX2M     | 0.031 | 0.022 |   0.034 |    0.106 | 
     | u_uart_clk_mux/U1   | B ^ -> Y ^ | MX2X2M     | 0.199 | 0.157 |   0.191 |    0.262 | 
     | DFT_UART_CLK__L1_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.088 |   0.279 |    0.351 | 
     | DFT_UART_CLK__L2_I3 | A ^ -> Y ^ | CLKBUFX1M  | 0.087 | 0.082 |   0.361 |    0.433 | 
     | DFT_UART_CLK__L3_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.096 | 0.087 |   0.448 |    0.519 | 
     | DFT_UART_CLK__L4_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.108 | 0.094 |   0.542 |    0.613 | 
     | DFT_UART_CLK__L5_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.150 | 0.117 |   0.659 |    0.731 | 
     | DFT_UART_CLK__L6_I3 | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.070 |   0.730 |    0.801 | 
     | DFT_UART_CLK__L7_I1 | A ^ -> Y v | CLKINVX32M | 0.015 | 0.022 |   0.752 |    0.823 | 
     | DFT_UART_CLK__L8_I2 | A v -> Y ^ | INVX4M     | 0.093 | 0.059 |   0.810 |    0.882 | 
     | U0_ClkDiv/flag_reg  | CK ^       | SDFFRQX2M  | 0.093 | 0.001 |   0.811 |    0.882 | 
     +------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_PULSE_GEN/rcv_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/rcv_flop_reg/D      (^) checked with  leading edge of 
'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_TX_FSM/busy_reg/Q (^) triggered by  leading edge of 
'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.901
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.946
  Arrival Time                  1.023
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                |             |                |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.077 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.066 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.054 | 
     | u_uart_clk_mux/U1              | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.093 | 
     | DFT_UART_CLK__L1_I1            | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.183 | 
     | DFT_UART_CLK__L2_I2            | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.244 | 
     | DFT_UART_CLK__L3_I1            | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.377 | 
     | DFT_UART_CLK__L4_I1            | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.452 | 
     | DFT_UART_CLK__L5_I1            | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.473 | 
     | DFT_UART_CLK__L6_I1            | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.491 | 
     | U0_ClkDiv/U55                  | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.567 | 
     | U0_ClkDiv                      | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.567 | 
     | u_uart_TX_clk_mux/U1           | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.696 | 
     | DFT_UART_TX_CLK__L1_I0         | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.764 | 
     | U0_UART/u_tx/u_TX_FSM/busy_reg | CK ^ -> Q ^ | SDFFRQX2M      | 0.079 | 0.181 |   1.023 |    0.945 | 
     | U0_PULSE_GEN/rcv_flop_reg      | D ^         | SDFFRQX2M      | 0.079 | 0.000 |   1.023 |    0.946 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |                |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.077 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.089 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.101 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.248 | 
     | DFT_UART_CLK__L1_I0       | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.279 | 
     | DFT_UART_CLK__L2_I1       | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.333 | 
     | DFT_UART_CLK__L3_I0       | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.379 | 
     | DFT_UART_CLK__L4_I0       | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.426 | 
     | DFT_UART_CLK__L5_I0       | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.479 | 
     | DFT_UART_CLK__L6_I0       | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.502 | 
     | DFT_UART_CLK__L7_I0       | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.521 | 
     | DFT_UART_CLK__L8_I1       | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.536 | 
     | U0_ClkDiv/div_clk_reg_reg | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.689 | 
     | U0_ClkDiv/U55             | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.777 | 
     | U0_ClkDiv                 | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.777 | 
     | u_uart_TX_clk_mux/U1      | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.906 | 
     | DFT_UART_TX_CLK__L1_I0    | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    0.974 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^        | SDFFRQX2M      | 0.059 | 0.004 |   0.901 |    0.978 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[0] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[0] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.865
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.913
  Arrival Time                  0.998
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.084 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.073 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.061 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.087 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.177 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.237 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.370 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.445 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.466 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.484 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.541 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.541 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.643 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.722 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0]   | CK ^ -> QN v | SDFFRX1M       | 0.050 | 0.123 |   0.930 |    0.846 | 
     | U0_UART/u_rx/u_deserializer/U44            | B1 v -> Y ^  | OAI2BB2X1M     | 0.034 | 0.068 |   0.998 |    0.913 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[0] | D ^          | SDFFRQX2M      | 0.034 | 0.000 |   0.998 |    0.913 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.084 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.096 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.108 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.255 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.286 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.340 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.386 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.433 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.486 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.509 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.527 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.543 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.697 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.766 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.766 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.868 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.947 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[0] | CK ^        | SDFFRQX2M      | 0.050 | 0.002 |   0.865 |    0.950 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[6] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[6] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[6] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.866
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.914
  Arrival Time                  1.000
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.086 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.074 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.062 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.085 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.175 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.236 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.369 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.444 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.465 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.483 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.539 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.539 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.641 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.721 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6]   | CK ^ -> QN v | SDFFRX1M       | 0.051 | 0.126 |   0.932 |    0.847 | 
     | U0_UART/u_rx/u_deserializer/U50            | B1 v -> Y ^  | OAI2BB2X1M     | 0.034 | 0.067 |   1.000 |    0.914 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[6] | D ^          | SDFFRQX2M      | 0.034 | 0.000 |   1.000 |    0.914 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.086 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.097 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.109 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.257 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.288 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.341 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.387 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.434 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.488 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.511 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.529 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.545 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.699 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.767 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.767 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.869 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.949 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[6] | CK ^        | SDFFRQX2M      | 0.050 | 0.003 |   0.866 |    0.952 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[7] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[7] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[7] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.866
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.914
  Arrival Time                  1.000
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.086 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.074 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.062 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.085 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.175 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.235 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.368 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.443 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.465 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.483 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.539 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.539 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.641 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.721 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7]   | CK ^ -> QN v | SDFFRX1M       | 0.052 | 0.126 |   0.933 |    0.847 | 
     | U0_UART/u_rx/u_deserializer/U51            | B1 v -> Y ^  | OAI2BB2X1M     | 0.034 | 0.067 |   1.000 |    0.914 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[7] | D ^          | SDFFRQX2M      | 0.034 | 0.000 |   1.000 |    0.914 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.086 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.098 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.109 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.257 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.288 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.341 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.388 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.435 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.488 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.511 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.529 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.545 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.699 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.767 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.767 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.869 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.949 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[7] | CK ^        | SDFFRQX2M      | 0.050 | 0.003 |   0.866 |    0.952 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[5] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[5] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.866
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.914
  Arrival Time                  1.001
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.087 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.075 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.063 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.084 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.174 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.235 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.368 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.442 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.464 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.482 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.538 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.538 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.640 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.720 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5]   | CK ^ -> QN v | SDFFRX1M       | 0.049 | 0.125 |   0.931 |    0.844 | 
     | U0_UART/u_rx/u_deserializer/U49            | B1 v -> Y ^  | OAI2BB2X1M     | 0.036 | 0.069 |   1.001 |    0.914 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[5] | D ^          | SDFFRQX2M      | 0.036 | 0.000 |   1.001 |    0.914 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.087 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.098 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.110 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.258 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.289 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.342 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.389 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.436 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.489 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.512 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.530 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.546 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.700 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.768 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.768 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.870 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.950 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[5] | CK ^        | SDFFRQX2M      | 0.050 | 0.003 |   0.866 |    0.953 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[2] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[2] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.866
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.914
  Arrival Time                  1.004
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.090 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.078 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.066 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.081 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.171 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.232 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.365 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.439 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.461 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.479 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.535 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.535 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.637 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.717 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2]   | CK ^ -> QN v | SDFFRX1M       | 0.057 | 0.131 |   0.938 |    0.848 | 
     | U0_UART/u_rx/u_deserializer/U46            | B1 v -> Y ^  | OAI2BB2X1M     | 0.032 | 0.066 |   1.004 |    0.914 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[2] | D ^          | SDFFRQX2M      | 0.032 | 0.000 |   1.004 |    0.914 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.090 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.101 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.113 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.261 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.292 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.345 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.392 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.439 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.492 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.515 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.533 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.549 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.703 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.771 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.771 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.873 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.953 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[2] | CK ^        | SDFFRQX2M      | 0.050 | 0.003 |   0.866 |    0.956 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[3] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[3] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.866
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.914
  Arrival Time                  1.006
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.092 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.081 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.069 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.079 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.169 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.229 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.362 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.437 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.459 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.476 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.533 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.533 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.635 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.715 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3]   | CK ^ -> QN v | SDFFRX1M       | 0.056 | 0.130 |   0.937 |    0.845 | 
     | U0_UART/u_rx/u_deserializer/U47            | B1 v -> Y ^  | OAI2BB2X1M     | 0.035 | 0.069 |   1.006 |    0.914 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[3] | D ^          | SDFFRQX2M      | 0.035 | 0.000 |   1.006 |    0.914 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.092 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.104 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.116 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.263 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.294 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.347 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.394 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.441 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.494 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.517 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.535 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.551 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.705 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.773 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.773 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.875 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.955 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[3] | CK ^        | SDFFRQX2M      | 0.050 | 0.003 |   0.866 |    0.958 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[1] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[1] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.864
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.911
  Arrival Time                  1.007
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.095 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.084 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.072 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.075 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.165 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.226 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.359 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.434 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.455 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.473 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.529 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.529 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.631 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.711 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1]   | CK ^ -> QN v | SDFFRX1M       | 0.052 | 0.126 |   0.932 |    0.837 | 
     | U0_UART/u_rx/u_deserializer/U45            | B1 v -> Y ^  | OAI2BB2X1M     | 0.039 | 0.074 |   1.007 |    0.911 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[1] | D ^          | SDFFRQX2M      | 0.039 | 0.000 |   1.007 |    0.911 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.095 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.107 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.119 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.266 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.298 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.351 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.397 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.444 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.497 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.520 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.539 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.554 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.709 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.777 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.777 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.879 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.959 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[1] | CK ^        | SDFFRQX2M      | 0.050 | 0.001 |   0.864 |    0.959 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[6] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[6] /D  (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[6] /QN (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.866
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.908
  Arrival Time                  1.012
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.104 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.092 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.081 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.067 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.157 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.217 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.350 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.425 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.447 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.464 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.521 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.521 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.623 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.703 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | CK ^ -> QN v | SDFFRX1M       | 0.051 | 0.126 |   0.932 |    0.828 | 
     | U0_UART/u_rx/u_deserializer/U34          | B0 v -> Y ^  | OAI2B2X1M      | 0.068 | 0.079 |   1.012 |    0.908 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | D ^          | SDFFRX1M       | 0.068 | 0.000 |   1.012 |    0.908 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.104 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.116 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.128 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.275 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.306 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.359 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.406 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.453 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.506 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.529 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.547 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.563 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.717 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.785 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.785 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.887 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.967 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | CK ^        | SDFFRX1M       | 0.050 | 0.003 |   0.866 |    0.970 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[5] /D  (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[5] /QN (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.866
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.907
  Arrival Time                  1.013
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.105 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.094 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.082 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.065 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.155 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.216 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.349 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.424 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.445 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.463 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.520 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.520 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.622 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.701 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | CK ^ -> QN v | SDFFRX1M       | 0.049 | 0.125 |   0.931 |    0.826 | 
     | U0_UART/u_rx/u_deserializer/U38          | B0 v -> Y ^  | OAI2B2X1M      | 0.073 | 0.081 |   1.013 |    0.907 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | D ^          | SDFFRX1M       | 0.073 | 0.000 |   1.013 |    0.907 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.105 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.117 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.129 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.276 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.307 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.361 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.407 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.454 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.507 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.530 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.549 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.564 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.718 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.787 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.787 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.889 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.968 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | CK ^        | SDFFRX1M       | 0.050 | 0.003 |   0.866 |    0.972 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[4] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[4] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[4] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.866
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.913
  Arrival Time                  1.019
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.106 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.095 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.083 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.065 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.155 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.215 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.348 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.423 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.445 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.462 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.519 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.519 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.621 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.701 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4]   | CK ^ -> QN v | SDFFRX1M       | 0.058 | 0.132 |   0.939 |    0.832 | 
     | U0_UART/u_rx/u_deserializer/U48            | B1 v -> Y ^  | OAI2BB2X1M     | 0.044 | 0.081 |   1.019 |    0.913 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[4] | D ^          | SDFFRQX2M      | 0.044 | 0.000 |   1.019 |    0.913 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.106 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.118 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.130 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.277 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.308 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.361 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.408 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.455 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.508 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.531 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.549 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.565 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.719 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.787 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.787 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.889 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.969 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[4] | CK ^        | SDFFRQX2M      | 0.050 | 0.003 |   0.866 |    0.972 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[7] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[7] /D  (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[7] /QN (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.866
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.907
  Arrival Time                  1.014
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.107 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.095 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.083 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.064 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.154 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.214 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.347 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.422 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.444 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.462 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.518 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.518 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.620 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.700 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | CK ^ -> QN v | SDFFRX1M       | 0.052 | 0.126 |   0.933 |    0.826 | 
     | U0_UART/u_rx/u_deserializer/U28          | B0 v -> Y ^  | OAI2B2X1M      | 0.071 | 0.081 |   1.014 |    0.907 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | D ^          | SDFFRX1M       | 0.071 | 0.000 |   1.014 |    0.907 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.107 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.119 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.130 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.278 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.309 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.362 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.409 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.456 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.509 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.532 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.550 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.566 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.720 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.788 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.788 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.890 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.970 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | CK ^        | SDFFRX1M       | 0.050 | 0.003 |   0.866 |    0.973 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[1] /D  (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[1] /QN (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.865
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.906
  Arrival Time                  1.013
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.107 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.096 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.084 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.064 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.154 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.214 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.347 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.422 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.444 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.461 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.518 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.518 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.620 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.700 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | CK ^ -> QN v | SDFFRX1M       | 0.052 | 0.126 |   0.932 |    0.825 | 
     | U0_UART/u_rx/u_deserializer/U30          | B0 v -> Y ^  | OAI2B2X1M      | 0.070 | 0.081 |   1.013 |    0.906 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | D ^          | SDFFRX1M       | 0.070 | 0.000 |   1.013 |    0.906 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.107 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.119 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.131 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.278 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.309 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.362 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.409 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.456 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.509 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.532 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.550 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.566 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.720 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.788 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.788 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.890 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.970 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | CK ^        | SDFFRX1M       | 0.050 | 0.002 |   0.865 |    0.972 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[2] /D  (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[2] /QN (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.867
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.908
  Arrival Time                  1.017
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.109 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.098 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.086 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.061 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.151 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.212 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.345 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.420 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.441 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.459 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.515 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.515 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.617 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.697 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | CK ^ -> QN v | SDFFRX1M       | 0.057 | 0.131 |   0.938 |    0.828 | 
     | U0_UART/u_rx/u_deserializer/U26          | B0 v -> Y ^  | OAI2B2X1M      | 0.067 | 0.080 |   1.017 |    0.908 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | D ^          | SDFFRX1M       | 0.067 | 0.000 |   1.017 |    0.908 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.109 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.121 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.133 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.280 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.312 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.365 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.411 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.458 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.511 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.534 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.553 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.568 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.722 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.791 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.791 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.893 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.973 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | CK ^        | SDFFRX1M       | 0.050 | 0.003 |   0.867 |    0.976 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[0] /D  (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[0] /QN (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.864
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.905
  Arrival Time                  1.015
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.110 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.098 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.086 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.061 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.151 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.212 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.345 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.420 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.441 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.459 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.515 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.515 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.617 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.697 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | CK ^ -> QN v | SDFFRX1M       | 0.050 | 0.123 |   0.930 |    0.820 | 
     | U0_UART/u_rx/u_deserializer/U32          | B0 v -> Y ^  | OAI2B2X1M      | 0.078 | 0.085 |   1.015 |    0.905 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | D ^          | SDFFRX1M       | 0.078 | 0.000 |   1.015 |    0.905 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.110 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.121 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.133 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.280 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.312 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.365 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.411 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.458 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.512 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.535 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.553 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.568 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.723 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.791 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.791 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.893 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.973 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | CK ^        | SDFFRX1M       | 0.050 | 0.001 |   0.864 |    0.974 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.331
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.379
  Arrival Time                  0.489
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.110 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.011 |   0.011 |   -0.099 | 
     | REF_CLK__L2_I0                                | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.022 |   -0.088 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^  | CLKMX2X4M  | 0.081 | 0.102 |   0.124 |    0.014 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX8M  | 0.120 | 0.091 |   0.216 |    0.106 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^  | CLKINVX40M | 0.119 | 0.091 |   0.306 |    0.196 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.183 |   0.489 |    0.379 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.034 | 0.000 |   0.489 |    0.379 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.110 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v | CLKINVX40M | 0.006 | 0.011 |   0.011 |    0.121 | 
     | REF_CLK__L2_I0                                | A v -> Y ^ | CLKINVX8M  | 0.011 | 0.011 |   0.022 |    0.132 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.102 |   0.124 |    0.234 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.216 |    0.326 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.306 |    0.416 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.155 | 0.025 |   0.331 |    0.441 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[3] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[3] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_serializer/\data_reg_reg[3] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.902
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.950
  Arrival Time                  1.061
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.111 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.099 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.087 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.060 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.150 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.211 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.344 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.418 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.440 | 
     | DFT_UART_CLK__L6_I1                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.569 |    0.458 | 
     | U0_ClkDiv/U55                              | A ^ -> Y ^   | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.533 | 
     | U0_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_0 |       |       |   0.644 |    0.533 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.663 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^   | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.731 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[3] | CK ^ -> Q ^  | SDFFRQX2M      | 0.055 | 0.166 |   1.008 |    0.897 | 
     | U0_UART/u_tx/u_serializer/U32              | A1N ^ -> Y ^ | OAI2BB1X2M     | 0.029 | 0.053 |   1.061 |    0.950 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[3] | D ^          | SDFFRQX2M      | 0.029 | 0.000 |   1.061 |    0.950 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.111 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.122 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.134 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.282 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.313 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.366 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.412 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.459 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.513 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.536 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.554 | 
     | DFT_UART_CLK__L8_I1                        | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.569 | 
     | U0_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.723 | 
     | U0_ClkDiv/U55                              | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.810 | 
     | U0_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.810 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.940 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.007 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[3] | CK ^        | SDFFRQX2M      | 0.059 | 0.005 |   0.901 |    1.012 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][2] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.331
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.378
  Arrival Time                  0.489
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.111 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.011 |   0.011 |   -0.100 | 
     | REF_CLK__L2_I0                                | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.022 |   -0.089 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^  | CLKMX2X4M  | 0.081 | 0.102 |   0.124 |    0.013 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX8M  | 0.120 | 0.091 |   0.216 |    0.104 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^  | CLKINVX40M | 0.119 | 0.091 |   0.306 |    0.195 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.183 |   0.489 |    0.378 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.489 |    0.378 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.111 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v | CLKINVX40M | 0.006 | 0.011 |   0.011 |    0.122 | 
     | REF_CLK__L2_I0                                | A v -> Y ^ | CLKINVX8M  | 0.011 | 0.011 |   0.022 |    0.133 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.102 |   0.124 |    0.235 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.216 |    0.327 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.306 |    0.417 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] | CK ^       | SDFFRQX2M  | 0.155 | 0.024 |   0.331 |    0.442 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[5] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[5] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_serializer/\data_reg_reg[5] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.902
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.949
  Arrival Time                  1.063
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.113 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.102 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.090 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.057 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.147 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.208 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.341 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.416 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.437 | 
     | DFT_UART_CLK__L6_I1                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.569 |    0.456 | 
     | U0_ClkDiv/U55                              | A ^ -> Y ^   | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.531 | 
     | U0_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_0 |       |       |   0.644 |    0.531 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.660 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^   | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.728 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[5] | CK ^ -> Q ^  | SDFFRQX2M      | 0.053 | 0.165 |   1.007 |    0.894 | 
     | U0_UART/u_tx/u_serializer/U36              | A1N ^ -> Y ^ | OAI2BB1X2M     | 0.035 | 0.056 |   1.063 |    0.949 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[5] | D ^          | SDFFRQX2M      | 0.035 | 0.000 |   1.063 |    0.949 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.113 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.125 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.137 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.284 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.315 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.369 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.415 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.462 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.515 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.538 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.556 | 
     | DFT_UART_CLK__L8_I1                        | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.572 | 
     | U0_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.725 | 
     | U0_ClkDiv/U55                              | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.813 | 
     | U0_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.813 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.942 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.010 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[5] | CK ^        | SDFFRQX2M      | 0.059 | 0.005 |   0.902 |    1.015 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[5] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[5] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_parity_calc/\data_reg_reg[5] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.899
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.947
  Arrival Time                  1.060
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.113 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.102 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.090 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.057 | 
     | DFT_UART_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.147 | 
     | DFT_UART_CLK__L2_I2                         | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.208 | 
     | DFT_UART_CLK__L3_I1                         | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.341 | 
     | DFT_UART_CLK__L4_I1                         | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.416 | 
     | DFT_UART_CLK__L5_I1                         | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.437 | 
     | DFT_UART_CLK__L6_I1                         | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.456 | 
     | U0_ClkDiv/U55                               | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.531 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.531 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.660 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.728 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[5] | CK ^ -> Q ^ | SDFFRQX2M      | 0.056 | 0.164 |   1.006 |    0.892 | 
     | U0_UART/u_tx/u_parity_calc/U15              | A0 ^ -> Y ^ | AO2B2X2M       | 0.027 | 0.055 |   1.060 |    0.947 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[5] | D ^         | SDFFRQX2M      | 0.027 | 0.000 |   1.060 |    0.947 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.113 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.125 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.137 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.284 | 
     | DFT_UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.315 | 
     | DFT_UART_CLK__L2_I1                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.369 | 
     | DFT_UART_CLK__L3_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.415 | 
     | DFT_UART_CLK__L4_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.462 | 
     | DFT_UART_CLK__L5_I0                         | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.515 | 
     | DFT_UART_CLK__L6_I0                         | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.538 | 
     | DFT_UART_CLK__L7_I0                         | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.556 | 
     | DFT_UART_CLK__L8_I1                         | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.572 | 
     | U0_ClkDiv/div_clk_reg_reg                   | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.725 | 
     | U0_ClkDiv/U55                               | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.813 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.813 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.942 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.010 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[5] | CK ^        | SDFFRQX2M      | 0.059 | 0.002 |   0.899 |    1.012 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[4] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[4] /D  (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[4] /QN (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.867
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.908
  Arrival Time                  1.021
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.113 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.102 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.090 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.057 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.147 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.208 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.341 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.416 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.437 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.455 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.512 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.512 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.613 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.693 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | CK ^ -> QN v | SDFFRX1M       | 0.058 | 0.132 |   0.939 |    0.825 | 
     | U0_UART/u_rx/u_deserializer/U36          | B0 v -> Y ^  | OAI2B2X1M      | 0.071 | 0.083 |   1.021 |    0.908 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | D ^          | SDFFRX1M       | 0.071 | 0.000 |   1.021 |    0.908 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.113 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.125 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.137 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.284 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.315 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.369 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.415 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.462 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.515 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.538 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.557 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.572 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.726 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.795 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.795 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.897 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.976 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | CK ^        | SDFFRX1M       | 0.050 | 0.003 |   0.867 |    0.980 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[4] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[4] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_serializer/\data_reg_reg[4] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.902
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.950
  Arrival Time                  1.063
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.113 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.102 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.090 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.057 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.147 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.208 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.341 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.416 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.437 | 
     | DFT_UART_CLK__L6_I1                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.569 |    0.455 | 
     | U0_ClkDiv/U55                              | A ^ -> Y ^   | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.531 | 
     | U0_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_0 |       |       |   0.644 |    0.531 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.660 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^   | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.728 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[4] | CK ^ -> Q ^  | SDFFRQX2M      | 0.060 | 0.170 |   1.011 |    0.898 | 
     | U0_UART/u_tx/u_serializer/U34              | A1N ^ -> Y ^ | OAI2BB1X2M     | 0.028 | 0.052 |   1.063 |    0.950 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[4] | D ^          | SDFFRQX2M      | 0.028 | 0.000 |   1.063 |    0.950 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.113 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.125 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.137 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.284 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.315 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.369 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.415 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.462 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.515 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.538 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.556 | 
     | DFT_UART_CLK__L8_I1                        | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.572 | 
     | U0_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.725 | 
     | U0_ClkDiv/U55                              | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.813 | 
     | U0_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.813 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.942 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.010 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[4] | CK ^        | SDFFRQX2M      | 0.059 | 0.005 |   0.901 |    1.015 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.900
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.948
  Arrival Time                  1.062
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.114 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.102 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.090 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.057 | 
     | DFT_UART_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.147 | 
     | DFT_UART_CLK__L2_I2                         | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.208 | 
     | DFT_UART_CLK__L3_I1                         | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.341 | 
     | DFT_UART_CLK__L4_I1                         | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.416 | 
     | DFT_UART_CLK__L5_I1                         | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.437 | 
     | DFT_UART_CLK__L6_I1                         | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.455 | 
     | U0_ClkDiv/U55                               | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.531 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.531 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.660 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.728 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M      | 0.057 | 0.166 |   1.008 |    0.894 | 
     | U0_UART/u_tx/u_parity_calc/U11              | A0 ^ -> Y ^ | AO2B2X2M       | 0.026 | 0.054 |   1.062 |    0.948 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] | D ^         | SDFFRQX2M      | 0.026 | 0.000 |   1.062 |    0.948 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.113 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.125 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.137 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.284 | 
     | DFT_UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.316 | 
     | DFT_UART_CLK__L2_I1                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.369 | 
     | DFT_UART_CLK__L3_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.415 | 
     | DFT_UART_CLK__L4_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.462 | 
     | DFT_UART_CLK__L5_I0                         | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.515 | 
     | DFT_UART_CLK__L6_I0                         | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.538 | 
     | DFT_UART_CLK__L7_I0                         | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.557 | 
     | DFT_UART_CLK__L8_I1                         | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.572 | 
     | U0_ClkDiv/div_clk_reg_reg                   | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.725 | 
     | U0_ClkDiv/U55                               | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.813 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.813 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.942 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.010 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] | CK ^        | SDFFRQX2M      | 0.059 | 0.003 |   0.900 |    1.014 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[6] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[6] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_serializer/\data_reg_reg[6] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.902
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.950
  Arrival Time                  1.063
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.114 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.102 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.090 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.057 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.147 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.208 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.341 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.416 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.437 | 
     | DFT_UART_CLK__L6_I1                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.569 |    0.455 | 
     | U0_ClkDiv/U55                              | A ^ -> Y ^   | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.531 | 
     | U0_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_0 |       |       |   0.644 |    0.531 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.660 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^   | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.728 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[6] | CK ^ -> Q ^  | SDFFRQX2M      | 0.058 | 0.169 |   1.010 |    0.897 | 
     | U0_UART/u_tx/u_serializer/U38              | A1N ^ -> Y ^ | OAI2BB1X2M     | 0.030 | 0.053 |   1.063 |    0.950 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[6] | D ^          | SDFFRQX2M      | 0.030 | 0.000 |   1.063 |    0.950 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.114 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.125 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.137 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.284 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.316 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.369 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.415 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.462 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.515 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.538 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.557 | 
     | DFT_UART_CLK__L8_I1                        | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.572 | 
     | U0_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.725 | 
     | U0_ClkDiv/U55                              | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.813 | 
     | U0_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.813 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.942 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.010 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[6] | CK ^        | SDFFRQX2M      | 0.059 | 0.005 |   0.902 |    1.015 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[2] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[2] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_serializer/\data_reg_reg[2] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.901
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.950
  Arrival Time                  1.063
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.114 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.102 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.090 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.057 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.147 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.208 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.341 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.416 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.437 | 
     | DFT_UART_CLK__L6_I1                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.569 |    0.455 | 
     | U0_ClkDiv/U55                              | A ^ -> Y ^   | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.530 | 
     | U0_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_0 |       |       |   0.644 |    0.530 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.660 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^   | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.728 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[2] | CK ^ -> Q ^  | SDFFRQX2M      | 0.059 | 0.169 |   1.011 |    0.897 | 
     | U0_UART/u_tx/u_serializer/U30              | A1N ^ -> Y ^ | OAI2BB1X2M     | 0.029 | 0.053 |   1.063 |    0.950 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[2] | D ^          | SDFFRQX2M      | 0.029 | 0.000 |   1.063 |    0.950 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.114 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.125 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.137 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.285 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.316 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.369 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.415 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.462 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.516 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.539 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.557 | 
     | DFT_UART_CLK__L8_I1                        | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.572 | 
     | U0_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.726 | 
     | U0_ClkDiv/U55                              | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.813 | 
     | U0_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.813 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.943 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.010 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[2] | CK ^        | SDFFRQX2M      | 0.059 | 0.005 |   0.901 |    1.015 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.900
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.949
  Arrival Time                  1.063
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.114 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.103 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.091 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.056 | 
     | DFT_UART_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.146 | 
     | DFT_UART_CLK__L2_I2                         | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.207 | 
     | DFT_UART_CLK__L3_I1                         | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.340 | 
     | DFT_UART_CLK__L4_I1                         | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.415 | 
     | DFT_UART_CLK__L5_I1                         | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.436 | 
     | DFT_UART_CLK__L6_I1                         | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.455 | 
     | U0_ClkDiv/U55                               | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.530 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.530 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.659 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.727 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] | CK ^ -> Q ^ | SDFFRQX2M      | 0.054 | 0.165 |   1.006 |    0.892 | 
     | U0_UART/u_tx/u_parity_calc/U14              | A0 ^ -> Y ^ | AO2B2X2M       | 0.030 | 0.056 |   1.063 |    0.948 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] | D ^         | SDFFRQX2M      | 0.030 | 0.000 |   1.063 |    0.949 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.114 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.126 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.138 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.285 | 
     | DFT_UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.316 | 
     | DFT_UART_CLK__L2_I1                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.370 | 
     | DFT_UART_CLK__L3_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.416 | 
     | DFT_UART_CLK__L4_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.463 | 
     | DFT_UART_CLK__L5_I0                         | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.516 | 
     | DFT_UART_CLK__L6_I0                         | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.539 | 
     | DFT_UART_CLK__L7_I0                         | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.557 | 
     | DFT_UART_CLK__L8_I1                         | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.573 | 
     | U0_ClkDiv/div_clk_reg_reg                   | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.726 | 
     | U0_ClkDiv/U55                               | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.814 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.814 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.943 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.011 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] | CK ^        | SDFFRQX2M      | 0.059 | 0.004 |   0.900 |    1.015 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.331
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.375
  Arrival Time                  0.489
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.115 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.011 |   0.011 |   -0.103 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.022 |   -0.092 | 
     | u_ref_clk_mux/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.081 | 0.102 |   0.124 |    0.010 | 
     | DFT_REF_CLK__L1_I0           | A ^ -> Y v  | CLKINVX8M  | 0.120 | 0.091 |   0.216 |    0.101 | 
     | DFT_REF_CLK__L2_I1           | A v -> Y ^  | CLKINVX40M | 0.119 | 0.091 |   0.306 |    0.192 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.183 |   0.489 |    0.375 | 
     | U0_ref_sync/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.036 | 0.000 |   0.489 |    0.375 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.114 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.006 | 0.011 |   0.011 |    0.126 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.011 | 0.011 |   0.022 |    0.137 | 
     | u_ref_clk_mux/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.102 |   0.124 |    0.239 | 
     | DFT_REF_CLK__L1_I0           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.216 |    0.330 | 
     | DFT_REF_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.306 |    0.421 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.153 | 0.025 |   0.331 |    0.446 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[1] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_serializer/\data_reg_reg[1] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.901
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.949
  Arrival Time                  1.064
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.115 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.103 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.092 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.056 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.146 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.206 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.339 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.414 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.436 | 
     | DFT_UART_CLK__L6_I1                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.569 |    0.454 | 
     | U0_ClkDiv/U55                              | A ^ -> Y ^   | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.529 | 
     | U0_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_0 |       |       |   0.644 |    0.529 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.659 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^   | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.727 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[1] | CK ^ -> Q ^  | SDFFRQX2M      | 0.059 | 0.169 |   1.010 |    0.895 | 
     | U0_UART/u_tx/u_serializer/U28              | A0N ^ -> Y ^ | OAI2BB1X2M     | 0.032 | 0.054 |   1.064 |    0.949 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[1] | D ^          | SDFFRQX2M      | 0.032 | 0.000 |   1.064 |    0.949 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.115 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.127 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.138 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.286 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.317 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.370 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.417 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.464 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.517 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.540 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.558 | 
     | DFT_UART_CLK__L8_I1                        | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.574 | 
     | U0_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.727 | 
     | U0_ClkDiv/U55                              | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.814 | 
     | U0_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.814 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.944 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.012 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[1] | CK ^        | SDFFRQX2M      | 0.059 | 0.004 |   0.901 |    1.016 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.332
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.375
  Arrival Time                  0.491
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.115 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.011 |   0.011 |   -0.104 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.022 |   -0.093 | 
     | u_ref_clk_mux/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.081 | 0.102 |   0.124 |    0.009 | 
     | DFT_REF_CLK__L1_I0           | A ^ -> Y v  | CLKINVX8M  | 0.120 | 0.091 |   0.216 |    0.100 | 
     | DFT_REF_CLK__L2_I1           | A v -> Y ^  | CLKINVX40M | 0.119 | 0.091 |   0.306 |    0.191 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.184 |   0.491 |    0.375 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.036 | 0.000 |   0.491 |    0.375 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.115 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.006 | 0.011 |   0.011 |    0.126 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.011 | 0.011 |   0.022 |    0.137 | 
     | u_ref_clk_mux/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.102 |   0.124 |    0.239 | 
     | DFT_REF_CLK__L1_I0           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.216 |    0.331 | 
     | DFT_REF_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.306 |    0.421 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.154 | 0.026 |   0.332 |    0.447 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[2] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[2] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_parity_calc/\data_reg_reg[2] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.900
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.949
  Arrival Time                  1.064
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.116 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.104 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.092 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.055 | 
     | DFT_UART_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.145 | 
     | DFT_UART_CLK__L2_I2                         | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.206 | 
     | DFT_UART_CLK__L3_I1                         | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.339 | 
     | DFT_UART_CLK__L4_I1                         | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.414 | 
     | DFT_UART_CLK__L5_I1                         | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.435 | 
     | DFT_UART_CLK__L6_I1                         | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.453 | 
     | U0_ClkDiv/U55                               | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.528 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.528 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.658 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.726 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[2] | CK ^ -> Q ^ | SDFFRQX2M      | 0.059 | 0.168 |   1.010 |    0.894 | 
     | U0_UART/u_tx/u_parity_calc/U12              | A0 ^ -> Y ^ | AO2B2X2M       | 0.026 | 0.055 |   1.064 |    0.949 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[2] | D ^         | SDFFRQX2M      | 0.026 | 0.000 |   1.064 |    0.949 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.116 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.127 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.024 |    0.139 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.287 | 
     | DFT_UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.318 | 
     | DFT_UART_CLK__L2_I1                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.371 | 
     | DFT_UART_CLK__L3_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.417 | 
     | DFT_UART_CLK__L4_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.464 | 
     | DFT_UART_CLK__L5_I0                         | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.518 | 
     | DFT_UART_CLK__L6_I0                         | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.541 | 
     | DFT_UART_CLK__L7_I0                         | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.559 | 
     | DFT_UART_CLK__L8_I1                         | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.574 | 
     | U0_ClkDiv/div_clk_reg_reg                   | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.728 | 
     | U0_ClkDiv/U55                               | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.815 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.815 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.945 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.012 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[2] | CK ^        | SDFFRQX2M      | 0.059 | 0.004 |   0.900 |    1.016 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/data_valid_reg/D  (v) checked with  leading 
edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_stop_check/stp_err_reg/Q (^) triggered by  leading 
edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.867
+ Hold                         -0.086
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.881
  Arrival Time                  0.998
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                       |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                       | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.116 | 
     | UART_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.105 | 
     | UART_CLK__L2_I0                       | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.093 | 
     | u_uart_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.054 | 
     | DFT_UART_CLK__L1_I1                   | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.144 | 
     | DFT_UART_CLK__L2_I2                   | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.205 | 
     | DFT_UART_CLK__L3_I1                   | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.338 | 
     | DFT_UART_CLK__L4_I1                   | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.413 | 
     | DFT_UART_CLK__L5_I1                   | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.434 | 
     | DFT_UART_CLK__L6_I2                   | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.568 |    0.452 | 
     | U1_ClkDiv/U58                         | A ^ -> Y ^  | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.509 | 
     | U1_ClkDiv                             | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.625 |    0.509 | 
     | u_uart_RX_clk_mux/U1                  | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.611 | 
     | DFT_UART_RX_CLK__L1_I0                | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.690 | 
     | U0_UART/u_rx/u_stop_check/stp_err_reg | CK ^ -> Q ^ | SDFFRQX2M      | 0.066 | 0.168 |   0.975 |    0.859 | 
     | U0_UART/u_rx/u_RX_FSM/U53             | B ^ -> Y v  | NOR3X2M        | 0.025 | 0.023 |   0.998 |    0.881 | 
     | U0_UART/u_rx/u_RX_FSM/data_valid_reg  | D v         | SDFFRQX2M      | 0.025 | 0.000 |   0.998 |    0.881 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                      |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                      | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.116 | 
     | UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.128 | 
     | UART_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.140 | 
     | u_uart_clk_mux/U1                    | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.287 | 
     | DFT_UART_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.318 | 
     | DFT_UART_CLK__L2_I1                  | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.372 | 
     | DFT_UART_CLK__L3_I0                  | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.418 | 
     | DFT_UART_CLK__L4_I0                  | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.465 | 
     | DFT_UART_CLK__L5_I0                  | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.518 | 
     | DFT_UART_CLK__L6_I0                  | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.541 | 
     | DFT_UART_CLK__L7_I0                  | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.559 | 
     | DFT_UART_CLK__L8_I0                  | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.575 | 
     | U1_ClkDiv/div_clk_reg_reg            | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.729 | 
     | U1_ClkDiv/U58                        | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.798 | 
     | U1_ClkDiv                            | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.798 | 
     | u_uart_RX_clk_mux/U1                 | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.900 | 
     | DFT_UART_RX_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.979 | 
     | U0_UART/u_rx/u_RX_FSM/data_valid_reg | CK ^        | SDFFRQX2M      | 0.050 | 0.004 |   0.867 |    0.983 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[7] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[7] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_serializer/\data_reg_reg[7] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.901
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.949
  Arrival Time                  1.066
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.117 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.105 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.093 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.054 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.144 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.204 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.337 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.412 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.434 | 
     | DFT_UART_CLK__L6_I1                        | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.452 | 
     | U0_ClkDiv/U55                              | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.527 | 
     | U0_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.527 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.657 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.725 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[7] | CK ^ -> Q ^ | SDFFRQX2M      | 0.055 | 0.166 |   1.008 |    0.891 | 
     | U0_UART/u_tx/u_serializer/U40              | A1 ^ -> Y ^ | AO22X1M        | 0.034 | 0.058 |   1.066 |    0.949 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[7] | D ^         | SDFFRQX2M      | 0.034 | 0.000 |   1.066 |    0.949 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.117 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.129 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.024 |    0.140 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.288 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.319 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.372 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.419 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.466 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.519 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.542 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.560 | 
     | DFT_UART_CLK__L8_I1                        | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.576 | 
     | U0_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.729 | 
     | U0_ClkDiv/U55                              | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.816 | 
     | U0_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.816 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.946 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.014 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[7] | CK ^        | SDFFRQX2M      | 0.059 | 0.004 |   0.901 |    1.018 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[3] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[3] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_parity_calc/\data_reg_reg[3] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.900
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.949
  Arrival Time                  1.066
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.117 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.106 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.094 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.054 | 
     | DFT_UART_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.144 | 
     | DFT_UART_CLK__L2_I2                         | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.204 | 
     | DFT_UART_CLK__L3_I1                         | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.337 | 
     | DFT_UART_CLK__L4_I1                         | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.412 | 
     | DFT_UART_CLK__L5_I1                         | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.433 | 
     | DFT_UART_CLK__L6_I1                         | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.452 | 
     | U0_ClkDiv/U55                               | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.527 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.527 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.656 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.724 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[3] | CK ^ -> Q ^ | SDFFRQX2M      | 0.062 | 0.170 |   1.011 |    0.894 | 
     | U0_UART/u_tx/u_parity_calc/U13              | A0 ^ -> Y ^ | AO2B2X2M       | 0.026 | 0.055 |   1.066 |    0.949 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[3] | D ^         | SDFFRQX2M      | 0.026 | 0.000 |   1.066 |    0.949 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.117 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.129 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.024 |    0.141 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.288 | 
     | DFT_UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.319 | 
     | DFT_UART_CLK__L2_I1                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.373 | 
     | DFT_UART_CLK__L3_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.419 | 
     | DFT_UART_CLK__L4_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.466 | 
     | DFT_UART_CLK__L5_I0                         | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.519 | 
     | DFT_UART_CLK__L6_I0                         | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.542 | 
     | DFT_UART_CLK__L7_I0                         | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.560 | 
     | DFT_UART_CLK__L8_I1                         | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.576 | 
     | U0_ClkDiv/div_clk_reg_reg                   | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.729 | 
     | U0_ClkDiv/U55                               | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.817 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.817 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.946 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.014 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[3] | CK ^        | SDFFRQX2M      | 0.059 | 0.004 |   0.900 |    1.018 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][3] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.329
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.376
  Arrival Time                  0.494
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.118 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.011 |   0.011 |   -0.106 | 
     | REF_CLK__L2_I0                                | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.022 |   -0.095 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^  | CLKMX2X4M  | 0.081 | 0.102 |   0.124 |    0.006 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX8M  | 0.120 | 0.091 |   0.216 |    0.098 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^  | CLKINVX40M | 0.119 | 0.091 |   0.306 |    0.188 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.188 |   0.494 |    0.376 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] | D ^         | SDFFRQX2M  | 0.042 | 0.000 |   0.494 |    0.376 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v | CLKINVX40M | 0.006 | 0.011 |   0.011 |    0.129 | 
     | REF_CLK__L2_I0                                | A v -> Y ^ | CLKINVX8M  | 0.011 | 0.011 |   0.022 |    0.140 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.102 |   0.124 |    0.242 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.216 |    0.333 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.306 |    0.424 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] | CK ^       | SDFFRQX2M  | 0.154 | 0.023 |   0.329 |    0.447 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[6] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[6] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_parity_calc/\data_reg_reg[6] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.899
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.947
  Arrival Time                  1.065
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.118 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.106 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.094 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.053 | 
     | DFT_UART_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.143 | 
     | DFT_UART_CLK__L2_I2                         | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.204 | 
     | DFT_UART_CLK__L3_I1                         | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.337 | 
     | DFT_UART_CLK__L4_I1                         | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.411 | 
     | DFT_UART_CLK__L5_I1                         | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.433 | 
     | DFT_UART_CLK__L6_I1                         | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.451 | 
     | U0_ClkDiv/U55                               | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.526 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.526 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.656 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.724 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[6] | CK ^ -> Q ^ | SDFFRQX2M      | 0.062 | 0.168 |   1.010 |    0.892 | 
     | U0_UART/u_tx/u_parity_calc/U16              | A0 ^ -> Y ^ | AO2B2X2M       | 0.026 | 0.055 |   1.065 |    0.947 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[6] | D ^         | SDFFRQX2M      | 0.026 | 0.000 |   1.065 |    0.947 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.118 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.129 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.141 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.289 | 
     | DFT_UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.320 | 
     | DFT_UART_CLK__L2_I1                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.373 | 
     | DFT_UART_CLK__L3_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.419 | 
     | DFT_UART_CLK__L4_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.466 | 
     | DFT_UART_CLK__L5_I0                         | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.520 | 
     | DFT_UART_CLK__L6_I0                         | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.543 | 
     | DFT_UART_CLK__L7_I0                         | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.561 | 
     | DFT_UART_CLK__L8_I1                         | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.576 | 
     | U0_ClkDiv/div_clk_reg_reg                   | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.730 | 
     | U0_ClkDiv/U55                               | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.817 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.817 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.947 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.014 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[6] | CK ^        | SDFFRQX2M      | 0.059 | 0.002 |   0.898 |    1.016 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[0] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[0] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_serializer/\data_reg_reg[0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.900
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.949
  Arrival Time                  1.067
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.118 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.107 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.095 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.053 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.143 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.203 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.336 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.411 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.433 | 
     | DFT_UART_CLK__L6_I1                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.569 |    0.451 | 
     | U0_ClkDiv/U55                              | A ^ -> Y ^   | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.526 | 
     | U0_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_0 |       |       |   0.644 |    0.526 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.656 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^   | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.723 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[0] | CK ^ -> Q ^  | SDFFRQX2M      | 0.065 | 0.172 |   1.014 |    0.896 | 
     | U0_UART/u_tx/u_serializer/U26              | A0N ^ -> Y ^ | OAI2BB1X2M     | 0.030 | 0.053 |   1.067 |    0.949 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[0] | D ^          | SDFFRQX2M      | 0.030 | 0.000 |   1.067 |    0.949 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.118 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.130 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.024 |    0.142 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.289 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.320 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.373 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.420 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.467 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.520 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.543 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.561 | 
     | DFT_UART_CLK__L8_I1                        | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.577 | 
     | U0_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.730 | 
     | U0_ClkDiv/U55                              | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.817 | 
     | U0_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.817 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.947 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.015 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[0] | CK ^        | SDFFRQX2M      | 0.059 | 0.004 |   0.901 |    1.019 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[3] /D  (v) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[3] /QN (^) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.866
+ Hold                         -0.095
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.871
  Arrival Time                  0.991
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.120 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.108 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.096 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.051 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.141 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.076 | 0.061 |   0.321 |    0.202 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.201 | 0.133 |   0.454 |    0.335 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.410 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.431 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.568 |    0.449 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.034 | 0.056 |   0.625 |    0.505 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.625 |    0.505 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.109 | 0.102 |   0.727 |    0.607 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.050 | 0.080 |   0.807 |    0.687 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | CK ^ -> QN ^ | SDFFRX1M       | 0.076 | 0.146 |   0.953 |    0.833 | 
     | U0_UART/u_rx/u_deserializer/U40          | B0 ^ -> Y v  | OAI2B2X1M      | 0.035 | 0.038 |   0.991 |    0.871 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | D v          | SDFFRX1M       | 0.035 | 0.000 |   0.991 |    0.871 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.120 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.131 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.143 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.290 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.322 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.375 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.421 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.468 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.521 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.544 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.563 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.459 |    0.578 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.154 |   0.613 |    0.733 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.034 | 0.068 |   0.681 |    0.801 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.681 |    0.801 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.109 | 0.102 |   0.783 |    0.903 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.050 | 0.080 |   0.863 |    0.983 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | CK ^        | SDFFRX1M       | 0.050 | 0.003 |   0.866 |    0.986 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[7] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[7] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_parity_calc/\data_reg_reg[7] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.897
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.945
  Arrival Time                  1.065
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.120 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.108 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.096 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.051 | 
     | DFT_UART_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.141 | 
     | DFT_UART_CLK__L2_I2                         | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.201 | 
     | DFT_UART_CLK__L3_I1                         | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.335 | 
     | DFT_UART_CLK__L4_I1                         | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.409 | 
     | DFT_UART_CLK__L5_I1                         | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.431 | 
     | DFT_UART_CLK__L6_I1                         | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.449 | 
     | U0_ClkDiv/U55                               | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.524 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.524 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.654 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.722 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[7] | CK ^ -> Q ^ | SDFFRQX2M      | 0.062 | 0.167 |   1.008 |    0.888 | 
     | U0_UART/u_tx/u_parity_calc/U17              | A0 ^ -> Y ^ | AO2B2X2M       | 0.029 | 0.057 |   1.065 |    0.945 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[7] | D ^         | SDFFRQX2M      | 0.029 | 0.000 |   1.065 |    0.945 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.120 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.131 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |    0.143 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.291 | 
     | DFT_UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.322 | 
     | DFT_UART_CLK__L2_I1                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.375 | 
     | DFT_UART_CLK__L3_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.422 | 
     | DFT_UART_CLK__L4_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.469 | 
     | DFT_UART_CLK__L5_I0                         | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.522 | 
     | DFT_UART_CLK__L6_I0                         | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.545 | 
     | DFT_UART_CLK__L7_I0                         | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.563 | 
     | DFT_UART_CLK__L8_I1                         | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.579 | 
     | U0_ClkDiv/div_clk_reg_reg                   | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.732 | 
     | U0_ClkDiv/U55                               | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.819 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.819 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.949 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.017 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[7] | CK ^        | SDFFRQX2M      | 0.059 | 0.000 |   0.897 |    1.017 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[0] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[0] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_parity_calc/\data_reg_reg[0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.900
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.948
  Arrival Time                  1.070
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.122 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.111 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.023 |   -0.099 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.049 | 
     | DFT_UART_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX1M      | 0.098 | 0.090 |   0.261 |    0.139 | 
     | DFT_UART_CLK__L2_I2                         | A ^ -> Y v  | INVXLM         | 0.076 | 0.061 |   0.321 |    0.199 | 
     | DFT_UART_CLK__L3_I1                         | A v -> Y ^  | INVXLM         | 0.201 | 0.133 |   0.454 |    0.332 | 
     | DFT_UART_CLK__L4_I1                         | A ^ -> Y ^  | CLKBUFX40M     | 0.032 | 0.075 |   0.529 |    0.407 | 
     | DFT_UART_CLK__L5_I1                         | A ^ -> Y v  | CLKINVX32M     | 0.015 | 0.021 |   0.551 |    0.429 | 
     | DFT_UART_CLK__L6_I1                         | A v -> Y ^  | INVX4M         | 0.019 | 0.018 |   0.569 |    0.447 | 
     | U0_ClkDiv/U55                               | A ^ -> Y ^  | MX2X2M         | 0.066 | 0.075 |   0.644 |    0.522 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.644 |    0.522 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.774 |    0.652 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.842 |    0.719 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M      | 0.062 | 0.170 |   1.012 |    0.889 | 
     | U0_UART/u_tx/u_parity_calc/U10              | A0 ^ -> Y ^ | AO2B2X2M       | 0.031 | 0.059 |   1.070 |    0.948 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[0] | D ^         | SDFFRQX2M      | 0.031 | 0.000 |   1.070 |    0.948 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.122 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.134 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.012 | 0.012 |   0.024 |    0.146 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.199 | 0.147 |   0.171 |    0.293 | 
     | DFT_UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX24M     | 0.043 | 0.031 |   0.202 |    0.324 | 
     | DFT_UART_CLK__L2_I1                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.053 |   0.255 |    0.377 | 
     | DFT_UART_CLK__L3_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.302 |    0.424 | 
     | DFT_UART_CLK__L4_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.349 |    0.471 | 
     | DFT_UART_CLK__L5_I0                         | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.402 |    0.524 | 
     | DFT_UART_CLK__L6_I0                         | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.425 |    0.547 | 
     | DFT_UART_CLK__L7_I0                         | A ^ -> Y v  | CLKINVX32M     | 0.013 | 0.018 |   0.443 |    0.565 | 
     | DFT_UART_CLK__L8_I1                         | A v -> Y ^  | INVX4M         | 0.016 | 0.016 |   0.459 |    0.581 | 
     | U0_ClkDiv/div_clk_reg_reg                   | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.612 |    0.734 | 
     | U0_ClkDiv/U55                               | B ^ -> Y ^  | MX2X2M         | 0.066 | 0.087 |   0.699 |    0.821 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.699 |    0.821 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.150 | 0.130 |   0.829 |    0.951 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.059 | 0.068 |   0.897 |    1.019 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[0] | CK ^        | SDFFRQX2M      | 0.059 | 0.003 |   0.900 |    1.022 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.168
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.121 |       |   0.000 |   -0.122 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |   -0.117 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^ -> Q ^ | SDFFRQX2M | 0.045 | 0.168 |   0.168 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[1]     | SI ^        | SDFFRQX2M | 0.045 | 0.000 |   0.168 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.121 |       |   0.000 |    0.122 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |    0.128 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.121 | 0.005 |   0.005 |    0.128 | 
     +-------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.168
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.121 |       |   0.000 |   -0.123 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |   -0.117 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M | 0.045 | 0.167 |   0.167 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[4]     | SI ^        | SDFFRQX2M | 0.045 | 0.000 |   0.168 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.121 |       |   0.000 |    0.123 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |    0.128 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.121 | 0.005 |   0.005 |    0.128 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/ALU_OUT_VLD_reg/Q   (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.168
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.121 |       |   0.000 |   -0.123 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.001 |   -0.122 | 
     | U0_ALU/ALU_OUT_VLD_reg     | CK ^ -> Q ^ | SDFFRQX2M | 0.051 | 0.168 |   0.168 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[0]     | SI ^        | SDFFRQX2M | 0.051 | 0.000 |   0.168 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.121 |       |   0.000 |    0.123 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |    0.128 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.121 | 0.005 |   0.005 |    0.128 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][1] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.327
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.374
  Arrival Time                  0.497
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.123 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.011 |   0.011 |   -0.112 | 
     | REF_CLK__L2_I0                                | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.022 |   -0.101 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^  | CLKMX2X4M  | 0.081 | 0.102 |   0.124 |    0.001 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX8M  | 0.120 | 0.091 |   0.216 |    0.093 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^  | CLKINVX40M | 0.119 | 0.091 |   0.306 |    0.183 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.191 |   0.497 |    0.374 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.046 | 0.000 |   0.497 |    0.374 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.123 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v | CLKINVX40M | 0.006 | 0.011 |   0.011 |    0.134 | 
     | REF_CLK__L2_I0                                | A v -> Y ^ | CLKINVX8M  | 0.011 | 0.011 |   0.022 |    0.145 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.102 |   0.124 |    0.247 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.216 |    0.339 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.306 |    0.429 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.154 | 0.021 |   0.327 |    0.450 | 
     +--------------------------------------------------------------------------------------------------------------+ 

