

Implementation tool: Xilinx Vivado v.2023.2
Project:             AES
Solution:            solution0
Device target:       xcu50-fsvh2104-2-e
Report date:         Wed Aug 06 19:49:58 -03 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           1437
FF:            1557
DSP:              0
BRAM:             8
URAM:             0
LATCH:            0
SRL:              0
CLB:            291

#=== Final timing ===
CP required:                     8.000
CP achieved post-synthesis:      1.971
CP achieved post-implementation: 2.982
Timing met
