{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.436189",
   "Default View_TopLeft":"-112,-16",
   "ExpandedHierarchyInLayout":"",
   "HierExpandStatus_comment_0":"false",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port ddr4_rtl_0 -pg 1 -lvl 6 -x 2510 -y 830 -defaultsOSRD
preplace port diff_clock_rtl_0 -pg 1 -lvl 0 -x -30 -y 870 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 730 -y 960 -defaultsOSRD
preplace inst rst_ps8_0_96M -pg 1 -lvl 1 -x 200 -y 480 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 5 -x 2303 -y 880 -defaultsOSRD
preplace inst rst_ddr4_0_333M -pg 1 -lvl 3 -x 1360 -y 1010 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 3 -x 1360 -y 870 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 4 -x 1873 -y 870 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1873 -y 410 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -x 2303 -y 400 -defaultsOSRD
preplace inst dma_core_wrap_v_1 -pg 1 -lvl 2 -x 730 -y 250 -defaultsOSRD
preplace inst axi_cdc_v_0 -pg 1 -lvl 4 -x 1873 -y 720 -defaultsOSRD
preplace inst axi_xbar_v_0 -pg 1 -lvl 3 -x 1360 -y 390 -defaultsOSRD
preplace inst addr_rule0 -pg 1 -lvl 2 -x 730 -y 80 -defaultsOSRD
preplace inst addr_rule1 -pg 1 -lvl 2 -x 730 -y 590 -defaultsOSRD
preplace inst addr_rule2 -pg 1 -lvl 2 -x 730 -y 450 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1873 -y 260 -defaultsOSRD
preplace inst axi_id_remap_v_0 -pg 1 -lvl 2 -x 730 -y 740 -defaultsOSRD
preplace netloc addr_rule0_end_addr 1 2 1 1100 100n
preplace netloc addr_rule0_idx 1 2 1 1150 60n
preplace netloc addr_rule0_start_addr 1 2 1 1140 80n
preplace netloc addr_rule1_end_addr 1 2 1 1130 390n
preplace netloc addr_rule1_idx 1 2 1 1100 350n
preplace netloc addr_rule1_start_addr 1 2 1 1120 370n
preplace netloc addr_rule2_end_addr 1 2 1 N 470
preplace netloc addr_rule2_idx 1 2 1 N 430
preplace netloc addr_rule2_start_addr 1 2 1 N 450
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 2 4 1160 810 1663 930 2070 770 2490
preplace netloc rst_ddr4_0_333M_bus_struct_reset 1 3 2 N 990 2090J
preplace netloc rst_ddr4_0_333M_peripheral_aresetn 1 3 2 1693 940 2080
preplace netloc rst_ps8_0_96M_peripheral_aresetn 1 1 3 410 350 1090 130 1673
preplace netloc util_ds_buf_0_IBUF_OUT 1 3 1 NJ 870
preplace netloc util_ds_buf_1_BUFG_O 1 4 1 NJ 870
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 4 20 380 400 860 1140 630 1693
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 4 20 840 NJ 840 1150 710 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 2060 390n
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 2060 410n
preplace netloc axi_cdc_v_0_axi_dst 1 4 1 2060 710n
preplace netloc axi_xbar_v_0_mst0 1 1 3 420 150 NJ 150 1560
preplace netloc axi_xbar_v_0_mst1 1 3 1 1683 230n
preplace netloc axi_xbar_v_0_mst2 1 3 1 1560 380n
preplace netloc ddr4_0_C0_DDR4 1 5 1 N 830
preplace netloc diff_clock_rtl_0_1 1 0 3 NJ 870 NJ 870 NJ
preplace netloc dma_core_wrap_v_0_axi_mst 1 2 2 1080 140 1693
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 2 420 850 1040
preplace netloc axi_id_remap_v_0_axi_mst 1 2 1 1110 230n
levelinfo -pg 1 -30 200 730 1360 1873 2303 2510
pagesize -pg 1 -db -bbox -sgen -190 -20 2640 2000
"
}
0
