Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fp_multiplier
Version: S-2021.06-SP1
Date   : Thu Nov 16 11:34:45 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.38
  Critical Path Slack:          -0.38
  Critical Path Clk Period:      0.00
  Total Negative Slack:         -7.10
  No. of Violating Paths:       20.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                214
  Buf/Inv Cell Count:              36
  Buf Cell Count:                   3
  Inv Cell Count:                  33
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       214
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      210.140000
  Noncombinational Area:     0.000000
  Buf/Inv Area:             20.482000
  Total Buffer Area:             2.66
  Total Inverter Area:          17.82
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               210.140000
  Design Area:             210.140000


  Design Rules
  -----------------------------------
  Total Number of Nets:           243
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node7

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.14
  Logic Optimization:                  1.88
  Mapping Optimization:                2.99
  -----------------------------------------
  Overall Compile Time:                6.87
  Overall Compile Wall Clock Time:     7.17

  --------------------------------------------------------------------

  Design  WNS: 0.38  TNS: 7.10  Number of Violating Paths: 20


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
