#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct  5 20:28:53 2024
# Process ID: 14408
# Current directory: F:/Education/FPGA_Labs/Lab3/Lab3.runs/synth_1
# Command line: vivado.exe -log Lab2_Block_Design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab2_Block_Design_wrapper.tcl
# Log file: F:/Education/FPGA_Labs/Lab3/Lab3.runs/synth_1/Lab2_Block_Design_wrapper.vds
# Journal file: F:/Education/FPGA_Labs/Lab3/Lab3.runs/synth_1\vivado.jou
# Running On: DESKTOP-2ENERJB, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 34191 MB
#-----------------------------------------------------------
source Lab2_Block_Design_wrapper.tcl -notrace
