
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.5.2
// timestamp : Tue Sep  7 16:08:04 2021 GMT
// usage     : riscv_ctg \
//                  -- cgf $cgf \
//                  -- xlen $xlen \
// -----------
//
// -----------
// Copyright (c) 2021. IIT Madras. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V F extension for the fnmadd_b3 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b3)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x16,test_fp)
RVTEST_SIGBASE(x15,signature_x15_1)

inst_0:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==f4, rs2==f5, rs3==f25, rd==f5, fs1 == 0 and fe1 == 0xfe and fm1 == 0x185240 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x049ddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1dd0ae and rm_val == 0  
// opcode: fnmadd.s ; op1:f4; op2:f5; op3:f25; dest:f5; op1val:0x7f185240; op2val:0x3f849ddd; op3val:0x7f1dd0ae; valaddr_reg:x16; val_offset:0; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f5, f4, f5, f25, 0x0, 0, x16, 0, x17, x15, 0, x18)

inst_1:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==f7, rs2==f15, rs3==f19, rd==f7, fs1 == 0 and fe1 == 0xfe and fm1 == 0x09ecac and fs2 == 0 and fe2 == 0x7b and fm2 == 0x026746 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x0c83a7 and rm_val == 4  
// opcode: fnmadd.s ; op1:f7; op2:f15; op3:f19; dest:f7; op1val:0x7f09ecac; op2val:0x3d826746; op3val:0x7d0c83a7; valaddr_reg:x16; val_offset:12; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f7, f7, f15, f19, 0x4, 0, x16, 12, x17, x15, 8, x18)

inst_2:
// rs1 == rs2 == rd != rs3, rs1==f14, rs2==f14, rs3==f22, rd==f14, fs1 == 0 and fe1 == 0xfe and fm1 == 0x09ecac and fs2 == 0 and fe2 == 0x7b and fm2 == 0x026746 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x0c83a7 and rm_val == 3  
// opcode: fnmadd.s ; op1:f14; op2:f14; op3:f22; dest:f14; op1val:0x7f09ecac; op2val:0x7f09ecac; op3val:0x7d0c83a7; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f14, f14, f14, f22, 0x3, 0, x16, 24, x17, x15, 16, x18)

inst_3:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==f16, rs2==f22, rs3==f4, rd==f29, fs1 == 0 and fe1 == 0xfe and fm1 == 0x09ecac and fs2 == 0 and fe2 == 0x7b and fm2 == 0x026746 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x0c83a7 and rm_val == 2  
// opcode: fnmadd.s ; op1:f16; op2:f22; op3:f4; dest:f29; op1val:0x7f09ecac; op2val:0x3d826746; op3val:0x7d0c83a7; valaddr_reg:x16; val_offset:36; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f29, f16, f22, f4, 0x2, 0, x16, 36, x17, x15, 24, x18)

inst_4:
// rd == rs2 == rs3 != rs1, rs1==f11, rs2==f13, rs3==f13, rd==f13, fs1 == 0 and fe1 == 0xfe and fm1 == 0x09ecac and fs2 == 0 and fe2 == 0x7b and fm2 == 0x026746 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x0c83a7 and rm_val == 1  
// opcode: fnmadd.s ; op1:f11; op2:f13; op3:f13; dest:f13; op1val:0x7f09ecac; op2val:0x3d826746; op3val:0x3d826746; valaddr_reg:x16; val_offset:48; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f11, f13, f13, 0x1, 0, x16, 48, x17, x15, 32, x18)

inst_5:
// rs1 == rs2 == rs3 != rd, rs1==f12, rs2==f12, rs3==f12, rd==f8, fs1 == 0 and fe1 == 0xfe and fm1 == 0x09ecac and fs2 == 0 and fe2 == 0x7b and fm2 == 0x026746 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x0c83a7 and rm_val == 0  
// opcode: fnmadd.s ; op1:f12; op2:f12; op3:f12; dest:f8; op1val:0x7f09ecac; op2val:0x7f09ecac; op3val:0x7f09ecac; valaddr_reg:x16; val_offset:60; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f8, f12, f12, f12, 0x0, 0, x16, 60, x17, x15, 40, x18)

inst_6:
// rs1 == rs2 == rs3 == rd, rs1==f26, rs2==f26, rs3==f26, rd==f26, fs1 == 0 and fe1 == 0xfd and fm1 == 0x2deee7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0aa40d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3c647e and rm_val == 4  
// opcode: fnmadd.s ; op1:f26; op2:f26; op3:f26; dest:f26; op1val:0x7eadeee7; op2val:0x7eadeee7; op3val:0x7eadeee7; valaddr_reg:x16; val_offset:72; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f26, f26, f26, f26, 0x4, 0, x16, 72, x17, x15, 48, x18)

inst_7:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==f10, rs2==f24, rs3==f10, rd==f4, fs1 == 0 and fe1 == 0xfd and fm1 == 0x2deee7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0aa40d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3c647e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f24; op3:f10; dest:f4; op1val:0x7eadeee7; op2val:0x400aa40d; op3val:0x7eadeee7; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f4, f10, f24, f10, 0x3, 0, x16, 84, x17, x15, 56, x18)

inst_8:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==f22, rs2==f7, rs3==f7, rd==f19, fs1 == 0 and fe1 == 0xfd and fm1 == 0x2deee7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0aa40d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3c647e and rm_val == 2  
// opcode: fnmadd.s ; op1:f22; op2:f7; op3:f7; dest:f19; op1val:0x7eadeee7; op2val:0x400aa40d; op3val:0x400aa40d; valaddr_reg:x16; val_offset:96; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f19, f22, f7, f7, 0x2, 0, x16, 96, x17, x15, 64, x18)

inst_9:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==f15, rs2==f19, rs3==f20, rd==f20, fs1 == 0 and fe1 == 0xfd and fm1 == 0x2deee7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0aa40d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3c647e and rm_val == 1  
// opcode: fnmadd.s ; op1:f15; op2:f19; op3:f20; dest:f20; op1val:0x7eadeee7; op2val:0x400aa40d; op3val:0x7f3c647e; valaddr_reg:x16; val_offset:108; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f20, f15, f19, f20, 0x1, 0, x16, 108, x17, x15, 72, x18)

inst_10:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==f21, rs2==f21, rs3==f9, rd==f22, fs1 == 0 and fe1 == 0xfd and fm1 == 0x2deee7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0aa40d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3c647e and rm_val == 0  
// opcode: fnmadd.s ; op1:f21; op2:f21; op3:f9; dest:f22; op1val:0x7eadeee7; op2val:0x7eadeee7; op3val:0x7f3c647e; valaddr_reg:x16; val_offset:120; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f22, f21, f21, f9, 0x0, 0, x16, 120, x17, x15, 80, x18)

inst_11:
// rs1 == rd == rs3 != rs2, rs1==f3, rs2==f6, rs3==f3, rd==f3, fs1 == 0 and fe1 == 0xfd and fm1 == 0x513405 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4fb5c9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x29bd9e and rm_val == 4  
// opcode: fnmadd.s ; op1:f3; op2:f6; op3:f3; dest:f3; op1val:0x7ed13405; op2val:0x3fcfb5c9; op3val:0x7ed13405; valaddr_reg:x16; val_offset:132; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f3, f3, f6, f3, 0x4, 0, x16, 132, x17, x15, 88, x18)

inst_12:
// rs1==f6, rs2==f1, rs3==f29, rd==f11, fs1 == 0 and fe1 == 0xfd and fm1 == 0x513405 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4fb5c9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x29bd9e and rm_val == 3  
// opcode: fnmadd.s ; op1:f6; op2:f1; op3:f29; dest:f11; op1val:0x7ed13405; op2val:0x3fcfb5c9; op3val:0x7f29bd9e; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f11, f6, f1, f29, 0x3, 0, x16, 144, x17, x15, 96, x18)

inst_13:
// rs1==f25, rs2==f29, rs3==f30, rd==f24, fs1 == 0 and fe1 == 0xfd and fm1 == 0x513405 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4fb5c9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x29bd9e and rm_val == 2  
// opcode: fnmadd.s ; op1:f25; op2:f29; op3:f30; dest:f24; op1val:0x7ed13405; op2val:0x3fcfb5c9; op3val:0x7f29bd9e; valaddr_reg:x16; val_offset:156; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f24, f25, f29, f30, 0x2, 0, x16, 156, x17, x15, 104, x18)

inst_14:
// rs1==f24, rs2==f17, rs3==f16, rd==f2, fs1 == 0 and fe1 == 0xfd and fm1 == 0x513405 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4fb5c9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x29bd9e and rm_val == 1  
// opcode: fnmadd.s ; op1:f24; op2:f17; op3:f16; dest:f2; op1val:0x7ed13405; op2val:0x3fcfb5c9; op3val:0x7f29bd9e; valaddr_reg:x16; val_offset:168; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f2, f24, f17, f16, 0x1, 0, x16, 168, x17, x15, 112, x18)

inst_15:
// rs1==f23, rs2==f30, rs3==f27, rd==f17, fs1 == 0 and fe1 == 0xfd and fm1 == 0x513405 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4fb5c9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x29bd9e and rm_val == 0  
// opcode: fnmadd.s ; op1:f23; op2:f30; op3:f27; dest:f17; op1val:0x7ed13405; op2val:0x3fcfb5c9; op3val:0x7f29bd9e; valaddr_reg:x16; val_offset:180; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f17, f23, f30, f27, 0x0, 0, x16, 180, x17, x15, 120, x18)

inst_16:
// rs1==f5, rs2==f23, rs3==f18, rd==f6, fs1 == 0 and fe1 == 0xfd and fm1 == 0x50110c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x236d8e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x04d3e6 and rm_val == 4  
// opcode: fnmadd.s ; op1:f5; op2:f23; op3:f18; dest:f6; op1val:0x7ed0110c; op2val:0x3f236d8e; op3val:0x7e84d3e6; valaddr_reg:x16; val_offset:192; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f6, f5, f23, f18, 0x4, 0, x16, 192, x17, x15, 128, x18)

inst_17:
// rs1==f31, rs2==f27, rs3==f8, rd==f9, fs1 == 0 and fe1 == 0xfd and fm1 == 0x50110c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x236d8e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x04d3e6 and rm_val == 3  
// opcode: fnmadd.s ; op1:f31; op2:f27; op3:f8; dest:f9; op1val:0x7ed0110c; op2val:0x3f236d8e; op3val:0x7e84d3e6; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f9, f31, f27, f8, 0x3, 0, x16, 204, x17, x15, 136, x18)

inst_18:
// rs1==f30, rs2==f9, rs3==f6, rd==f18, fs1 == 0 and fe1 == 0xfd and fm1 == 0x50110c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x236d8e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x04d3e6 and rm_val == 2  
// opcode: fnmadd.s ; op1:f30; op2:f9; op3:f6; dest:f18; op1val:0x7ed0110c; op2val:0x3f236d8e; op3val:0x7e84d3e6; valaddr_reg:x16; val_offset:216; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f18, f30, f9, f6, 0x2, 0, x16, 216, x17, x15, 144, x18)

inst_19:
// rs1==f17, rs2==f4, rs3==f14, rd==f15, fs1 == 0 and fe1 == 0xfd and fm1 == 0x50110c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x236d8e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x04d3e6 and rm_val == 1  
// opcode: fnmadd.s ; op1:f17; op2:f4; op3:f14; dest:f15; op1val:0x7ed0110c; op2val:0x3f236d8e; op3val:0x7e84d3e6; valaddr_reg:x16; val_offset:228; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f15, f17, f4, f14, 0x1, 0, x16, 228, x17, x15, 152, x18)

inst_20:
// rs1==f0, rs2==f2, rs3==f1, rd==f31, fs1 == 0 and fe1 == 0xfd and fm1 == 0x50110c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x236d8e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x04d3e6 and rm_val == 0  
// opcode: fnmadd.s ; op1:f0; op2:f2; op3:f1; dest:f31; op1val:0x7ed0110c; op2val:0x3f236d8e; op3val:0x7e84d3e6; valaddr_reg:x16; val_offset:240; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f31, f0, f2, f1, 0x0, 0, x16, 240, x17, x15, 160, x18)

inst_21:
// rs1==f13, rs2==f18, rs3==f17, rd==f1, fs1 == 0 and fe1 == 0xfd and fm1 == 0x2828cf and fs2 == 0 and fe2 == 0x7e and fm2 == 0x153dda and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4410c4 and rm_val == 4  
// opcode: fnmadd.s ; op1:f13; op2:f18; op3:f17; dest:f1; op1val:0x7ea828cf; op2val:0x3f153dda; op3val:0x7e4410c4; valaddr_reg:x16; val_offset:252; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f1, f13, f18, f17, 0x4, 0, x16, 252, x17, x15, 168, x18)

inst_22:
// rs1==f29, rs2==f8, rs3==f0, rd==f16, fs1 == 0 and fe1 == 0xfd and fm1 == 0x2828cf and fs2 == 0 and fe2 == 0x7e and fm2 == 0x153dda and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4410c4 and rm_val == 3  
// opcode: fnmadd.s ; op1:f29; op2:f8; op3:f0; dest:f16; op1val:0x7ea828cf; op2val:0x3f153dda; op3val:0x7e4410c4; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f16, f29, f8, f0, 0x3, 0, x16, 264, x17, x15, 176, x18)

inst_23:
// rs1==f1, rs2==f20, rs3==f15, rd==f10, fs1 == 0 and fe1 == 0xfd and fm1 == 0x2828cf and fs2 == 0 and fe2 == 0x7e and fm2 == 0x153dda and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4410c4 and rm_val == 2  
// opcode: fnmadd.s ; op1:f1; op2:f20; op3:f15; dest:f10; op1val:0x7ea828cf; op2val:0x3f153dda; op3val:0x7e4410c4; valaddr_reg:x16; val_offset:276; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f10, f1, f20, f15, 0x2, 0, x16, 276, x17, x15, 184, x18)

inst_24:
// rs1==f8, rs2==f11, rs3==f21, rd==f25, fs1 == 0 and fe1 == 0xfd and fm1 == 0x2828cf and fs2 == 0 and fe2 == 0x7e and fm2 == 0x153dda and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4410c4 and rm_val == 1  
// opcode: fnmadd.s ; op1:f8; op2:f11; op3:f21; dest:f25; op1val:0x7ea828cf; op2val:0x3f153dda; op3val:0x7e4410c4; valaddr_reg:x16; val_offset:288; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f25, f8, f11, f21, 0x1, 0, x16, 288, x17, x15, 192, x18)

inst_25:
// rs1==f20, rs2==f3, rs3==f28, rd==f27, fs1 == 0 and fe1 == 0xfd and fm1 == 0x2828cf and fs2 == 0 and fe2 == 0x7e and fm2 == 0x153dda and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4410c4 and rm_val == 0  
// opcode: fnmadd.s ; op1:f20; op2:f3; op3:f28; dest:f27; op1val:0x7ea828cf; op2val:0x3f153dda; op3val:0x7e4410c4; valaddr_reg:x16; val_offset:300; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f27, f20, f3, f28, 0x0, 0, x16, 300, x17, x15, 200, x18)

inst_26:
// rs1==f2, rs2==f10, rs3==f11, rd==f30, fs1 == 0 and fe1 == 0xfe and fm1 == 0x3de754 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5f097a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25738b and rm_val == 4  
// opcode: fnmadd.s ; op1:f2; op2:f10; op3:f11; dest:f30; op1val:0x7f3de754; op2val:0x3f5f097a; op3val:0x7f25738b; valaddr_reg:x16; val_offset:312; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f30, f2, f10, f11, 0x4, 0, x16, 312, x17, x15, 208, x18)

inst_27:
// rs1==f9, rs2==f16, rs3==f24, rd==f23, fs1 == 0 and fe1 == 0xfe and fm1 == 0x3de754 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5f097a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25738b and rm_val == 3  
// opcode: fnmadd.s ; op1:f9; op2:f16; op3:f24; dest:f23; op1val:0x7f3de754; op2val:0x3f5f097a; op3val:0x7f25738b; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f23, f9, f16, f24, 0x3, 0, x16, 324, x17, x15, 216, x18)

inst_28:
// rs1==f18, rs2==f28, rs3==f2, rd==f21, fs1 == 0 and fe1 == 0xfe and fm1 == 0x3de754 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5f097a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25738b and rm_val == 2  
// opcode: fnmadd.s ; op1:f18; op2:f28; op3:f2; dest:f21; op1val:0x7f3de754; op2val:0x3f5f097a; op3val:0x7f25738b; valaddr_reg:x16; val_offset:336; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f21, f18, f28, f2, 0x2, 0, x16, 336, x17, x15, 224, x18)

inst_29:
// rs1==f27, rs2==f25, rs3==f31, rd==f12, fs1 == 0 and fe1 == 0xfe and fm1 == 0x3de754 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5f097a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25738b and rm_val == 1  
// opcode: fnmadd.s ; op1:f27; op2:f25; op3:f31; dest:f12; op1val:0x7f3de754; op2val:0x3f5f097a; op3val:0x7f25738b; valaddr_reg:x16; val_offset:348; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f12, f27, f25, f31, 0x1, 0, x16, 348, x17, x15, 232, x18)

inst_30:
// rs1==f19, rs2==f0, rs3==f23, rd==f28, fs1 == 0 and fe1 == 0xfe and fm1 == 0x3de754 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5f097a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25738b and rm_val == 0  
// opcode: fnmadd.s ; op1:f19; op2:f0; op3:f23; dest:f28; op1val:0x7f3de754; op2val:0x3f5f097a; op3val:0x7f25738b; valaddr_reg:x16; val_offset:360; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f28, f19, f0, f23, 0x0, 0, x16, 360, x17, x15, 240, x18)

inst_31:
// rs1==f28, rs2==f31, rs3==f5, rd==f0, fs1 == 0 and fe1 == 0xfe and fm1 == 0x075c57 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x103fcc and fs3 == 0 and fe3 == 0xfe and fm3 == 0x188b59 and rm_val == 4  
// opcode: fnmadd.s ; op1:f28; op2:f31; op3:f5; dest:f0; op1val:0x7f075c57; op2val:0x3f903fcc; op3val:0x7f188b59; valaddr_reg:x16; val_offset:372; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f0, f28, f31, f5, 0x4, 0, x16, 372, x17, x15, 248, x18)

inst_32:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x075c57 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x103fcc and fs3 == 0 and fe3 == 0xfe and fm3 == 0x188b59 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f075c57; op2val:0x3f903fcc; op3val:0x7f188b59; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 256, x18)

inst_33:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x075c57 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x103fcc and fs3 == 0 and fe3 == 0xfe and fm3 == 0x188b59 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f075c57; op2val:0x3f903fcc; op3val:0x7f188b59; valaddr_reg:x16; val_offset:396; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 396, x17, x15, 264, x18)

inst_34:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x075c57 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x103fcc and fs3 == 0 and fe3 == 0xfe and fm3 == 0x188b59 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f075c57; op2val:0x3f903fcc; op3val:0x7f188b59; valaddr_reg:x16; val_offset:408; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 408, x17, x15, 272, x18)

inst_35:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x075c57 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x103fcc and fs3 == 0 and fe3 == 0xfe and fm3 == 0x188b59 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f075c57; op2val:0x3f903fcc; op3val:0x7f188b59; valaddr_reg:x16; val_offset:420; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 420, x17, x15, 280, x18)

inst_36:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x583349 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5c315d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x39f5c4 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d583349; op2val:0x3fdc315d; op3val:0x7db9f5c4; valaddr_reg:x16; val_offset:432; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 432, x17, x15, 288, x18)

inst_37:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x583349 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5c315d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x39f5c4 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d583349; op2val:0x3fdc315d; op3val:0x7db9f5c4; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 296, x18)

inst_38:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x583349 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5c315d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x39f5c4 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d583349; op2val:0x3fdc315d; op3val:0x7db9f5c4; valaddr_reg:x16; val_offset:456; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 456, x17, x15, 304, x18)

inst_39:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x583349 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5c315d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x39f5c4 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d583349; op2val:0x3fdc315d; op3val:0x7db9f5c4; valaddr_reg:x16; val_offset:468; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 468, x17, x15, 312, x18)

inst_40:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x583349 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5c315d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x39f5c4 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d583349; op2val:0x3fdc315d; op3val:0x7db9f5c4; valaddr_reg:x16; val_offset:480; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 480, x17, x15, 320, x18)

inst_41:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x024167 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x352b4f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x385c8f and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f024167; op2val:0x3f352b4f; op3val:0x7eb85c8f; valaddr_reg:x16; val_offset:492; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 492, x17, x15, 328, x18)

inst_42:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x024167 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x352b4f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x385c8f and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f024167; op2val:0x3f352b4f; op3val:0x7eb85c8f; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 336, x18)

inst_43:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x024167 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x352b4f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x385c8f and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f024167; op2val:0x3f352b4f; op3val:0x7eb85c8f; valaddr_reg:x16; val_offset:516; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 516, x17, x15, 344, x18)

inst_44:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x024167 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x352b4f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x385c8f and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f024167; op2val:0x3f352b4f; op3val:0x7eb85c8f; valaddr_reg:x16; val_offset:528; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 528, x17, x15, 352, x18)

inst_45:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x024167 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x352b4f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x385c8f and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f024167; op2val:0x3f352b4f; op3val:0x7eb85c8f; valaddr_reg:x16; val_offset:540; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 540, x17, x15, 360, x18)

inst_46:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3edebd and fs2 == 0 and fe2 == 0x7e and fm2 == 0x79a9e2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a2550 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3edebd; op2val:0x3f79a9e2; op3val:0x7f3a2550; valaddr_reg:x16; val_offset:552; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 552, x17, x15, 368, x18)

inst_47:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3edebd and fs2 == 0 and fe2 == 0x7e and fm2 == 0x79a9e2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a2550 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3edebd; op2val:0x3f79a9e2; op3val:0x7f3a2550; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 376, x18)

inst_48:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3edebd and fs2 == 0 and fe2 == 0x7e and fm2 == 0x79a9e2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a2550 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3edebd; op2val:0x3f79a9e2; op3val:0x7f3a2550; valaddr_reg:x16; val_offset:576; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 576, x17, x15, 384, x18)

inst_49:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3edebd and fs2 == 0 and fe2 == 0x7e and fm2 == 0x79a9e2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a2550 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3edebd; op2val:0x3f79a9e2; op3val:0x7f3a2550; valaddr_reg:x16; val_offset:588; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 588, x17, x15, 392, x18)

inst_50:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3edebd and fs2 == 0 and fe2 == 0x7e and fm2 == 0x79a9e2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a2550 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3edebd; op2val:0x3f79a9e2; op3val:0x7f3a2550; valaddr_reg:x16; val_offset:600; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 600, x17, x15, 400, x18)

inst_51:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b2c70 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x64e6ed and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x190dfc and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eab2c70; op2val:0x3ce4e6ed; op3val:0x7c190dfc; valaddr_reg:x16; val_offset:612; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 612, x17, x15, 408, x18)

inst_52:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b2c70 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x64e6ed and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x190dfc and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eab2c70; op2val:0x3ce4e6ed; op3val:0x7c190dfc; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 416, x18)

inst_53:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b2c70 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x64e6ed and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x190dfc and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eab2c70; op2val:0x3ce4e6ed; op3val:0x7c190dfc; valaddr_reg:x16; val_offset:636; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 636, x17, x15, 424, x18)

inst_54:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b2c70 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x64e6ed and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x190dfc and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eab2c70; op2val:0x3ce4e6ed; op3val:0x7c190dfc; valaddr_reg:x16; val_offset:648; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 648, x17, x15, 432, x18)

inst_55:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b2c70 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x64e6ed and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x190dfc and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eab2c70; op2val:0x3ce4e6ed; op3val:0x7c190dfc; valaddr_reg:x16; val_offset:660; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 660, x17, x15, 440, x18)

inst_56:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20e7b1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x7dd916 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x1f8d6c and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f20e7b1; op2val:0x3dfdd916; op3val:0x7d9f8d6c; valaddr_reg:x16; val_offset:672; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 672, x17, x15, 448, x18)

inst_57:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20e7b1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x7dd916 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x1f8d6c and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f20e7b1; op2val:0x3dfdd916; op3val:0x7d9f8d6c; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 456, x18)

inst_58:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20e7b1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x7dd916 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x1f8d6c and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f20e7b1; op2val:0x3dfdd916; op3val:0x7d9f8d6c; valaddr_reg:x16; val_offset:696; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 696, x17, x15, 464, x18)

inst_59:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20e7b1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x7dd916 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x1f8d6c and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f20e7b1; op2val:0x3dfdd916; op3val:0x7d9f8d6c; valaddr_reg:x16; val_offset:708; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 708, x17, x15, 472, x18)

inst_60:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x20e7b1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x7dd916 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x1f8d6c and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f20e7b1; op2val:0x3dfdd916; op3val:0x7d9f8d6c; valaddr_reg:x16; val_offset:720; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 720, x17, x15, 480, x18)

inst_61:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x6d92ab and fs2 == 0 and fe2 == 0x83 and fm2 == 0x5c039b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4c2d63 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c6d92ab; op2val:0x41dc039b; op3val:0x7ecc2d63; valaddr_reg:x16; val_offset:732; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 732, x17, x15, 488, x18)

inst_62:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x6d92ab and fs2 == 0 and fe2 == 0x83 and fm2 == 0x5c039b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4c2d63 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c6d92ab; op2val:0x41dc039b; op3val:0x7ecc2d63; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 496, x18)

inst_63:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x6d92ab and fs2 == 0 and fe2 == 0x83 and fm2 == 0x5c039b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4c2d63 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c6d92ab; op2val:0x41dc039b; op3val:0x7ecc2d63; valaddr_reg:x16; val_offset:756; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 756, x17, x15, 504, x18)

inst_64:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x6d92ab and fs2 == 0 and fe2 == 0x83 and fm2 == 0x5c039b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4c2d63 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c6d92ab; op2val:0x41dc039b; op3val:0x7ecc2d63; valaddr_reg:x16; val_offset:768; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 768, x17, x15, 512, x18)

inst_65:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x6d92ab and fs2 == 0 and fe2 == 0x83 and fm2 == 0x5c039b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4c2d63 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c6d92ab; op2val:0x41dc039b; op3val:0x7ecc2d63; valaddr_reg:x16; val_offset:780; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 780, x17, x15, 520, x18)

inst_66:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3419f9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5cbe2f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1b4c1e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb419f9; op2val:0x3f5cbe2f; op3val:0x7e9b4c1e; valaddr_reg:x16; val_offset:792; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 792, x17, x15, 528, x18)

inst_67:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3419f9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5cbe2f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1b4c1e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb419f9; op2val:0x3f5cbe2f; op3val:0x7e9b4c1e; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 536, x18)

inst_68:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3419f9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5cbe2f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1b4c1e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb419f9; op2val:0x3f5cbe2f; op3val:0x7e9b4c1e; valaddr_reg:x16; val_offset:816; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 816, x17, x15, 544, x18)

inst_69:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3419f9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5cbe2f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1b4c1e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb419f9; op2val:0x3f5cbe2f; op3val:0x7e9b4c1e; valaddr_reg:x16; val_offset:828; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 828, x17, x15, 552, x18)

inst_70:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3419f9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5cbe2f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1b4c1e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb419f9; op2val:0x3f5cbe2f; op3val:0x7e9b4c1e; valaddr_reg:x16; val_offset:840; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 840, x17, x15, 560, x18)

inst_71:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x624363 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x10f5b7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x001f14 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de24363; op2val:0x4090f5b7; op3val:0x7f001f14; valaddr_reg:x16; val_offset:852; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 852, x17, x15, 568, x18)

inst_72:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x624363 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x10f5b7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x001f14 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de24363; op2val:0x4090f5b7; op3val:0x7f001f14; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 576, x18)

inst_73:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x624363 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x10f5b7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x001f14 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de24363; op2val:0x4090f5b7; op3val:0x7f001f14; valaddr_reg:x16; val_offset:876; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 876, x17, x15, 584, x18)

inst_74:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x624363 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x10f5b7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x001f14 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de24363; op2val:0x4090f5b7; op3val:0x7f001f14; valaddr_reg:x16; val_offset:888; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 888, x17, x15, 592, x18)

inst_75:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x624363 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x10f5b7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x001f14 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de24363; op2val:0x4090f5b7; op3val:0x7f001f14; valaddr_reg:x16; val_offset:900; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 900, x17, x15, 600, x18)

inst_76:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f4a69 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ed4a6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fe49a and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8f4a69; op2val:0x400ed4a6; op3val:0x7f1fe49a; valaddr_reg:x16; val_offset:912; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 912, x17, x15, 608, x18)

inst_77:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f4a69 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ed4a6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fe49a and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8f4a69; op2val:0x400ed4a6; op3val:0x7f1fe49a; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 616, x18)

inst_78:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f4a69 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ed4a6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fe49a and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8f4a69; op2val:0x400ed4a6; op3val:0x7f1fe49a; valaddr_reg:x16; val_offset:936; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 936, x17, x15, 624, x18)

inst_79:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f4a69 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ed4a6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fe49a and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8f4a69; op2val:0x400ed4a6; op3val:0x7f1fe49a; valaddr_reg:x16; val_offset:948; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 948, x17, x15, 632, x18)

inst_80:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f4a69 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ed4a6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fe49a and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8f4a69; op2val:0x400ed4a6; op3val:0x7f1fe49a; valaddr_reg:x16; val_offset:960; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 960, x17, x15, 640, x18)

inst_81:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1c90a0 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x032bc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x20718c and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9c90a0; op2val:0x41032bc4; op3val:0x7f20718c; valaddr_reg:x16; val_offset:972; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 972, x17, x15, 648, x18)

inst_82:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1c90a0 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x032bc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x20718c and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9c90a0; op2val:0x41032bc4; op3val:0x7f20718c; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 656, x18)

inst_83:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1c90a0 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x032bc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x20718c and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9c90a0; op2val:0x41032bc4; op3val:0x7f20718c; valaddr_reg:x16; val_offset:996; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 996, x17, x15, 664, x18)

inst_84:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1c90a0 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x032bc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x20718c and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9c90a0; op2val:0x41032bc4; op3val:0x7f20718c; valaddr_reg:x16; val_offset:1008; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1008, x17, x15, 672, x18)

inst_85:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1c90a0 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x032bc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x20718c and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9c90a0; op2val:0x41032bc4; op3val:0x7f20718c; valaddr_reg:x16; val_offset:1020; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1020, x17, x15, 680, x18)

inst_86:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x137bbb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4fe828 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6f8d98 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e937bbb; op2val:0x3fcfe828; op3val:0x7eef8d98; valaddr_reg:x16; val_offset:1032; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1032, x17, x15, 688, x18)

inst_87:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x137bbb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4fe828 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6f8d98 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e937bbb; op2val:0x3fcfe828; op3val:0x7eef8d98; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 696, x18)

inst_88:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x137bbb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4fe828 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6f8d98 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e937bbb; op2val:0x3fcfe828; op3val:0x7eef8d98; valaddr_reg:x16; val_offset:1056; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1056, x17, x15, 704, x18)

inst_89:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x137bbb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4fe828 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6f8d98 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e937bbb; op2val:0x3fcfe828; op3val:0x7eef8d98; valaddr_reg:x16; val_offset:1068; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1068, x17, x15, 712, x18)

inst_90:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x137bbb and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4fe828 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6f8d98 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e937bbb; op2val:0x3fcfe828; op3val:0x7eef8d98; valaddr_reg:x16; val_offset:1080; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1080, x17, x15, 720, x18)

inst_91:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x52effd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2813b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0a7dbc and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e52effd; op2val:0x402813b5; op3val:0x7f0a7dbc; valaddr_reg:x16; val_offset:1092; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1092, x17, x15, 728, x18)

inst_92:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x52effd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2813b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0a7dbc and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e52effd; op2val:0x402813b5; op3val:0x7f0a7dbc; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 736, x18)

inst_93:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x52effd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2813b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0a7dbc and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e52effd; op2val:0x402813b5; op3val:0x7f0a7dbc; valaddr_reg:x16; val_offset:1116; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1116, x17, x15, 744, x18)

inst_94:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x52effd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2813b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0a7dbc and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e52effd; op2val:0x402813b5; op3val:0x7f0a7dbc; valaddr_reg:x16; val_offset:1128; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1128, x17, x15, 752, x18)

inst_95:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x52effd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2813b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0a7dbc and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e52effd; op2val:0x402813b5; op3val:0x7f0a7dbc; valaddr_reg:x16; val_offset:1140; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1140, x17, x15, 760, x18)

inst_96:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f0189 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x09b1fd and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3c42ff and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaf0189; op2val:0x3e09b1fd; op3val:0x7d3c42ff; valaddr_reg:x16; val_offset:1152; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1152, x17, x15, 768, x18)

inst_97:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f0189 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x09b1fd and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3c42ff and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaf0189; op2val:0x3e09b1fd; op3val:0x7d3c42ff; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 776, x18)

inst_98:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f0189 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x09b1fd and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3c42ff and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaf0189; op2val:0x3e09b1fd; op3val:0x7d3c42ff; valaddr_reg:x16; val_offset:1176; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1176, x17, x15, 784, x18)

inst_99:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f0189 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x09b1fd and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3c42ff and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaf0189; op2val:0x3e09b1fd; op3val:0x7d3c42ff; valaddr_reg:x16; val_offset:1188; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1188, x17, x15, 792, x18)

inst_100:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f0189 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x09b1fd and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3c42ff and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaf0189; op2val:0x3e09b1fd; op3val:0x7d3c42ff; valaddr_reg:x16; val_offset:1200; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1200, x17, x15, 800, x18)

inst_101:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x378e9e and fs2 == 0 and fe2 == 0x84 and fm2 == 0x05090e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ec72e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cb78e9e; op2val:0x4205090e; op3val:0x7f3ec72e; valaddr_reg:x16; val_offset:1212; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1212, x17, x15, 808, x18)

inst_102:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x378e9e and fs2 == 0 and fe2 == 0x84 and fm2 == 0x05090e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ec72e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cb78e9e; op2val:0x4205090e; op3val:0x7f3ec72e; valaddr_reg:x16; val_offset:1224; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1224, x17, x15, 816, x18)

inst_103:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x378e9e and fs2 == 0 and fe2 == 0x84 and fm2 == 0x05090e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ec72e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cb78e9e; op2val:0x4205090e; op3val:0x7f3ec72e; valaddr_reg:x16; val_offset:1236; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1236, x17, x15, 824, x18)

inst_104:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x378e9e and fs2 == 0 and fe2 == 0x84 and fm2 == 0x05090e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ec72e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cb78e9e; op2val:0x4205090e; op3val:0x7f3ec72e; valaddr_reg:x16; val_offset:1248; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1248, x17, x15, 832, x18)

inst_105:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x378e9e and fs2 == 0 and fe2 == 0x84 and fm2 == 0x05090e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ec72e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cb78e9e; op2val:0x4205090e; op3val:0x7f3ec72e; valaddr_reg:x16; val_offset:1260; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1260, x17, x15, 840, x18)

inst_106:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x16be52 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x0fdc26 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x296be5 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7a96be52; op2val:0x440fdc26; op3val:0x7f296be5; valaddr_reg:x16; val_offset:1272; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1272, x17, x15, 848, x18)

inst_107:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x16be52 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x0fdc26 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x296be5 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7a96be52; op2val:0x440fdc26; op3val:0x7f296be5; valaddr_reg:x16; val_offset:1284; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1284, x17, x15, 856, x18)

inst_108:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x16be52 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x0fdc26 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x296be5 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7a96be52; op2val:0x440fdc26; op3val:0x7f296be5; valaddr_reg:x16; val_offset:1296; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1296, x17, x15, 864, x18)

inst_109:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x16be52 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x0fdc26 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x296be5 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7a96be52; op2val:0x440fdc26; op3val:0x7f296be5; valaddr_reg:x16; val_offset:1308; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1308, x17, x15, 872, x18)

inst_110:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x16be52 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x0fdc26 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x296be5 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7a96be52; op2val:0x440fdc26; op3val:0x7f296be5; valaddr_reg:x16; val_offset:1320; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1320, x17, x15, 880, x18)

inst_111:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2f0a94 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x19db73 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5266c0 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2f0a94; op2val:0x3e99db73; op3val:0x7e5266c0; valaddr_reg:x16; val_offset:1332; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1332, x17, x15, 888, x18)

inst_112:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2f0a94 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x19db73 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5266c0 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2f0a94; op2val:0x3e99db73; op3val:0x7e5266c0; valaddr_reg:x16; val_offset:1344; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1344, x17, x15, 896, x18)

inst_113:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2f0a94 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x19db73 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5266c0 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2f0a94; op2val:0x3e99db73; op3val:0x7e5266c0; valaddr_reg:x16; val_offset:1356; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1356, x17, x15, 904, x18)

inst_114:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2f0a94 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x19db73 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5266c0 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2f0a94; op2val:0x3e99db73; op3val:0x7e5266c0; valaddr_reg:x16; val_offset:1368; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1368, x17, x15, 912, x18)

inst_115:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2f0a94 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x19db73 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5266c0 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2f0a94; op2val:0x3e99db73; op3val:0x7e5266c0; valaddr_reg:x16; val_offset:1380; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1380, x17, x15, 920, x18)

inst_116:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a7368 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2505b8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x70611a and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a7368; op2val:0x3f2505b8; op3val:0x7ef0611a; valaddr_reg:x16; val_offset:1392; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1392, x17, x15, 928, x18)

inst_117:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a7368 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2505b8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x70611a and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a7368; op2val:0x3f2505b8; op3val:0x7ef0611a; valaddr_reg:x16; val_offset:1404; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1404, x17, x15, 936, x18)

inst_118:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a7368 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2505b8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x70611a and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a7368; op2val:0x3f2505b8; op3val:0x7ef0611a; valaddr_reg:x16; val_offset:1416; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1416, x17, x15, 944, x18)

inst_119:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a7368 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2505b8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x70611a and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a7368; op2val:0x3f2505b8; op3val:0x7ef0611a; valaddr_reg:x16; val_offset:1428; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1428, x17, x15, 952, x18)

inst_120:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a7368 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2505b8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x70611a and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a7368; op2val:0x3f2505b8; op3val:0x7ef0611a; valaddr_reg:x16; val_offset:1440; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1440, x17, x15, 960, x18)

inst_121:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5b9c6a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2446a0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0ceccb and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edb9c6a; op2val:0x3fa446a0; op3val:0x7f0ceccb; valaddr_reg:x16; val_offset:1452; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1452, x17, x15, 968, x18)

inst_122:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5b9c6a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2446a0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0ceccb and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edb9c6a; op2val:0x3fa446a0; op3val:0x7f0ceccb; valaddr_reg:x16; val_offset:1464; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1464, x17, x15, 976, x18)

inst_123:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5b9c6a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2446a0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0ceccb and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edb9c6a; op2val:0x3fa446a0; op3val:0x7f0ceccb; valaddr_reg:x16; val_offset:1476; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1476, x17, x15, 984, x18)

inst_124:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5b9c6a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2446a0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0ceccb and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edb9c6a; op2val:0x3fa446a0; op3val:0x7f0ceccb; valaddr_reg:x16; val_offset:1488; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1488, x17, x15, 992, x18)

inst_125:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5b9c6a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2446a0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0ceccb and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edb9c6a; op2val:0x3fa446a0; op3val:0x7f0ceccb; valaddr_reg:x16; val_offset:1500; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1500, x17, x15, 1000, x18)

inst_126:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2eef4a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x61d6f5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1a5333 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaeef4a; op2val:0x3fe1d6f5; op3val:0x7f1a5333; valaddr_reg:x16; val_offset:1512; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1512, x17, x15, 1008, x18)

inst_127:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2eef4a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x61d6f5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1a5333 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaeef4a; op2val:0x3fe1d6f5; op3val:0x7f1a5333; valaddr_reg:x16; val_offset:1524; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1524, x17, x15, 1016, x18)

inst_128:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2eef4a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x61d6f5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1a5333 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaeef4a; op2val:0x3fe1d6f5; op3val:0x7f1a5333; valaddr_reg:x16; val_offset:1536; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1536, x17, x15, 1024, x18)

inst_129:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2eef4a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x61d6f5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1a5333 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaeef4a; op2val:0x3fe1d6f5; op3val:0x7f1a5333; valaddr_reg:x16; val_offset:1548; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1548, x17, x15, 1032, x18)

inst_130:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2eef4a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x61d6f5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1a5333 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaeef4a; op2val:0x3fe1d6f5; op3val:0x7f1a5333; valaddr_reg:x16; val_offset:1560; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1560, x17, x15, 1040, x18)

inst_131:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x29bf15 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x31d38a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6bd2c4 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da9bf15; op2val:0x40b1d38a; op3val:0x7eebd2c4; valaddr_reg:x16; val_offset:1572; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1572, x17, x15, 1048, x18)

inst_132:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x29bf15 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x31d38a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6bd2c4 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da9bf15; op2val:0x40b1d38a; op3val:0x7eebd2c4; valaddr_reg:x16; val_offset:1584; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1584, x17, x15, 1056, x18)

inst_133:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x29bf15 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x31d38a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6bd2c4 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da9bf15; op2val:0x40b1d38a; op3val:0x7eebd2c4; valaddr_reg:x16; val_offset:1596; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1596, x17, x15, 1064, x18)

inst_134:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x29bf15 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x31d38a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6bd2c4 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da9bf15; op2val:0x40b1d38a; op3val:0x7eebd2c4; valaddr_reg:x16; val_offset:1608; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1608, x17, x15, 1072, x18)

inst_135:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x29bf15 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x31d38a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6bd2c4 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da9bf15; op2val:0x40b1d38a; op3val:0x7eebd2c4; valaddr_reg:x16; val_offset:1620; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1620, x17, x15, 1080, x18)

inst_136:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0de12c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e961e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2fc857 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0de12c; op2val:0x3f1e961e; op3val:0x7eafc857; valaddr_reg:x16; val_offset:1632; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1632, x17, x15, 1088, x18)

inst_137:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0de12c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e961e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2fc857 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0de12c; op2val:0x3f1e961e; op3val:0x7eafc857; valaddr_reg:x16; val_offset:1644; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1644, x17, x15, 1096, x18)

inst_138:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0de12c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e961e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2fc857 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0de12c; op2val:0x3f1e961e; op3val:0x7eafc857; valaddr_reg:x16; val_offset:1656; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1656, x17, x15, 1104, x18)

inst_139:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0de12c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e961e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2fc857 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0de12c; op2val:0x3f1e961e; op3val:0x7eafc857; valaddr_reg:x16; val_offset:1668; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1668, x17, x15, 1112, x18)

inst_140:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0de12c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e961e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2fc857 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0de12c; op2val:0x3f1e961e; op3val:0x7eafc857; valaddr_reg:x16; val_offset:1680; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1680, x17, x15, 1120, x18)

inst_141:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x717d9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ef083 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x250642 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef17d9d; op2val:0x3faef083; op3val:0x7f250642; valaddr_reg:x16; val_offset:1692; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1692, x17, x15, 1128, x18)

inst_142:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x717d9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ef083 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x250642 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef17d9d; op2val:0x3faef083; op3val:0x7f250642; valaddr_reg:x16; val_offset:1704; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1704, x17, x15, 1136, x18)

inst_143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x717d9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ef083 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x250642 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef17d9d; op2val:0x3faef083; op3val:0x7f250642; valaddr_reg:x16; val_offset:1716; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1716, x17, x15, 1144, x18)

inst_144:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x717d9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ef083 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x250642 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef17d9d; op2val:0x3faef083; op3val:0x7f250642; valaddr_reg:x16; val_offset:1728; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1728, x17, x15, 1152, x18)

inst_145:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x717d9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ef083 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x250642 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef17d9d; op2val:0x3faef083; op3val:0x7f250642; valaddr_reg:x16; val_offset:1740; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1740, x17, x15, 1160, x18)

inst_146:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x068091 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x068118 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0d5640 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e068091; op2val:0x3f868118; op3val:0x7e0d5640; valaddr_reg:x16; val_offset:1752; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1752, x17, x15, 1168, x18)

inst_147:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x068091 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x068118 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0d5640 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e068091; op2val:0x3f868118; op3val:0x7e0d5640; valaddr_reg:x16; val_offset:1764; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1764, x17, x15, 1176, x18)

inst_148:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x068091 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x068118 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0d5640 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e068091; op2val:0x3f868118; op3val:0x7e0d5640; valaddr_reg:x16; val_offset:1776; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1776, x17, x15, 1184, x18)

inst_149:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x068091 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x068118 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0d5640 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e068091; op2val:0x3f868118; op3val:0x7e0d5640; valaddr_reg:x16; val_offset:1788; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1788, x17, x15, 1192, x18)

inst_150:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x068091 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x068118 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0d5640 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e068091; op2val:0x3f868118; op3val:0x7e0d5640; valaddr_reg:x16; val_offset:1800; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1800, x17, x15, 1200, x18)

inst_151:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bc4e1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x213184 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3003b5 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0bc4e1; op2val:0x3fa13184; op3val:0x7f3003b5; valaddr_reg:x16; val_offset:1812; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1812, x17, x15, 1208, x18)

inst_152:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bc4e1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x213184 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3003b5 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0bc4e1; op2val:0x3fa13184; op3val:0x7f3003b5; valaddr_reg:x16; val_offset:1824; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1824, x17, x15, 1216, x18)

inst_153:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bc4e1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x213184 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3003b5 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0bc4e1; op2val:0x3fa13184; op3val:0x7f3003b5; valaddr_reg:x16; val_offset:1836; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1836, x17, x15, 1224, x18)

inst_154:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bc4e1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x213184 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3003b5 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0bc4e1; op2val:0x3fa13184; op3val:0x7f3003b5; valaddr_reg:x16; val_offset:1848; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1848, x17, x15, 1232, x18)

inst_155:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bc4e1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x213184 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3003b5 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0bc4e1; op2val:0x3fa13184; op3val:0x7f3003b5; valaddr_reg:x16; val_offset:1860; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1860, x17, x15, 1240, x18)

inst_156:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x06cc9c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x66cf6d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x73121a and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e86cc9c; op2val:0x3ee6cf6d; op3val:0x7df3121a; valaddr_reg:x16; val_offset:1872; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1872, x17, x15, 1248, x18)

inst_157:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x06cc9c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x66cf6d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x73121a and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e86cc9c; op2val:0x3ee6cf6d; op3val:0x7df3121a; valaddr_reg:x16; val_offset:1884; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1884, x17, x15, 1256, x18)

inst_158:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x06cc9c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x66cf6d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x73121a and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e86cc9c; op2val:0x3ee6cf6d; op3val:0x7df3121a; valaddr_reg:x16; val_offset:1896; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1896, x17, x15, 1264, x18)

inst_159:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x06cc9c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x66cf6d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x73121a and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e86cc9c; op2val:0x3ee6cf6d; op3val:0x7df3121a; valaddr_reg:x16; val_offset:1908; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1908, x17, x15, 1272, x18)

inst_160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x06cc9c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x66cf6d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x73121a and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e86cc9c; op2val:0x3ee6cf6d; op3val:0x7df3121a; valaddr_reg:x16; val_offset:1920; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1920, x17, x15, 1280, x18)

inst_161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f5201 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x4052f8 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x3fd041 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eff5201; op2val:0x3e4052f8; op3val:0x7dbfd041; valaddr_reg:x16; val_offset:1932; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1932, x17, x15, 1288, x18)

inst_162:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f5201 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x4052f8 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x3fd041 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eff5201; op2val:0x3e4052f8; op3val:0x7dbfd041; valaddr_reg:x16; val_offset:1944; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1944, x17, x15, 1296, x18)

inst_163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f5201 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x4052f8 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x3fd041 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eff5201; op2val:0x3e4052f8; op3val:0x7dbfd041; valaddr_reg:x16; val_offset:1956; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1956, x17, x15, 1304, x18)

inst_164:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f5201 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x4052f8 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x3fd041 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eff5201; op2val:0x3e4052f8; op3val:0x7dbfd041; valaddr_reg:x16; val_offset:1968; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1968, x17, x15, 1312, x18)

inst_165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f5201 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x4052f8 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x3fd041 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eff5201; op2val:0x3e4052f8; op3val:0x7dbfd041; valaddr_reg:x16; val_offset:1980; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1980, x17, x15, 1320, x18)

inst_166:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x051fb7 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34eb67 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3c296d and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d851fb7; op2val:0x4134eb67; op3val:0x7f3c296d; valaddr_reg:x16; val_offset:1992; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1992, x17, x15, 1328, x18)

inst_167:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x051fb7 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34eb67 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3c296d and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d851fb7; op2val:0x4134eb67; op3val:0x7f3c296d; valaddr_reg:x16; val_offset:2004; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 2004, x17, x15, 1336, x18)

inst_168:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x051fb7 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34eb67 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3c296d and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d851fb7; op2val:0x4134eb67; op3val:0x7f3c296d; valaddr_reg:x16; val_offset:2016; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 2016, x17, x15, 1344, x18)

inst_169:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x051fb7 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34eb67 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3c296d and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d851fb7; op2val:0x4134eb67; op3val:0x7f3c296d; valaddr_reg:x16; val_offset:2028; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 2028, x17, x15, 1352, x18)
addi x16,x16,2040

inst_170:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x051fb7 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x34eb67 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3c296d and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d851fb7; op2val:0x4134eb67; op3val:0x7f3c296d; valaddr_reg:x16; val_offset:0; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 0, x17, x15, 1360, x18)

inst_171:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x040377 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1106a2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1592c4 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f040377; op2val:0x3f9106a2; op3val:0x7f1592c4; valaddr_reg:x16; val_offset:12; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 12, x17, x15, 1368, x18)

inst_172:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x040377 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1106a2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1592c4 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f040377; op2val:0x3f9106a2; op3val:0x7f1592c4; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 24, x17, x15, 1376, x18)

inst_173:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x040377 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1106a2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1592c4 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f040377; op2val:0x3f9106a2; op3val:0x7f1592c4; valaddr_reg:x16; val_offset:36; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 36, x17, x15, 1384, x18)

inst_174:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x040377 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1106a2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1592c4 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f040377; op2val:0x3f9106a2; op3val:0x7f1592c4; valaddr_reg:x16; val_offset:48; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 48, x17, x15, 1392, x18)

inst_175:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x040377 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1106a2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1592c4 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f040377; op2val:0x3f9106a2; op3val:0x7f1592c4; valaddr_reg:x16; val_offset:60; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 60, x17, x15, 1400, x18)

inst_176:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x41f901 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x664779 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2e7bdf and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec1f901; op2val:0x3e664779; op3val:0x7dae7bdf; valaddr_reg:x16; val_offset:72; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 72, x17, x15, 1408, x18)

inst_177:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x41f901 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x664779 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2e7bdf and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec1f901; op2val:0x3e664779; op3val:0x7dae7bdf; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 84, x17, x15, 1416, x18)

inst_178:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x41f901 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x664779 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2e7bdf and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec1f901; op2val:0x3e664779; op3val:0x7dae7bdf; valaddr_reg:x16; val_offset:96; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 96, x17, x15, 1424, x18)

inst_179:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x41f901 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x664779 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2e7bdf and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec1f901; op2val:0x3e664779; op3val:0x7dae7bdf; valaddr_reg:x16; val_offset:108; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 108, x17, x15, 1432, x18)

inst_180:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x41f901 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x664779 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2e7bdf and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec1f901; op2val:0x3e664779; op3val:0x7dae7bdf; valaddr_reg:x16; val_offset:120; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 120, x17, x15, 1440, x18)

inst_181:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0a2ca1 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x5cb7f4 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6e4348 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0a2ca1; op2val:0x3e5cb7f4; op3val:0x7dee4348; valaddr_reg:x16; val_offset:132; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 132, x17, x15, 1448, x18)

inst_182:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0a2ca1 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x5cb7f4 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6e4348 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0a2ca1; op2val:0x3e5cb7f4; op3val:0x7dee4348; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 144, x17, x15, 1456, x18)

inst_183:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0a2ca1 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x5cb7f4 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6e4348 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0a2ca1; op2val:0x3e5cb7f4; op3val:0x7dee4348; valaddr_reg:x16; val_offset:156; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 156, x17, x15, 1464, x18)

inst_184:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0a2ca1 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x5cb7f4 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6e4348 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0a2ca1; op2val:0x3e5cb7f4; op3val:0x7dee4348; valaddr_reg:x16; val_offset:168; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 168, x17, x15, 1472, x18)

inst_185:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0a2ca1 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x5cb7f4 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6e4348 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0a2ca1; op2val:0x3e5cb7f4; op3val:0x7dee4348; valaddr_reg:x16; val_offset:180; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 180, x17, x15, 1480, x18)

inst_186:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x280d2c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x30665c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x679880 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da80d2c; op2val:0x40b0665c; op3val:0x7ee79880; valaddr_reg:x16; val_offset:192; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 192, x17, x15, 1488, x18)

inst_187:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x280d2c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x30665c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x679880 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da80d2c; op2val:0x40b0665c; op3val:0x7ee79880; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 204, x17, x15, 1496, x18)

inst_188:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x280d2c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x30665c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x679880 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da80d2c; op2val:0x40b0665c; op3val:0x7ee79880; valaddr_reg:x16; val_offset:216; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 216, x17, x15, 1504, x18)

inst_189:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x280d2c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x30665c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x679880 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da80d2c; op2val:0x40b0665c; op3val:0x7ee79880; valaddr_reg:x16; val_offset:228; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 228, x17, x15, 1512, x18)

inst_190:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x280d2c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x30665c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x679880 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da80d2c; op2val:0x40b0665c; op3val:0x7ee79880; valaddr_reg:x16; val_offset:240; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 240, x17, x15, 1520, x18)

inst_191:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4cf955 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7c4412 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x49fbf1 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d4cf955; op2val:0x3ffc4412; op3val:0x7dc9fbf1; valaddr_reg:x16; val_offset:252; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 252, x17, x15, 1528, x18)

inst_192:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4cf955 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7c4412 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x49fbf1 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d4cf955; op2val:0x3ffc4412; op3val:0x7dc9fbf1; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 264, x17, x15, 1536, x18)

inst_193:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4cf955 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7c4412 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x49fbf1 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d4cf955; op2val:0x3ffc4412; op3val:0x7dc9fbf1; valaddr_reg:x16; val_offset:276; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 276, x17, x15, 1544, x18)

inst_194:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4cf955 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7c4412 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x49fbf1 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d4cf955; op2val:0x3ffc4412; op3val:0x7dc9fbf1; valaddr_reg:x16; val_offset:288; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 288, x17, x15, 1552, x18)

inst_195:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4cf955 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7c4412 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x49fbf1 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d4cf955; op2val:0x3ffc4412; op3val:0x7dc9fbf1; valaddr_reg:x16; val_offset:300; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 300, x17, x15, 1560, x18)

inst_196:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7962d0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d3c53 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x192c5e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef962d0; op2val:0x3f9d3c53; op3val:0x7f192c5e; valaddr_reg:x16; val_offset:312; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 312, x17, x15, 1568, x18)

inst_197:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7962d0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d3c53 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x192c5e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef962d0; op2val:0x3f9d3c53; op3val:0x7f192c5e; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 324, x17, x15, 1576, x18)

inst_198:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7962d0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d3c53 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x192c5e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef962d0; op2val:0x3f9d3c53; op3val:0x7f192c5e; valaddr_reg:x16; val_offset:336; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 336, x17, x15, 1584, x18)

inst_199:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7962d0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d3c53 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x192c5e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef962d0; op2val:0x3f9d3c53; op3val:0x7f192c5e; valaddr_reg:x16; val_offset:348; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 348, x17, x15, 1592, x18)

inst_200:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7962d0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d3c53 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x192c5e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef962d0; op2val:0x3f9d3c53; op3val:0x7f192c5e; valaddr_reg:x16; val_offset:360; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 360, x17, x15, 1600, x18)

inst_201:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6334ab and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b9bf9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2681e8 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee334ab; op2val:0x3fbb9bf9; op3val:0x7f2681e8; valaddr_reg:x16; val_offset:372; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 372, x17, x15, 1608, x18)

inst_202:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6334ab and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b9bf9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2681e8 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee334ab; op2val:0x3fbb9bf9; op3val:0x7f2681e8; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 1616, x18)

inst_203:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6334ab and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b9bf9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2681e8 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee334ab; op2val:0x3fbb9bf9; op3val:0x7f2681e8; valaddr_reg:x16; val_offset:396; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 396, x17, x15, 1624, x18)

inst_204:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6334ab and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b9bf9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2681e8 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee334ab; op2val:0x3fbb9bf9; op3val:0x7f2681e8; valaddr_reg:x16; val_offset:408; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 408, x17, x15, 1632, x18)

inst_205:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6334ab and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b9bf9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2681e8 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee334ab; op2val:0x3fbb9bf9; op3val:0x7f2681e8; valaddr_reg:x16; val_offset:420; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 420, x17, x15, 1640, x18)

inst_206:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3eed5f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x58afb5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x219b54 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3eed5f; op2val:0x3f58afb5; op3val:0x7f219b54; valaddr_reg:x16; val_offset:432; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 432, x17, x15, 1648, x18)

inst_207:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3eed5f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x58afb5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x219b54 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3eed5f; op2val:0x3f58afb5; op3val:0x7f219b54; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 1656, x18)

inst_208:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3eed5f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x58afb5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x219b54 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3eed5f; op2val:0x3f58afb5; op3val:0x7f219b54; valaddr_reg:x16; val_offset:456; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 456, x17, x15, 1664, x18)

inst_209:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3eed5f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x58afb5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x219b54 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3eed5f; op2val:0x3f58afb5; op3val:0x7f219b54; valaddr_reg:x16; val_offset:468; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 468, x17, x15, 1672, x18)

inst_210:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3eed5f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x58afb5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x219b54 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3eed5f; op2val:0x3f58afb5; op3val:0x7f219b54; valaddr_reg:x16; val_offset:480; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 480, x17, x15, 1680, x18)

inst_211:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b69c6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3f1118 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0be06e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebb69c6; op2val:0x3f3f1118; op3val:0x7e8be06e; valaddr_reg:x16; val_offset:492; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 492, x17, x15, 1688, x18)

inst_212:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b69c6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3f1118 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0be06e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebb69c6; op2val:0x3f3f1118; op3val:0x7e8be06e; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 1696, x18)

inst_213:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b69c6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3f1118 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0be06e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebb69c6; op2val:0x3f3f1118; op3val:0x7e8be06e; valaddr_reg:x16; val_offset:516; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 516, x17, x15, 1704, x18)

inst_214:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b69c6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3f1118 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0be06e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebb69c6; op2val:0x3f3f1118; op3val:0x7e8be06e; valaddr_reg:x16; val_offset:528; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 528, x17, x15, 1712, x18)

inst_215:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b69c6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3f1118 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0be06e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebb69c6; op2val:0x3f3f1118; op3val:0x7e8be06e; valaddr_reg:x16; val_offset:540; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 540, x17, x15, 1720, x18)

inst_216:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47c980 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3f0454 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1512b7 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec7c980; op2val:0x3fbf0454; op3val:0x7f1512b7; valaddr_reg:x16; val_offset:552; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 552, x17, x15, 1728, x18)

inst_217:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47c980 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3f0454 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1512b7 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec7c980; op2val:0x3fbf0454; op3val:0x7f1512b7; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 1736, x18)

inst_218:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47c980 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3f0454 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1512b7 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec7c980; op2val:0x3fbf0454; op3val:0x7f1512b7; valaddr_reg:x16; val_offset:576; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 576, x17, x15, 1744, x18)

inst_219:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47c980 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3f0454 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1512b7 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec7c980; op2val:0x3fbf0454; op3val:0x7f1512b7; valaddr_reg:x16; val_offset:588; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 588, x17, x15, 1752, x18)

inst_220:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x47c980 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3f0454 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1512b7 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec7c980; op2val:0x3fbf0454; op3val:0x7f1512b7; valaddr_reg:x16; val_offset:600; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 600, x17, x15, 1760, x18)

inst_221:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x479ae9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6aedd6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x372d0b and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec79ae9; op2val:0x3feaedd6; op3val:0x7f372d0b; valaddr_reg:x16; val_offset:612; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 612, x17, x15, 1768, x18)

inst_222:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x479ae9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6aedd6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x372d0b and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec79ae9; op2val:0x3feaedd6; op3val:0x7f372d0b; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 1776, x18)

inst_223:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x479ae9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6aedd6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x372d0b and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec79ae9; op2val:0x3feaedd6; op3val:0x7f372d0b; valaddr_reg:x16; val_offset:636; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 636, x17, x15, 1784, x18)

inst_224:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x479ae9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6aedd6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x372d0b and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec79ae9; op2val:0x3feaedd6; op3val:0x7f372d0b; valaddr_reg:x16; val_offset:648; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 648, x17, x15, 1792, x18)

inst_225:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x479ae9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6aedd6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x372d0b and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec79ae9; op2val:0x3feaedd6; op3val:0x7f372d0b; valaddr_reg:x16; val_offset:660; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 660, x17, x15, 1800, x18)

inst_226:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eccce and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6b5891 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x20b27b and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2eccce; op2val:0x3f6b5891; op3val:0x7f20b27b; valaddr_reg:x16; val_offset:672; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 672, x17, x15, 1808, x18)

inst_227:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eccce and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6b5891 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x20b27b and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2eccce; op2val:0x3f6b5891; op3val:0x7f20b27b; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 1816, x18)

inst_228:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eccce and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6b5891 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x20b27b and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2eccce; op2val:0x3f6b5891; op3val:0x7f20b27b; valaddr_reg:x16; val_offset:696; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 696, x17, x15, 1824, x18)

inst_229:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eccce and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6b5891 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x20b27b and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2eccce; op2val:0x3f6b5891; op3val:0x7f20b27b; valaddr_reg:x16; val_offset:708; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 708, x17, x15, 1832, x18)

inst_230:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2eccce and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6b5891 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x20b27b and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2eccce; op2val:0x3f6b5891; op3val:0x7f20b27b; valaddr_reg:x16; val_offset:720; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 720, x17, x15, 1840, x18)

inst_231:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12131e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x296684 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x41523c and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e92131e; op2val:0x3ea96684; op3val:0x7dc1523c; valaddr_reg:x16; val_offset:732; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 732, x17, x15, 1848, x18)

inst_232:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12131e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x296684 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x41523c and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e92131e; op2val:0x3ea96684; op3val:0x7dc1523c; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 1856, x18)

inst_233:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12131e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x296684 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x41523c and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e92131e; op2val:0x3ea96684; op3val:0x7dc1523c; valaddr_reg:x16; val_offset:756; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 756, x17, x15, 1864, x18)

inst_234:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12131e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x296684 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x41523c and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e92131e; op2val:0x3ea96684; op3val:0x7dc1523c; valaddr_reg:x16; val_offset:768; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 768, x17, x15, 1872, x18)

inst_235:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x12131e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x296684 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x41523c and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e92131e; op2val:0x3ea96684; op3val:0x7dc1523c; valaddr_reg:x16; val_offset:780; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 780, x17, x15, 1880, x18)

inst_236:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x31e959 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x453067 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x090a35 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f31e959; op2val:0x3dc53067; op3val:0x7d890a35; valaddr_reg:x16; val_offset:792; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 792, x17, x15, 1888, x18)

inst_237:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x31e959 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x453067 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x090a35 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f31e959; op2val:0x3dc53067; op3val:0x7d890a35; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 1896, x18)

inst_238:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x31e959 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x453067 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x090a35 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f31e959; op2val:0x3dc53067; op3val:0x7d890a35; valaddr_reg:x16; val_offset:816; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 816, x17, x15, 1904, x18)

inst_239:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x31e959 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x453067 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x090a35 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f31e959; op2val:0x3dc53067; op3val:0x7d890a35; valaddr_reg:x16; val_offset:828; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 828, x17, x15, 1912, x18)

inst_240:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x31e959 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x453067 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x090a35 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f31e959; op2val:0x3dc53067; op3val:0x7d890a35; valaddr_reg:x16; val_offset:840; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 840, x17, x15, 1920, x18)

inst_241:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6f0a62 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1df75c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x138057 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eef0a62; op2val:0x3f9df75c; op3val:0x7f138057; valaddr_reg:x16; val_offset:852; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 852, x17, x15, 1928, x18)

inst_242:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6f0a62 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1df75c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x138057 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eef0a62; op2val:0x3f9df75c; op3val:0x7f138057; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 1936, x18)

inst_243:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6f0a62 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1df75c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x138057 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eef0a62; op2val:0x3f9df75c; op3val:0x7f138057; valaddr_reg:x16; val_offset:876; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 876, x17, x15, 1944, x18)

inst_244:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6f0a62 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1df75c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x138057 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eef0a62; op2val:0x3f9df75c; op3val:0x7f138057; valaddr_reg:x16; val_offset:888; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 888, x17, x15, 1952, x18)

inst_245:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6f0a62 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1df75c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x138057 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eef0a62; op2val:0x3f9df75c; op3val:0x7f138057; valaddr_reg:x16; val_offset:900; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 900, x17, x15, 1960, x18)

inst_246:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6a2e5f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0a93e8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x7d8898 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6a2e5f; op2val:0x3e8a93e8; op3val:0x7d7d8898; valaddr_reg:x16; val_offset:912; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 912, x17, x15, 1968, x18)

inst_247:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6a2e5f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0a93e8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x7d8898 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6a2e5f; op2val:0x3e8a93e8; op3val:0x7d7d8898; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 1976, x18)

inst_248:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6a2e5f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0a93e8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x7d8898 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6a2e5f; op2val:0x3e8a93e8; op3val:0x7d7d8898; valaddr_reg:x16; val_offset:936; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 936, x17, x15, 1984, x18)

inst_249:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6a2e5f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0a93e8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x7d8898 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6a2e5f; op2val:0x3e8a93e8; op3val:0x7d7d8898; valaddr_reg:x16; val_offset:948; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 948, x17, x15, 1992, x18)

inst_250:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6a2e5f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0a93e8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x7d8898 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6a2e5f; op2val:0x3e8a93e8; op3val:0x7d7d8898; valaddr_reg:x16; val_offset:960; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 960, x17, x15, 2000, x18)

inst_251:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0b58ef and fs2 == 0 and fe2 == 0x78 and fm2 == 0x71d2ec and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x03a189 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8b58ef; op2val:0x3c71d2ec; op3val:0x7b83a189; valaddr_reg:x16; val_offset:972; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 972, x17, x15, 2008, x18)

inst_252:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0b58ef and fs2 == 0 and fe2 == 0x78 and fm2 == 0x71d2ec and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x03a189 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8b58ef; op2val:0x3c71d2ec; op3val:0x7b83a189; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 2016, x18)

inst_253:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0b58ef and fs2 == 0 and fe2 == 0x78 and fm2 == 0x71d2ec and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x03a189 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8b58ef; op2val:0x3c71d2ec; op3val:0x7b83a189; valaddr_reg:x16; val_offset:996; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 996, x17, x15, 2024, x18)
RVTEST_SIGBASE(x15,signature_x15_2)

inst_254:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0b58ef and fs2 == 0 and fe2 == 0x78 and fm2 == 0x71d2ec and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x03a189 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8b58ef; op2val:0x3c71d2ec; op3val:0x7b83a189; valaddr_reg:x16; val_offset:1008; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1008, x17, x15, 0, x18)

inst_255:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0b58ef and fs2 == 0 and fe2 == 0x78 and fm2 == 0x71d2ec and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x03a189 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8b58ef; op2val:0x3c71d2ec; op3val:0x7b83a189; valaddr_reg:x16; val_offset:1020; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1020, x17, x15, 8, x18)

inst_256:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0e7599 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1380c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x242a5e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8e7599; op2val:0x401380c4; op3val:0x7f242a5e; valaddr_reg:x16; val_offset:1032; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1032, x17, x15, 16, x18)

inst_257:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0e7599 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1380c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x242a5e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8e7599; op2val:0x401380c4; op3val:0x7f242a5e; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 24, x18)

inst_258:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0e7599 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1380c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x242a5e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8e7599; op2val:0x401380c4; op3val:0x7f242a5e; valaddr_reg:x16; val_offset:1056; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1056, x17, x15, 32, x18)

inst_259:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0e7599 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1380c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x242a5e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8e7599; op2val:0x401380c4; op3val:0x7f242a5e; valaddr_reg:x16; val_offset:1068; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1068, x17, x15, 40, x18)

inst_260:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0e7599 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1380c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x242a5e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8e7599; op2val:0x401380c4; op3val:0x7f242a5e; valaddr_reg:x16; val_offset:1080; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1080, x17, x15, 48, x18)

inst_261:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x416656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0708c5 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x4c072f and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e416656; op2val:0x3f0708c5; op3val:0x7dcc072f; valaddr_reg:x16; val_offset:1092; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1092, x17, x15, 56, x18)

inst_262:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x416656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0708c5 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x4c072f and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e416656; op2val:0x3f0708c5; op3val:0x7dcc072f; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 64, x18)

inst_263:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x416656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0708c5 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x4c072f and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e416656; op2val:0x3f0708c5; op3val:0x7dcc072f; valaddr_reg:x16; val_offset:1116; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1116, x17, x15, 72, x18)

inst_264:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x416656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0708c5 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x4c072f and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e416656; op2val:0x3f0708c5; op3val:0x7dcc072f; valaddr_reg:x16; val_offset:1128; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1128, x17, x15, 80, x18)

inst_265:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x416656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0708c5 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x4c072f and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e416656; op2val:0x3f0708c5; op3val:0x7dcc072f; valaddr_reg:x16; val_offset:1140; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1140, x17, x15, 88, x18)

inst_266:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2428ca and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4a4396 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x01b386 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2428ca; op2val:0x3eca4396; op3val:0x7e81b386; valaddr_reg:x16; val_offset:1152; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1152, x17, x15, 96, x18)

inst_267:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2428ca and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4a4396 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x01b386 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2428ca; op2val:0x3eca4396; op3val:0x7e81b386; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 104, x18)

inst_268:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2428ca and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4a4396 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x01b386 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2428ca; op2val:0x3eca4396; op3val:0x7e81b386; valaddr_reg:x16; val_offset:1176; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1176, x17, x15, 112, x18)

inst_269:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2428ca and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4a4396 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x01b386 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2428ca; op2val:0x3eca4396; op3val:0x7e81b386; valaddr_reg:x16; val_offset:1188; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1188, x17, x15, 120, x18)

inst_270:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2428ca and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4a4396 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x01b386 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2428ca; op2val:0x3eca4396; op3val:0x7e81b386; valaddr_reg:x16; val_offset:1200; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1200, x17, x15, 128, x18)

inst_271:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x307a0a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x723d58 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x26fda7 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f307a0a; op2val:0x3f723d58; op3val:0x7f26fda7; valaddr_reg:x16; val_offset:1212; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1212, x17, x15, 136, x18)

inst_272:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x307a0a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x723d58 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x26fda7 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f307a0a; op2val:0x3f723d58; op3val:0x7f26fda7; valaddr_reg:x16; val_offset:1224; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1224, x17, x15, 144, x18)

inst_273:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x307a0a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x723d58 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x26fda7 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f307a0a; op2val:0x3f723d58; op3val:0x7f26fda7; valaddr_reg:x16; val_offset:1236; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1236, x17, x15, 152, x18)

inst_274:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x307a0a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x723d58 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x26fda7 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f307a0a; op2val:0x3f723d58; op3val:0x7f26fda7; valaddr_reg:x16; val_offset:1248; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1248, x17, x15, 160, x18)

inst_275:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x307a0a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x723d58 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x26fda7 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f307a0a; op2val:0x3f723d58; op3val:0x7f26fda7; valaddr_reg:x16; val_offset:1260; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1260, x17, x15, 168, x18)

inst_276:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cacd1 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x2fbe41 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6d14ee and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2cacd1; op2val:0x3e2fbe41; op3val:0x7ded14ee; valaddr_reg:x16; val_offset:1272; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1272, x17, x15, 176, x18)

inst_277:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cacd1 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x2fbe41 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6d14ee and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2cacd1; op2val:0x3e2fbe41; op3val:0x7ded14ee; valaddr_reg:x16; val_offset:1284; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1284, x17, x15, 184, x18)

inst_278:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cacd1 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x2fbe41 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6d14ee and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2cacd1; op2val:0x3e2fbe41; op3val:0x7ded14ee; valaddr_reg:x16; val_offset:1296; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1296, x17, x15, 192, x18)

inst_279:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cacd1 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x2fbe41 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6d14ee and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2cacd1; op2val:0x3e2fbe41; op3val:0x7ded14ee; valaddr_reg:x16; val_offset:1308; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1308, x17, x15, 200, x18)

inst_280:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cacd1 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x2fbe41 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6d14ee and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2cacd1; op2val:0x3e2fbe41; op3val:0x7ded14ee; valaddr_reg:x16; val_offset:1320; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1320, x17, x15, 208, x18)

inst_281:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34a6ae and fs2 == 0 and fe2 == 0x7f and fm2 == 0x65109e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x21a4d4 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb4a6ae; op2val:0x3fe5109e; op3val:0x7f21a4d4; valaddr_reg:x16; val_offset:1332; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1332, x17, x15, 216, x18)

inst_282:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34a6ae and fs2 == 0 and fe2 == 0x7f and fm2 == 0x65109e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x21a4d4 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb4a6ae; op2val:0x3fe5109e; op3val:0x7f21a4d4; valaddr_reg:x16; val_offset:1344; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1344, x17, x15, 224, x18)

inst_283:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34a6ae and fs2 == 0 and fe2 == 0x7f and fm2 == 0x65109e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x21a4d4 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb4a6ae; op2val:0x3fe5109e; op3val:0x7f21a4d4; valaddr_reg:x16; val_offset:1356; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1356, x17, x15, 232, x18)

inst_284:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34a6ae and fs2 == 0 and fe2 == 0x7f and fm2 == 0x65109e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x21a4d4 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb4a6ae; op2val:0x3fe5109e; op3val:0x7f21a4d4; valaddr_reg:x16; val_offset:1368; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1368, x17, x15, 240, x18)

inst_285:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34a6ae and fs2 == 0 and fe2 == 0x7f and fm2 == 0x65109e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x21a4d4 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb4a6ae; op2val:0x3fe5109e; op3val:0x7f21a4d4; valaddr_reg:x16; val_offset:1380; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1380, x17, x15, 248, x18)

inst_286:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x054c46 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x15a306 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1bd48f and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f054c46; op2val:0x3f95a306; op3val:0x7f1bd48f; valaddr_reg:x16; val_offset:1392; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1392, x17, x15, 256, x18)

inst_287:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x054c46 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x15a306 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1bd48f and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f054c46; op2val:0x3f95a306; op3val:0x7f1bd48f; valaddr_reg:x16; val_offset:1404; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1404, x17, x15, 264, x18)

inst_288:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x054c46 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x15a306 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1bd48f and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f054c46; op2val:0x3f95a306; op3val:0x7f1bd48f; valaddr_reg:x16; val_offset:1416; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1416, x17, x15, 272, x18)

inst_289:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x054c46 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x15a306 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1bd48f and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f054c46; op2val:0x3f95a306; op3val:0x7f1bd48f; valaddr_reg:x16; val_offset:1428; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1428, x17, x15, 280, x18)

inst_290:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x054c46 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x15a306 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1bd48f and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f054c46; op2val:0x3f95a306; op3val:0x7f1bd48f; valaddr_reg:x16; val_offset:1440; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1440, x17, x15, 288, x18)

inst_291:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x257510 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1daeab and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4bd35e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f257510; op2val:0x3f1daeab; op3val:0x7ecbd35e; valaddr_reg:x16; val_offset:1452; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1452, x17, x15, 296, x18)

inst_292:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x257510 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1daeab and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4bd35e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f257510; op2val:0x3f1daeab; op3val:0x7ecbd35e; valaddr_reg:x16; val_offset:1464; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1464, x17, x15, 304, x18)

inst_293:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x257510 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1daeab and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4bd35e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f257510; op2val:0x3f1daeab; op3val:0x7ecbd35e; valaddr_reg:x16; val_offset:1476; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1476, x17, x15, 312, x18)

inst_294:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x257510 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1daeab and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4bd35e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f257510; op2val:0x3f1daeab; op3val:0x7ecbd35e; valaddr_reg:x16; val_offset:1488; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1488, x17, x15, 320, x18)

inst_295:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x257510 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1daeab and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4bd35e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f257510; op2val:0x3f1daeab; op3val:0x7ecbd35e; valaddr_reg:x16; val_offset:1500; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1500, x17, x15, 328, x18)

inst_296:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x639870 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4c99bd and fs3 == 0 and fe3 == 0xfd and fm3 == 0x35e627 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee39870; op2val:0x3f4c99bd; op3val:0x7eb5e627; valaddr_reg:x16; val_offset:1512; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1512, x17, x15, 336, x18)

inst_297:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x639870 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4c99bd and fs3 == 0 and fe3 == 0xfd and fm3 == 0x35e627 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee39870; op2val:0x3f4c99bd; op3val:0x7eb5e627; valaddr_reg:x16; val_offset:1524; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1524, x17, x15, 344, x18)

inst_298:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x639870 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4c99bd and fs3 == 0 and fe3 == 0xfd and fm3 == 0x35e627 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee39870; op2val:0x3f4c99bd; op3val:0x7eb5e627; valaddr_reg:x16; val_offset:1536; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1536, x17, x15, 352, x18)

inst_299:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x639870 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4c99bd and fs3 == 0 and fe3 == 0xfd and fm3 == 0x35e627 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee39870; op2val:0x3f4c99bd; op3val:0x7eb5e627; valaddr_reg:x16; val_offset:1548; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1548, x17, x15, 360, x18)

inst_300:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x639870 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4c99bd and fs3 == 0 and fe3 == 0xfd and fm3 == 0x35e627 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee39870; op2val:0x3f4c99bd; op3val:0x7eb5e627; valaddr_reg:x16; val_offset:1560; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1560, x17, x15, 368, x18)

inst_301:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4535cf and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6f175d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x382f3c and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec535cf; op2val:0x3e6f175d; op3val:0x7db82f3c; valaddr_reg:x16; val_offset:1572; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1572, x17, x15, 376, x18)

inst_302:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4535cf and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6f175d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x382f3c and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec535cf; op2val:0x3e6f175d; op3val:0x7db82f3c; valaddr_reg:x16; val_offset:1584; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1584, x17, x15, 384, x18)

inst_303:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4535cf and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6f175d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x382f3c and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec535cf; op2val:0x3e6f175d; op3val:0x7db82f3c; valaddr_reg:x16; val_offset:1596; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1596, x17, x15, 392, x18)

inst_304:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4535cf and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6f175d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x382f3c and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec535cf; op2val:0x3e6f175d; op3val:0x7db82f3c; valaddr_reg:x16; val_offset:1608; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1608, x17, x15, 400, x18)

inst_305:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4535cf and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6f175d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x382f3c and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec535cf; op2val:0x3e6f175d; op3val:0x7db82f3c; valaddr_reg:x16; val_offset:1620; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1620, x17, x15, 408, x18)

inst_306:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3607d2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a9724 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1b6e21 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3607d2; op2val:0x3f5a9724; op3val:0x7f1b6e21; valaddr_reg:x16; val_offset:1632; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1632, x17, x15, 416, x18)

inst_307:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3607d2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a9724 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1b6e21 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3607d2; op2val:0x3f5a9724; op3val:0x7f1b6e21; valaddr_reg:x16; val_offset:1644; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1644, x17, x15, 424, x18)

inst_308:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3607d2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a9724 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1b6e21 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3607d2; op2val:0x3f5a9724; op3val:0x7f1b6e21; valaddr_reg:x16; val_offset:1656; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1656, x17, x15, 432, x18)

inst_309:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3607d2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a9724 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1b6e21 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3607d2; op2val:0x3f5a9724; op3val:0x7f1b6e21; valaddr_reg:x16; val_offset:1668; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1668, x17, x15, 440, x18)

inst_310:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3607d2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a9724 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1b6e21 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3607d2; op2val:0x3f5a9724; op3val:0x7f1b6e21; valaddr_reg:x16; val_offset:1680; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1680, x17, x15, 448, x18)

inst_311:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b3506 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x366e13 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5d34de and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1b3506; op2val:0x3f366e13; op3val:0x7edd34de; valaddr_reg:x16; val_offset:1692; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1692, x17, x15, 456, x18)

inst_312:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b3506 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x366e13 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5d34de and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1b3506; op2val:0x3f366e13; op3val:0x7edd34de; valaddr_reg:x16; val_offset:1704; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1704, x17, x15, 464, x18)

inst_313:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b3506 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x366e13 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5d34de and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1b3506; op2val:0x3f366e13; op3val:0x7edd34de; valaddr_reg:x16; val_offset:1716; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1716, x17, x15, 472, x18)

inst_314:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b3506 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x366e13 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5d34de and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1b3506; op2val:0x3f366e13; op3val:0x7edd34de; valaddr_reg:x16; val_offset:1728; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1728, x17, x15, 480, x18)

inst_315:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1b3506 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x366e13 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5d34de and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1b3506; op2val:0x3f366e13; op3val:0x7edd34de; valaddr_reg:x16; val_offset:1740; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1740, x17, x15, 488, x18)

inst_316:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13dd38 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x150f89 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2c3176 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e13dd38; op2val:0x40150f89; op3val:0x7eac3176; valaddr_reg:x16; val_offset:1752; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1752, x17, x15, 496, x18)

inst_317:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13dd38 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x150f89 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2c3176 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e13dd38; op2val:0x40150f89; op3val:0x7eac3176; valaddr_reg:x16; val_offset:1764; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1764, x17, x15, 504, x18)

inst_318:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13dd38 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x150f89 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2c3176 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e13dd38; op2val:0x40150f89; op3val:0x7eac3176; valaddr_reg:x16; val_offset:1776; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1776, x17, x15, 512, x18)

inst_319:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13dd38 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x150f89 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2c3176 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e13dd38; op2val:0x40150f89; op3val:0x7eac3176; valaddr_reg:x16; val_offset:1788; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1788, x17, x15, 520, x18)

inst_320:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13dd38 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x150f89 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2c3176 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e13dd38; op2val:0x40150f89; op3val:0x7eac3176; valaddr_reg:x16; val_offset:1800; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1800, x17, x15, 528, x18)

inst_321:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x521565 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4fc576 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2a8159 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd21565; op2val:0x40cfc576; op3val:0x7f2a8159; valaddr_reg:x16; val_offset:1812; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1812, x17, x15, 536, x18)

inst_322:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x521565 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4fc576 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2a8159 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd21565; op2val:0x40cfc576; op3val:0x7f2a8159; valaddr_reg:x16; val_offset:1824; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1824, x17, x15, 544, x18)

inst_323:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x521565 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4fc576 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2a8159 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd21565; op2val:0x40cfc576; op3val:0x7f2a8159; valaddr_reg:x16; val_offset:1836; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1836, x17, x15, 552, x18)

inst_324:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x521565 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4fc576 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2a8159 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd21565; op2val:0x40cfc576; op3val:0x7f2a8159; valaddr_reg:x16; val_offset:1848; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1848, x17, x15, 560, x18)

inst_325:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x521565 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4fc576 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2a8159 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd21565; op2val:0x40cfc576; op3val:0x7f2a8159; valaddr_reg:x16; val_offset:1860; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1860, x17, x15, 568, x18)

inst_326:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x387cb7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0ff35d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4f7a18 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb87cb7; op2val:0x3f0ff35d; op3val:0x7e4f7a18; valaddr_reg:x16; val_offset:1872; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1872, x17, x15, 576, x18)

inst_327:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x387cb7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0ff35d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4f7a18 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb87cb7; op2val:0x3f0ff35d; op3val:0x7e4f7a18; valaddr_reg:x16; val_offset:1884; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1884, x17, x15, 584, x18)

inst_328:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x387cb7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0ff35d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4f7a18 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb87cb7; op2val:0x3f0ff35d; op3val:0x7e4f7a18; valaddr_reg:x16; val_offset:1896; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1896, x17, x15, 592, x18)

inst_329:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x387cb7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0ff35d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4f7a18 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb87cb7; op2val:0x3f0ff35d; op3val:0x7e4f7a18; valaddr_reg:x16; val_offset:1908; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1908, x17, x15, 600, x18)

inst_330:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x387cb7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0ff35d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4f7a18 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb87cb7; op2val:0x3f0ff35d; op3val:0x7e4f7a18; valaddr_reg:x16; val_offset:1920; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1920, x17, x15, 608, x18)

inst_331:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x58669e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0e6227 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x70b7c8 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed8669e; op2val:0x3f8e6227; op3val:0x7ef0b7c8; valaddr_reg:x16; val_offset:1932; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1932, x17, x15, 616, x18)

inst_332:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x58669e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0e6227 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x70b7c8 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed8669e; op2val:0x3f8e6227; op3val:0x7ef0b7c8; valaddr_reg:x16; val_offset:1944; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1944, x17, x15, 624, x18)

inst_333:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x58669e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0e6227 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x70b7c8 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed8669e; op2val:0x3f8e6227; op3val:0x7ef0b7c8; valaddr_reg:x16; val_offset:1956; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1956, x17, x15, 632, x18)

inst_334:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x58669e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0e6227 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x70b7c8 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed8669e; op2val:0x3f8e6227; op3val:0x7ef0b7c8; valaddr_reg:x16; val_offset:1968; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1968, x17, x15, 640, x18)

inst_335:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x58669e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0e6227 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x70b7c8 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed8669e; op2val:0x3f8e6227; op3val:0x7ef0b7c8; valaddr_reg:x16; val_offset:1980; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1980, x17, x15, 648, x18)

inst_336:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x136b51 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x45fd37 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6406cc and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e936b51; op2val:0x3fc5fd37; op3val:0x7ee406cc; valaddr_reg:x16; val_offset:1992; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1992, x17, x15, 656, x18)

inst_337:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x136b51 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x45fd37 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6406cc and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e936b51; op2val:0x3fc5fd37; op3val:0x7ee406cc; valaddr_reg:x16; val_offset:2004; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 2004, x17, x15, 664, x18)

inst_338:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x136b51 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x45fd37 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6406cc and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e936b51; op2val:0x3fc5fd37; op3val:0x7ee406cc; valaddr_reg:x16; val_offset:2016; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 2016, x17, x15, 672, x18)

inst_339:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x136b51 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x45fd37 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6406cc and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e936b51; op2val:0x3fc5fd37; op3val:0x7ee406cc; valaddr_reg:x16; val_offset:2028; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 2028, x17, x15, 680, x18)
addi x16,x16,2040

inst_340:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x136b51 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x45fd37 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6406cc and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e936b51; op2val:0x3fc5fd37; op3val:0x7ee406cc; valaddr_reg:x16; val_offset:0; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 0, x17, x15, 688, x18)

inst_341:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ba7c1 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2bf5fd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3b9e80 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0ba7c1; op2val:0x40abf5fd; op3val:0x7f3b9e80; valaddr_reg:x16; val_offset:12; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 12, x17, x15, 696, x18)

inst_342:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ba7c1 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2bf5fd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3b9e80 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0ba7c1; op2val:0x40abf5fd; op3val:0x7f3b9e80; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 24, x17, x15, 704, x18)

inst_343:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ba7c1 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2bf5fd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3b9e80 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0ba7c1; op2val:0x40abf5fd; op3val:0x7f3b9e80; valaddr_reg:x16; val_offset:36; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 36, x17, x15, 712, x18)

inst_344:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ba7c1 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2bf5fd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3b9e80 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0ba7c1; op2val:0x40abf5fd; op3val:0x7f3b9e80; valaddr_reg:x16; val_offset:48; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 48, x17, x15, 720, x18)

inst_345:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ba7c1 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2bf5fd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3b9e80 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0ba7c1; op2val:0x40abf5fd; op3val:0x7f3b9e80; valaddr_reg:x16; val_offset:60; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 60, x17, x15, 728, x18)

inst_346:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4b55e5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4aac55 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20faa9 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dcb55e5; op2val:0x404aac55; op3val:0x7ea0faa9; valaddr_reg:x16; val_offset:72; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 72, x17, x15, 736, x18)

inst_347:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4b55e5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4aac55 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20faa9 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dcb55e5; op2val:0x404aac55; op3val:0x7ea0faa9; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 84, x17, x15, 744, x18)

inst_348:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4b55e5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4aac55 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20faa9 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dcb55e5; op2val:0x404aac55; op3val:0x7ea0faa9; valaddr_reg:x16; val_offset:96; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 96, x17, x15, 752, x18)

inst_349:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4b55e5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4aac55 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20faa9 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dcb55e5; op2val:0x404aac55; op3val:0x7ea0faa9; valaddr_reg:x16; val_offset:108; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 108, x17, x15, 760, x18)

inst_350:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4b55e5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4aac55 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20faa9 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dcb55e5; op2val:0x404aac55; op3val:0x7ea0faa9; valaddr_reg:x16; val_offset:120; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 120, x17, x15, 768, x18)

inst_351:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x62d797 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6ccffe and fs3 == 0 and fe3 == 0xfc and fm3 == 0x51d70d and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee2d797; op2val:0x3eeccffe; op3val:0x7e51d70d; valaddr_reg:x16; val_offset:132; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 132, x17, x15, 776, x18)

inst_352:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x62d797 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6ccffe and fs3 == 0 and fe3 == 0xfc and fm3 == 0x51d70d and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee2d797; op2val:0x3eeccffe; op3val:0x7e51d70d; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 144, x17, x15, 784, x18)

inst_353:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x62d797 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6ccffe and fs3 == 0 and fe3 == 0xfc and fm3 == 0x51d70d and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee2d797; op2val:0x3eeccffe; op3val:0x7e51d70d; valaddr_reg:x16; val_offset:156; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 156, x17, x15, 792, x18)

inst_354:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x62d797 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6ccffe and fs3 == 0 and fe3 == 0xfc and fm3 == 0x51d70d and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee2d797; op2val:0x3eeccffe; op3val:0x7e51d70d; valaddr_reg:x16; val_offset:168; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 168, x17, x15, 800, x18)

inst_355:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x62d797 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6ccffe and fs3 == 0 and fe3 == 0xfc and fm3 == 0x51d70d and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee2d797; op2val:0x3eeccffe; op3val:0x7e51d70d; valaddr_reg:x16; val_offset:180; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 180, x17, x15, 808, x18)

inst_356:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1f0a23 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x586415 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x066eba and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1f0a23; op2val:0x3dd86415; op3val:0x7d866eba; valaddr_reg:x16; val_offset:192; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 192, x17, x15, 816, x18)

inst_357:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1f0a23 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x586415 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x066eba and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1f0a23; op2val:0x3dd86415; op3val:0x7d866eba; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 204, x17, x15, 824, x18)

inst_358:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1f0a23 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x586415 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x066eba and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1f0a23; op2val:0x3dd86415; op3val:0x7d866eba; valaddr_reg:x16; val_offset:216; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 216, x17, x15, 832, x18)

inst_359:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1f0a23 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x586415 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x066eba and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1f0a23; op2val:0x3dd86415; op3val:0x7d866eba; valaddr_reg:x16; val_offset:228; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 228, x17, x15, 840, x18)

inst_360:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1f0a23 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x586415 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x066eba and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1f0a23; op2val:0x3dd86415; op3val:0x7d866eba; valaddr_reg:x16; val_offset:240; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 240, x17, x15, 848, x18)

inst_361:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x512a61 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x1b3a11 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7da835 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d512a61; op2val:0x3d1b3a11; op3val:0x7afda835; valaddr_reg:x16; val_offset:252; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 252, x17, x15, 856, x18)

inst_362:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x512a61 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x1b3a11 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7da835 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d512a61; op2val:0x3d1b3a11; op3val:0x7afda835; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 264, x17, x15, 864, x18)

inst_363:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x512a61 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x1b3a11 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7da835 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d512a61; op2val:0x3d1b3a11; op3val:0x7afda835; valaddr_reg:x16; val_offset:276; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 276, x17, x15, 872, x18)

inst_364:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x512a61 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x1b3a11 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7da835 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d512a61; op2val:0x3d1b3a11; op3val:0x7afda835; valaddr_reg:x16; val_offset:288; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 288, x17, x15, 880, x18)

inst_365:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x512a61 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x1b3a11 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7da835 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d512a61; op2val:0x3d1b3a11; op3val:0x7afda835; valaddr_reg:x16; val_offset:300; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 300, x17, x15, 888, x18)

inst_366:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x561e0c and fs2 == 0 and fe2 == 0x7b and fm2 == 0x106484 and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x7189f3 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd61e0c; op2val:0x3d906484; op3val:0x7bf189f3; valaddr_reg:x16; val_offset:312; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 312, x17, x15, 896, x18)

inst_367:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x561e0c and fs2 == 0 and fe2 == 0x7b and fm2 == 0x106484 and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x7189f3 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd61e0c; op2val:0x3d906484; op3val:0x7bf189f3; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 324, x17, x15, 904, x18)

inst_368:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x561e0c and fs2 == 0 and fe2 == 0x7b and fm2 == 0x106484 and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x7189f3 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd61e0c; op2val:0x3d906484; op3val:0x7bf189f3; valaddr_reg:x16; val_offset:336; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 336, x17, x15, 912, x18)

inst_369:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x561e0c and fs2 == 0 and fe2 == 0x7b and fm2 == 0x106484 and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x7189f3 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd61e0c; op2val:0x3d906484; op3val:0x7bf189f3; valaddr_reg:x16; val_offset:348; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 348, x17, x15, 920, x18)

inst_370:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x561e0c and fs2 == 0 and fe2 == 0x7b and fm2 == 0x106484 and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x7189f3 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd61e0c; op2val:0x3d906484; op3val:0x7bf189f3; valaddr_reg:x16; val_offset:360; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 360, x17, x15, 928, x18)

inst_371:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1fd54d and fs2 == 0 and fe2 == 0x7a and fm2 == 0x7ea0e8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x1efa19 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1fd54d; op2val:0x3d7ea0e8; op3val:0x7d1efa19; valaddr_reg:x16; val_offset:372; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 372, x17, x15, 936, x18)

inst_372:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1fd54d and fs2 == 0 and fe2 == 0x7a and fm2 == 0x7ea0e8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x1efa19 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1fd54d; op2val:0x3d7ea0e8; op3val:0x7d1efa19; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 944, x18)

inst_373:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1fd54d and fs2 == 0 and fe2 == 0x7a and fm2 == 0x7ea0e8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x1efa19 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1fd54d; op2val:0x3d7ea0e8; op3val:0x7d1efa19; valaddr_reg:x16; val_offset:396; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 396, x17, x15, 952, x18)

inst_374:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1fd54d and fs2 == 0 and fe2 == 0x7a and fm2 == 0x7ea0e8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x1efa19 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1fd54d; op2val:0x3d7ea0e8; op3val:0x7d1efa19; valaddr_reg:x16; val_offset:408; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 408, x17, x15, 960, x18)

inst_375:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1fd54d and fs2 == 0 and fe2 == 0x7a and fm2 == 0x7ea0e8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x1efa19 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1fd54d; op2val:0x3d7ea0e8; op3val:0x7d1efa19; valaddr_reg:x16; val_offset:420; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 420, x17, x15, 968, x18)

inst_376:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35fe5b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6b4e05 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2747f5 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f35fe5b; op2val:0x3eeb4e05; op3val:0x7ea747f5; valaddr_reg:x16; val_offset:432; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 432, x17, x15, 976, x18)

inst_377:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35fe5b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6b4e05 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2747f5 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f35fe5b; op2val:0x3eeb4e05; op3val:0x7ea747f5; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 984, x18)

inst_378:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35fe5b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6b4e05 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2747f5 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f35fe5b; op2val:0x3eeb4e05; op3val:0x7ea747f5; valaddr_reg:x16; val_offset:456; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 456, x17, x15, 992, x18)

inst_379:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35fe5b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6b4e05 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2747f5 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f35fe5b; op2val:0x3eeb4e05; op3val:0x7ea747f5; valaddr_reg:x16; val_offset:468; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 468, x17, x15, 1000, x18)

inst_380:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35fe5b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6b4e05 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2747f5 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f35fe5b; op2val:0x3eeb4e05; op3val:0x7ea747f5; valaddr_reg:x16; val_offset:480; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 480, x17, x15, 1008, x18)

inst_381:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2c1d45 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x038dbf and fs3 == 0 and fe3 == 0xfe and fm3 == 0x30e48e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cac1d45; op2val:0x42038dbf; op3val:0x7f30e48e; valaddr_reg:x16; val_offset:492; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 492, x17, x15, 1016, x18)

inst_382:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2c1d45 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x038dbf and fs3 == 0 and fe3 == 0xfe and fm3 == 0x30e48e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cac1d45; op2val:0x42038dbf; op3val:0x7f30e48e; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 1024, x18)

inst_383:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2c1d45 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x038dbf and fs3 == 0 and fe3 == 0xfe and fm3 == 0x30e48e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cac1d45; op2val:0x42038dbf; op3val:0x7f30e48e; valaddr_reg:x16; val_offset:516; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 516, x17, x15, 1032, x18)

inst_384:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2c1d45 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x038dbf and fs3 == 0 and fe3 == 0xfe and fm3 == 0x30e48e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cac1d45; op2val:0x42038dbf; op3val:0x7f30e48e; valaddr_reg:x16; val_offset:528; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 528, x17, x15, 1040, x18)

inst_385:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2c1d45 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x038dbf and fs3 == 0 and fe3 == 0xfe and fm3 == 0x30e48e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cac1d45; op2val:0x42038dbf; op3val:0x7f30e48e; valaddr_reg:x16; val_offset:540; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 540, x17, x15, 1048, x18)

inst_386:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x33e534 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x0192c8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x361b4b and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db3e534; op2val:0x410192c8; op3val:0x7f361b4b; valaddr_reg:x16; val_offset:552; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 552, x17, x15, 1056, x18)

inst_387:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x33e534 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x0192c8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x361b4b and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db3e534; op2val:0x410192c8; op3val:0x7f361b4b; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 1064, x18)

inst_388:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x33e534 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x0192c8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x361b4b and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db3e534; op2val:0x410192c8; op3val:0x7f361b4b; valaddr_reg:x16; val_offset:576; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 576, x17, x15, 1072, x18)

inst_389:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x33e534 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x0192c8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x361b4b and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db3e534; op2val:0x410192c8; op3val:0x7f361b4b; valaddr_reg:x16; val_offset:588; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 588, x17, x15, 1080, x18)

inst_390:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x33e534 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x0192c8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x361b4b and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db3e534; op2val:0x410192c8; op3val:0x7f361b4b; valaddr_reg:x16; val_offset:600; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 600, x17, x15, 1088, x18)

inst_391:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x49296d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x336a25 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0cfb60 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc9296d; op2val:0x41336a25; op3val:0x7e8cfb60; valaddr_reg:x16; val_offset:612; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 612, x17, x15, 1096, x18)

inst_392:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x49296d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x336a25 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0cfb60 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc9296d; op2val:0x41336a25; op3val:0x7e8cfb60; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 1104, x18)

inst_393:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x49296d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x336a25 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0cfb60 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc9296d; op2val:0x41336a25; op3val:0x7e8cfb60; valaddr_reg:x16; val_offset:636; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 636, x17, x15, 1112, x18)

inst_394:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x49296d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x336a25 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0cfb60 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc9296d; op2val:0x41336a25; op3val:0x7e8cfb60; valaddr_reg:x16; val_offset:648; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 648, x17, x15, 1120, x18)

inst_395:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x49296d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x336a25 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0cfb60 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc9296d; op2val:0x41336a25; op3val:0x7e8cfb60; valaddr_reg:x16; val_offset:660; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 660, x17, x15, 1128, x18)

inst_396:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0fe409 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4b5f3b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x649eb5 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8fe409; op2val:0x40cb5f3b; op3val:0x7ee49eb5; valaddr_reg:x16; val_offset:672; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 672, x17, x15, 1136, x18)

inst_397:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0fe409 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4b5f3b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x649eb5 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8fe409; op2val:0x40cb5f3b; op3val:0x7ee49eb5; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 1144, x18)

inst_398:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0fe409 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4b5f3b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x649eb5 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8fe409; op2val:0x40cb5f3b; op3val:0x7ee49eb5; valaddr_reg:x16; val_offset:696; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 696, x17, x15, 1152, x18)

inst_399:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0fe409 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4b5f3b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x649eb5 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8fe409; op2val:0x40cb5f3b; op3val:0x7ee49eb5; valaddr_reg:x16; val_offset:708; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 708, x17, x15, 1160, x18)

inst_400:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0fe409 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4b5f3b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x649eb5 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8fe409; op2val:0x40cb5f3b; op3val:0x7ee49eb5; valaddr_reg:x16; val_offset:720; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 720, x17, x15, 1168, x18)

inst_401:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x034e7c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x116e22 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x152fe4 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f034e7c; op2val:0x3f916e22; op3val:0x7f152fe4; valaddr_reg:x16; val_offset:732; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 732, x17, x15, 1176, x18)

inst_402:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x034e7c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x116e22 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x152fe4 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f034e7c; op2val:0x3f916e22; op3val:0x7f152fe4; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 1184, x18)

inst_403:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x034e7c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x116e22 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x152fe4 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f034e7c; op2val:0x3f916e22; op3val:0x7f152fe4; valaddr_reg:x16; val_offset:756; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 756, x17, x15, 1192, x18)

inst_404:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x034e7c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x116e22 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x152fe4 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f034e7c; op2val:0x3f916e22; op3val:0x7f152fe4; valaddr_reg:x16; val_offset:768; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 768, x17, x15, 1200, x18)

inst_405:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x034e7c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x116e22 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x152fe4 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f034e7c; op2val:0x3f916e22; op3val:0x7f152fe4; valaddr_reg:x16; val_offset:780; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 780, x17, x15, 1208, x18)

inst_406:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f0fcc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x363027 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x07f92b and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3f0fcc; op2val:0x3f363027; op3val:0x7f07f92b; valaddr_reg:x16; val_offset:792; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 792, x17, x15, 1216, x18)

inst_407:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f0fcc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x363027 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x07f92b and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3f0fcc; op2val:0x3f363027; op3val:0x7f07f92b; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 1224, x18)

inst_408:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f0fcc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x363027 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x07f92b and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3f0fcc; op2val:0x3f363027; op3val:0x7f07f92b; valaddr_reg:x16; val_offset:816; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 816, x17, x15, 1232, x18)

inst_409:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f0fcc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x363027 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x07f92b and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3f0fcc; op2val:0x3f363027; op3val:0x7f07f92b; valaddr_reg:x16; val_offset:828; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 828, x17, x15, 1240, x18)

inst_410:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f0fcc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x363027 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x07f92b and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3f0fcc; op2val:0x3f363027; op3val:0x7f07f92b; valaddr_reg:x16; val_offset:840; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 840, x17, x15, 1248, x18)

inst_411:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17c861 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x712e6f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0eff2c and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f17c861; op2val:0x3f712e6f; op3val:0x7f0eff2c; valaddr_reg:x16; val_offset:852; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 852, x17, x15, 1256, x18)

inst_412:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17c861 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x712e6f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0eff2c and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f17c861; op2val:0x3f712e6f; op3val:0x7f0eff2c; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 1264, x18)

inst_413:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17c861 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x712e6f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0eff2c and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f17c861; op2val:0x3f712e6f; op3val:0x7f0eff2c; valaddr_reg:x16; val_offset:876; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 876, x17, x15, 1272, x18)

inst_414:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17c861 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x712e6f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0eff2c and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f17c861; op2val:0x3f712e6f; op3val:0x7f0eff2c; valaddr_reg:x16; val_offset:888; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 888, x17, x15, 1280, x18)

inst_415:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17c861 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x712e6f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0eff2c and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f17c861; op2val:0x3f712e6f; op3val:0x7f0eff2c; valaddr_reg:x16; val_offset:900; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 900, x17, x15, 1288, x18)

inst_416:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6368b9 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5c69af and fs3 == 0 and fe3 == 0xfc and fm3 == 0x43cbe1 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee368b9; op2val:0x3edc69af; op3val:0x7e43cbe1; valaddr_reg:x16; val_offset:912; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 912, x17, x15, 1296, x18)

inst_417:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6368b9 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5c69af and fs3 == 0 and fe3 == 0xfc and fm3 == 0x43cbe1 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee368b9; op2val:0x3edc69af; op3val:0x7e43cbe1; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 1304, x18)

inst_418:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6368b9 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5c69af and fs3 == 0 and fe3 == 0xfc and fm3 == 0x43cbe1 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee368b9; op2val:0x3edc69af; op3val:0x7e43cbe1; valaddr_reg:x16; val_offset:936; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 936, x17, x15, 1312, x18)

inst_419:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6368b9 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5c69af and fs3 == 0 and fe3 == 0xfc and fm3 == 0x43cbe1 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee368b9; op2val:0x3edc69af; op3val:0x7e43cbe1; valaddr_reg:x16; val_offset:948; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 948, x17, x15, 1320, x18)

inst_420:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6368b9 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5c69af and fs3 == 0 and fe3 == 0xfc and fm3 == 0x43cbe1 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee368b9; op2val:0x3edc69af; op3val:0x7e43cbe1; valaddr_reg:x16; val_offset:960; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 960, x17, x15, 1328, x18)

inst_421:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x173551 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0b1967 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2451e9 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f173551; op2val:0x3e8b1967; op3val:0x7e2451e9; valaddr_reg:x16; val_offset:972; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 972, x17, x15, 1336, x18)

inst_422:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x173551 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0b1967 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2451e9 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f173551; op2val:0x3e8b1967; op3val:0x7e2451e9; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 1344, x18)

inst_423:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x173551 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0b1967 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2451e9 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f173551; op2val:0x3e8b1967; op3val:0x7e2451e9; valaddr_reg:x16; val_offset:996; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 996, x17, x15, 1352, x18)

inst_424:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x173551 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0b1967 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2451e9 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f173551; op2val:0x3e8b1967; op3val:0x7e2451e9; valaddr_reg:x16; val_offset:1008; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1008, x17, x15, 1360, x18)

inst_425:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x173551 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0b1967 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2451e9 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f173551; op2val:0x3e8b1967; op3val:0x7e2451e9; valaddr_reg:x16; val_offset:1020; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1020, x17, x15, 1368, x18)

inst_426:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24fad5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x680772 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15881d and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24fad5; op2val:0x3f680772; op3val:0x7f15881d; valaddr_reg:x16; val_offset:1032; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1032, x17, x15, 1376, x18)

inst_427:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24fad5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x680772 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15881d and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24fad5; op2val:0x3f680772; op3val:0x7f15881d; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 1384, x18)

inst_428:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24fad5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x680772 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15881d and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24fad5; op2val:0x3f680772; op3val:0x7f15881d; valaddr_reg:x16; val_offset:1056; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1056, x17, x15, 1392, x18)

inst_429:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24fad5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x680772 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15881d and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24fad5; op2val:0x3f680772; op3val:0x7f15881d; valaddr_reg:x16; val_offset:1068; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1068, x17, x15, 1400, x18)

inst_430:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24fad5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x680772 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15881d and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24fad5; op2val:0x3f680772; op3val:0x7f15881d; valaddr_reg:x16; val_offset:1080; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1080, x17, x15, 1408, x18)

inst_431:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2a4148 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x696e25 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1b3eab and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaa4148; op2val:0x3ee96e25; op3val:0x7e1b3eab; valaddr_reg:x16; val_offset:1092; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1092, x17, x15, 1416, x18)

inst_432:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2a4148 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x696e25 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1b3eab and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaa4148; op2val:0x3ee96e25; op3val:0x7e1b3eab; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 1424, x18)

inst_433:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2a4148 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x696e25 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1b3eab and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaa4148; op2val:0x3ee96e25; op3val:0x7e1b3eab; valaddr_reg:x16; val_offset:1116; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1116, x17, x15, 1432, x18)

inst_434:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2a4148 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x696e25 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1b3eab and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaa4148; op2val:0x3ee96e25; op3val:0x7e1b3eab; valaddr_reg:x16; val_offset:1128; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1128, x17, x15, 1440, x18)

inst_435:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2a4148 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x696e25 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1b3eab and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eaa4148; op2val:0x3ee96e25; op3val:0x7e1b3eab; valaddr_reg:x16; val_offset:1140; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1140, x17, x15, 1448, x18)

inst_436:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x79f86d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x61c0e4 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5c6fb2 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef9f86d; op2val:0x3ee1c0e4; op3val:0x7e5c6fb2; valaddr_reg:x16; val_offset:1152; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1152, x17, x15, 1456, x18)

inst_437:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x79f86d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x61c0e4 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5c6fb2 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef9f86d; op2val:0x3ee1c0e4; op3val:0x7e5c6fb2; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 1464, x18)

inst_438:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x79f86d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x61c0e4 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5c6fb2 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef9f86d; op2val:0x3ee1c0e4; op3val:0x7e5c6fb2; valaddr_reg:x16; val_offset:1176; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1176, x17, x15, 1472, x18)

inst_439:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x79f86d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x61c0e4 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5c6fb2 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef9f86d; op2val:0x3ee1c0e4; op3val:0x7e5c6fb2; valaddr_reg:x16; val_offset:1188; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1188, x17, x15, 1480, x18)

inst_440:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x79f86d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x61c0e4 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5c6fb2 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef9f86d; op2val:0x3ee1c0e4; op3val:0x7e5c6fb2; valaddr_reg:x16; val_offset:1200; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1200, x17, x15, 1488, x18)

inst_441:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x01c7a5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a21b9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0c0d70 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f01c7a5; op2val:0x3f8a21b9; op3val:0x7f0c0d70; valaddr_reg:x16; val_offset:1212; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1212, x17, x15, 1496, x18)

inst_442:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x01c7a5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a21b9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0c0d70 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f01c7a5; op2val:0x3f8a21b9; op3val:0x7f0c0d70; valaddr_reg:x16; val_offset:1224; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1224, x17, x15, 1504, x18)

inst_443:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x01c7a5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a21b9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0c0d70 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f01c7a5; op2val:0x3f8a21b9; op3val:0x7f0c0d70; valaddr_reg:x16; val_offset:1236; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1236, x17, x15, 1512, x18)

inst_444:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x01c7a5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a21b9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0c0d70 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f01c7a5; op2val:0x3f8a21b9; op3val:0x7f0c0d70; valaddr_reg:x16; val_offset:1248; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1248, x17, x15, 1520, x18)

inst_445:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x01c7a5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a21b9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0c0d70 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f01c7a5; op2val:0x3f8a21b9; op3val:0x7f0c0d70; valaddr_reg:x16; val_offset:1260; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1260, x17, x15, 1528, x18)

inst_446:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x309a0c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x50c5b9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x100590 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f309a0c; op2val:0x3f50c5b9; op3val:0x7f100590; valaddr_reg:x16; val_offset:1272; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1272, x17, x15, 1536, x18)

inst_447:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x309a0c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x50c5b9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x100590 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f309a0c; op2val:0x3f50c5b9; op3val:0x7f100590; valaddr_reg:x16; val_offset:1284; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1284, x17, x15, 1544, x18)

inst_448:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x309a0c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x50c5b9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x100590 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f309a0c; op2val:0x3f50c5b9; op3val:0x7f100590; valaddr_reg:x16; val_offset:1296; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1296, x17, x15, 1552, x18)

inst_449:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x309a0c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x50c5b9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x100590 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f309a0c; op2val:0x3f50c5b9; op3val:0x7f100590; valaddr_reg:x16; val_offset:1308; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1308, x17, x15, 1560, x18)

inst_450:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x309a0c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x50c5b9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x100590 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f309a0c; op2val:0x3f50c5b9; op3val:0x7f100590; valaddr_reg:x16; val_offset:1320; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1320, x17, x15, 1568, x18)

inst_451:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc8a3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5057a9 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x19a3aa and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3cc8a3; op2val:0x3d5057a9; op3val:0x7d19a3aa; valaddr_reg:x16; val_offset:1332; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1332, x17, x15, 1576, x18)

inst_452:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc8a3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5057a9 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x19a3aa and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3cc8a3; op2val:0x3d5057a9; op3val:0x7d19a3aa; valaddr_reg:x16; val_offset:1344; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1344, x17, x15, 1584, x18)

inst_453:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc8a3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5057a9 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x19a3aa and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3cc8a3; op2val:0x3d5057a9; op3val:0x7d19a3aa; valaddr_reg:x16; val_offset:1356; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1356, x17, x15, 1592, x18)

inst_454:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc8a3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5057a9 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x19a3aa and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3cc8a3; op2val:0x3d5057a9; op3val:0x7d19a3aa; valaddr_reg:x16; val_offset:1368; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1368, x17, x15, 1600, x18)

inst_455:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc8a3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5057a9 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x19a3aa and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3cc8a3; op2val:0x3d5057a9; op3val:0x7d19a3aa; valaddr_reg:x16; val_offset:1380; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1380, x17, x15, 1608, x18)

inst_456:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3868e1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6f4b41 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2c6020 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db868e1; op2val:0x3f6f4b41; op3val:0x7dac6020; valaddr_reg:x16; val_offset:1392; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1392, x17, x15, 1616, x18)

inst_457:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3868e1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6f4b41 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2c6020 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db868e1; op2val:0x3f6f4b41; op3val:0x7dac6020; valaddr_reg:x16; val_offset:1404; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1404, x17, x15, 1624, x18)

inst_458:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3868e1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6f4b41 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2c6020 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db868e1; op2val:0x3f6f4b41; op3val:0x7dac6020; valaddr_reg:x16; val_offset:1416; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1416, x17, x15, 1632, x18)

inst_459:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3868e1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6f4b41 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2c6020 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db868e1; op2val:0x3f6f4b41; op3val:0x7dac6020; valaddr_reg:x16; val_offset:1428; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1428, x17, x15, 1640, x18)

inst_460:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3868e1 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6f4b41 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2c6020 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db868e1; op2val:0x3f6f4b41; op3val:0x7dac6020; valaddr_reg:x16; val_offset:1440; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1440, x17, x15, 1648, x18)

inst_461:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017e79 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b0813 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7df62e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e017e79; op2val:0x407b0813; op3val:0x7efdf62e; valaddr_reg:x16; val_offset:1452; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1452, x17, x15, 1656, x18)

inst_462:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017e79 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b0813 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7df62e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e017e79; op2val:0x407b0813; op3val:0x7efdf62e; valaddr_reg:x16; val_offset:1464; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1464, x17, x15, 1664, x18)

inst_463:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017e79 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b0813 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7df62e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e017e79; op2val:0x407b0813; op3val:0x7efdf62e; valaddr_reg:x16; val_offset:1476; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1476, x17, x15, 1672, x18)

inst_464:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017e79 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b0813 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7df62e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e017e79; op2val:0x407b0813; op3val:0x7efdf62e; valaddr_reg:x16; val_offset:1488; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1488, x17, x15, 1680, x18)

inst_465:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x017e79 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7b0813 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7df62e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e017e79; op2val:0x407b0813; op3val:0x7efdf62e; valaddr_reg:x16; val_offset:1500; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1500, x17, x15, 1688, x18)

inst_466:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b0956 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x18c26e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25ee48 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b0956; op2val:0x3f98c26e; op3val:0x7f25ee48; valaddr_reg:x16; val_offset:1512; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1512, x17, x15, 1696, x18)

inst_467:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b0956 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x18c26e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25ee48 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b0956; op2val:0x3f98c26e; op3val:0x7f25ee48; valaddr_reg:x16; val_offset:1524; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1524, x17, x15, 1704, x18)

inst_468:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b0956 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x18c26e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25ee48 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b0956; op2val:0x3f98c26e; op3val:0x7f25ee48; valaddr_reg:x16; val_offset:1536; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1536, x17, x15, 1712, x18)

inst_469:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b0956 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x18c26e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25ee48 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b0956; op2val:0x3f98c26e; op3val:0x7f25ee48; valaddr_reg:x16; val_offset:1548; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1548, x17, x15, 1720, x18)

inst_470:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b0956 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x18c26e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25ee48 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b0956; op2val:0x3f98c26e; op3val:0x7f25ee48; valaddr_reg:x16; val_offset:1560; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1560, x17, x15, 1728, x18)

inst_471:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x616815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4d6ee4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x34e1fc and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e616815; op2val:0x3fcd6ee4; op3val:0x7eb4e1fc; valaddr_reg:x16; val_offset:1572; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1572, x17, x15, 1736, x18)

inst_472:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x616815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4d6ee4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x34e1fc and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e616815; op2val:0x3fcd6ee4; op3val:0x7eb4e1fc; valaddr_reg:x16; val_offset:1584; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1584, x17, x15, 1744, x18)

inst_473:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x616815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4d6ee4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x34e1fc and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e616815; op2val:0x3fcd6ee4; op3val:0x7eb4e1fc; valaddr_reg:x16; val_offset:1596; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1596, x17, x15, 1752, x18)

inst_474:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x616815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4d6ee4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x34e1fc and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e616815; op2val:0x3fcd6ee4; op3val:0x7eb4e1fc; valaddr_reg:x16; val_offset:1608; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1608, x17, x15, 1760, x18)

inst_475:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x616815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4d6ee4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x34e1fc and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e616815; op2val:0x3fcd6ee4; op3val:0x7eb4e1fc; valaddr_reg:x16; val_offset:1620; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1620, x17, x15, 1768, x18)

inst_476:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5913e5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x50d3e6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3113d9 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed913e5; op2val:0x3fd0d3e6; op3val:0x7f3113d9; valaddr_reg:x16; val_offset:1632; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1632, x17, x15, 1776, x18)

inst_477:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5913e5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x50d3e6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3113d9 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed913e5; op2val:0x3fd0d3e6; op3val:0x7f3113d9; valaddr_reg:x16; val_offset:1644; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1644, x17, x15, 1784, x18)

inst_478:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5913e5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x50d3e6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3113d9 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed913e5; op2val:0x3fd0d3e6; op3val:0x7f3113d9; valaddr_reg:x16; val_offset:1656; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1656, x17, x15, 1792, x18)

inst_479:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5913e5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x50d3e6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3113d9 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed913e5; op2val:0x3fd0d3e6; op3val:0x7f3113d9; valaddr_reg:x16; val_offset:1668; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1668, x17, x15, 1800, x18)

inst_480:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5913e5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x50d3e6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3113d9 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed913e5; op2val:0x3fd0d3e6; op3val:0x7f3113d9; valaddr_reg:x16; val_offset:1680; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1680, x17, x15, 1808, x18)

inst_481:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16fd83 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x12dd89 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2d3e7e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16fd83; op2val:0x3e92dd89; op3val:0x7e2d3e7e; valaddr_reg:x16; val_offset:1692; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1692, x17, x15, 1816, x18)

inst_482:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16fd83 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x12dd89 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2d3e7e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16fd83; op2val:0x3e92dd89; op3val:0x7e2d3e7e; valaddr_reg:x16; val_offset:1704; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1704, x17, x15, 1824, x18)

inst_483:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16fd83 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x12dd89 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2d3e7e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16fd83; op2val:0x3e92dd89; op3val:0x7e2d3e7e; valaddr_reg:x16; val_offset:1716; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1716, x17, x15, 1832, x18)

inst_484:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16fd83 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x12dd89 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2d3e7e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16fd83; op2val:0x3e92dd89; op3val:0x7e2d3e7e; valaddr_reg:x16; val_offset:1728; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1728, x17, x15, 1840, x18)

inst_485:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16fd83 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x12dd89 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2d3e7e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16fd83; op2val:0x3e92dd89; op3val:0x7e2d3e7e; valaddr_reg:x16; val_offset:1740; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1740, x17, x15, 1848, x18)

inst_486:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x45b82c and fs2 == 0 and fe2 == 0x83 and fm2 == 0x06ed1d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x506b12 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc5b82c; op2val:0x4186ed1d; op3val:0x7ed06b12; valaddr_reg:x16; val_offset:1752; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1752, x17, x15, 1856, x18)

inst_487:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x45b82c and fs2 == 0 and fe2 == 0x83 and fm2 == 0x06ed1d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x506b12 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc5b82c; op2val:0x4186ed1d; op3val:0x7ed06b12; valaddr_reg:x16; val_offset:1764; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1764, x17, x15, 1864, x18)

inst_488:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x45b82c and fs2 == 0 and fe2 == 0x83 and fm2 == 0x06ed1d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x506b12 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc5b82c; op2val:0x4186ed1d; op3val:0x7ed06b12; valaddr_reg:x16; val_offset:1776; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1776, x17, x15, 1872, x18)

inst_489:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x45b82c and fs2 == 0 and fe2 == 0x83 and fm2 == 0x06ed1d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x506b12 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc5b82c; op2val:0x4186ed1d; op3val:0x7ed06b12; valaddr_reg:x16; val_offset:1788; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1788, x17, x15, 1880, x18)

inst_490:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x45b82c and fs2 == 0 and fe2 == 0x83 and fm2 == 0x06ed1d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x506b12 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc5b82c; op2val:0x4186ed1d; op3val:0x7ed06b12; valaddr_reg:x16; val_offset:1800; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1800, x17, x15, 1888, x18)

inst_491:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19d31d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6aee21 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0d2a0f and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d99d31d; op2val:0x406aee21; op3val:0x7e8d2a0f; valaddr_reg:x16; val_offset:1812; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1812, x17, x15, 1896, x18)

inst_492:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19d31d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6aee21 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0d2a0f and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d99d31d; op2val:0x406aee21; op3val:0x7e8d2a0f; valaddr_reg:x16; val_offset:1824; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1824, x17, x15, 1904, x18)

inst_493:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19d31d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6aee21 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0d2a0f and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d99d31d; op2val:0x406aee21; op3val:0x7e8d2a0f; valaddr_reg:x16; val_offset:1836; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1836, x17, x15, 1912, x18)

inst_494:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19d31d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6aee21 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0d2a0f and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d99d31d; op2val:0x406aee21; op3val:0x7e8d2a0f; valaddr_reg:x16; val_offset:1848; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1848, x17, x15, 1920, x18)

inst_495:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19d31d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x6aee21 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0d2a0f and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d99d31d; op2val:0x406aee21; op3val:0x7e8d2a0f; valaddr_reg:x16; val_offset:1860; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1860, x17, x15, 1928, x18)

inst_496:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x300384 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x468f57 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x088546 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db00384; op2val:0x40c68f57; op3val:0x7f088546; valaddr_reg:x16; val_offset:1872; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1872, x17, x15, 1936, x18)

inst_497:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x300384 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x468f57 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x088546 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db00384; op2val:0x40c68f57; op3val:0x7f088546; valaddr_reg:x16; val_offset:1884; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1884, x17, x15, 1944, x18)

inst_498:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x300384 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x468f57 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x088546 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db00384; op2val:0x40c68f57; op3val:0x7f088546; valaddr_reg:x16; val_offset:1896; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1896, x17, x15, 1952, x18)

inst_499:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x300384 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x468f57 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x088546 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db00384; op2val:0x40c68f57; op3val:0x7f088546; valaddr_reg:x16; val_offset:1908; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1908, x17, x15, 1960, x18)

inst_500:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x300384 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x468f57 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x088546 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db00384; op2val:0x40c68f57; op3val:0x7f088546; valaddr_reg:x16; val_offset:1920; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1920, x17, x15, 1968, x18)

inst_501:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x74f85a and fs2 == 0 and fe2 == 0x83 and fm2 == 0x184854 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11b8ad and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf4f85a; op2val:0x41984854; op3val:0x7f11b8ad; valaddr_reg:x16; val_offset:1932; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1932, x17, x15, 1976, x18)

inst_502:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x74f85a and fs2 == 0 and fe2 == 0x83 and fm2 == 0x184854 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11b8ad and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf4f85a; op2val:0x41984854; op3val:0x7f11b8ad; valaddr_reg:x16; val_offset:1944; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1944, x17, x15, 1984, x18)

inst_503:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x74f85a and fs2 == 0 and fe2 == 0x83 and fm2 == 0x184854 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11b8ad and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf4f85a; op2val:0x41984854; op3val:0x7f11b8ad; valaddr_reg:x16; val_offset:1956; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1956, x17, x15, 1992, x18)

inst_504:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x74f85a and fs2 == 0 and fe2 == 0x83 and fm2 == 0x184854 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11b8ad and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf4f85a; op2val:0x41984854; op3val:0x7f11b8ad; valaddr_reg:x16; val_offset:1968; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1968, x17, x15, 2000, x18)

inst_505:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x74f85a and fs2 == 0 and fe2 == 0x83 and fm2 == 0x184854 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11b8ad and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf4f85a; op2val:0x41984854; op3val:0x7f11b8ad; valaddr_reg:x16; val_offset:1980; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1980, x17, x15, 2008, x18)

inst_506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x13b96c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x228cd8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3b993a and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e93b96c; op2val:0x3e228cd8; op3val:0x7d3b993a; valaddr_reg:x16; val_offset:1992; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1992, x17, x15, 2016, x18)

inst_507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x13b96c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x228cd8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3b993a and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e93b96c; op2val:0x3e228cd8; op3val:0x7d3b993a; valaddr_reg:x16; val_offset:2004; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 2004, x17, x15, 2024, x18)
RVTEST_SIGBASE(x15,signature_x15_3)

inst_508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x13b96c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x228cd8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3b993a and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e93b96c; op2val:0x3e228cd8; op3val:0x7d3b993a; valaddr_reg:x16; val_offset:2016; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 2016, x17, x15, 0, x18)

inst_509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x13b96c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x228cd8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3b993a and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e93b96c; op2val:0x3e228cd8; op3val:0x7d3b993a; valaddr_reg:x16; val_offset:2028; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 2028, x17, x15, 8, x18)
addi x16,x16,2040

inst_510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x13b96c and fs2 == 0 and fe2 == 0x7c and fm2 == 0x228cd8 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3b993a and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e93b96c; op2val:0x3e228cd8; op3val:0x7d3b993a; valaddr_reg:x16; val_offset:0; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 0, x17, x15, 16, x18)

inst_511:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c19fa and fs2 == 0 and fe2 == 0x80 and fm2 == 0x73e479 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x702da8 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dfc19fa; op2val:0x4073e479; op3val:0x7ef02da8; valaddr_reg:x16; val_offset:12; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 12, x17, x15, 24, x18)

inst_512:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c19fa and fs2 == 0 and fe2 == 0x80 and fm2 == 0x73e479 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x702da8 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dfc19fa; op2val:0x4073e479; op3val:0x7ef02da8; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 24, x17, x15, 32, x18)

inst_513:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c19fa and fs2 == 0 and fe2 == 0x80 and fm2 == 0x73e479 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x702da8 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dfc19fa; op2val:0x4073e479; op3val:0x7ef02da8; valaddr_reg:x16; val_offset:36; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 36, x17, x15, 40, x18)

inst_514:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c19fa and fs2 == 0 and fe2 == 0x80 and fm2 == 0x73e479 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x702da8 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dfc19fa; op2val:0x4073e479; op3val:0x7ef02da8; valaddr_reg:x16; val_offset:48; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 48, x17, x15, 48, x18)

inst_515:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7c19fa and fs2 == 0 and fe2 == 0x80 and fm2 == 0x73e479 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x702da8 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dfc19fa; op2val:0x4073e479; op3val:0x7ef02da8; valaddr_reg:x16; val_offset:60; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 60, x17, x15, 56, x18)

inst_516:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ff572 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ac415 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3abc62 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efff572; op2val:0x3fbac415; op3val:0x7f3abc62; valaddr_reg:x16; val_offset:72; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 72, x17, x15, 64, x18)

inst_517:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ff572 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ac415 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3abc62 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efff572; op2val:0x3fbac415; op3val:0x7f3abc62; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 84, x17, x15, 72, x18)

inst_518:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ff572 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ac415 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3abc62 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efff572; op2val:0x3fbac415; op3val:0x7f3abc62; valaddr_reg:x16; val_offset:96; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 96, x17, x15, 80, x18)

inst_519:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ff572 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ac415 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3abc62 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efff572; op2val:0x3fbac415; op3val:0x7f3abc62; valaddr_reg:x16; val_offset:108; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 108, x17, x15, 88, x18)

inst_520:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ff572 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ac415 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3abc62 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efff572; op2val:0x3fbac415; op3val:0x7f3abc62; valaddr_reg:x16; val_offset:120; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 120, x17, x15, 96, x18)

inst_521:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a9c08 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6caafe and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0eef1c and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a9c08; op2val:0x3eecaafe; op3val:0x7e8eef1c; valaddr_reg:x16; val_offset:132; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 132, x17, x15, 104, x18)

inst_522:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a9c08 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6caafe and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0eef1c and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a9c08; op2val:0x3eecaafe; op3val:0x7e8eef1c; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 144, x17, x15, 112, x18)

inst_523:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a9c08 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6caafe and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0eef1c and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a9c08; op2val:0x3eecaafe; op3val:0x7e8eef1c; valaddr_reg:x16; val_offset:156; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 156, x17, x15, 120, x18)

inst_524:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a9c08 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6caafe and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0eef1c and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a9c08; op2val:0x3eecaafe; op3val:0x7e8eef1c; valaddr_reg:x16; val_offset:168; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 168, x17, x15, 128, x18)

inst_525:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a9c08 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6caafe and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0eef1c and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a9c08; op2val:0x3eecaafe; op3val:0x7e8eef1c; valaddr_reg:x16; val_offset:180; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 180, x17, x15, 136, x18)

inst_526:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x098b22 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x668bbe and fs3 == 0 and fe3 == 0xfd and fm3 == 0x77bc2c and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f098b22; op2val:0x3f668bbe; op3val:0x7ef7bc2c; valaddr_reg:x16; val_offset:192; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 192, x17, x15, 144, x18)

inst_527:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x098b22 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x668bbe and fs3 == 0 and fe3 == 0xfd and fm3 == 0x77bc2c and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f098b22; op2val:0x3f668bbe; op3val:0x7ef7bc2c; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 204, x17, x15, 152, x18)

inst_528:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x098b22 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x668bbe and fs3 == 0 and fe3 == 0xfd and fm3 == 0x77bc2c and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f098b22; op2val:0x3f668bbe; op3val:0x7ef7bc2c; valaddr_reg:x16; val_offset:216; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 216, x17, x15, 160, x18)

inst_529:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x098b22 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x668bbe and fs3 == 0 and fe3 == 0xfd and fm3 == 0x77bc2c and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f098b22; op2val:0x3f668bbe; op3val:0x7ef7bc2c; valaddr_reg:x16; val_offset:228; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 228, x17, x15, 168, x18)

inst_530:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x098b22 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x668bbe and fs3 == 0 and fe3 == 0xfd and fm3 == 0x77bc2c and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f098b22; op2val:0x3f668bbe; op3val:0x7ef7bc2c; valaddr_reg:x16; val_offset:240; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 240, x17, x15, 176, x18)

inst_531:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x539b49 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x19c970 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e3ca1 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed39b49; op2val:0x3f99c970; op3val:0x7efe3ca1; valaddr_reg:x16; val_offset:252; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 252, x17, x15, 184, x18)

inst_532:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x539b49 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x19c970 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e3ca1 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed39b49; op2val:0x3f99c970; op3val:0x7efe3ca1; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 264, x17, x15, 192, x18)

inst_533:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x539b49 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x19c970 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e3ca1 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed39b49; op2val:0x3f99c970; op3val:0x7efe3ca1; valaddr_reg:x16; val_offset:276; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 276, x17, x15, 200, x18)

inst_534:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x539b49 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x19c970 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e3ca1 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed39b49; op2val:0x3f99c970; op3val:0x7efe3ca1; valaddr_reg:x16; val_offset:288; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 288, x17, x15, 208, x18)

inst_535:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x539b49 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x19c970 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e3ca1 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed39b49; op2val:0x3f99c970; op3val:0x7efe3ca1; valaddr_reg:x16; val_offset:300; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 300, x17, x15, 216, x18)

inst_536:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18a4f0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x209a40 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3f8620 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98a4f0; op2val:0x40209a40; op3val:0x7f3f8620; valaddr_reg:x16; val_offset:312; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 312, x17, x15, 224, x18)

inst_537:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18a4f0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x209a40 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3f8620 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98a4f0; op2val:0x40209a40; op3val:0x7f3f8620; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 324, x17, x15, 232, x18)

inst_538:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18a4f0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x209a40 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3f8620 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98a4f0; op2val:0x40209a40; op3val:0x7f3f8620; valaddr_reg:x16; val_offset:336; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 336, x17, x15, 240, x18)

inst_539:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18a4f0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x209a40 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3f8620 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98a4f0; op2val:0x40209a40; op3val:0x7f3f8620; valaddr_reg:x16; val_offset:348; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 348, x17, x15, 248, x18)

inst_540:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18a4f0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x209a40 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3f8620 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98a4f0; op2val:0x40209a40; op3val:0x7f3f8620; valaddr_reg:x16; val_offset:360; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 360, x17, x15, 256, x18)

inst_541:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1255c9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x141b63 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x295281 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9255c9; op2val:0x3f941b63; op3val:0x7ea95281; valaddr_reg:x16; val_offset:372; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 372, x17, x15, 264, x18)

inst_542:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1255c9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x141b63 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x295281 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9255c9; op2val:0x3f941b63; op3val:0x7ea95281; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 272, x18)

inst_543:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1255c9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x141b63 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x295281 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9255c9; op2val:0x3f941b63; op3val:0x7ea95281; valaddr_reg:x16; val_offset:396; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 396, x17, x15, 280, x18)

inst_544:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1255c9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x141b63 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x295281 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9255c9; op2val:0x3f941b63; op3val:0x7ea95281; valaddr_reg:x16; val_offset:408; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 408, x17, x15, 288, x18)

inst_545:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1255c9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x141b63 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x295281 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9255c9; op2val:0x3f941b63; op3val:0x7ea95281; valaddr_reg:x16; val_offset:420; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 420, x17, x15, 296, x18)

inst_546:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x107f0d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5d489c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x79cd55 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e107f0d; op2val:0x3fdd489c; op3val:0x7e79cd55; valaddr_reg:x16; val_offset:432; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 432, x17, x15, 304, x18)

inst_547:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x107f0d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5d489c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x79cd55 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e107f0d; op2val:0x3fdd489c; op3val:0x7e79cd55; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 312, x18)

inst_548:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x107f0d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5d489c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x79cd55 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e107f0d; op2val:0x3fdd489c; op3val:0x7e79cd55; valaddr_reg:x16; val_offset:456; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 456, x17, x15, 320, x18)

inst_549:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x107f0d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5d489c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x79cd55 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e107f0d; op2val:0x3fdd489c; op3val:0x7e79cd55; valaddr_reg:x16; val_offset:468; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 468, x17, x15, 328, x18)

inst_550:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x107f0d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5d489c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x79cd55 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e107f0d; op2val:0x3fdd489c; op3val:0x7e79cd55; valaddr_reg:x16; val_offset:480; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 480, x17, x15, 336, x18)

inst_551:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16fe06 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x393272 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5a76a7 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16fe06; op2val:0x3f393272; op3val:0x7eda76a7; valaddr_reg:x16; val_offset:492; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 492, x17, x15, 344, x18)

inst_552:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16fe06 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x393272 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5a76a7 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16fe06; op2val:0x3f393272; op3val:0x7eda76a7; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 352, x18)

inst_553:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16fe06 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x393272 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5a76a7 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16fe06; op2val:0x3f393272; op3val:0x7eda76a7; valaddr_reg:x16; val_offset:516; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 516, x17, x15, 360, x18)

inst_554:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16fe06 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x393272 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5a76a7 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16fe06; op2val:0x3f393272; op3val:0x7eda76a7; valaddr_reg:x16; val_offset:528; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 528, x17, x15, 368, x18)

inst_555:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16fe06 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x393272 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5a76a7 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16fe06; op2val:0x3f393272; op3val:0x7eda76a7; valaddr_reg:x16; val_offset:540; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 540, x17, x15, 376, x18)

inst_556:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x389380 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x186b19 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5bc998 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e389380; op2val:0x40186b19; op3val:0x7edbc998; valaddr_reg:x16; val_offset:552; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 552, x17, x15, 384, x18)

inst_557:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x389380 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x186b19 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5bc998 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e389380; op2val:0x40186b19; op3val:0x7edbc998; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 392, x18)

inst_558:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x389380 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x186b19 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5bc998 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e389380; op2val:0x40186b19; op3val:0x7edbc998; valaddr_reg:x16; val_offset:576; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 576, x17, x15, 400, x18)

inst_559:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x389380 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x186b19 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5bc998 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e389380; op2val:0x40186b19; op3val:0x7edbc998; valaddr_reg:x16; val_offset:588; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 588, x17, x15, 408, x18)

inst_560:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x389380 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x186b19 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5bc998 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e389380; op2val:0x40186b19; op3val:0x7edbc998; valaddr_reg:x16; val_offset:600; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 600, x17, x15, 416, x18)

inst_561:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7aa684 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x784242 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x731230 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dfaa684; op2val:0x3ff84242; op3val:0x7e731230; valaddr_reg:x16; val_offset:612; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 612, x17, x15, 424, x18)

inst_562:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7aa684 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x784242 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x731230 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dfaa684; op2val:0x3ff84242; op3val:0x7e731230; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 432, x18)

inst_563:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7aa684 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x784242 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x731230 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dfaa684; op2val:0x3ff84242; op3val:0x7e731230; valaddr_reg:x16; val_offset:636; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 636, x17, x15, 440, x18)

inst_564:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7aa684 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x784242 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x731230 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dfaa684; op2val:0x3ff84242; op3val:0x7e731230; valaddr_reg:x16; val_offset:648; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 648, x17, x15, 448, x18)

inst_565:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7aa684 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x784242 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x731230 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dfaa684; op2val:0x3ff84242; op3val:0x7e731230; valaddr_reg:x16; val_offset:660; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 660, x17, x15, 456, x18)

inst_566:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ed4d8 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6bab23 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20f242 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ed4d8; op2val:0x3eebab23; op3val:0x7ea0f242; valaddr_reg:x16; val_offset:672; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 672, x17, x15, 464, x18)

inst_567:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ed4d8 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6bab23 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20f242 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ed4d8; op2val:0x3eebab23; op3val:0x7ea0f242; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 472, x18)

inst_568:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ed4d8 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6bab23 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20f242 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ed4d8; op2val:0x3eebab23; op3val:0x7ea0f242; valaddr_reg:x16; val_offset:696; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 696, x17, x15, 480, x18)

inst_569:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ed4d8 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6bab23 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20f242 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ed4d8; op2val:0x3eebab23; op3val:0x7ea0f242; valaddr_reg:x16; val_offset:708; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 708, x17, x15, 488, x18)

inst_570:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ed4d8 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6bab23 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20f242 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ed4d8; op2val:0x3eebab23; op3val:0x7ea0f242; valaddr_reg:x16; val_offset:720; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 720, x17, x15, 496, x18)

inst_571:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2a2f80 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22e85e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x589913 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2a2f80; op2val:0x4022e85e; op3val:0x7ed89913; valaddr_reg:x16; val_offset:732; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 732, x17, x15, 504, x18)

inst_572:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2a2f80 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22e85e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x589913 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2a2f80; op2val:0x4022e85e; op3val:0x7ed89913; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 512, x18)

inst_573:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2a2f80 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22e85e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x589913 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2a2f80; op2val:0x4022e85e; op3val:0x7ed89913; valaddr_reg:x16; val_offset:756; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 756, x17, x15, 520, x18)

inst_574:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2a2f80 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22e85e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x589913 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2a2f80; op2val:0x4022e85e; op3val:0x7ed89913; valaddr_reg:x16; val_offset:768; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 768, x17, x15, 528, x18)

inst_575:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2a2f80 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22e85e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x589913 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2a2f80; op2val:0x4022e85e; op3val:0x7ed89913; valaddr_reg:x16; val_offset:780; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 780, x17, x15, 536, x18)

inst_576:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x151c59 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x131231 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b53c0 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e951c59; op2val:0x3f131231; op3val:0x7e2b53c0; valaddr_reg:x16; val_offset:792; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 792, x17, x15, 544, x18)

inst_577:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x151c59 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x131231 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b53c0 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e951c59; op2val:0x3f131231; op3val:0x7e2b53c0; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 552, x18)

inst_578:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x151c59 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x131231 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b53c0 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e951c59; op2val:0x3f131231; op3val:0x7e2b53c0; valaddr_reg:x16; val_offset:816; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 816, x17, x15, 560, x18)

inst_579:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x151c59 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x131231 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b53c0 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e951c59; op2val:0x3f131231; op3val:0x7e2b53c0; valaddr_reg:x16; val_offset:828; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 828, x17, x15, 568, x18)

inst_580:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x151c59 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x131231 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b53c0 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e951c59; op2val:0x3f131231; op3val:0x7e2b53c0; valaddr_reg:x16; val_offset:840; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 840, x17, x15, 576, x18)

inst_581:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x67f048 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x70ec94 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5a479c and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de7f048; op2val:0x4070ec94; op3val:0x7eda479c; valaddr_reg:x16; val_offset:852; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 852, x17, x15, 584, x18)

inst_582:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x67f048 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x70ec94 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5a479c and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de7f048; op2val:0x4070ec94; op3val:0x7eda479c; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 592, x18)

inst_583:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x67f048 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x70ec94 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5a479c and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de7f048; op2val:0x4070ec94; op3val:0x7eda479c; valaddr_reg:x16; val_offset:876; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 876, x17, x15, 600, x18)

inst_584:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x67f048 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x70ec94 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5a479c and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de7f048; op2val:0x4070ec94; op3val:0x7eda479c; valaddr_reg:x16; val_offset:888; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 888, x17, x15, 608, x18)

inst_585:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x67f048 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x70ec94 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5a479c and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de7f048; op2val:0x4070ec94; op3val:0x7eda479c; valaddr_reg:x16; val_offset:900; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 900, x17, x15, 616, x18)

inst_586:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x66dc85 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6fe8a0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5859a9 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de6dc85; op2val:0x3fefe8a0; op3val:0x7e5859a9; valaddr_reg:x16; val_offset:912; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 912, x17, x15, 624, x18)

inst_587:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x66dc85 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6fe8a0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5859a9 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de6dc85; op2val:0x3fefe8a0; op3val:0x7e5859a9; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 632, x18)

inst_588:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x66dc85 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6fe8a0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5859a9 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de6dc85; op2val:0x3fefe8a0; op3val:0x7e5859a9; valaddr_reg:x16; val_offset:936; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 936, x17, x15, 640, x18)

inst_589:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x66dc85 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6fe8a0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5859a9 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de6dc85; op2val:0x3fefe8a0; op3val:0x7e5859a9; valaddr_reg:x16; val_offset:948; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 948, x17, x15, 648, x18)

inst_590:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x66dc85 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6fe8a0 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5859a9 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de6dc85; op2val:0x3fefe8a0; op3val:0x7e5859a9; valaddr_reg:x16; val_offset:960; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 960, x17, x15, 656, x18)

inst_591:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3b3e27 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x09ecfa and fs3 == 0 and fe3 == 0xfd and fm3 == 0x49c32f and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cbb3e27; op2val:0x4189ecfa; op3val:0x7ec9c32f; valaddr_reg:x16; val_offset:972; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 972, x17, x15, 664, x18)

inst_592:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3b3e27 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x09ecfa and fs3 == 0 and fe3 == 0xfd and fm3 == 0x49c32f and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cbb3e27; op2val:0x4189ecfa; op3val:0x7ec9c32f; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 672, x18)

inst_593:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3b3e27 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x09ecfa and fs3 == 0 and fe3 == 0xfd and fm3 == 0x49c32f and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cbb3e27; op2val:0x4189ecfa; op3val:0x7ec9c32f; valaddr_reg:x16; val_offset:996; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 996, x17, x15, 680, x18)

inst_594:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3b3e27 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x09ecfa and fs3 == 0 and fe3 == 0xfd and fm3 == 0x49c32f and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cbb3e27; op2val:0x4189ecfa; op3val:0x7ec9c32f; valaddr_reg:x16; val_offset:1008; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1008, x17, x15, 688, x18)

inst_595:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3b3e27 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x09ecfa and fs3 == 0 and fe3 == 0xfd and fm3 == 0x49c32f and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cbb3e27; op2val:0x4189ecfa; op3val:0x7ec9c32f; valaddr_reg:x16; val_offset:1020; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1020, x17, x15, 696, x18)

inst_596:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x633d35 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x611178 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x47c84e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d633d35; op2val:0x40e11178; op3val:0x7ec7c84e; valaddr_reg:x16; val_offset:1032; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1032, x17, x15, 704, x18)

inst_597:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x633d35 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x611178 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x47c84e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d633d35; op2val:0x40e11178; op3val:0x7ec7c84e; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 712, x18)

inst_598:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x633d35 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x611178 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x47c84e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d633d35; op2val:0x40e11178; op3val:0x7ec7c84e; valaddr_reg:x16; val_offset:1056; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1056, x17, x15, 720, x18)

inst_599:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x633d35 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x611178 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x47c84e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d633d35; op2val:0x40e11178; op3val:0x7ec7c84e; valaddr_reg:x16; val_offset:1068; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1068, x17, x15, 728, x18)

inst_600:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x633d35 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x611178 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x47c84e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d633d35; op2val:0x40e11178; op3val:0x7ec7c84e; valaddr_reg:x16; val_offset:1080; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1080, x17, x15, 736, x18)

inst_601:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3de659 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1bacb3 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x66f527 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebde659; op2val:0x3e1bacb3; op3val:0x7d66f527; valaddr_reg:x16; val_offset:1092; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1092, x17, x15, 744, x18)

inst_602:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3de659 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1bacb3 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x66f527 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebde659; op2val:0x3e1bacb3; op3val:0x7d66f527; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 752, x18)

inst_603:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3de659 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1bacb3 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x66f527 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebde659; op2val:0x3e1bacb3; op3val:0x7d66f527; valaddr_reg:x16; val_offset:1116; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1116, x17, x15, 760, x18)

inst_604:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3de659 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1bacb3 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x66f527 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebde659; op2val:0x3e1bacb3; op3val:0x7d66f527; valaddr_reg:x16; val_offset:1128; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1128, x17, x15, 768, x18)

inst_605:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3de659 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1bacb3 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x66f527 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebde659; op2val:0x3e1bacb3; op3val:0x7d66f527; valaddr_reg:x16; val_offset:1140; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1140, x17, x15, 776, x18)

inst_606:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5218a0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x592123 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x323212 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed218a0; op2val:0x3f592123; op3val:0x7eb23212; valaddr_reg:x16; val_offset:1152; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1152, x17, x15, 784, x18)

inst_607:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5218a0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x592123 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x323212 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed218a0; op2val:0x3f592123; op3val:0x7eb23212; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 792, x18)

inst_608:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5218a0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x592123 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x323212 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed218a0; op2val:0x3f592123; op3val:0x7eb23212; valaddr_reg:x16; val_offset:1176; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1176, x17, x15, 800, x18)

inst_609:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5218a0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x592123 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x323212 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed218a0; op2val:0x3f592123; op3val:0x7eb23212; valaddr_reg:x16; val_offset:1188; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1188, x17, x15, 808, x18)

inst_610:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5218a0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x592123 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x323212 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed218a0; op2val:0x3f592123; op3val:0x7eb23212; valaddr_reg:x16; val_offset:1200; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1200, x17, x15, 816, x18)

inst_611:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c73a9 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1fa10c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2f2863 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c73a9; op2val:0x3e1fa10c; op3val:0x7daf2863; valaddr_reg:x16; val_offset:1212; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1212, x17, x15, 824, x18)

inst_612:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c73a9 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1fa10c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2f2863 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c73a9; op2val:0x3e1fa10c; op3val:0x7daf2863; valaddr_reg:x16; val_offset:1224; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1224, x17, x15, 832, x18)

inst_613:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c73a9 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1fa10c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2f2863 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c73a9; op2val:0x3e1fa10c; op3val:0x7daf2863; valaddr_reg:x16; val_offset:1236; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1236, x17, x15, 840, x18)

inst_614:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c73a9 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1fa10c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2f2863 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c73a9; op2val:0x3e1fa10c; op3val:0x7daf2863; valaddr_reg:x16; val_offset:1248; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1248, x17, x15, 848, x18)

inst_615:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c73a9 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1fa10c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x2f2863 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c73a9; op2val:0x3e1fa10c; op3val:0x7daf2863; valaddr_reg:x16; val_offset:1260; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1260, x17, x15, 856, x18)

inst_616:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x03e545 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6754b2 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x6e5f0a and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e83e545; op2val:0x3e6754b2; op3val:0x7d6e5f0a; valaddr_reg:x16; val_offset:1272; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1272, x17, x15, 864, x18)

inst_617:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x03e545 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6754b2 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x6e5f0a and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e83e545; op2val:0x3e6754b2; op3val:0x7d6e5f0a; valaddr_reg:x16; val_offset:1284; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1284, x17, x15, 872, x18)

inst_618:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x03e545 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6754b2 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x6e5f0a and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e83e545; op2val:0x3e6754b2; op3val:0x7d6e5f0a; valaddr_reg:x16; val_offset:1296; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1296, x17, x15, 880, x18)

inst_619:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x03e545 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6754b2 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x6e5f0a and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e83e545; op2val:0x3e6754b2; op3val:0x7d6e5f0a; valaddr_reg:x16; val_offset:1308; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1308, x17, x15, 888, x18)

inst_620:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x03e545 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x6754b2 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x6e5f0a and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e83e545; op2val:0x3e6754b2; op3val:0x7d6e5f0a; valaddr_reg:x16; val_offset:1320; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1320, x17, x15, 896, x18)

inst_621:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x365c6a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3cdb59 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06881f and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f365c6a; op2val:0x3f3cdb59; op3val:0x7f06881f; valaddr_reg:x16; val_offset:1332; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1332, x17, x15, 904, x18)

inst_622:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x365c6a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3cdb59 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06881f and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f365c6a; op2val:0x3f3cdb59; op3val:0x7f06881f; valaddr_reg:x16; val_offset:1344; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1344, x17, x15, 912, x18)

inst_623:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x365c6a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3cdb59 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06881f and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f365c6a; op2val:0x3f3cdb59; op3val:0x7f06881f; valaddr_reg:x16; val_offset:1356; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1356, x17, x15, 920, x18)

inst_624:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x365c6a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3cdb59 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06881f and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f365c6a; op2val:0x3f3cdb59; op3val:0x7f06881f; valaddr_reg:x16; val_offset:1368; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1368, x17, x15, 928, x18)

inst_625:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x365c6a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3cdb59 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06881f and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f365c6a; op2val:0x3f3cdb59; op3val:0x7f06881f; valaddr_reg:x16; val_offset:1380; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1380, x17, x15, 936, x18)

inst_626:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ea9e8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x454378 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x12eaff and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3ea9e8; op2val:0x3f454378; op3val:0x7f12eaff; valaddr_reg:x16; val_offset:1392; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1392, x17, x15, 944, x18)

inst_627:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ea9e8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x454378 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x12eaff and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3ea9e8; op2val:0x3f454378; op3val:0x7f12eaff; valaddr_reg:x16; val_offset:1404; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1404, x17, x15, 952, x18)

inst_628:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ea9e8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x454378 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x12eaff and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3ea9e8; op2val:0x3f454378; op3val:0x7f12eaff; valaddr_reg:x16; val_offset:1416; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1416, x17, x15, 960, x18)

inst_629:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ea9e8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x454378 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x12eaff and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3ea9e8; op2val:0x3f454378; op3val:0x7f12eaff; valaddr_reg:x16; val_offset:1428; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1428, x17, x15, 968, x18)

inst_630:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3ea9e8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x454378 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x12eaff and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3ea9e8; op2val:0x3f454378; op3val:0x7f12eaff; valaddr_reg:x16; val_offset:1440; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1440, x17, x15, 976, x18)

inst_631:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0e4484 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0fe7df and fs3 == 0 and fe3 == 0xfa and fm3 == 0x1ff244 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8e4484; op2val:0x3e0fe7df; op3val:0x7d1ff244; valaddr_reg:x16; val_offset:1452; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1452, x17, x15, 984, x18)

inst_632:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0e4484 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0fe7df and fs3 == 0 and fe3 == 0xfa and fm3 == 0x1ff244 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8e4484; op2val:0x3e0fe7df; op3val:0x7d1ff244; valaddr_reg:x16; val_offset:1464; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1464, x17, x15, 992, x18)

inst_633:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0e4484 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0fe7df and fs3 == 0 and fe3 == 0xfa and fm3 == 0x1ff244 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8e4484; op2val:0x3e0fe7df; op3val:0x7d1ff244; valaddr_reg:x16; val_offset:1476; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1476, x17, x15, 1000, x18)

inst_634:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0e4484 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0fe7df and fs3 == 0 and fe3 == 0xfa and fm3 == 0x1ff244 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8e4484; op2val:0x3e0fe7df; op3val:0x7d1ff244; valaddr_reg:x16; val_offset:1488; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1488, x17, x15, 1008, x18)

inst_635:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0e4484 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0fe7df and fs3 == 0 and fe3 == 0xfa and fm3 == 0x1ff244 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8e4484; op2val:0x3e0fe7df; op3val:0x7d1ff244; valaddr_reg:x16; val_offset:1500; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1500, x17, x15, 1016, x18)

inst_636:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x48fcb3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x298476 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0516d1 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc8fcb3; op2val:0x40a98476; op3val:0x7e0516d1; valaddr_reg:x16; val_offset:1512; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1512, x17, x15, 1024, x18)

inst_637:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x48fcb3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x298476 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0516d1 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc8fcb3; op2val:0x40a98476; op3val:0x7e0516d1; valaddr_reg:x16; val_offset:1524; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1524, x17, x15, 1032, x18)

inst_638:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x48fcb3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x298476 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0516d1 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc8fcb3; op2val:0x40a98476; op3val:0x7e0516d1; valaddr_reg:x16; val_offset:1536; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1536, x17, x15, 1040, x18)

inst_639:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x48fcb3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x298476 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0516d1 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc8fcb3; op2val:0x40a98476; op3val:0x7e0516d1; valaddr_reg:x16; val_offset:1548; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1548, x17, x15, 1048, x18)

inst_640:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x48fcb3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x298476 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0516d1 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cc8fcb3; op2val:0x40a98476; op3val:0x7e0516d1; valaddr_reg:x16; val_offset:1560; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1560, x17, x15, 1056, x18)

inst_641:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x75363e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56ade2 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4da1e6 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef5363e; op2val:0x3f56ade2; op3val:0x7ecda1e6; valaddr_reg:x16; val_offset:1572; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1572, x17, x15, 1064, x18)

inst_642:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x75363e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56ade2 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4da1e6 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef5363e; op2val:0x3f56ade2; op3val:0x7ecda1e6; valaddr_reg:x16; val_offset:1584; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1584, x17, x15, 1072, x18)

inst_643:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x75363e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56ade2 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4da1e6 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef5363e; op2val:0x3f56ade2; op3val:0x7ecda1e6; valaddr_reg:x16; val_offset:1596; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1596, x17, x15, 1080, x18)

inst_644:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x75363e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56ade2 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4da1e6 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef5363e; op2val:0x3f56ade2; op3val:0x7ecda1e6; valaddr_reg:x16; val_offset:1608; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1608, x17, x15, 1088, x18)

inst_645:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x75363e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56ade2 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4da1e6 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef5363e; op2val:0x3f56ade2; op3val:0x7ecda1e6; valaddr_reg:x16; val_offset:1620; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1620, x17, x15, 1096, x18)

inst_646:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x038c5d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1883f4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1cbe4b and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d838c5d; op2val:0x411883f4; op3val:0x7f1cbe4b; valaddr_reg:x16; val_offset:1632; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1632, x17, x15, 1104, x18)

inst_647:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x038c5d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1883f4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1cbe4b and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d838c5d; op2val:0x411883f4; op3val:0x7f1cbe4b; valaddr_reg:x16; val_offset:1644; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1644, x17, x15, 1112, x18)

inst_648:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x038c5d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1883f4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1cbe4b and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d838c5d; op2val:0x411883f4; op3val:0x7f1cbe4b; valaddr_reg:x16; val_offset:1656; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1656, x17, x15, 1120, x18)

inst_649:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x038c5d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1883f4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1cbe4b and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d838c5d; op2val:0x411883f4; op3val:0x7f1cbe4b; valaddr_reg:x16; val_offset:1668; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1668, x17, x15, 1128, x18)

inst_650:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x038c5d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1883f4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1cbe4b and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d838c5d; op2val:0x411883f4; op3val:0x7f1cbe4b; valaddr_reg:x16; val_offset:1680; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1680, x17, x15, 1136, x18)

inst_651:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310e27 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x0dbfdf and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x4412ff and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f310e27; op2val:0x3d0dbfdf; op3val:0x7cc412ff; valaddr_reg:x16; val_offset:1692; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1692, x17, x15, 1144, x18)

inst_652:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310e27 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x0dbfdf and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x4412ff and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f310e27; op2val:0x3d0dbfdf; op3val:0x7cc412ff; valaddr_reg:x16; val_offset:1704; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1704, x17, x15, 1152, x18)

inst_653:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310e27 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x0dbfdf and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x4412ff and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f310e27; op2val:0x3d0dbfdf; op3val:0x7cc412ff; valaddr_reg:x16; val_offset:1716; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1716, x17, x15, 1160, x18)

inst_654:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310e27 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x0dbfdf and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x4412ff and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f310e27; op2val:0x3d0dbfdf; op3val:0x7cc412ff; valaddr_reg:x16; val_offset:1728; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1728, x17, x15, 1168, x18)

inst_655:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x310e27 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x0dbfdf and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x4412ff and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f310e27; op2val:0x3d0dbfdf; op3val:0x7cc412ff; valaddr_reg:x16; val_offset:1740; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1740, x17, x15, 1176, x18)

inst_656:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3983ab and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6439df and fs3 == 0 and fe3 == 0xfd and fm3 == 0x256335 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3983ab; op2val:0x3ee439df; op3val:0x7ea56335; valaddr_reg:x16; val_offset:1752; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1752, x17, x15, 1184, x18)

inst_657:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3983ab and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6439df and fs3 == 0 and fe3 == 0xfd and fm3 == 0x256335 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3983ab; op2val:0x3ee439df; op3val:0x7ea56335; valaddr_reg:x16; val_offset:1764; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1764, x17, x15, 1192, x18)

inst_658:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3983ab and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6439df and fs3 == 0 and fe3 == 0xfd and fm3 == 0x256335 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3983ab; op2val:0x3ee439df; op3val:0x7ea56335; valaddr_reg:x16; val_offset:1776; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1776, x17, x15, 1200, x18)

inst_659:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3983ab and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6439df and fs3 == 0 and fe3 == 0xfd and fm3 == 0x256335 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3983ab; op2val:0x3ee439df; op3val:0x7ea56335; valaddr_reg:x16; val_offset:1788; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1788, x17, x15, 1208, x18)

inst_660:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3983ab and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6439df and fs3 == 0 and fe3 == 0xfd and fm3 == 0x256335 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3983ab; op2val:0x3ee439df; op3val:0x7ea56335; valaddr_reg:x16; val_offset:1800; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1800, x17, x15, 1216, x18)

inst_661:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24c049 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x26f4cf and fs3 == 0 and fe3 == 0xfc and fm3 == 0x56e479 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24c049; op2val:0x3ea6f4cf; op3val:0x7e56e479; valaddr_reg:x16; val_offset:1812; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1812, x17, x15, 1224, x18)

inst_662:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24c049 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x26f4cf and fs3 == 0 and fe3 == 0xfc and fm3 == 0x56e479 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24c049; op2val:0x3ea6f4cf; op3val:0x7e56e479; valaddr_reg:x16; val_offset:1824; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1824, x17, x15, 1232, x18)

inst_663:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24c049 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x26f4cf and fs3 == 0 and fe3 == 0xfc and fm3 == 0x56e479 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24c049; op2val:0x3ea6f4cf; op3val:0x7e56e479; valaddr_reg:x16; val_offset:1836; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1836, x17, x15, 1240, x18)

inst_664:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24c049 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x26f4cf and fs3 == 0 and fe3 == 0xfc and fm3 == 0x56e479 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24c049; op2val:0x3ea6f4cf; op3val:0x7e56e479; valaddr_reg:x16; val_offset:1848; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1848, x17, x15, 1248, x18)

inst_665:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24c049 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x26f4cf and fs3 == 0 and fe3 == 0xfc and fm3 == 0x56e479 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24c049; op2val:0x3ea6f4cf; op3val:0x7e56e479; valaddr_reg:x16; val_offset:1860; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1860, x17, x15, 1256, x18)

inst_666:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x346ab9 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x366217 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x008901 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f346ab9; op2val:0x3db66217; op3val:0x7d808901; valaddr_reg:x16; val_offset:1872; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1872, x17, x15, 1264, x18)

inst_667:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x346ab9 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x366217 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x008901 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f346ab9; op2val:0x3db66217; op3val:0x7d808901; valaddr_reg:x16; val_offset:1884; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1884, x17, x15, 1272, x18)

inst_668:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x346ab9 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x366217 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x008901 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f346ab9; op2val:0x3db66217; op3val:0x7d808901; valaddr_reg:x16; val_offset:1896; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1896, x17, x15, 1280, x18)

inst_669:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x346ab9 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x366217 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x008901 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f346ab9; op2val:0x3db66217; op3val:0x7d808901; valaddr_reg:x16; val_offset:1908; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1908, x17, x15, 1288, x18)

inst_670:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x346ab9 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x366217 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x008901 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f346ab9; op2val:0x3db66217; op3val:0x7d808901; valaddr_reg:x16; val_offset:1920; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1920, x17, x15, 1296, x18)

inst_671:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3bca6f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x15c04d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5bb3c7 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3bca6f; op2val:0x3e95c04d; op3val:0x7e5bb3c7; valaddr_reg:x16; val_offset:1932; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1932, x17, x15, 1304, x18)

inst_672:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3bca6f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x15c04d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5bb3c7 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3bca6f; op2val:0x3e95c04d; op3val:0x7e5bb3c7; valaddr_reg:x16; val_offset:1944; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1944, x17, x15, 1312, x18)

inst_673:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3bca6f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x15c04d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5bb3c7 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3bca6f; op2val:0x3e95c04d; op3val:0x7e5bb3c7; valaddr_reg:x16; val_offset:1956; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1956, x17, x15, 1320, x18)

inst_674:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3bca6f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x15c04d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5bb3c7 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3bca6f; op2val:0x3e95c04d; op3val:0x7e5bb3c7; valaddr_reg:x16; val_offset:1968; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1968, x17, x15, 1328, x18)

inst_675:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3bca6f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x15c04d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5bb3c7 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3bca6f; op2val:0x3e95c04d; op3val:0x7e5bb3c7; valaddr_reg:x16; val_offset:1980; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1980, x17, x15, 1336, x18)

inst_676:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x43983d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x491608 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19a35e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d43983d; op2val:0x41491608; op3val:0x7f19a35e; valaddr_reg:x16; val_offset:1992; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1992, x17, x15, 1344, x18)

inst_677:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x43983d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x491608 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19a35e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d43983d; op2val:0x41491608; op3val:0x7f19a35e; valaddr_reg:x16; val_offset:2004; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 2004, x17, x15, 1352, x18)

inst_678:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x43983d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x491608 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19a35e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d43983d; op2val:0x41491608; op3val:0x7f19a35e; valaddr_reg:x16; val_offset:2016; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 2016, x17, x15, 1360, x18)

inst_679:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x43983d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x491608 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19a35e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d43983d; op2val:0x41491608; op3val:0x7f19a35e; valaddr_reg:x16; val_offset:2028; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 2028, x17, x15, 1368, x18)
addi x16,x16,2040

inst_680:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x43983d and fs2 == 0 and fe2 == 0x82 and fm2 == 0x491608 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19a35e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d43983d; op2val:0x41491608; op3val:0x7f19a35e; valaddr_reg:x16; val_offset:0; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 0, x17, x15, 1376, x18)

inst_681:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5447d6 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x24f81b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x08cbc1 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e5447d6; op2val:0x4024f81b; op3val:0x7f08cbc1; valaddr_reg:x16; val_offset:12; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 12, x17, x15, 1384, x18)

inst_682:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5447d6 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x24f81b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x08cbc1 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e5447d6; op2val:0x4024f81b; op3val:0x7f08cbc1; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 24, x17, x15, 1392, x18)

inst_683:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5447d6 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x24f81b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x08cbc1 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e5447d6; op2val:0x4024f81b; op3val:0x7f08cbc1; valaddr_reg:x16; val_offset:36; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 36, x17, x15, 1400, x18)

inst_684:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5447d6 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x24f81b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x08cbc1 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e5447d6; op2val:0x4024f81b; op3val:0x7f08cbc1; valaddr_reg:x16; val_offset:48; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 48, x17, x15, 1408, x18)

inst_685:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5447d6 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x24f81b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x08cbc1 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e5447d6; op2val:0x4024f81b; op3val:0x7f08cbc1; valaddr_reg:x16; val_offset:60; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 60, x17, x15, 1416, x18)

inst_686:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1578bb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x130440 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2bad9e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1578bb; op2val:0x3f130440; op3val:0x7eabad9e; valaddr_reg:x16; val_offset:72; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 72, x17, x15, 1424, x18)

inst_687:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1578bb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x130440 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2bad9e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1578bb; op2val:0x3f130440; op3val:0x7eabad9e; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 84, x17, x15, 1432, x18)

inst_688:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1578bb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x130440 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2bad9e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1578bb; op2val:0x3f130440; op3val:0x7eabad9e; valaddr_reg:x16; val_offset:96; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 96, x17, x15, 1440, x18)

inst_689:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1578bb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x130440 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2bad9e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1578bb; op2val:0x3f130440; op3val:0x7eabad9e; valaddr_reg:x16; val_offset:108; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 108, x17, x15, 1448, x18)

inst_690:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1578bb and fs2 == 0 and fe2 == 0x7e and fm2 == 0x130440 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2bad9e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1578bb; op2val:0x3f130440; op3val:0x7eabad9e; valaddr_reg:x16; val_offset:120; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 120, x17, x15, 1456, x18)

inst_691:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2e7c12 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7864d3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x294ceb and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2e7c12; op2val:0x3ef864d3; op3val:0x7ea94ceb; valaddr_reg:x16; val_offset:132; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 132, x17, x15, 1464, x18)

inst_692:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2e7c12 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7864d3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x294ceb and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2e7c12; op2val:0x3ef864d3; op3val:0x7ea94ceb; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 144, x17, x15, 1472, x18)

inst_693:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2e7c12 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7864d3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x294ceb and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2e7c12; op2val:0x3ef864d3; op3val:0x7ea94ceb; valaddr_reg:x16; val_offset:156; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 156, x17, x15, 1480, x18)

inst_694:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2e7c12 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7864d3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x294ceb and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2e7c12; op2val:0x3ef864d3; op3val:0x7ea94ceb; valaddr_reg:x16; val_offset:168; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 168, x17, x15, 1488, x18)

inst_695:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2e7c12 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7864d3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x294ceb and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2e7c12; op2val:0x3ef864d3; op3val:0x7ea94ceb; valaddr_reg:x16; val_offset:180; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 180, x17, x15, 1496, x18)

inst_696:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x528ae7 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5c3da9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x352215 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd28ae7; op2val:0x40dc3da9; op3val:0x7f352215; valaddr_reg:x16; val_offset:192; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 192, x17, x15, 1504, x18)

inst_697:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x528ae7 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5c3da9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x352215 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd28ae7; op2val:0x40dc3da9; op3val:0x7f352215; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 204, x17, x15, 1512, x18)

inst_698:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x528ae7 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5c3da9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x352215 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd28ae7; op2val:0x40dc3da9; op3val:0x7f352215; valaddr_reg:x16; val_offset:216; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 216, x17, x15, 1520, x18)

inst_699:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x528ae7 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5c3da9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x352215 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd28ae7; op2val:0x40dc3da9; op3val:0x7f352215; valaddr_reg:x16; val_offset:228; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 228, x17, x15, 1528, x18)

inst_700:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x528ae7 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5c3da9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x352215 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dd28ae7; op2val:0x40dc3da9; op3val:0x7f352215; valaddr_reg:x16; val_offset:240; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 240, x17, x15, 1536, x18)

inst_701:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0535ac and fs2 == 0 and fe2 == 0x7f and fm2 == 0x11fe69 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x17ef92 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0535ac; op2val:0x3f91fe69; op3val:0x7f17ef92; valaddr_reg:x16; val_offset:252; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 252, x17, x15, 1544, x18)

inst_702:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0535ac and fs2 == 0 and fe2 == 0x7f and fm2 == 0x11fe69 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x17ef92 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0535ac; op2val:0x3f91fe69; op3val:0x7f17ef92; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 264, x17, x15, 1552, x18)

inst_703:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0535ac and fs2 == 0 and fe2 == 0x7f and fm2 == 0x11fe69 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x17ef92 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0535ac; op2val:0x3f91fe69; op3val:0x7f17ef92; valaddr_reg:x16; val_offset:276; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 276, x17, x15, 1560, x18)

inst_704:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0535ac and fs2 == 0 and fe2 == 0x7f and fm2 == 0x11fe69 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x17ef92 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0535ac; op2val:0x3f91fe69; op3val:0x7f17ef92; valaddr_reg:x16; val_offset:288; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 288, x17, x15, 1568, x18)

inst_705:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0535ac and fs2 == 0 and fe2 == 0x7f and fm2 == 0x11fe69 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x17ef92 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0535ac; op2val:0x3f91fe69; op3val:0x7f17ef92; valaddr_reg:x16; val_offset:300; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 300, x17, x15, 1576, x18)

inst_706:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b8337 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x018782 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2d8fd1 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2b8337; op2val:0x3f018782; op3val:0x7ead8fd1; valaddr_reg:x16; val_offset:312; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 312, x17, x15, 1584, x18)

inst_707:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b8337 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x018782 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2d8fd1 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2b8337; op2val:0x3f018782; op3val:0x7ead8fd1; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 324, x17, x15, 1592, x18)

inst_708:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b8337 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x018782 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2d8fd1 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2b8337; op2val:0x3f018782; op3val:0x7ead8fd1; valaddr_reg:x16; val_offset:336; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 336, x17, x15, 1600, x18)

inst_709:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b8337 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x018782 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2d8fd1 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2b8337; op2val:0x3f018782; op3val:0x7ead8fd1; valaddr_reg:x16; val_offset:348; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 348, x17, x15, 1608, x18)

inst_710:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b8337 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x018782 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2d8fd1 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2b8337; op2val:0x3f018782; op3val:0x7ead8fd1; valaddr_reg:x16; val_offset:360; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 360, x17, x15, 1616, x18)

inst_711:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efd0c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7ef82d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2e48b6 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2efd0c; op2val:0x3f7ef82d; op3val:0x7f2e48b6; valaddr_reg:x16; val_offset:372; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 372, x17, x15, 1624, x18)

inst_712:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efd0c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7ef82d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2e48b6 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2efd0c; op2val:0x3f7ef82d; op3val:0x7f2e48b6; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 1632, x18)

inst_713:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efd0c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7ef82d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2e48b6 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2efd0c; op2val:0x3f7ef82d; op3val:0x7f2e48b6; valaddr_reg:x16; val_offset:396; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 396, x17, x15, 1640, x18)

inst_714:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efd0c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7ef82d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2e48b6 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2efd0c; op2val:0x3f7ef82d; op3val:0x7f2e48b6; valaddr_reg:x16; val_offset:408; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 408, x17, x15, 1648, x18)

inst_715:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2efd0c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7ef82d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2e48b6 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2efd0c; op2val:0x3f7ef82d; op3val:0x7f2e48b6; valaddr_reg:x16; val_offset:420; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 420, x17, x15, 1656, x18)

inst_716:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0052ab and fs2 == 0 and fe2 == 0x81 and fm2 == 0x6cc2eb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6d5bd5 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8052ab; op2val:0x40ecc2eb; op3val:0x7eed5bd5; valaddr_reg:x16; val_offset:432; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 432, x17, x15, 1664, x18)

inst_717:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0052ab and fs2 == 0 and fe2 == 0x81 and fm2 == 0x6cc2eb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6d5bd5 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8052ab; op2val:0x40ecc2eb; op3val:0x7eed5bd5; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 1672, x18)

inst_718:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0052ab and fs2 == 0 and fe2 == 0x81 and fm2 == 0x6cc2eb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6d5bd5 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8052ab; op2val:0x40ecc2eb; op3val:0x7eed5bd5; valaddr_reg:x16; val_offset:456; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 456, x17, x15, 1680, x18)

inst_719:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0052ab and fs2 == 0 and fe2 == 0x81 and fm2 == 0x6cc2eb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6d5bd5 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8052ab; op2val:0x40ecc2eb; op3val:0x7eed5bd5; valaddr_reg:x16; val_offset:468; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 468, x17, x15, 1688, x18)

inst_720:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0052ab and fs2 == 0 and fe2 == 0x81 and fm2 == 0x6cc2eb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6d5bd5 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8052ab; op2val:0x40ecc2eb; op3val:0x7eed5bd5; valaddr_reg:x16; val_offset:480; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 480, x17, x15, 1696, x18)

inst_721:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x431508 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x51cb43 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fdf11 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc31508; op2val:0x40d1cb43; op3val:0x7f1fdf11; valaddr_reg:x16; val_offset:492; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 492, x17, x15, 1704, x18)

inst_722:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x431508 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x51cb43 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fdf11 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc31508; op2val:0x40d1cb43; op3val:0x7f1fdf11; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 1712, x18)

inst_723:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x431508 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x51cb43 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fdf11 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc31508; op2val:0x40d1cb43; op3val:0x7f1fdf11; valaddr_reg:x16; val_offset:516; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 516, x17, x15, 1720, x18)

inst_724:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x431508 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x51cb43 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fdf11 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc31508; op2val:0x40d1cb43; op3val:0x7f1fdf11; valaddr_reg:x16; val_offset:528; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 528, x17, x15, 1728, x18)

inst_725:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x431508 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x51cb43 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fdf11 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc31508; op2val:0x40d1cb43; op3val:0x7f1fdf11; valaddr_reg:x16; val_offset:540; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 540, x17, x15, 1736, x18)

inst_726:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x719c9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0eaeb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06a9c2 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef19c9d; op2val:0x3f8eaeb4; op3val:0x7f06a9c2; valaddr_reg:x16; val_offset:552; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 552, x17, x15, 1744, x18)

inst_727:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x719c9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0eaeb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06a9c2 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef19c9d; op2val:0x3f8eaeb4; op3val:0x7f06a9c2; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 1752, x18)

inst_728:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x719c9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0eaeb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06a9c2 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef19c9d; op2val:0x3f8eaeb4; op3val:0x7f06a9c2; valaddr_reg:x16; val_offset:576; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 576, x17, x15, 1760, x18)

inst_729:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x719c9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0eaeb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06a9c2 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef19c9d; op2val:0x3f8eaeb4; op3val:0x7f06a9c2; valaddr_reg:x16; val_offset:588; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 588, x17, x15, 1768, x18)

inst_730:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x719c9d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0eaeb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06a9c2 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef19c9d; op2val:0x3f8eaeb4; op3val:0x7f06a9c2; valaddr_reg:x16; val_offset:600; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 600, x17, x15, 1776, x18)

inst_731:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ae90 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x78da00 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2cb86b and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb1ae90; op2val:0x3ff8da00; op3val:0x7f2cb86b; valaddr_reg:x16; val_offset:612; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 612, x17, x15, 1784, x18)

inst_732:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ae90 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x78da00 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2cb86b and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb1ae90; op2val:0x3ff8da00; op3val:0x7f2cb86b; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 1792, x18)

inst_733:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ae90 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x78da00 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2cb86b and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb1ae90; op2val:0x3ff8da00; op3val:0x7f2cb86b; valaddr_reg:x16; val_offset:636; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 636, x17, x15, 1800, x18)

inst_734:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ae90 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x78da00 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2cb86b and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb1ae90; op2val:0x3ff8da00; op3val:0x7f2cb86b; valaddr_reg:x16; val_offset:648; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 648, x17, x15, 1808, x18)

inst_735:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ae90 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x78da00 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2cb86b and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb1ae90; op2val:0x3ff8da00; op3val:0x7f2cb86b; valaddr_reg:x16; val_offset:660; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 660, x17, x15, 1816, x18)

inst_736:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x21f156 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x43f0a5 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x77e620 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da1f156; op2val:0x40c3f0a5; op3val:0x7ef7e620; valaddr_reg:x16; val_offset:672; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 672, x17, x15, 1824, x18)

inst_737:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x21f156 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x43f0a5 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x77e620 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da1f156; op2val:0x40c3f0a5; op3val:0x7ef7e620; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 1832, x18)

inst_738:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x21f156 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x43f0a5 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x77e620 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da1f156; op2val:0x40c3f0a5; op3val:0x7ef7e620; valaddr_reg:x16; val_offset:696; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 696, x17, x15, 1840, x18)

inst_739:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x21f156 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x43f0a5 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x77e620 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da1f156; op2val:0x40c3f0a5; op3val:0x7ef7e620; valaddr_reg:x16; val_offset:708; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 708, x17, x15, 1848, x18)

inst_740:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x21f156 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x43f0a5 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x77e620 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da1f156; op2val:0x40c3f0a5; op3val:0x7ef7e620; valaddr_reg:x16; val_offset:720; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 720, x17, x15, 1856, x18)

inst_741:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7127a3 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1eb06b and fs3 == 0 and fe3 == 0xfb and fm3 == 0x157ca7 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef127a3; op2val:0x3e1eb06b; op3val:0x7d957ca7; valaddr_reg:x16; val_offset:732; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 732, x17, x15, 1864, x18)

inst_742:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7127a3 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1eb06b and fs3 == 0 and fe3 == 0xfb and fm3 == 0x157ca7 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef127a3; op2val:0x3e1eb06b; op3val:0x7d957ca7; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 1872, x18)

inst_743:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7127a3 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1eb06b and fs3 == 0 and fe3 == 0xfb and fm3 == 0x157ca7 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef127a3; op2val:0x3e1eb06b; op3val:0x7d957ca7; valaddr_reg:x16; val_offset:756; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 756, x17, x15, 1880, x18)

inst_744:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7127a3 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1eb06b and fs3 == 0 and fe3 == 0xfb and fm3 == 0x157ca7 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef127a3; op2val:0x3e1eb06b; op3val:0x7d957ca7; valaddr_reg:x16; val_offset:768; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 768, x17, x15, 1888, x18)

inst_745:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7127a3 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1eb06b and fs3 == 0 and fe3 == 0xfb and fm3 == 0x157ca7 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef127a3; op2val:0x3e1eb06b; op3val:0x7d957ca7; valaddr_reg:x16; val_offset:780; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 780, x17, x15, 1896, x18)

inst_746:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x68ed41 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x738f77 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5d9bbd and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee8ed41; op2val:0x3e738f77; op3val:0x7ddd9bbd; valaddr_reg:x16; val_offset:792; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 792, x17, x15, 1904, x18)

inst_747:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x68ed41 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x738f77 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5d9bbd and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee8ed41; op2val:0x3e738f77; op3val:0x7ddd9bbd; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 1912, x18)

inst_748:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x68ed41 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x738f77 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5d9bbd and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee8ed41; op2val:0x3e738f77; op3val:0x7ddd9bbd; valaddr_reg:x16; val_offset:816; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 816, x17, x15, 1920, x18)

inst_749:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x68ed41 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x738f77 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5d9bbd and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee8ed41; op2val:0x3e738f77; op3val:0x7ddd9bbd; valaddr_reg:x16; val_offset:828; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 828, x17, x15, 1928, x18)

inst_750:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x68ed41 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x738f77 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5d9bbd and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee8ed41; op2val:0x3e738f77; op3val:0x7ddd9bbd; valaddr_reg:x16; val_offset:840; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 840, x17, x15, 1936, x18)

inst_751:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5ea80c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0a19f7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x703a58 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ddea80c; op2val:0x408a19f7; op3val:0x7ef03a58; valaddr_reg:x16; val_offset:852; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 852, x17, x15, 1944, x18)

inst_752:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5ea80c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0a19f7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x703a58 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ddea80c; op2val:0x408a19f7; op3val:0x7ef03a58; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 1952, x18)

inst_753:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5ea80c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0a19f7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x703a58 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ddea80c; op2val:0x408a19f7; op3val:0x7ef03a58; valaddr_reg:x16; val_offset:876; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 876, x17, x15, 1960, x18)

inst_754:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5ea80c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0a19f7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x703a58 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ddea80c; op2val:0x408a19f7; op3val:0x7ef03a58; valaddr_reg:x16; val_offset:888; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 888, x17, x15, 1968, x18)

inst_755:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5ea80c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0a19f7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x703a58 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ddea80c; op2val:0x408a19f7; op3val:0x7ef03a58; valaddr_reg:x16; val_offset:900; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 900, x17, x15, 1976, x18)

inst_756:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19d68e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x674db3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0aff4b and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d99d68e; op2val:0x40674db3; op3val:0x7e8aff4b; valaddr_reg:x16; val_offset:912; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 912, x17, x15, 1984, x18)

inst_757:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19d68e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x674db3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0aff4b and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d99d68e; op2val:0x40674db3; op3val:0x7e8aff4b; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 1992, x18)

inst_758:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19d68e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x674db3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0aff4b and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d99d68e; op2val:0x40674db3; op3val:0x7e8aff4b; valaddr_reg:x16; val_offset:936; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 936, x17, x15, 2000, x18)

inst_759:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19d68e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x674db3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0aff4b and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d99d68e; op2val:0x40674db3; op3val:0x7e8aff4b; valaddr_reg:x16; val_offset:948; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 948, x17, x15, 2008, x18)

inst_760:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19d68e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x674db3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0aff4b and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d99d68e; op2val:0x40674db3; op3val:0x7e8aff4b; valaddr_reg:x16; val_offset:960; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 960, x17, x15, 2016, x18)

inst_761:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3ccf7c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7421c1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x340ea8 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebccf7c; op2val:0x3f7421c1; op3val:0x7eb40ea8; valaddr_reg:x16; val_offset:972; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 972, x17, x15, 2024, x18)
RVTEST_SIGBASE(x15,signature_x15_4)

inst_762:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3ccf7c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7421c1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x340ea8 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebccf7c; op2val:0x3f7421c1; op3val:0x7eb40ea8; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 0, x18)

inst_763:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3ccf7c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7421c1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x340ea8 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebccf7c; op2val:0x3f7421c1; op3val:0x7eb40ea8; valaddr_reg:x16; val_offset:996; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 996, x17, x15, 8, x18)

inst_764:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3ccf7c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7421c1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x340ea8 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebccf7c; op2val:0x3f7421c1; op3val:0x7eb40ea8; valaddr_reg:x16; val_offset:1008; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1008, x17, x15, 16, x18)

inst_765:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3ccf7c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7421c1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x340ea8 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebccf7c; op2val:0x3f7421c1; op3val:0x7eb40ea8; valaddr_reg:x16; val_offset:1020; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1020, x17, x15, 24, x18)

inst_766:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16332e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x051bd2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1c31d4 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16332e; op2val:0x3f851bd2; op3val:0x7f1c31d4; valaddr_reg:x16; val_offset:1032; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1032, x17, x15, 32, x18)

inst_767:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16332e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x051bd2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1c31d4 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16332e; op2val:0x3f851bd2; op3val:0x7f1c31d4; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 40, x18)

inst_768:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16332e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x051bd2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1c31d4 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16332e; op2val:0x3f851bd2; op3val:0x7f1c31d4; valaddr_reg:x16; val_offset:1056; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1056, x17, x15, 48, x18)

inst_769:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16332e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x051bd2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1c31d4 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16332e; op2val:0x3f851bd2; op3val:0x7f1c31d4; valaddr_reg:x16; val_offset:1068; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1068, x17, x15, 56, x18)

inst_770:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16332e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x051bd2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1c31d4 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f16332e; op2val:0x3f851bd2; op3val:0x7f1c31d4; valaddr_reg:x16; val_offset:1080; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1080, x17, x15, 64, x18)

inst_771:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b8edc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x302841 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x221741 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eeb8edc; op2val:0x3f302841; op3val:0x7ea21741; valaddr_reg:x16; val_offset:1092; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1092, x17, x15, 72, x18)

inst_772:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b8edc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x302841 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x221741 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eeb8edc; op2val:0x3f302841; op3val:0x7ea21741; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 80, x18)

inst_773:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b8edc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x302841 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x221741 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eeb8edc; op2val:0x3f302841; op3val:0x7ea21741; valaddr_reg:x16; val_offset:1116; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1116, x17, x15, 88, x18)

inst_774:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b8edc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x302841 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x221741 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eeb8edc; op2val:0x3f302841; op3val:0x7ea21741; valaddr_reg:x16; val_offset:1128; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1128, x17, x15, 96, x18)

inst_775:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b8edc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x302841 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x221741 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eeb8edc; op2val:0x3f302841; op3val:0x7ea21741; valaddr_reg:x16; val_offset:1140; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1140, x17, x15, 104, x18)

inst_776:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13f0eb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1d617d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35e62e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e13f0eb; op2val:0x409d617d; op3val:0x7f35e62e; valaddr_reg:x16; val_offset:1152; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1152, x17, x15, 112, x18)

inst_777:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13f0eb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1d617d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35e62e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e13f0eb; op2val:0x409d617d; op3val:0x7f35e62e; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 120, x18)

inst_778:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13f0eb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1d617d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35e62e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e13f0eb; op2val:0x409d617d; op3val:0x7f35e62e; valaddr_reg:x16; val_offset:1176; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1176, x17, x15, 128, x18)

inst_779:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13f0eb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1d617d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35e62e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e13f0eb; op2val:0x409d617d; op3val:0x7f35e62e; valaddr_reg:x16; val_offset:1188; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1188, x17, x15, 136, x18)

inst_780:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13f0eb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1d617d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35e62e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e13f0eb; op2val:0x409d617d; op3val:0x7f35e62e; valaddr_reg:x16; val_offset:1200; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1200, x17, x15, 144, x18)

inst_781:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ded1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x156e92 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3f4eee and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f23ded1; op2val:0x3d956e92; op3val:0x7d3f4eee; valaddr_reg:x16; val_offset:1212; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1212, x17, x15, 152, x18)

inst_782:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ded1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x156e92 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3f4eee and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f23ded1; op2val:0x3d956e92; op3val:0x7d3f4eee; valaddr_reg:x16; val_offset:1224; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1224, x17, x15, 160, x18)

inst_783:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ded1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x156e92 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3f4eee and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f23ded1; op2val:0x3d956e92; op3val:0x7d3f4eee; valaddr_reg:x16; val_offset:1236; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1236, x17, x15, 168, x18)

inst_784:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ded1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x156e92 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3f4eee and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f23ded1; op2val:0x3d956e92; op3val:0x7d3f4eee; valaddr_reg:x16; val_offset:1248; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1248, x17, x15, 176, x18)

inst_785:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23ded1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x156e92 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x3f4eee and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f23ded1; op2val:0x3d956e92; op3val:0x7d3f4eee; valaddr_reg:x16; val_offset:1260; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1260, x17, x15, 184, x18)

inst_786:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0b0329 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x25e82c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x342e39 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8b0329; op2val:0x4025e82c; op3val:0x7f342e39; valaddr_reg:x16; val_offset:1272; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1272, x17, x15, 192, x18)

inst_787:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0b0329 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x25e82c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x342e39 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8b0329; op2val:0x4025e82c; op3val:0x7f342e39; valaddr_reg:x16; val_offset:1284; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1284, x17, x15, 200, x18)

inst_788:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0b0329 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x25e82c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x342e39 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8b0329; op2val:0x4025e82c; op3val:0x7f342e39; valaddr_reg:x16; val_offset:1296; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1296, x17, x15, 208, x18)

inst_789:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0b0329 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x25e82c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x342e39 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8b0329; op2val:0x4025e82c; op3val:0x7f342e39; valaddr_reg:x16; val_offset:1308; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1308, x17, x15, 216, x18)

inst_790:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0b0329 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x25e82c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x342e39 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8b0329; op2val:0x4025e82c; op3val:0x7f342e39; valaddr_reg:x16; val_offset:1320; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1320, x17, x15, 224, x18)

inst_791:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c3fe4 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4d0748 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x09f410 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dac3fe4; op2val:0x40cd0748; op3val:0x7f09f410; valaddr_reg:x16; val_offset:1332; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1332, x17, x15, 232, x18)

inst_792:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c3fe4 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4d0748 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x09f410 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dac3fe4; op2val:0x40cd0748; op3val:0x7f09f410; valaddr_reg:x16; val_offset:1344; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1344, x17, x15, 240, x18)

inst_793:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c3fe4 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4d0748 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x09f410 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dac3fe4; op2val:0x40cd0748; op3val:0x7f09f410; valaddr_reg:x16; val_offset:1356; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1356, x17, x15, 248, x18)

inst_794:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c3fe4 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4d0748 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x09f410 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dac3fe4; op2val:0x40cd0748; op3val:0x7f09f410; valaddr_reg:x16; val_offset:1368; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1368, x17, x15, 256, x18)

inst_795:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2c3fe4 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4d0748 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x09f410 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dac3fe4; op2val:0x40cd0748; op3val:0x7f09f410; valaddr_reg:x16; val_offset:1380; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1380, x17, x15, 264, x18)

inst_796:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x39031d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x4d83ab and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1486a7 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cb9031d; op2val:0x41cd83ab; op3val:0x7f1486a7; valaddr_reg:x16; val_offset:1392; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1392, x17, x15, 272, x18)

inst_797:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x39031d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x4d83ab and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1486a7 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cb9031d; op2val:0x41cd83ab; op3val:0x7f1486a7; valaddr_reg:x16; val_offset:1404; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1404, x17, x15, 280, x18)

inst_798:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x39031d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x4d83ab and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1486a7 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cb9031d; op2val:0x41cd83ab; op3val:0x7f1486a7; valaddr_reg:x16; val_offset:1416; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1416, x17, x15, 288, x18)

inst_799:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x39031d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x4d83ab and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1486a7 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cb9031d; op2val:0x41cd83ab; op3val:0x7f1486a7; valaddr_reg:x16; val_offset:1428; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1428, x17, x15, 296, x18)

inst_800:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x39031d and fs2 == 0 and fe2 == 0x83 and fm2 == 0x4d83ab and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1486a7 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cb9031d; op2val:0x41cd83ab; op3val:0x7f1486a7; valaddr_reg:x16; val_offset:1440; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1440, x17, x15, 304, x18)

inst_801:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2c8d9d and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0221ad and fs3 == 0 and fe3 == 0xfa and fm3 == 0x2f6d3b and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eac8d9d; op2val:0x3e0221ad; op3val:0x7d2f6d3b; valaddr_reg:x16; val_offset:1452; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1452, x17, x15, 312, x18)

inst_802:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2c8d9d and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0221ad and fs3 == 0 and fe3 == 0xfa and fm3 == 0x2f6d3b and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eac8d9d; op2val:0x3e0221ad; op3val:0x7d2f6d3b; valaddr_reg:x16; val_offset:1464; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1464, x17, x15, 320, x18)

inst_803:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2c8d9d and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0221ad and fs3 == 0 and fe3 == 0xfa and fm3 == 0x2f6d3b and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eac8d9d; op2val:0x3e0221ad; op3val:0x7d2f6d3b; valaddr_reg:x16; val_offset:1476; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1476, x17, x15, 328, x18)

inst_804:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2c8d9d and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0221ad and fs3 == 0 and fe3 == 0xfa and fm3 == 0x2f6d3b and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eac8d9d; op2val:0x3e0221ad; op3val:0x7d2f6d3b; valaddr_reg:x16; val_offset:1488; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1488, x17, x15, 336, x18)

inst_805:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2c8d9d and fs2 == 0 and fe2 == 0x7c and fm2 == 0x0221ad and fs3 == 0 and fe3 == 0xfa and fm3 == 0x2f6d3b and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eac8d9d; op2val:0x3e0221ad; op3val:0x7d2f6d3b; valaddr_reg:x16; val_offset:1500; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1500, x17, x15, 344, x18)

inst_806:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f5397 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x2e726c and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x182ea3 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e5f5397; op2val:0x3cae726c; op3val:0x7b982ea3; valaddr_reg:x16; val_offset:1512; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1512, x17, x15, 352, x18)

inst_807:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f5397 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x2e726c and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x182ea3 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e5f5397; op2val:0x3cae726c; op3val:0x7b982ea3; valaddr_reg:x16; val_offset:1524; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1524, x17, x15, 360, x18)

inst_808:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f5397 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x2e726c and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x182ea3 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e5f5397; op2val:0x3cae726c; op3val:0x7b982ea3; valaddr_reg:x16; val_offset:1536; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1536, x17, x15, 368, x18)

inst_809:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f5397 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x2e726c and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x182ea3 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e5f5397; op2val:0x3cae726c; op3val:0x7b982ea3; valaddr_reg:x16; val_offset:1548; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1548, x17, x15, 376, x18)

inst_810:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f5397 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x2e726c and fs3 == 0 and fe3 == 0xf7 and fm3 == 0x182ea3 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e5f5397; op2val:0x3cae726c; op3val:0x7b982ea3; valaddr_reg:x16; val_offset:1560; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1560, x17, x15, 384, x18)

inst_811:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18571c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1718df and fs3 == 0 and fe3 == 0xfe and fm3 == 0x33d45e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f18571c; op2val:0x3f9718df; op3val:0x7f33d45e; valaddr_reg:x16; val_offset:1572; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1572, x17, x15, 392, x18)

inst_812:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18571c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1718df and fs3 == 0 and fe3 == 0xfe and fm3 == 0x33d45e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f18571c; op2val:0x3f9718df; op3val:0x7f33d45e; valaddr_reg:x16; val_offset:1584; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1584, x17, x15, 400, x18)

inst_813:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18571c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1718df and fs3 == 0 and fe3 == 0xfe and fm3 == 0x33d45e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f18571c; op2val:0x3f9718df; op3val:0x7f33d45e; valaddr_reg:x16; val_offset:1596; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1596, x17, x15, 408, x18)

inst_814:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18571c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1718df and fs3 == 0 and fe3 == 0xfe and fm3 == 0x33d45e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f18571c; op2val:0x3f9718df; op3val:0x7f33d45e; valaddr_reg:x16; val_offset:1608; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1608, x17, x15, 416, x18)

inst_815:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18571c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1718df and fs3 == 0 and fe3 == 0xfe and fm3 == 0x33d45e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f18571c; op2val:0x3f9718df; op3val:0x7f33d45e; valaddr_reg:x16; val_offset:1620; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1620, x17, x15, 424, x18)

inst_816:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18f0ab and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1cd557 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3b643a and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98f0ab; op2val:0x3f9cd557; op3val:0x7ebb643a; valaddr_reg:x16; val_offset:1632; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1632, x17, x15, 432, x18)

inst_817:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18f0ab and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1cd557 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3b643a and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98f0ab; op2val:0x3f9cd557; op3val:0x7ebb643a; valaddr_reg:x16; val_offset:1644; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1644, x17, x15, 440, x18)

inst_818:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18f0ab and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1cd557 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3b643a and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98f0ab; op2val:0x3f9cd557; op3val:0x7ebb643a; valaddr_reg:x16; val_offset:1656; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1656, x17, x15, 448, x18)

inst_819:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18f0ab and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1cd557 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3b643a and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98f0ab; op2val:0x3f9cd557; op3val:0x7ebb643a; valaddr_reg:x16; val_offset:1668; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1668, x17, x15, 456, x18)

inst_820:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18f0ab and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1cd557 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3b643a and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98f0ab; op2val:0x3f9cd557; op3val:0x7ebb643a; valaddr_reg:x16; val_offset:1680; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1680, x17, x15, 464, x18)

inst_821:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x679066 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x07e51c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x75d8c6 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee79066; op2val:0x3f07e51c; op3val:0x7e75d8c6; valaddr_reg:x16; val_offset:1692; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1692, x17, x15, 472, x18)

inst_822:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x679066 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x07e51c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x75d8c6 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee79066; op2val:0x3f07e51c; op3val:0x7e75d8c6; valaddr_reg:x16; val_offset:1704; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1704, x17, x15, 480, x18)

inst_823:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x679066 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x07e51c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x75d8c6 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee79066; op2val:0x3f07e51c; op3val:0x7e75d8c6; valaddr_reg:x16; val_offset:1716; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1716, x17, x15, 488, x18)

inst_824:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x679066 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x07e51c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x75d8c6 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee79066; op2val:0x3f07e51c; op3val:0x7e75d8c6; valaddr_reg:x16; val_offset:1728; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1728, x17, x15, 496, x18)

inst_825:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x679066 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x07e51c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x75d8c6 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee79066; op2val:0x3f07e51c; op3val:0x7e75d8c6; valaddr_reg:x16; val_offset:1740; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1740, x17, x15, 504, x18)

inst_826:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x313b25 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5093fc and fs3 == 0 and fe3 == 0xfd and fm3 == 0x106682 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f313b25; op2val:0x3ed093fc; op3val:0x7e906682; valaddr_reg:x16; val_offset:1752; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1752, x17, x15, 512, x18)

inst_827:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x313b25 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5093fc and fs3 == 0 and fe3 == 0xfd and fm3 == 0x106682 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f313b25; op2val:0x3ed093fc; op3val:0x7e906682; valaddr_reg:x16; val_offset:1764; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1764, x17, x15, 520, x18)

inst_828:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x313b25 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5093fc and fs3 == 0 and fe3 == 0xfd and fm3 == 0x106682 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f313b25; op2val:0x3ed093fc; op3val:0x7e906682; valaddr_reg:x16; val_offset:1776; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1776, x17, x15, 528, x18)

inst_829:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x313b25 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5093fc and fs3 == 0 and fe3 == 0xfd and fm3 == 0x106682 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f313b25; op2val:0x3ed093fc; op3val:0x7e906682; valaddr_reg:x16; val_offset:1788; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1788, x17, x15, 536, x18)

inst_830:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x313b25 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5093fc and fs3 == 0 and fe3 == 0xfd and fm3 == 0x106682 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f313b25; op2val:0x3ed093fc; op3val:0x7e906682; valaddr_reg:x16; val_offset:1800; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1800, x17, x15, 544, x18)

inst_831:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d263c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3c7c65 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a6317 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efd263c; op2val:0x3fbc7c65; op3val:0x7f3a6317; valaddr_reg:x16; val_offset:1812; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1812, x17, x15, 552, x18)

inst_832:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d263c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3c7c65 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a6317 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efd263c; op2val:0x3fbc7c65; op3val:0x7f3a6317; valaddr_reg:x16; val_offset:1824; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1824, x17, x15, 560, x18)

inst_833:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d263c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3c7c65 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a6317 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efd263c; op2val:0x3fbc7c65; op3val:0x7f3a6317; valaddr_reg:x16; val_offset:1836; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1836, x17, x15, 568, x18)

inst_834:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d263c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3c7c65 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a6317 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efd263c; op2val:0x3fbc7c65; op3val:0x7f3a6317; valaddr_reg:x16; val_offset:1848; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1848, x17, x15, 576, x18)

inst_835:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d263c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3c7c65 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a6317 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efd263c; op2val:0x3fbc7c65; op3val:0x7f3a6317; valaddr_reg:x16; val_offset:1860; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1860, x17, x15, 584, x18)

inst_836:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a82a0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4dc01c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x785d1b and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a82a0; op2val:0x3ecdc01c; op3val:0x7e785d1b; valaddr_reg:x16; val_offset:1872; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1872, x17, x15, 592, x18)

inst_837:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a82a0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4dc01c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x785d1b and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a82a0; op2val:0x3ecdc01c; op3val:0x7e785d1b; valaddr_reg:x16; val_offset:1884; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1884, x17, x15, 600, x18)

inst_838:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a82a0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4dc01c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x785d1b and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a82a0; op2val:0x3ecdc01c; op3val:0x7e785d1b; valaddr_reg:x16; val_offset:1896; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1896, x17, x15, 608, x18)

inst_839:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a82a0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4dc01c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x785d1b and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a82a0; op2val:0x3ecdc01c; op3val:0x7e785d1b; valaddr_reg:x16; val_offset:1908; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1908, x17, x15, 616, x18)

inst_840:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a82a0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4dc01c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x785d1b and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a82a0; op2val:0x3ecdc01c; op3val:0x7e785d1b; valaddr_reg:x16; val_offset:1920; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1920, x17, x15, 624, x18)

inst_841:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x10f39b and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4f4d9f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6ac1db and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e90f39b; op2val:0x3f4f4d9f; op3val:0x7e6ac1db; valaddr_reg:x16; val_offset:1932; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1932, x17, x15, 632, x18)

inst_842:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x10f39b and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4f4d9f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6ac1db and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e90f39b; op2val:0x3f4f4d9f; op3val:0x7e6ac1db; valaddr_reg:x16; val_offset:1944; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1944, x17, x15, 640, x18)

inst_843:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x10f39b and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4f4d9f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6ac1db and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e90f39b; op2val:0x3f4f4d9f; op3val:0x7e6ac1db; valaddr_reg:x16; val_offset:1956; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1956, x17, x15, 648, x18)

inst_844:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x10f39b and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4f4d9f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6ac1db and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e90f39b; op2val:0x3f4f4d9f; op3val:0x7e6ac1db; valaddr_reg:x16; val_offset:1968; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1968, x17, x15, 656, x18)

inst_845:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x10f39b and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4f4d9f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6ac1db and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e90f39b; op2val:0x3f4f4d9f; op3val:0x7e6ac1db; valaddr_reg:x16; val_offset:1980; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1980, x17, x15, 664, x18)

inst_846:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x37c24b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x182086 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5a656b and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb7c24b; op2val:0x3e982086; op3val:0x7dda656b; valaddr_reg:x16; val_offset:1992; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1992, x17, x15, 672, x18)

inst_847:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x37c24b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x182086 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5a656b and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb7c24b; op2val:0x3e982086; op3val:0x7dda656b; valaddr_reg:x16; val_offset:2004; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 2004, x17, x15, 680, x18)

inst_848:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x37c24b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x182086 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5a656b and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb7c24b; op2val:0x3e982086; op3val:0x7dda656b; valaddr_reg:x16; val_offset:2016; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 2016, x17, x15, 688, x18)

inst_849:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x37c24b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x182086 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5a656b and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb7c24b; op2val:0x3e982086; op3val:0x7dda656b; valaddr_reg:x16; val_offset:2028; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 2028, x17, x15, 696, x18)
addi x16,x16,2040

inst_850:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x37c24b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x182086 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5a656b and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb7c24b; op2val:0x3e982086; op3val:0x7dda656b; valaddr_reg:x16; val_offset:0; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 0, x17, x15, 704, x18)

inst_851:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dc6a7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x62c78f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3649c8 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4dc6a7; op2val:0x3fe2c78f; op3val:0x7eb649c8; valaddr_reg:x16; val_offset:12; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 12, x17, x15, 712, x18)

inst_852:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dc6a7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x62c78f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3649c8 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4dc6a7; op2val:0x3fe2c78f; op3val:0x7eb649c8; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 24, x17, x15, 720, x18)

inst_853:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dc6a7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x62c78f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3649c8 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4dc6a7; op2val:0x3fe2c78f; op3val:0x7eb649c8; valaddr_reg:x16; val_offset:36; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 36, x17, x15, 728, x18)

inst_854:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dc6a7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x62c78f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3649c8 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4dc6a7; op2val:0x3fe2c78f; op3val:0x7eb649c8; valaddr_reg:x16; val_offset:48; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 48, x17, x15, 736, x18)

inst_855:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dc6a7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x62c78f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3649c8 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4dc6a7; op2val:0x3fe2c78f; op3val:0x7eb649c8; valaddr_reg:x16; val_offset:60; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 60, x17, x15, 744, x18)

inst_856:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28d30c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x323b1d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6b1376 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28d30c; op2val:0x3f323b1d; op3val:0x7eeb1376; valaddr_reg:x16; val_offset:72; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 72, x17, x15, 752, x18)

inst_857:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28d30c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x323b1d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6b1376 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28d30c; op2val:0x3f323b1d; op3val:0x7eeb1376; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 84, x17, x15, 760, x18)

inst_858:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28d30c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x323b1d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6b1376 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28d30c; op2val:0x3f323b1d; op3val:0x7eeb1376; valaddr_reg:x16; val_offset:96; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 96, x17, x15, 768, x18)

inst_859:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28d30c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x323b1d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6b1376 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28d30c; op2val:0x3f323b1d; op3val:0x7eeb1376; valaddr_reg:x16; val_offset:108; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 108, x17, x15, 776, x18)

inst_860:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28d30c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x323b1d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6b1376 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28d30c; op2val:0x3f323b1d; op3val:0x7eeb1376; valaddr_reg:x16; val_offset:120; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 120, x17, x15, 784, x18)

inst_861:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x43a885 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e4840 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1da8d4 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e43a885; op2val:0x3fce4840; op3val:0x7e9da8d4; valaddr_reg:x16; val_offset:132; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 132, x17, x15, 792, x18)

inst_862:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x43a885 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e4840 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1da8d4 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e43a885; op2val:0x3fce4840; op3val:0x7e9da8d4; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 144, x17, x15, 800, x18)

inst_863:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x43a885 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e4840 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1da8d4 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e43a885; op2val:0x3fce4840; op3val:0x7e9da8d4; valaddr_reg:x16; val_offset:156; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 156, x17, x15, 808, x18)

inst_864:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x43a885 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e4840 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1da8d4 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e43a885; op2val:0x3fce4840; op3val:0x7e9da8d4; valaddr_reg:x16; val_offset:168; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 168, x17, x15, 816, x18)

inst_865:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x43a885 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4e4840 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1da8d4 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e43a885; op2val:0x3fce4840; op3val:0x7e9da8d4; valaddr_reg:x16; val_offset:180; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 180, x17, x15, 824, x18)

inst_866:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d6385 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x037a19 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x321940 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ead6385; op2val:0x40037a19; op3val:0x7f321940; valaddr_reg:x16; val_offset:192; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 192, x17, x15, 832, x18)

inst_867:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d6385 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x037a19 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x321940 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ead6385; op2val:0x40037a19; op3val:0x7f321940; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 204, x17, x15, 840, x18)

inst_868:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d6385 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x037a19 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x321940 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ead6385; op2val:0x40037a19; op3val:0x7f321940; valaddr_reg:x16; val_offset:216; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 216, x17, x15, 848, x18)

inst_869:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d6385 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x037a19 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x321940 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ead6385; op2val:0x40037a19; op3val:0x7f321940; valaddr_reg:x16; val_offset:228; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 228, x17, x15, 856, x18)

inst_870:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d6385 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x037a19 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x321940 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ead6385; op2val:0x40037a19; op3val:0x7f321940; valaddr_reg:x16; val_offset:240; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 240, x17, x15, 864, x18)

inst_871:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0aa492 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x35bca1 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x44d907 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8aa492; op2val:0x3f35bca1; op3val:0x7e44d907; valaddr_reg:x16; val_offset:252; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 252, x17, x15, 872, x18)

inst_872:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0aa492 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x35bca1 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x44d907 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8aa492; op2val:0x3f35bca1; op3val:0x7e44d907; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 264, x17, x15, 880, x18)

inst_873:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0aa492 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x35bca1 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x44d907 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8aa492; op2val:0x3f35bca1; op3val:0x7e44d907; valaddr_reg:x16; val_offset:276; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 276, x17, x15, 888, x18)

inst_874:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0aa492 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x35bca1 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x44d907 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8aa492; op2val:0x3f35bca1; op3val:0x7e44d907; valaddr_reg:x16; val_offset:288; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 288, x17, x15, 896, x18)

inst_875:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0aa492 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x35bca1 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x44d907 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8aa492; op2val:0x3f35bca1; op3val:0x7e44d907; valaddr_reg:x16; val_offset:300; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 300, x17, x15, 904, x18)

inst_876:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3db054 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x18ba96 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6255e7 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbdb054; op2val:0x4098ba96; op3val:0x7ee255e7; valaddr_reg:x16; val_offset:312; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 312, x17, x15, 912, x18)

inst_877:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3db054 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x18ba96 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6255e7 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbdb054; op2val:0x4098ba96; op3val:0x7ee255e7; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 324, x17, x15, 920, x18)

inst_878:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3db054 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x18ba96 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6255e7 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbdb054; op2val:0x4098ba96; op3val:0x7ee255e7; valaddr_reg:x16; val_offset:336; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 336, x17, x15, 928, x18)

inst_879:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3db054 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x18ba96 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6255e7 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbdb054; op2val:0x4098ba96; op3val:0x7ee255e7; valaddr_reg:x16; val_offset:348; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 348, x17, x15, 936, x18)

inst_880:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3db054 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x18ba96 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6255e7 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbdb054; op2val:0x4098ba96; op3val:0x7ee255e7; valaddr_reg:x16; val_offset:360; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 360, x17, x15, 944, x18)

inst_881:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0431c2 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x022039 and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x0663d1 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0431c2; op2val:0x3e022039; op3val:0x7c8663d1; valaddr_reg:x16; val_offset:372; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 372, x17, x15, 952, x18)

inst_882:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0431c2 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x022039 and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x0663d1 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0431c2; op2val:0x3e022039; op3val:0x7c8663d1; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 960, x18)

inst_883:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0431c2 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x022039 and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x0663d1 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0431c2; op2val:0x3e022039; op3val:0x7c8663d1; valaddr_reg:x16; val_offset:396; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 396, x17, x15, 968, x18)

inst_884:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0431c2 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x022039 and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x0663d1 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0431c2; op2val:0x3e022039; op3val:0x7c8663d1; valaddr_reg:x16; val_offset:408; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 408, x17, x15, 976, x18)

inst_885:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0431c2 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x022039 and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x0663d1 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0431c2; op2val:0x3e022039; op3val:0x7c8663d1; valaddr_reg:x16; val_offset:420; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 420, x17, x15, 984, x18)

inst_886:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b4351 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4dc9e9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x16889a and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebb4351; op2val:0x3fcdc9e9; op3val:0x7f16889a; valaddr_reg:x16; val_offset:432; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 432, x17, x15, 992, x18)

inst_887:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b4351 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4dc9e9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x16889a and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebb4351; op2val:0x3fcdc9e9; op3val:0x7f16889a; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 1000, x18)

inst_888:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b4351 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4dc9e9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x16889a and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebb4351; op2val:0x3fcdc9e9; op3val:0x7f16889a; valaddr_reg:x16; val_offset:456; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 456, x17, x15, 1008, x18)

inst_889:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b4351 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4dc9e9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x16889a and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebb4351; op2val:0x3fcdc9e9; op3val:0x7f16889a; valaddr_reg:x16; val_offset:468; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 468, x17, x15, 1016, x18)

inst_890:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b4351 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4dc9e9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x16889a and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebb4351; op2val:0x3fcdc9e9; op3val:0x7f16889a; valaddr_reg:x16; val_offset:480; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 480, x17, x15, 1024, x18)

inst_891:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f54bf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x36502d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4c2647 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0f54bf; op2val:0x3eb6502d; op3val:0x7e4c2647; valaddr_reg:x16; val_offset:492; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 492, x17, x15, 1032, x18)

inst_892:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f54bf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x36502d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4c2647 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0f54bf; op2val:0x3eb6502d; op3val:0x7e4c2647; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 1040, x18)

inst_893:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f54bf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x36502d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4c2647 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0f54bf; op2val:0x3eb6502d; op3val:0x7e4c2647; valaddr_reg:x16; val_offset:516; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 516, x17, x15, 1048, x18)

inst_894:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f54bf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x36502d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4c2647 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0f54bf; op2val:0x3eb6502d; op3val:0x7e4c2647; valaddr_reg:x16; val_offset:528; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 528, x17, x15, 1056, x18)

inst_895:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f54bf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x36502d and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4c2647 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0f54bf; op2val:0x3eb6502d; op3val:0x7e4c2647; valaddr_reg:x16; val_offset:540; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 540, x17, x15, 1064, x18)

inst_896:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d149a and fs2 == 0 and fe2 == 0x7c and fm2 == 0x571bda and fs3 == 0 and fe3 == 0xfb and fm3 == 0x03fd65 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9d149a; op2val:0x3e571bda; op3val:0x7d83fd65; valaddr_reg:x16; val_offset:552; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 552, x17, x15, 1072, x18)

inst_897:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d149a and fs2 == 0 and fe2 == 0x7c and fm2 == 0x571bda and fs3 == 0 and fe3 == 0xfb and fm3 == 0x03fd65 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9d149a; op2val:0x3e571bda; op3val:0x7d83fd65; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 1080, x18)

inst_898:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d149a and fs2 == 0 and fe2 == 0x7c and fm2 == 0x571bda and fs3 == 0 and fe3 == 0xfb and fm3 == 0x03fd65 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9d149a; op2val:0x3e571bda; op3val:0x7d83fd65; valaddr_reg:x16; val_offset:576; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 576, x17, x15, 1088, x18)

inst_899:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d149a and fs2 == 0 and fe2 == 0x7c and fm2 == 0x571bda and fs3 == 0 and fe3 == 0xfb and fm3 == 0x03fd65 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9d149a; op2val:0x3e571bda; op3val:0x7d83fd65; valaddr_reg:x16; val_offset:588; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 588, x17, x15, 1096, x18)

inst_900:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1d149a and fs2 == 0 and fe2 == 0x7c and fm2 == 0x571bda and fs3 == 0 and fe3 == 0xfb and fm3 == 0x03fd65 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9d149a; op2val:0x3e571bda; op3val:0x7d83fd65; valaddr_reg:x16; val_offset:600; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 600, x17, x15, 1104, x18)

inst_901:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34d648 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3fcdc7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x077d3c and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb4d648; op2val:0x3fbfcdc7; op3val:0x7f077d3c; valaddr_reg:x16; val_offset:612; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 612, x17, x15, 1112, x18)

inst_902:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34d648 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3fcdc7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x077d3c and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb4d648; op2val:0x3fbfcdc7; op3val:0x7f077d3c; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 1120, x18)

inst_903:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34d648 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3fcdc7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x077d3c and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb4d648; op2val:0x3fbfcdc7; op3val:0x7f077d3c; valaddr_reg:x16; val_offset:636; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 636, x17, x15, 1128, x18)

inst_904:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34d648 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3fcdc7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x077d3c and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb4d648; op2val:0x3fbfcdc7; op3val:0x7f077d3c; valaddr_reg:x16; val_offset:648; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 648, x17, x15, 1136, x18)

inst_905:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34d648 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3fcdc7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x077d3c and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb4d648; op2val:0x3fbfcdc7; op3val:0x7f077d3c; valaddr_reg:x16; val_offset:660; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 660, x17, x15, 1144, x18)

inst_906:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18d9d9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x262663 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x46685d and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f18d9d9; op2val:0x3f262663; op3val:0x7ec6685d; valaddr_reg:x16; val_offset:672; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 672, x17, x15, 1152, x18)

inst_907:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18d9d9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x262663 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x46685d and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f18d9d9; op2val:0x3f262663; op3val:0x7ec6685d; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 1160, x18)

inst_908:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18d9d9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x262663 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x46685d and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f18d9d9; op2val:0x3f262663; op3val:0x7ec6685d; valaddr_reg:x16; val_offset:696; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 696, x17, x15, 1168, x18)

inst_909:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18d9d9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x262663 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x46685d and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f18d9d9; op2val:0x3f262663; op3val:0x7ec6685d; valaddr_reg:x16; val_offset:708; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 708, x17, x15, 1176, x18)

inst_910:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18d9d9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x262663 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x46685d and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f18d9d9; op2val:0x3f262663; op3val:0x7ec6685d; valaddr_reg:x16; val_offset:720; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 720, x17, x15, 1184, x18)

inst_911:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bb8f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6dee41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1f9a10 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eabb8f9; op2val:0x3fedee41; op3val:0x7f1f9a10; valaddr_reg:x16; val_offset:732; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 732, x17, x15, 1192, x18)

inst_912:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bb8f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6dee41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1f9a10 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eabb8f9; op2val:0x3fedee41; op3val:0x7f1f9a10; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 1200, x18)

inst_913:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bb8f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6dee41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1f9a10 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eabb8f9; op2val:0x3fedee41; op3val:0x7f1f9a10; valaddr_reg:x16; val_offset:756; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 756, x17, x15, 1208, x18)

inst_914:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bb8f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6dee41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1f9a10 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eabb8f9; op2val:0x3fedee41; op3val:0x7f1f9a10; valaddr_reg:x16; val_offset:768; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 768, x17, x15, 1216, x18)

inst_915:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bb8f9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6dee41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1f9a10 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eabb8f9; op2val:0x3fedee41; op3val:0x7f1f9a10; valaddr_reg:x16; val_offset:780; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 780, x17, x15, 1224, x18)

inst_916:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00ae82 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x29e1b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2ac951 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f00ae82; op2val:0x3fa9e1b5; op3val:0x7f2ac951; valaddr_reg:x16; val_offset:792; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 792, x17, x15, 1232, x18)

inst_917:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00ae82 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x29e1b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2ac951 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f00ae82; op2val:0x3fa9e1b5; op3val:0x7f2ac951; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 1240, x18)

inst_918:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00ae82 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x29e1b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2ac951 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f00ae82; op2val:0x3fa9e1b5; op3val:0x7f2ac951; valaddr_reg:x16; val_offset:816; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 816, x17, x15, 1248, x18)

inst_919:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00ae82 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x29e1b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2ac951 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f00ae82; op2val:0x3fa9e1b5; op3val:0x7f2ac951; valaddr_reg:x16; val_offset:828; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 828, x17, x15, 1256, x18)

inst_920:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00ae82 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x29e1b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2ac951 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f00ae82; op2val:0x3fa9e1b5; op3val:0x7f2ac951; valaddr_reg:x16; val_offset:840; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 840, x17, x15, 1264, x18)

inst_921:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c0464 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6941a6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2b5036 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c0464; op2val:0x3f6941a6; op3val:0x7f2b5036; valaddr_reg:x16; val_offset:852; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 852, x17, x15, 1272, x18)

inst_922:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c0464 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6941a6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2b5036 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c0464; op2val:0x3f6941a6; op3val:0x7f2b5036; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 1280, x18)

inst_923:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c0464 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6941a6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2b5036 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c0464; op2val:0x3f6941a6; op3val:0x7f2b5036; valaddr_reg:x16; val_offset:876; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 876, x17, x15, 1288, x18)

inst_924:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c0464 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6941a6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2b5036 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c0464; op2val:0x3f6941a6; op3val:0x7f2b5036; valaddr_reg:x16; val_offset:888; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 888, x17, x15, 1296, x18)

inst_925:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c0464 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6941a6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2b5036 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c0464; op2val:0x3f6941a6; op3val:0x7f2b5036; valaddr_reg:x16; val_offset:900; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 900, x17, x15, 1304, x18)

inst_926:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c58cf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x00090a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3c661c and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c58cf; op2val:0x3e80090a; op3val:0x7e3c661c; valaddr_reg:x16; val_offset:912; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 912, x17, x15, 1312, x18)

inst_927:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c58cf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x00090a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3c661c and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c58cf; op2val:0x3e80090a; op3val:0x7e3c661c; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 1320, x18)

inst_928:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c58cf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x00090a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3c661c and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c58cf; op2val:0x3e80090a; op3val:0x7e3c661c; valaddr_reg:x16; val_offset:936; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 936, x17, x15, 1328, x18)

inst_929:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c58cf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x00090a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3c661c and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c58cf; op2val:0x3e80090a; op3val:0x7e3c661c; valaddr_reg:x16; val_offset:948; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 948, x17, x15, 1336, x18)

inst_930:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c58cf and fs2 == 0 and fe2 == 0x7d and fm2 == 0x00090a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3c661c and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c58cf; op2val:0x3e80090a; op3val:0x7e3c661c; valaddr_reg:x16; val_offset:960; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 960, x17, x15, 1344, x18)

inst_931:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f4ac6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0870e2 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x18bdd1 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0f4ac6; op2val:0x3f0870e2; op3val:0x7e98bdd1; valaddr_reg:x16; val_offset:972; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 972, x17, x15, 1352, x18)

inst_932:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f4ac6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0870e2 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x18bdd1 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0f4ac6; op2val:0x3f0870e2; op3val:0x7e98bdd1; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 1360, x18)

inst_933:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f4ac6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0870e2 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x18bdd1 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0f4ac6; op2val:0x3f0870e2; op3val:0x7e98bdd1; valaddr_reg:x16; val_offset:996; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 996, x17, x15, 1368, x18)

inst_934:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f4ac6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0870e2 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x18bdd1 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0f4ac6; op2val:0x3f0870e2; op3val:0x7e98bdd1; valaddr_reg:x16; val_offset:1008; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1008, x17, x15, 1376, x18)

inst_935:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f4ac6 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0870e2 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x18bdd1 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0f4ac6; op2val:0x3f0870e2; op3val:0x7e98bdd1; valaddr_reg:x16; val_offset:1020; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1020, x17, x15, 1384, x18)

inst_936:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x255773 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7b6dc7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2263a5 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d255773; op2val:0x40fb6dc7; op3val:0x7ea263a5; valaddr_reg:x16; val_offset:1032; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1032, x17, x15, 1392, x18)

inst_937:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x255773 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7b6dc7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2263a5 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d255773; op2val:0x40fb6dc7; op3val:0x7ea263a5; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 1400, x18)

inst_938:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x255773 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7b6dc7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2263a5 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d255773; op2val:0x40fb6dc7; op3val:0x7ea263a5; valaddr_reg:x16; val_offset:1056; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1056, x17, x15, 1408, x18)

inst_939:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x255773 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7b6dc7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2263a5 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d255773; op2val:0x40fb6dc7; op3val:0x7ea263a5; valaddr_reg:x16; val_offset:1068; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1068, x17, x15, 1416, x18)

inst_940:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x255773 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7b6dc7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2263a5 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d255773; op2val:0x40fb6dc7; op3val:0x7ea263a5; valaddr_reg:x16; val_offset:1080; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1080, x17, x15, 1424, x18)

inst_941:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x42d171 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7c4426 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ffa07 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc2d171; op2val:0x40fc4426; op3val:0x7f3ffa07; valaddr_reg:x16; val_offset:1092; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1092, x17, x15, 1432, x18)

inst_942:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x42d171 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7c4426 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ffa07 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc2d171; op2val:0x40fc4426; op3val:0x7f3ffa07; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 1440, x18)

inst_943:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x42d171 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7c4426 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ffa07 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc2d171; op2val:0x40fc4426; op3val:0x7f3ffa07; valaddr_reg:x16; val_offset:1116; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1116, x17, x15, 1448, x18)

inst_944:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x42d171 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7c4426 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ffa07 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc2d171; op2val:0x40fc4426; op3val:0x7f3ffa07; valaddr_reg:x16; val_offset:1128; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1128, x17, x15, 1456, x18)

inst_945:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x42d171 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x7c4426 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ffa07 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc2d171; op2val:0x40fc4426; op3val:0x7f3ffa07; valaddr_reg:x16; val_offset:1140; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1140, x17, x15, 1464, x18)

inst_946:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x10ec66 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03fd1f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x157088 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e90ec66; op2val:0x3f83fd1f; op3val:0x7e957088; valaddr_reg:x16; val_offset:1152; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1152, x17, x15, 1472, x18)

inst_947:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x10ec66 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03fd1f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x157088 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e90ec66; op2val:0x3f83fd1f; op3val:0x7e957088; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 1480, x18)

inst_948:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x10ec66 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03fd1f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x157088 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e90ec66; op2val:0x3f83fd1f; op3val:0x7e957088; valaddr_reg:x16; val_offset:1176; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1176, x17, x15, 1488, x18)

inst_949:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x10ec66 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03fd1f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x157088 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e90ec66; op2val:0x3f83fd1f; op3val:0x7e957088; valaddr_reg:x16; val_offset:1188; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1188, x17, x15, 1496, x18)

inst_950:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x10ec66 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03fd1f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x157088 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e90ec66; op2val:0x3f83fd1f; op3val:0x7e957088; valaddr_reg:x16; val_offset:1200; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1200, x17, x15, 1504, x18)

inst_951:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e2e8d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7cb106 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6b1a87 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eee2e8d; op2val:0x3efcb106; op3val:0x7e6b1a87; valaddr_reg:x16; val_offset:1212; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1212, x17, x15, 1512, x18)

inst_952:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e2e8d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7cb106 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6b1a87 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eee2e8d; op2val:0x3efcb106; op3val:0x7e6b1a87; valaddr_reg:x16; val_offset:1224; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1224, x17, x15, 1520, x18)

inst_953:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e2e8d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7cb106 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6b1a87 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eee2e8d; op2val:0x3efcb106; op3val:0x7e6b1a87; valaddr_reg:x16; val_offset:1236; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1236, x17, x15, 1528, x18)

inst_954:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e2e8d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7cb106 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6b1a87 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eee2e8d; op2val:0x3efcb106; op3val:0x7e6b1a87; valaddr_reg:x16; val_offset:1248; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1248, x17, x15, 1536, x18)

inst_955:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e2e8d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7cb106 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6b1a87 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eee2e8d; op2val:0x3efcb106; op3val:0x7e6b1a87; valaddr_reg:x16; val_offset:1260; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1260, x17, x15, 1544, x18)

inst_956:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7fad2c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2ddf2e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2da6ed and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7fad2c; op2val:0x402ddf2e; op3val:0x7f2da6ed; valaddr_reg:x16; val_offset:1272; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1272, x17, x15, 1552, x18)

inst_957:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7fad2c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2ddf2e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2da6ed and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7fad2c; op2val:0x402ddf2e; op3val:0x7f2da6ed; valaddr_reg:x16; val_offset:1284; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1284, x17, x15, 1560, x18)

inst_958:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7fad2c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2ddf2e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2da6ed and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7fad2c; op2val:0x402ddf2e; op3val:0x7f2da6ed; valaddr_reg:x16; val_offset:1296; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1296, x17, x15, 1568, x18)

inst_959:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7fad2c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2ddf2e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2da6ed and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7fad2c; op2val:0x402ddf2e; op3val:0x7f2da6ed; valaddr_reg:x16; val_offset:1308; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1308, x17, x15, 1576, x18)

inst_960:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7fad2c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2ddf2e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2da6ed and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7fad2c; op2val:0x402ddf2e; op3val:0x7f2da6ed; valaddr_reg:x16; val_offset:1320; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1320, x17, x15, 1584, x18)

inst_961:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x156314 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x339b9f and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x519e2f and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f156314; op2val:0x3cb39b9f; op3val:0x7c519e2f; valaddr_reg:x16; val_offset:1332; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1332, x17, x15, 1592, x18)

inst_962:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x156314 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x339b9f and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x519e2f and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f156314; op2val:0x3cb39b9f; op3val:0x7c519e2f; valaddr_reg:x16; val_offset:1344; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1344, x17, x15, 1600, x18)

inst_963:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x156314 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x339b9f and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x519e2f and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f156314; op2val:0x3cb39b9f; op3val:0x7c519e2f; valaddr_reg:x16; val_offset:1356; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1356, x17, x15, 1608, x18)

inst_964:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x156314 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x339b9f and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x519e2f and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f156314; op2val:0x3cb39b9f; op3val:0x7c519e2f; valaddr_reg:x16; val_offset:1368; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1368, x17, x15, 1616, x18)

inst_965:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x156314 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x339b9f and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x519e2f and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f156314; op2val:0x3cb39b9f; op3val:0x7c519e2f; valaddr_reg:x16; val_offset:1380; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1380, x17, x15, 1624, x18)

inst_966:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x060f17 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x12ec96 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x19e100 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f060f17; op2val:0x3c92ec96; op3val:0x7c19e100; valaddr_reg:x16; val_offset:1392; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1392, x17, x15, 1632, x18)

inst_967:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x060f17 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x12ec96 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x19e100 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f060f17; op2val:0x3c92ec96; op3val:0x7c19e100; valaddr_reg:x16; val_offset:1404; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1404, x17, x15, 1640, x18)

inst_968:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x060f17 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x12ec96 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x19e100 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f060f17; op2val:0x3c92ec96; op3val:0x7c19e100; valaddr_reg:x16; val_offset:1416; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1416, x17, x15, 1648, x18)

inst_969:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x060f17 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x12ec96 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x19e100 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f060f17; op2val:0x3c92ec96; op3val:0x7c19e100; valaddr_reg:x16; val_offset:1428; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1428, x17, x15, 1656, x18)

inst_970:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x060f17 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x12ec96 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x19e100 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f060f17; op2val:0x3c92ec96; op3val:0x7c19e100; valaddr_reg:x16; val_offset:1440; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1440, x17, x15, 1664, x18)

inst_971:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x21311f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x03f6ba and fs3 == 0 and fe3 == 0xfe and fm3 == 0x262efb and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e21311f; op2val:0x4083f6ba; op3val:0x7f262efb; valaddr_reg:x16; val_offset:1452; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1452, x17, x15, 1672, x18)

inst_972:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x21311f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x03f6ba and fs3 == 0 and fe3 == 0xfe and fm3 == 0x262efb and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e21311f; op2val:0x4083f6ba; op3val:0x7f262efb; valaddr_reg:x16; val_offset:1464; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1464, x17, x15, 1680, x18)

inst_973:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x21311f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x03f6ba and fs3 == 0 and fe3 == 0xfe and fm3 == 0x262efb and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e21311f; op2val:0x4083f6ba; op3val:0x7f262efb; valaddr_reg:x16; val_offset:1476; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1476, x17, x15, 1688, x18)

inst_974:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x21311f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x03f6ba and fs3 == 0 and fe3 == 0xfe and fm3 == 0x262efb and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e21311f; op2val:0x4083f6ba; op3val:0x7f262efb; valaddr_reg:x16; val_offset:1488; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1488, x17, x15, 1696, x18)

inst_975:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x21311f and fs2 == 0 and fe2 == 0x81 and fm2 == 0x03f6ba and fs3 == 0 and fe3 == 0xfe and fm3 == 0x262efb and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e21311f; op2val:0x4083f6ba; op3val:0x7f262efb; valaddr_reg:x16; val_offset:1500; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1500, x17, x15, 1704, x18)

inst_976:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39c1fe and fs2 == 0 and fe2 == 0x7d and fm2 == 0x122c1f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x54214e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb9c1fe; op2val:0x3e922c1f; op3val:0x7dd4214e; valaddr_reg:x16; val_offset:1512; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1512, x17, x15, 1712, x18)

inst_977:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39c1fe and fs2 == 0 and fe2 == 0x7d and fm2 == 0x122c1f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x54214e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb9c1fe; op2val:0x3e922c1f; op3val:0x7dd4214e; valaddr_reg:x16; val_offset:1524; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1524, x17, x15, 1720, x18)

inst_978:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39c1fe and fs2 == 0 and fe2 == 0x7d and fm2 == 0x122c1f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x54214e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb9c1fe; op2val:0x3e922c1f; op3val:0x7dd4214e; valaddr_reg:x16; val_offset:1536; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1536, x17, x15, 1728, x18)

inst_979:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39c1fe and fs2 == 0 and fe2 == 0x7d and fm2 == 0x122c1f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x54214e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb9c1fe; op2val:0x3e922c1f; op3val:0x7dd4214e; valaddr_reg:x16; val_offset:1548; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1548, x17, x15, 1736, x18)

inst_980:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39c1fe and fs2 == 0 and fe2 == 0x7d and fm2 == 0x122c1f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x54214e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb9c1fe; op2val:0x3e922c1f; op3val:0x7dd4214e; valaddr_reg:x16; val_offset:1560; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1560, x17, x15, 1744, x18)

inst_981:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6fd4df and fs2 == 0 and fe2 == 0x7e and fm2 == 0x20dc16 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x16b33b and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6fd4df; op2val:0x3f20dc16; op3val:0x7e16b33b; valaddr_reg:x16; val_offset:1572; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1572, x17, x15, 1752, x18)

inst_982:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6fd4df and fs2 == 0 and fe2 == 0x7e and fm2 == 0x20dc16 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x16b33b and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6fd4df; op2val:0x3f20dc16; op3val:0x7e16b33b; valaddr_reg:x16; val_offset:1584; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1584, x17, x15, 1760, x18)

inst_983:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6fd4df and fs2 == 0 and fe2 == 0x7e and fm2 == 0x20dc16 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x16b33b and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6fd4df; op2val:0x3f20dc16; op3val:0x7e16b33b; valaddr_reg:x16; val_offset:1596; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1596, x17, x15, 1768, x18)

inst_984:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6fd4df and fs2 == 0 and fe2 == 0x7e and fm2 == 0x20dc16 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x16b33b and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6fd4df; op2val:0x3f20dc16; op3val:0x7e16b33b; valaddr_reg:x16; val_offset:1608; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1608, x17, x15, 1776, x18)

inst_985:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6fd4df and fs2 == 0 and fe2 == 0x7e and fm2 == 0x20dc16 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x16b33b and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6fd4df; op2val:0x3f20dc16; op3val:0x7e16b33b; valaddr_reg:x16; val_offset:1620; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1620, x17, x15, 1784, x18)

inst_986:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x337137 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3588f6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e7e1b and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db37137; op2val:0x40b588f6; op3val:0x7efe7e1b; valaddr_reg:x16; val_offset:1632; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1632, x17, x15, 1792, x18)

inst_987:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x337137 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3588f6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e7e1b and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db37137; op2val:0x40b588f6; op3val:0x7efe7e1b; valaddr_reg:x16; val_offset:1644; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1644, x17, x15, 1800, x18)

inst_988:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x337137 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3588f6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e7e1b and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db37137; op2val:0x40b588f6; op3val:0x7efe7e1b; valaddr_reg:x16; val_offset:1656; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1656, x17, x15, 1808, x18)

inst_989:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x337137 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3588f6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e7e1b and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db37137; op2val:0x40b588f6; op3val:0x7efe7e1b; valaddr_reg:x16; val_offset:1668; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1668, x17, x15, 1816, x18)

inst_990:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x337137 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3588f6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e7e1b and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7db37137; op2val:0x40b588f6; op3val:0x7efe7e1b; valaddr_reg:x16; val_offset:1680; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1680, x17, x15, 1824, x18)

inst_991:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28f9a2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x18ca47 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x49b378 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28f9a2; op2val:0x3f18ca47; op3val:0x7ec9b378; valaddr_reg:x16; val_offset:1692; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1692, x17, x15, 1832, x18)

inst_992:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28f9a2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x18ca47 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x49b378 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28f9a2; op2val:0x3f18ca47; op3val:0x7ec9b378; valaddr_reg:x16; val_offset:1704; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1704, x17, x15, 1840, x18)

inst_993:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28f9a2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x18ca47 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x49b378 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28f9a2; op2val:0x3f18ca47; op3val:0x7ec9b378; valaddr_reg:x16; val_offset:1716; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1716, x17, x15, 1848, x18)

inst_994:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28f9a2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x18ca47 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x49b378 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28f9a2; op2val:0x3f18ca47; op3val:0x7ec9b378; valaddr_reg:x16; val_offset:1728; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1728, x17, x15, 1856, x18)

inst_995:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28f9a2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x18ca47 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x49b378 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28f9a2; op2val:0x3f18ca47; op3val:0x7ec9b378; valaddr_reg:x16; val_offset:1740; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1740, x17, x15, 1864, x18)

inst_996:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x623c76 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1be23d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x09c28b and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee23c76; op2val:0x3e1be23d; op3val:0x7d89c28b; valaddr_reg:x16; val_offset:1752; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1752, x17, x15, 1872, x18)

inst_997:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x623c76 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1be23d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x09c28b and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee23c76; op2val:0x3e1be23d; op3val:0x7d89c28b; valaddr_reg:x16; val_offset:1764; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1764, x17, x15, 1880, x18)

inst_998:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x623c76 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1be23d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x09c28b and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee23c76; op2val:0x3e1be23d; op3val:0x7d89c28b; valaddr_reg:x16; val_offset:1776; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1776, x17, x15, 1888, x18)

inst_999:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x623c76 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1be23d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x09c28b and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee23c76; op2val:0x3e1be23d; op3val:0x7d89c28b; valaddr_reg:x16; val_offset:1788; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1788, x17, x15, 1896, x18)

inst_1000:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x623c76 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1be23d and fs3 == 0 and fe3 == 0xfb and fm3 == 0x09c28b and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee23c76; op2val:0x3e1be23d; op3val:0x7d89c28b; valaddr_reg:x16; val_offset:1800; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1800, x17, x15, 1904, x18)

inst_1001:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x671228 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0177d2 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x69b89c and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee71228; op2val:0x3f0177d2; op3val:0x7e69b89c; valaddr_reg:x16; val_offset:1812; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1812, x17, x15, 1912, x18)

inst_1002:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x671228 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0177d2 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x69b89c and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee71228; op2val:0x3f0177d2; op3val:0x7e69b89c; valaddr_reg:x16; val_offset:1824; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1824, x17, x15, 1920, x18)

inst_1003:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x671228 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0177d2 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x69b89c and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee71228; op2val:0x3f0177d2; op3val:0x7e69b89c; valaddr_reg:x16; val_offset:1836; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1836, x17, x15, 1928, x18)

inst_1004:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x671228 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0177d2 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x69b89c and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee71228; op2val:0x3f0177d2; op3val:0x7e69b89c; valaddr_reg:x16; val_offset:1848; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1848, x17, x15, 1936, x18)

inst_1005:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x671228 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0177d2 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x69b89c and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee71228; op2val:0x3f0177d2; op3val:0x7e69b89c; valaddr_reg:x16; val_offset:1860; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1860, x17, x15, 1944, x18)

inst_1006:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2e9fe8 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4b6f55 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0ac4bf and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cae9fe8; op2val:0x414b6f55; op3val:0x7e8ac4bf; valaddr_reg:x16; val_offset:1872; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1872, x17, x15, 1952, x18)

inst_1007:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2e9fe8 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4b6f55 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0ac4bf and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cae9fe8; op2val:0x414b6f55; op3val:0x7e8ac4bf; valaddr_reg:x16; val_offset:1884; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1884, x17, x15, 1960, x18)

inst_1008:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2e9fe8 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4b6f55 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0ac4bf and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cae9fe8; op2val:0x414b6f55; op3val:0x7e8ac4bf; valaddr_reg:x16; val_offset:1896; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1896, x17, x15, 1968, x18)

inst_1009:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2e9fe8 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4b6f55 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0ac4bf and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cae9fe8; op2val:0x414b6f55; op3val:0x7e8ac4bf; valaddr_reg:x16; val_offset:1908; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1908, x17, x15, 1976, x18)

inst_1010:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2e9fe8 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4b6f55 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0ac4bf and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cae9fe8; op2val:0x414b6f55; op3val:0x7e8ac4bf; valaddr_reg:x16; val_offset:1920; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1920, x17, x15, 1984, x18)

inst_1011:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1aa82d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1b2701 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3b76c8 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1aa82d; op2val:0x3f9b2701; op3val:0x7f3b76c8; valaddr_reg:x16; val_offset:1932; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1932, x17, x15, 1992, x18)

inst_1012:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1aa82d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1b2701 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3b76c8 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1aa82d; op2val:0x3f9b2701; op3val:0x7f3b76c8; valaddr_reg:x16; val_offset:1944; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1944, x17, x15, 2000, x18)

inst_1013:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1aa82d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1b2701 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3b76c8 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1aa82d; op2val:0x3f9b2701; op3val:0x7f3b76c8; valaddr_reg:x16; val_offset:1956; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1956, x17, x15, 2008, x18)

inst_1014:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1aa82d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1b2701 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3b76c8 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1aa82d; op2val:0x3f9b2701; op3val:0x7f3b76c8; valaddr_reg:x16; val_offset:1968; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1968, x17, x15, 2016, x18)

inst_1015:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1aa82d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1b2701 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3b76c8 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1aa82d; op2val:0x3f9b2701; op3val:0x7f3b76c8; valaddr_reg:x16; val_offset:1980; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1980, x17, x15, 2024, x18)
RVTEST_SIGBASE(x15,signature_x15_5)

inst_1016:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7783fc and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a9790 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05ffb0 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef783fc; op2val:0x3f8a9790; op3val:0x7f05ffb0; valaddr_reg:x16; val_offset:1992; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1992, x17, x15, 0, x18)

inst_1017:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7783fc and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a9790 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05ffb0 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef783fc; op2val:0x3f8a9790; op3val:0x7f05ffb0; valaddr_reg:x16; val_offset:2004; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 2004, x17, x15, 8, x18)

inst_1018:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7783fc and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a9790 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05ffb0 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef783fc; op2val:0x3f8a9790; op3val:0x7f05ffb0; valaddr_reg:x16; val_offset:2016; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 2016, x17, x15, 16, x18)

inst_1019:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7783fc and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a9790 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05ffb0 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef783fc; op2val:0x3f8a9790; op3val:0x7f05ffb0; valaddr_reg:x16; val_offset:2028; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 2028, x17, x15, 24, x18)
addi x16,x16,2040

inst_1020:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7783fc and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a9790 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05ffb0 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef783fc; op2val:0x3f8a9790; op3val:0x7f05ffb0; valaddr_reg:x16; val_offset:0; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 0, x17, x15, 32, x18)

inst_1021:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ea04a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x10dbda and fs3 == 0 and fe3 == 0xfd and fm3 == 0x45a044 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ea04a; op2val:0x3f10dbda; op3val:0x7ec5a044; valaddr_reg:x16; val_offset:12; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 12, x17, x15, 40, x18)

inst_1022:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ea04a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x10dbda and fs3 == 0 and fe3 == 0xfd and fm3 == 0x45a044 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ea04a; op2val:0x3f10dbda; op3val:0x7ec5a044; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 24, x17, x15, 48, x18)

inst_1023:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ea04a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x10dbda and fs3 == 0 and fe3 == 0xfd and fm3 == 0x45a044 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ea04a; op2val:0x3f10dbda; op3val:0x7ec5a044; valaddr_reg:x16; val_offset:36; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 36, x17, x15, 56, x18)

inst_1024:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ea04a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x10dbda and fs3 == 0 and fe3 == 0xfd and fm3 == 0x45a044 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ea04a; op2val:0x3f10dbda; op3val:0x7ec5a044; valaddr_reg:x16; val_offset:48; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 48, x17, x15, 64, x18)

inst_1025:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ea04a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x10dbda and fs3 == 0 and fe3 == 0xfd and fm3 == 0x45a044 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ea04a; op2val:0x3f10dbda; op3val:0x7ec5a044; valaddr_reg:x16; val_offset:60; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 60, x17, x15, 72, x18)

inst_1026:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0a62c0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x25a532 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3315e5 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8a62c0; op2val:0x4025a532; op3val:0x7f3315e5; valaddr_reg:x16; val_offset:72; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 72, x17, x15, 80, x18)

inst_1027:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0a62c0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x25a532 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3315e5 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8a62c0; op2val:0x4025a532; op3val:0x7f3315e5; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 84, x17, x15, 88, x18)

inst_1028:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0a62c0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x25a532 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3315e5 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8a62c0; op2val:0x4025a532; op3val:0x7f3315e5; valaddr_reg:x16; val_offset:96; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 96, x17, x15, 96, x18)

inst_1029:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0a62c0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x25a532 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3315e5 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8a62c0; op2val:0x4025a532; op3val:0x7f3315e5; valaddr_reg:x16; val_offset:108; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 108, x17, x15, 104, x18)

inst_1030:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0a62c0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x25a532 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3315e5 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8a62c0; op2val:0x4025a532; op3val:0x7f3315e5; valaddr_reg:x16; val_offset:120; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 120, x17, x15, 112, x18)

inst_1031:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1a457f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50d100 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7bacd4 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1a457f; op2val:0x4050d100; op3val:0x7efbacd4; valaddr_reg:x16; val_offset:132; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 132, x17, x15, 120, x18)

inst_1032:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1a457f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50d100 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7bacd4 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1a457f; op2val:0x4050d100; op3val:0x7efbacd4; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 144, x17, x15, 128, x18)

inst_1033:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1a457f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50d100 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7bacd4 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1a457f; op2val:0x4050d100; op3val:0x7efbacd4; valaddr_reg:x16; val_offset:156; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 156, x17, x15, 136, x18)

inst_1034:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1a457f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50d100 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7bacd4 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1a457f; op2val:0x4050d100; op3val:0x7efbacd4; valaddr_reg:x16; val_offset:168; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 168, x17, x15, 144, x18)

inst_1035:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1a457f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x50d100 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7bacd4 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1a457f; op2val:0x4050d100; op3val:0x7efbacd4; valaddr_reg:x16; val_offset:180; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 180, x17, x15, 152, x18)

inst_1036:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x36a9e2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e600b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6202c3 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f36a9e2; op2val:0x3f1e600b; op3val:0x7ee202c3; valaddr_reg:x16; val_offset:192; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 192, x17, x15, 160, x18)

inst_1037:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x36a9e2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e600b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6202c3 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f36a9e2; op2val:0x3f1e600b; op3val:0x7ee202c3; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 204, x17, x15, 168, x18)

inst_1038:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x36a9e2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e600b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6202c3 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f36a9e2; op2val:0x3f1e600b; op3val:0x7ee202c3; valaddr_reg:x16; val_offset:216; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 216, x17, x15, 176, x18)

inst_1039:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x36a9e2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e600b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6202c3 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f36a9e2; op2val:0x3f1e600b; op3val:0x7ee202c3; valaddr_reg:x16; val_offset:228; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 228, x17, x15, 184, x18)

inst_1040:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x36a9e2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e600b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6202c3 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f36a9e2; op2val:0x3f1e600b; op3val:0x7ee202c3; valaddr_reg:x16; val_offset:240; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 240, x17, x15, 192, x18)

inst_1041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73cf0f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6acfa3 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5fa103 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef3cf0f; op2val:0x3eeacfa3; op3val:0x7e5fa103; valaddr_reg:x16; val_offset:252; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 252, x17, x15, 200, x18)

inst_1042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73cf0f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6acfa3 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5fa103 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef3cf0f; op2val:0x3eeacfa3; op3val:0x7e5fa103; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 264, x17, x15, 208, x18)

inst_1043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73cf0f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6acfa3 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5fa103 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef3cf0f; op2val:0x3eeacfa3; op3val:0x7e5fa103; valaddr_reg:x16; val_offset:276; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 276, x17, x15, 216, x18)

inst_1044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73cf0f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6acfa3 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5fa103 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef3cf0f; op2val:0x3eeacfa3; op3val:0x7e5fa103; valaddr_reg:x16; val_offset:288; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 288, x17, x15, 224, x18)

inst_1045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73cf0f and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6acfa3 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5fa103 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef3cf0f; op2val:0x3eeacfa3; op3val:0x7e5fa103; valaddr_reg:x16; val_offset:300; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 300, x17, x15, 232, x18)

inst_1046:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x100bf1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x068d67 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x176ba2 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d900bf1; op2val:0x40068d67; op3val:0x7e176ba2; valaddr_reg:x16; val_offset:312; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 312, x17, x15, 240, x18)

inst_1047:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x100bf1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x068d67 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x176ba2 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d900bf1; op2val:0x40068d67; op3val:0x7e176ba2; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 324, x17, x15, 248, x18)

inst_1048:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x100bf1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x068d67 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x176ba2 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d900bf1; op2val:0x40068d67; op3val:0x7e176ba2; valaddr_reg:x16; val_offset:336; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 336, x17, x15, 256, x18)

inst_1049:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x100bf1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x068d67 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x176ba2 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d900bf1; op2val:0x40068d67; op3val:0x7e176ba2; valaddr_reg:x16; val_offset:348; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 348, x17, x15, 264, x18)

inst_1050:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x100bf1 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x068d67 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x176ba2 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d900bf1; op2val:0x40068d67; op3val:0x7e176ba2; valaddr_reg:x16; val_offset:360; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 360, x17, x15, 272, x18)

inst_1051:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a849e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0d9f1b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2af628 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a849e; op2val:0x3f0d9f1b; op3val:0x7eaaf628; valaddr_reg:x16; val_offset:372; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 372, x17, x15, 280, x18)

inst_1052:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a849e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0d9f1b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2af628 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a849e; op2val:0x3f0d9f1b; op3val:0x7eaaf628; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 288, x18)

inst_1053:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a849e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0d9f1b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2af628 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a849e; op2val:0x3f0d9f1b; op3val:0x7eaaf628; valaddr_reg:x16; val_offset:396; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 396, x17, x15, 296, x18)

inst_1054:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a849e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0d9f1b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2af628 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a849e; op2val:0x3f0d9f1b; op3val:0x7eaaf628; valaddr_reg:x16; val_offset:408; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 408, x17, x15, 304, x18)

inst_1055:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a849e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0d9f1b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2af628 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a849e; op2val:0x3f0d9f1b; op3val:0x7eaaf628; valaddr_reg:x16; val_offset:420; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 420, x17, x15, 312, x18)

inst_1056:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0f0e02 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x097bec and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19a77e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8f0e02; op2val:0x41097bec; op3val:0x7f19a77e; valaddr_reg:x16; val_offset:432; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 432, x17, x15, 320, x18)

inst_1057:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0f0e02 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x097bec and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19a77e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8f0e02; op2val:0x41097bec; op3val:0x7f19a77e; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 328, x18)

inst_1058:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0f0e02 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x097bec and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19a77e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8f0e02; op2val:0x41097bec; op3val:0x7f19a77e; valaddr_reg:x16; val_offset:456; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 456, x17, x15, 336, x18)

inst_1059:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0f0e02 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x097bec and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19a77e and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8f0e02; op2val:0x41097bec; op3val:0x7f19a77e; valaddr_reg:x16; val_offset:468; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 468, x17, x15, 344, x18)

inst_1060:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0f0e02 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x097bec and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19a77e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8f0e02; op2val:0x41097bec; op3val:0x7f19a77e; valaddr_reg:x16; val_offset:480; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 480, x17, x15, 352, x18)

inst_1061:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x221a29 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4b81fb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x00dd0d and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f221a29; op2val:0x3ecb81fb; op3val:0x7e80dd0d; valaddr_reg:x16; val_offset:492; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 492, x17, x15, 360, x18)

inst_1062:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x221a29 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4b81fb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x00dd0d and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f221a29; op2val:0x3ecb81fb; op3val:0x7e80dd0d; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 368, x18)

inst_1063:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x221a29 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4b81fb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x00dd0d and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f221a29; op2val:0x3ecb81fb; op3val:0x7e80dd0d; valaddr_reg:x16; val_offset:516; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 516, x17, x15, 376, x18)

inst_1064:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x221a29 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4b81fb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x00dd0d and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f221a29; op2val:0x3ecb81fb; op3val:0x7e80dd0d; valaddr_reg:x16; val_offset:528; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 528, x17, x15, 384, x18)

inst_1065:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x221a29 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4b81fb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x00dd0d and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f221a29; op2val:0x3ecb81fb; op3val:0x7e80dd0d; valaddr_reg:x16; val_offset:540; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 540, x17, x15, 392, x18)

inst_1066:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a3f02 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a8069 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x03a707 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a3f02; op2val:0x3f5a8069; op3val:0x7f03a707; valaddr_reg:x16; val_offset:552; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 552, x17, x15, 400, x18)

inst_1067:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a3f02 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a8069 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x03a707 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a3f02; op2val:0x3f5a8069; op3val:0x7f03a707; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 408, x18)

inst_1068:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a3f02 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a8069 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x03a707 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a3f02; op2val:0x3f5a8069; op3val:0x7f03a707; valaddr_reg:x16; val_offset:576; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 576, x17, x15, 416, x18)

inst_1069:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a3f02 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a8069 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x03a707 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a3f02; op2val:0x3f5a8069; op3val:0x7f03a707; valaddr_reg:x16; val_offset:588; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 588, x17, x15, 424, x18)

inst_1070:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a3f02 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5a8069 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x03a707 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a3f02; op2val:0x3f5a8069; op3val:0x7f03a707; valaddr_reg:x16; val_offset:600; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 600, x17, x15, 432, x18)

inst_1071:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a9574 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x28da1a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4beb8f and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a9574; op2val:0x3ea8da1a; op3val:0x7e4beb8f; valaddr_reg:x16; val_offset:612; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 612, x17, x15, 440, x18)

inst_1072:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a9574 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x28da1a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4beb8f and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a9574; op2val:0x3ea8da1a; op3val:0x7e4beb8f; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 448, x18)

inst_1073:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a9574 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x28da1a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4beb8f and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a9574; op2val:0x3ea8da1a; op3val:0x7e4beb8f; valaddr_reg:x16; val_offset:636; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 636, x17, x15, 456, x18)

inst_1074:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a9574 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x28da1a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4beb8f and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a9574; op2val:0x3ea8da1a; op3val:0x7e4beb8f; valaddr_reg:x16; val_offset:648; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 648, x17, x15, 464, x18)

inst_1075:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a9574 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x28da1a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4beb8f and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1a9574; op2val:0x3ea8da1a; op3val:0x7e4beb8f; valaddr_reg:x16; val_offset:660; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 660, x17, x15, 472, x18)

inst_1076:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x14365e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3798bb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x549695 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e14365e; op2val:0x403798bb; op3val:0x7ed49695; valaddr_reg:x16; val_offset:672; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 672, x17, x15, 480, x18)

inst_1077:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x14365e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3798bb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x549695 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e14365e; op2val:0x403798bb; op3val:0x7ed49695; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 488, x18)

inst_1078:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x14365e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3798bb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x549695 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e14365e; op2val:0x403798bb; op3val:0x7ed49695; valaddr_reg:x16; val_offset:696; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 696, x17, x15, 496, x18)

inst_1079:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x14365e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3798bb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x549695 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e14365e; op2val:0x403798bb; op3val:0x7ed49695; valaddr_reg:x16; val_offset:708; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 708, x17, x15, 504, x18)

inst_1080:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x14365e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3798bb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x549695 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e14365e; op2val:0x403798bb; op3val:0x7ed49695; valaddr_reg:x16; val_offset:720; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 720, x17, x15, 512, x18)

inst_1081:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4eb58d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x222e36 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x02f434 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eceb58d; op2val:0x3fa22e36; op3val:0x7f02f434; valaddr_reg:x16; val_offset:732; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 732, x17, x15, 520, x18)

inst_1082:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4eb58d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x222e36 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x02f434 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eceb58d; op2val:0x3fa22e36; op3val:0x7f02f434; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 528, x18)

inst_1083:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4eb58d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x222e36 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x02f434 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eceb58d; op2val:0x3fa22e36; op3val:0x7f02f434; valaddr_reg:x16; val_offset:756; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 756, x17, x15, 536, x18)

inst_1084:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4eb58d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x222e36 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x02f434 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eceb58d; op2val:0x3fa22e36; op3val:0x7f02f434; valaddr_reg:x16; val_offset:768; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 768, x17, x15, 544, x18)

inst_1085:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4eb58d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x222e36 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x02f434 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eceb58d; op2val:0x3fa22e36; op3val:0x7f02f434; valaddr_reg:x16; val_offset:780; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 780, x17, x15, 552, x18)

inst_1086:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c2059 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x11387d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1efa7c and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c2059; op2val:0x3f11387d; op3val:0x7e9efa7c; valaddr_reg:x16; val_offset:792; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 792, x17, x15, 560, x18)

inst_1087:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c2059 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x11387d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1efa7c and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c2059; op2val:0x3f11387d; op3val:0x7e9efa7c; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 568, x18)

inst_1088:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c2059 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x11387d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1efa7c and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c2059; op2val:0x3f11387d; op3val:0x7e9efa7c; valaddr_reg:x16; val_offset:816; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 816, x17, x15, 576, x18)

inst_1089:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c2059 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x11387d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1efa7c and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c2059; op2val:0x3f11387d; op3val:0x7e9efa7c; valaddr_reg:x16; val_offset:828; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 828, x17, x15, 584, x18)

inst_1090:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c2059 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x11387d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1efa7c and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c2059; op2val:0x3f11387d; op3val:0x7e9efa7c; valaddr_reg:x16; val_offset:840; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 840, x17, x15, 592, x18)

inst_1091:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x516e9f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3c33f6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19f7bf and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e516e9f; op2val:0x403c33f6; op3val:0x7f19f7bf; valaddr_reg:x16; val_offset:852; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 852, x17, x15, 600, x18)

inst_1092:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x516e9f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3c33f6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19f7bf and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e516e9f; op2val:0x403c33f6; op3val:0x7f19f7bf; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 608, x18)

inst_1093:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x516e9f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3c33f6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19f7bf and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e516e9f; op2val:0x403c33f6; op3val:0x7f19f7bf; valaddr_reg:x16; val_offset:876; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 876, x17, x15, 616, x18)

inst_1094:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x516e9f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3c33f6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19f7bf and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e516e9f; op2val:0x403c33f6; op3val:0x7f19f7bf; valaddr_reg:x16; val_offset:888; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 888, x17, x15, 624, x18)

inst_1095:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x516e9f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3c33f6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19f7bf and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e516e9f; op2val:0x403c33f6; op3val:0x7f19f7bf; valaddr_reg:x16; val_offset:900; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 900, x17, x15, 632, x18)

inst_1096:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f4b27 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0415cd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x13dde9 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8f4b27; op2val:0x400415cd; op3val:0x7f13dde9; valaddr_reg:x16; val_offset:912; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 912, x17, x15, 640, x18)

inst_1097:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f4b27 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0415cd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x13dde9 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8f4b27; op2val:0x400415cd; op3val:0x7f13dde9; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 648, x18)

inst_1098:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f4b27 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0415cd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x13dde9 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8f4b27; op2val:0x400415cd; op3val:0x7f13dde9; valaddr_reg:x16; val_offset:936; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 936, x17, x15, 656, x18)

inst_1099:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f4b27 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0415cd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x13dde9 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8f4b27; op2val:0x400415cd; op3val:0x7f13dde9; valaddr_reg:x16; val_offset:948; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 948, x17, x15, 664, x18)

inst_1100:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f4b27 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0415cd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x13dde9 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8f4b27; op2val:0x400415cd; op3val:0x7f13dde9; valaddr_reg:x16; val_offset:960; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 960, x17, x15, 672, x18)

inst_1101:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3493df and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ecb22 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11de47 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb493df; op2val:0x3fcecb22; op3val:0x7f11de47; valaddr_reg:x16; val_offset:972; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 972, x17, x15, 680, x18)

inst_1102:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3493df and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ecb22 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11de47 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb493df; op2val:0x3fcecb22; op3val:0x7f11de47; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 688, x18)

inst_1103:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3493df and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ecb22 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11de47 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb493df; op2val:0x3fcecb22; op3val:0x7f11de47; valaddr_reg:x16; val_offset:996; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 996, x17, x15, 696, x18)

inst_1104:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3493df and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ecb22 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11de47 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb493df; op2val:0x3fcecb22; op3val:0x7f11de47; valaddr_reg:x16; val_offset:1008; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1008, x17, x15, 704, x18)

inst_1105:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3493df and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ecb22 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11de47 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb493df; op2val:0x3fcecb22; op3val:0x7f11de47; valaddr_reg:x16; val_offset:1020; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1020, x17, x15, 712, x18)

inst_1106:
// fs1 == 0 and fe1 == 0xf3 and fm1 == 0x319f1b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x376ad3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e85b6 and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x79b19f1b; op2val:0x44b76ad3; op3val:0x7efe85b6; valaddr_reg:x16; val_offset:1032; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1032, x17, x15, 720, x18)

inst_1107:
// fs1 == 0 and fe1 == 0xf3 and fm1 == 0x319f1b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x376ad3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e85b6 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x79b19f1b; op2val:0x44b76ad3; op3val:0x7efe85b6; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 728, x18)

inst_1108:
// fs1 == 0 and fe1 == 0xf3 and fm1 == 0x319f1b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x376ad3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e85b6 and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x79b19f1b; op2val:0x44b76ad3; op3val:0x7efe85b6; valaddr_reg:x16; val_offset:1056; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1056, x17, x15, 736, x18)

inst_1109:
// fs1 == 0 and fe1 == 0xf3 and fm1 == 0x319f1b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x376ad3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e85b6 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x79b19f1b; op2val:0x44b76ad3; op3val:0x7efe85b6; valaddr_reg:x16; val_offset:1068; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1068, x17, x15, 744, x18)

inst_1110:
// fs1 == 0 and fe1 == 0xf3 and fm1 == 0x319f1b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x376ad3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e85b6 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x79b19f1b; op2val:0x44b76ad3; op3val:0x7efe85b6; valaddr_reg:x16; val_offset:1080; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1080, x17, x15, 752, x18)

inst_1111:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a40d7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a1548 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x48ecdf and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eba40d7; op2val:0x3f0a1548; op3val:0x7e48ecdf; valaddr_reg:x16; val_offset:1092; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1092, x17, x15, 760, x18)

inst_1112:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a40d7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a1548 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x48ecdf and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eba40d7; op2val:0x3f0a1548; op3val:0x7e48ecdf; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 768, x18)

inst_1113:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a40d7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a1548 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x48ecdf and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eba40d7; op2val:0x3f0a1548; op3val:0x7e48ecdf; valaddr_reg:x16; val_offset:1116; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1116, x17, x15, 776, x18)

inst_1114:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a40d7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a1548 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x48ecdf and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eba40d7; op2val:0x3f0a1548; op3val:0x7e48ecdf; valaddr_reg:x16; val_offset:1128; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1128, x17, x15, 784, x18)

inst_1115:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a40d7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a1548 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x48ecdf and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eba40d7; op2val:0x3f0a1548; op3val:0x7e48ecdf; valaddr_reg:x16; val_offset:1140; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1140, x17, x15, 792, x18)

inst_1116:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x185240 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x049ddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1dd0ae and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f185240; op2val:0x3f849ddd; op3val:0x7f1dd0ae; valaddr_reg:x16; val_offset:1152; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1152, x17, x15, 800, x18)

inst_1117:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x185240 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x049ddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1dd0ae and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f185240; op2val:0x3f849ddd; op3val:0x7f1dd0ae; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 808, x18)

inst_1118:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x185240 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x049ddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1dd0ae and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f185240; op2val:0x3f849ddd; op3val:0x7f1dd0ae; valaddr_reg:x16; val_offset:1176; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1176, x17, x15, 816, x18)

inst_1119:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x185240 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x049ddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1dd0ae and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f185240; op2val:0x3f849ddd; op3val:0x7f1dd0ae; valaddr_reg:x16; val_offset:1188; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1188, x17, x15, 824, x18)

inst_1120:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x09ecac and fs2 == 0 and fe2 == 0x7b and fm2 == 0x026746 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x0c83a7 and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f09ecac; op2val:0x3d826746; op3val:0x7d0c83a7; valaddr_reg:x16; val_offset:1200; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1200, x17, x15, 832, x18)

inst_1121:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x09ecac and fs2 == 0 and fe2 == 0x7b and fm2 == 0x026746 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x0c83a7 and rm_val == 1  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f09ecac; op2val:0x3d826746; op3val:0x7d0c83a7; valaddr_reg:x16; val_offset:1212; rmval:0x1; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x1, 0, x16, 1212, x17, x15, 840, x18)

inst_1122:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x09ecac and fs2 == 0 and fe2 == 0x7b and fm2 == 0x026746 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x0c83a7 and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f09ecac; op2val:0x3d826746; op3val:0x7d0c83a7; valaddr_reg:x16; val_offset:1224; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1224, x17, x15, 848, x18)

inst_1123:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2deee7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0aa40d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3c647e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eadeee7; op2val:0x400aa40d; op3val:0x7f3c647e; valaddr_reg:x16; val_offset:1236; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1236, x17, x15, 856, x18)

inst_1124:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2deee7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0aa40d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3c647e and rm_val == 3  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eadeee7; op2val:0x400aa40d; op3val:0x7f3c647e; valaddr_reg:x16; val_offset:1248; rmval:0x3; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x3, 0, x16, 1248, x17, x15, 864, x18)

inst_1125:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2deee7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0aa40d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3c647e and rm_val == 2  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eadeee7; op2val:0x400aa40d; op3val:0x7f3c647e; valaddr_reg:x16; val_offset:1260; rmval:0x2; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x2, 0, x16, 1260, x17, x15, 872, x18)

inst_1126:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2deee7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0aa40d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3c647e and rm_val == 0  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eadeee7; op2val:0x400aa40d; op3val:0x7f3c647e; valaddr_reg:x16; val_offset:1272; rmval:0x0; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x0, 0, x16, 1272, x17, x15, 880, x18)

inst_1127:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x513405 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4fb5c9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x29bd9e and rm_val == 4  
// opcode: fnmadd.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed13405; op2val:0x3fcfb5c9; op3val:0x7f29bd9e; valaddr_reg:x16; val_offset:1284; rmval:0x4; testreg:x18
TEST_FPR4_OP(fnmadd.s, f13, f10, f11, f12, 0x4, 0, x16, 1284, x17, x15, 888, x18)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
test_fp:
.word 0x7f185240
.word 0x3f849ddd
.word 0x7f1dd0ae
.word 0x7f09ecac
.word 0x3d826746
.word 0x7d0c83a7
.word 0x7f09ecac
.word 0x7f09ecac
.word 0x7d0c83a7
.word 0x7f09ecac
.word 0x3d826746
.word 0x7d0c83a7
.word 0x7f09ecac
.word 0x3d826746
.word 0x3d826746
.word 0x7f09ecac
.word 0x7f09ecac
.word 0x7f09ecac
.word 0x7eadeee7
.word 0x7eadeee7
.word 0x7eadeee7
.word 0x7eadeee7
.word 0x400aa40d
.word 0x7eadeee7
.word 0x7eadeee7
.word 0x400aa40d
.word 0x400aa40d
.word 0x7eadeee7
.word 0x400aa40d
.word 0x7f3c647e
.word 0x7eadeee7
.word 0x7eadeee7
.word 0x7f3c647e
.word 0x7ed13405
.word 0x3fcfb5c9
.word 0x7ed13405
.word 0x7ed13405
.word 0x3fcfb5c9
.word 0x7f29bd9e
.word 0x7ed13405
.word 0x3fcfb5c9
.word 0x7f29bd9e
.word 0x7ed13405
.word 0x3fcfb5c9
.word 0x7f29bd9e
.word 0x7ed13405
.word 0x3fcfb5c9
.word 0x7f29bd9e
.word 0x7ed0110c
.word 0x3f236d8e
.word 0x7e84d3e6
.word 0x7ed0110c
.word 0x3f236d8e
.word 0x7e84d3e6
.word 0x7ed0110c
.word 0x3f236d8e
.word 0x7e84d3e6
.word 0x7ed0110c
.word 0x3f236d8e
.word 0x7e84d3e6
.word 0x7ed0110c
.word 0x3f236d8e
.word 0x7e84d3e6
.word 0x7ea828cf
.word 0x3f153dda
.word 0x7e4410c4
.word 0x7ea828cf
.word 0x3f153dda
.word 0x7e4410c4
.word 0x7ea828cf
.word 0x3f153dda
.word 0x7e4410c4
.word 0x7ea828cf
.word 0x3f153dda
.word 0x7e4410c4
.word 0x7ea828cf
.word 0x3f153dda
.word 0x7e4410c4
.word 0x7f3de754
.word 0x3f5f097a
.word 0x7f25738b
.word 0x7f3de754
.word 0x3f5f097a
.word 0x7f25738b
.word 0x7f3de754
.word 0x3f5f097a
.word 0x7f25738b
.word 0x7f3de754
.word 0x3f5f097a
.word 0x7f25738b
.word 0x7f3de754
.word 0x3f5f097a
.word 0x7f25738b
.word 0x7f075c57
.word 0x3f903fcc
.word 0x7f188b59
.word 0x7f075c57
.word 0x3f903fcc
.word 0x7f188b59
.word 0x7f075c57
.word 0x3f903fcc
.word 0x7f188b59
.word 0x7f075c57
.word 0x3f903fcc
.word 0x7f188b59
.word 0x7f075c57
.word 0x3f903fcc
.word 0x7f188b59
.word 0x7d583349
.word 0x3fdc315d
.word 0x7db9f5c4
.word 0x7d583349
.word 0x3fdc315d
.word 0x7db9f5c4
.word 0x7d583349
.word 0x3fdc315d
.word 0x7db9f5c4
.word 0x7d583349
.word 0x3fdc315d
.word 0x7db9f5c4
.word 0x7d583349
.word 0x3fdc315d
.word 0x7db9f5c4
.word 0x7f024167
.word 0x3f352b4f
.word 0x7eb85c8f
.word 0x7f024167
.word 0x3f352b4f
.word 0x7eb85c8f
.word 0x7f024167
.word 0x3f352b4f
.word 0x7eb85c8f
.word 0x7f024167
.word 0x3f352b4f
.word 0x7eb85c8f
.word 0x7f024167
.word 0x3f352b4f
.word 0x7eb85c8f
.word 0x7f3edebd
.word 0x3f79a9e2
.word 0x7f3a2550
.word 0x7f3edebd
.word 0x3f79a9e2
.word 0x7f3a2550
.word 0x7f3edebd
.word 0x3f79a9e2
.word 0x7f3a2550
.word 0x7f3edebd
.word 0x3f79a9e2
.word 0x7f3a2550
.word 0x7f3edebd
.word 0x3f79a9e2
.word 0x7f3a2550
.word 0x7eab2c70
.word 0x3ce4e6ed
.word 0x7c190dfc
.word 0x7eab2c70
.word 0x3ce4e6ed
.word 0x7c190dfc
.word 0x7eab2c70
.word 0x3ce4e6ed
.word 0x7c190dfc
.word 0x7eab2c70
.word 0x3ce4e6ed
.word 0x7c190dfc
.word 0x7eab2c70
.word 0x3ce4e6ed
.word 0x7c190dfc
.word 0x7f20e7b1
.word 0x3dfdd916
.word 0x7d9f8d6c
.word 0x7f20e7b1
.word 0x3dfdd916
.word 0x7d9f8d6c
.word 0x7f20e7b1
.word 0x3dfdd916
.word 0x7d9f8d6c
.word 0x7f20e7b1
.word 0x3dfdd916
.word 0x7d9f8d6c
.word 0x7f20e7b1
.word 0x3dfdd916
.word 0x7d9f8d6c
.word 0x7c6d92ab
.word 0x41dc039b
.word 0x7ecc2d63
.word 0x7c6d92ab
.word 0x41dc039b
.word 0x7ecc2d63
.word 0x7c6d92ab
.word 0x41dc039b
.word 0x7ecc2d63
.word 0x7c6d92ab
.word 0x41dc039b
.word 0x7ecc2d63
.word 0x7c6d92ab
.word 0x41dc039b
.word 0x7ecc2d63
.word 0x7eb419f9
.word 0x3f5cbe2f
.word 0x7e9b4c1e
.word 0x7eb419f9
.word 0x3f5cbe2f
.word 0x7e9b4c1e
.word 0x7eb419f9
.word 0x3f5cbe2f
.word 0x7e9b4c1e
.word 0x7eb419f9
.word 0x3f5cbe2f
.word 0x7e9b4c1e
.word 0x7eb419f9
.word 0x3f5cbe2f
.word 0x7e9b4c1e
.word 0x7de24363
.word 0x4090f5b7
.word 0x7f001f14
.word 0x7de24363
.word 0x4090f5b7
.word 0x7f001f14
.word 0x7de24363
.word 0x4090f5b7
.word 0x7f001f14
.word 0x7de24363
.word 0x4090f5b7
.word 0x7f001f14
.word 0x7de24363
.word 0x4090f5b7
.word 0x7f001f14
.word 0x7e8f4a69
.word 0x400ed4a6
.word 0x7f1fe49a
.word 0x7e8f4a69
.word 0x400ed4a6
.word 0x7f1fe49a
.word 0x7e8f4a69
.word 0x400ed4a6
.word 0x7f1fe49a
.word 0x7e8f4a69
.word 0x400ed4a6
.word 0x7f1fe49a
.word 0x7e8f4a69
.word 0x400ed4a6
.word 0x7f1fe49a
.word 0x7d9c90a0
.word 0x41032bc4
.word 0x7f20718c
.word 0x7d9c90a0
.word 0x41032bc4
.word 0x7f20718c
.word 0x7d9c90a0
.word 0x41032bc4
.word 0x7f20718c
.word 0x7d9c90a0
.word 0x41032bc4
.word 0x7f20718c
.word 0x7d9c90a0
.word 0x41032bc4
.word 0x7f20718c
.word 0x7e937bbb
.word 0x3fcfe828
.word 0x7eef8d98
.word 0x7e937bbb
.word 0x3fcfe828
.word 0x7eef8d98
.word 0x7e937bbb
.word 0x3fcfe828
.word 0x7eef8d98
.word 0x7e937bbb
.word 0x3fcfe828
.word 0x7eef8d98
.word 0x7e937bbb
.word 0x3fcfe828
.word 0x7eef8d98
.word 0x7e52effd
.word 0x402813b5
.word 0x7f0a7dbc
.word 0x7e52effd
.word 0x402813b5
.word 0x7f0a7dbc
.word 0x7e52effd
.word 0x402813b5
.word 0x7f0a7dbc
.word 0x7e52effd
.word 0x402813b5
.word 0x7f0a7dbc
.word 0x7e52effd
.word 0x402813b5
.word 0x7f0a7dbc
.word 0x7eaf0189
.word 0x3e09b1fd
.word 0x7d3c42ff
.word 0x7eaf0189
.word 0x3e09b1fd
.word 0x7d3c42ff
.word 0x7eaf0189
.word 0x3e09b1fd
.word 0x7d3c42ff
.word 0x7eaf0189
.word 0x3e09b1fd
.word 0x7d3c42ff
.word 0x7eaf0189
.word 0x3e09b1fd
.word 0x7d3c42ff
.word 0x7cb78e9e
.word 0x4205090e
.word 0x7f3ec72e
.word 0x7cb78e9e
.word 0x4205090e
.word 0x7f3ec72e
.word 0x7cb78e9e
.word 0x4205090e
.word 0x7f3ec72e
.word 0x7cb78e9e
.word 0x4205090e
.word 0x7f3ec72e
.word 0x7cb78e9e
.word 0x4205090e
.word 0x7f3ec72e
.word 0x7a96be52
.word 0x440fdc26
.word 0x7f296be5
.word 0x7a96be52
.word 0x440fdc26
.word 0x7f296be5
.word 0x7a96be52
.word 0x440fdc26
.word 0x7f296be5
.word 0x7a96be52
.word 0x440fdc26
.word 0x7f296be5
.word 0x7a96be52
.word 0x440fdc26
.word 0x7f296be5
.word 0x7f2f0a94
.word 0x3e99db73
.word 0x7e5266c0
.word 0x7f2f0a94
.word 0x3e99db73
.word 0x7e5266c0
.word 0x7f2f0a94
.word 0x3e99db73
.word 0x7e5266c0
.word 0x7f2f0a94
.word 0x3e99db73
.word 0x7e5266c0
.word 0x7f2f0a94
.word 0x3e99db73
.word 0x7e5266c0
.word 0x7f3a7368
.word 0x3f2505b8
.word 0x7ef0611a
.word 0x7f3a7368
.word 0x3f2505b8
.word 0x7ef0611a
.word 0x7f3a7368
.word 0x3f2505b8
.word 0x7ef0611a
.word 0x7f3a7368
.word 0x3f2505b8
.word 0x7ef0611a
.word 0x7f3a7368
.word 0x3f2505b8
.word 0x7ef0611a
.word 0x7edb9c6a
.word 0x3fa446a0
.word 0x7f0ceccb
.word 0x7edb9c6a
.word 0x3fa446a0
.word 0x7f0ceccb
.word 0x7edb9c6a
.word 0x3fa446a0
.word 0x7f0ceccb
.word 0x7edb9c6a
.word 0x3fa446a0
.word 0x7f0ceccb
.word 0x7edb9c6a
.word 0x3fa446a0
.word 0x7f0ceccb
.word 0x7eaeef4a
.word 0x3fe1d6f5
.word 0x7f1a5333
.word 0x7eaeef4a
.word 0x3fe1d6f5
.word 0x7f1a5333
.word 0x7eaeef4a
.word 0x3fe1d6f5
.word 0x7f1a5333
.word 0x7eaeef4a
.word 0x3fe1d6f5
.word 0x7f1a5333
.word 0x7eaeef4a
.word 0x3fe1d6f5
.word 0x7f1a5333
.word 0x7da9bf15
.word 0x40b1d38a
.word 0x7eebd2c4
.word 0x7da9bf15
.word 0x40b1d38a
.word 0x7eebd2c4
.word 0x7da9bf15
.word 0x40b1d38a
.word 0x7eebd2c4
.word 0x7da9bf15
.word 0x40b1d38a
.word 0x7eebd2c4
.word 0x7da9bf15
.word 0x40b1d38a
.word 0x7eebd2c4
.word 0x7f0de12c
.word 0x3f1e961e
.word 0x7eafc857
.word 0x7f0de12c
.word 0x3f1e961e
.word 0x7eafc857
.word 0x7f0de12c
.word 0x3f1e961e
.word 0x7eafc857
.word 0x7f0de12c
.word 0x3f1e961e
.word 0x7eafc857
.word 0x7f0de12c
.word 0x3f1e961e
.word 0x7eafc857
.word 0x7ef17d9d
.word 0x3faef083
.word 0x7f250642
.word 0x7ef17d9d
.word 0x3faef083
.word 0x7f250642
.word 0x7ef17d9d
.word 0x3faef083
.word 0x7f250642
.word 0x7ef17d9d
.word 0x3faef083
.word 0x7f250642
.word 0x7ef17d9d
.word 0x3faef083
.word 0x7f250642
.word 0x7e068091
.word 0x3f868118
.word 0x7e0d5640
.word 0x7e068091
.word 0x3f868118
.word 0x7e0d5640
.word 0x7e068091
.word 0x3f868118
.word 0x7e0d5640
.word 0x7e068091
.word 0x3f868118
.word 0x7e0d5640
.word 0x7e068091
.word 0x3f868118
.word 0x7e0d5640
.word 0x7f0bc4e1
.word 0x3fa13184
.word 0x7f3003b5
.word 0x7f0bc4e1
.word 0x3fa13184
.word 0x7f3003b5
.word 0x7f0bc4e1
.word 0x3fa13184
.word 0x7f3003b5
.word 0x7f0bc4e1
.word 0x3fa13184
.word 0x7f3003b5
.word 0x7f0bc4e1
.word 0x3fa13184
.word 0x7f3003b5
.word 0x7e86cc9c
.word 0x3ee6cf6d
.word 0x7df3121a
.word 0x7e86cc9c
.word 0x3ee6cf6d
.word 0x7df3121a
.word 0x7e86cc9c
.word 0x3ee6cf6d
.word 0x7df3121a
.word 0x7e86cc9c
.word 0x3ee6cf6d
.word 0x7df3121a
.word 0x7e86cc9c
.word 0x3ee6cf6d
.word 0x7df3121a
.word 0x7eff5201
.word 0x3e4052f8
.word 0x7dbfd041
.word 0x7eff5201
.word 0x3e4052f8
.word 0x7dbfd041
.word 0x7eff5201
.word 0x3e4052f8
.word 0x7dbfd041
.word 0x7eff5201
.word 0x3e4052f8
.word 0x7dbfd041
.word 0x7eff5201
.word 0x3e4052f8
.word 0x7dbfd041
.word 0x7d851fb7
.word 0x4134eb67
.word 0x7f3c296d
.word 0x7d851fb7
.word 0x4134eb67
.word 0x7f3c296d
.word 0x7d851fb7
.word 0x4134eb67
.word 0x7f3c296d
.word 0x7d851fb7
.word 0x4134eb67
.word 0x7f3c296d
.word 0x7d851fb7
.word 0x4134eb67
.word 0x7f3c296d
.word 0x7f040377
.word 0x3f9106a2
.word 0x7f1592c4
.word 0x7f040377
.word 0x3f9106a2
.word 0x7f1592c4
.word 0x7f040377
.word 0x3f9106a2
.word 0x7f1592c4
.word 0x7f040377
.word 0x3f9106a2
.word 0x7f1592c4
.word 0x7f040377
.word 0x3f9106a2
.word 0x7f1592c4
.word 0x7ec1f901
.word 0x3e664779
.word 0x7dae7bdf
.word 0x7ec1f901
.word 0x3e664779
.word 0x7dae7bdf
.word 0x7ec1f901
.word 0x3e664779
.word 0x7dae7bdf
.word 0x7ec1f901
.word 0x3e664779
.word 0x7dae7bdf
.word 0x7ec1f901
.word 0x3e664779
.word 0x7dae7bdf
.word 0x7f0a2ca1
.word 0x3e5cb7f4
.word 0x7dee4348
.word 0x7f0a2ca1
.word 0x3e5cb7f4
.word 0x7dee4348
.word 0x7f0a2ca1
.word 0x3e5cb7f4
.word 0x7dee4348
.word 0x7f0a2ca1
.word 0x3e5cb7f4
.word 0x7dee4348
.word 0x7f0a2ca1
.word 0x3e5cb7f4
.word 0x7dee4348
.word 0x7da80d2c
.word 0x40b0665c
.word 0x7ee79880
.word 0x7da80d2c
.word 0x40b0665c
.word 0x7ee79880
.word 0x7da80d2c
.word 0x40b0665c
.word 0x7ee79880
.word 0x7da80d2c
.word 0x40b0665c
.word 0x7ee79880
.word 0x7da80d2c
.word 0x40b0665c
.word 0x7ee79880
.word 0x7d4cf955
.word 0x3ffc4412
.word 0x7dc9fbf1
.word 0x7d4cf955
.word 0x3ffc4412
.word 0x7dc9fbf1
.word 0x7d4cf955
.word 0x3ffc4412
.word 0x7dc9fbf1
.word 0x7d4cf955
.word 0x3ffc4412
.word 0x7dc9fbf1
.word 0x7d4cf955
.word 0x3ffc4412
.word 0x7dc9fbf1
.word 0x7ef962d0
.word 0x3f9d3c53
.word 0x7f192c5e
.word 0x7ef962d0
.word 0x3f9d3c53
.word 0x7f192c5e
.word 0x7ef962d0
.word 0x3f9d3c53
.word 0x7f192c5e
.word 0x7ef962d0
.word 0x3f9d3c53
.word 0x7f192c5e
.word 0x7ef962d0
.word 0x3f9d3c53
.word 0x7f192c5e
.word 0x7ee334ab
.word 0x3fbb9bf9
.word 0x7f2681e8
.word 0x7ee334ab
.word 0x3fbb9bf9
.word 0x7f2681e8
.word 0x7ee334ab
.word 0x3fbb9bf9
.word 0x7f2681e8
.word 0x7ee334ab
.word 0x3fbb9bf9
.word 0x7f2681e8
.word 0x7ee334ab
.word 0x3fbb9bf9
.word 0x7f2681e8
.word 0x7f3eed5f
.word 0x3f58afb5
.word 0x7f219b54
.word 0x7f3eed5f
.word 0x3f58afb5
.word 0x7f219b54
.word 0x7f3eed5f
.word 0x3f58afb5
.word 0x7f219b54
.word 0x7f3eed5f
.word 0x3f58afb5
.word 0x7f219b54
.word 0x7f3eed5f
.word 0x3f58afb5
.word 0x7f219b54
.word 0x7ebb69c6
.word 0x3f3f1118
.word 0x7e8be06e
.word 0x7ebb69c6
.word 0x3f3f1118
.word 0x7e8be06e
.word 0x7ebb69c6
.word 0x3f3f1118
.word 0x7e8be06e
.word 0x7ebb69c6
.word 0x3f3f1118
.word 0x7e8be06e
.word 0x7ebb69c6
.word 0x3f3f1118
.word 0x7e8be06e
.word 0x7ec7c980
.word 0x3fbf0454
.word 0x7f1512b7
.word 0x7ec7c980
.word 0x3fbf0454
.word 0x7f1512b7
.word 0x7ec7c980
.word 0x3fbf0454
.word 0x7f1512b7
.word 0x7ec7c980
.word 0x3fbf0454
.word 0x7f1512b7
.word 0x7ec7c980
.word 0x3fbf0454
.word 0x7f1512b7
.word 0x7ec79ae9
.word 0x3feaedd6
.word 0x7f372d0b
.word 0x7ec79ae9
.word 0x3feaedd6
.word 0x7f372d0b
.word 0x7ec79ae9
.word 0x3feaedd6
.word 0x7f372d0b
.word 0x7ec79ae9
.word 0x3feaedd6
.word 0x7f372d0b
.word 0x7ec79ae9
.word 0x3feaedd6
.word 0x7f372d0b
.word 0x7f2eccce
.word 0x3f6b5891
.word 0x7f20b27b
.word 0x7f2eccce
.word 0x3f6b5891
.word 0x7f20b27b
.word 0x7f2eccce
.word 0x3f6b5891
.word 0x7f20b27b
.word 0x7f2eccce
.word 0x3f6b5891
.word 0x7f20b27b
.word 0x7f2eccce
.word 0x3f6b5891
.word 0x7f20b27b
.word 0x7e92131e
.word 0x3ea96684
.word 0x7dc1523c
.word 0x7e92131e
.word 0x3ea96684
.word 0x7dc1523c
.word 0x7e92131e
.word 0x3ea96684
.word 0x7dc1523c
.word 0x7e92131e
.word 0x3ea96684
.word 0x7dc1523c
.word 0x7e92131e
.word 0x3ea96684
.word 0x7dc1523c
.word 0x7f31e959
.word 0x3dc53067
.word 0x7d890a35
.word 0x7f31e959
.word 0x3dc53067
.word 0x7d890a35
.word 0x7f31e959
.word 0x3dc53067
.word 0x7d890a35
.word 0x7f31e959
.word 0x3dc53067
.word 0x7d890a35
.word 0x7f31e959
.word 0x3dc53067
.word 0x7d890a35
.word 0x7eef0a62
.word 0x3f9df75c
.word 0x7f138057
.word 0x7eef0a62
.word 0x3f9df75c
.word 0x7f138057
.word 0x7eef0a62
.word 0x3f9df75c
.word 0x7f138057
.word 0x7eef0a62
.word 0x3f9df75c
.word 0x7f138057
.word 0x7eef0a62
.word 0x3f9df75c
.word 0x7f138057
.word 0x7e6a2e5f
.word 0x3e8a93e8
.word 0x7d7d8898
.word 0x7e6a2e5f
.word 0x3e8a93e8
.word 0x7d7d8898
.word 0x7e6a2e5f
.word 0x3e8a93e8
.word 0x7d7d8898
.word 0x7e6a2e5f
.word 0x3e8a93e8
.word 0x7d7d8898
.word 0x7e6a2e5f
.word 0x3e8a93e8
.word 0x7d7d8898
.word 0x7e8b58ef
.word 0x3c71d2ec
.word 0x7b83a189
.word 0x7e8b58ef
.word 0x3c71d2ec
.word 0x7b83a189
.word 0x7e8b58ef
.word 0x3c71d2ec
.word 0x7b83a189
.word 0x7e8b58ef
.word 0x3c71d2ec
.word 0x7b83a189
.word 0x7e8b58ef
.word 0x3c71d2ec
.word 0x7b83a189
.word 0x7e8e7599
.word 0x401380c4
.word 0x7f242a5e
.word 0x7e8e7599
.word 0x401380c4
.word 0x7f242a5e
.word 0x7e8e7599
.word 0x401380c4
.word 0x7f242a5e
.word 0x7e8e7599
.word 0x401380c4
.word 0x7f242a5e
.word 0x7e8e7599
.word 0x401380c4
.word 0x7f242a5e
.word 0x7e416656
.word 0x3f0708c5
.word 0x7dcc072f
.word 0x7e416656
.word 0x3f0708c5
.word 0x7dcc072f
.word 0x7e416656
.word 0x3f0708c5
.word 0x7dcc072f
.word 0x7e416656
.word 0x3f0708c5
.word 0x7dcc072f
.word 0x7e416656
.word 0x3f0708c5
.word 0x7dcc072f
.word 0x7f2428ca
.word 0x3eca4396
.word 0x7e81b386
.word 0x7f2428ca
.word 0x3eca4396
.word 0x7e81b386
.word 0x7f2428ca
.word 0x3eca4396
.word 0x7e81b386
.word 0x7f2428ca
.word 0x3eca4396
.word 0x7e81b386
.word 0x7f2428ca
.word 0x3eca4396
.word 0x7e81b386
.word 0x7f307a0a
.word 0x3f723d58
.word 0x7f26fda7
.word 0x7f307a0a
.word 0x3f723d58
.word 0x7f26fda7
.word 0x7f307a0a
.word 0x3f723d58
.word 0x7f26fda7
.word 0x7f307a0a
.word 0x3f723d58
.word 0x7f26fda7
.word 0x7f307a0a
.word 0x3f723d58
.word 0x7f26fda7
.word 0x7f2cacd1
.word 0x3e2fbe41
.word 0x7ded14ee
.word 0x7f2cacd1
.word 0x3e2fbe41
.word 0x7ded14ee
.word 0x7f2cacd1
.word 0x3e2fbe41
.word 0x7ded14ee
.word 0x7f2cacd1
.word 0x3e2fbe41
.word 0x7ded14ee
.word 0x7f2cacd1
.word 0x3e2fbe41
.word 0x7ded14ee
.word 0x7eb4a6ae
.word 0x3fe5109e
.word 0x7f21a4d4
.word 0x7eb4a6ae
.word 0x3fe5109e
.word 0x7f21a4d4
.word 0x7eb4a6ae
.word 0x3fe5109e
.word 0x7f21a4d4
.word 0x7eb4a6ae
.word 0x3fe5109e
.word 0x7f21a4d4
.word 0x7eb4a6ae
.word 0x3fe5109e
.word 0x7f21a4d4
.word 0x7f054c46
.word 0x3f95a306
.word 0x7f1bd48f
.word 0x7f054c46
.word 0x3f95a306
.word 0x7f1bd48f
.word 0x7f054c46
.word 0x3f95a306
.word 0x7f1bd48f
.word 0x7f054c46
.word 0x3f95a306
.word 0x7f1bd48f
.word 0x7f054c46
.word 0x3f95a306
.word 0x7f1bd48f
.word 0x7f257510
.word 0x3f1daeab
.word 0x7ecbd35e
.word 0x7f257510
.word 0x3f1daeab
.word 0x7ecbd35e
.word 0x7f257510
.word 0x3f1daeab
.word 0x7ecbd35e
.word 0x7f257510
.word 0x3f1daeab
.word 0x7ecbd35e
.word 0x7f257510
.word 0x3f1daeab
.word 0x7ecbd35e
.word 0x7ee39870
.word 0x3f4c99bd
.word 0x7eb5e627
.word 0x7ee39870
.word 0x3f4c99bd
.word 0x7eb5e627
.word 0x7ee39870
.word 0x3f4c99bd
.word 0x7eb5e627
.word 0x7ee39870
.word 0x3f4c99bd
.word 0x7eb5e627
.word 0x7ee39870
.word 0x3f4c99bd
.word 0x7eb5e627
.word 0x7ec535cf
.word 0x3e6f175d
.word 0x7db82f3c
.word 0x7ec535cf
.word 0x3e6f175d
.word 0x7db82f3c
.word 0x7ec535cf
.word 0x3e6f175d
.word 0x7db82f3c
.word 0x7ec535cf
.word 0x3e6f175d
.word 0x7db82f3c
.word 0x7ec535cf
.word 0x3e6f175d
.word 0x7db82f3c
.word 0x7f3607d2
.word 0x3f5a9724
.word 0x7f1b6e21
.word 0x7f3607d2
.word 0x3f5a9724
.word 0x7f1b6e21
.word 0x7f3607d2
.word 0x3f5a9724
.word 0x7f1b6e21
.word 0x7f3607d2
.word 0x3f5a9724
.word 0x7f1b6e21
.word 0x7f3607d2
.word 0x3f5a9724
.word 0x7f1b6e21
.word 0x7f1b3506
.word 0x3f366e13
.word 0x7edd34de
.word 0x7f1b3506
.word 0x3f366e13
.word 0x7edd34de
.word 0x7f1b3506
.word 0x3f366e13
.word 0x7edd34de
.word 0x7f1b3506
.word 0x3f366e13
.word 0x7edd34de
.word 0x7f1b3506
.word 0x3f366e13
.word 0x7edd34de
.word 0x7e13dd38
.word 0x40150f89
.word 0x7eac3176
.word 0x7e13dd38
.word 0x40150f89
.word 0x7eac3176
.word 0x7e13dd38
.word 0x40150f89
.word 0x7eac3176
.word 0x7e13dd38
.word 0x40150f89
.word 0x7eac3176
.word 0x7e13dd38
.word 0x40150f89
.word 0x7eac3176
.word 0x7dd21565
.word 0x40cfc576
.word 0x7f2a8159
.word 0x7dd21565
.word 0x40cfc576
.word 0x7f2a8159
.word 0x7dd21565
.word 0x40cfc576
.word 0x7f2a8159
.word 0x7dd21565
.word 0x40cfc576
.word 0x7f2a8159
.word 0x7dd21565
.word 0x40cfc576
.word 0x7f2a8159
.word 0x7eb87cb7
.word 0x3f0ff35d
.word 0x7e4f7a18
.word 0x7eb87cb7
.word 0x3f0ff35d
.word 0x7e4f7a18
.word 0x7eb87cb7
.word 0x3f0ff35d
.word 0x7e4f7a18
.word 0x7eb87cb7
.word 0x3f0ff35d
.word 0x7e4f7a18
.word 0x7eb87cb7
.word 0x3f0ff35d
.word 0x7e4f7a18
.word 0x7ed8669e
.word 0x3f8e6227
.word 0x7ef0b7c8
.word 0x7ed8669e
.word 0x3f8e6227
.word 0x7ef0b7c8
.word 0x7ed8669e
.word 0x3f8e6227
.word 0x7ef0b7c8
.word 0x7ed8669e
.word 0x3f8e6227
.word 0x7ef0b7c8
.word 0x7ed8669e
.word 0x3f8e6227
.word 0x7ef0b7c8
.word 0x7e936b51
.word 0x3fc5fd37
.word 0x7ee406cc
.word 0x7e936b51
.word 0x3fc5fd37
.word 0x7ee406cc
.word 0x7e936b51
.word 0x3fc5fd37
.word 0x7ee406cc
.word 0x7e936b51
.word 0x3fc5fd37
.word 0x7ee406cc
.word 0x7e936b51
.word 0x3fc5fd37
.word 0x7ee406cc
.word 0x7e0ba7c1
.word 0x40abf5fd
.word 0x7f3b9e80
.word 0x7e0ba7c1
.word 0x40abf5fd
.word 0x7f3b9e80
.word 0x7e0ba7c1
.word 0x40abf5fd
.word 0x7f3b9e80
.word 0x7e0ba7c1
.word 0x40abf5fd
.word 0x7f3b9e80
.word 0x7e0ba7c1
.word 0x40abf5fd
.word 0x7f3b9e80
.word 0x7dcb55e5
.word 0x404aac55
.word 0x7ea0faa9
.word 0x7dcb55e5
.word 0x404aac55
.word 0x7ea0faa9
.word 0x7dcb55e5
.word 0x404aac55
.word 0x7ea0faa9
.word 0x7dcb55e5
.word 0x404aac55
.word 0x7ea0faa9
.word 0x7dcb55e5
.word 0x404aac55
.word 0x7ea0faa9
.word 0x7ee2d797
.word 0x3eeccffe
.word 0x7e51d70d
.word 0x7ee2d797
.word 0x3eeccffe
.word 0x7e51d70d
.word 0x7ee2d797
.word 0x3eeccffe
.word 0x7e51d70d
.word 0x7ee2d797
.word 0x3eeccffe
.word 0x7e51d70d
.word 0x7ee2d797
.word 0x3eeccffe
.word 0x7e51d70d
.word 0x7f1f0a23
.word 0x3dd86415
.word 0x7d866eba
.word 0x7f1f0a23
.word 0x3dd86415
.word 0x7d866eba
.word 0x7f1f0a23
.word 0x3dd86415
.word 0x7d866eba
.word 0x7f1f0a23
.word 0x3dd86415
.word 0x7d866eba
.word 0x7f1f0a23
.word 0x3dd86415
.word 0x7d866eba
.word 0x7d512a61
.word 0x3d1b3a11
.word 0x7afda835
.word 0x7d512a61
.word 0x3d1b3a11
.word 0x7afda835
.word 0x7d512a61
.word 0x3d1b3a11
.word 0x7afda835
.word 0x7d512a61
.word 0x3d1b3a11
.word 0x7afda835
.word 0x7d512a61
.word 0x3d1b3a11
.word 0x7afda835
.word 0x7dd61e0c
.word 0x3d906484
.word 0x7bf189f3
.word 0x7dd61e0c
.word 0x3d906484
.word 0x7bf189f3
.word 0x7dd61e0c
.word 0x3d906484
.word 0x7bf189f3
.word 0x7dd61e0c
.word 0x3d906484
.word 0x7bf189f3
.word 0x7dd61e0c
.word 0x3d906484
.word 0x7bf189f3
.word 0x7f1fd54d
.word 0x3d7ea0e8
.word 0x7d1efa19
.word 0x7f1fd54d
.word 0x3d7ea0e8
.word 0x7d1efa19
.word 0x7f1fd54d
.word 0x3d7ea0e8
.word 0x7d1efa19
.word 0x7f1fd54d
.word 0x3d7ea0e8
.word 0x7d1efa19
.word 0x7f1fd54d
.word 0x3d7ea0e8
.word 0x7d1efa19
.word 0x7f35fe5b
.word 0x3eeb4e05
.word 0x7ea747f5
.word 0x7f35fe5b
.word 0x3eeb4e05
.word 0x7ea747f5
.word 0x7f35fe5b
.word 0x3eeb4e05
.word 0x7ea747f5
.word 0x7f35fe5b
.word 0x3eeb4e05
.word 0x7ea747f5
.word 0x7f35fe5b
.word 0x3eeb4e05
.word 0x7ea747f5
.word 0x7cac1d45
.word 0x42038dbf
.word 0x7f30e48e
.word 0x7cac1d45
.word 0x42038dbf
.word 0x7f30e48e
.word 0x7cac1d45
.word 0x42038dbf
.word 0x7f30e48e
.word 0x7cac1d45
.word 0x42038dbf
.word 0x7f30e48e
.word 0x7cac1d45
.word 0x42038dbf
.word 0x7f30e48e
.word 0x7db3e534
.word 0x410192c8
.word 0x7f361b4b
.word 0x7db3e534
.word 0x410192c8
.word 0x7f361b4b
.word 0x7db3e534
.word 0x410192c8
.word 0x7f361b4b
.word 0x7db3e534
.word 0x410192c8
.word 0x7f361b4b
.word 0x7db3e534
.word 0x410192c8
.word 0x7f361b4b
.word 0x7cc9296d
.word 0x41336a25
.word 0x7e8cfb60
.word 0x7cc9296d
.word 0x41336a25
.word 0x7e8cfb60
.word 0x7cc9296d
.word 0x41336a25
.word 0x7e8cfb60
.word 0x7cc9296d
.word 0x41336a25
.word 0x7e8cfb60
.word 0x7cc9296d
.word 0x41336a25
.word 0x7e8cfb60
.word 0x7d8fe409
.word 0x40cb5f3b
.word 0x7ee49eb5
.word 0x7d8fe409
.word 0x40cb5f3b
.word 0x7ee49eb5
.word 0x7d8fe409
.word 0x40cb5f3b
.word 0x7ee49eb5
.word 0x7d8fe409
.word 0x40cb5f3b
.word 0x7ee49eb5
.word 0x7d8fe409
.word 0x40cb5f3b
.word 0x7ee49eb5
.word 0x7f034e7c
.word 0x3f916e22
.word 0x7f152fe4
.word 0x7f034e7c
.word 0x3f916e22
.word 0x7f152fe4
.word 0x7f034e7c
.word 0x3f916e22
.word 0x7f152fe4
.word 0x7f034e7c
.word 0x3f916e22
.word 0x7f152fe4
.word 0x7f034e7c
.word 0x3f916e22
.word 0x7f152fe4
.word 0x7f3f0fcc
.word 0x3f363027
.word 0x7f07f92b
.word 0x7f3f0fcc
.word 0x3f363027
.word 0x7f07f92b
.word 0x7f3f0fcc
.word 0x3f363027
.word 0x7f07f92b
.word 0x7f3f0fcc
.word 0x3f363027
.word 0x7f07f92b
.word 0x7f3f0fcc
.word 0x3f363027
.word 0x7f07f92b
.word 0x7f17c861
.word 0x3f712e6f
.word 0x7f0eff2c
.word 0x7f17c861
.word 0x3f712e6f
.word 0x7f0eff2c
.word 0x7f17c861
.word 0x3f712e6f
.word 0x7f0eff2c
.word 0x7f17c861
.word 0x3f712e6f
.word 0x7f0eff2c
.word 0x7f17c861
.word 0x3f712e6f
.word 0x7f0eff2c
.word 0x7ee368b9
.word 0x3edc69af
.word 0x7e43cbe1
.word 0x7ee368b9
.word 0x3edc69af
.word 0x7e43cbe1
.word 0x7ee368b9
.word 0x3edc69af
.word 0x7e43cbe1
.word 0x7ee368b9
.word 0x3edc69af
.word 0x7e43cbe1
.word 0x7ee368b9
.word 0x3edc69af
.word 0x7e43cbe1
.word 0x7f173551
.word 0x3e8b1967
.word 0x7e2451e9
.word 0x7f173551
.word 0x3e8b1967
.word 0x7e2451e9
.word 0x7f173551
.word 0x3e8b1967
.word 0x7e2451e9
.word 0x7f173551
.word 0x3e8b1967
.word 0x7e2451e9
.word 0x7f173551
.word 0x3e8b1967
.word 0x7e2451e9
.word 0x7f24fad5
.word 0x3f680772
.word 0x7f15881d
.word 0x7f24fad5
.word 0x3f680772
.word 0x7f15881d
.word 0x7f24fad5
.word 0x3f680772
.word 0x7f15881d
.word 0x7f24fad5
.word 0x3f680772
.word 0x7f15881d
.word 0x7f24fad5
.word 0x3f680772
.word 0x7f15881d
.word 0x7eaa4148
.word 0x3ee96e25
.word 0x7e1b3eab
.word 0x7eaa4148
.word 0x3ee96e25
.word 0x7e1b3eab
.word 0x7eaa4148
.word 0x3ee96e25
.word 0x7e1b3eab
.word 0x7eaa4148
.word 0x3ee96e25
.word 0x7e1b3eab
.word 0x7eaa4148
.word 0x3ee96e25
.word 0x7e1b3eab
.word 0x7ef9f86d
.word 0x3ee1c0e4
.word 0x7e5c6fb2
.word 0x7ef9f86d
.word 0x3ee1c0e4
.word 0x7e5c6fb2
.word 0x7ef9f86d
.word 0x3ee1c0e4
.word 0x7e5c6fb2
.word 0x7ef9f86d
.word 0x3ee1c0e4
.word 0x7e5c6fb2
.word 0x7ef9f86d
.word 0x3ee1c0e4
.word 0x7e5c6fb2
.word 0x7f01c7a5
.word 0x3f8a21b9
.word 0x7f0c0d70
.word 0x7f01c7a5
.word 0x3f8a21b9
.word 0x7f0c0d70
.word 0x7f01c7a5
.word 0x3f8a21b9
.word 0x7f0c0d70
.word 0x7f01c7a5
.word 0x3f8a21b9
.word 0x7f0c0d70
.word 0x7f01c7a5
.word 0x3f8a21b9
.word 0x7f0c0d70
.word 0x7f309a0c
.word 0x3f50c5b9
.word 0x7f100590
.word 0x7f309a0c
.word 0x3f50c5b9
.word 0x7f100590
.word 0x7f309a0c
.word 0x3f50c5b9
.word 0x7f100590
.word 0x7f309a0c
.word 0x3f50c5b9
.word 0x7f100590
.word 0x7f309a0c
.word 0x3f50c5b9
.word 0x7f100590
.word 0x7f3cc8a3
.word 0x3d5057a9
.word 0x7d19a3aa
.word 0x7f3cc8a3
.word 0x3d5057a9
.word 0x7d19a3aa
.word 0x7f3cc8a3
.word 0x3d5057a9
.word 0x7d19a3aa
.word 0x7f3cc8a3
.word 0x3d5057a9
.word 0x7d19a3aa
.word 0x7f3cc8a3
.word 0x3d5057a9
.word 0x7d19a3aa
.word 0x7db868e1
.word 0x3f6f4b41
.word 0x7dac6020
.word 0x7db868e1
.word 0x3f6f4b41
.word 0x7dac6020
.word 0x7db868e1
.word 0x3f6f4b41
.word 0x7dac6020
.word 0x7db868e1
.word 0x3f6f4b41
.word 0x7dac6020
.word 0x7db868e1
.word 0x3f6f4b41
.word 0x7dac6020
.word 0x7e017e79
.word 0x407b0813
.word 0x7efdf62e
.word 0x7e017e79
.word 0x407b0813
.word 0x7efdf62e
.word 0x7e017e79
.word 0x407b0813
.word 0x7efdf62e
.word 0x7e017e79
.word 0x407b0813
.word 0x7efdf62e
.word 0x7e017e79
.word 0x407b0813
.word 0x7efdf62e
.word 0x7f0b0956
.word 0x3f98c26e
.word 0x7f25ee48
.word 0x7f0b0956
.word 0x3f98c26e
.word 0x7f25ee48
.word 0x7f0b0956
.word 0x3f98c26e
.word 0x7f25ee48
.word 0x7f0b0956
.word 0x3f98c26e
.word 0x7f25ee48
.word 0x7f0b0956
.word 0x3f98c26e
.word 0x7f25ee48
.word 0x7e616815
.word 0x3fcd6ee4
.word 0x7eb4e1fc
.word 0x7e616815
.word 0x3fcd6ee4
.word 0x7eb4e1fc
.word 0x7e616815
.word 0x3fcd6ee4
.word 0x7eb4e1fc
.word 0x7e616815
.word 0x3fcd6ee4
.word 0x7eb4e1fc
.word 0x7e616815
.word 0x3fcd6ee4
.word 0x7eb4e1fc
.word 0x7ed913e5
.word 0x3fd0d3e6
.word 0x7f3113d9
.word 0x7ed913e5
.word 0x3fd0d3e6
.word 0x7f3113d9
.word 0x7ed913e5
.word 0x3fd0d3e6
.word 0x7f3113d9
.word 0x7ed913e5
.word 0x3fd0d3e6
.word 0x7f3113d9
.word 0x7ed913e5
.word 0x3fd0d3e6
.word 0x7f3113d9
.word 0x7f16fd83
.word 0x3e92dd89
.word 0x7e2d3e7e
.word 0x7f16fd83
.word 0x3e92dd89
.word 0x7e2d3e7e
.word 0x7f16fd83
.word 0x3e92dd89
.word 0x7e2d3e7e
.word 0x7f16fd83
.word 0x3e92dd89
.word 0x7e2d3e7e
.word 0x7f16fd83
.word 0x3e92dd89
.word 0x7e2d3e7e
.word 0x7cc5b82c
.word 0x4186ed1d
.word 0x7ed06b12
.word 0x7cc5b82c
.word 0x4186ed1d
.word 0x7ed06b12
.word 0x7cc5b82c
.word 0x4186ed1d
.word 0x7ed06b12
.word 0x7cc5b82c
.word 0x4186ed1d
.word 0x7ed06b12
.word 0x7cc5b82c
.word 0x4186ed1d
.word 0x7ed06b12
.word 0x7d99d31d
.word 0x406aee21
.word 0x7e8d2a0f
.word 0x7d99d31d
.word 0x406aee21
.word 0x7e8d2a0f
.word 0x7d99d31d
.word 0x406aee21
.word 0x7e8d2a0f
.word 0x7d99d31d
.word 0x406aee21
.word 0x7e8d2a0f
.word 0x7d99d31d
.word 0x406aee21
.word 0x7e8d2a0f
.word 0x7db00384
.word 0x40c68f57
.word 0x7f088546
.word 0x7db00384
.word 0x40c68f57
.word 0x7f088546
.word 0x7db00384
.word 0x40c68f57
.word 0x7f088546
.word 0x7db00384
.word 0x40c68f57
.word 0x7f088546
.word 0x7db00384
.word 0x40c68f57
.word 0x7f088546
.word 0x7cf4f85a
.word 0x41984854
.word 0x7f11b8ad
.word 0x7cf4f85a
.word 0x41984854
.word 0x7f11b8ad
.word 0x7cf4f85a
.word 0x41984854
.word 0x7f11b8ad
.word 0x7cf4f85a
.word 0x41984854
.word 0x7f11b8ad
.word 0x7cf4f85a
.word 0x41984854
.word 0x7f11b8ad
.word 0x7e93b96c
.word 0x3e228cd8
.word 0x7d3b993a
.word 0x7e93b96c
.word 0x3e228cd8
.word 0x7d3b993a
.word 0x7e93b96c
.word 0x3e228cd8
.word 0x7d3b993a
.word 0x7e93b96c
.word 0x3e228cd8
.word 0x7d3b993a
.word 0x7e93b96c
.word 0x3e228cd8
.word 0x7d3b993a
.word 0x7dfc19fa
.word 0x4073e479
.word 0x7ef02da8
.word 0x7dfc19fa
.word 0x4073e479
.word 0x7ef02da8
.word 0x7dfc19fa
.word 0x4073e479
.word 0x7ef02da8
.word 0x7dfc19fa
.word 0x4073e479
.word 0x7ef02da8
.word 0x7dfc19fa
.word 0x4073e479
.word 0x7ef02da8
.word 0x7efff572
.word 0x3fbac415
.word 0x7f3abc62
.word 0x7efff572
.word 0x3fbac415
.word 0x7f3abc62
.word 0x7efff572
.word 0x3fbac415
.word 0x7f3abc62
.word 0x7efff572
.word 0x3fbac415
.word 0x7f3abc62
.word 0x7efff572
.word 0x3fbac415
.word 0x7f3abc62
.word 0x7f1a9c08
.word 0x3eecaafe
.word 0x7e8eef1c
.word 0x7f1a9c08
.word 0x3eecaafe
.word 0x7e8eef1c
.word 0x7f1a9c08
.word 0x3eecaafe
.word 0x7e8eef1c
.word 0x7f1a9c08
.word 0x3eecaafe
.word 0x7e8eef1c
.word 0x7f1a9c08
.word 0x3eecaafe
.word 0x7e8eef1c
.word 0x7f098b22
.word 0x3f668bbe
.word 0x7ef7bc2c
.word 0x7f098b22
.word 0x3f668bbe
.word 0x7ef7bc2c
.word 0x7f098b22
.word 0x3f668bbe
.word 0x7ef7bc2c
.word 0x7f098b22
.word 0x3f668bbe
.word 0x7ef7bc2c
.word 0x7f098b22
.word 0x3f668bbe
.word 0x7ef7bc2c
.word 0x7ed39b49
.word 0x3f99c970
.word 0x7efe3ca1
.word 0x7ed39b49
.word 0x3f99c970
.word 0x7efe3ca1
.word 0x7ed39b49
.word 0x3f99c970
.word 0x7efe3ca1
.word 0x7ed39b49
.word 0x3f99c970
.word 0x7efe3ca1
.word 0x7ed39b49
.word 0x3f99c970
.word 0x7efe3ca1
.word 0x7e98a4f0
.word 0x40209a40
.word 0x7f3f8620
.word 0x7e98a4f0
.word 0x40209a40
.word 0x7f3f8620
.word 0x7e98a4f0
.word 0x40209a40
.word 0x7f3f8620
.word 0x7e98a4f0
.word 0x40209a40
.word 0x7f3f8620
.word 0x7e98a4f0
.word 0x40209a40
.word 0x7f3f8620
.word 0x7e9255c9
.word 0x3f941b63
.word 0x7ea95281
.word 0x7e9255c9
.word 0x3f941b63
.word 0x7ea95281
.word 0x7e9255c9
.word 0x3f941b63
.word 0x7ea95281
.word 0x7e9255c9
.word 0x3f941b63
.word 0x7ea95281
.word 0x7e9255c9
.word 0x3f941b63
.word 0x7ea95281
.word 0x7e107f0d
.word 0x3fdd489c
.word 0x7e79cd55
.word 0x7e107f0d
.word 0x3fdd489c
.word 0x7e79cd55
.word 0x7e107f0d
.word 0x3fdd489c
.word 0x7e79cd55
.word 0x7e107f0d
.word 0x3fdd489c
.word 0x7e79cd55
.word 0x7e107f0d
.word 0x3fdd489c
.word 0x7e79cd55
.word 0x7f16fe06
.word 0x3f393272
.word 0x7eda76a7
.word 0x7f16fe06
.word 0x3f393272
.word 0x7eda76a7
.word 0x7f16fe06
.word 0x3f393272
.word 0x7eda76a7
.word 0x7f16fe06
.word 0x3f393272
.word 0x7eda76a7
.word 0x7f16fe06
.word 0x3f393272
.word 0x7eda76a7
.word 0x7e389380
.word 0x40186b19
.word 0x7edbc998
.word 0x7e389380
.word 0x40186b19
.word 0x7edbc998
.word 0x7e389380
.word 0x40186b19
.word 0x7edbc998
.word 0x7e389380
.word 0x40186b19
.word 0x7edbc998
.word 0x7e389380
.word 0x40186b19
.word 0x7edbc998
.word 0x7dfaa684
.word 0x3ff84242
.word 0x7e731230
.word 0x7dfaa684
.word 0x3ff84242
.word 0x7e731230
.word 0x7dfaa684
.word 0x3ff84242
.word 0x7e731230
.word 0x7dfaa684
.word 0x3ff84242
.word 0x7e731230
.word 0x7dfaa684
.word 0x3ff84242
.word 0x7e731230
.word 0x7f2ed4d8
.word 0x3eebab23
.word 0x7ea0f242
.word 0x7f2ed4d8
.word 0x3eebab23
.word 0x7ea0f242
.word 0x7f2ed4d8
.word 0x3eebab23
.word 0x7ea0f242
.word 0x7f2ed4d8
.word 0x3eebab23
.word 0x7ea0f242
.word 0x7f2ed4d8
.word 0x3eebab23
.word 0x7ea0f242
.word 0x7e2a2f80
.word 0x4022e85e
.word 0x7ed89913
.word 0x7e2a2f80
.word 0x4022e85e
.word 0x7ed89913
.word 0x7e2a2f80
.word 0x4022e85e
.word 0x7ed89913
.word 0x7e2a2f80
.word 0x4022e85e
.word 0x7ed89913
.word 0x7e2a2f80
.word 0x4022e85e
.word 0x7ed89913
.word 0x7e951c59
.word 0x3f131231
.word 0x7e2b53c0
.word 0x7e951c59
.word 0x3f131231
.word 0x7e2b53c0
.word 0x7e951c59
.word 0x3f131231
.word 0x7e2b53c0
.word 0x7e951c59
.word 0x3f131231
.word 0x7e2b53c0
.word 0x7e951c59
.word 0x3f131231
.word 0x7e2b53c0
.word 0x7de7f048
.word 0x4070ec94
.word 0x7eda479c
.word 0x7de7f048
.word 0x4070ec94
.word 0x7eda479c
.word 0x7de7f048
.word 0x4070ec94
.word 0x7eda479c
.word 0x7de7f048
.word 0x4070ec94
.word 0x7eda479c
.word 0x7de7f048
.word 0x4070ec94
.word 0x7eda479c
.word 0x7de6dc85
.word 0x3fefe8a0
.word 0x7e5859a9
.word 0x7de6dc85
.word 0x3fefe8a0
.word 0x7e5859a9
.word 0x7de6dc85
.word 0x3fefe8a0
.word 0x7e5859a9
.word 0x7de6dc85
.word 0x3fefe8a0
.word 0x7e5859a9
.word 0x7de6dc85
.word 0x3fefe8a0
.word 0x7e5859a9
.word 0x7cbb3e27
.word 0x4189ecfa
.word 0x7ec9c32f
.word 0x7cbb3e27
.word 0x4189ecfa
.word 0x7ec9c32f
.word 0x7cbb3e27
.word 0x4189ecfa
.word 0x7ec9c32f
.word 0x7cbb3e27
.word 0x4189ecfa
.word 0x7ec9c32f
.word 0x7cbb3e27
.word 0x4189ecfa
.word 0x7ec9c32f
.word 0x7d633d35
.word 0x40e11178
.word 0x7ec7c84e
.word 0x7d633d35
.word 0x40e11178
.word 0x7ec7c84e
.word 0x7d633d35
.word 0x40e11178
.word 0x7ec7c84e
.word 0x7d633d35
.word 0x40e11178
.word 0x7ec7c84e
.word 0x7d633d35
.word 0x40e11178
.word 0x7ec7c84e
.word 0x7ebde659
.word 0x3e1bacb3
.word 0x7d66f527
.word 0x7ebde659
.word 0x3e1bacb3
.word 0x7d66f527
.word 0x7ebde659
.word 0x3e1bacb3
.word 0x7d66f527
.word 0x7ebde659
.word 0x3e1bacb3
.word 0x7d66f527
.word 0x7ebde659
.word 0x3e1bacb3
.word 0x7d66f527
.word 0x7ed218a0
.word 0x3f592123
.word 0x7eb23212
.word 0x7ed218a0
.word 0x3f592123
.word 0x7eb23212
.word 0x7ed218a0
.word 0x3f592123
.word 0x7eb23212
.word 0x7ed218a0
.word 0x3f592123
.word 0x7eb23212
.word 0x7ed218a0
.word 0x3f592123
.word 0x7eb23212
.word 0x7f0c73a9
.word 0x3e1fa10c
.word 0x7daf2863
.word 0x7f0c73a9
.word 0x3e1fa10c
.word 0x7daf2863
.word 0x7f0c73a9
.word 0x3e1fa10c
.word 0x7daf2863
.word 0x7f0c73a9
.word 0x3e1fa10c
.word 0x7daf2863
.word 0x7f0c73a9
.word 0x3e1fa10c
.word 0x7daf2863
.word 0x7e83e545
.word 0x3e6754b2
.word 0x7d6e5f0a
.word 0x7e83e545
.word 0x3e6754b2
.word 0x7d6e5f0a
.word 0x7e83e545
.word 0x3e6754b2
.word 0x7d6e5f0a
.word 0x7e83e545
.word 0x3e6754b2
.word 0x7d6e5f0a
.word 0x7e83e545
.word 0x3e6754b2
.word 0x7d6e5f0a
.word 0x7f365c6a
.word 0x3f3cdb59
.word 0x7f06881f
.word 0x7f365c6a
.word 0x3f3cdb59
.word 0x7f06881f
.word 0x7f365c6a
.word 0x3f3cdb59
.word 0x7f06881f
.word 0x7f365c6a
.word 0x3f3cdb59
.word 0x7f06881f
.word 0x7f365c6a
.word 0x3f3cdb59
.word 0x7f06881f
.word 0x7f3ea9e8
.word 0x3f454378
.word 0x7f12eaff
.word 0x7f3ea9e8
.word 0x3f454378
.word 0x7f12eaff
.word 0x7f3ea9e8
.word 0x3f454378
.word 0x7f12eaff
.word 0x7f3ea9e8
.word 0x3f454378
.word 0x7f12eaff
.word 0x7f3ea9e8
.word 0x3f454378
.word 0x7f12eaff
.word 0x7e8e4484
.word 0x3e0fe7df
.word 0x7d1ff244
.word 0x7e8e4484
.word 0x3e0fe7df
.word 0x7d1ff244
.word 0x7e8e4484
.word 0x3e0fe7df
.word 0x7d1ff244
.word 0x7e8e4484
.word 0x3e0fe7df
.word 0x7d1ff244
.word 0x7e8e4484
.word 0x3e0fe7df
.word 0x7d1ff244
.word 0x7cc8fcb3
.word 0x40a98476
.word 0x7e0516d1
.word 0x7cc8fcb3
.word 0x40a98476
.word 0x7e0516d1
.word 0x7cc8fcb3
.word 0x40a98476
.word 0x7e0516d1
.word 0x7cc8fcb3
.word 0x40a98476
.word 0x7e0516d1
.word 0x7cc8fcb3
.word 0x40a98476
.word 0x7e0516d1
.word 0x7ef5363e
.word 0x3f56ade2
.word 0x7ecda1e6
.word 0x7ef5363e
.word 0x3f56ade2
.word 0x7ecda1e6
.word 0x7ef5363e
.word 0x3f56ade2
.word 0x7ecda1e6
.word 0x7ef5363e
.word 0x3f56ade2
.word 0x7ecda1e6
.word 0x7ef5363e
.word 0x3f56ade2
.word 0x7ecda1e6
.word 0x7d838c5d
.word 0x411883f4
.word 0x7f1cbe4b
.word 0x7d838c5d
.word 0x411883f4
.word 0x7f1cbe4b
.word 0x7d838c5d
.word 0x411883f4
.word 0x7f1cbe4b
.word 0x7d838c5d
.word 0x411883f4
.word 0x7f1cbe4b
.word 0x7d838c5d
.word 0x411883f4
.word 0x7f1cbe4b
.word 0x7f310e27
.word 0x3d0dbfdf
.word 0x7cc412ff
.word 0x7f310e27
.word 0x3d0dbfdf
.word 0x7cc412ff
.word 0x7f310e27
.word 0x3d0dbfdf
.word 0x7cc412ff
.word 0x7f310e27
.word 0x3d0dbfdf
.word 0x7cc412ff
.word 0x7f310e27
.word 0x3d0dbfdf
.word 0x7cc412ff
.word 0x7f3983ab
.word 0x3ee439df
.word 0x7ea56335
.word 0x7f3983ab
.word 0x3ee439df
.word 0x7ea56335
.word 0x7f3983ab
.word 0x3ee439df
.word 0x7ea56335
.word 0x7f3983ab
.word 0x3ee439df
.word 0x7ea56335
.word 0x7f3983ab
.word 0x3ee439df
.word 0x7ea56335
.word 0x7f24c049
.word 0x3ea6f4cf
.word 0x7e56e479
.word 0x7f24c049
.word 0x3ea6f4cf
.word 0x7e56e479
.word 0x7f24c049
.word 0x3ea6f4cf
.word 0x7e56e479
.word 0x7f24c049
.word 0x3ea6f4cf
.word 0x7e56e479
.word 0x7f24c049
.word 0x3ea6f4cf
.word 0x7e56e479
.word 0x7f346ab9
.word 0x3db66217
.word 0x7d808901
.word 0x7f346ab9
.word 0x3db66217
.word 0x7d808901
.word 0x7f346ab9
.word 0x3db66217
.word 0x7d808901
.word 0x7f346ab9
.word 0x3db66217
.word 0x7d808901
.word 0x7f346ab9
.word 0x3db66217
.word 0x7d808901
.word 0x7f3bca6f
.word 0x3e95c04d
.word 0x7e5bb3c7
.word 0x7f3bca6f
.word 0x3e95c04d
.word 0x7e5bb3c7
.word 0x7f3bca6f
.word 0x3e95c04d
.word 0x7e5bb3c7
.word 0x7f3bca6f
.word 0x3e95c04d
.word 0x7e5bb3c7
.word 0x7f3bca6f
.word 0x3e95c04d
.word 0x7e5bb3c7
.word 0x7d43983d
.word 0x41491608
.word 0x7f19a35e
.word 0x7d43983d
.word 0x41491608
.word 0x7f19a35e
.word 0x7d43983d
.word 0x41491608
.word 0x7f19a35e
.word 0x7d43983d
.word 0x41491608
.word 0x7f19a35e
.word 0x7d43983d
.word 0x41491608
.word 0x7f19a35e
.word 0x7e5447d6
.word 0x4024f81b
.word 0x7f08cbc1
.word 0x7e5447d6
.word 0x4024f81b
.word 0x7f08cbc1
.word 0x7e5447d6
.word 0x4024f81b
.word 0x7f08cbc1
.word 0x7e5447d6
.word 0x4024f81b
.word 0x7f08cbc1
.word 0x7e5447d6
.word 0x4024f81b
.word 0x7f08cbc1
.word 0x7f1578bb
.word 0x3f130440
.word 0x7eabad9e
.word 0x7f1578bb
.word 0x3f130440
.word 0x7eabad9e
.word 0x7f1578bb
.word 0x3f130440
.word 0x7eabad9e
.word 0x7f1578bb
.word 0x3f130440
.word 0x7eabad9e
.word 0x7f1578bb
.word 0x3f130440
.word 0x7eabad9e
.word 0x7f2e7c12
.word 0x3ef864d3
.word 0x7ea94ceb
.word 0x7f2e7c12
.word 0x3ef864d3
.word 0x7ea94ceb
.word 0x7f2e7c12
.word 0x3ef864d3
.word 0x7ea94ceb
.word 0x7f2e7c12
.word 0x3ef864d3
.word 0x7ea94ceb
.word 0x7f2e7c12
.word 0x3ef864d3
.word 0x7ea94ceb
.word 0x7dd28ae7
.word 0x40dc3da9
.word 0x7f352215
.word 0x7dd28ae7
.word 0x40dc3da9
.word 0x7f352215
.word 0x7dd28ae7
.word 0x40dc3da9
.word 0x7f352215
.word 0x7dd28ae7
.word 0x40dc3da9
.word 0x7f352215
.word 0x7dd28ae7
.word 0x40dc3da9
.word 0x7f352215
.word 0x7f0535ac
.word 0x3f91fe69
.word 0x7f17ef92
.word 0x7f0535ac
.word 0x3f91fe69
.word 0x7f17ef92
.word 0x7f0535ac
.word 0x3f91fe69
.word 0x7f17ef92
.word 0x7f0535ac
.word 0x3f91fe69
.word 0x7f17ef92
.word 0x7f0535ac
.word 0x3f91fe69
.word 0x7f17ef92
.word 0x7f2b8337
.word 0x3f018782
.word 0x7ead8fd1
.word 0x7f2b8337
.word 0x3f018782
.word 0x7ead8fd1
.word 0x7f2b8337
.word 0x3f018782
.word 0x7ead8fd1
.word 0x7f2b8337
.word 0x3f018782
.word 0x7ead8fd1
.word 0x7f2b8337
.word 0x3f018782
.word 0x7ead8fd1
.word 0x7f2efd0c
.word 0x3f7ef82d
.word 0x7f2e48b6
.word 0x7f2efd0c
.word 0x3f7ef82d
.word 0x7f2e48b6
.word 0x7f2efd0c
.word 0x3f7ef82d
.word 0x7f2e48b6
.word 0x7f2efd0c
.word 0x3f7ef82d
.word 0x7f2e48b6
.word 0x7f2efd0c
.word 0x3f7ef82d
.word 0x7f2e48b6
.word 0x7d8052ab
.word 0x40ecc2eb
.word 0x7eed5bd5
.word 0x7d8052ab
.word 0x40ecc2eb
.word 0x7eed5bd5
.word 0x7d8052ab
.word 0x40ecc2eb
.word 0x7eed5bd5
.word 0x7d8052ab
.word 0x40ecc2eb
.word 0x7eed5bd5
.word 0x7d8052ab
.word 0x40ecc2eb
.word 0x7eed5bd5
.word 0x7dc31508
.word 0x40d1cb43
.word 0x7f1fdf11
.word 0x7dc31508
.word 0x40d1cb43
.word 0x7f1fdf11
.word 0x7dc31508
.word 0x40d1cb43
.word 0x7f1fdf11
.word 0x7dc31508
.word 0x40d1cb43
.word 0x7f1fdf11
.word 0x7dc31508
.word 0x40d1cb43
.word 0x7f1fdf11
.word 0x7ef19c9d
.word 0x3f8eaeb4
.word 0x7f06a9c2
.word 0x7ef19c9d
.word 0x3f8eaeb4
.word 0x7f06a9c2
.word 0x7ef19c9d
.word 0x3f8eaeb4
.word 0x7f06a9c2
.word 0x7ef19c9d
.word 0x3f8eaeb4
.word 0x7f06a9c2
.word 0x7ef19c9d
.word 0x3f8eaeb4
.word 0x7f06a9c2
.word 0x7eb1ae90
.word 0x3ff8da00
.word 0x7f2cb86b
.word 0x7eb1ae90
.word 0x3ff8da00
.word 0x7f2cb86b
.word 0x7eb1ae90
.word 0x3ff8da00
.word 0x7f2cb86b
.word 0x7eb1ae90
.word 0x3ff8da00
.word 0x7f2cb86b
.word 0x7eb1ae90
.word 0x3ff8da00
.word 0x7f2cb86b
.word 0x7da1f156
.word 0x40c3f0a5
.word 0x7ef7e620
.word 0x7da1f156
.word 0x40c3f0a5
.word 0x7ef7e620
.word 0x7da1f156
.word 0x40c3f0a5
.word 0x7ef7e620
.word 0x7da1f156
.word 0x40c3f0a5
.word 0x7ef7e620
.word 0x7da1f156
.word 0x40c3f0a5
.word 0x7ef7e620
.word 0x7ef127a3
.word 0x3e1eb06b
.word 0x7d957ca7
.word 0x7ef127a3
.word 0x3e1eb06b
.word 0x7d957ca7
.word 0x7ef127a3
.word 0x3e1eb06b
.word 0x7d957ca7
.word 0x7ef127a3
.word 0x3e1eb06b
.word 0x7d957ca7
.word 0x7ef127a3
.word 0x3e1eb06b
.word 0x7d957ca7
.word 0x7ee8ed41
.word 0x3e738f77
.word 0x7ddd9bbd
.word 0x7ee8ed41
.word 0x3e738f77
.word 0x7ddd9bbd
.word 0x7ee8ed41
.word 0x3e738f77
.word 0x7ddd9bbd
.word 0x7ee8ed41
.word 0x3e738f77
.word 0x7ddd9bbd
.word 0x7ee8ed41
.word 0x3e738f77
.word 0x7ddd9bbd
.word 0x7ddea80c
.word 0x408a19f7
.word 0x7ef03a58
.word 0x7ddea80c
.word 0x408a19f7
.word 0x7ef03a58
.word 0x7ddea80c
.word 0x408a19f7
.word 0x7ef03a58
.word 0x7ddea80c
.word 0x408a19f7
.word 0x7ef03a58
.word 0x7ddea80c
.word 0x408a19f7
.word 0x7ef03a58
.word 0x7d99d68e
.word 0x40674db3
.word 0x7e8aff4b
.word 0x7d99d68e
.word 0x40674db3
.word 0x7e8aff4b
.word 0x7d99d68e
.word 0x40674db3
.word 0x7e8aff4b
.word 0x7d99d68e
.word 0x40674db3
.word 0x7e8aff4b
.word 0x7d99d68e
.word 0x40674db3
.word 0x7e8aff4b
.word 0x7ebccf7c
.word 0x3f7421c1
.word 0x7eb40ea8
.word 0x7ebccf7c
.word 0x3f7421c1
.word 0x7eb40ea8
.word 0x7ebccf7c
.word 0x3f7421c1
.word 0x7eb40ea8
.word 0x7ebccf7c
.word 0x3f7421c1
.word 0x7eb40ea8
.word 0x7ebccf7c
.word 0x3f7421c1
.word 0x7eb40ea8
.word 0x7f16332e
.word 0x3f851bd2
.word 0x7f1c31d4
.word 0x7f16332e
.word 0x3f851bd2
.word 0x7f1c31d4
.word 0x7f16332e
.word 0x3f851bd2
.word 0x7f1c31d4
.word 0x7f16332e
.word 0x3f851bd2
.word 0x7f1c31d4
.word 0x7f16332e
.word 0x3f851bd2
.word 0x7f1c31d4
.word 0x7eeb8edc
.word 0x3f302841
.word 0x7ea21741
.word 0x7eeb8edc
.word 0x3f302841
.word 0x7ea21741
.word 0x7eeb8edc
.word 0x3f302841
.word 0x7ea21741
.word 0x7eeb8edc
.word 0x3f302841
.word 0x7ea21741
.word 0x7eeb8edc
.word 0x3f302841
.word 0x7ea21741
.word 0x7e13f0eb
.word 0x409d617d
.word 0x7f35e62e
.word 0x7e13f0eb
.word 0x409d617d
.word 0x7f35e62e
.word 0x7e13f0eb
.word 0x409d617d
.word 0x7f35e62e
.word 0x7e13f0eb
.word 0x409d617d
.word 0x7f35e62e
.word 0x7e13f0eb
.word 0x409d617d
.word 0x7f35e62e
.word 0x7f23ded1
.word 0x3d956e92
.word 0x7d3f4eee
.word 0x7f23ded1
.word 0x3d956e92
.word 0x7d3f4eee
.word 0x7f23ded1
.word 0x3d956e92
.word 0x7d3f4eee
.word 0x7f23ded1
.word 0x3d956e92
.word 0x7d3f4eee
.word 0x7f23ded1
.word 0x3d956e92
.word 0x7d3f4eee
.word 0x7e8b0329
.word 0x4025e82c
.word 0x7f342e39
.word 0x7e8b0329
.word 0x4025e82c
.word 0x7f342e39
.word 0x7e8b0329
.word 0x4025e82c
.word 0x7f342e39
.word 0x7e8b0329
.word 0x4025e82c
.word 0x7f342e39
.word 0x7e8b0329
.word 0x4025e82c
.word 0x7f342e39
.word 0x7dac3fe4
.word 0x40cd0748
.word 0x7f09f410
.word 0x7dac3fe4
.word 0x40cd0748
.word 0x7f09f410
.word 0x7dac3fe4
.word 0x40cd0748
.word 0x7f09f410
.word 0x7dac3fe4
.word 0x40cd0748
.word 0x7f09f410
.word 0x7dac3fe4
.word 0x40cd0748
.word 0x7f09f410
.word 0x7cb9031d
.word 0x41cd83ab
.word 0x7f1486a7
.word 0x7cb9031d
.word 0x41cd83ab
.word 0x7f1486a7
.word 0x7cb9031d
.word 0x41cd83ab
.word 0x7f1486a7
.word 0x7cb9031d
.word 0x41cd83ab
.word 0x7f1486a7
.word 0x7cb9031d
.word 0x41cd83ab
.word 0x7f1486a7
.word 0x7eac8d9d
.word 0x3e0221ad
.word 0x7d2f6d3b
.word 0x7eac8d9d
.word 0x3e0221ad
.word 0x7d2f6d3b
.word 0x7eac8d9d
.word 0x3e0221ad
.word 0x7d2f6d3b
.word 0x7eac8d9d
.word 0x3e0221ad
.word 0x7d2f6d3b
.word 0x7eac8d9d
.word 0x3e0221ad
.word 0x7d2f6d3b
.word 0x7e5f5397
.word 0x3cae726c
.word 0x7b982ea3
.word 0x7e5f5397
.word 0x3cae726c
.word 0x7b982ea3
.word 0x7e5f5397
.word 0x3cae726c
.word 0x7b982ea3
.word 0x7e5f5397
.word 0x3cae726c
.word 0x7b982ea3
.word 0x7e5f5397
.word 0x3cae726c
.word 0x7b982ea3
.word 0x7f18571c
.word 0x3f9718df
.word 0x7f33d45e
.word 0x7f18571c
.word 0x3f9718df
.word 0x7f33d45e
.word 0x7f18571c
.word 0x3f9718df
.word 0x7f33d45e
.word 0x7f18571c
.word 0x3f9718df
.word 0x7f33d45e
.word 0x7f18571c
.word 0x3f9718df
.word 0x7f33d45e
.word 0x7e98f0ab
.word 0x3f9cd557
.word 0x7ebb643a
.word 0x7e98f0ab
.word 0x3f9cd557
.word 0x7ebb643a
.word 0x7e98f0ab
.word 0x3f9cd557
.word 0x7ebb643a
.word 0x7e98f0ab
.word 0x3f9cd557
.word 0x7ebb643a
.word 0x7e98f0ab
.word 0x3f9cd557
.word 0x7ebb643a
.word 0x7ee79066
.word 0x3f07e51c
.word 0x7e75d8c6
.word 0x7ee79066
.word 0x3f07e51c
.word 0x7e75d8c6
.word 0x7ee79066
.word 0x3f07e51c
.word 0x7e75d8c6
.word 0x7ee79066
.word 0x3f07e51c
.word 0x7e75d8c6
.word 0x7ee79066
.word 0x3f07e51c
.word 0x7e75d8c6
.word 0x7f313b25
.word 0x3ed093fc
.word 0x7e906682
.word 0x7f313b25
.word 0x3ed093fc
.word 0x7e906682
.word 0x7f313b25
.word 0x3ed093fc
.word 0x7e906682
.word 0x7f313b25
.word 0x3ed093fc
.word 0x7e906682
.word 0x7f313b25
.word 0x3ed093fc
.word 0x7e906682
.word 0x7efd263c
.word 0x3fbc7c65
.word 0x7f3a6317
.word 0x7efd263c
.word 0x3fbc7c65
.word 0x7f3a6317
.word 0x7efd263c
.word 0x3fbc7c65
.word 0x7f3a6317
.word 0x7efd263c
.word 0x3fbc7c65
.word 0x7f3a6317
.word 0x7efd263c
.word 0x3fbc7c65
.word 0x7f3a6317
.word 0x7f1a82a0
.word 0x3ecdc01c
.word 0x7e785d1b
.word 0x7f1a82a0
.word 0x3ecdc01c
.word 0x7e785d1b
.word 0x7f1a82a0
.word 0x3ecdc01c
.word 0x7e785d1b
.word 0x7f1a82a0
.word 0x3ecdc01c
.word 0x7e785d1b
.word 0x7f1a82a0
.word 0x3ecdc01c
.word 0x7e785d1b
.word 0x7e90f39b
.word 0x3f4f4d9f
.word 0x7e6ac1db
.word 0x7e90f39b
.word 0x3f4f4d9f
.word 0x7e6ac1db
.word 0x7e90f39b
.word 0x3f4f4d9f
.word 0x7e6ac1db
.word 0x7e90f39b
.word 0x3f4f4d9f
.word 0x7e6ac1db
.word 0x7e90f39b
.word 0x3f4f4d9f
.word 0x7e6ac1db
.word 0x7eb7c24b
.word 0x3e982086
.word 0x7dda656b
.word 0x7eb7c24b
.word 0x3e982086
.word 0x7dda656b
.word 0x7eb7c24b
.word 0x3e982086
.word 0x7dda656b
.word 0x7eb7c24b
.word 0x3e982086
.word 0x7dda656b
.word 0x7eb7c24b
.word 0x3e982086
.word 0x7dda656b
.word 0x7e4dc6a7
.word 0x3fe2c78f
.word 0x7eb649c8
.word 0x7e4dc6a7
.word 0x3fe2c78f
.word 0x7eb649c8
.word 0x7e4dc6a7
.word 0x3fe2c78f
.word 0x7eb649c8
.word 0x7e4dc6a7
.word 0x3fe2c78f
.word 0x7eb649c8
.word 0x7e4dc6a7
.word 0x3fe2c78f
.word 0x7eb649c8
.word 0x7f28d30c
.word 0x3f323b1d
.word 0x7eeb1376
.word 0x7f28d30c
.word 0x3f323b1d
.word 0x7eeb1376
.word 0x7f28d30c
.word 0x3f323b1d
.word 0x7eeb1376
.word 0x7f28d30c
.word 0x3f323b1d
.word 0x7eeb1376
.word 0x7f28d30c
.word 0x3f323b1d
.word 0x7eeb1376
.word 0x7e43a885
.word 0x3fce4840
.word 0x7e9da8d4
.word 0x7e43a885
.word 0x3fce4840
.word 0x7e9da8d4
.word 0x7e43a885
.word 0x3fce4840
.word 0x7e9da8d4
.word 0x7e43a885
.word 0x3fce4840
.word 0x7e9da8d4
.word 0x7e43a885
.word 0x3fce4840
.word 0x7e9da8d4
.word 0x7ead6385
.word 0x40037a19
.word 0x7f321940
.word 0x7ead6385
.word 0x40037a19
.word 0x7f321940
.word 0x7ead6385
.word 0x40037a19
.word 0x7f321940
.word 0x7ead6385
.word 0x40037a19
.word 0x7f321940
.word 0x7ead6385
.word 0x40037a19
.word 0x7f321940
.word 0x7e8aa492
.word 0x3f35bca1
.word 0x7e44d907
.word 0x7e8aa492
.word 0x3f35bca1
.word 0x7e44d907
.word 0x7e8aa492
.word 0x3f35bca1
.word 0x7e44d907
.word 0x7e8aa492
.word 0x3f35bca1
.word 0x7e44d907
.word 0x7e8aa492
.word 0x3f35bca1
.word 0x7e44d907
.word 0x7dbdb054
.word 0x4098ba96
.word 0x7ee255e7
.word 0x7dbdb054
.word 0x4098ba96
.word 0x7ee255e7
.word 0x7dbdb054
.word 0x4098ba96
.word 0x7ee255e7
.word 0x7dbdb054
.word 0x4098ba96
.word 0x7ee255e7
.word 0x7dbdb054
.word 0x4098ba96
.word 0x7ee255e7
.word 0x7e0431c2
.word 0x3e022039
.word 0x7c8663d1
.word 0x7e0431c2
.word 0x3e022039
.word 0x7c8663d1
.word 0x7e0431c2
.word 0x3e022039
.word 0x7c8663d1
.word 0x7e0431c2
.word 0x3e022039
.word 0x7c8663d1
.word 0x7e0431c2
.word 0x3e022039
.word 0x7c8663d1
.word 0x7ebb4351
.word 0x3fcdc9e9
.word 0x7f16889a
.word 0x7ebb4351
.word 0x3fcdc9e9
.word 0x7f16889a
.word 0x7ebb4351
.word 0x3fcdc9e9
.word 0x7f16889a
.word 0x7ebb4351
.word 0x3fcdc9e9
.word 0x7f16889a
.word 0x7ebb4351
.word 0x3fcdc9e9
.word 0x7f16889a
.word 0x7f0f54bf
.word 0x3eb6502d
.word 0x7e4c2647
.word 0x7f0f54bf
.word 0x3eb6502d
.word 0x7e4c2647
.word 0x7f0f54bf
.word 0x3eb6502d
.word 0x7e4c2647
.word 0x7f0f54bf
.word 0x3eb6502d
.word 0x7e4c2647
.word 0x7f0f54bf
.word 0x3eb6502d
.word 0x7e4c2647
.word 0x7e9d149a
.word 0x3e571bda
.word 0x7d83fd65
.word 0x7e9d149a
.word 0x3e571bda
.word 0x7d83fd65
.word 0x7e9d149a
.word 0x3e571bda
.word 0x7d83fd65
.word 0x7e9d149a
.word 0x3e571bda
.word 0x7d83fd65
.word 0x7e9d149a
.word 0x3e571bda
.word 0x7d83fd65
.word 0x7eb4d648
.word 0x3fbfcdc7
.word 0x7f077d3c
.word 0x7eb4d648
.word 0x3fbfcdc7
.word 0x7f077d3c
.word 0x7eb4d648
.word 0x3fbfcdc7
.word 0x7f077d3c
.word 0x7eb4d648
.word 0x3fbfcdc7
.word 0x7f077d3c
.word 0x7eb4d648
.word 0x3fbfcdc7
.word 0x7f077d3c
.word 0x7f18d9d9
.word 0x3f262663
.word 0x7ec6685d
.word 0x7f18d9d9
.word 0x3f262663
.word 0x7ec6685d
.word 0x7f18d9d9
.word 0x3f262663
.word 0x7ec6685d
.word 0x7f18d9d9
.word 0x3f262663
.word 0x7ec6685d
.word 0x7f18d9d9
.word 0x3f262663
.word 0x7ec6685d
.word 0x7eabb8f9
.word 0x3fedee41
.word 0x7f1f9a10
.word 0x7eabb8f9
.word 0x3fedee41
.word 0x7f1f9a10
.word 0x7eabb8f9
.word 0x3fedee41
.word 0x7f1f9a10
.word 0x7eabb8f9
.word 0x3fedee41
.word 0x7f1f9a10
.word 0x7eabb8f9
.word 0x3fedee41
.word 0x7f1f9a10
.word 0x7f00ae82
.word 0x3fa9e1b5
.word 0x7f2ac951
.word 0x7f00ae82
.word 0x3fa9e1b5
.word 0x7f2ac951
.word 0x7f00ae82
.word 0x3fa9e1b5
.word 0x7f2ac951
.word 0x7f00ae82
.word 0x3fa9e1b5
.word 0x7f2ac951
.word 0x7f00ae82
.word 0x3fa9e1b5
.word 0x7f2ac951
.word 0x7f3c0464
.word 0x3f6941a6
.word 0x7f2b5036
.word 0x7f3c0464
.word 0x3f6941a6
.word 0x7f2b5036
.word 0x7f3c0464
.word 0x3f6941a6
.word 0x7f2b5036
.word 0x7f3c0464
.word 0x3f6941a6
.word 0x7f2b5036
.word 0x7f3c0464
.word 0x3f6941a6
.word 0x7f2b5036
.word 0x7f3c58cf
.word 0x3e80090a
.word 0x7e3c661c
.word 0x7f3c58cf
.word 0x3e80090a
.word 0x7e3c661c
.word 0x7f3c58cf
.word 0x3e80090a
.word 0x7e3c661c
.word 0x7f3c58cf
.word 0x3e80090a
.word 0x7e3c661c
.word 0x7f3c58cf
.word 0x3e80090a
.word 0x7e3c661c
.word 0x7f0f4ac6
.word 0x3f0870e2
.word 0x7e98bdd1
.word 0x7f0f4ac6
.word 0x3f0870e2
.word 0x7e98bdd1
.word 0x7f0f4ac6
.word 0x3f0870e2
.word 0x7e98bdd1
.word 0x7f0f4ac6
.word 0x3f0870e2
.word 0x7e98bdd1
.word 0x7f0f4ac6
.word 0x3f0870e2
.word 0x7e98bdd1
.word 0x7d255773
.word 0x40fb6dc7
.word 0x7ea263a5
.word 0x7d255773
.word 0x40fb6dc7
.word 0x7ea263a5
.word 0x7d255773
.word 0x40fb6dc7
.word 0x7ea263a5
.word 0x7d255773
.word 0x40fb6dc7
.word 0x7ea263a5
.word 0x7d255773
.word 0x40fb6dc7
.word 0x7ea263a5
.word 0x7dc2d171
.word 0x40fc4426
.word 0x7f3ffa07
.word 0x7dc2d171
.word 0x40fc4426
.word 0x7f3ffa07
.word 0x7dc2d171
.word 0x40fc4426
.word 0x7f3ffa07
.word 0x7dc2d171
.word 0x40fc4426
.word 0x7f3ffa07
.word 0x7dc2d171
.word 0x40fc4426
.word 0x7f3ffa07
.word 0x7e90ec66
.word 0x3f83fd1f
.word 0x7e957088
.word 0x7e90ec66
.word 0x3f83fd1f
.word 0x7e957088
.word 0x7e90ec66
.word 0x3f83fd1f
.word 0x7e957088
.word 0x7e90ec66
.word 0x3f83fd1f
.word 0x7e957088
.word 0x7e90ec66
.word 0x3f83fd1f
.word 0x7e957088
.word 0x7eee2e8d
.word 0x3efcb106
.word 0x7e6b1a87
.word 0x7eee2e8d
.word 0x3efcb106
.word 0x7e6b1a87
.word 0x7eee2e8d
.word 0x3efcb106
.word 0x7e6b1a87
.word 0x7eee2e8d
.word 0x3efcb106
.word 0x7e6b1a87
.word 0x7eee2e8d
.word 0x3efcb106
.word 0x7e6b1a87
.word 0x7e7fad2c
.word 0x402ddf2e
.word 0x7f2da6ed
.word 0x7e7fad2c
.word 0x402ddf2e
.word 0x7f2da6ed
.word 0x7e7fad2c
.word 0x402ddf2e
.word 0x7f2da6ed
.word 0x7e7fad2c
.word 0x402ddf2e
.word 0x7f2da6ed
.word 0x7e7fad2c
.word 0x402ddf2e
.word 0x7f2da6ed
.word 0x7f156314
.word 0x3cb39b9f
.word 0x7c519e2f
.word 0x7f156314
.word 0x3cb39b9f
.word 0x7c519e2f
.word 0x7f156314
.word 0x3cb39b9f
.word 0x7c519e2f
.word 0x7f156314
.word 0x3cb39b9f
.word 0x7c519e2f
.word 0x7f156314
.word 0x3cb39b9f
.word 0x7c519e2f
.word 0x7f060f17
.word 0x3c92ec96
.word 0x7c19e100
.word 0x7f060f17
.word 0x3c92ec96
.word 0x7c19e100
.word 0x7f060f17
.word 0x3c92ec96
.word 0x7c19e100
.word 0x7f060f17
.word 0x3c92ec96
.word 0x7c19e100
.word 0x7f060f17
.word 0x3c92ec96
.word 0x7c19e100
.word 0x7e21311f
.word 0x4083f6ba
.word 0x7f262efb
.word 0x7e21311f
.word 0x4083f6ba
.word 0x7f262efb
.word 0x7e21311f
.word 0x4083f6ba
.word 0x7f262efb
.word 0x7e21311f
.word 0x4083f6ba
.word 0x7f262efb
.word 0x7e21311f
.word 0x4083f6ba
.word 0x7f262efb
.word 0x7eb9c1fe
.word 0x3e922c1f
.word 0x7dd4214e
.word 0x7eb9c1fe
.word 0x3e922c1f
.word 0x7dd4214e
.word 0x7eb9c1fe
.word 0x3e922c1f
.word 0x7dd4214e
.word 0x7eb9c1fe
.word 0x3e922c1f
.word 0x7dd4214e
.word 0x7eb9c1fe
.word 0x3e922c1f
.word 0x7dd4214e
.word 0x7e6fd4df
.word 0x3f20dc16
.word 0x7e16b33b
.word 0x7e6fd4df
.word 0x3f20dc16
.word 0x7e16b33b
.word 0x7e6fd4df
.word 0x3f20dc16
.word 0x7e16b33b
.word 0x7e6fd4df
.word 0x3f20dc16
.word 0x7e16b33b
.word 0x7e6fd4df
.word 0x3f20dc16
.word 0x7e16b33b
.word 0x7db37137
.word 0x40b588f6
.word 0x7efe7e1b
.word 0x7db37137
.word 0x40b588f6
.word 0x7efe7e1b
.word 0x7db37137
.word 0x40b588f6
.word 0x7efe7e1b
.word 0x7db37137
.word 0x40b588f6
.word 0x7efe7e1b
.word 0x7db37137
.word 0x40b588f6
.word 0x7efe7e1b
.word 0x7f28f9a2
.word 0x3f18ca47
.word 0x7ec9b378
.word 0x7f28f9a2
.word 0x3f18ca47
.word 0x7ec9b378
.word 0x7f28f9a2
.word 0x3f18ca47
.word 0x7ec9b378
.word 0x7f28f9a2
.word 0x3f18ca47
.word 0x7ec9b378
.word 0x7f28f9a2
.word 0x3f18ca47
.word 0x7ec9b378
.word 0x7ee23c76
.word 0x3e1be23d
.word 0x7d89c28b
.word 0x7ee23c76
.word 0x3e1be23d
.word 0x7d89c28b
.word 0x7ee23c76
.word 0x3e1be23d
.word 0x7d89c28b
.word 0x7ee23c76
.word 0x3e1be23d
.word 0x7d89c28b
.word 0x7ee23c76
.word 0x3e1be23d
.word 0x7d89c28b
.word 0x7ee71228
.word 0x3f0177d2
.word 0x7e69b89c
.word 0x7ee71228
.word 0x3f0177d2
.word 0x7e69b89c
.word 0x7ee71228
.word 0x3f0177d2
.word 0x7e69b89c
.word 0x7ee71228
.word 0x3f0177d2
.word 0x7e69b89c
.word 0x7ee71228
.word 0x3f0177d2
.word 0x7e69b89c
.word 0x7cae9fe8
.word 0x414b6f55
.word 0x7e8ac4bf
.word 0x7cae9fe8
.word 0x414b6f55
.word 0x7e8ac4bf
.word 0x7cae9fe8
.word 0x414b6f55
.word 0x7e8ac4bf
.word 0x7cae9fe8
.word 0x414b6f55
.word 0x7e8ac4bf
.word 0x7cae9fe8
.word 0x414b6f55
.word 0x7e8ac4bf
.word 0x7f1aa82d
.word 0x3f9b2701
.word 0x7f3b76c8
.word 0x7f1aa82d
.word 0x3f9b2701
.word 0x7f3b76c8
.word 0x7f1aa82d
.word 0x3f9b2701
.word 0x7f3b76c8
.word 0x7f1aa82d
.word 0x3f9b2701
.word 0x7f3b76c8
.word 0x7f1aa82d
.word 0x3f9b2701
.word 0x7f3b76c8
.word 0x7ef783fc
.word 0x3f8a9790
.word 0x7f05ffb0
.word 0x7ef783fc
.word 0x3f8a9790
.word 0x7f05ffb0
.word 0x7ef783fc
.word 0x3f8a9790
.word 0x7f05ffb0
.word 0x7ef783fc
.word 0x3f8a9790
.word 0x7f05ffb0
.word 0x7ef783fc
.word 0x3f8a9790
.word 0x7f05ffb0
.word 0x7f2ea04a
.word 0x3f10dbda
.word 0x7ec5a044
.word 0x7f2ea04a
.word 0x3f10dbda
.word 0x7ec5a044
.word 0x7f2ea04a
.word 0x3f10dbda
.word 0x7ec5a044
.word 0x7f2ea04a
.word 0x3f10dbda
.word 0x7ec5a044
.word 0x7f2ea04a
.word 0x3f10dbda
.word 0x7ec5a044
.word 0x7e8a62c0
.word 0x4025a532
.word 0x7f3315e5
.word 0x7e8a62c0
.word 0x4025a532
.word 0x7f3315e5
.word 0x7e8a62c0
.word 0x4025a532
.word 0x7f3315e5
.word 0x7e8a62c0
.word 0x4025a532
.word 0x7f3315e5
.word 0x7e8a62c0
.word 0x4025a532
.word 0x7f3315e5
.word 0x7e1a457f
.word 0x4050d100
.word 0x7efbacd4
.word 0x7e1a457f
.word 0x4050d100
.word 0x7efbacd4
.word 0x7e1a457f
.word 0x4050d100
.word 0x7efbacd4
.word 0x7e1a457f
.word 0x4050d100
.word 0x7efbacd4
.word 0x7e1a457f
.word 0x4050d100
.word 0x7efbacd4
.word 0x7f36a9e2
.word 0x3f1e600b
.word 0x7ee202c3
.word 0x7f36a9e2
.word 0x3f1e600b
.word 0x7ee202c3
.word 0x7f36a9e2
.word 0x3f1e600b
.word 0x7ee202c3
.word 0x7f36a9e2
.word 0x3f1e600b
.word 0x7ee202c3
.word 0x7f36a9e2
.word 0x3f1e600b
.word 0x7ee202c3
.word 0x7ef3cf0f
.word 0x3eeacfa3
.word 0x7e5fa103
.word 0x7ef3cf0f
.word 0x3eeacfa3
.word 0x7e5fa103
.word 0x7ef3cf0f
.word 0x3eeacfa3
.word 0x7e5fa103
.word 0x7ef3cf0f
.word 0x3eeacfa3
.word 0x7e5fa103
.word 0x7ef3cf0f
.word 0x3eeacfa3
.word 0x7e5fa103
.word 0x7d900bf1
.word 0x40068d67
.word 0x7e176ba2
.word 0x7d900bf1
.word 0x40068d67
.word 0x7e176ba2
.word 0x7d900bf1
.word 0x40068d67
.word 0x7e176ba2
.word 0x7d900bf1
.word 0x40068d67
.word 0x7e176ba2
.word 0x7d900bf1
.word 0x40068d67
.word 0x7e176ba2
.word 0x7f1a849e
.word 0x3f0d9f1b
.word 0x7eaaf628
.word 0x7f1a849e
.word 0x3f0d9f1b
.word 0x7eaaf628
.word 0x7f1a849e
.word 0x3f0d9f1b
.word 0x7eaaf628
.word 0x7f1a849e
.word 0x3f0d9f1b
.word 0x7eaaf628
.word 0x7f1a849e
.word 0x3f0d9f1b
.word 0x7eaaf628
.word 0x7d8f0e02
.word 0x41097bec
.word 0x7f19a77e
.word 0x7d8f0e02
.word 0x41097bec
.word 0x7f19a77e
.word 0x7d8f0e02
.word 0x41097bec
.word 0x7f19a77e
.word 0x7d8f0e02
.word 0x41097bec
.word 0x7f19a77e
.word 0x7d8f0e02
.word 0x41097bec
.word 0x7f19a77e
.word 0x7f221a29
.word 0x3ecb81fb
.word 0x7e80dd0d
.word 0x7f221a29
.word 0x3ecb81fb
.word 0x7e80dd0d
.word 0x7f221a29
.word 0x3ecb81fb
.word 0x7e80dd0d
.word 0x7f221a29
.word 0x3ecb81fb
.word 0x7e80dd0d
.word 0x7f221a29
.word 0x3ecb81fb
.word 0x7e80dd0d
.word 0x7f1a3f02
.word 0x3f5a8069
.word 0x7f03a707
.word 0x7f1a3f02
.word 0x3f5a8069
.word 0x7f03a707
.word 0x7f1a3f02
.word 0x3f5a8069
.word 0x7f03a707
.word 0x7f1a3f02
.word 0x3f5a8069
.word 0x7f03a707
.word 0x7f1a3f02
.word 0x3f5a8069
.word 0x7f03a707
.word 0x7f1a9574
.word 0x3ea8da1a
.word 0x7e4beb8f
.word 0x7f1a9574
.word 0x3ea8da1a
.word 0x7e4beb8f
.word 0x7f1a9574
.word 0x3ea8da1a
.word 0x7e4beb8f
.word 0x7f1a9574
.word 0x3ea8da1a
.word 0x7e4beb8f
.word 0x7f1a9574
.word 0x3ea8da1a
.word 0x7e4beb8f
.word 0x7e14365e
.word 0x403798bb
.word 0x7ed49695
.word 0x7e14365e
.word 0x403798bb
.word 0x7ed49695
.word 0x7e14365e
.word 0x403798bb
.word 0x7ed49695
.word 0x7e14365e
.word 0x403798bb
.word 0x7ed49695
.word 0x7e14365e
.word 0x403798bb
.word 0x7ed49695
.word 0x7eceb58d
.word 0x3fa22e36
.word 0x7f02f434
.word 0x7eceb58d
.word 0x3fa22e36
.word 0x7f02f434
.word 0x7eceb58d
.word 0x3fa22e36
.word 0x7f02f434
.word 0x7eceb58d
.word 0x3fa22e36
.word 0x7f02f434
.word 0x7eceb58d
.word 0x3fa22e36
.word 0x7f02f434
.word 0x7f0c2059
.word 0x3f11387d
.word 0x7e9efa7c
.word 0x7f0c2059
.word 0x3f11387d
.word 0x7e9efa7c
.word 0x7f0c2059
.word 0x3f11387d
.word 0x7e9efa7c
.word 0x7f0c2059
.word 0x3f11387d
.word 0x7e9efa7c
.word 0x7f0c2059
.word 0x3f11387d
.word 0x7e9efa7c
.word 0x7e516e9f
.word 0x403c33f6
.word 0x7f19f7bf
.word 0x7e516e9f
.word 0x403c33f6
.word 0x7f19f7bf
.word 0x7e516e9f
.word 0x403c33f6
.word 0x7f19f7bf
.word 0x7e516e9f
.word 0x403c33f6
.word 0x7f19f7bf
.word 0x7e516e9f
.word 0x403c33f6
.word 0x7f19f7bf
.word 0x7e8f4b27
.word 0x400415cd
.word 0x7f13dde9
.word 0x7e8f4b27
.word 0x400415cd
.word 0x7f13dde9
.word 0x7e8f4b27
.word 0x400415cd
.word 0x7f13dde9
.word 0x7e8f4b27
.word 0x400415cd
.word 0x7f13dde9
.word 0x7e8f4b27
.word 0x400415cd
.word 0x7f13dde9
.word 0x7eb493df
.word 0x3fcecb22
.word 0x7f11de47
.word 0x7eb493df
.word 0x3fcecb22
.word 0x7f11de47
.word 0x7eb493df
.word 0x3fcecb22
.word 0x7f11de47
.word 0x7eb493df
.word 0x3fcecb22
.word 0x7f11de47
.word 0x7eb493df
.word 0x3fcecb22
.word 0x7f11de47
.word 0x79b19f1b
.word 0x44b76ad3
.word 0x7efe85b6
.word 0x79b19f1b
.word 0x44b76ad3
.word 0x7efe85b6
.word 0x79b19f1b
.word 0x44b76ad3
.word 0x7efe85b6
.word 0x79b19f1b
.word 0x44b76ad3
.word 0x7efe85b6
.word 0x79b19f1b
.word 0x44b76ad3
.word 0x7efe85b6
.word 0x7eba40d7
.word 0x3f0a1548
.word 0x7e48ecdf
.word 0x7eba40d7
.word 0x3f0a1548
.word 0x7e48ecdf
.word 0x7eba40d7
.word 0x3f0a1548
.word 0x7e48ecdf
.word 0x7eba40d7
.word 0x3f0a1548
.word 0x7e48ecdf
.word 0x7eba40d7
.word 0x3f0a1548
.word 0x7e48ecdf
.word 0x7f185240
.word 0x3f849ddd
.word 0x7f1dd0ae
.word 0x7f185240
.word 0x3f849ddd
.word 0x7f1dd0ae
.word 0x7f185240
.word 0x3f849ddd
.word 0x7f1dd0ae
.word 0x7f185240
.word 0x3f849ddd
.word 0x7f1dd0ae
.word 0x7f09ecac
.word 0x3d826746
.word 0x7d0c83a7
.word 0x7f09ecac
.word 0x3d826746
.word 0x7d0c83a7
.word 0x7f09ecac
.word 0x3d826746
.word 0x7d0c83a7
.word 0x7eadeee7
.word 0x400aa40d
.word 0x7f3c647e
.word 0x7eadeee7
.word 0x400aa40d
.word 0x7f3c647e
.word 0x7eadeee7
.word 0x400aa40d
.word 0x7f3c647e
.word 0x7eadeee7
.word 0x400aa40d
.word 0x7f3c647e
.word 0x7ed13405
.word 0x3fcfb5c9
.word 0x7f29bd9e
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x15_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x15_1:
    .fill 508*(XLEN/32),4,0xdeadbeef


signature_x15_2:
    .fill 508*(XLEN/32),4,0xdeadbeef


signature_x15_3:
    .fill 508*(XLEN/32),4,0xdeadbeef


signature_x15_4:
    .fill 508*(XLEN/32),4,0xdeadbeef


signature_x15_5:
    .fill 224*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
