// Seed: 4202028591
`timescale 1ps / 1 ps `default_nettype id_0 `timescale 1ps / 1ps
module module_0;
  assign id_0 = !id_0[1 : 1];
  logic   id_2;
  integer id_3 = id_3;
  logic   id_4 = id_1;
  logic   id_5;
  type_12(
      1, id_2 - 1'd0, id_2
  );
  logic id_6 = 1'd0;
  logic id_7;
  logic id_8;
  logic id_9;
  initial id_6 = 1'b0;
  initial begin
    id_4 = id_3 - 1;
    id_3 = 1;
  end
endmodule
