<!DOCTYPE html>
<html lang='zh-CN'>

<head>
  <meta name="generator" content="Hexo 6.3.0">
  <meta name="hexo-theme" content="https://github.com/xaoxuu/hexo-theme-stellar/tree/1.15.1">
  <meta charset="utf-8">
  

  <meta http-equiv='x-dns-prefetch-control' content='on' />
  <link rel='dns-prefetch' href='https://fastly.jsdelivr.net'>
  <link rel="preconnect" href="https://fastly.jsdelivr.net" crossorigin>
  <link rel='dns-prefetch' href='//unpkg.com'>

  <meta name="renderer" content="webkit">
  <meta name="force-rendering" content="webkit">
  <meta http-equiv="X-UA-Compatible" content="IE=Edge,chrome=1">
  <meta name="HandheldFriendly" content="True" >
  <meta name="apple-mobile-web-app-capable" content="yes">
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <meta name="theme-color" content="#f8f8f8">
  
  <title>Eumendies</title>

  
    <meta name="description" content="使用verilog语言描述的RISC-V流水线处理器，处理了数据冒险和控制冒险，github地址：流水线">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog实现RISC-V流水线处理器">
<meta property="og:url" content="https://eumendies.github.io/2023/03/27/verilog%E5%AE%9E%E7%8E%B0RISC-V%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%A4%84%E7%90%86%E5%99%A8/index.html">
<meta property="og:site_name" content="Eumendies">
<meta property="og:description" content="使用verilog语言描述的RISC-V流水线处理器，处理了数据冒险和控制冒险，github地址：流水线">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://eumendies.github.io/2023/03/27/verilog%E5%AE%9E%E7%8E%B0RISC-V%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%A4%84%E7%90%86%E5%99%A8/datapath.png">
<meta property="og:image" content="https://eumendies.github.io/2023/03/27/verilog%E5%AE%9E%E7%8E%B0RISC-V%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%A4%84%E7%90%86%E5%99%A8/bubble.gif">
<meta property="og:image" content="https://eumendies.github.io/2023/03/27/verilog%E5%AE%9E%E7%8E%B0RISC-V%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%A4%84%E7%90%86%E5%99%A8/forwarding.gif">
<meta property="og:image" content="https://eumendies.github.io/2023/03/27/verilog%E5%AE%9E%E7%8E%B0RISC-V%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%A4%84%E7%90%86%E5%99%A8/control_hazard.gif">
<meta property="article:published_time" content="2023-03-27T02:25:04.000Z">
<meta property="article:modified_time" content="2023-03-27T10:23:50.345Z">
<meta property="article:author" content="Eumendies">
<meta property="article:tag" content="计算机组成原理">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary_large_image">
<meta name="twitter:image" content="https://eumendies.github.io/2023/03/27/verilog%E5%AE%9E%E7%8E%B0RISC-V%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%A4%84%E7%90%86%E5%99%A8/datapath.png">
  
  

  <!-- feed -->
  

  
    
<link rel="stylesheet" href="/css/main.css">

  

  
    <link rel="shortcut icon" href="/images/logo.jpg">
  

  

  


  
</head>

<body>
  




  <div class='l_body' id='start'>
    <aside class='l_left' layout='post'>
    

  

<header class="header">

<div class="logo-wrap"><a class="avatar" href="/about/"><div class="bg" style="opacity:0;background-image:url(https://fastly.jsdelivr.net/gh/cdn-x/placeholder@1.0.2/avatar/round/rainbow64@3x.webp);"></div><img no-lazy class="avatar" src="/images/logo.jpg" onerror="javascript:this.classList.add('error');this.src='https://fastly.jsdelivr.net/gh/cdn-x/placeholder@1.0.1/image/2659360.svg';"></a><a class="title" href="/"><div class="main" ff="title">Eumendies</div></a></div>


<nav class="menu dis-select"><a class="nav-item active" href="/">文章</a><a class="nav-item" href="/friends/">友链</a><a class="nav-item" href="/about/">关于</a></nav>
</header>


<div class="widgets">

<div class="widget-wrap single" id="toc"><div class="widget-header cap dis-select"><span class="name">verilog实现RISC-V流水线处理器</span></div><div class="widget-body fs14"><div class="doc-tree active"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#risc-v%E6%B5%81%E6%B0%B4%E7%BA%BF%E6%95%B0%E6%8D%AE%E9%80%9A%E8%B7%AF"><span class="toc-text">RISC-V流水线数据通路</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#pc%E5%AF%84%E5%AD%98%E5%99%A8%E5%92%8Cpc%E5%8A%A0%E6%B3%95%E5%99%A8"><span class="toc-text">PC寄存器和PC加法器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-text">流水线寄存器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%8E%A7%E5%88%B6%E5%99%A8"><span class="toc-text">控制器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AB%8B%E5%8D%B3%E6%95%B0%E7%94%9F%E6%88%90"><span class="toc-text">立即数生成</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%E5%A0%86"><span class="toc-text">寄存器堆</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#alu"><span class="toc-text">ALU</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#ram"><span class="toc-text">RAM</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%89%8D%E9%80%92%E5%8D%95%E5%85%83"><span class="toc-text">前递单元</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%86%92%E9%99%A9%E6%A3%80%E6%B5%8B%E5%8D%95%E5%85%83"><span class="toc-text">冒险检测单元</span></a></li></ol></div></div></div>




</div>


    </aside>
    <div class='l_main'>
      

      


<div class="bread-nav fs12"><div id="breadcrumb"><a class="cap breadcrumb" href="/">主页</a><span class="sep"></span><a class="cap breadcrumb" href="/">文章</a><span class="sep"></span><a class="cap breadcrumb-link" href="/categories/%E8%AE%A1%E7%AE%97%E6%9C%BA%E5%9F%BA%E7%A1%80/">计算机基础</a></div><div id="post-meta">发布于&nbsp;<time datetime="2023-03-27T02:25:04.000Z">2023-03-27</time></div></div>

<article class='content md post'>
<h1 class="article-title"><span>verilog实现RISC-V流水线处理器</span></h1>
<p>使用verilog语言描述的RISC-V流水线处理器，处理了数据冒险和控制冒险，github地址：<a target="_blank" rel="noopener" href="https://github.com/eumendies/RISCV-pipeline-cpu">流水线</a></p>
<span id="more"></span>
<h2 id="risc-v流水线数据通路">RISC-V流水线数据通路</h2>
<figure>
<img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="/2023/03/27/verilog%E5%AE%9E%E7%8E%B0RISC-V%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%A4%84%E7%90%86%E5%99%A8/datapath.png" alt="datapath">
<figcaption aria-hidden="true">datapath</figcaption>
</figure>
<p>参考教材Computer Organization and Design: The Hardware/Software
Interface，将整个数据通路分为五级流水线，分别为<u>取指阶段</u>(Instruction
Fetch, IF)，<u>解析指令阶段</u>(Instruction Decode,
ID)，<u>执行阶段</u>(EX)，<u>访存阶段</u>(MEM)，<u>写回阶段</u>(WB)，各模块也基本按照教材设计。</p>
<p>接下来介绍各大模块的实现。</p>
<p>（<u>作者水平有限，代码和实现中可能仍存在不少纰漏和错误，欢迎读者指出</u>）</p>
<h2 id="pc寄存器和pc加法器">PC寄存器和PC加法器</h2>
<p>PC寄存器接收一个新的PC值，如果输入的PCwrite信号为高，则在时钟上升沿将输入的新PC值保存，否则不改变原来的PC值；当发生数据冒险和控制冒险时，需要通过PCwrite信号来阻止PC值的更新。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> PC_reg(</span><br><span class="line">	<span class="keyword">input</span> clk, rstn, PCwrite,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">63</span>:<span class="number">0</span>] nextPC,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">63</span>:<span class="number">0</span>] nowPC</span><br><span class="line">	);</span><br></pre></td></tr></table></figure>
<p>PC加法器用于计算新的PC值并将该值输入到PC寄存器，当没有跳转指令执行时，PC加法器简单地将目前的PC值加4并写回PC寄存器，当跳转发生时，PC加法器计算出目标地址后再写回PC寄存器。五级流水线的数据通路需要在<u>MEM阶段</u>计算出分支目标地址，所以其取EX/MEM流水线寄存器中保存的PC值和立即数字段来计算新的PC值。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> PC_adder(</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">63</span>:<span class="number">0</span>] nowPC,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">63</span>:<span class="number">0</span>] EX_MEM_PC, EX_MEM_imm,</span><br><span class="line">    <span class="keyword">input</span> Branch, Zero,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">63</span>:<span class="number">0</span>] newPC</span><br><span class="line">	);</span><br><span class="line">    </span><br></pre></td></tr></table></figure>
<h2 id="流水线寄存器">流水线寄存器</h2>
<p>由于一个数据通路中有多条指令在执行，所以需要流水线寄存器来保存指令相关的信息，如果不用流水线寄存器保存，则当下一条指令载入数据通路时，上一条指令的PC值、控制信号等就会丢失。</p>
<p>五级流水线需要四个流水线寄存器：IF/ID流水线寄存器、ID/EX流水线寄存器、EX/MEM流水线寄存器、MEM/WB流水线寄存器。当流水线寄存器中一个信息在某一阶段被使用了，那么在下一个流水线寄存器中就不再需要保存该值；随着指令在流水线中的流动，也会有新的信息需要保存到流水线寄存器中。</p>
<p>处理数据冒险和控制冒险时需要在流水线中插入空指令，当flush信号为高时，就把寄存器中全部信息清零。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ID_EX_reg(</span><br><span class="line">    <span class="keyword">input</span> clk, rstn, flush</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] instr,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">63</span>:<span class="number">0</span>] PC, imm, RD1, RD2,</span><br><span class="line">    <span class="keyword">input</span> regwrite, ALUSrc, MemRead, MemWrite, MemtoReg, Branch,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">3</span>:<span class="number">0</span>] ALUControl,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] ID_EX_instr,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">63</span>:<span class="number">0</span>] ID_EX_PC, ID_EX_imm, ID_EX_RD1, ID_EX_RD2,</span><br><span class="line">    <span class="keyword">output</span> ID_EX_regwrite, ID_EX_ALUSrc, ID_EX_MemRead,</span><br><span class="line">    <span class="keyword">output</span> ID_EX_MemWrite, ID_EX_MemtoReg, ID_EX_Branch,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">3</span>:<span class="number">0</span>] ID_EX_ALUControl</span><br><span class="line">	);</span><br></pre></td></tr></table></figure>
<figure>
<img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="/2023/03/27/verilog%E5%AE%9E%E7%8E%B0RISC-V%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%A4%84%E7%90%86%E5%99%A8/bubble.gif" alt="bubble">
<figcaption aria-hidden="true">bubble</figcaption>
</figure>
<h2 id="控制器">控制器</h2>
<p>控制器根据输入的指令来生成对应的控制信号，其首先比对指令中0到6位的操作码(opcode)来确定指令的类型并产生对应的信号。对于R型指令，需要根据funct3和funct7字段来确认ALU所要执行的操作，对于一些I型指令，需要根据funct3字段确定ALUControl。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Controller(</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] instr,</span><br><span class="line">    <span class="keyword">output</span> regwrite, ALUSrc, MemRead, MemWrite, MemtoReg, Branch</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">3</span>:<span class="number">0</span>] ALUControl</span><br><span class="line">	);</span><br></pre></td></tr></table></figure>
<h2 id="立即数生成">立即数生成</h2>
<p>I型、S型、SB型、U型和UJ型指令都需要提取立即数字段，其中SB型和UJ型指令中的立即数表示的是半字地址，需要左移一位来转换成字节地址。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ImmGen(</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] instr,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">63</span>:<span class="number">0</span>] imm</span><br><span class="line">	);</span><br></pre></td></tr></table></figure>
<h2 id="寄存器堆">寄存器堆</h2>
<p>寄存器堆中有32个64位的寄存器，写信号为高时，将输入的数据写入rd寄存器号对应的寄存器中；同时还需要从寄存器堆中读取rs1、rs2寄存器的值并输出。</p>
<p>其中写入数据WD、寄存器号rd和写使能信号是来自流水线最后一级，rs1和rs2则来自IF/ID流水线寄存器。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> RegFile(</span><br><span class="line">	<span class="keyword">input</span> clk, rstn, RFWr,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">4</span>:<span class="number">0</span>] rs1, rs2, rd,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">63</span>:<span class="number">0</span>] WD,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">63</span>:<span class="number">0</span>] RD1, RD2</span><br><span class="line">	);</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">63</span>:<span class="number">0</span>] rf[<span class="number">31</span>:<span class="number">0</span>];</span><br><span class="line">    ......</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="alu">ALU</h2>
<p>ALU接受两个输入数据，然后根据ALUControl来决定要进行的计算并给出输出和Zero信号，Zero信号用于决定条件跳转指令是否跳转，为高时表明两个输入数据相等。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span>(</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">signed</span>[<span class="number">63</span>:<span class="number">0</span>] A, B,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">3</span>:<span class="number">0</span>] ALUControl,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">signed</span>[<span class="number">63</span>:<span class="number">0</span>] result,</span><br><span class="line">    <span class="keyword">output</span> Zero</span><br><span class="line">	);</span><br></pre></td></tr></table></figure>
<h2 id="ram">RAM</h2>
<p>使用256个8位宽的寄存器来组成RAM，即有256个字节。当MemWrite信号为高时，将传入的双字从传入的内存地址开始一个字节一个字节地往后写，读取数据时也是从给定的内存地址开始读取8个字节来组成双字。</p>
<p>如果需要支持lb、lw等指令，需要添加一个指示读取长度的控制信号。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> RAM(</span><br><span class="line">	<span class="keyword">input</span> clk, rstn,</span><br><span class="line">    <span class="keyword">input</span> MemWrite, MemRead,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">63</span>:<span class="number">0</span>] address,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">63</span>:<span class="number">0</span>] WD,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">63</span>:<span class="number">0</span>] ReadData</span><br><span class="line">	);</span><br></pre></td></tr></table></figure>
<h2 id="前递单元">前递单元</h2>
<p>当一条指令的操作数依赖于前一条指令或前前一条指令的结果时会发生数据冒险，如果之前指令的写回结果在EX阶段就能得到，那么就可以通过前递来解决这种数据冒险。</p>
<p>当一条指令需要前一条指令的结果，可以将前一条指令的结果从EX/MEM寄存器中前递给将要进行ALU计算的指令。</p>
<p>当一条指令需要前前一条指令的结果，可以从MEM/WB寄存器中前递数据。</p>
<p>只有当EX/MEM寄存器不进行前递时才考虑MEM/WB寄存器是否进行前递，因为EX/MEM中的结果更新，写回后会覆盖MEM/WB中的结果。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Forwarding(</span><br><span class="line">	<span class="keyword">input</span> EX_MEM_regwrite, MEM_WB_regwrite,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">4</span>:<span class="number">0</span>] EX_MEM_rd, MEM_WB_rd,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">4</span>:<span class="number">0</span>] ID_EX_rs1, ID_EX_rs2,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">1</span>:<span class="number">0</span>] forwardA, forwardB</span><br><span class="line">	);</span><br></pre></td></tr></table></figure>
<figure>
<img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="/2023/03/27/verilog%E5%AE%9E%E7%8E%B0RISC-V%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%A4%84%E7%90%86%E5%99%A8/forwarding.gif" alt="forwarding">
<figcaption aria-hidden="true">forwarding</figcaption>
</figure>
<h2 id="冒险检测单元">冒险检测单元</h2>
<p>load-use数据冒险不能单纯通过前递来解决，因为当指令需要使用内存中的数据时上一条指令还没有访存并得到数据，所以无法前递。</p>
<p>当检测到ID/EX寄存器中的指令需要读取内存，且其要写入的寄存器等于IF/ID寄存器中的指令要使用的寄存器，这时候就需要清空IF/ID寄存器，这样就插入了一条空指令，并且阻止PC寄存器更新，下一个时钟周期又会取出同一条指令加载进IF/ID寄存器中。如此，两条指令之间就间隔了一个阶段，访存的指令获得数据之后就可以将数据前递。</p>
<p>对于控制冒险，这里采取了最简单的延迟分支处理方式，向流水线中插入三条空指令，分支指令在Mem阶段决定好分支目标时再更新PC寄存器的值。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Hazard_unit(</span><br><span class="line">	<span class="keyword">input</span> ID_EX_MemRead,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">4</span>:<span class="number">0</span>] ID_EX_rd, IF_ID_rs1, IF_ID_rs2,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">6</span>:<span class="number">0</span>] IF_ID_opcode, ID_EX_opcode, EX_MEM_opcode,</span><br><span class="line">    <span class="keyword">output</span> PCwrite, IF_ID_write, IF_ID_flush, ID_EX_flush</span><br><span class="line">	);</span><br></pre></td></tr></table></figure>
<figure>
<img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="/2023/03/27/verilog%E5%AE%9E%E7%8E%B0RISC-V%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%A4%84%E7%90%86%E5%99%A8/control_hazard.gif" alt="control hazard">
<figcaption aria-hidden="true">control hazard</figcaption>
</figure>


<div class="article-footer reveal fs14"><section id="license"><div class="header"><span>许可协议</span></div><div class="body"><p>本文采用<a
target="_blank" rel="noopener" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">署名-非商业性使用-相同方式共享
4.0 国际</a>许可协议，转载请注明出处。</p>
</div></section></div>

</article>

<div class="related-wrap reveal" id="read-next"><section class="body"><div class="item" id="prev"></div><div class="item" id="next"><div class="note">较早文章</div><a href="/2023/02/16/xv6%E7%9A%84%E8%99%9A%E6%8B%9F%E5%AD%98%E5%82%A8/">xv6的虚拟存储</a></div></section></div>






  <div class='related-wrap md reveal' id="comments">
    <div class='cmt-title cap theme'>
      快来参与讨论吧
    </div>
    <div class='cmt-body waline'>
      

<div id="waline_container" class="waline_thread"><svg class="loading" style="vertical-align: middle;fill: currentColor;overflow: hidden;" viewBox="0 0 1024 1024" version="1.1" xmlns="http://www.w3.org/2000/svg" p-id="2709"><path d="M832 512c0-176-144-320-320-320V128c211.2 0 384 172.8 384 384h-64zM192 512c0 176 144 320 320 320v64C300.8 896 128 723.2 128 512h64z" p-id="2710"></path></svg></div>

    </div>
  </div>



      
<footer class="page-footer reveal fs12"><hr><div class="text"><p>本站由 <a href="/"><span class="citation"
data-cites="Eumendies">@Eumendies</span></a> 使用 <a
target="_blank" rel="noopener" href="https://github.com/xaoxuu/hexo-theme-stellar">Stellar</a>
主题创建。 本博客所有文章除特别声明外，均采用 <a
target="_blank" rel="noopener" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA
4.0</a> 许可协议，转载请注明出处。</p>
</div></footer>

      <div class='float-panel mobile-only blur' style='display:none'>
  <button type='button' class='sidebar-toggle mobile' onclick='sidebar.toggle()'>
    <svg class="icon" style="width: 1em; height: 1em;vertical-align: middle;fill: currentColor;overflow: hidden;" viewBox="0 0 1024 1024" version="1.1" xmlns="http://www.w3.org/2000/svg" p-id="15301"><path d="M566.407 808.3c26.9-0.1 49.3-20.8 51.6-47.6-1.9-27.7-23.9-49.7-51.6-51.6h-412.6c-28.2-1.4-52.6 19.5-55.5 47.6 2.3 26.8 24.6 47.5 51.6 47.6h416.5v4z m309.3-249.9c26.9-0.1 49.3-20.8 51.6-47.6-2.2-26.8-24.6-47.5-51.6-47.6h-721.9c-27.7-2.8-52.5 17.4-55.3 45.1-0.1 0.8-0.1 1.7-0.2 2.5 0.9 27.2 23.6 48.5 50.7 47.6H875.707z m-103.1-245.9c26.9-0.1 49.3-20.8 51.6-47.6-0.4-28.3-23.2-51.1-51.5-51.6h-618.9c-29.5-1.1-54.3 21.9-55.5 51.4v0.2c1.4 27.8 25.2 49.2 53 47.8 0.8 0 1.7-0.1 2.5-0.2h618.8z" p-id="15302"></path><path d="M566.407 808.3c26.9-0.1 49.3-20.8 51.6-47.6-1.9-27.7-23.9-49.7-51.6-51.6h-412.6c-28.2-1.4-52.6 19.5-55.5 47.6 1.9 27.7 23.9 49.7 51.6 51.6h416.5z m309.3-249.9c26.9-0.1 49.3-20.8 51.6-47.6-2.2-26.8-24.6-47.5-51.6-47.6h-721.9c-27.7-2.8-52.5 17.4-55.3 45.1-0.1 0.8-0.1 1.7-0.2 2.5 0.9 27.2 23.6 48.5 50.7 47.6H875.707z m-103.1-245.9c26.9-0.1 49.3-20.8 51.6-47.6-0.4-28.3-23.2-51.1-51.5-51.6h-618.9c-29.5-1.1-54.3 21.9-55.5 51.4v0.2c1.4 27.8 25.2 49.2 53 47.8 0.8 0 1.7-0.1 2.5-0.2h618.8z" p-id="15303"></path></svg>
  </button>
</div>

    </div>
  </div>
  <div class='scripts'>
    <script type="text/javascript">
  stellar = {
    // 懒加载 css https://github.com/filamentgroup/loadCSS
    loadCSS: (href, before, media, attributes) => {
      var doc = window.document;
      var ss = doc.createElement("link");
      var ref;
      if (before) {
        ref = before;
      } else {
        var refs = (doc.body || doc.getElementsByTagName("head")[0]).childNodes;
        ref = refs[refs.length - 1];
      }
      var sheets = doc.styleSheets;
      if (attributes) {
        for (var attributeName in attributes) {
          if (attributes.hasOwnProperty(attributeName)) {
            ss.setAttribute(attributeName, attributes[attributeName]);
          }
        }
      }
      ss.rel = "stylesheet";
      ss.href = href;
      ss.media = "only x";
      function ready(cb) {
        if (doc.body) {
          return cb();
        }
        setTimeout(function () {
          ready(cb);
        });
      }
      ready(function () {
        ref.parentNode.insertBefore(ss, before ? ref : ref.nextSibling);
      });
      var onloadcssdefined = function (cb) {
        var resolvedHref = ss.href;
        var i = sheets.length;
        while (i--) {
          if (sheets[i].href === resolvedHref) {
            return cb();
          }
        }
        setTimeout(function () {
          onloadcssdefined(cb);
        });
      };
      function loadCB() {
        if (ss.addEventListener) {
          ss.removeEventListener("load", loadCB);
        }
        ss.media = media || "all";
      }
      if (ss.addEventListener) {
        ss.addEventListener("load", loadCB);
      }
      ss.onloadcssdefined = onloadcssdefined;
      onloadcssdefined(loadCB);
      return ss;
    },

    // 从 butterfly 和 volantis 获得灵感
    loadScript: (src, opt) => new Promise((resolve, reject) => {
      var script = document.createElement('script');
      script.src = src;
      if (opt) {
        for (let key of Object.keys(opt)) {
          script[key] = opt[key]
        }
      } else {
        // 默认异步，如果需要同步，第二个参数传入 {} 即可
        script.async = true
      }
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    }),

    // https://github.com/jerryc127/hexo-theme-butterfly
    jQuery: (fn) => {
      if (typeof jQuery === 'undefined') {
        stellar.loadScript(stellar.plugins.jQuery).then(fn)
      } else {
        fn()
      }
    }
  };
  stellar.version = '1.15.1';
  stellar.github = 'https://github.com/xaoxuu/hexo-theme-stellar/tree/1.15.1';
  stellar.config = {
    date_suffix: {
      just: '刚刚',
      min: '分钟前',
      hour: '小时前',
      day: '天前',
      month: '个月前',
    },
  };

  // required plugins (only load if needs)
  stellar.plugins = {
    jQuery: 'https://fastly.jsdelivr.net/npm/jquery@3.5.1/dist/jquery.min.js'
  };

  // stellar js
  stellar.plugins.stellar = Object.assign({"sites":"/js/plugins/sites.js","friends":"/js/plugins/friends.js","ghinfo":"/js/plugins/ghinfo.js","timeline":"/js/plugins/timeline.js","linkcard":"/js/plugins/linkcard.js","fcircle":"/js/plugins/fcircle.js"});

  stellar.plugins.marked = Object.assign("https://cdn.bootcdn.net/ajax/libs/marked/4.0.18/marked.min.js");
  // optional plugins
  if ('true' == 'true') {
    stellar.plugins.lazyload = Object.assign({"enable":true,"js":"https://fastly.jsdelivr.net/npm/vanilla-lazyload@17.3.1/dist/lazyload.min.js","transition":"blur"});
  }
  if ('true' == 'true') {
    stellar.plugins.swiper = Object.assign({"enable":true,"css":"https://unpkg.com/swiper@6/swiper-bundle.min.css","js":"https://unpkg.com/swiper@6/swiper-bundle.min.js"});
  }
  if ('' == 'true') {
    stellar.plugins.scrollreveal = Object.assign({"enable":null,"js":"https://fastly.jsdelivr.net/npm/scrollreveal@4.0.9/dist/scrollreveal.min.js","distance":"8px","duration":500,"interval":100,"scale":1});
  }
  if ('true' == 'true') {
    stellar.plugins.preload = Object.assign({"enable":true,"service":"flying_pages","instant_page":"https://fastly.jsdelivr.net/gh/volantis-x/cdn-volantis@4.1.2/js/instant_page.js","flying_pages":"https://fastly.jsdelivr.net/gh/gijo-varghese/flying-pages@2.1.2/flying-pages.min.js"});
  }
  if ('true' == 'true') {
    stellar.plugins.fancybox = Object.assign({"enable":true,"js":"https://fastly.jsdelivr.net/npm/@fancyapps/ui@4.0/dist/fancybox.umd.js","css":"https://fastly.jsdelivr.net/npm/@fancyapps/ui@4.0/dist/fancybox.css","selector":".swiper-slide img"});
  }
  if ('false' == 'true') {
    stellar.plugins.heti = Object.assign({"enable":false,"css":"https://unpkg.com/heti/umd/heti.min.css","js":"https://unpkg.com/heti/umd/heti-addon.min.js"});
  }
</script>

<!-- required -->

  
<script src="/js/main.js" async></script>



<!-- optional -->

  <script>
  function load_comment(){
    if(!document.getElementById("waline_container"))return;
    stellar.loadCSS('https://unpkg.com/@waline/client@v2/dist/waline.css');
    stellar.loadScript('https://unpkg.com/@waline/client@v2/dist/waline.js', {defer:true}).then(function () {
      const el = document.getElementById("waline_container");
      var path = el.getAttribute('comment_id');
      if (!path) {
        path = decodeURI(window.location.pathname);
      }
      Waline.init(Object.assign({"js":"https://unpkg.com/@waline/client@v2/dist/waline.js","css":"https://unpkg.com/@waline/client@v2/dist/waline.css","serverURL":"https://example.eumendies.me/","commentCount":false,"pageview":false,"emoji":["https://unpkg.com/@waline/emojis@1.1.0/qq","https://unpkg.com/@waline/emojis@1.1.0/tieba","https://gcore.jsdelivr.net/gh/norevi/waline-blobcatemojis@1.0/blobs"],"meta":["昵称","邮箱","nick","mail"],"requiredMeta":["nick"],"lang":"zh-CN","wordLimit":0,"pageSize":10,"locale":{"placeholder":"快来发表你的看法吧（不用登录也能评论）"},"login":"enable"}, {
        el: '#waline_container',
        path: path,
      }));
    });
  }
  window.addEventListener('DOMContentLoaded', (event) => {
    console.log('DOM fully loaded and parsed');
    load_comment();
  });

</script>




<!-- inject -->


  </div>
</body>
</html>
