{C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/mux_4x1.v} {1 {vlog -work work -stats=none {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/mux_4x1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_2x1
-- Compiling module mux_4x1
-- Compiling module mux_4x1_tb

Top level modules:
	mux_4x1_tb

} {} {}} {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/basicgates.v} {1 {vlog -work work -stats=none {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/basicgates.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module basicGates
-- Compiling module basicGates_tb

Top level modules:
	basicGates_tb

} {} {}} {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v} {0 {vlog -work work -stats=none {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module demux_1x2
-- Compiling module demux_1x4
-- Compiling module demux_1x4_tb
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(24): (vlog-2110) Illegal reference to net "y0".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(24): (vlog-2110) Illegal reference to net "y1".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(24): (vlog-2110) Illegal reference to net "y2".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(24): (vlog-2110) Illegal reference to net "y3".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(25): (vlog-2110) Illegal reference to net "y0".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(25): (vlog-2110) Illegal reference to net "y1".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(25): (vlog-2110) Illegal reference to net "y2".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(25): (vlog-2110) Illegal reference to net "y3".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(26): (vlog-2110) Illegal reference to net "y0".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(26): (vlog-2110) Illegal reference to net "y1".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(26): (vlog-2110) Illegal reference to net "y2".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(26): (vlog-2110) Illegal reference to net "y3".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(27): (vlog-2110) Illegal reference to net "y0".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(27): (vlog-2110) Illegal reference to net "y1".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(27): (vlog-2110) Illegal reference to net "y2".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(27): (vlog-2110) Illegal reference to net "y3".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(28): (vlog-2110) Illegal reference to net "y0".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(28): (vlog-2110) Illegal reference to net "y1".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(28): (vlog-2110) Illegal reference to net "y2".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(28): (vlog-2110) Illegal reference to net "y3".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(29): (vlog-2110) Illegal reference to net "y0".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(29): (vlog-2110) Illegal reference to net "y1".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(29): (vlog-2110) Illegal reference to net "y2".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(29): (vlog-2110) Illegal reference to net "y3".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(30): (vlog-2110) Illegal reference to net "y0".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(30): (vlog-2110) Illegal reference to net "y1".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(30): (vlog-2110) Illegal reference to net "y2".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(30): (vlog-2110) Illegal reference to net "y3".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(31): (vlog-2110) Illegal reference to net "y0".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(31): (vlog-2110) Illegal reference to net "y1".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(31): (vlog-2110) Illegal reference to net "y2".
** Error: C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x4.v(31): (vlog-2110) Illegal reference to net "y3".

} {6.0 38.0} {}} {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/halfadder.v} {1 {vlog -work work -stats=none {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/halfadder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/fuladder.v} {1 {vlog -work work -stats=none {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/fuladder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fullAdder
-- Compiling module fullAdder_tb

Top level modules:
	fullAdder_tb

} {} {}} {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/mux_1x2.v} {1 {vlog -work work -stats=none {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/mux_1x2.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_2x1
-- Compiling module mux_2x1_tb

Top level modules:
	mux_2x1_tb

} {} {}} {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x2.v} {1 {vlog -work work -stats=none {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/demux_1x2.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module demux_2x1
-- Compiling module demux_2x1_tb

Top level modules:
	demux_2x1_tb

} {} {}} {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/ripplecarryadder.v} {1 {vlog -work work -stats=none {C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/New folder/ripplecarryadder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fullAdder
-- Compiling module rippleCarryAdder_4b
-- Compiling module rippleCarryAdder_4b_tb

Top level modules:
	rippleCarryAdder_4b_tb

} {} {}}
