{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590661112655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590661112664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 28 12:18:32 2020 " "Processing started: Thu May 28 12:18:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590661112664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661112664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off camera -c camera " "Command: quartus_map --read_settings_files=on --write_settings_files=off camera -c camera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661112664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590661113406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590661113406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122901 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590661122913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590661122913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_mm_interconnect_0_router_003_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122914 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_003 " "Found entity 2: nios_mm_interconnect_0_router_003" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590661122915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590661122915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122916 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590661122917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590661122917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122918 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_001 " "Found entity 2: nios_mm_interconnect_0_router_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590661122919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590661122919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122920 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rgb_out.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rgb_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rgb_out " "Found entity 1: nios_rgb_out" {  } { { "nios/synthesis/submodules/nios_rgb_out.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_rgb_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rgb_in.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rgb_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rgb_in " "Found entity 1: nios_rgb_in" {  } { { "nios/synthesis/submodules/nios_rgb_in.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_rgb_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0 " "Found entity 1: nios_nios2_gen2_0" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_gen2_0_cpu " "Found entity 21: nios_nios2_gen2_0_cpu" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_nios2_gen2_0_cpu_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_jtag_uart_0_sim_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122967 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_0_scfifo_w " "Found entity 2: nios_jtag_uart_0_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122967 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_jtag_uart_0_sim_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122967 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_0_scfifo_r " "Found entity 4: nios_jtag_uart_0_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122967 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart_0 " "Found entity 5: nios_jtag_uart_0" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "Video/CLOCK_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/vga_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/vga_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_READ_COUNTER " "Found entity 1: VGA_READ_COUNTER" {  } { { "Video/D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/VGA_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/raw2rgb_l.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/raw2rgb_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_L " "Found entity 1: RAW2RGB_L" {  } { { "Video/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW2RGB_L.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW_RGB_BIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/d8m_write_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/d8m_write_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_WRITE_COUNTER " "Found entity 1: D8M_WRITE_COUNTER" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/d8m_set.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/d8m_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_SET " "Found entity 1: D8M_SET" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122979 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1590661122981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122983 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1590661122984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "Video/MIPI_CAMERA/I2C_RESET_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "Video/MIPI_CAMERA/CLOCKMEM.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/vga_controller_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file video/vga_controller_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller_trig " "Found entity 1: VGA_Controller_trig" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661122999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661122999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "Video/RESET_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661123001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661123001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file video/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "Video/pll_test.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661123003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661123003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "Video/D8M_LUT.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661123006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661123006 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref camera.v(201) " "Verilog HDL Declaration warning at camera.v(201): \"ref\" is SystemVerilog-2005 keyword" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 201 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1590661123008 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "camera.v(246) " "Verilog HDL Module Instantiation warning at camera.v(246): ignored dangling comma in List of Port Connections" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 246 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1590661123008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera.v 1 1 " "Found 1 design units, including 1 entities, in source file camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera " "Found entity 1: camera" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661123008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661123008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661123010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661123010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "camera " "Elaborating entity \"camera\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590661123126 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CAMERA_I2C_SCL_AF camera.v(126) " "Verilog HDL warning at camera.v(126): object CAMERA_I2C_SCL_AF used but never assigned" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 126 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1590661123127 "|camera"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CAMERA_I2C_SCL_AF 0 camera.v(126) " "Net \"CAMERA_I2C_SCL_AF\" at camera.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1590661123129 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG camera.v(18) " "Output port \"LEDG\" at camera.v(18) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123129 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR camera.v(19) " "Output port \"LEDR\" at camera.v(19) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 camera.v(31) " "Output port \"HEX0\" at camera.v(31) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 camera.v(32) " "Output port \"HEX1\" at camera.v(32) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 camera.v(33) " "Output port \"HEX2\" at camera.v(33) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 camera.v(34) " "Output port \"HEX3\" at camera.v(34) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 camera.v(35) " "Output port \"HEX4\" at camera.v(35) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 camera.v(36) " "Output port \"HEX5\" at camera.v(36) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 camera.v(37) " "Output port \"HEX6\" at camera.v(37) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 camera.v(38) " "Output port \"HEX7\" at camera.v(38) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR camera.v(73) " "Output port \"DRAM_ADDR\" at camera.v(73) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA camera.v(74) " "Output port \"DRAM_BA\" at camera.v(74) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM camera.v(80) " "Output port \"DRAM_DQM\" at camera.v(80) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR camera.v(85) " "Output port \"SRAM_ADDR\" at camera.v(85) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT camera.v(15) " "Output port \"SMA_CLKOUT\" at camera.v(15) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON camera.v(41) " "Output port \"LCD_BLON\" at camera.v(41) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN camera.v(43) " "Output port \"LCD_EN\" at camera.v(43) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON camera.v(44) " "Output port \"LCD_ON\" at camera.v(44) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS camera.v(45) " "Output port \"LCD_RS\" at camera.v(45) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW camera.v(46) " "Output port \"LCD_RW\" at camera.v(46) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK camera.v(65) " "Output port \"EEP_I2C_SCLK\" at camera.v(65) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK camera.v(69) " "Output port \"I2C_SCLK\" at camera.v(69) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N camera.v(75) " "Output port \"DRAM_CAS_N\" at camera.v(75) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123130 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE camera.v(76) " "Output port \"DRAM_CKE\" at camera.v(76) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123131 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK camera.v(77) " "Output port \"DRAM_CLK\" at camera.v(77) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123131 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N camera.v(78) " "Output port \"DRAM_CS_N\" at camera.v(78) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123131 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N camera.v(81) " "Output port \"DRAM_RAS_N\" at camera.v(81) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123131 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N camera.v(82) " "Output port \"DRAM_WE_N\" at camera.v(82) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123131 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N camera.v(86) " "Output port \"SRAM_CE_N\" at camera.v(86) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123131 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N camera.v(88) " "Output port \"SRAM_LB_N\" at camera.v(88) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123131 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N camera.v(89) " "Output port \"SRAM_OE_N\" at camera.v(89) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123131 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N camera.v(90) " "Output port \"SRAM_UB_N\" at camera.v(90) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123131 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N camera.v(91) " "Output port \"SRAM_WE_N\" at camera.v(91) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123131 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK camera.v(100) " "Output port \"MIPI_MCLK\" at camera.v(100) has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123131 "|camera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DELAY CLOCK_DELAY:del1 " "Elaborating entity \"CLOCK_DELAY\" for hierarchy \"CLOCK_DELAY:del1\"" {  } { { "camera.v" "del1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661123169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_LUT D8M_LUT:g_lut " "Elaborating entity \"D8M_LUT\" for hierarchy \"D8M_LUT:g_lut\"" {  } { { "camera.v" "g_lut" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661123189 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NEW_MIPI_PIXEL_D1 D8M_LUT.v(10) " "Output port \"NEW_MIPI_PIXEL_D1\" at D8M_LUT.v(10) has no driver" {  } { { "Video/D8M_LUT.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M_LUT.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123417 "|camera|D8M_LUT:g_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:u2 " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:u2\"" {  } { { "camera.v" "u2" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661123472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "camera.v" "cfin" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661123493 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1590661123493 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1590661123495 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123495 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661123514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(128) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123517 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(174) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123518 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(201) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123519 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(226) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1)" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123524 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123545 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123545 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123545 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "c1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661123665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "wrd" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661123686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123687 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123688 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123688 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "wpt" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661123730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123731 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123732 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123732 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123733 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "rd" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661123772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123773 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123773 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123773 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123773 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123774 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123775 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123775 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1590661123775 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "DY" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661123816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661123840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123842 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123843 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123844 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123851 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123851 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123851 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123851 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661123851 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661123859 "|camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:ref " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:ref\"" {  } { { "camera.v" "ref" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661123925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_test:ref\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_test:ref\|altpll:altpll_component\"" {  } { { "Video/pll_test.v" "altpll_component" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/pll_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661123982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:ref\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_test:ref\|altpll:altpll_component\"" {  } { { "Video/pll_test.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/pll_test.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:ref\|altpll:altpll_component " "Instantiated megafunction \"pll_test:ref\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124002 ""}  } { { "Video/pll_test.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/pll_test.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590661124002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_altpll " "Found entity 1: pll_test_altpll" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/pll_test_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661124047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661124047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_altpll pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated " "Elaborating entity \"pll_test_altpll\" for hierarchy \"pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_SET D8M_SET:ccd " "Elaborating entity \"D8M_SET\" for hierarchy \"D8M_SET:ccd\"" {  } { { "camera.v" "ccd" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124063 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oRESET_N D8M_SET.v(4) " "Output port \"oRESET_N\" at D8M_SET.v(4) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661124064 "|camera|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK D8M_SET.v(5) " "Output port \"SCLK\" at D8M_SET.v(5) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661124064 "|camera|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CCD_DVAL D8M_SET.v(22) " "Output port \"CCD_DVAL\" at D8M_SET.v(22) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661124064 "|camera|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CCD_LDVAL D8M_SET.v(23) " "Output port \"CCD_LDVAL\" at D8M_SET.v(23) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661124064 "|camera|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CCD_FDVAL D8M_SET.v(24) " "Output port \"CCD_FDVAL\" at D8M_SET.v(24) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661124064 "|camera|D8M_SET:ccd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_WRITE_COUNTER D8M_SET:ccd\|D8M_WRITE_COUNTER:u3 " "Elaborating entity \"D8M_WRITE_COUNTER\" for hierarchy \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\"" {  } { { "Video/D8M/D8M_SET.v" "u3" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(36) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124083 "|camera|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(41) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(41): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124083 "|camera|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(46) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(46): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124084 "|camera|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(49) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(49): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124084 "|camera|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_READ_COUNTER D8M_SET:ccd\|VGA_READ_COUNTER:cnt " "Elaborating entity \"VGA_READ_COUNTER\" for hierarchy \"D8M_SET:ccd\|VGA_READ_COUNTER:cnt\"" {  } { { "Video/D8M/D8M_SET.v" "cnt" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_READ_COUNTER.v(15) " "Verilog HDL assignment warning at VGA_READ_COUNTER.v(15): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/VGA_READ_COUNTER.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124100 "|camera|D8M_SET:ccd|VGA_READ_COUNTER:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_L D8M_SET:ccd\|RAW2RGB_L:u4 " "Elaborating entity \"RAW2RGB_L\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\"" {  } { { "Video/D8M/D8M_SET.v" "u4" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB_L.v(54) " "Verilog HDL assignment warning at RAW2RGB_L.v(54): truncated value with size 32 to match size of target (1)" {  } { { "Video/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW2RGB_L.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124114 "|camera|D8M_SET:ccd|RAW2RGB_L:u4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDVAL RAW2RGB_L.v(22) " "Output port \"oDVAL\" at RAW2RGB_L.v(22) has no driver" {  } { { "Video/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW2RGB_L.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590661124114 "|camera|D8M_SET:ccd|RAW2RGB_L:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\"" {  } { { "Video/D8M/RAW2RGB_L.v" "u0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW2RGB_L.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(26) " "Verilog HDL assignment warning at Line_Buffer_J.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124127 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(29) " "Verilog HDL assignment warning at Line_Buffer_J.v(29): truncated value with size 32 to match size of target (1)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124127 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(30) " "Verilog HDL assignment warning at Line_Buffer_J.v(30): truncated value with size 32 to match size of target (1)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124127 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(31) " "Verilog HDL assignment warning at Line_Buffer_J.v(31): truncated value with size 32 to match size of target (1)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124128 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(37) " "Verilog HDL assignment warning at Line_Buffer_J.v(37): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124128 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(44) " "Verilog HDL assignment warning at Line_Buffer_J.v(44): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124128 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "Video/D8M/Line_Buffer_J.v" "d1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/Line_Buffer_J.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "int_line.v" "altsyncram_component" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124388 ""}  } { { "int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590661124388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2oj1 " "Found entity 1: altsyncram_2oj1" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/altsyncram_2oj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661124433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661124433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2oj1 D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated " "Elaborating entity \"altsyncram_2oj1\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN D8M_SET:ccd\|RAW2RGB_L:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|RAW_RGB_BIN:bin\"" {  } { { "Video/D8M/RAW2RGB_L.v" "bin" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW2RGB_L.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(36) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(36): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW_RGB_BIN.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124483 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(42) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(42): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW_RGB_BIN.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124483 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(48) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(48): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW_RGB_BIN.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124483 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(54) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(54): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/RAW_RGB_BIN.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124483 "|camera|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller_trig VGA_Controller_trig:u1 " "Elaborating entity \"VGA_Controller_trig\" for hierarchy \"VGA_Controller_trig:u1\"" {  } { { "camera.v" "u1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 VGA_Controller_trig.v(41) " "Verilog HDL assignment warning at VGA_Controller_trig.v(41): truncated value with size 10 to match size of target (8)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124500 "|camera|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 VGA_Controller_trig.v(42) " "Verilog HDL assignment warning at VGA_Controller_trig.v(42): truncated value with size 10 to match size of target (8)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124500 "|camera|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 VGA_Controller_trig.v(43) " "Verilog HDL assignment warning at VGA_Controller_trig.v(43): truncated value with size 10 to match size of target (8)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124500 "|camera|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller_trig.v(62) " "Verilog HDL assignment warning at VGA_Controller_trig.v(62): truncated value with size 32 to match size of target (10)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124501 "|camera|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller_trig.v(65) " "Verilog HDL assignment warning at VGA_Controller_trig.v(65): truncated value with size 32 to match size of target (10)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124501 "|camera|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller_trig.v(68) " "Verilog HDL assignment warning at VGA_Controller_trig.v(68): truncated value with size 32 to match size of target (10)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124501 "|camera|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller_trig.v(73) " "Verilog HDL assignment warning at VGA_Controller_trig.v(73): truncated value with size 32 to match size of target (1)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124501 "|camera|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller_trig.v(74) " "Verilog HDL assignment warning at VGA_Controller_trig.v(74): truncated value with size 32 to match size of target (1)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/VGA_Controller_trig.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590661124501 "|camera|VGA_Controller_trig:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:nios1 " "Elaborating entity \"nios\" for hierarchy \"nios:nios1\"" {  } { { "camera.v" "nios1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0 nios:nios1\|nios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_jtag_uart_0\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\"" {  } { { "nios/synthesis/nios.v" "jtag_uart_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_w nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_jtag_uart_0_scfifo_w\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_w" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "wfifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661124798 ""}  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590661124798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661124839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661124839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661124868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661124868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661124891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661124891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661124944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661124944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661124944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661125012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661125012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661125013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661125079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661125079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661125079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_r nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_jtag_uart_0_scfifo_r\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_r" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661125095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "nios_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661125393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661125430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661125430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661125430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661125430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661125430 ""}  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590661125430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661125953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0 nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_nios2_gen2_0\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios/synthesis/nios.v" "nios2_gen2_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_nios2_gen2_0_cpu\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0.v" "cpu" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_test_bench nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_test_bench:the_nios_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_test_bench:the_nios_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_register_bank_a_module nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126347 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590661126347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661126394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661126394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_register_bank_b_module nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_b_module:nios_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_b_module:nios_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_debug nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126544 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590661126544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_break nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_xbrk nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_dbrk nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_itrace nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_dtrace nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_td_mode nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_pib nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_im nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_im:the_nios_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_im:the_nios_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_avalon_reg nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_ocimem nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_ociram_sp_ram_module nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661126991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661126991 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590661126991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661127042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661127042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_wrapper nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_tck nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_sysclk nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127239 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590661127239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127241 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0 nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_onchip_memory2_0\" for hierarchy \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios/synthesis/nios.v" "onchip_memory2_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590661127348 ""}  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590661127348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_erg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_erg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_erg1 " "Found entity 1: altsyncram_erg1" {  } { { "db/altsyncram_erg1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/altsyncram_erg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661127395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661127395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_erg1 nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_erg1:auto_generated " "Elaborating entity \"altsyncram_erg1\" for hierarchy \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_erg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rgb_in nios:nios1\|nios_rgb_in:rgb_in " "Elaborating entity \"nios_rgb_in\" for hierarchy \"nios:nios1\|nios_rgb_in:rgb_in\"" {  } { { "nios/synthesis/nios.v" "rgb_in" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rgb_out nios:nios1\|nios_rgb_out:rgb_out " "Elaborating entity \"nios_rgb_out\" for hierarchy \"nios:nios1\|nios_rgb_out:rgb_out\"" {  } { { "nios/synthesis/nios.v" "rgb_out" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mm_interconnect_0\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios/synthesis/nios.v" "mm_interconnect_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rgb_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rgb_out_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rgb_out_s1_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661127985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router " "Elaborating entity \"nios_mm_interconnect_0_router\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_mm_interconnect_0_router_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_mm_interconnect_0_router_002\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_002" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_003 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_mm_interconnect_0_router_003\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_003" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_003_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003\|nios_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003\|nios_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios:nios1\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios:nios1\|nios_irq_mapper:irq_mapper\"" {  } { { "nios/synthesis/nios.v" "irq_mapper" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller\"" {  } { { "nios/synthesis/nios.v" "rst_controller" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios1\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller_001\"" {  } { { "nios/synthesis/nios.v" "rst_controller_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/nios.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661128782 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1590661129832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.05.28.12:18:54 Progress: Loading sld94391c74/alt_sld_fab_wrapper_hw.tcl " "2020.05.28.12:18:54 Progress: Loading sld94391c74/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661134017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661137218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661137366 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661141552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661141652 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661141755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661141880 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661141887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661141887 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1590661142606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld94391c74/alt_sld_fab.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/ip/sld94391c74/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661142831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661142831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661142927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661142927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661142930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661142930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661142991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661142991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661143081 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661143081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661143081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590661143148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661143148 ""}
{ "Warning" "WSGN_WIRE_LOOP" "D8M_SET:ccd\|SDATA " "Node \"D8M_SET:ccd\|SDATA\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "Video/D8M/D8M_SET.v" "SDATA" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_SET.v" 6 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1590661144228 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1590661153487 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAMERA_I2C_SCL " "Inserted always-enabled tri-state buffer between \"CAMERA_I2C_SCL\" and its non-tri-state driver." {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 98 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1590661153600 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1590661153600 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590661153600 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1590661153600 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 352 -1 0 } } { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_jtag_uart_0.v" 398 -1 0 } } { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 23 -1 0 } } { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 28 -1 0 } } { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 25 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 24 -1 0 } } { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 281 -1 0 } } { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 255 -1 0 } } { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1590661153624 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1590661153625 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~_emulated D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 " "Register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL\" is converted into an equivalent circuit using register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~_emulated\" and latch \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1\"" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1590661153625 "|camera|D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Pre_LVAL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~_emulated D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1 " "Register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL\" is converted into an equivalent circuit using register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~_emulated\" and latch \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1\"" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/D8M/D8M_WRITE_COUNTER.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1590661153625 "|camera|D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Pre_FVAL"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1590661153625 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "CAMERA_I2C_SCL~synth " "Node \"CAMERA_I2C_SCL~synth\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661163284 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MIPI_I2C_SCL~synth " "Node \"MIPI_I2C_SCL~synth\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661163284 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1590661163284 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590661163285 "|camera|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1590661163285 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661163491 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "99 " "99 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1590661167108 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l7 " "Logic cell \"CLOCK_DELAY:del1\|l7\"" {  } { { "Video/CLOCK_DELAY.v" "l7" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661167128 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l6 " "Logic cell \"CLOCK_DELAY:del1\|l6\"" {  } { { "Video/CLOCK_DELAY.v" "l6" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661167128 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l5 " "Logic cell \"CLOCK_DELAY:del1\|l5\"" {  } { { "Video/CLOCK_DELAY.v" "l5" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661167128 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "const_zero_sig" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661167128 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig\"" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "const_zero_sig" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 274 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661167128 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l4 " "Logic cell \"CLOCK_DELAY:del1\|l4\"" {  } { { "Video/CLOCK_DELAY.v" "l4" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661167128 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l3 " "Logic cell \"CLOCK_DELAY:del1\|l3\"" {  } { { "Video/CLOCK_DELAY.v" "l3" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661167128 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l2 " "Logic cell \"CLOCK_DELAY:del1\|l2\"" {  } { { "Video/CLOCK_DELAY.v" "l2" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661167128 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l1 " "Logic cell \"CLOCK_DELAY:del1\|l1\"" {  } { { "Video/CLOCK_DELAY.v" "l1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661167128 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l0 " "Logic cell \"CLOCK_DELAY:del1\|l0\"" {  } { { "Video/CLOCK_DELAY.v" "l0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/CLOCK_DELAY.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661167128 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1590661167128 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/output_files/camera.map.smsg " "Generated suppressed messages file C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/output_files/camera.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661167630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590661170012 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590661170012 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/db/pll_test_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video/pll_test.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/Video/pll_test.v" 104 0 0 } } { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 201 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1590661170174 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "camera.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/CAMERA/camera.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590661170414 "|camera|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590661170414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4397 " "Implemented 4397 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590661170416 ""} { "Info" "ICUT_CUT_TM_OPINS" "178 " "Implemented 178 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590661170416 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "69 " "Implemented 69 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1590661170416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3930 " "Implemented 3930 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590661170416 ""} { "Info" "ICUT_CUT_TM_RAMS" "174 " "Implemented 174 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1590661170416 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1590661170416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590661170416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 357 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 357 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590661170521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 28 12:19:30 2020 " "Processing ended: Thu May 28 12:19:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590661170521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590661170521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590661170521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590661170521 ""}
