<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: SpliceWorker Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d2/d22/structSpliceWorker.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SpliceWorker Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Collaboration diagram for SpliceWorker:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d0/d87/structSpliceWorker__coll__graph.png" border="0" usemap="#SpliceWorker_coll__map" alt="Collaboration graph"/></div>
<map name="SpliceWorker_coll__map" id="SpliceWorker_coll__map">
<area shape="rect" id="node2" href="../../d1/d01/structRTLIL_1_1Design.html" title="RTLIL::Design" alt="" coords="5,112,109,139"/><area shape="rect" id="node5" href="../../d7/d6c/structRTLIL_1_1Module.html" title="RTLIL::Module" alt="" coords="123,203,229,229"/><area shape="rect" id="node3" href="../../d0/dbf/structSigMap.html" title="SigMap" alt="" coords="253,203,320,229"/><area shape="rect" id="node4" href="../../d0/d4d/structCellTypes.html" title="CellTypes" alt="" coords="345,203,423,229"/><area shape="rect" id="node6" href="../../d8/df7/structRTLIL_1_1IdString.html" title="RTLIL::IdString" alt="" coords="134,112,244,139"/><area shape="rect" id="node7" href="../../d0/d81/structRTLIL_1_1IdString_1_1destruct__guard__t.html" title="RTLIL::IdString::destruct\l_guard_t" alt="" coords="108,6,271,47"/></map>
<center><span class="legend">[<a target="top" href="../../graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a53aeb0f8564049def9957eb3df867e24"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#a53aeb0f8564049def9957eb3df867e24">SpliceWorker</a> (<a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *<a class="el" href="../../d2/d22/structSpliceWorker.html#a83fb9b3431045c614dd2241445e4968e">design</a>, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>)</td></tr>
<tr class="separator:a53aeb0f8564049def9957eb3df867e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affcf2e9f0960acf99298f62802c4c02b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#affcf2e9f0960acf99298f62802c4c02b">get_sliced_signal</a> (<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig)</td></tr>
<tr class="separator:affcf2e9f0960acf99298f62802c4c02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93222ba9663b132a17aa6b0ed7b70237"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#a93222ba9663b132a17aa6b0ed7b70237">get_spliced_signal</a> (<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig)</td></tr>
<tr class="separator:a93222ba9663b132a17aa6b0ed7b70237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bde161880ba7170e7862f21c2c2e941"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#a9bde161880ba7170e7862f21c2c2e941">run</a> ()</td></tr>
<tr class="separator:a9bde161880ba7170e7862f21c2c2e941"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a83fb9b3431045c614dd2241445e4968e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#a83fb9b3431045c614dd2241445e4968e">design</a></td></tr>
<tr class="separator:a83fb9b3431045c614dd2241445e4968e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac33b8036b2973c54f09a5caca77aadb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a></td></tr>
<tr class="separator:ac33b8036b2973c54f09a5caca77aadb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742e30a1075193e420a3e441a1ca2bfc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#a742e30a1075193e420a3e441a1ca2bfc">sel_by_cell</a></td></tr>
<tr class="separator:a742e30a1075193e420a3e441a1ca2bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b7e24b19e134950410b4771d8c8a3a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#a88b7e24b19e134950410b4771d8c8a3a">sel_by_wire</a></td></tr>
<tr class="separator:a88b7e24b19e134950410b4771d8c8a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad256236402b2ac65fad97ab6d06278e9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#ad256236402b2ac65fad97ab6d06278e9">sel_any_bit</a></td></tr>
<tr class="separator:ad256236402b2ac65fad97ab6d06278e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac14f31b15530ec59cdb9c5a3f001eaf1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#ac14f31b15530ec59cdb9c5a3f001eaf1">no_outputs</a></td></tr>
<tr class="separator:ac14f31b15530ec59cdb9c5a3f001eaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab500cf5949a6795248253c1ed14f6450"><td class="memItemLeft" align="right" valign="top">std::set&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#ab500cf5949a6795248253c1ed14f6450">ports</a></td></tr>
<tr class="separator:ab500cf5949a6795248253c1ed14f6450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2314d7755821f29b5dbb808845487d00"><td class="memItemLeft" align="right" valign="top">std::set&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#a2314d7755821f29b5dbb808845487d00">no_ports</a></td></tr>
<tr class="separator:a2314d7755821f29b5dbb808845487d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dcfdd177f3496d73b730500e7a151dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d4d/structCellTypes.html">CellTypes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#a4dcfdd177f3496d73b730500e7a151dd">ct</a></td></tr>
<tr class="separator:a4dcfdd177f3496d73b730500e7a151dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231366c8c7f7d5db60e1991591db2d85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#a231366c8c7f7d5db60e1991591db2d85">sigmap</a></td></tr>
<tr class="separator:a231366c8c7f7d5db60e1991591db2d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99501de43a79f233d6af99b5d0a33a1"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">driven_bits</a></td></tr>
<tr class="separator:ad99501de43a79f233d6af99b5d0a33a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e30fb9aee4169084993f766f69c185"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#a38e30fb9aee4169084993f766f69c185">driven_bits_map</a></td></tr>
<tr class="separator:a38e30fb9aee4169084993f766f69c185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ad76297912e60cb06991353429bae9"><td class="memItemLeft" align="right" valign="top">std::set&lt; <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#a85ad76297912e60cb06991353429bae9">driven_chunks</a></td></tr>
<tr class="separator:a85ad76297912e60cb06991353429bae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33cf1e83b9b89d79f7827fc8c8b4026"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>, <br class="typebreak"/>
<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#ad33cf1e83b9b89d79f7827fc8c8b4026">spliced_signals_cache</a></td></tr>
<tr class="separator:ad33cf1e83b9b89d79f7827fc8c8b4026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa523fdeecb75e3dddec1926dc67d9fe2"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>, <br class="typebreak"/>
<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d22/structSpliceWorker.html#aa523fdeecb75e3dddec1926dc67d9fe2">sliced_signals_cache</a></td></tr>
<tr class="separator:aa523fdeecb75e3dddec1926dc67d9fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00030">30</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a53aeb0f8564049def9957eb3df867e24"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">SpliceWorker::SpliceWorker </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td>
          <td class="paramname"><em>design</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00052">52</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                                           : <a class="code" href="../../d2/d22/structSpliceWorker.html#a83fb9b3431045c614dd2241445e4968e">design</a>(design), <a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>(module), <a class="code" href="../../d2/d22/structSpliceWorker.html#a4dcfdd177f3496d73b730500e7a151dd">ct</a>(design), <a class="code" href="../../d2/d22/structSpliceWorker.html#a231366c8c7f7d5db60e1991591db2d85">sigmap</a>(module)</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    }</div>
<div class="ttc" id="structSpliceWorker_html_ac33b8036b2973c54f09a5caca77aadb6"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">SpliceWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00033">splice.cc:33</a></div></div>
<div class="ttc" id="structSpliceWorker_html_a231366c8c7f7d5db60e1991591db2d85"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#a231366c8c7f7d5db60e1991591db2d85">SpliceWorker::sigmap</a></div><div class="ttdeci">SigMap sigmap</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00043">splice.cc:43</a></div></div>
<div class="ttc" id="structSpliceWorker_html_a4dcfdd177f3496d73b730500e7a151dd"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#a4dcfdd177f3496d73b730500e7a151dd">SpliceWorker::ct</a></div><div class="ttdeci">CellTypes ct</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00042">splice.cc:42</a></div></div>
<div class="ttc" id="structSpliceWorker_html_a83fb9b3431045c614dd2241445e4968e"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#a83fb9b3431045c614dd2241445e4968e">SpliceWorker::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00032">splice.cc:32</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="affcf2e9f0960acf99298f62802c4c02b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> SpliceWorker::get_sliced_signal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00056">56</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == 0 || sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>())</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            <span class="keywordflow">return</span> sig;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d2/d22/structSpliceWorker.html#aa523fdeecb75e3dddec1926dc67d9fe2">sliced_signals_cache</a>.count(sig))</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="../../d2/d22/structSpliceWorker.html#aa523fdeecb75e3dddec1926dc67d9fe2">sliced_signals_cache</a>.at(sig);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <span class="keywordtype">int</span> offset = 0;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <span class="keywordtype">int</span> p = <a class="code" href="../../d2/d22/structSpliceWorker.html#a38e30fb9aee4169084993f766f69c185">driven_bits_map</a>.at(sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(0, 1).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae34c127004981694c044e055e8f7c506">to_single_sigbit</a>()) - 1;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <span class="keywordflow">while</span> (<a class="code" href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">driven_bits</a>.at(p) != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::State::Sm</a>)</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;            p--, offset++;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <span class="keywordflow">for</span> (p++; <a class="code" href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">driven_bits</a>.at(p) != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::State::Sm</a>; p++)</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;            sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(<a class="code" href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">driven_bits</a>.at(p));</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_sig = sig;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <span class="keywordflow">if</span> (sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() != sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>()) {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = <a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <span class="stringliteral">&quot;$slice&quot;</span>);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\OFFSET&quot;</span>] = offset;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sig_a);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, <a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>()));</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;            new_sig = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>);</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        }</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <a class="code" href="../../d2/d22/structSpliceWorker.html#aa523fdeecb75e3dddec1926dc67d9fe2">sliced_signals_cache</a>[sig] = new_sig;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        <span class="keywordflow">return</span> new_sig;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structSpliceWorker_html_aa523fdeecb75e3dddec1926dc67d9fe2"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#aa523fdeecb75e3dddec1926dc67d9fe2">SpliceWorker::sliced_signals_cache</a></div><div class="ttdeci">std::map&lt; RTLIL::SigSpec, RTLIL::SigSpec &gt; sliced_signals_cache</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00050">splice.cc:50</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structSpliceWorker_html_ac33b8036b2973c54f09a5caca77aadb6"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">SpliceWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00033">splice.cc:33</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_affb6be514bcd0dd530279d57a2fe0207"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">RTLIL::SigSpec::is_fully_const</a></div><div class="ttdeci">bool is_fully_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02763">rtlil.cc:2763</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structSpliceWorker_html_ad99501de43a79f233d6af99b5d0a33a1"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">SpliceWorker::driven_bits</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; driven_bits</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00045">splice.cc:45</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ae34c127004981694c044e055e8f7c506"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae34c127004981694c044e055e8f7c506">RTLIL::SigSpec::to_single_sigbit</a></div><div class="ttdeci">RTLIL::SigBit to_single_sigbit() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02945">rtlil.cc:2945</a></div></div>
<div class="ttc" id="structSpliceWorker_html_a38e30fb9aee4169084993f766f69c185"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#a38e30fb9aee4169084993f766f69c185">SpliceWorker::driven_bits_map</a></div><div class="ttdeci">std::map&lt; RTLIL::SigBit, int &gt; driven_bits_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00046">splice.cc:46</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00035">rtlil.h:35</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/d22/structSpliceWorker_affcf2e9f0960acf99298f62802c4c02b_cgraph.png" border="0" usemap="#d2/d22/structSpliceWorker_affcf2e9f0960acf99298f62802c4c02b_cgraph" alt=""/></div>
<map name="d2/d22/structSpliceWorker_affcf2e9f0960acf99298f62802c4c02b_cgraph" id="d2/d22/structSpliceWorker_affcf2e9f0960acf99298f62802c4c02b_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="229,5,371,32"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="235,57,365,98"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="221,123,379,149"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae34c127004981694c044e055e8f7c506" title="RTLIL::SigSpec::to\l_single_sigbit" alt="" coords="235,174,365,215"/><area shape="rect" id="node7" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="219,240,381,267"/><area shape="rect" id="node14" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="222,291,378,317"/><area shape="rect" id="node15" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="233,341,367,368"/><area shape="rect" id="node16" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="220,392,380,419"/><area shape="rect" id="node17" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="233,443,367,469"/><area shape="rect" id="node5" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="445,115,576,157"/><area shape="rect" id="node8" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="429,189,592,216"/><area shape="rect" id="node9" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="437,240,585,267"/><area shape="rect" id="node10" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="641,265,698,292"/><area shape="rect" id="node11" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="751,215,934,241"/><area shape="rect" id="node12" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="766,265,919,292"/><area shape="rect" id="node13" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="747,316,939,343"/></map>
</div>
</p>

<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/d22/structSpliceWorker_affcf2e9f0960acf99298f62802c4c02b_icgraph.png" border="0" usemap="#d2/d22/structSpliceWorker_affcf2e9f0960acf99298f62802c4c02b_icgraph" alt=""/></div>
<map name="d2/d22/structSpliceWorker_affcf2e9f0960acf99298f62802c4c02b_icgraph" id="d2/d22/structSpliceWorker_affcf2e9f0960acf99298f62802c4c02b_icgraph">
<area shape="rect" id="node2" href="../../d2/d22/structSpliceWorker.html#a93222ba9663b132a17aa6b0ed7b70237" title="SpliceWorker::get_spliced\l_signal" alt="" coords="219,5,389,46"/><area shape="rect" id="node3" href="../../d2/d22/structSpliceWorker.html#a9bde161880ba7170e7862f21c2c2e941" title="SpliceWorker::run" alt="" coords="437,12,560,39"/><area shape="rect" id="node4" href="../../d8/da2/structSplicePass.html#a54362f9b186baed6e58841c83dcd3b5d" title="SplicePass::execute" alt="" coords="608,12,747,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a93222ba9663b132a17aa6b0ed7b70237"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> SpliceWorker::get_spliced_signal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00090">90</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    {</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == 0 || sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>())</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;            <span class="keywordflow">return</span> sig;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d2/d22/structSpliceWorker.html#ad33cf1e83b9b89d79f7827fc8c8b4026">spliced_signals_cache</a>.count(sig))</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="../../d2/d22/structSpliceWorker.html#ad33cf1e83b9b89d79f7827fc8c8b4026">spliced_signals_cache</a>.at(sig);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordtype">int</span> last_bit = -1;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        std::vector&lt;RTLIL::SigSpec&gt; chunks;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aef4a2cb4b1b7a48a7775b046f7a7431c">to_sigbit_vector</a>())</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        {</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;            <span class="keywordflow">if</span> (bit.wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            {</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                <span class="keywordflow">if</span> (last_bit == 0)</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                    chunks.back().append(bit);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                    chunks.push_back(bit);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                last_bit = 0;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;            }</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d2/d22/structSpliceWorker.html#a38e30fb9aee4169084993f766f69c185">driven_bits_map</a>.count(bit))</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;            {</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                <span class="keywordtype">int</span> this_bit = <a class="code" href="../../d2/d22/structSpliceWorker.html#a38e30fb9aee4169084993f766f69c185">driven_bits_map</a>.at(bit);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                <span class="keywordflow">if</span> (last_bit+1 == this_bit)</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                    chunks.back().append(bit);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                    chunks.push_back(bit);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                last_bit = this_bit;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            }</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Failed to generate spliced signal %s.\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sig));</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            <a class="code" href="../../d2/d22/structSpliceWorker.html#ad33cf1e83b9b89d79f7827fc8c8b4026">spliced_signals_cache</a>[sig] = sig;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            <span class="keywordflow">return</span> sig;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        }</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_sig = <a class="code" href="../../d2/d22/structSpliceWorker.html#affcf2e9f0960acf99298f62802c4c02b">get_sliced_signal</a>(chunks.front());</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 1; i &lt; chunks.size(); i++) {</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig2 = <a class="code" href="../../d2/d22/structSpliceWorker.html#affcf2e9f0960acf99298f62802c4c02b">get_sliced_signal</a>(chunks[i]);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = <a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <span class="stringliteral">&quot;$concat&quot;</span>);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = new_sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\B_WIDTH&quot;</span>] = sig2.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, new_sig);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, sig2);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, <a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, new_sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() + sig2.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>()));</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            new_sig = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        }</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <a class="code" href="../../d2/d22/structSpliceWorker.html#ad33cf1e83b9b89d79f7827fc8c8b4026">spliced_signals_cache</a>[sig] = new_sig;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Created spliced signal: %s -&gt; %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sig), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(new_sig));</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="keywordflow">return</span> new_sig;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structSpliceWorker_html_ac33b8036b2973c54f09a5caca77aadb6"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">SpliceWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00033">splice.cc:33</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structSpliceWorker_html_ad33cf1e83b9b89d79f7827fc8c8b4026"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#ad33cf1e83b9b89d79f7827fc8c8b4026">SpliceWorker::spliced_signals_cache</a></div><div class="ttdeci">std::map&lt; RTLIL::SigSpec, RTLIL::SigSpec &gt; spliced_signals_cache</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00049">splice.cc:49</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_affb6be514bcd0dd530279d57a2fe0207"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">RTLIL::SigSpec::is_fully_const</a></div><div class="ttdeci">bool is_fully_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02763">rtlil.cc:2763</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="structSpliceWorker_html_affcf2e9f0960acf99298f62802c4c02b"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#affcf2e9f0960acf99298f62802c4c02b">SpliceWorker::get_sliced_signal</a></div><div class="ttdeci">RTLIL::SigSpec get_sliced_signal(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00056">splice.cc:56</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structSpliceWorker_html_a38e30fb9aee4169084993f766f69c185"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#a38e30fb9aee4169084993f766f69c185">SpliceWorker::driven_bits_map</a></div><div class="ttdeci">std::map&lt; RTLIL::SigBit, int &gt; driven_bits_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00046">splice.cc:46</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aef4a2cb4b1b7a48a7775b046f7a7431c"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aef4a2cb4b1b7a48a7775b046f7a7431c">RTLIL::SigSpec::to_sigbit_vector</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; to_sigbit_vector() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02921">rtlil.cc:2921</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/d22/structSpliceWorker_a93222ba9663b132a17aa6b0ed7b70237_cgraph.png" border="0" usemap="#d2/d22/structSpliceWorker_a93222ba9663b132a17aa6b0ed7b70237_cgraph" alt=""/></div>
<map name="d2/d22/structSpliceWorker_a93222ba9663b132a17aa6b0ed7b70237_cgraph" id="d2/d22/structSpliceWorker_a93222ba9663b132a17aa6b0ed7b70237_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="451,5,594,32"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="457,57,588,98"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aef4a2cb4b1b7a48a7775b046f7a7431c" title="RTLIL::SigSpec::to\l_sigbit_vector" alt="" coords="241,713,372,754"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1546,661,1585,688"/><area shape="rect" id="node12" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="267,497,347,524"/><area shape="rect" id="node30" href="../../d2/d22/structSpliceWorker.html#affcf2e9f0960acf99298f62802c4c02b" title="SpliceWorker::get_sliced\l_signal" alt="" coords="225,250,389,291"/><area shape="rect" id="node36" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="445,123,601,149"/><area shape="rect" id="node37" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="455,341,590,368"/><area shape="rect" id="node38" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="443,392,603,419"/><area shape="rect" id="node39" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="455,443,590,469"/><area shape="rect" id="node6" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1693,632,1739,659"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1982,521,2047,548"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1847,692,1915,719"/><area shape="rect" id="node10" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1830,632,1933,659"/><area shape="rect" id="node11" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1852,484,1911,511"/><area shape="rect" id="node8" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2097,521,2141,548"/><area shape="rect" id="node13" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="437,494,608,535"/><area shape="rect" id="node14" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1651,694,1781,735"/><area shape="rect" id="node15" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="656,466,827,507"/><area shape="rect" id="node23" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="674,531,809,573"/><area shape="rect" id="node24" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="660,384,823,411"/><area shape="rect" id="node16" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="875,393,1045,434"/><area shape="rect" id="node18" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="887,509,1033,536"/><area shape="rect" id="node19" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="913,459,1007,485"/><area shape="rect" id="node17" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1093,393,1240,434"/><area shape="rect" id="node20" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1131,509,1203,536"/><area shape="rect" id="node21" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1345,599,1423,625"/><area shape="rect" id="node22" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1529,560,1602,587"/><area shape="rect" id="node25" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="886,341,1034,368"/><area shape="rect" id="node26" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1138,291,1195,317"/><area shape="rect" id="node27" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1293,291,1475,317"/><area shape="rect" id="node28" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1307,341,1461,368"/><area shape="rect" id="node29" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1288,240,1480,267"/><area shape="rect" id="node31" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="443,173,602,200"/><area shape="rect" id="node33" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae34c127004981694c044e055e8f7c506" title="RTLIL::SigSpec::to\l_single_sigbit" alt="" coords="457,225,588,266"/><area shape="rect" id="node34" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="660,291,823,317"/><area shape="rect" id="node32" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="676,123,807,165"/><area shape="rect" id="node35" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="879,240,1041,267"/></map>
</div>
</p>

<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/d22/structSpliceWorker_a93222ba9663b132a17aa6b0ed7b70237_icgraph.png" border="0" usemap="#d2/d22/structSpliceWorker_a93222ba9663b132a17aa6b0ed7b70237_icgraph" alt=""/></div>
<map name="d2/d22/structSpliceWorker_a93222ba9663b132a17aa6b0ed7b70237_icgraph" id="d2/d22/structSpliceWorker_a93222ba9663b132a17aa6b0ed7b70237_icgraph">
<area shape="rect" id="node2" href="../../d2/d22/structSpliceWorker.html#a9bde161880ba7170e7862f21c2c2e941" title="SpliceWorker::run" alt="" coords="224,12,347,39"/><area shape="rect" id="node3" href="../../d8/da2/structSplicePass.html#a54362f9b186baed6e58841c83dcd3b5d" title="SplicePass::execute" alt="" coords="395,12,533,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a9bde161880ba7170e7862f21c2c2e941"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SpliceWorker::run </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00148">148</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    {</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Splicing signals in module %s:\n&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(<a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>));</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <a class="code" href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">driven_bits</a>.push_back(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::State::Sm</a>);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <a class="code" href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">driven_bits</a>.push_back(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::State::Sm</a>);</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>)</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            <span class="keywordflow">if</span> (it.second-&gt;port_input) {</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../d2/d22/structSpliceWorker.html#a231366c8c7f7d5db60e1991591db2d85">sigmap</a>(it.second);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                <a class="code" href="../../d2/d22/structSpliceWorker.html#a85ad76297912e60cb06991353429bae9">driven_chunks</a>.insert(sig);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aef4a2cb4b1b7a48a7775b046f7a7431c">to_sigbit_vector</a>())</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                    <a class="code" href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">driven_bits</a>.push_back(bit);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                <a class="code" href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">driven_bits</a>.push_back(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::State::Sm</a>);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            }</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>)</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;conn : it.second-&gt;connections())</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../d2/d22/structSpliceWorker.html#a4dcfdd177f3496d73b730500e7a151dd">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">cell_known</a>(it.second-&gt;type) || <a class="code" href="../../d2/d22/structSpliceWorker.html#a4dcfdd177f3496d73b730500e7a151dd">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">cell_output</a>(it.second-&gt;type, conn.first)) {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../d2/d22/structSpliceWorker.html#a231366c8c7f7d5db60e1991591db2d85">sigmap</a>(conn.second);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                <a class="code" href="../../d2/d22/structSpliceWorker.html#a85ad76297912e60cb06991353429bae9">driven_chunks</a>.insert(sig);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aef4a2cb4b1b7a48a7775b046f7a7431c">to_sigbit_vector</a>())</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                    <a class="code" href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">driven_bits</a>.push_back(bit);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                <a class="code" href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">driven_bits</a>.push_back(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::State::Sm</a>);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            }</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <a class="code" href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">driven_bits</a>.push_back(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::State::Sm</a>);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; <a class="code" href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">driven_bits</a>.size(); i++)</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            <a class="code" href="../../d2/d22/structSpliceWorker.html#a38e30fb9aee4169084993f766f69c185">driven_bits_map</a>[<a class="code" href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">driven_bits</a>[i]] = i;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <a class="code" href="../../df/d6f/structSigPool.html">SigPool</a> selected_bits;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="../../d2/d22/structSpliceWorker.html#a742e30a1075193e420a3e441a1ca2bfc">sel_by_cell</a>)</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>)</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../d2/d22/structSpliceWorker.html#a83fb9b3431045c614dd2241445e4968e">design</a>-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(<a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>, it.second))</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                    selected_bits.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(<a class="code" href="../../d2/d22/structSpliceWorker.html#a231366c8c7f7d5db60e1991591db2d85">sigmap</a>(it.second));</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../d2/d22/structSpliceWorker.html#a88b7e24b19e134950410b4771d8c8a3a">sel_by_wire</a> &amp;&amp; !<a class="code" href="../../d2/d22/structSpliceWorker.html#a83fb9b3431045c614dd2241445e4968e">design</a>-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(<a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>, it.second))</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;conn : it.second-&gt;connections_)</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../d2/d22/structSpliceWorker.html#a4dcfdd177f3496d73b730500e7a151dd">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3">cell_input</a>(it.second-&gt;type, conn.first)) {</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                    <span class="keywordflow">if</span> (<a class="code" href="../../d2/d22/structSpliceWorker.html#ab500cf5949a6795248253c1ed14f6450">ports</a>.size() &gt; 0 &amp;&amp; !<a class="code" href="../../d2/d22/structSpliceWorker.html#ab500cf5949a6795248253c1ed14f6450">ports</a>.count(conn.first))</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                    <span class="keywordflow">if</span> (<a class="code" href="../../d2/d22/structSpliceWorker.html#a2314d7755821f29b5dbb808845487d00">no_ports</a>.size() &gt; 0 &amp;&amp; <a class="code" href="../../d2/d22/structSpliceWorker.html#a2314d7755821f29b5dbb808845487d00">no_ports</a>.count(conn.first))</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../d2/d22/structSpliceWorker.html#a231366c8c7f7d5db60e1991591db2d85">sigmap</a>(conn.second);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                    <span class="keywordflow">if</span> (!<a class="code" href="../../d2/d22/structSpliceWorker.html#a742e30a1075193e420a3e441a1ca2bfc">sel_by_cell</a>) {</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                        <span class="keywordflow">if</span> (!<a class="code" href="../../d2/d22/structSpliceWorker.html#ad256236402b2ac65fad97ab6d06278e9">sel_any_bit</a> &amp;&amp; !selected_bits.<a class="code" href="../../df/d6f/structSigPool.html#a3bda3e2750672b3f08aca1f5f3e713d9">check_all</a>(sig))</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                        <span class="keywordflow">if</span> (<a class="code" href="../../d2/d22/structSpliceWorker.html#ad256236402b2ac65fad97ab6d06278e9">sel_any_bit</a> &amp;&amp; !selected_bits.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(sig))</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                    }</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                    <span class="keywordflow">if</span> (<a class="code" href="../../d2/d22/structSpliceWorker.html#a85ad76297912e60cb06991353429bae9">driven_chunks</a>.count(sig) &gt; 0)</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                    conn.second = <a class="code" href="../../d2/d22/structSpliceWorker.html#a93222ba9663b132a17aa6b0ed7b70237">get_spliced_signal</a>(sig);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                }</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        }</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        std::vector&lt;std::pair&lt;RTLIL::Wire*, RTLIL::SigSpec&gt;&gt; rework_wires;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>)</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../d2/d22/structSpliceWorker.html#ac14f31b15530ec59cdb9c5a3f001eaf1">no_outputs</a> &amp;&amp; it.second-&gt;port_output) {</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                <span class="keywordflow">if</span> (!<a class="code" href="../../d2/d22/structSpliceWorker.html#a83fb9b3431045c614dd2241445e4968e">design</a>-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(<a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>, it.second))</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../d2/d22/structSpliceWorker.html#a231366c8c7f7d5db60e1991591db2d85">sigmap</a>(it.second);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../d2/d22/structSpliceWorker.html#a85ad76297912e60cb06991353429bae9">driven_chunks</a>.count(sig) &gt; 0)</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_sig = <a class="code" href="../../d2/d22/structSpliceWorker.html#a93222ba9663b132a17aa6b0ed7b70237">get_spliced_signal</a>(sig);</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                <span class="keywordflow">if</span> (new_sig != sig)</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                    rework_wires.push_back(std::pair&lt;RTLIL::Wire*, RTLIL::SigSpec&gt;(it.second, new_sig));</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;            } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            <span class="keywordflow">if</span> (!it.second-&gt;port_input) {</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../d2/d22/structSpliceWorker.html#a231366c8c7f7d5db60e1991591db2d85">sigmap</a>(it.second);</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../d2/d22/structSpliceWorker.html#ad33cf1e83b9b89d79f7827fc8c8b4026">spliced_signals_cache</a>.count(sig) &amp;&amp; <a class="code" href="../../d2/d22/structSpliceWorker.html#ad33cf1e83b9b89d79f7827fc8c8b4026">spliced_signals_cache</a>.at(sig) != sig)</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                    rework_wires.push_back(std::pair&lt;RTLIL::Wire*, RTLIL::SigSpec&gt;(it.second, <a class="code" href="../../d2/d22/structSpliceWorker.html#ad33cf1e83b9b89d79f7827fc8c8b4026">spliced_signals_cache</a>.at(sig)));</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../d2/d22/structSpliceWorker.html#aa523fdeecb75e3dddec1926dc67d9fe2">sliced_signals_cache</a>.count(sig) &amp;&amp; <a class="code" href="../../d2/d22/structSpliceWorker.html#aa523fdeecb75e3dddec1926dc67d9fe2">sliced_signals_cache</a>.at(sig) != sig)</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                    rework_wires.push_back(std::pair&lt;RTLIL::Wire*, RTLIL::SigSpec&gt;(it.second, <a class="code" href="../../d2/d22/structSpliceWorker.html#aa523fdeecb75e3dddec1926dc67d9fe2">sliced_signals_cache</a>.at(sig)));</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;            }</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : rework_wires)</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        {</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;            <a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> orig_name = it.first-&gt;name;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            <a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a496d8aa3a3bf1624b360de5b06083dec">rename</a>(it.first, <a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>);</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *new_port = <a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(orig_name, it.first);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            it.first-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a> = 0;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            it.first-&gt;port_input = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;            it.first-&gt;port_output = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;            <a class="code" href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>(new_port, it.second));</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        }</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1Design_html_a31aff0bb01f4c8af6a8eba0b94c3786b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">RTLIL::Design::selected</a></div><div class="ttdeci">bool selected(T1 *module) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00551">rtlil.h:551</a></div></div>
<div class="ttc" id="structSpliceWorker_html_a742e30a1075193e420a3e441a1ca2bfc"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#a742e30a1075193e420a3e441a1ca2bfc">SpliceWorker::sel_by_cell</a></div><div class="ttdeci">bool sel_by_cell</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00035">splice.cc:35</a></div></div>
<div class="ttc" id="structSpliceWorker_html_aa523fdeecb75e3dddec1926dc67d9fe2"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#aa523fdeecb75e3dddec1926dc67d9fe2">SpliceWorker::sliced_signals_cache</a></div><div class="ttdeci">std::map&lt; RTLIL::SigSpec, RTLIL::SigSpec &gt; sliced_signals_cache</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00050">splice.cc:50</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structSpliceWorker_html_a93222ba9663b132a17aa6b0ed7b70237"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#a93222ba9663b132a17aa6b0ed7b70237">SpliceWorker::get_spliced_signal</a></div><div class="ttdeci">RTLIL::SigSpec get_spliced_signal(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00090">splice.cc:90</a></div></div>
<div class="ttc" id="structSpliceWorker_html_ab500cf5949a6795248253c1ed14f6450"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#ab500cf5949a6795248253c1ed14f6450">SpliceWorker::ports</a></div><div class="ttdeci">std::set&lt; RTLIL::IdString &gt; ports</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00039">splice.cc:39</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a8b2cf8236e1887b5eedc625ec46d14eb"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">RTLIL::Wire::port_id</a></div><div class="ttdeci">int port_id</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structSpliceWorker_html_ac14f31b15530ec59cdb9c5a3f001eaf1"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#ac14f31b15530ec59cdb9c5a3f001eaf1">SpliceWorker::no_outputs</a></div><div class="ttdeci">bool no_outputs</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00038">splice.cc:38</a></div></div>
<div class="ttc" id="structSpliceWorker_html_ac33b8036b2973c54f09a5caca77aadb6"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#ac33b8036b2973c54f09a5caca77aadb6">SpliceWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00033">splice.cc:33</a></div></div>
<div class="ttc" id="structSpliceWorker_html_a85ad76297912e60cb06991353429bae9"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#a85ad76297912e60cb06991353429bae9">SpliceWorker::driven_chunks</a></div><div class="ttdeci">std::set&lt; RTLIL::SigSpec &gt; driven_chunks</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00048">splice.cc:48</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structCellTypes_html_a7851d81f2149baab5a059d767693d461"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">CellTypes::cell_known</a></div><div class="ttdeci">bool cell_known(RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00188">celltypes.h:188</a></div></div>
<div class="ttc" id="structSigPool_html_ad4eeb477296dc598eddd5ba115d8d1c2"><div class="ttname"><a href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">SigPool::check_any</a></div><div class="ttdeci">bool check_any(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00100">sigtools.h:100</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structSpliceWorker_html_ad33cf1e83b9b89d79f7827fc8c8b4026"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#ad33cf1e83b9b89d79f7827fc8c8b4026">SpliceWorker::spliced_signals_cache</a></div><div class="ttdeci">std::map&lt; RTLIL::SigSpec, RTLIL::SigSpec &gt; spliced_signals_cache</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00049">splice.cc:49</a></div></div>
<div class="ttc" id="structCellTypes_html_a9d3f029f5b32cfcfe9826f90d99dc7ef"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">CellTypes::cell_output</a></div><div class="ttdeci">bool cell_output(RTLIL::IdString type, RTLIL::IdString port)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00193">celltypes.h:193</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00075">rtlil.h:75</a></div></div>
<div class="ttc" id="structSpliceWorker_html_a231366c8c7f7d5db60e1991591db2d85"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#a231366c8c7f7d5db60e1991591db2d85">SpliceWorker::sigmap</a></div><div class="ttdeci">SigMap sigmap</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00043">splice.cc:43</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structSpliceWorker_html_ad99501de43a79f233d6af99b5d0a33a1"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#ad99501de43a79f233d6af99b5d0a33a1">SpliceWorker::driven_bits</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; driven_bits</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00045">splice.cc:45</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="structSigPool_html_a3bda3e2750672b3f08aca1f5f3e713d9"><div class="ttname"><a href="../../df/d6f/structSigPool.html#a3bda3e2750672b3f08aca1f5f3e713d9">SigPool::check_all</a></div><div class="ttdeci">bool check_all(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00108">sigtools.h:108</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a920874fc9edac59ebe44ac0775a517cd"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a></div><div class="ttdeci">static const char * id2cstr(const RTLIL::IdString &amp;str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00267">rtlil.h:267</a></div></div>
<div class="ttc" id="structSigPool_html_a485789c5ee275d0f3d94fe0100be382b"><div class="ttname"><a href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">SigPool::add</a></div><div class="ttdeci">void add(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00041">sigtools.h:41</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structSpliceWorker_html_a2314d7755821f29b5dbb808845487d00"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#a2314d7755821f29b5dbb808845487d00">SpliceWorker::no_ports</a></div><div class="ttdeci">std::set&lt; RTLIL::IdString &gt; no_ports</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00040">splice.cc:40</a></div></div>
<div class="ttc" id="structSpliceWorker_html_a38e30fb9aee4169084993f766f69c185"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#a38e30fb9aee4169084993f766f69c185">SpliceWorker::driven_bits_map</a></div><div class="ttdeci">std::map&lt; RTLIL::SigBit, int &gt; driven_bits_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00046">splice.cc:46</a></div></div>
<div class="ttc" id="structSpliceWorker_html_a88b7e24b19e134950410b4771d8c8a3a"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#a88b7e24b19e134950410b4771d8c8a3a">SpliceWorker::sel_by_wire</a></div><div class="ttdeci">bool sel_by_wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00036">splice.cc:36</a></div></div>
<div class="ttc" id="structSigPool_html"><div class="ttname"><a href="../../df/d6f/structSigPool.html">SigPool</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00027">sigtools.h:27</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structSpliceWorker_html_a4dcfdd177f3496d73b730500e7a151dd"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#a4dcfdd177f3496d73b730500e7a151dd">SpliceWorker::ct</a></div><div class="ttdeci">CellTypes ct</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00042">splice.cc:42</a></div></div>
<div class="ttc" id="structCellTypes_html_ac9f27bc21d222fe95271c25b5295b6c3"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3">CellTypes::cell_input</a></div><div class="ttdeci">bool cell_input(RTLIL::IdString type, RTLIL::IdString port)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00199">celltypes.h:199</a></div></div>
<div class="ttc" id="structSpliceWorker_html_ad256236402b2ac65fad97ab6d06278e9"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#ad256236402b2ac65fad97ab6d06278e9">SpliceWorker::sel_any_bit</a></div><div class="ttdeci">bool sel_any_bit</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00037">splice.cc:37</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00035">rtlil.h:35</a></div></div>
<div class="ttc" id="structSpliceWorker_html_a83fb9b3431045c614dd2241445e4968e"><div class="ttname"><a href="../../d2/d22/structSpliceWorker.html#a83fb9b3431045c614dd2241445e4968e">SpliceWorker::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7d/splice_8cc_source.html#l00032">splice.cc:32</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aef4a2cb4b1b7a48a7775b046f7a7431c"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aef4a2cb4b1b7a48a7775b046f7a7431c">RTLIL::SigSpec::to_sigbit_vector</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; to_sigbit_vector() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02921">rtlil.cc:2921</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a496d8aa3a3bf1624b360de5b06083dec"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a496d8aa3a3bf1624b360de5b06083dec">RTLIL::Module::rename</a></div><div class="ttdeci">void rename(RTLIL::Wire *wire, RTLIL::IdString new_name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01185">rtlil.cc:1185</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/d22/structSpliceWorker_a9bde161880ba7170e7862f21c2c2e941_cgraph.png" border="0" usemap="#d2/d22/structSpliceWorker_a9bde161880ba7170e7862f21c2c2e941_cgraph" alt=""/></div>
<map name="d2/d22/structSpliceWorker_a9bde161880ba7170e7862f21c2c2e941_cgraph" id="d2/d22/structSpliceWorker_a9bde161880ba7170e7862f21c2c2e941_cgraph">
<area shape="rect" id="node2" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="458,94,497,120"/><area shape="rect" id="node9" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd" title="RTLIL::id2cstr" alt="" coords="209,270,313,296"/><area shape="rect" id="node12" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aef4a2cb4b1b7a48a7775b046f7a7431c" title="RTLIL::SigSpec::to\l_sigbit_vector" alt="" coords="412,652,543,693"/><area shape="rect" id="node13" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461" title="CellTypes::cell_known" alt="" coords="186,766,337,792"/><area shape="rect" id="node14" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef" title="CellTypes::cell_output" alt="" coords="187,816,335,843"/><area shape="rect" id="node15" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b" title="RTLIL::Design::selected" alt="" coords="181,867,341,894"/><area shape="rect" id="node17" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b" title="SigPool::add" alt="" coords="214,918,309,944"/><area shape="rect" id="node18" href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3" title="CellTypes::cell_input" alt="" coords="191,968,331,995"/><area shape="rect" id="node19" href="../../df/d6f/structSigPool.html#a3bda3e2750672b3f08aca1f5f3e713d9" title="SigPool::check_all" alt="" coords="197,1019,325,1046"/><area shape="rect" id="node20" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2" title="SigPool::check_any" alt="" coords="194,1070,329,1096"/><area shape="rect" id="node21" href="../../d2/d22/structSpliceWorker.html#a93222ba9663b132a17aa6b0ed7b70237" title="SpliceWorker::get_spliced\l_signal" alt="" coords="176,433,347,474"/><area shape="rect" id="node47" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="613,712,773,739"/><area shape="rect" id="node49" href="../../d7/d6c/structRTLIL_1_1Module.html#a496d8aa3a3bf1624b360de5b06083dec" title="RTLIL::Module::rename" alt="" coords="183,1120,339,1147"/><area shape="rect" id="node50" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="182,1171,341,1198"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="889,50,935,76"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1522,116,1587,143"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1097,128,1165,155"/><area shape="rect" id="node7" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1079,27,1182,54"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1308,255,1367,282"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1699,116,1743,143"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="449,156,505,183"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="1058,179,1203,206"/><area shape="rect" id="node16" href="../../d1/d01/structRTLIL_1_1Design.html#ac0d72a83fb1f702641e342fda3097552" title="RTLIL::Design::selected\l_module" alt="" coords="397,860,557,901"/><area shape="rect" id="node22" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="622,326,765,352"/><area shape="rect" id="node23" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="628,377,759,418"/><area shape="rect" id="node24" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="437,220,517,247"/><area shape="rect" id="node39" href="../../d2/d22/structSpliceWorker.html#affcf2e9f0960acf99298f62802c4c02b" title="SpliceWorker::get_sliced\l_signal" alt="" coords="395,433,559,474"/><area shape="rect" id="node45" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="615,611,771,638"/><area shape="rect" id="node46" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="626,662,761,688"/><area shape="rect" id="node48" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="626,275,761,302"/><area shape="rect" id="node25" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="608,209,779,250"/><area shape="rect" id="node26" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="847,164,977,205"/><area shape="rect" id="node27" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="827,346,997,388"/><area shape="rect" id="node32" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="845,281,979,322"/><area shape="rect" id="node33" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="831,412,993,439"/><area shape="rect" id="node28" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="1045,332,1216,373"/><area shape="rect" id="node30" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="1084,398,1177,424"/><area shape="rect" id="node29" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1264,332,1411,373"/><area shape="rect" id="node31" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1301,398,1373,424"/><area shape="rect" id="node34" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="1057,468,1205,495"/><area shape="rect" id="node35" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1309,519,1366,546"/><area shape="rect" id="node36" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1463,468,1646,495"/><area shape="rect" id="node37" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1478,519,1631,546"/><area shape="rect" id="node38" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1459,570,1651,596"/><area shape="rect" id="node40" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="614,443,773,470"/><area shape="rect" id="node42" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae34c127004981694c044e055e8f7c506" title="RTLIL::SigSpec::to\l_single_sigbit" alt="" coords="628,494,759,536"/><area shape="rect" id="node43" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="831,539,993,566"/><area shape="rect" id="node41" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="847,464,977,505"/><area shape="rect" id="node44" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="1049,519,1212,546"/></map>
</div>
</p>

<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d2/d22/structSpliceWorker_a9bde161880ba7170e7862f21c2c2e941_icgraph.png" border="0" usemap="#d2/d22/structSpliceWorker_a9bde161880ba7170e7862f21c2c2e941_icgraph" alt=""/></div>
<map name="d2/d22/structSpliceWorker_a9bde161880ba7170e7862f21c2c2e941_icgraph" id="d2/d22/structSpliceWorker_a9bde161880ba7170e7862f21c2c2e941_icgraph">
<area shape="rect" id="node2" href="../../d8/da2/structSplicePass.html#a54362f9b186baed6e58841c83dcd3b5d" title="SplicePass::execute" alt="" coords="176,5,315,32"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a4dcfdd177f3496d73b730500e7a151dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d4d/structCellTypes.html">CellTypes</a> SpliceWorker::ct</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00042">42</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a83fb9b3431045c614dd2241445e4968e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a>* SpliceWorker::design</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00032">32</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ad99501de43a79f233d6af99b5d0a33a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&gt; SpliceWorker::driven_bits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00045">45</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a38e30fb9aee4169084993f766f69c185"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, int&gt; SpliceWorker::driven_bits_map</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00046">46</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a85ad76297912e60cb06991353429bae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&gt; SpliceWorker::driven_chunks</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00048">48</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ac33b8036b2973c54f09a5caca77aadb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a>* SpliceWorker::module</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00033">33</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ac14f31b15530ec59cdb9c5a3f001eaf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SpliceWorker::no_outputs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00038">38</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a2314d7755821f29b5dbb808845487d00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&gt; SpliceWorker::no_ports</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00040">40</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ab500cf5949a6795248253c1ed14f6450"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&gt; SpliceWorker::ports</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00039">39</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ad256236402b2ac65fad97ab6d06278e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SpliceWorker::sel_any_bit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00037">37</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a742e30a1075193e420a3e441a1ca2bfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SpliceWorker::sel_by_cell</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00035">35</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a88b7e24b19e134950410b4771d8c8a3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SpliceWorker::sel_by_wire</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00036">36</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a231366c8c7f7d5db60e1991591db2d85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a> SpliceWorker::sigmap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00043">43</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aa523fdeecb75e3dddec1926dc67d9fe2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&gt; SpliceWorker::sliced_signals_cache</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00050">50</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ad33cf1e83b9b89d79f7827fc8c8b4026"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&gt; SpliceWorker::spliced_signals_cache</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d7d/splice_8cc_source.html#l00049">49</a> of file <a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="../../d7/d7d/splice_8cc_source.html">splice.cc</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d2/d22/structSpliceWorker.html">SpliceWorker</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:20 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
