<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6900094 - Method of selective removal of SiGe alloys - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Method of selective removal of SiGe alloys"><meta name="DC.contributor" content="Richard Hammond" scheme="inventor"><meta name="DC.contributor" content="Matthew Currie" scheme="inventor"><meta name="DC.contributor" content="Amberwave Systems Corporation" scheme="assignee"><meta name="DC.date" content="2002-6-14" scheme="dateSubmitted"><meta name="DC.description" content="A method is disclosed of forming buried channel devices and surface channel devices on a heterostructure semiconductor substrate. In an embodiment, the method includes the steps of providing a structure including a first layer having a first oxidation rate disposed over a second layer having a second oxidation rate wherein the first oxidation rate is greater than the second oxidation rate, reacting said first layer to form a sacrificial layer, and removing said sacrificial layer to expose said second layer."><meta name="DC.date" content="2005-5-31" scheme="issued"><meta name="DC.relation" content="DE:4101167:A1" scheme="references"><meta name="DC.relation" content="EP:0683522:A2" scheme="references"><meta name="DC.relation" content="EP:0829908:A2" scheme="references"><meta name="DC.relation" content="EP:0838858:A2" scheme="references"><meta name="DC.relation" content="EP:0844651:A1" scheme="references"><meta name="DC.relation" content="EP:1020900:A2" scheme="references"><meta name="DC.relation" content="EP:1174928:A1" scheme="references"><meta name="DC.relation" content="JP:2001319935" scheme="references"><meta name="DC.relation" content="JP:2002241195" scheme="references"><meta name="DC.relation" content="JP:H04307974" scheme="references"><meta name="DC.relation" content="JP:H07106466" scheme="references"><meta name="DC.relation" content="JP:H11233744" scheme="references"><meta name="DC.relation" content="JP:S63122176" scheme="references"><meta name="DC.relation" content="US:20010003364:A1" scheme="references"><meta name="DC.relation" content="US:20020100942:A1" scheme="references"><meta name="DC.relation" content="US:20020123197:A1" scheme="references"><meta name="DC.relation" content="US:20020125471:A1" scheme="references"><meta name="DC.relation" content="US:20020125497:A1" scheme="references"><meta name="DC.relation" content="US:20020140031:A1" scheme="references"><meta name="DC.relation" content="US:20020197803:A1" scheme="references"><meta name="DC.relation" content="US:20030013323:A1" scheme="references"><meta name="DC.relation" content="US:20030052334:A1" scheme="references"><meta name="DC.relation" content="US:20030057439:A1" scheme="references"><meta name="DC.relation" content="US:20030077867:A1" scheme="references"><meta name="DC.relation" content="US:20030089901:A1" scheme="references"><meta name="DC.relation" content="US:4710788" scheme="references"><meta name="DC.relation" content="US:4920076" scheme="references"><meta name="DC.relation" content="US:4990979" scheme="references"><meta name="DC.relation" content="US:5241197" scheme="references"><meta name="DC.relation" content="US:5291439" scheme="references"><meta name="DC.relation" content="US:5312766" scheme="references"><meta name="DC.relation" content="US:5327375" scheme="references"><meta name="DC.relation" content="US:5442205" scheme="references"><meta name="DC.relation" content="US:5461243" scheme="references"><meta name="DC.relation" content="US:5523592" scheme="references"><meta name="DC.relation" content="US:5534713" scheme="references"><meta name="DC.relation" content="US:5596527" scheme="references"><meta name="DC.relation" content="US:5617351" scheme="references"><meta name="DC.relation" content="US:5683934" scheme="references"><meta name="DC.relation" content="US:5739567" scheme="references"><meta name="DC.relation" content="US:5777347" scheme="references"><meta name="DC.relation" content="US:5780922" scheme="references"><meta name="DC.relation" content="US:5786612" scheme="references"><meta name="DC.relation" content="US:5792679" scheme="references"><meta name="DC.relation" content="US:5808344" scheme="references"><meta name="DC.relation" content="US:5847419" scheme="references"><meta name="DC.relation" content="US:5891769" scheme="references"><meta name="DC.relation" content="US:5906951" scheme="references"><meta name="DC.relation" content="US:5963817" scheme="references"><meta name="DC.relation" content="US:5986287" scheme="references"><meta name="DC.relation" content="US:5998807" scheme="references"><meta name="DC.relation" content="US:6013134" scheme="references"><meta name="DC.relation" content="US:6058044" scheme="references"><meta name="DC.relation" content="US:6059895" scheme="references"><meta name="DC.relation" content="US:6096590" scheme="references"><meta name="DC.relation" content="US:6107653" scheme="references"><meta name="DC.relation" content="US:6111267" scheme="references"><meta name="DC.relation" content="US:6117750" scheme="references"><meta name="DC.relation" content="US:6130453" scheme="references"><meta name="DC.relation" content="US:6143636" scheme="references"><meta name="DC.relation" content="US:6204529" scheme="references"><meta name="DC.relation" content="US:6207977" scheme="references"><meta name="DC.relation" content="US:6249022" scheme="references"><meta name="DC.relation" content="US:6251755" scheme="references"><meta name="DC.relation" content="US:6266278" scheme="references"><meta name="DC.relation" content="US:6339232" scheme="references"><meta name="DC.relation" content="US:6350993" scheme="references"><meta name="DC.relation" content="US:6399970" scheme="references"><meta name="DC.relation" content="US:6498359" scheme="references"><meta name="DC.relation" content="WO:1998059365:A1" scheme="references"><meta name="DC.relation" content="WO:1999053539:A1" scheme="references"><meta name="DC.relation" content="WO:2000054338:A1" scheme="references"><meta name="DC.relation" content="WO:2001054202:A1" scheme="references"><meta name="DC.relation" content="WO:2001093338:A1" scheme="references"><meta name="DC.relation" content="WO:2001099169:A2" scheme="references"><meta name="DC.relation" content="WO:2002013262:A2" scheme="references"><meta name="DC.relation" content="WO:2002015244:A2" scheme="references"><meta name="DC.relation" content="WO:2002047168:A2" scheme="references"><meta name="DC.relation" content="WO:2002071488:A1" scheme="references"><meta name="DC.relation" content="WO:2002071491:A1" scheme="references"><meta name="DC.relation" content="WO:2002071495:A1" scheme="references"><meta name="citation_reference" content="&quot;2 Bit/Cell EEPROM Cell Using Band-to-Band Tunneling for Data Read-Out,&quot; IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992) pp. 136-140."><meta name="citation_reference" content="Aigouy et al., &quot;MOVPE Growth and optical characterization of ZnSe/ZnS strained layer superlattices,&quot; Superlattices and Microstructures, vol. 16, No. 1 (1994) pp. 71-76."><meta name="citation_reference" content="Anonymous, &quot;Germanium P-Channel Mosfet,&quot; IBM Technical Disclosure Bulletin, vol. 28, No. 2 (Jul. 1, 1985) p. 500."><meta name="citation_reference" content="Armstrong et al., &quot;Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,&quot; IEDM Technical Digest (1995) pp. 761-764."><meta name="citation_reference" content="Armstrong, &quot;Technology for SiGe Heterostructure-Based CMOS Devices,&quot; Submitted to the Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science on Jun. 30, 1999, pp. 1-154."><meta name="citation_reference" content="Barradas et al., &quot;RBS analysis of MBE-grown Si/Ge/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors,&quot; Modern Physics Letters B (2001) (abstract)."><meta name="citation_reference" content="Bouillon et al., &quot;Search for the optimal channel architecture for 0.18/0.12 mum bulk CMOS Experiment study,&quot; IEEE (1996) pp. 21.2.1-21.2.4."><meta name="citation_reference" content="Bufler et al., &quot;Hole transport in strained Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x &lt;/SUB&gt;substrates,&quot; Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998) pp. 5597-5602."><meta name="citation_reference" content="Canaperi et al., &quot;Preparation of a relaxed Si-Ge layer on an insulator in fabricating high-speed semiconductor devices with strained epitaxial films,&quot; Intern. Business Machines Corporation, USA (2002) (abstract)."><meta name="citation_reference" content="Carlin et al., &quot;High Efficiency GaAs-on-Si Solar Cells with High V&lt;SUB&gt;oc &lt;/SUB&gt;Using Graded GeSi Buffers,&quot; IEEE (2000) pp. 1006-1011."><meta name="citation_reference" content="Cheng et al., &quot;Electron Mobility Enhancement in Strained-Si n-MOSFETs Fabricated on SiGe-on-Insulator (SGOI) Substrates,&quot; IEEE Electron Device Letters, vol. 22, No. 7 (Jul. 2001) pp. 321-323."><meta name="citation_reference" content="Cheng et al., &quot;Relaxed Silicon-Germanium on Insulator Substrate by Layer Transfer,&quot; Journal of Electronic Material, vol. 30, No. 12 (2001) pp. L37-L39."><meta name="citation_reference" content="Cullis et al, &quot;Growth ripples upon strained SiGe epitaxial layers on Si and misfit dislocation interactions,&quot; Journal of Vacuum Science and Technology A, vol. 12, No. 4 (Jul./Aug. 1994) pp. 1924-1931."><meta name="citation_reference" content="Cullis et al, &quot;The characteristics of strain-modulated surface undulations formed upon epitaxial Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x &lt;/SUB&gt;alloy layers on Si,&quot; Journal of Crystal Growth, vol. 123 (1992) pp. 333-343."><meta name="citation_reference" content="Curric et al., &quot;Carrier mobilities and process stability of strained S in- and p-MOSFETs on SiGe virtual substrates,&quot; J. Vac. Sci. Technol. B., vol. 19, No 6 (Nov./Dec. 2001) pp. 2268-2279."><meta name="citation_reference" content="Currie et al., &quot;Controlling threading dislocation densities in Ge on Si using graded SiGe layers and chemical-mechanical polishing,&quot; Applied Physics Letters, vol. 72, No. 14 (Apr. 6, 1998) pp. 1718-1720."><meta name="citation_reference" content="Eaglesham et al., &quot;Dislocation-Free Stranski-Krastanow Growth of Ge on Si(100),&quot; Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1990) pp. 1943-1946."><meta name="citation_reference" content="Fischetti et al., &quot;Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys,&quot; J. Appl. Phys., vol. 80, No. 4 (Aug. 15, 1996) pp. 2234-2252."><meta name="citation_reference" content="Fischetti, &quot;Long-range Coulomb interactions in small Si devices. Part II. Effective electronmobility in thin-oxide structures,&quot; Journal of Applied Physics, vol. 89, No. 2 (Jan. 15, 2001) pp. 1232-1250."><meta name="citation_reference" content="Fitzgerald et al., &quot;Dislocation dynamics in relaxed graded composition semiconductors,&quot; Materials Science and Engineering B67, (1999) pp. 53-61."><meta name="citation_reference" content="Fitzgerald et al., &quot;Relaxed Ge&lt;SUB&gt;x&lt;/SUB&gt;Si&lt;SUB&gt;l-x &lt;/SUB&gt;structures for III-V integration with Si and high mobility two-dimensional electron gases in Si,&quot; J. Vac. Sci. Technol. B, vol. 10, No. 4 (Jul./Aug. 1992) pp. 1807-1819."><meta name="citation_reference" content="Fitzgerald et al., &quot;Totally relaxed Ge&lt;SUB&gt;x&lt;/SUB&gt;Si&lt;SUB&gt;l-x &lt;/SUB&gt;layers with low threading dislocation densities growh on Si substrates,&quot; Appl. Phys. Lett., vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813."><meta name="citation_reference" content="Garone et al., &quot;Silicon vapor phase epitaxial growth catalysis by the presence of germane,&quot; Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990) pp. 1275-1277."><meta name="citation_reference" content="Grützmacher et al., &quot;Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere,&quot; Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993) pp. 2531-2533."><meta name="citation_reference" content="Hackbarth et al., &quot;Alternatives to thick MBE-grown relaxed SiGe buffers,&quot; Thin Solid Films, vol. 369, No. 1-2 (2000) pp. 148-151."><meta name="citation_reference" content="Hackbarth et al., &quot;Strain relieved SiGe buffers for Si-based heterostructure field-effect transistors,&quot; Journal of Crystal Growth, vol. 201 (1999) pp. 734-738."><meta name="citation_reference" content="Herzog et al., &quot;SiGe-based FETs: buffer issues and device results,&quot; Thin Solid Films, vol. 380 (2000) pp. 36-41."><meta name="citation_reference" content="Höck et al., &quot;Carrier mobilities in modulation doped Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x &lt;/SUB&gt;heterostructures with respect to FET applications,&quot; Thin Solid Films, vol. 336 (1998) pp. 141-144."><meta name="citation_reference" content="Höck et al., &quot;High hole mobility in Si&lt;SUB&gt;0.17 &lt;/SUB&gt;Ge&lt;SUB&gt;0.83 &lt;/SUB&gt;channel metal-oxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition,&quot; Applied Physics Letters, vol. 76, No. 26 (Jun. 26, 2000) pp. 3920-3922."><meta name="citation_reference" content="Höck et al., &quot;High performance 0.25 mum p-type Ge/SiGe MODFETs,&quot; Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889."><meta name="citation_reference" content="International Search Report for International patent application No. PCT/US02/18973, dated Mar. 4, 2003, 7 pages."><meta name="citation_reference" content="Ismail et al., &quot;Modulation-doped n-type Si/SiGe with inverted interface,&quot; Appl. Phys. Lett., vol. 65, No. 10 (Sep. 5, 1994) pp. 1248-1250."><meta name="citation_reference" content="Kearney et al., &quot;The effect of alloy scattering on the mobility of holes in a Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x &lt;/SUB&gt;quantum well,&quot; Semicond. Sci Technol., vol. 13 (1998) pp. 174-180."><meta name="citation_reference" content="Kikkawa et al., &quot;Effect of strained InGaAs step bunching on mobility and device performance in n-InGaP/InGaAs/GaAs pseudomorphic heterostructures grown by metalorganic vapor phase epitaxy,&quot; Journal of Crystal Growth, vol. 145 (1994) pp. 799-807."><meta name="citation_reference" content="Koester et al., &quot;Extremely High Transconductance Ge/Si&lt;SUB&gt;0.4&lt;/SUB&gt;Ge&lt;SUB&gt;0.6 &lt;/SUB&gt;p-MODFET&#39;s Grown by UHV-CVD,&quot; IEEE Electron Device Letters, vol. 21, No. 3 (Mar. 2000) pp. 110-112."><meta name="citation_reference" content="König et al., &quot;Design Rules for n-Type SiGe Hetero FETs,&quot; Solid State Electronics, vol. 41, No. 10 (1997), pp. 1541-1547."><meta name="citation_reference" content="König et al., &quot;p-Type Ge-Channel MODFET&#39;s with High Transconductance Grown on Si Substrates,&quot; IEEE Electron Device Letters, vol. 14, No. 4 (Apr. 1993) pp. 205-207."><meta name="citation_reference" content="Lee et al., &quot;Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x&lt;/SUB&gt;/Si virtual substrates,&quot; Applied Physics Letters, vol. 79, No. 20 (Nov. 12, 2001) pp. 3344-3346."><meta name="citation_reference" content="Lee et al., &quot;Strained Ge channel p-type MOSFETs fabricated on Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x&lt;/SUB&gt;/Si virtual substrates,&quot; Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A1.9.1-A1.9.5."><meta name="citation_reference" content="Leitz et al., &quot;Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs,&quot; Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A3.10.1-A3.10.6."><meta name="citation_reference" content="Leitz et al., &quot;Dislocation glide and blocking kinetics in compositionally graded SiGe/Si,&quot; Journal of Applied Plastics, vol. 90, No. 6 (Sep. 15, 2001) pp. 2730-2736."><meta name="citation_reference" content="Leitz et al., &quot;Hole mobility enhancements in strained Si/Si&lt;SUB&gt;l-y&lt;/SUB&gt;Ge&lt;SUB&gt;y &lt;/SUB&gt;p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x &lt;/SUB&gt;(x&lt;y) virtual substrates,&quot; Applied Physics Letters, vol. 79, No. 25 (Dec. 17, 2001) pp. 4246-4248."><meta name="citation_reference" content="Li et al., &quot;Design of high speed Si/SiGe heterojunction complementary metal-oxide-semiconductor field effect transistors with reduced short-channel effects,&quot; J. Vac. Sci. Technol., A 20(3) (May/Jun. 2002) pp. 1030-1033."><meta name="citation_reference" content="Maiti.et.al., &quot;Strained-Si heterostructure field effect transistors,&quot; Semicond. Sci. Technol., vol. 13 (1998) pp. 1225-1246."><meta name="citation_reference" content="Meyerson et al., &quot;Cooperative Growth Phenomena in Silicon/Germanium Low-Temperature Epitaxy,&quot; Applied Physics Letters, vol. 53, No. 25 (Dec. 19, 1988) pp. 2555-2557."><meta name="citation_reference" content="Mizuno et al., &quot;Electron and Hole Mobility Enhancement in Strained-Si MOSFET&#39;s on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,&quot; IEEE Electron Device Letters, vol. 21, No. 5 (May 2000) pp. 230-232."><meta name="citation_reference" content="Nayak et al., &quot;High Mobility Strained-Si PMOSFET&#39;s,&quot; IEEE Transactions on Electron Devices, vol. 43, No. 10 (Oct. 1996) pp. 1709-1716."><meta name="citation_reference" content="O&#39;Neill et al., &quot;SiGe Virtual substrate N-channel heterojunction MOSFETS,&quot; Semicond. Sci. Technol., vol. 14 (1999) pp. 784-789."><meta name="citation_reference" content="Parker et al., &quot;SiGe heterostructure CMOS circuits and applications,&quot; Solid State Electronics, vol. 43, No. 8, (Aug. 1999) pp. 1497-1506."><meta name="citation_reference" content="Pelekanos et al., &quot;Interface roughness correlation in CdTe/CdZnTe strained quantum wells,&quot; Journal of Crystal Growth, vol. 184/185 (1998) pp. 886-889."><meta name="citation_reference" content="Ransom et al., &quot;Gate-Self-Aligned n-channel and p-channel Germanium MOSFET&#39;s,&quot; IEEE Transactions on Electron Devices, vol. 38, No. 12 (Dec. 1991) pp. 2695."><meta name="citation_reference" content="Reinking et al., &quot;Fabrication of High-Mobility Ge p-Channel MOSFETs on Si Substrates,&quot; Electronics Letters, vol. 35, No. 6 (Mar. 18, 1999) pp. 503-504."><meta name="citation_reference" content="Rim et al., &quot;Enhanced Hole Mobilities in Surface-Channel Strained-Si p-MOSFETs,&quot; Solid State Electronics Laboratory, Stanford University, Stanford, CA 94305 (1995) pp. 20.3.1-20.3.4."><meta name="citation_reference" content="Rim et al., &quot;Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET&#39;s,&quot; IEEE Transactions on Electron Devices, vol. 47, No. 7 (Jul. 2000) pp. 1406-1415."><meta name="citation_reference" content="Rim, &quot;Application of Silicon Based Heterostructures to Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors,&quot; Ph.D. Thesis, Stanford University (Jul. 1999) pp. 1-184."><meta name="citation_reference" content="Robbins et al., &quot;A model for heterogeneous growth of Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x &lt;/SUB&gt;films for hydrides,&quot; Journal of Applied Physics, vol. 69, No. 6 (Mar. 15, 1991) pp. 3729-3732."><meta name="citation_reference" content="Rosenblad et al., &quot;Virtual Substrates for the n- and p-type Si-MODFET Grown at Very High Rates,&quot; Materials Science and Engineering, vol. B74 (2000) pp. 113-117."><meta name="citation_reference" content="Sadek et al., &quot;Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,&quot; IEEE Transactions on Electron Devices, vol. 43, No. 8 (Aug. 1996) pp. 1224-1232."><meta name="citation_reference" content="Schäffler, &quot;High-mobility Si and Ge structures,&quot; Semicond. Sci. Technol., vol. 12 (1997) pp. 1515-1549."><meta name="citation_reference" content="Srolovitz, &quot;On the Stability of Surfaces of Stressed Solids,&quot; Acta metall., vol. 37, No. 2 (1989) pp. 621-625."><meta name="citation_reference" content="Tweet et al., &quot;Factors determining the composition of strained GeSi layers grown with disifane and germane,&quot; Applied Physics Letters, vol. 65, No. 20 (Nov. 14, 1994) pp. 2579-2581."><meta name="citation_reference" content="Ueno et al., &quot;Low Temperature Buffer Growth for Modulation Doped SiGe/Ge/SiGe Heterostructures with High Hole Mobility,&quot; Thin Solid Films, vol. 369 (2000) pp. 320-323."><meta name="citation_reference" content="Usami et al., &quot;Spectroscopic study of Si-based quantum wells with neighboring confinement structure,&quot; Semicon. Sci. Technol. (1997) (abstract)."><meta name="citation_reference" content="Welser et al., &quot;Evidence of Real-Space Hot-Electron Transfer in High Mobility, Strained-Si Multilayer MOSFETs,&quot; Electron Devices meetings, 1993, Technical Digest (Dec. 1993) pp. 21.3.1-21.3.4."><meta name="citation_reference" content="Welser, &quot;The Application of Strained Silicon/Relaxed Silicon Germanium Heterostructures to Metal-Oxide-Semiconductor Field-Effect Transistors,&quot; Ph.D. Thesis, Stanford University (1995) pp. 1-205."><meta name="citation_reference" content="Wesler et al., &quot;Electron Mobility Enhancement in Strained-Si N-Type Metal-Oxide-Semiconductor Field-Effect Transistors,&quot; IEEE Electron Device Letters, vol. 15, No. 3 (Mar. 1994) pp. 100-102."><meta name="citation_reference" content="Wesler et al., &quot;NMOS and PMOS Transistors Fabricated in Strained Silicon/Relaxed Silicon-Germanium Structures,&quot; Electron Devices Meeting, 1992. Technical Digest (Dec. 13, 1992) pp. 31.7.1-31.7.3."><meta name="citation_reference" content="Wolf et al., &quot;Silicon Processing for the VLSI Era, vol. 1: Processing Technology&quot; (1986) pp. 201."><meta name="citation_reference" content="Xie et al., &quot;Semiconductor Surface Roughness: Dependence on Sign and Magnitude of Bulk Strain,&quot; The Physical Review Letters, vol. 73, No. 22 (Nov. 28, 1994) pp. 3006-3009."><meta name="citation_reference" content="Xie et al., &quot;Very high mobility two-dimensional hole gas in Si/ Ge&lt;SUB&gt;x&lt;/SUB&gt;Si&lt;SUB&gt;l-x&lt;/SUB&gt;/Ge structures grown by molecular beam epitaxy,&quot; Appl. Phys. Lett., vol. 63, No. 16 (Oct. 18, 1993) pp. 2263-2264."><meta name="citation_reference" content="Xie, &quot;SiGe Field effect transistors,&quot; Materials Science and Engineering, vol. 25 (1999) pp. 89-121."><meta name="citation_reference" content="Yousif et al., &quot;Recent Critical Issues in Si/Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x&lt;/SUB&gt;/Si Heterostructure FET Devices,&quot; Solid-State Electronics, vol. 45, No. 11 (2000) pp. 1931-1937."><meta name="citation_patent_number" content="US:6900094"><meta name="citation_patent_application_number" content="US:10/172,542"><link rel="canonical" href="http://www.google.com/patents/US6900094"/><meta property="og:url" content="http://www.google.com/patents/US6900094"/><meta name="title" content="Patent US6900094 - Method of selective removal of SiGe alloys"/><meta name="description" content="A method is disclosed of forming buried channel devices and surface channel devices on a heterostructure semiconductor substrate. In an embodiment, the method includes the steps of providing a structure including a first layer having a first oxidation rate disposed over a second layer having a second oxidation rate wherein the first oxidation rate is greater than the second oxidation rate, reacting said first layer to form a sacrificial layer, and removing said sacrificial layer to expose said second layer."/><meta property="og:title" content="Patent US6900094 - Method of selective removal of SiGe alloys"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("n6rtU_qzBcSzsASn5oGAAQ"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("NOR"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("n6rtU_qzBcSzsASn5oGAAQ"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("NOR"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6900094?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6900094"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=mvRsBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6900094&amp;usg=AFQjCNFfUwsi81aRe9IGXHK_8LRwXSn13g" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6900094.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6900094.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20030013323"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US6900094"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6900094" style="display:none"><span itemprop="description">A method is disclosed of forming buried channel devices and surface channel devices on a heterostructure semiconductor substrate. In an embodiment, the method includes the steps of providing a structure including a first layer having a first oxidation rate disposed over a second layer having a second...</span><span itemprop="url">http://www.google.com/patents/US6900094?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6900094 - Method of selective removal of SiGe alloys</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6900094 - Method of selective removal of SiGe alloys" title="Patent US6900094 - Method of selective removal of SiGe alloys"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6900094 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 10/172,542</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">May 31, 2005</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jun 14, 2002</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jun 14, 2001</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US20030013323">US20030013323</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20040171223">US20040171223</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2002103760A2">WO2002103760A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2002103760A3">WO2002103760A3</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">10172542, </span><span class="patent-bibdata-value">172542, </span><span class="patent-bibdata-value">US 6900094 B2, </span><span class="patent-bibdata-value">US 6900094B2, </span><span class="patent-bibdata-value">US-B2-6900094, </span><span class="patent-bibdata-value">US6900094 B2, </span><span class="patent-bibdata-value">US6900094B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Richard+Hammond%22">Richard Hammond</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Matthew+Currie%22">Matthew Currie</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Amberwave+Systems+Corporation%22">Amberwave Systems Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6900094.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6900094.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6900094.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (81),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (72),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (29),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (20),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (5)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6900094&usg=AFQjCNG3p9LwukiFLJNPYD-jg7FABYDe_g">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6900094&usg=AFQjCNHWrH6_y1wTrVbsQA3zUK5FTe7rKg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6900094B2%26KC%3DB2%26FT%3DD&usg=AFQjCNGi1zQ3t_TB1k8JpfTLAdmpE9UlBA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55425310" lang="EN" load-source="patent-office">Method of selective removal of SiGe alloys</invention-title></span><br><span class="patent-number">US 6900094 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50831664" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">A method is disclosed of forming buried channel devices and surface channel devices on a heterostructure semiconductor substrate. In an embodiment, the method includes the steps of providing a structure including a first layer having a first oxidation rate disposed over a second layer having a second oxidation rate wherein the first oxidation rate is greater than the second oxidation rate, reacting said first layer to form a sacrificial layer, and removing said sacrificial layer to expose said second layer.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(7)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6900094B2/US06900094-20050531-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6900094B2/US06900094-20050531-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6900094B2/US06900094-20050531-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6900094B2/US06900094-20050531-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6900094B2/US06900094-20050531-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6900094B2/US06900094-20050531-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6900094B2/US06900094-20050531-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6900094B2/US06900094-20050531-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6900094B2/US06900094-20050531-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6900094B2/US06900094-20050531-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6900094B2/US06900094-20050531-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6900094B2/US06900094-20050531-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6900094B2/US06900094-20050531-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6900094B2/US06900094-20050531-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(13)</span></span></div><div class="patent-text"><div mxw-id="PCLM8853122" lang="EN" load-source="patent-office" class="claims">
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. A method of forming a semiconductor substrate, comprising:
<div class="claim-text">providing a structure comprising a first layer having a first oxidation rate disposed over a second layer having a second oxidation rate, wherein the first oxidation rate is greater than the second oxidation rate; </div>
<div class="claim-text">reacting said first layer to form a sacrificial layer; and </div>
<div class="claim-text">removing said sacrificial layer to expose said second layer, </div>
<div class="claim-text">wherein the second layer comprises a strained semiconductor. </div>
</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. A method of forming a semiconductor substrate, comprising:
<div class="claim-text">providing a structure comprising a first aver having a first oxidation rate disposed over a second layer having a second oxidation rate, wherein the first oxidation rate is greater than the second oxidation rate; </div>
<div class="claim-text">reacting said first layer to form a sacrificial layer; and </div>
<div class="claim-text">removing said sacrificial layer to expose said second layer, </div>
<div class="claim-text">wherein the second layer comprises Si. </div>
</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. A method of forming a semiconductor substrate, comprising:
<div class="claim-text">providing a structure comprising a first layer having a first oxidation rate disposed over a second layer having a second oxidation rate, wherein the first oxidation rate is greater than the second oxidation rate; </div>
<div class="claim-text">reacting said first layer to form a sacrificial layer; and </div>
<div class="claim-text">removing said sacrificial layer to expose said second layer, </div>
<div class="claim-text">wherein said semiconductor substrate further comprises an insulator layer disposed beneath said second layer. </div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. The method as claimed in <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein said insulator layer comprises silicon dioxide.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00005" num="00005" class="claim">
      <div class="claim-text">5. A method of forming a semiconductor substrate, comprising:
<div class="claim-text">providing a structure comprising a first layer having a first oxidation rate disposed over a second layer having a second oxidation rate, wherein the first oxidation rate is greater than the second oxidation rate; </div>
<div class="claim-text">reacting said first layer to form a sacrificial layer, wherein said reacting comprises thermal oxidation performed at or below a temperature of approximately 850° C.; and </div>
<div class="claim-text">removing said sacrificial layer to expose said second layer. </div>
</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00006" num="00006" class="claim">
      <div class="claim-text">6. A method of forming a semiconductor substrate, comprising:
<div class="claim-text">providing a structure comprising a first layer having a first oxidation rate disposed over a second layer having a second oxidation rate, wherein the first oxidation rate is greater than the second oxidation rate; </div>
<div class="claim-text">reacting said first layer to form a sacrificial layer; and </div>
<div class="claim-text">removing said sacrificial layer to expose said second layer, </div>
<div class="claim-text">wherein said step of reacting said first layer to form a sacrificial layer comprises chemical oxidation. </div>
</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00007" num="00007" class="claim">
      <div class="claim-text">7. A method of forming a semiconductor substrate, comprising:
<div class="claim-text">providing a structure comprising a first layer having a first oxidation rate disposed over a second layer having a second oxidation rate, wherein the first oxidation rate is greater than the second oxidation rate; </div>
<div class="claim-text">reacting said first layer to form a sacrificial layer; and </div>
<div class="claim-text">removing said sacrificial aver to expose said second layer, </div>
<div class="claim-text">wherein said step of reacting said first layer to form a sacrificial layer is performed on a first region of said first layer and not on a second region of said first layer. </div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
      <div class="claim-text">8. The method as claimed in <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein said method further comprises forming a surface channel device in said first region.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
      <div class="claim-text">9. The method as claimed in <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein said method further comprises forming a buried channel device in said second region.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
      <div class="claim-text">10. The method as claimed in <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein said method further comprises:
<div class="claim-text">forming a surface channel device in said first region; and </div>
<div class="claim-text">forming a buried channel device in said second region, wherein the channel of said surface channel device and said buried channel device comprises a second device layer. </div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
      <div class="claim-text">11. The method as claimed in <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein said second layer comprises Si and said first layer comprises SiGe.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00012" num="00012" class="claim">
      <div class="claim-text">12. A method of forming devices on a substrate said method comprising the steps of:
<div class="claim-text">providing a structure comprising a SiGe layer disposed over a strained semiconductor layer; and </div>
<div class="claim-text">selectively removing said SiGe layer in a first region but not in a second region such that a surface channel device may be formed on said first region and a buried channel device may be formed on said second region. </div>
</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00013" num="00013" class="claim">
      <div class="claim-text">13. A method of forming devices on a substrate, said method comprising the steps of
<div class="claim-text">providing a structure comprising a SiGe layer disposed over a strained semiconductor layer; </div>
<div class="claim-text">oxidizing said SiGe layer to form a SiGe oxide in a first region but not in a second region of said structure; </div>
<div class="claim-text">removing said SiGe oxide; and </div>
<div class="claim-text">forming a surface channel device in said first region and a buried channel device in said second region such that the strained semiconductor layer serves as the channel layer of each device.</div>
</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES15875666" lang="EN" load-source="patent-office" class="description">
    <p num="p-0002">The present application claims priority to U.S. Provisional Patent Application Ser. No. 60/298,153 filed Jun. 14, 2001.</p>
    <heading>BACKGROUND OF TIE INVENTION</heading> <p num="p-0003">The present invention generally relates to the fabrication of semiconductor substrates from devices, and in particular relates to the use of strained silicon (Si) heterostructure substrates in forming devices such as transistors, for example, for high-performance CMOS integrated circuit products.</p>
    <p num="p-0004">As microelectronic systems require faster operating speeds and increased computing power, the need exists for integrated circuits to provide a greater complexity of transistors in a smaller amount of circuit real estate. Such integrated circuits include, for example, microprocessors, ASICs, embedded controllers, and millions of transistors, such as metal oxide silicon semiconductor field-effect transistors (MOSFETs).</p>
    <p num="p-0005">Certain microelectronics systems, such as radars, satellites, and cell phones, require low-power, high-speed, and high-density circuits with a high signal-to-noise ratio (i.e., low noise). These low power, high speed, and low noise requirements present a significant design challenge both at the circuit design and at the transistor design level. Microelectronic devices that include both analog and digital circuits are used together to achieve these requirements. Analog devices are used in applications requiring high speed and low noise, whereas digital circuits are used in applications requiring high density and low power.</p>
    <p num="p-0006">Microelectronic devices that include both analog and digital circuits on the same substrate typically use traditional Si based MOSFET devices. Analog MOSFET devices, which run on analog signals, typically exhibit noise problems because noise is induced at high frequency when carriers scatter along the Si/SiO<sub>2 </sub>interface of a traditional MOSFET device. Thus, for high-speed analog devices, field-effect transistors (FETs) are not used; rather, bipolar transistors that do not have conduction along a Si/SiO<sub>2 </sub>interface are used. Unfortunately, it is difficult and expensive to integrate both bipolar and MOSFET devices on a single substrate.</p>
    <p num="p-0007">One way to reduce noise and to achieve devices that are integrated on the same substrate is through changes at the transistor design level by using surface channel devices along with buried channel devices. A conventional Si based buried channel FET device has a channel conduction layer that is buried within a highly doped silicon region. This buried channel device has low noise because the charge carriers in the conduction channel are spatially separated from the Si/SiO<sub>2 </sub>interface.</p>
    <p num="p-0008">While it is possible to build surface channel devices and buried channel devices on the same substrate, the manufacturing process requires complex and extensive process capabilities. For example, use of ion implantation to populate the buried channel requires counterdoping of the layers above the buried channel, and also requires extensive masking steps, adding to the cost and complexity of the overall manufacturing process. Furthermore, the excessive doping required to populate a buried conduction layer within a conventional silicon substrate places fundamental limitations on the performance of such a device.</p>
    <p num="p-0009">Further, the use of strained semiconductor devices presents particular problems to the formation of surface channel devices and buried channel devices on the same substrate. For example, U.S. Pat. No. 5,963,817 discloses a method of using local selective oxidation of bulk or strained SiGe for forming buried channel oxide regions involving steps of masking, oxidation (e.g., thermal oxidation), and oxide removal; and U.S. Pat. No. 5,442,205 discloses the formation of surface channel semiconductor heterostructure devices with strained silicon device layers. It has been found, however, that the process of oxidation affects certain strained semiconductors differently. For example, the different layers of a strained semiconductor heterostructure may oxidize or become doped sufficiently differently that device formation procedures are compromised. Moreover, with high thermal budget oxidation, the thin strained semiconductor channels may be destroyed by significant interdiffusion during the high temperature oxidation steps.</p>
    <p num="p-0010">There is a need, therefore, for a method of integrating surface channel and buried channel strained silicon devices on the same substrate</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p num="p-0011">The invention provides a method of selectively removing SuGe alloy layers, thus exposing underlying semiconductor layers. The invention also provides a method of forming buried channel devices and surface channel devices on a heterostructure semiconductor substrate. In an embodiment, the method includes the steps of providing a structure comprising a first layer having a first oxidation rate disposed over a second layer having a second oxidation rate, wherein the first oxidation rate is greater than the second oxidation rate, reacting said first layer to form a sacrificial layer, and removing said sacrificial layer to expose said second layer.</p>
    <description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0012">The following description may be further understood with reference to the accompanying drawing in which</p>
      <p num="p-0013"> <figref idrefs="DRAWINGS">FIGS. 1-9</figref> show diagrammatic views of a heterostructure substrate during a method of providing buried and surface channel devices on the substrate in accordance with an embodiment of the invention;</p>
      <p num="p-0014"> <figref idrefs="DRAWINGS">FIG. 10</figref> shows the buried channel device and a surface channel device of <figref idrefs="DRAWINGS">FIG. 9</figref> coupled to a circuit; and</p>
      <p num="p-0015"> <figref idrefs="DRAWINGS">FIG. 11</figref> shows a diagrammatic graphical view of thermal oxidation time versus oxidation thickness for various semiconductor substrates.</p>
    </description-of-drawings> <p num="p-0016">The drawings are shown for illustrative purposes and are not to scale.</p>
    <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p num="p-0017">The invention provides a simplified method of forming buried and surface channel heterostructure devices on the same substrate. As aforementioned, conventional Si based integrated buried and surface channel devices are typically manufactured using complex implantation procedures. In the present invention, the starting substrate material defines the buried and surface channel device structures. This starting material is a heterostructure where the the different materials in the heterostructure have different oxidation or removal properties. The difference in material properties allows for the selective removal of particular layers and this allows for the integration of varied device structures.</p>
    <p num="p-0018">An exemplary embodiment of such a heterostructure substrate is a strained silicon substrate. A strained silicon (Si) substrate is generally formed by providing a relaxed SiGe layer on bulk Si through either epitaxial deposition or wafer bonding, and then providing a Si layer on the relaxed SiGe layer. Because SiGe has a different lattice constant than Si, the Si layer becomes strained and results in enhanced mobilities (and hence improved device performance) compared with bulk Si. The percentage of Ge in the SiGe can have a dramatic effect on the characteristics of the strained Si layer.</p>
    <p num="p-0019">In an embodiment, the invention involves the selective removal of SiGe alloys to form buried channel strained Si FET devices and surface channel strained Si FET devices on the same substrate. Using this method, both device types (e.g., digital and analog) may be realized on a common substrate and both have distinct advantages over conventional silicon MOSFET technologies. For example, a strained silicon surface channel device offers an enhanced drive current over a conventional Si based MOSFET due to its enhanced carrier mobilities. Similarly, the band offset of the strained silicon buried channel device offers low noise characteristics due to the spatial separation of the active charge carriers from both the SiO<sub>2 </sub>interface and any remote impurity atoms introduced via ion implantation.</p>
    <p num="p-0020"> <figref idrefs="DRAWINGS">FIG. 1</figref> shows a diagrammatic cross-sectional view of a substrate <b>10</b>, comprising a Si layer <b>12</b>, a relaxed SiGe layer <b>14</b>, a strained Si layer <b>16</b>, a second SiGe layer <b>18</b>, and a second strained Si layer <b>20</b>. Each of the strained Si layers <b>16</b> and <b>18</b> may be between 50 Å and 500 Å. The substrate <b>10</b> forms an examplary base structure for the present invention. In developing this layered heterostructure substrate <b>10</b>, epitaxial growth techniques (e.g., chemical vapor deposition) and polishing techniques (for example, chemical mechanical polishing) or wafer bonding techniques, which are known in the art, are applied. Methods of fabricating various strained silicon heterostructures are disclosed in U.S. patent application Ser. No. 09/906,551 filed Jul. 16, 2001 and U.S. patent application Ser. No. 09/928,126 filed Aug. 10, 2001, the disclosures of which are hereby incorporated by reference.</p>
    <p num="p-0021">A variety of masking layers are then applied to the substrate of <figref idrefs="DRAWINGS">FIG. 1</figref> as shown in FIG. <b>2</b>. First, an oxide layer <b>22</b> is applied to the exposed strained silicon layer <b>20</b>, followed by a nitride masking layer <b>24</b>. A photoresist layer <b>26</b> is then applied to the nitride mask. Oxide masking layer <b>22</b> and nitride masking layer <b>24</b> are typically formed using low-pressure chemical vapor deposition (LPCVD), and are approximately 100 Å and 500-1000 Å thick, respectively. The photoresist layer <b>26</b> is typically a photosensitive polymer, such as a novolak-based photoresist, which is spun-applied. A chrome mask <b>28</b> is then utilized to expose selected regions of the photoresist layer <b>26</b> with ultraviolet light The ultraviolet light exposes the uncovered regions of the photoresist layer <b>26</b>. This is followed by a developing step to remove the exposed regions of the photoresist layer <b>26</b>.</p>
    <p num="p-0022">As shown in <figref idrefs="DRAWINGS">FIG. 3</figref>, after the exposed regions of the photoresist layer <b>26</b> are removed, the remaining regions of the photoresist masking layer <b>26</b> serve as a mask to etch the exposed regions of nitride masking region <b>24</b> and oxide masking region <b>22</b>. The exposed regions of nitride masking layer <b>24</b> are removed by using a hot phosphoric acid, or CF<sub>4</sub>/O<sub>2 </sub>reactive ion etch (RIE), and the exposed regions of oxide masking layer <b>22</b> are removed using a HF acid etch step. The photoresist masking region <b>26</b> is then removed using a plasma O<sub>2 </sub>ash. Note that a portion of strained Si cap layer <b>20</b> may possibly be removed in the process of removing the exposed region of oxide masking layer <b>22</b>. The nitride masking region <b>24</b> then serves as a mask to etch the strained Si cap layer <b>20</b> in, for example, CF<sub>4</sub>/O<sub>2 </sub>RIE as shown in FIG. <b>4</b>. Note that this step may also etch into a portion of second SiGe layer <b>18</b>.</p>
    <p num="p-0023">The exposed portion of the second SiGe layer <b>18</b> is then selectively oxidized to expose the strained Si layer <b>16</b> leaving regions <b>32</b> of oxidized SiGe, for example, at or below approximately 850° C., and in some applications at or below approximately 700° C. The selective removal requires consideration of oxidation rates for Si and SiGe at various Ge concentrations. For example, <figref idrefs="DRAWINGS">FIG. 11</figref> shows that the selectivity of SiGe increases with an increase in concentration of Ge. For a 470 nm SiGe layer, the x-axis is the oxidation duration in hours and the y-axis is the square of the oxide thickness in 10<sup>5 </sup>nm<sup>2</sup>. Line <b>1</b> represents the rate for a 36% Ge concentration in SiGe, line <b>2</b> represents a 28% Ge concentration in SiGe, and line <b>3</b> represents a 0% Ge concentration (i.e., pure Si). As the Ge concentration in SiGe increases, the oxidation rate increases for certain oxidation conditions. An example of oxidation conditions for which an acceptable oxidation rate differential occurs is oxidation at 700° C. in a wet ambient. This indicates that oxidation of SiGe layer <b>18</b> will occur rapidly, and the oxidation step will slow down considerably as the oxidation front reaches the strained Si layer <b>16</b>. Thus, the controlled selective removal of SiGe layer <b>18</b> takes advantage of this differential in oxidation rates. This differential may be further exploited by grading the second SiGe layer <b>18</b> such that the Ge concentration is higher at the intersection of second SiGe layer <b>18</b> and strained Si layer <b>16</b>. This expedites the oxidation of second SiGe layer <b>18</b> at the intersection of second SiGe layer <b>18</b> and strained Si layer <b>16</b>, thereby avoiding too much erosion of strained Si layer <b>16</b>.</p>
    <p num="p-0024">A differential chemical oxidation rate may also be exploited during a wet chemical processing step. For example, a standard RCA SC-1 clean (NH<sub>4</sub>OH+H<sub>2</sub>O<sub>2</sub>+H<sub>2</sub>O) may be used to preferentially remove the second SiGe layer <b>18</b> over the strained silicon layer <b>16</b>. Again, this preferential chemical removal is due to the enhanced chemical oxidation rate of SiGe alloys compared to that of silicon.</p>
    <p num="p-0025">A second nitride layer <b>30</b> is then formed using LPCVD (approximately 500-1000 Å thick) over the entire surface of structure as shown in FIG. <b>5</b>. Note that the oxidized SiGe regions <b>32</b> of the SiGe layer <b>18</b> may undercut and extend partially underneath strained Si cap layer <b>20</b>. Isolation trenches <b>34</b>, <b>36</b> and <b>38</b> may then be formed to isolate the various regions from one another as shown in FIG. <b>6</b>. The devices may be isolated from one another as disclosed in U.S. Provisional Patent Application Ser. No. 60/296,976 filed Jun. 8, 2001, the disclosure of which is hereby incorporated by reference.</p>
    <p num="p-0026">The second nitride layer <b>30</b> and the remaining region of the nitride masking layer <b>24</b> are then removed via plasma CF<sub>4</sub>/O<sub>2 </sub>or hot phosphoric wet etch as shown in FIG. <b>7</b>. The oxide masking layer <b>22</b> and regions <b>32</b> of SiGe oxide are then wet etched using a buffered HF solution. This buffered HF solution etches oxide masking region <b>22</b> and SiGe oxide region <b>32</b>, but stops on strained Si layer <b>16</b> and strained Si layer <b>20</b>. In the same step, first isolation trenches <b>34</b>, <b>36</b> and <b>38</b> are then planarized via etching to leave a relatively planar surface in both buried channel device region A and surface channel device region B as shown in <figref idrefs="DRAWINGS">FIG. 8. A</figref> judicious choice of thickness for oxide masking layer <b>22</b> and an appropriate wet chemical etchant results in the degree of planarity required.</p>
    <p num="p-0027">As shown in <figref idrefs="DRAWINGS">FIG. 9</figref>, insulator layers <b>40</b> and <b>42</b> (of for example, SiO<sub>2</sub>) are then applied to the substrate of <figref idrefs="DRAWINGS">FIG. 8</figref> via thermal oxidation of the strained Si layers <b>16</b> and <b>20</b>. The first SiO<sub>2 </sub>layer <b>40</b> and second SiO<sub>2 </sub>layer <b>42</b> are the gate dielectric layers upon which buried channel and surface channel MOSFET devices <b>44</b> and <b>46</b> may be formed as shown in FIG. <b>10</b>. In other embodiments, a deposited gate dielectric (e.g., a high-k gate dielectric) layer may be used instead of the oxide layers <b>40</b> and <b>42</b>. The buried channel device <b>44</b> and the surface channel device <b>46</b> each utilize the strained silicon layer <b>16</b> as the channel, and each may be coupled to a circuit as generally shown at <b>48</b> in FIG. <b>10</b>. Note that in this example, the devices are fabricated having doped source/drain regions, silicide regions, spacers, and isolation regions.</p>
    <p num="p-0028">Although the invention has been shown in connection with a strained Si/SiGe heterostructure, those skilled in the art will appreciate that any heterostructure that allows for the selective removal of the layers overlaying the channel layer will also work. Additionally, instead of a strained Si channel layer, layers of SiGe, Ge or GaAs may be used, alternatively, a plurality of such layers may be used to optimize the transport characteristics. Furthermore, the selective removal of blanket SiGe alloy layers may also be employed during the fabrication of silicon-on-insulator (SOI) and strained silicon-on-insulator (SSOI) substrates.</p>
    <p num="p-0029">Those skilled in the art will appreciate that numerous modifications and variations may be made to the above disclosed embodiments without departing from the spirit and scope of the invention.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4710788">US4710788</a></td><td class="patent-data-table-td patent-date-value">Dec 1, 1986</td><td class="patent-data-table-td patent-date-value">Dec 1, 1987</td><td class="patent-data-table-td ">Licentia Patent-Verwaltungs-Gmbh</td><td class="patent-data-table-td ">Modulation doped field effect transistor with doped Six Ge1-x -intrinsic Si layering</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4920076">US4920076</a></td><td class="patent-data-table-td patent-date-value">Apr 15, 1988</td><td class="patent-data-table-td patent-date-value">Apr 24, 1990</td><td class="patent-data-table-td ">The United States Of America As Represented By The United States Department Of Energy</td><td class="patent-data-table-td ">Method for enhancing growth of SiO2 in Si by the implantation of germanium</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4990979">US4990979</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 1989</td><td class="patent-data-table-td patent-date-value">Feb 5, 1991</td><td class="patent-data-table-td ">Eurosil Electronic Gmbh</td><td class="patent-data-table-td ">Non-volatile memory cell</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5241197">US5241197</a></td><td class="patent-data-table-td patent-date-value">Sep 13, 1991</td><td class="patent-data-table-td patent-date-value">Aug 31, 1993</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Transistor provided with strained germanium layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5291439">US5291439</a></td><td class="patent-data-table-td patent-date-value">Sep 12, 1991</td><td class="patent-data-table-td patent-date-value">Mar 1, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Semiconductor memory cell and memory array with inversion layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5312766">US5312766</a></td><td class="patent-data-table-td patent-date-value">Feb 7, 1992</td><td class="patent-data-table-td patent-date-value">May 17, 1994</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Method of providing lower contact resistance in MOS transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5327375">US5327375</a></td><td class="patent-data-table-td patent-date-value">Mar 2, 1993</td><td class="patent-data-table-td patent-date-value">Jul 5, 1994</td><td class="patent-data-table-td ">Eliyahou Harari</td><td class="patent-data-table-td ">DRAM cell utilizing novel capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5442205">US5442205</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 1993</td><td class="patent-data-table-td patent-date-value">Aug 15, 1995</td><td class="patent-data-table-td ">At&amp;T Corp.</td><td class="patent-data-table-td ">Monocrystalline silicon substrate covered by spatially graded epitaxial layer of germanium-silicon having no germanium at interface, for integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5461243">US5461243</a></td><td class="patent-data-table-td patent-date-value">Oct 29, 1993</td><td class="patent-data-table-td patent-date-value">Oct 24, 1995</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Substrate for tensilely strained semiconductor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5523592">US5523592</a></td><td class="patent-data-table-td patent-date-value">Feb 1, 1994</td><td class="patent-data-table-td patent-date-value">Jun 4, 1996</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Layered structure forms light-emitting region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5534713">US5534713</a></td><td class="patent-data-table-td patent-date-value">May 20, 1994</td><td class="patent-data-table-td patent-date-value">Jul 9, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Silicon-germanium layers, relaxed layers alternating with layers under tensile and compressive strain</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5596527">US5596527</a></td><td class="patent-data-table-td patent-date-value">Feb 13, 1995</td><td class="patent-data-table-td patent-date-value">Jan 21, 1997</td><td class="patent-data-table-td ">Nippon Steel Corporation</td><td class="patent-data-table-td ">Electrically alterable n-bit per cell non-volatile memory with reference cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5617351">US5617351</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 1995</td><td class="patent-data-table-td patent-date-value">Apr 1, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Three-dimensional direct-write EEPROM arrays and fabrication methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5683934">US5683934</a></td><td class="patent-data-table-td patent-date-value">May 3, 1996</td><td class="patent-data-table-td patent-date-value">Nov 4, 1997</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Enhanced mobility MOSFET device and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5739567">US5739567</a></td><td class="patent-data-table-td patent-date-value">Nov 8, 1994</td><td class="patent-data-table-td patent-date-value">Apr 14, 1998</td><td class="patent-data-table-td ">Wong; Chun Chiu D.</td><td class="patent-data-table-td ">Highly compact memory device with nonvolatile vertical transistor memory cell</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5777347">US5777347</a></td><td class="patent-data-table-td patent-date-value">Jul 18, 1997</td><td class="patent-data-table-td patent-date-value">Jul 7, 1998</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Vertical CMOS digital multi-valued restoring logic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5780922">US5780922</a></td><td class="patent-data-table-td patent-date-value">Nov 27, 1996</td><td class="patent-data-table-td patent-date-value">Jul 14, 1998</td><td class="patent-data-table-td ">The Regents Of The University Of California</td><td class="patent-data-table-td ">An aluminum oxide passivation layer, germanium channel region covering passivation layer, gate oxide of aluminum over channel, a controlling layer in contact with passivation layer to control excess arsenic migration to passivation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5786612">US5786612</a></td><td class="patent-data-table-td patent-date-value">Apr 16, 1996</td><td class="patent-data-table-td patent-date-value">Jul 28, 1998</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor device comprising trench EEPROM</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5792679">US5792679</a></td><td class="patent-data-table-td patent-date-value">Aug 30, 1993</td><td class="patent-data-table-td patent-date-value">Aug 11, 1998</td><td class="patent-data-table-td ">Sharp Microelectronics Technology, Inc.</td><td class="patent-data-table-td ">Implanting mobility enhancing species into first region of low mobility semiconductor material, selectively oxidizing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5808344">US5808344</a></td><td class="patent-data-table-td patent-date-value">Feb 4, 1997</td><td class="patent-data-table-td patent-date-value">Sep 15, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Single gate is shared by two transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5847419">US5847419</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 1997</td><td class="patent-data-table-td patent-date-value">Dec 8, 1998</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Si-SiGe semiconductor device and method of fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5891769">US5891769</a></td><td class="patent-data-table-td patent-date-value">Feb 27, 1998</td><td class="patent-data-table-td patent-date-value">Apr 6, 1999</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Method for forming a semiconductor device having a heteroepitaxial layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5906951">US5906951</a></td><td class="patent-data-table-td patent-date-value">Apr 30, 1997</td><td class="patent-data-table-td patent-date-value">May 25, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Strained Si/SiGe layers on insulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5963817">US5963817</a></td><td class="patent-data-table-td patent-date-value">Oct 16, 1997</td><td class="patent-data-table-td patent-date-value">Oct 5, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Bulk and strained silicon on insulator using local selective oxidation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5986287">US5986287</a></td><td class="patent-data-table-td patent-date-value">Sep 6, 1996</td><td class="patent-data-table-td patent-date-value">Nov 16, 1999</td><td class="patent-data-table-td ">Max-Planck-Gesellschaft Zur Foerderung Der Wissenschaften E. V.</td><td class="patent-data-table-td ">Semiconductor structure for a transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5998807">US5998807</a></td><td class="patent-data-table-td patent-date-value">Sep 9, 1997</td><td class="patent-data-table-td patent-date-value">Dec 7, 1999</td><td class="patent-data-table-td ">Siemens Aktiengesellschaft</td><td class="patent-data-table-td ">Integrated CMOS circuit arrangement and method for the manufacture thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6013134">US6013134</a></td><td class="patent-data-table-td patent-date-value">Feb 18, 1998</td><td class="patent-data-table-td patent-date-value">Jan 11, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Advance integrated chemical vapor deposition (AICVD) for semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6058044">US6058044</a></td><td class="patent-data-table-td patent-date-value">Dec 9, 1998</td><td class="patent-data-table-td patent-date-value">May 2, 2000</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Shielded bit line sensing scheme for nonvolatile semiconductor memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6059895">US6059895</a></td><td class="patent-data-table-td patent-date-value">May 13, 1999</td><td class="patent-data-table-td patent-date-value">May 9, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Intermetallic on dielectric</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6096590">US6096590</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 1998</td><td class="patent-data-table-td patent-date-value">Aug 1, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Scalable MOS field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6107653">US6107653</a></td><td class="patent-data-table-td patent-date-value">Jun 23, 1998</td><td class="patent-data-table-td patent-date-value">Aug 22, 2000</td><td class="patent-data-table-td ">Massachusetts Institute Of Technology</td><td class="patent-data-table-td ">Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6111267">US6111267</a></td><td class="patent-data-table-td patent-date-value">May 4, 1998</td><td class="patent-data-table-td patent-date-value">Aug 29, 2000</td><td class="patent-data-table-td ">Siemens Aktiengesellschaft</td><td class="patent-data-table-td ">First silicon layer, stressed silicon germanium layer and the second silicon layer are grown by selective epitaxy; ensures that the stressed layer grows without any defects in the active regions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6117750">US6117750</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 1998</td><td class="patent-data-table-td patent-date-value">Sep 12, 2000</td><td class="patent-data-table-td ">France Telecom</td><td class="patent-data-table-td ">Chemical vapour depositing a layer of single-crystal germanium on substrate of single crystal silicon using mixture of silicon and germenium precursor gases and maintaining the desired temperature and weight ratios</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6130453">US6130453</a></td><td class="patent-data-table-td patent-date-value">Jan 4, 1999</td><td class="patent-data-table-td patent-date-value">Oct 10, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Flash memory structure with floating gate in vertical trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6143636">US6143636</a></td><td class="patent-data-table-td patent-date-value">Aug 20, 1998</td><td class="patent-data-table-td patent-date-value">Nov 7, 2000</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">High density flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6204529">US6204529</a></td><td class="patent-data-table-td patent-date-value">Aug 27, 1999</td><td class="patent-data-table-td patent-date-value">Mar 20, 2001</td><td class="patent-data-table-td ">Hsing Lan Lung</td><td class="patent-data-table-td ">8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6207977">US6207977</a></td><td class="patent-data-table-td patent-date-value">Oct 21, 1998</td><td class="patent-data-table-td patent-date-value">Mar 27, 2001</td><td class="patent-data-table-td ">Interuniversitaire Microelektronica</td><td class="patent-data-table-td ">Vertical MISFET devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6249022">US6249022</a></td><td class="patent-data-table-td patent-date-value">Oct 22, 1999</td><td class="patent-data-table-td patent-date-value">Jun 19, 2001</td><td class="patent-data-table-td ">United Microelectronics Corp.</td><td class="patent-data-table-td ">Trench flash memory with nitride spacers for electron trapping</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6251755">US6251755</a></td><td class="patent-data-table-td patent-date-value">Apr 22, 1999</td><td class="patent-data-table-td patent-date-value">Jun 26, 2001</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">High resolution dopant/impurity incorporation in semiconductors via a scanned atomic force probe</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6266278">US6266278</a></td><td class="patent-data-table-td patent-date-value">Aug 8, 2000</td><td class="patent-data-table-td patent-date-value">Jul 24, 2001</td><td class="patent-data-table-td ">Sandisk Corporation</td><td class="patent-data-table-td ">Dual floating gate EEPROM cell array with steering gates shared adjacent cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6339232">US6339232</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2000</td><td class="patent-data-table-td patent-date-value">Jan 15, 2002</td><td class="patent-data-table-td ">Kabushika Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6350993">US6350993</a></td><td class="patent-data-table-td patent-date-value">Mar 12, 1999</td><td class="patent-data-table-td patent-date-value">Feb 26, 2002</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">High speed composite p-channel Si/SiGe heterostructure for field effect devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6399970">US6399970</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 1997</td><td class="patent-data-table-td patent-date-value">Jun 4, 2002</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">FET having a Si/SiGeC heterojunction channel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6498359">US6498359</a></td><td class="patent-data-table-td patent-date-value">May 18, 2001</td><td class="patent-data-table-td patent-date-value">Dec 24, 2002</td><td class="patent-data-table-td ">Max-Planck-Gesellschaft Zur Foerderung Der Wissenschaften E.V.</td><td class="patent-data-table-td ">Field-effect transistor based on embedded cluster structures and process for its production</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20010003364">US20010003364</a></td><td class="patent-data-table-td patent-date-value">Dec 8, 2000</td><td class="patent-data-table-td patent-date-value">Jun 14, 2001</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Semiconductor and fabrication method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020100942">US20020100942</a></td><td class="patent-data-table-td patent-date-value">Jun 19, 2001</td><td class="patent-data-table-td patent-date-value">Aug 1, 2002</td><td class="patent-data-table-td ">Fitzgerald Eugene A.</td><td class="patent-data-table-td ">CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020123197">US20020123197</a></td><td class="patent-data-table-td patent-date-value">Jun 19, 2001</td><td class="patent-data-table-td patent-date-value">Sep 5, 2002</td><td class="patent-data-table-td ">Fitzgerald Eugene A.</td><td class="patent-data-table-td ">Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel mosfets</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020125471">US20020125471</a></td><td class="patent-data-table-td patent-date-value">Dec 4, 2001</td><td class="patent-data-table-td patent-date-value">Sep 12, 2002</td><td class="patent-data-table-td ">Fitzgerald Eugene A.</td><td class="patent-data-table-td ">CMOS inverter circuits utilizing strained silicon surface channel MOSFETS</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020125497">US20020125497</a></td><td class="patent-data-table-td patent-date-value">Jul 16, 2001</td><td class="patent-data-table-td patent-date-value">Sep 12, 2002</td><td class="patent-data-table-td ">Fitzgerald Eugene A.</td><td class="patent-data-table-td ">Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020140031">US20020140031</a></td><td class="patent-data-table-td patent-date-value">Mar 31, 2001</td><td class="patent-data-table-td patent-date-value">Oct 3, 2002</td><td class="patent-data-table-td ">Kern Rim</td><td class="patent-data-table-td ">Strained silicon on insulator structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020197803">US20020197803</a></td><td class="patent-data-table-td patent-date-value">Jun 21, 2002</td><td class="patent-data-table-td patent-date-value">Dec 26, 2002</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Enhancement of p-type metal-oxide-semiconductor field effect transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20030013323">US20030013323</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 2002</td><td class="patent-data-table-td patent-date-value">Jan 16, 2003</td><td class="patent-data-table-td ">Richard Hammond</td><td class="patent-data-table-td ">Method of selective removal of SiGe alloys</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20030052334">US20030052334</a></td><td class="patent-data-table-td patent-date-value">Jun 18, 2002</td><td class="patent-data-table-td patent-date-value">Mar 20, 2003</td><td class="patent-data-table-td ">Lee Minjoo L.</td><td class="patent-data-table-td ">Structure and method for a high-speed semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20030057439">US20030057439</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 2002</td><td class="patent-data-table-td patent-date-value">Mar 27, 2003</td><td class="patent-data-table-td ">Fitzgerald Eugene A.</td><td class="patent-data-table-td ">Dual layer CMOS devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20030077867">US20030077867</a></td><td class="patent-data-table-td patent-date-value">Jul 16, 2001</td><td class="patent-data-table-td patent-date-value">Apr 24, 2003</td><td class="patent-data-table-td ">Fitzergald Eugene A.</td><td class="patent-data-table-td ">Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20030089901">US20030089901</a></td><td class="patent-data-table-td patent-date-value">Jul 16, 2001</td><td class="patent-data-table-td patent-date-value">May 15, 2003</td><td class="patent-data-table-td ">Fitzgerald Eugene A.</td><td class="patent-data-table-td ">Relaxed silicon germanium platform for high speed cmos electronics and high speed analog circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE4101167A1?cl=en">DE4101167A1</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 1991</td><td class="patent-data-table-td patent-date-value">Jul 23, 1992</td><td class="patent-data-table-td ">Daimler Benz Ag</td><td class="patent-data-table-td ">CMOS FET circuit layout - has common gate and drain electrodes in vertical or lateral configuration</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0683522A2?cl=en">EP0683522A2</a></td><td class="patent-data-table-td patent-date-value">Apr 26, 1995</td><td class="patent-data-table-td patent-date-value">Nov 22, 1995</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">CMOS with strained Si/SiGe layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0829908A2?cl=en">EP0829908A2</a></td><td class="patent-data-table-td patent-date-value">Sep 17, 1997</td><td class="patent-data-table-td patent-date-value">Mar 18, 1998</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Field-effect transistor and method of producing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0838858A2?cl=en">EP0838858A2</a></td><td class="patent-data-table-td patent-date-value">Aug 8, 1997</td><td class="patent-data-table-td patent-date-value">Apr 29, 1998</td><td class="patent-data-table-td ">Siemens Aktiengesellschaft</td><td class="patent-data-table-td ">CMOS integrated circuit and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0844651A1?cl=en">EP0844651A1</a></td><td class="patent-data-table-td patent-date-value">Nov 18, 1997</td><td class="patent-data-table-td patent-date-value">May 27, 1998</td><td class="patent-data-table-td ">Xerox Corporation</td><td class="patent-data-table-td ">Method of controlling oxidation in multilayer semiconductor structure comprising Group III elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1020900A2?cl=en">EP1020900A2</a></td><td class="patent-data-table-td patent-date-value">Jan 12, 2000</td><td class="patent-data-table-td patent-date-value">Jul 19, 2000</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and method for fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1174928A1?cl=en">EP1174928A1</a></td><td class="patent-data-table-td patent-date-value">Mar 28, 2000</td><td class="patent-data-table-td patent-date-value">Jan 23, 2002</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor device and semiconductor substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=mvRsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3D2001319935A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEzA6ZcMMgMdQ9XVFc17sVn7CfO1g">JP2001319935A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=mvRsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3D2002241195A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEcBHWSFVuCQXDjiAUlhqYJa9Sl1w">JP2002241195A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=mvRsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH04307974A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNF17pqISu0YoW1RBXRnP5mw080ZFw">JPH04307974A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=mvRsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH07106466A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNH1c53twg3XFOdZm0OHL_Mmynpu7A">JPH07106466A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=mvRsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH11233744A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGBfvZ3W68OKcoaS5VQ_2JSg3vgCA">JPH11233744A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=mvRsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS63122176A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGlCZfaFAwjsS9kHRTLu29n8RT0JQ">JPS63122176A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1998059365A1?cl=en">WO1998059365A1</a></td><td class="patent-data-table-td patent-date-value">Jun 23, 1998</td><td class="patent-data-table-td patent-date-value">Dec 30, 1998</td><td class="patent-data-table-td ">Massachusetts Inst Technology</td><td class="patent-data-table-td ">CONTROLLING THREADING DISLOCATION DENSITIES IN Ge ON Si USING GRADED GeSi LAYERS AND PLANARIZATION</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1999053539A1?cl=en">WO1999053539A1</a></td><td class="patent-data-table-td patent-date-value">Apr 9, 1999</td><td class="patent-data-table-td patent-date-value">Oct 21, 1999</td><td class="patent-data-table-td ">Massachusetts Inst Technology</td><td class="patent-data-table-td ">Silicon-germanium etch stop layer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2000054338A1?cl=en">WO2000054338A1</a></td><td class="patent-data-table-td patent-date-value">Mar 11, 2000</td><td class="patent-data-table-td patent-date-value">Sep 14, 2000</td><td class="patent-data-table-td ">Chu Jack O</td><td class="patent-data-table-td ">High speed ge channel heterostructures for field effect devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2001054202A1?cl=en">WO2001054202A1</a></td><td class="patent-data-table-td patent-date-value">Jan 18, 2001</td><td class="patent-data-table-td patent-date-value">Jul 26, 2001</td><td class="patent-data-table-td ">Amberwave Systems Corp</td><td class="patent-data-table-td ">Strained-silicon metal oxide semiconductor field effect transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2001093338A1?cl=en">WO2001093338A1</a></td><td class="patent-data-table-td patent-date-value">May 16, 2001</td><td class="patent-data-table-td patent-date-value">Dec 6, 2001</td><td class="patent-data-table-td ">Amberwave Systems Corp</td><td class="patent-data-table-td ">Buried channel strained silicon fet using an ion implanted doped layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2001099169A2?cl=en">WO2001099169A2</a></td><td class="patent-data-table-td patent-date-value">Jun 20, 2001</td><td class="patent-data-table-td patent-date-value">Dec 27, 2001</td><td class="patent-data-table-td ">Massachusetts Inst Technology</td><td class="patent-data-table-td ">Etch stop layer system for sige devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2002013262A2?cl=en">WO2002013262A2</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 2001</td><td class="patent-data-table-td patent-date-value">Feb 14, 2002</td><td class="patent-data-table-td ">Amberwave Systems Corp</td><td class="patent-data-table-td ">Gate technology for strained surface channel and strained buried channel mosfet devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2002015244A2?cl=en">WO2002015244A2</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 2001</td><td class="patent-data-table-td patent-date-value">Feb 21, 2002</td><td class="patent-data-table-td ">Cheng Zhi Yuan</td><td class="patent-data-table-td ">Process for producing semiconductor article using graded expitaxial growth</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2002047168A2?cl=en">WO2002047168A2</a></td><td class="patent-data-table-td patent-date-value">Dec 4, 2001</td><td class="patent-data-table-td patent-date-value">Jun 13, 2002</td><td class="patent-data-table-td ">Amberwave Systems Corp</td><td class="patent-data-table-td ">Cmos inverter circuits utilizing strained silicon surface channel mosfets</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2002071488A1?cl=en">WO2002071488A1</a></td><td class="patent-data-table-td patent-date-value">Feb 7, 2002</td><td class="patent-data-table-td patent-date-value">Sep 12, 2002</td><td class="patent-data-table-td ">Amberwave Systems Corp</td><td class="patent-data-table-td ">Relaxed silicon germanium platform for high speed cmos electronics and high speed analog circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2002071491A1?cl=en">WO2002071491A1</a></td><td class="patent-data-table-td patent-date-value">Feb 7, 2002</td><td class="patent-data-table-td patent-date-value">Sep 12, 2002</td><td class="patent-data-table-td ">Amberwave Systems Corp</td><td class="patent-data-table-td ">Relaxed silicon germanium platform for high speed cmos electronics and high speed analog circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2002071495A1?cl=en">WO2002071495A1</a></td><td class="patent-data-table-td patent-date-value">Feb 7, 2002</td><td class="patent-data-table-td patent-date-value">Sep 12, 2002</td><td class="patent-data-table-td ">Amberwave Systems Corp</td><td class="patent-data-table-td ">Relaxed silicon germanium platform for high speed cmos electronics and high speed analog circuits</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="2+Bit%2FCell+EEPROM+Cell+Using+Band-to-Band+Tunneling+for+Data+Read-Out%2C"'>2 Bit/Cell EEPROM Cell Using Band-to-Band Tunneling for Data Read-Out,</a>" IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992) pp. 136-140.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Aigouy et al., "<a href='http://scholar.google.com/scholar?q="MOVPE+Growth+and+optical+characterization+of+ZnSe%2FZnS+strained+layer+superlattices%2C"'>MOVPE Growth and optical characterization of ZnSe/ZnS strained layer superlattices,</a>" Superlattices and Microstructures, vol. 16, No. 1 (1994) pp. 71-76.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Anonymous, "<a href='http://scholar.google.com/scholar?q="Germanium+P-Channel+Mosfet%2C"'>Germanium P-Channel Mosfet,</a>" IBM Technical Disclosure Bulletin, vol. 28, No. 2 (Jul. 1, 1985) p. 500.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Armstrong et al., "<a href='http://scholar.google.com/scholar?q="Design+of+Si%2FSiGe+Heterojunction+Complementary+Metal-Oxide-Semiconductor+Transistors%2C"'>Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,</a>" IEDM Technical Digest (1995) pp. 761-764.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Armstrong, "<a href='http://scholar.google.com/scholar?q="Technology+for+SiGe+Heterostructure-Based+CMOS+Devices%2C"'>Technology for SiGe Heterostructure-Based CMOS Devices,</a>" Submitted to the Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science on Jun. 30, 1999, pp. 1-154.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Barradas et al., "<a href='http://scholar.google.com/scholar?q="RBS+analysis+of+MBE-grown+Si%2FGe%2F%28001%29+Si+heterostructures+with+thin%2C+high+Ge+content+SiGe+channels+for+HMOS+transistors%2C"'>RBS analysis of MBE-grown Si/Ge/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors,</a>" Modern Physics Letters B (2001) (abstract).</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bouillon et al., "<a href='http://scholar.google.com/scholar?q="Search+for+the+optimal+channel+architecture+for+0.18%2F0.12+mum+bulk+CMOS+Experiment+study%2C"'>Search for the optimal channel architecture for 0.18/0.12 mum bulk CMOS Experiment study,</a>" IEEE (1996) pp. 21.2.1-21.2.4.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bufler et al., "<a href='http://scholar.google.com/scholar?q="Hole+transport+in+strained+Si%26lt%3BSUB%26gt%3Bl-x%26lt%3B%2FSUB%26gt%3BGe%26lt%3BSUB%26gt%3Bx+%26lt%3B%2FSUB%26gt%3Bsubstrates%2C"'>Hole transport in strained Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x &lt;/SUB&gt;substrates,</a>" Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998) pp. 5597-5602.</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Canaperi et al., "<a href='http://scholar.google.com/scholar?q="Preparation+of+a+relaxed+Si-Ge+layer+on+an+insulator+in+fabricating+high-speed+semiconductor+devices+with+strained+epitaxial+films%2C"'>Preparation of a relaxed Si-Ge layer on an insulator in fabricating high-speed semiconductor devices with strained epitaxial films,</a>" Intern. Business Machines Corporation, USA (2002) (abstract).</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Carlin et al., "<a href='http://scholar.google.com/scholar?q="High+Efficiency+GaAs-on-Si+Solar+Cells+with+High+V%26lt%3BSUB%26gt%3Boc+%26lt%3B%2FSUB%26gt%3BUsing+Graded+GeSi+Buffers%2C"'>High Efficiency GaAs-on-Si Solar Cells with High V&lt;SUB&gt;oc &lt;/SUB&gt;Using Graded GeSi Buffers,</a>" IEEE (2000) pp. 1006-1011.</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cheng et al., "<a href='http://scholar.google.com/scholar?q="Electron+Mobility+Enhancement+in+Strained-Si+n-MOSFETs+Fabricated+on+SiGe-on-Insulator+%28SGOI%29+Substrates%2C"'>Electron Mobility Enhancement in Strained-Si n-MOSFETs Fabricated on SiGe-on-Insulator (SGOI) Substrates,</a>" IEEE Electron Device Letters, vol. 22, No. 7 (Jul. 2001) pp. 321-323.</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cheng et al., "<a href='http://scholar.google.com/scholar?q="Relaxed+Silicon-Germanium+on+Insulator+Substrate+by+Layer+Transfer%2C"'>Relaxed Silicon-Germanium on Insulator Substrate by Layer Transfer,</a>" Journal of Electronic Material, vol. 30, No. 12 (2001) pp. L37-L39.</td></tr><tr><td class="patent-data-table-td ">13</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cullis et al, "<a href='http://scholar.google.com/scholar?q="Growth+ripples+upon+strained+SiGe+epitaxial+layers+on+Si+and+misfit+dislocation+interactions%2C"'>Growth ripples upon strained SiGe epitaxial layers on Si and misfit dislocation interactions,</a>" Journal of Vacuum Science and Technology A, vol. 12, No. 4 (Jul./Aug. 1994) pp. 1924-1931.</td></tr><tr><td class="patent-data-table-td ">14</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cullis et al, "<a href='http://scholar.google.com/scholar?q="The+characteristics+of+strain-modulated+surface+undulations+formed+upon+epitaxial+Si%26lt%3BSUB%26gt%3Bl-x%26lt%3B%2FSUB%26gt%3BGe%26lt%3BSUB%26gt%3Bx+%26lt%3B%2FSUB%26gt%3Balloy+layers+on+Si%2C"'>The characteristics of strain-modulated surface undulations formed upon epitaxial Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x &lt;/SUB&gt;alloy layers on Si,</a>" Journal of Crystal Growth, vol. 123 (1992) pp. 333-343.</td></tr><tr><td class="patent-data-table-td ">15</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Curric et al., "<a href='http://scholar.google.com/scholar?q="Carrier+mobilities+and+process+stability+of+strained+S+in-+and+p-MOSFETs+on+SiGe+virtual+substrates%2C"'>Carrier mobilities and process stability of strained S in- and p-MOSFETs on SiGe virtual substrates,</a>" J. Vac. Sci. Technol. B., vol. 19, No 6 (Nov./Dec. 2001) pp. 2268-2279.</td></tr><tr><td class="patent-data-table-td ">16</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Currie et al., "<a href='http://scholar.google.com/scholar?q="Controlling+threading+dislocation+densities+in+Ge+on+Si+using+graded+SiGe+layers+and+chemical-mechanical+polishing%2C"'>Controlling threading dislocation densities in Ge on Si using graded SiGe layers and chemical-mechanical polishing,</a>" Applied Physics Letters, vol. 72, No. 14 (Apr. 6, 1998) pp. 1718-1720.</td></tr><tr><td class="patent-data-table-td ">17</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eaglesham et al., "<a href='http://scholar.google.com/scholar?q="Dislocation-Free+Stranski-Krastanow+Growth+of+Ge+on+Si%28100%29%2C"'>Dislocation-Free Stranski-Krastanow Growth of Ge on Si(100),</a>" Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1990) pp. 1943-1946.</td></tr><tr><td class="patent-data-table-td ">18</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fischetti et al., "<a href='http://scholar.google.com/scholar?q="Band+structure%2C+deformation+potentials%2C+and+carrier+mobility+in+strained+Si%2C+Ge%2C+and+SiGe+alloys%2C"'>Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys,</a>" J. Appl. Phys., vol. 80, No. 4 (Aug. 15, 1996) pp. 2234-2252.</td></tr><tr><td class="patent-data-table-td ">19</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fischetti, "<a href='http://scholar.google.com/scholar?q="Long-range+Coulomb+interactions+in+small+Si+devices.+Part+II.+Effective+electronmobility+in+thin-oxide+structures%2C"'>Long-range Coulomb interactions in small Si devices. Part II. Effective electronmobility in thin-oxide structures,</a>" Journal of Applied Physics, vol. 89, No. 2 (Jan. 15, 2001) pp. 1232-1250.</td></tr><tr><td class="patent-data-table-td ">20</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fitzgerald et al., "<a href='http://scholar.google.com/scholar?q="Dislocation+dynamics+in+relaxed+graded+composition+semiconductors%2C"'>Dislocation dynamics in relaxed graded composition semiconductors,</a>" Materials Science and Engineering B67, (1999) pp. 53-61.</td></tr><tr><td class="patent-data-table-td ">21</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fitzgerald et al., "<a href='http://scholar.google.com/scholar?q="Relaxed+Ge%26lt%3BSUB%26gt%3Bx%26lt%3B%2FSUB%26gt%3BSi%26lt%3BSUB%26gt%3Bl-x+%26lt%3B%2FSUB%26gt%3Bstructures+for+III-V+integration+with+Si+and+high+mobility+two-dimensional+electron+gases+in+Si%2C"'>Relaxed Ge&lt;SUB&gt;x&lt;/SUB&gt;Si&lt;SUB&gt;l-x &lt;/SUB&gt;structures for III-V integration with Si and high mobility two-dimensional electron gases in Si,</a>" J. Vac. Sci. Technol. B, vol. 10, No. 4 (Jul./Aug. 1992) pp. 1807-1819.</td></tr><tr><td class="patent-data-table-td ">22</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fitzgerald et al., "<a href='http://scholar.google.com/scholar?q="Totally+relaxed+Ge%26lt%3BSUB%26gt%3Bx%26lt%3B%2FSUB%26gt%3BSi%26lt%3BSUB%26gt%3Bl-x+%26lt%3B%2FSUB%26gt%3Blayers+with+low+threading+dislocation+densities+growh+on+Si+substrates%2C"'>Totally relaxed Ge&lt;SUB&gt;x&lt;/SUB&gt;Si&lt;SUB&gt;l-x &lt;/SUB&gt;layers with low threading dislocation densities growh on Si substrates,</a>" Appl. Phys. Lett., vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813.</td></tr><tr><td class="patent-data-table-td ">23</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Garone et al., "<a href='http://scholar.google.com/scholar?q="Silicon+vapor+phase+epitaxial+growth+catalysis+by+the+presence+of+germane%2C"'>Silicon vapor phase epitaxial growth catalysis by the presence of germane,</a>" Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990) pp. 1275-1277.</td></tr><tr><td class="patent-data-table-td ">24</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Grützmacher et al., "<a href='http://scholar.google.com/scholar?q="Ge+segregation+in+SiGe%2FSi+heterostructures+and+its+dependence+on+deposition+technique+and+growth+atmosphere%2C"'>Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere,</a>" Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993) pp. 2531-2533.</td></tr><tr><td class="patent-data-table-td ">25</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Hackbarth et al., "<a href='http://scholar.google.com/scholar?q="Alternatives+to+thick+MBE-grown+relaxed+SiGe+buffers%2C"'>Alternatives to thick MBE-grown relaxed SiGe buffers,</a>" Thin Solid Films, vol. 369, No. 1-2 (2000) pp. 148-151.</td></tr><tr><td class="patent-data-table-td ">26</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Hackbarth et al., "<a href='http://scholar.google.com/scholar?q="Strain+relieved+SiGe+buffers+for+Si-based+heterostructure+field-effect+transistors%2C"'>Strain relieved SiGe buffers for Si-based heterostructure field-effect transistors,</a>" Journal of Crystal Growth, vol. 201 (1999) pp. 734-738.</td></tr><tr><td class="patent-data-table-td ">27</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Herzog et al., "<a href='http://scholar.google.com/scholar?q="SiGe-based+FETs%3A+buffer+issues+and+device+results%2C"'>SiGe-based FETs: buffer issues and device results,</a>" Thin Solid Films, vol. 380 (2000) pp. 36-41.</td></tr><tr><td class="patent-data-table-td ">28</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Höck et al., "<a href='http://scholar.google.com/scholar?q="Carrier+mobilities+in+modulation+doped+Si%26lt%3BSUB%26gt%3Bl-x%26lt%3B%2FSUB%26gt%3BGe%26lt%3BSUB%26gt%3Bx+%26lt%3B%2FSUB%26gt%3Bheterostructures+with+respect+to+FET+applications%2C"'>Carrier mobilities in modulation doped Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x &lt;/SUB&gt;heterostructures with respect to FET applications,</a>" Thin Solid Films, vol. 336 (1998) pp. 141-144.</td></tr><tr><td class="patent-data-table-td ">29</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Höck et al., "<a href='http://scholar.google.com/scholar?q="High+hole+mobility+in+Si%26lt%3BSUB%26gt%3B0.17+%26lt%3B%2FSUB%26gt%3BGe%26lt%3BSUB%26gt%3B0.83+%26lt%3B%2FSUB%26gt%3Bchannel+metal-oxide-semiconductor+field-effect+transistors+grown+by+plasma-enhanced+chemical+vapor+deposition%2C"'>High hole mobility in Si&lt;SUB&gt;0.17 &lt;/SUB&gt;Ge&lt;SUB&gt;0.83 &lt;/SUB&gt;channel metal-oxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition,</a>" Applied Physics Letters, vol. 76, No. 26 (Jun. 26, 2000) pp. 3920-3922.</td></tr><tr><td class="patent-data-table-td ">30</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Höck et al., "<a href='http://scholar.google.com/scholar?q="High+performance+0.25+mum+p-type+Ge%2FSiGe+MODFETs%2C"'>High performance 0.25 mum p-type Ge/SiGe MODFETs,</a>" Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.</td></tr><tr><td class="patent-data-table-td ">31</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">International Search Report for International patent application No. PCT/US02/18973, dated Mar. 4, 2003, 7 pages.</td></tr><tr><td class="patent-data-table-td ">32</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ismail et al., "<a href='http://scholar.google.com/scholar?q="Modulation-doped+n-type+Si%2FSiGe+with+inverted+interface%2C"'>Modulation-doped n-type Si/SiGe with inverted interface,</a>" Appl. Phys. Lett., vol. 65, No. 10 (Sep. 5, 1994) pp. 1248-1250.</td></tr><tr><td class="patent-data-table-td ">33</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kearney et al., "<a href='http://scholar.google.com/scholar?q="The+effect+of+alloy+scattering+on+the+mobility+of+holes+in+a+Si%26lt%3BSUB%26gt%3Bl-x%26lt%3B%2FSUB%26gt%3BGe%26lt%3BSUB%26gt%3Bx+%26lt%3B%2FSUB%26gt%3Bquantum+well%2C"'>The effect of alloy scattering on the mobility of holes in a Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x &lt;/SUB&gt;quantum well,</a>" Semicond. Sci Technol., vol. 13 (1998) pp. 174-180.</td></tr><tr><td class="patent-data-table-td ">34</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kikkawa et al., "<a href='http://scholar.google.com/scholar?q="Effect+of+strained+InGaAs+step+bunching+on+mobility+and+device+performance+in+n-InGaP%2FInGaAs%2FGaAs+pseudomorphic+heterostructures+grown+by+metalorganic+vapor+phase+epitaxy%2C"'>Effect of strained InGaAs step bunching on mobility and device performance in n-InGaP/InGaAs/GaAs pseudomorphic heterostructures grown by metalorganic vapor phase epitaxy,</a>" Journal of Crystal Growth, vol. 145 (1994) pp. 799-807.</td></tr><tr><td class="patent-data-table-td ">35</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Koester et al., "<a href='http://scholar.google.com/scholar?q="Extremely+High+Transconductance+Ge%2FSi%26lt%3BSUB%26gt%3B0.4%26lt%3B%2FSUB%26gt%3BGe%26lt%3BSUB%26gt%3B0.6+%26lt%3B%2FSUB%26gt%3Bp-MODFET%27s+Grown+by+UHV-CVD%2C"'>Extremely High Transconductance Ge/Si&lt;SUB&gt;0.4&lt;/SUB&gt;Ge&lt;SUB&gt;0.6 &lt;/SUB&gt;p-MODFET's Grown by UHV-CVD,</a>" IEEE Electron Device Letters, vol. 21, No. 3 (Mar. 2000) pp. 110-112.</td></tr><tr><td class="patent-data-table-td ">36</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">König et al., "<a href='http://scholar.google.com/scholar?q="Design+Rules+for+n-Type+SiGe+Hetero+FETs%2C"'>Design Rules for n-Type SiGe Hetero FETs,</a>" Solid State Electronics, vol. 41, No. 10 (1997), pp. 1541-1547.</td></tr><tr><td class="patent-data-table-td ">37</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">König et al., "<a href='http://scholar.google.com/scholar?q="p-Type+Ge-Channel+MODFET%27s+with+High+Transconductance+Grown+on+Si+Substrates%2C"'>p-Type Ge-Channel MODFET's with High Transconductance Grown on Si Substrates,</a>" IEEE Electron Device Letters, vol. 14, No. 4 (Apr. 1993) pp. 205-207.</td></tr><tr><td class="patent-data-table-td ">38</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Lee et al., "<a href='http://scholar.google.com/scholar?q="Strained+Ge+channel+p-type+metal-oxide-semiconductor+field-effect+transistors+grown+on+Si%26lt%3BSUB%26gt%3Bl-x%26lt%3B%2FSUB%26gt%3BGe%26lt%3BSUB%26gt%3Bx%26lt%3B%2FSUB%26gt%3B%2FSi+virtual+substrates%2C"'>Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x&lt;/SUB&gt;/Si virtual substrates,</a>" Applied Physics Letters, vol. 79, No. 20 (Nov. 12, 2001) pp. 3344-3346.</td></tr><tr><td class="patent-data-table-td ">39</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Lee et al., "<a href='http://scholar.google.com/scholar?q="Strained+Ge+channel+p-type+MOSFETs+fabricated+on+Si%26lt%3BSUB%26gt%3Bl-x%26lt%3B%2FSUB%26gt%3BGe%26lt%3BSUB%26gt%3Bx%26lt%3B%2FSUB%26gt%3B%2FSi+virtual+substrates%2C"'>Strained Ge channel p-type MOSFETs fabricated on Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x&lt;/SUB&gt;/Si virtual substrates,</a>" Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A1.9.1-A1.9.5.</td></tr><tr><td class="patent-data-table-td ">40</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Leitz et al., "<a href='http://scholar.google.com/scholar?q="Channel+Engineering+of+SiGe-Based+Heterostructures+for+High+Mobility+MOSFETs%2C"'>Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs,</a>" Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A3.10.1-A3.10.6.</td></tr><tr><td class="patent-data-table-td ">41</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Leitz et al., "<a href='http://scholar.google.com/scholar?q="Dislocation+glide+and+blocking+kinetics+in+compositionally+graded+SiGe%2FSi%2C"'>Dislocation glide and blocking kinetics in compositionally graded SiGe/Si,</a>" Journal of Applied Plastics, vol. 90, No. 6 (Sep. 15, 2001) pp. 2730-2736.</td></tr><tr><td class="patent-data-table-td ">42</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Leitz et al., "<a href='http://scholar.google.com/scholar?q="Hole+mobility+enhancements+in+strained+Si%2FSi%26lt%3BSUB%26gt%3Bl-y%26lt%3B%2FSUB%26gt%3BGe%26lt%3BSUB%26gt%3By+%26lt%3B%2FSUB%26gt%3Bp-type+metal-oxide-semiconductor+field-effect+transistors+grown+on+relaxed+Si%26lt%3BSUB%26gt%3Bl-x%26lt%3B%2FSUB%26gt%3BGe%26lt%3BSUB%26gt%3Bx+%26lt%3B%2FSUB%26gt%3B%28x%26lt%3By%29+virtual+substrates%2C"'>Hole mobility enhancements in strained Si/Si&lt;SUB&gt;l-y&lt;/SUB&gt;Ge&lt;SUB&gt;y &lt;/SUB&gt;p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x &lt;/SUB&gt;(x&lt;y) virtual substrates,</a>" Applied Physics Letters, vol. 79, No. 25 (Dec. 17, 2001) pp. 4246-4248.</td></tr><tr><td class="patent-data-table-td ">43</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Li et al., "<a href='http://scholar.google.com/scholar?q="Design+of+high+speed+Si%2FSiGe+heterojunction+complementary+metal-oxide-semiconductor+field+effect+transistors+with+reduced+short-channel+effects%2C"'>Design of high speed Si/SiGe heterojunction complementary metal-oxide-semiconductor field effect transistors with reduced short-channel effects,</a>" J. Vac. Sci. Technol., A 20(3) (May/Jun. 2002) pp. 1030-1033.</td></tr><tr><td class="patent-data-table-td ">44</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Maiti.et.al., "<a href='http://scholar.google.com/scholar?q="Strained-Si+heterostructure+field+effect+transistors%2C"'>Strained-Si heterostructure field effect transistors,</a>" Semicond. Sci. Technol., vol. 13 (1998) pp. 1225-1246.</td></tr><tr><td class="patent-data-table-td ">45</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Meyerson et al., "<a href='http://scholar.google.com/scholar?q="Cooperative+Growth+Phenomena+in+Silicon%2FGermanium+Low-Temperature+Epitaxy%2C"'>Cooperative Growth Phenomena in Silicon/Germanium Low-Temperature Epitaxy,</a>" Applied Physics Letters, vol. 53, No. 25 (Dec. 19, 1988) pp. 2555-2557.</td></tr><tr><td class="patent-data-table-td ">46</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Mizuno et al., "<a href='http://scholar.google.com/scholar?q="Electron+and+Hole+Mobility+Enhancement+in+Strained-Si+MOSFET%27s+on+SiGe-on-Insulator+Substrates+Fabricated+by+SIMOX+Technology%2C"'>Electron and Hole Mobility Enhancement in Strained-Si MOSFET's on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,</a>" IEEE Electron Device Letters, vol. 21, No. 5 (May 2000) pp. 230-232.</td></tr><tr><td class="patent-data-table-td ">47</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Nayak et al., "<a href='http://scholar.google.com/scholar?q="High+Mobility+Strained-Si+PMOSFET%27s%2C"'>High Mobility Strained-Si PMOSFET's,</a>" IEEE Transactions on Electron Devices, vol. 43, No. 10 (Oct. 1996) pp. 1709-1716.</td></tr><tr><td class="patent-data-table-td ">48</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">O'Neill et al., "<a href='http://scholar.google.com/scholar?q="SiGe+Virtual+substrate+N-channel+heterojunction+MOSFETS%2C"'>SiGe Virtual substrate N-channel heterojunction MOSFETS,</a>" Semicond. Sci. Technol., vol. 14 (1999) pp. 784-789.</td></tr><tr><td class="patent-data-table-td ">49</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Parker et al., "<a href='http://scholar.google.com/scholar?q="SiGe+heterostructure+CMOS+circuits+and+applications%2C"'>SiGe heterostructure CMOS circuits and applications,</a>" Solid State Electronics, vol. 43, No. 8, (Aug. 1999) pp. 1497-1506.</td></tr><tr><td class="patent-data-table-td ">50</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Pelekanos et al., "<a href='http://scholar.google.com/scholar?q="Interface+roughness+correlation+in+CdTe%2FCdZnTe+strained+quantum+wells%2C"'>Interface roughness correlation in CdTe/CdZnTe strained quantum wells,</a>" Journal of Crystal Growth, vol. 184/185 (1998) pp. 886-889.</td></tr><tr><td class="patent-data-table-td ">51</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ransom et al., "<a href='http://scholar.google.com/scholar?q="Gate-Self-Aligned+n-channel+and+p-channel+Germanium+MOSFET%27s%2C"'>Gate-Self-Aligned n-channel and p-channel Germanium MOSFET's,</a>" IEEE Transactions on Electron Devices, vol. 38, No. 12 (Dec. 1991) pp. 2695.</td></tr><tr><td class="patent-data-table-td ">52</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Reinking et al., "<a href='http://scholar.google.com/scholar?q="Fabrication+of+High-Mobility+Ge+p-Channel+MOSFETs+on+Si+Substrates%2C"'>Fabrication of High-Mobility Ge p-Channel MOSFETs on Si Substrates,</a>" Electronics Letters, vol. 35, No. 6 (Mar. 18, 1999) pp. 503-504.</td></tr><tr><td class="patent-data-table-td ">53</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rim et al., "<a href='http://scholar.google.com/scholar?q="Enhanced+Hole+Mobilities+in+Surface-Channel+Strained-Si+p-MOSFETs%2C"'>Enhanced Hole Mobilities in Surface-Channel Strained-Si p-MOSFETs,</a>" Solid State Electronics Laboratory, Stanford University, Stanford, CA 94305 (1995) pp. 20.3.1-20.3.4.</td></tr><tr><td class="patent-data-table-td ">54</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rim et al., "<a href='http://scholar.google.com/scholar?q="Fabrication+and+Analysis+of+Deep+Submicron+Strained-Si+N-MOSFET%27s%2C"'>Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET's,</a>" IEEE Transactions on Electron Devices, vol. 47, No. 7 (Jul. 2000) pp. 1406-1415.</td></tr><tr><td class="patent-data-table-td ">55</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rim, "<a href='http://scholar.google.com/scholar?q="Application+of+Silicon+Based+Heterostructures+to+Enhanced+Mobility+Metal-Oxide-Semiconductor+Field-Effect+Transistors%2C"'>Application of Silicon Based Heterostructures to Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors,</a>" Ph.D. Thesis, Stanford University (Jul. 1999) pp. 1-184.</td></tr><tr><td class="patent-data-table-td ">56</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Robbins et al., "<a href='http://scholar.google.com/scholar?q="A+model+for+heterogeneous+growth+of+Si%26lt%3BSUB%26gt%3Bl-x%26lt%3B%2FSUB%26gt%3BGe%26lt%3BSUB%26gt%3Bx+%26lt%3B%2FSUB%26gt%3Bfilms+for+hydrides%2C"'>A model for heterogeneous growth of Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x &lt;/SUB&gt;films for hydrides,</a>" Journal of Applied Physics, vol. 69, No. 6 (Mar. 15, 1991) pp. 3729-3732.</td></tr><tr><td class="patent-data-table-td ">57</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rosenblad et al., "<a href='http://scholar.google.com/scholar?q="Virtual+Substrates+for+the+n-+and+p-type+Si-MODFET+Grown+at+Very+High+Rates%2C"'>Virtual Substrates for the n- and p-type Si-MODFET Grown at Very High Rates,</a>" Materials Science and Engineering, vol. B74 (2000) pp. 113-117.</td></tr><tr><td class="patent-data-table-td ">58</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Sadek et al., "<a href='http://scholar.google.com/scholar?q="Design+of+Si%2FSiGe+Heterojunction+Complementary+Metal-Oxide-Semiconductor+Transistors%2C"'>Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,</a>" IEEE Transactions on Electron Devices, vol. 43, No. 8 (Aug. 1996) pp. 1224-1232.</td></tr><tr><td class="patent-data-table-td ">59</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Schäffler, "<a href='http://scholar.google.com/scholar?q="High-mobility+Si+and+Ge+structures%2C"'>High-mobility Si and Ge structures,</a>" Semicond. Sci. Technol., vol. 12 (1997) pp. 1515-1549.</td></tr><tr><td class="patent-data-table-td ">60</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Srolovitz, "<a href='http://scholar.google.com/scholar?q="On+the+Stability+of+Surfaces+of+Stressed+Solids%2C"'>On the Stability of Surfaces of Stressed Solids,</a>" Acta metall., vol. 37, No. 2 (1989) pp. 621-625.</td></tr><tr><td class="patent-data-table-td ">61</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Tweet et al., "<a href='http://scholar.google.com/scholar?q="Factors+determining+the+composition+of+strained+GeSi+layers+grown+with+disifane+and+germane%2C"'>Factors determining the composition of strained GeSi layers grown with disifane and germane,</a>" Applied Physics Letters, vol. 65, No. 20 (Nov. 14, 1994) pp. 2579-2581.</td></tr><tr><td class="patent-data-table-td ">62</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ueno et al., "<a href='http://scholar.google.com/scholar?q="Low+Temperature+Buffer+Growth+for+Modulation+Doped+SiGe%2FGe%2FSiGe+Heterostructures+with+High+Hole+Mobility%2C"'>Low Temperature Buffer Growth for Modulation Doped SiGe/Ge/SiGe Heterostructures with High Hole Mobility,</a>" Thin Solid Films, vol. 369 (2000) pp. 320-323.</td></tr><tr><td class="patent-data-table-td ">63</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Usami et al., "<a href='http://scholar.google.com/scholar?q="Spectroscopic+study+of+Si-based+quantum+wells+with+neighboring+confinement+structure%2C"'>Spectroscopic study of Si-based quantum wells with neighboring confinement structure,</a>" Semicon. Sci. Technol. (1997) (abstract).</td></tr><tr><td class="patent-data-table-td ">64</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Welser et al., "<a href='http://scholar.google.com/scholar?q="Evidence+of+Real-Space+Hot-Electron+Transfer+in+High+Mobility%2C+Strained-Si+Multilayer+MOSFETs%2C"'>Evidence of Real-Space Hot-Electron Transfer in High Mobility, Strained-Si Multilayer MOSFETs,</a>" Electron Devices meetings, 1993, Technical Digest (Dec. 1993) pp. 21.3.1-21.3.4.</td></tr><tr><td class="patent-data-table-td ">65</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Welser, "<a href='http://scholar.google.com/scholar?q="The+Application+of+Strained+Silicon%2FRelaxed+Silicon+Germanium+Heterostructures+to+Metal-Oxide-Semiconductor+Field-Effect+Transistors%2C"'>The Application of Strained Silicon/Relaxed Silicon Germanium Heterostructures to Metal-Oxide-Semiconductor Field-Effect Transistors,</a>" Ph.D. Thesis, Stanford University (1995) pp. 1-205.</td></tr><tr><td class="patent-data-table-td ">66</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Wesler et al., "<a href='http://scholar.google.com/scholar?q="Electron+Mobility+Enhancement+in+Strained-Si+N-Type+Metal-Oxide-Semiconductor+Field-Effect+Transistors%2C"'>Electron Mobility Enhancement in Strained-Si N-Type Metal-Oxide-Semiconductor Field-Effect Transistors,</a>" IEEE Electron Device Letters, vol. 15, No. 3 (Mar. 1994) pp. 100-102.</td></tr><tr><td class="patent-data-table-td ">67</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Wesler et al., "<a href='http://scholar.google.com/scholar?q="NMOS+and+PMOS+Transistors+Fabricated+in+Strained+Silicon%2FRelaxed+Silicon-Germanium+Structures%2C"'>NMOS and PMOS Transistors Fabricated in Strained Silicon/Relaxed Silicon-Germanium Structures,</a>" Electron Devices Meeting, 1992. Technical Digest (Dec. 13, 1992) pp. 31.7.1-31.7.3.</td></tr><tr><td class="patent-data-table-td ">68</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Wolf et al., "<a href='http://scholar.google.com/scholar?q="Silicon+Processing+for+the+VLSI+Era%2C+vol.+1%3A+Processing+Technology"'>Silicon Processing for the VLSI Era, vol. 1: Processing Technology</a>" (1986) pp. 201.</td></tr><tr><td class="patent-data-table-td ">69</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Xie et al., "<a href='http://scholar.google.com/scholar?q="Semiconductor+Surface+Roughness%3A+Dependence+on+Sign+and+Magnitude+of+Bulk+Strain%2C"'>Semiconductor Surface Roughness: Dependence on Sign and Magnitude of Bulk Strain,</a>" The Physical Review Letters, vol. 73, No. 22 (Nov. 28, 1994) pp. 3006-3009.</td></tr><tr><td class="patent-data-table-td ">70</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Xie et al., "<a href='http://scholar.google.com/scholar?q="Very+high+mobility+two-dimensional+hole+gas+in+Si%2F+Ge%26lt%3BSUB%26gt%3Bx%26lt%3B%2FSUB%26gt%3BSi%26lt%3BSUB%26gt%3Bl-x%26lt%3B%2FSUB%26gt%3B%2FGe+structures+grown+by+molecular+beam+epitaxy%2C"'>Very high mobility two-dimensional hole gas in Si/ Ge&lt;SUB&gt;x&lt;/SUB&gt;Si&lt;SUB&gt;l-x&lt;/SUB&gt;/Ge structures grown by molecular beam epitaxy,</a>" Appl. Phys. Lett., vol. 63, No. 16 (Oct. 18, 1993) pp. 2263-2264.</td></tr><tr><td class="patent-data-table-td ">71</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Xie, "<a href='http://scholar.google.com/scholar?q="SiGe+Field+effect+transistors%2C"'>SiGe Field effect transistors,</a>" Materials Science and Engineering, vol. 25 (1999) pp. 89-121.</td></tr><tr><td class="patent-data-table-td ">72</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Yousif et al., "<a href='http://scholar.google.com/scholar?q="Recent+Critical+Issues+in+Si%2FSi%26lt%3BSUB%26gt%3Bl-x%26lt%3B%2FSUB%26gt%3BGe%26lt%3BSUB%26gt%3Bx%26lt%3B%2FSUB%26gt%3B%2FSi+Heterostructure+FET+Devices%2C"'>Recent Critical Issues in Si/Si&lt;SUB&gt;l-x&lt;/SUB&gt;Ge&lt;SUB&gt;x&lt;/SUB&gt;/Si Heterostructure FET Devices,</a>" Solid-State Electronics, vol. 45, No. 11 (2000) pp. 1931-1937.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7078723">US7078723</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 6, 2004</td><td class="patent-data-table-td patent-date-value">Jul 18, 2006</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company, Ltd.</td><td class="patent-data-table-td ">Microelectronic device with depth adjustable sill</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7202530">US7202530</a></td><td class="patent-data-table-td patent-date-value">Aug 24, 2005</td><td class="patent-data-table-td patent-date-value">Apr 10, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Micro-mechanically strained semiconductor film</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7217608">US7217608</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 17, 2003</td><td class="patent-data-table-td patent-date-value">May 15, 2007</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">CMOS with strained silicon channel NMOS and silicon germanium channel PMOS</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7256465">US7256465</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 21, 2004</td><td class="patent-data-table-td patent-date-value">Aug 14, 2007</td><td class="patent-data-table-td ">Sharp Laboratories Of America, Inc.</td><td class="patent-data-table-td ">Ultra-shallow metal oxide surface channel MOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7262428">US7262428</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 2, 2004</td><td class="patent-data-table-td patent-date-value">Aug 28, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Strained Si/SiGe/SOI islands and processes of making same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7368790">US7368790</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2006</td><td class="patent-data-table-td patent-date-value">May 6, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Strained Si/SiGe/SOI islands and processes of making same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7405444">US7405444</a></td><td class="patent-data-table-td patent-date-value">Feb 13, 2007</td><td class="patent-data-table-td patent-date-value">Jul 29, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Micro-mechanically strained semiconductor film</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7439158">US7439158</a></td><td class="patent-data-table-td patent-date-value">Jul 21, 2003</td><td class="patent-data-table-td patent-date-value">Oct 21, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Strained semiconductor by full wafer bonding</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7482190">US7482190</a></td><td class="patent-data-table-td patent-date-value">May 11, 2006</td><td class="patent-data-table-td patent-date-value">Jan 27, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Micromechanical strained semiconductor by wafer bonding</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7501329">US7501329</a></td><td class="patent-data-table-td patent-date-value">May 21, 2003</td><td class="patent-data-table-td patent-date-value">Mar 10, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Wafer gettering using relaxed silicon germanium epitaxial proximity layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7525164">US7525164</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Apr 28, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Strained Si/SiGe/SOI islands and processes of making same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7564073">US7564073</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 6, 2005</td><td class="patent-data-table-td patent-date-value">Jul 21, 2009</td><td class="patent-data-table-td ">Panasonic Corporation</td><td class="patent-data-table-td ">CMOS and HCMOS semiconductor integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7566606">US7566606</a></td><td class="patent-data-table-td patent-date-value">Oct 6, 2006</td><td class="patent-data-table-td patent-date-value">Jul 28, 2009</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Methods of fabricating semiconductor devices having strained dual channel layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7772060">US7772060</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 11, 2007</td><td class="patent-data-table-td patent-date-value">Aug 10, 2010</td><td class="patent-data-table-td ">Texas Instruments Deutschland Gmbh</td><td class="patent-data-table-td ">Integrated SiGe NMOS and PMOS transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7932123">US7932123</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2007</td><td class="patent-data-table-td patent-date-value">Apr 26, 2011</td><td class="patent-data-table-td ">The Board Of Trustees Of The University Of Illinois</td><td class="patent-data-table-td ">Release strategies for making transferable semiconductor structures, devices and device components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7972875">US7972875</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Jul 5, 2011</td><td class="patent-data-table-td ">The Board Of Trustees Of The University Of Illinois</td><td class="patent-data-table-td ">Optical systems fabricated by printing-based assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7982296">US7982296</a></td><td class="patent-data-table-td patent-date-value">Sep 22, 2009</td><td class="patent-data-table-td patent-date-value">Jul 19, 2011</td><td class="patent-data-table-td ">The Board Of Trustees Of The University Of Illinois</td><td class="patent-data-table-td ">Methods and devices for fabricating and assembling printable semiconductor elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7989311">US7989311</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2008</td><td class="patent-data-table-td patent-date-value">Aug 2, 2011</td><td class="patent-data-table-td ">Micron Technlogy, Inc.</td><td class="patent-data-table-td ">Strained semiconductor by full wafer bonding</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7994595">US7994595</a></td><td class="patent-data-table-td patent-date-value">Jun 27, 2006</td><td class="patent-data-table-td patent-date-value">Aug 9, 2011</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Strained semiconductor by full wafer bonding</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8048220">US8048220</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 22, 2005</td><td class="patent-data-table-td patent-date-value">Nov 1, 2011</td><td class="patent-data-table-td ">Forschungszentrum Julich Gmbh</td><td class="patent-data-table-td ">Method for producing a strained layer on a substrate and layered structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8097926">US8097926</a></td><td class="patent-data-table-td patent-date-value">Mar 12, 2010</td><td class="patent-data-table-td patent-date-value">Jan 17, 2012</td><td class="patent-data-table-td ">Mc10, Inc.</td><td class="patent-data-table-td ">Systems, methods, and devices having stretchable integrated circuitry for sensing and delivering therapy</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8198621">US8198621</a></td><td class="patent-data-table-td patent-date-value">Mar 17, 2009</td><td class="patent-data-table-td patent-date-value">Jun 12, 2012</td><td class="patent-data-table-td ">The Board Of Trustees Of The University Of Illinois</td><td class="patent-data-table-td ">Stretchable form of single crystal silicon for high performance electronics on rubber substrates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8227792">US8227792</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 14, 2008</td><td class="patent-data-table-td patent-date-value">Jul 24, 2012</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Relaxed low-defect SGOI for strained SI CMOS applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8436336">US8436336</a></td><td class="patent-data-table-td patent-date-value">Oct 23, 2007</td><td class="patent-data-table-td patent-date-value">May 7, 2013</td><td class="patent-data-table-td ">Massachusetts Institute Of Technology</td><td class="patent-data-table-td ">Structure and method for a high-speed semiconductor device having a Ge channel layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8470687">US8470687</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2011</td><td class="patent-data-table-td patent-date-value">Jun 25, 2013</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Strained semiconductor by full wafer bonding</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8470701">US8470701</a></td><td class="patent-data-table-td patent-date-value">Apr 3, 2009</td><td class="patent-data-table-td patent-date-value">Jun 25, 2013</td><td class="patent-data-table-td ">Advanced Diamond Technologies, Inc.</td><td class="patent-data-table-td ">Printable, flexible and stretchable diamond for thermal management</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8552299">US8552299</a></td><td class="patent-data-table-td patent-date-value">Mar 5, 2009</td><td class="patent-data-table-td patent-date-value">Oct 8, 2013</td><td class="patent-data-table-td ">The Board Of Trustees Of The University Of Illinois</td><td class="patent-data-table-td ">Stretchable and foldable electronic devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8722458">US8722458</a></td><td class="patent-data-table-td patent-date-value">May 4, 2011</td><td class="patent-data-table-td patent-date-value">May 13, 2014</td><td class="patent-data-table-td ">The Board Of Trustees Of The University Of Illinois</td><td class="patent-data-table-td ">Optical systems fabricated by printing-based assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8754396">US8754396</a></td><td class="patent-data-table-td patent-date-value">Apr 6, 2012</td><td class="patent-data-table-td patent-date-value">Jun 17, 2014</td><td class="patent-data-table-td ">The Board Of Trustees Of The University Of Illinois</td><td class="patent-data-table-td ">Stretchable form of single crystal silicon for high performance electronics on rubber substrates</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S238000">438/238</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S439000">438/439</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S239000">438/239</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021311000">H01L21/311</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029780000">H01L29/78</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021316000">H01L21/316</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021823800">H01L21/8238</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021000000">H01L21/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029100000">H01L29/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021310000">H01L21/31</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021824400">H01L21/8244</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021760000">H01L21/76</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021824200">H01L21/8242</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021336000">H01L21/336</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021469000">H01L21/469</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/1054">H01L29/1054</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/823807">H01L21/823807</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mvRsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/7833">H01L29/7833</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L29/10D2B4</span>, <span class="nested-value">H01L21/8238C</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Oct 2, 2012</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 26, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AMBERWAVE SYSTEMS CORPORATION;REEL/FRAME:023848/0183</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20091122</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 1, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 28, 2006</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20060802</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 23, 2002</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">AMBERWAVE SYSTEMS CORPORATION, NEW HAMPSHIRE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAMMOND, RICHARD;CURRIE, MATTHEW;REEL/FRAME:013612/0692</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20021213</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">AMBERWAVE SYSTEMS CORPORATION 13 GARABEDIAN DRIVES</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAMMOND, RICHARD /AR;REEL/FRAME:013612/0692</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U2PQa44OMGOjJWndWBxMbSFGPCE9A\u0026id=mvRsBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0sFIPHYcyg-9ErwFpPpV4m6JL0ZA\u0026id=mvRsBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0fT6S26KeY_-DPLEU3GtuKnEDhZQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Method_of_selective_removal_of_SiGe_allo.pdf?id=mvRsBAABERAJ\u0026output=pdf\u0026sig=ACfU3U1osqzFku_d2-TD_hzmRyu0ygQgfA"},"sample_url":"http://www.google.com/patents/reader?id=mvRsBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>