;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2C
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
I2C_SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
I2C_SCL__0__MASK EQU 0x01
I2C_SCL__0__PC EQU CYREG_PRT12_PC0
I2C_SCL__0__PORT EQU 12
I2C_SCL__0__SHIFT EQU 0
I2C_SCL__AG EQU CYREG_PRT12_AG
I2C_SCL__BIE EQU CYREG_PRT12_BIE
I2C_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_SCL__BYP EQU CYREG_PRT12_BYP
I2C_SCL__DM0 EQU CYREG_PRT12_DM0
I2C_SCL__DM1 EQU CYREG_PRT12_DM1
I2C_SCL__DM2 EQU CYREG_PRT12_DM2
I2C_SCL__DR EQU CYREG_PRT12_DR
I2C_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2C_SCL__MASK EQU 0x01
I2C_SCL__PORT EQU 12
I2C_SCL__PRT EQU CYREG_PRT12_PRT
I2C_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_SCL__PS EQU CYREG_PRT12_PS
I2C_SCL__SHIFT EQU 0
I2C_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_SCL__SLW EQU CYREG_PRT12_SLW
I2C_SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
I2C_SDA__0__MASK EQU 0x02
I2C_SDA__0__PC EQU CYREG_PRT12_PC1
I2C_SDA__0__PORT EQU 12
I2C_SDA__0__SHIFT EQU 1
I2C_SDA__AG EQU CYREG_PRT12_AG
I2C_SDA__BIE EQU CYREG_PRT12_BIE
I2C_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_SDA__BYP EQU CYREG_PRT12_BYP
I2C_SDA__DM0 EQU CYREG_PRT12_DM0
I2C_SDA__DM1 EQU CYREG_PRT12_DM1
I2C_SDA__DM2 EQU CYREG_PRT12_DM2
I2C_SDA__DR EQU CYREG_PRT12_DR
I2C_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2C_SDA__MASK EQU 0x02
I2C_SDA__PORT EQU 12
I2C_SDA__PRT EQU CYREG_PRT12_PRT
I2C_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_SDA__PS EQU CYREG_PRT12_PS
I2C_SDA__SHIFT EQU 1
I2C_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_SDA__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sCR_SyncCtl_CtrlReg__0__MASK EQU 0x01
UART_BUART_sCR_SyncCtl_CtrlReg__0__POS EQU 0
UART_BUART_sCR_SyncCtl_CtrlReg__1__MASK EQU 0x02
UART_BUART_sCR_SyncCtl_CtrlReg__1__POS EQU 1
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sCR_SyncCtl_CtrlReg__MASK EQU 0x03
UART_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sRX_RxSts__0__MASK EQU 0x01
UART_BUART_sRX_RxSts__0__POS EQU 0
UART_BUART_sRX_RxSts__1__MASK EQU 0x02
UART_BUART_sRX_RxSts__1__POS EQU 1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x3B
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01
UART_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
UART_RX__0__MASK EQU 0x40
UART_RX__0__PC EQU CYREG_PRT12_PC6
UART_RX__0__PORT EQU 12
UART_RX__0__SHIFT EQU 6
UART_RX__AG EQU CYREG_PRT12_AG
UART_RX__BIE EQU CYREG_PRT12_BIE
UART_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UART_RX__BYP EQU CYREG_PRT12_BYP
UART_RX__DM0 EQU CYREG_PRT12_DM0
UART_RX__DM1 EQU CYREG_PRT12_DM1
UART_RX__DM2 EQU CYREG_PRT12_DM2
UART_RX__DR EQU CYREG_PRT12_DR
UART_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
UART_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UART_RX__MASK EQU 0x40
UART_RX__PORT EQU 12
UART_RX__PRT EQU CYREG_PRT12_PRT
UART_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UART_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UART_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UART_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UART_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UART_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UART_RX__PS EQU CYREG_PRT12_PS
UART_RX__SHIFT EQU 6
UART_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UART_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UART_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UART_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UART_RX__SLW EQU CYREG_PRT12_SLW
UART_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
UART_TX__0__MASK EQU 0x80
UART_TX__0__PC EQU CYREG_PRT12_PC7
UART_TX__0__PORT EQU 12
UART_TX__0__SHIFT EQU 7
UART_TX__AG EQU CYREG_PRT12_AG
UART_TX__BIE EQU CYREG_PRT12_BIE
UART_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UART_TX__BYP EQU CYREG_PRT12_BYP
UART_TX__DM0 EQU CYREG_PRT12_DM0
UART_TX__DM1 EQU CYREG_PRT12_DM1
UART_TX__DM2 EQU CYREG_PRT12_DM2
UART_TX__DR EQU CYREG_PRT12_DR
UART_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
UART_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UART_TX__MASK EQU 0x80
UART_TX__PORT EQU 12
UART_TX__PRT EQU CYREG_PRT12_PRT
UART_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UART_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UART_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UART_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UART_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UART_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UART_TX__PS EQU CYREG_PRT12_PS
UART_TX__SHIFT EQU 7
UART_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UART_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UART_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UART_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UART_TX__SLW EQU CYREG_PRT12_SLW
UART_TX_INTR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TX_INTR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TX_INTR__INTC_MASK EQU 0x10
UART_TX_INTR__INTC_NUMBER EQU 4
UART_TX_INTR__INTC_PRIOR_NUM EQU 7
UART_TX_INTR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
UART_TX_INTR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TX_INTR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; RTC_INTR
RTC_INTR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RTC_INTR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RTC_INTR__INTC_MASK EQU 0x800
RTC_INTR__INTC_NUMBER EQU 11
RTC_INTR__INTC_PRIOR_NUM EQU 7
RTC_INTR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
RTC_INTR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RTC_INTR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
RTC_INTR_PIN__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
RTC_INTR_PIN__0__MASK EQU 0x04
RTC_INTR_PIN__0__PC EQU CYREG_PRT12_PC2
RTC_INTR_PIN__0__PORT EQU 12
RTC_INTR_PIN__0__SHIFT EQU 2
RTC_INTR_PIN__AG EQU CYREG_PRT12_AG
RTC_INTR_PIN__BIE EQU CYREG_PRT12_BIE
RTC_INTR_PIN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RTC_INTR_PIN__BYP EQU CYREG_PRT12_BYP
RTC_INTR_PIN__DM0 EQU CYREG_PRT12_DM0
RTC_INTR_PIN__DM1 EQU CYREG_PRT12_DM1
RTC_INTR_PIN__DM2 EQU CYREG_PRT12_DM2
RTC_INTR_PIN__DR EQU CYREG_PRT12_DR
RTC_INTR_PIN__INP_DIS EQU CYREG_PRT12_INP_DIS
RTC_INTR_PIN__INTSTAT EQU CYREG_PICU12_INTSTAT
RTC_INTR_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RTC_INTR_PIN__MASK EQU 0x04
RTC_INTR_PIN__PORT EQU 12
RTC_INTR_PIN__PRT EQU CYREG_PRT12_PRT
RTC_INTR_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RTC_INTR_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RTC_INTR_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RTC_INTR_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RTC_INTR_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RTC_INTR_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RTC_INTR_PIN__PS EQU CYREG_PRT12_PS
RTC_INTR_PIN__SHIFT EQU 2
RTC_INTR_PIN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RTC_INTR_PIN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RTC_INTR_PIN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RTC_INTR_PIN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RTC_INTR_PIN__SLW EQU CYREG_PRT12_SLW
RTC_INTR_PIN__SNAP EQU CYREG_PICU12_SNAP

; BTN_INPUT
BTN_INPUT__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
BTN_INPUT__0__MASK EQU 0x20
BTN_INPUT__0__PC EQU CYREG_PRT1_PC5
BTN_INPUT__0__PORT EQU 1
BTN_INPUT__0__SHIFT EQU 5
BTN_INPUT__1__INTTYPE EQU CYREG_PICU1_INTTYPE6
BTN_INPUT__1__MASK EQU 0x40
BTN_INPUT__1__PC EQU CYREG_PRT1_PC6
BTN_INPUT__1__PORT EQU 1
BTN_INPUT__1__SHIFT EQU 6
BTN_INPUT__2__INTTYPE EQU CYREG_PICU1_INTTYPE7
BTN_INPUT__2__MASK EQU 0x80
BTN_INPUT__2__PC EQU CYREG_PRT1_PC7
BTN_INPUT__2__PORT EQU 1
BTN_INPUT__2__SHIFT EQU 7
BTN_INPUT__AG EQU CYREG_PRT1_AG
BTN_INPUT__AMUX EQU CYREG_PRT1_AMUX
BTN_INPUT__BIE EQU CYREG_PRT1_BIE
BTN_INPUT__BIT_MASK EQU CYREG_PRT1_BIT_MASK
BTN_INPUT__BYP EQU CYREG_PRT1_BYP
BTN_INPUT__CTL EQU CYREG_PRT1_CTL
BTN_INPUT__DM0 EQU CYREG_PRT1_DM0
BTN_INPUT__DM1 EQU CYREG_PRT1_DM1
BTN_INPUT__DM2 EQU CYREG_PRT1_DM2
BTN_INPUT__DR EQU CYREG_PRT1_DR
BTN_INPUT__INP_DIS EQU CYREG_PRT1_INP_DIS
BTN_INPUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
BTN_INPUT__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
BTN_INPUT__LCD_EN EQU CYREG_PRT1_LCD_EN
BTN_INPUT__MASK EQU 0xE0
BTN_INPUT__PORT EQU 1
BTN_INPUT__PRT EQU CYREG_PRT1_PRT
BTN_INPUT__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
BTN_INPUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
BTN_INPUT__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
BTN_INPUT__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
BTN_INPUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
BTN_INPUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
BTN_INPUT__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
BTN_INPUT__PS EQU CYREG_PRT1_PS
BTN_INPUT__SHIFT EQU 5
BTN_INPUT__SLW EQU CYREG_PRT1_SLW

; SENSOR_1MS
SENSOR_1MS__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SENSOR_1MS__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SENSOR_1MS__INTC_MASK EQU 0x08
SENSOR_1MS__INTC_NUMBER EQU 3
SENSOR_1MS__INTC_PRIOR_NUM EQU 7
SENSOR_1MS__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
SENSOR_1MS__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SENSOR_1MS__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; DEBOUNCE_CLK
DEBOUNCE_CLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
DEBOUNCE_CLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
DEBOUNCE_CLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
DEBOUNCE_CLK__CFG2_SRC_SEL_MASK EQU 0x07
DEBOUNCE_CLK__INDEX EQU 0x01
DEBOUNCE_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DEBOUNCE_CLK__PM_ACT_MSK EQU 0x02
DEBOUNCE_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DEBOUNCE_CLK__PM_STBY_MSK EQU 0x02

; SENSOR_TIMER
SENSOR_TIMER_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
SENSOR_TIMER_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
SENSOR_TIMER_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
SENSOR_TIMER_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
SENSOR_TIMER_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
SENSOR_TIMER_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
SENSOR_TIMER_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
SENSOR_TIMER_TimerHW__PER0 EQU CYREG_TMR0_PER0
SENSOR_TIMER_TimerHW__PER1 EQU CYREG_TMR0_PER1
SENSOR_TIMER_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
SENSOR_TIMER_TimerHW__PM_ACT_MSK EQU 0x01
SENSOR_TIMER_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
SENSOR_TIMER_TimerHW__PM_STBY_MSK EQU 0x01
SENSOR_TIMER_TimerHW__RT0 EQU CYREG_TMR0_RT0
SENSOR_TIMER_TimerHW__RT1 EQU CYREG_TMR0_RT1
SENSOR_TIMER_TimerHW__SR0 EQU CYREG_TMR0_SR0

; BTN_LEFT_INTR
BTN_LEFT_INTR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BTN_LEFT_INTR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BTN_LEFT_INTR__INTC_MASK EQU 0x02
BTN_LEFT_INTR__INTC_NUMBER EQU 1
BTN_LEFT_INTR__INTC_PRIOR_NUM EQU 7
BTN_LEFT_INTR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
BTN_LEFT_INTR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BTN_LEFT_INTR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; BTN_ENTER_INTR
BTN_ENTER_INTR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BTN_ENTER_INTR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BTN_ENTER_INTR__INTC_MASK EQU 0x01
BTN_ENTER_INTR__INTC_NUMBER EQU 0
BTN_ENTER_INTR__INTC_PRIOR_NUM EQU 7
BTN_ENTER_INTR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
BTN_ENTER_INTR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BTN_ENTER_INTR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; BTN_RIGHT_INTR
BTN_RIGHT_INTR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BTN_RIGHT_INTR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BTN_RIGHT_INTR__INTC_MASK EQU 0x04
BTN_RIGHT_INTR__INTC_NUMBER EQU 2
BTN_RIGHT_INTR__INTC_PRIOR_NUM EQU 7
BTN_RIGHT_INTR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
BTN_RIGHT_INTR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BTN_RIGHT_INTR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008017
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
