# signed_multiplier
Signed multiplier made in Verilog using two's complement modules and an unsigned multiplier. Input is shifted in serially, and output is shifted out serially.

![image](https://user-images.githubusercontent.com/32627734/131609124-baeb4041-710c-406e-9059-b62c6d66a101.png)
