library IEEE;
use ieee.std_logic_1164.all;
entity zcheck is
port(a : in std_logic_vector(15 downto 0);
Z : out std_logic);
end entity zcheck;

architecture arch of zcheck is
signal outp : std_logic_vector(15 downto 0);
begin
	outp <= a ;
	Z <= '1' when a="0000000000000000" else '0';
end architecture arch;
