@W: MT529 :"c:\users\ftr_e\documents\3cm13-adc\06-dimondprojects\shiftrl00m\shiftrl0\source\div00.vhdl":19:1:19:2|Found inferred clock oscint00|osc_int_inferred_clock which controls 22 sequential elements including SRL00.D01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
