Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 416861b48f8d4a4894896a329954a332 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Basys3_Top_behav xil_defaultlib.Basys3_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_sram_wen' [D:/code/MIPS-Experiment/piplineCPU/piplineCPU.srcs/sources_1/new/Top.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mycpu_top
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.Basys3_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basys3_Top_behav
