Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.1.0.43.3

Wed Dec  6 00:35:43 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt FinalProject_impl_1.twr FinalProject_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
        1.6  Error/Warning Messages
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {controller1/clk} -period 20.8333 [get_pins {controller1/osc/CLKHF }] 
[IGNORED:]create_generated_clock -name {vga_clk} -source [get_pins mypll_1.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins mypll_1.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 4.51703%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
jump1/count_548_666__i13/D              |    No arrival or required
jump1/count_548_666__i12/D              |    No arrival or required
jump1/count_548_666__i11/D              |    No arrival or required
jump1/count_548_666__i10/D              |    No arrival or required
jump1/count_548_666__i9/D               |    No arrival or required
jump1/count_548_666__i8/D               |    No arrival or required
jump1/count_548_666__i7/D               |    No arrival or required
jump1/count_548_666__i6/D               |    No arrival or required
jump1/count_548_666__i5/D               |    No arrival or required
jump1/count_548_666__i4/D               |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        59
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
controllerIn                            |                     input
fpga_clk                                |                     input
controlClk                              |                    output
controlLatch                            |                    output
rgb[0]                                  |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
rgb[3]                                  |                    output
rgb[4]                                  |                    output
rgb[5]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 3 Net(s)            |        Source pin        
-------------------------------------------------------------------
controlClk_c                            |controller1/controlClk_c_I_0/Z
jump1.slowClk                           |       jump1/slowClk_I_0/Q
frame2Clk                               |     vga_1/frame2Clk_I_0/Z
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         3
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
controller1/controllerResult_7__I_0/A	->	controller1/controllerResult_7__I_0/Z


1.6  Error/Warning Messages
============================
WARNING "70001944" - No master clock for
	generated clock	create_generated_clock -name {vga_clk} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "vga_clk"
=======================
create_generated_clock -name {vga_clk} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vga_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clk                           |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vga_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From controller1/clk                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "controller1/clk"
=======================
create_clock -name {controller1/clk} -period 20.8333 [get_pins {controller1/osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock controller1/clk          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From controller1/clk                   |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
controller1/osc/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock controller1/clk          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
controller1/slowCount_7__I_0/D           |   10.480 ns 
controller1/slowCount_7__I_1/D           |   10.757 ns 
controller1/slowCount_7__I_2/D           |   11.589 ns 
controller1/slowCount_7__I_3/D           |   11.866 ns 
controller1/slowCount_7__I_4/D           |   12.143 ns 
controller1/slowCount_7__I_5/D           |   12.420 ns 
controller1/slowCount_7__I_6/D           |   12.697 ns 
controller1/slowCount_7__I_7/D           |   12.974 ns 
controller1/slowCount_7__I_50/D          |   13.251 ns 
controller1/count_544_654__i8/D          |   13.528 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller1/count_544_654__i1/Q  (SLICE_R12C27A)
Path End         : controller1/slowCount_7__I_0/D  (SLICE_R12C29A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 18
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.480 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
controller1/clk                                              NET DELAY               5.499                  5.499  10      
controller1/count_544_654__i1/CK                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1/count_544_654__i1/CK->controller1/count_544_654__i1/Q
                                          SLICE_R12C27A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
controller1/n17                                              NET DELAY               2.022                  8.909  1       
controller1/count_544_654_add_4_1/C1->controller1/count_544_654_add_4_1/CO1
                                          SLICE_R12C27A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
controller1/n12439                                           NET DELAY               0.000                  9.252  2       
controller1/count_544_654_add_4_3/CI0->controller1/count_544_654_add_4_3/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
controller1/n14806                                           NET DELAY               0.000                  9.529  2       
controller1/count_544_654_add_4_3/CI1->controller1/count_544_654_add_4_3/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
controller1/n12441                                           NET DELAY               0.000                  9.806  2       
controller1/count_544_654_add_4_5/CI0->controller1/count_544_654_add_4_5/CO0
                                          SLICE_R12C27C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
controller1/n14809                                           NET DELAY               0.000                 10.083  2       
controller1/count_544_654_add_4_5/CI1->controller1/count_544_654_add_4_5/CO1
                                          SLICE_R12C27C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
controller1/n12443                                           NET DELAY               0.000                 10.360  2       
controller1/count_544_654_add_4_7/CI0->controller1/count_544_654_add_4_7/CO0
                                          SLICE_R12C27D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
controller1/n14812                                           NET DELAY               0.000                 10.637  2       
controller1/count_544_654_add_4_7/CI1->controller1/count_544_654_add_4_7/CO1
                                          SLICE_R12C27D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
controller1/n12445                                           NET DELAY               0.555                 11.469  2       
controller1/count_544_654_add_4_9/CI0->controller1/count_544_654_add_4_9/CO0
                                          SLICE_R12C28A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
controller1/n14815                                           NET DELAY               0.000                 11.746  2       
controller1/count_544_654_add_4_9/CI1->controller1/count_544_654_add_4_9/CO1
                                          SLICE_R12C28A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
controller1/n12447                                           NET DELAY               0.000                 12.023  2       
controller1/count_544_654_add_4_11/CI0->controller1/count_544_654_add_4_11/CO0
                                          SLICE_R12C28B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
controller1/n14818                                           NET DELAY               0.000                 12.300  2       
controller1/count_544_654_add_4_11/CI1->controller1/count_544_654_add_4_11/CO1
                                          SLICE_R12C28B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
controller1/n12449                                           NET DELAY               0.000                 12.577  2       
controller1/count_544_654_add_4_13/CI0->controller1/count_544_654_add_4_13/CO0
                                          SLICE_R12C28C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
controller1/n14821                                           NET DELAY               0.000                 12.854  2       
controller1/count_544_654_add_4_13/CI1->controller1/count_544_654_add_4_13/CO1
                                          SLICE_R12C28C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
controller1/n12451                                           NET DELAY               0.000                 13.131  2       
controller1/count_544_654_add_4_15/CI0->controller1/count_544_654_add_4_15/CO0
                                          SLICE_R12C28D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
controller1/n14824                                           NET DELAY               0.000                 13.408  2       
controller1/count_544_654_add_4_15/CI1->controller1/count_544_654_add_4_15/CO1
                                          SLICE_R12C28D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
controller1/n12453                                           NET DELAY               0.555                 14.240  2       
controller1/count_544_654_add_4_17/CI0->controller1/count_544_654_add_4_17/CO0
                                          SLICE_R12C29A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
controller1/n14827                                           NET DELAY               0.661                 15.178  2       
controller1/count_544_654_add_4_17/D1->controller1/count_544_654_add_4_17/S1
                                          SLICE_R12C29A      D1_TO_F1_DELAY          0.476                 15.654  1       
controller1/slowCount_7__N_1[16]                             NET DELAY               0.000                 15.654  1       
controller1/slowCount_7__I_0/D                                                       0.000                 15.654  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
controller1/clk                                              NET DELAY               5.499                 26.332  10      
{controller1/slowCount_7__I_1/CK   controller1/slowCount_7__I_0/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(15.653)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.480  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/count_544_654__i1/Q  (SLICE_R12C27A)
Path End         : controller1/slowCount_7__I_1/D  (SLICE_R12C29A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 17
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.757 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
controller1/clk                                              NET DELAY               5.499                  5.499  10      
controller1/count_544_654__i1/CK                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1/count_544_654__i1/CK->controller1/count_544_654__i1/Q
                                          SLICE_R12C27A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
controller1/n17                                              NET DELAY               2.022                  8.909  1       
controller1/count_544_654_add_4_1/C1->controller1/count_544_654_add_4_1/CO1
                                          SLICE_R12C27A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
controller1/n12439                                           NET DELAY               0.000                  9.252  2       
controller1/count_544_654_add_4_3/CI0->controller1/count_544_654_add_4_3/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
controller1/n14806                                           NET DELAY               0.000                  9.529  2       
controller1/count_544_654_add_4_3/CI1->controller1/count_544_654_add_4_3/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
controller1/n12441                                           NET DELAY               0.000                  9.806  2       
controller1/count_544_654_add_4_5/CI0->controller1/count_544_654_add_4_5/CO0
                                          SLICE_R12C27C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
controller1/n14809                                           NET DELAY               0.000                 10.083  2       
controller1/count_544_654_add_4_5/CI1->controller1/count_544_654_add_4_5/CO1
                                          SLICE_R12C27C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
controller1/n12443                                           NET DELAY               0.000                 10.360  2       
controller1/count_544_654_add_4_7/CI0->controller1/count_544_654_add_4_7/CO0
                                          SLICE_R12C27D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
controller1/n14812                                           NET DELAY               0.000                 10.637  2       
controller1/count_544_654_add_4_7/CI1->controller1/count_544_654_add_4_7/CO1
                                          SLICE_R12C27D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
controller1/n12445                                           NET DELAY               0.555                 11.469  2       
controller1/count_544_654_add_4_9/CI0->controller1/count_544_654_add_4_9/CO0
                                          SLICE_R12C28A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
controller1/n14815                                           NET DELAY               0.000                 11.746  2       
controller1/count_544_654_add_4_9/CI1->controller1/count_544_654_add_4_9/CO1
                                          SLICE_R12C28A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
controller1/n12447                                           NET DELAY               0.000                 12.023  2       
controller1/count_544_654_add_4_11/CI0->controller1/count_544_654_add_4_11/CO0
                                          SLICE_R12C28B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
controller1/n14818                                           NET DELAY               0.000                 12.300  2       
controller1/count_544_654_add_4_11/CI1->controller1/count_544_654_add_4_11/CO1
                                          SLICE_R12C28B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
controller1/n12449                                           NET DELAY               0.000                 12.577  2       
controller1/count_544_654_add_4_13/CI0->controller1/count_544_654_add_4_13/CO0
                                          SLICE_R12C28C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
controller1/n14821                                           NET DELAY               0.000                 12.854  2       
controller1/count_544_654_add_4_13/CI1->controller1/count_544_654_add_4_13/CO1
                                          SLICE_R12C28C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
controller1/n12451                                           NET DELAY               0.000                 13.131  2       
controller1/count_544_654_add_4_15/CI0->controller1/count_544_654_add_4_15/CO0
                                          SLICE_R12C28D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
controller1/n14824                                           NET DELAY               0.000                 13.408  2       
controller1/count_544_654_add_4_15/CI1->controller1/count_544_654_add_4_15/CO1
                                          SLICE_R12C28D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
controller1/n12453                                           NET DELAY               1.216                 14.901  2       
controller1/count_544_654_add_4_17/D0->controller1/count_544_654_add_4_17/S0
                                          SLICE_R12C29A      D0_TO_F0_DELAY          0.476                 15.377  1       
controller1/slowCount_7__N_1[15]                             NET DELAY               0.000                 15.377  1       
controller1/slowCount_7__I_1/D                                                       0.000                 15.377  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
controller1/clk                                              NET DELAY               5.499                 26.332  10      
{controller1/slowCount_7__I_1/CK   controller1/slowCount_7__I_0/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(15.376)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.757  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/count_544_654__i1/Q  (SLICE_R12C27A)
Path End         : controller1/slowCount_7__I_2/D  (SLICE_R12C28D)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 16
Delay Ratio      : 35.8% (route), 64.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 11.589 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
controller1/clk                                              NET DELAY               5.499                  5.499  10      
controller1/count_544_654__i1/CK                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1/count_544_654__i1/CK->controller1/count_544_654__i1/Q
                                          SLICE_R12C27A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
controller1/n17                                              NET DELAY               2.022                  8.909  1       
controller1/count_544_654_add_4_1/C1->controller1/count_544_654_add_4_1/CO1
                                          SLICE_R12C27A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
controller1/n12439                                           NET DELAY               0.000                  9.252  2       
controller1/count_544_654_add_4_3/CI0->controller1/count_544_654_add_4_3/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
controller1/n14806                                           NET DELAY               0.000                  9.529  2       
controller1/count_544_654_add_4_3/CI1->controller1/count_544_654_add_4_3/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
controller1/n12441                                           NET DELAY               0.000                  9.806  2       
controller1/count_544_654_add_4_5/CI0->controller1/count_544_654_add_4_5/CO0
                                          SLICE_R12C27C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
controller1/n14809                                           NET DELAY               0.000                 10.083  2       
controller1/count_544_654_add_4_5/CI1->controller1/count_544_654_add_4_5/CO1
                                          SLICE_R12C27C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
controller1/n12443                                           NET DELAY               0.000                 10.360  2       
controller1/count_544_654_add_4_7/CI0->controller1/count_544_654_add_4_7/CO0
                                          SLICE_R12C27D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
controller1/n14812                                           NET DELAY               0.000                 10.637  2       
controller1/count_544_654_add_4_7/CI1->controller1/count_544_654_add_4_7/CO1
                                          SLICE_R12C27D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
controller1/n12445                                           NET DELAY               0.555                 11.469  2       
controller1/count_544_654_add_4_9/CI0->controller1/count_544_654_add_4_9/CO0
                                          SLICE_R12C28A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
controller1/n14815                                           NET DELAY               0.000                 11.746  2       
controller1/count_544_654_add_4_9/CI1->controller1/count_544_654_add_4_9/CO1
                                          SLICE_R12C28A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
controller1/n12447                                           NET DELAY               0.000                 12.023  2       
controller1/count_544_654_add_4_11/CI0->controller1/count_544_654_add_4_11/CO0
                                          SLICE_R12C28B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
controller1/n14818                                           NET DELAY               0.000                 12.300  2       
controller1/count_544_654_add_4_11/CI1->controller1/count_544_654_add_4_11/CO1
                                          SLICE_R12C28B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
controller1/n12449                                           NET DELAY               0.000                 12.577  2       
controller1/count_544_654_add_4_13/CI0->controller1/count_544_654_add_4_13/CO0
                                          SLICE_R12C28C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
controller1/n14821                                           NET DELAY               0.000                 12.854  2       
controller1/count_544_654_add_4_13/CI1->controller1/count_544_654_add_4_13/CO1
                                          SLICE_R12C28C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
controller1/n12451                                           NET DELAY               0.000                 13.131  2       
controller1/count_544_654_add_4_15/CI0->controller1/count_544_654_add_4_15/CO0
                                          SLICE_R12C28D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
controller1/n14824                                           NET DELAY               0.661                 14.069  2       
controller1/count_544_654_add_4_15/D1->controller1/count_544_654_add_4_15/S1
                                          SLICE_R12C28D      D1_TO_F1_DELAY          0.476                 14.545  1       
controller1/slowCount_7__N_1[14]                             NET DELAY               0.000                 14.545  1       
controller1/slowCount_7__I_2/D                                                       0.000                 14.545  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
controller1/clk                                              NET DELAY               5.499                 26.332  10      
{controller1/slowCount_7__I_3/CK   controller1/slowCount_7__I_2/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(14.544)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       11.589  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/count_544_654__i1/Q  (SLICE_R12C27A)
Path End         : controller1/slowCount_7__I_3/D  (SLICE_R12C28D)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 11.866 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
controller1/clk                                              NET DELAY               5.499                  5.499  10      
controller1/count_544_654__i1/CK                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1/count_544_654__i1/CK->controller1/count_544_654__i1/Q
                                          SLICE_R12C27A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
controller1/n17                                              NET DELAY               2.022                  8.909  1       
controller1/count_544_654_add_4_1/C1->controller1/count_544_654_add_4_1/CO1
                                          SLICE_R12C27A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
controller1/n12439                                           NET DELAY               0.000                  9.252  2       
controller1/count_544_654_add_4_3/CI0->controller1/count_544_654_add_4_3/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
controller1/n14806                                           NET DELAY               0.000                  9.529  2       
controller1/count_544_654_add_4_3/CI1->controller1/count_544_654_add_4_3/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
controller1/n12441                                           NET DELAY               0.000                  9.806  2       
controller1/count_544_654_add_4_5/CI0->controller1/count_544_654_add_4_5/CO0
                                          SLICE_R12C27C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
controller1/n14809                                           NET DELAY               0.000                 10.083  2       
controller1/count_544_654_add_4_5/CI1->controller1/count_544_654_add_4_5/CO1
                                          SLICE_R12C27C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
controller1/n12443                                           NET DELAY               0.000                 10.360  2       
controller1/count_544_654_add_4_7/CI0->controller1/count_544_654_add_4_7/CO0
                                          SLICE_R12C27D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
controller1/n14812                                           NET DELAY               0.000                 10.637  2       
controller1/count_544_654_add_4_7/CI1->controller1/count_544_654_add_4_7/CO1
                                          SLICE_R12C27D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
controller1/n12445                                           NET DELAY               0.555                 11.469  2       
controller1/count_544_654_add_4_9/CI0->controller1/count_544_654_add_4_9/CO0
                                          SLICE_R12C28A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
controller1/n14815                                           NET DELAY               0.000                 11.746  2       
controller1/count_544_654_add_4_9/CI1->controller1/count_544_654_add_4_9/CO1
                                          SLICE_R12C28A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
controller1/n12447                                           NET DELAY               0.000                 12.023  2       
controller1/count_544_654_add_4_11/CI0->controller1/count_544_654_add_4_11/CO0
                                          SLICE_R12C28B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
controller1/n14818                                           NET DELAY               0.000                 12.300  2       
controller1/count_544_654_add_4_11/CI1->controller1/count_544_654_add_4_11/CO1
                                          SLICE_R12C28B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
controller1/n12449                                           NET DELAY               0.000                 12.577  2       
controller1/count_544_654_add_4_13/CI0->controller1/count_544_654_add_4_13/CO0
                                          SLICE_R12C28C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
controller1/n14821                                           NET DELAY               0.000                 12.854  2       
controller1/count_544_654_add_4_13/CI1->controller1/count_544_654_add_4_13/CO1
                                          SLICE_R12C28C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
controller1/n12451                                           NET DELAY               0.661                 13.792  2       
controller1/count_544_654_add_4_15/D0->controller1/count_544_654_add_4_15/S0
                                          SLICE_R12C28D      D0_TO_F0_DELAY          0.476                 14.268  1       
controller1/slowCount_7__N_1[13]                             NET DELAY               0.000                 14.268  1       
controller1/slowCount_7__I_3/D                                                       0.000                 14.268  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
controller1/clk                                              NET DELAY               5.499                 26.332  10      
{controller1/slowCount_7__I_3/CK   controller1/slowCount_7__I_2/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(14.267)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       11.866  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/count_544_654__i1/Q  (SLICE_R12C27A)
Path End         : controller1/slowCount_7__I_4/D  (SLICE_R12C28C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 14
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
controller1/clk                                              NET DELAY               5.499                  5.499  10      
controller1/count_544_654__i1/CK                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1/count_544_654__i1/CK->controller1/count_544_654__i1/Q
                                          SLICE_R12C27A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
controller1/n17                                              NET DELAY               2.022                  8.909  1       
controller1/count_544_654_add_4_1/C1->controller1/count_544_654_add_4_1/CO1
                                          SLICE_R12C27A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
controller1/n12439                                           NET DELAY               0.000                  9.252  2       
controller1/count_544_654_add_4_3/CI0->controller1/count_544_654_add_4_3/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
controller1/n14806                                           NET DELAY               0.000                  9.529  2       
controller1/count_544_654_add_4_3/CI1->controller1/count_544_654_add_4_3/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
controller1/n12441                                           NET DELAY               0.000                  9.806  2       
controller1/count_544_654_add_4_5/CI0->controller1/count_544_654_add_4_5/CO0
                                          SLICE_R12C27C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
controller1/n14809                                           NET DELAY               0.000                 10.083  2       
controller1/count_544_654_add_4_5/CI1->controller1/count_544_654_add_4_5/CO1
                                          SLICE_R12C27C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
controller1/n12443                                           NET DELAY               0.000                 10.360  2       
controller1/count_544_654_add_4_7/CI0->controller1/count_544_654_add_4_7/CO0
                                          SLICE_R12C27D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
controller1/n14812                                           NET DELAY               0.000                 10.637  2       
controller1/count_544_654_add_4_7/CI1->controller1/count_544_654_add_4_7/CO1
                                          SLICE_R12C27D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
controller1/n12445                                           NET DELAY               0.555                 11.469  2       
controller1/count_544_654_add_4_9/CI0->controller1/count_544_654_add_4_9/CO0
                                          SLICE_R12C28A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
controller1/n14815                                           NET DELAY               0.000                 11.746  2       
controller1/count_544_654_add_4_9/CI1->controller1/count_544_654_add_4_9/CO1
                                          SLICE_R12C28A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
controller1/n12447                                           NET DELAY               0.000                 12.023  2       
controller1/count_544_654_add_4_11/CI0->controller1/count_544_654_add_4_11/CO0
                                          SLICE_R12C28B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
controller1/n14818                                           NET DELAY               0.000                 12.300  2       
controller1/count_544_654_add_4_11/CI1->controller1/count_544_654_add_4_11/CO1
                                          SLICE_R12C28B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
controller1/n12449                                           NET DELAY               0.000                 12.577  2       
controller1/count_544_654_add_4_13/CI0->controller1/count_544_654_add_4_13/CO0
                                          SLICE_R12C28C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
controller1/n14821                                           NET DELAY               0.661                 13.515  2       
controller1/count_544_654_add_4_13/D1->controller1/count_544_654_add_4_13/S1
                                          SLICE_R12C28C      D1_TO_F1_DELAY          0.476                 13.991  1       
controller1/slowCount_7__N_1[12]                             NET DELAY               0.000                 13.991  1       
controller1/slowCount_7__I_4/D                                                       0.000                 13.991  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
controller1/clk                                              NET DELAY               5.499                 26.332  10      
{controller1/slowCount_7__I_5/CK   controller1/slowCount_7__I_4/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.990)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.143  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/count_544_654__i1/Q  (SLICE_R12C27A)
Path End         : controller1/slowCount_7__I_5/D  (SLICE_R12C28C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.420 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
controller1/clk                                              NET DELAY               5.499                  5.499  10      
controller1/count_544_654__i1/CK                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1/count_544_654__i1/CK->controller1/count_544_654__i1/Q
                                          SLICE_R12C27A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
controller1/n17                                              NET DELAY               2.022                  8.909  1       
controller1/count_544_654_add_4_1/C1->controller1/count_544_654_add_4_1/CO1
                                          SLICE_R12C27A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
controller1/n12439                                           NET DELAY               0.000                  9.252  2       
controller1/count_544_654_add_4_3/CI0->controller1/count_544_654_add_4_3/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
controller1/n14806                                           NET DELAY               0.000                  9.529  2       
controller1/count_544_654_add_4_3/CI1->controller1/count_544_654_add_4_3/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
controller1/n12441                                           NET DELAY               0.000                  9.806  2       
controller1/count_544_654_add_4_5/CI0->controller1/count_544_654_add_4_5/CO0
                                          SLICE_R12C27C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
controller1/n14809                                           NET DELAY               0.000                 10.083  2       
controller1/count_544_654_add_4_5/CI1->controller1/count_544_654_add_4_5/CO1
                                          SLICE_R12C27C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
controller1/n12443                                           NET DELAY               0.000                 10.360  2       
controller1/count_544_654_add_4_7/CI0->controller1/count_544_654_add_4_7/CO0
                                          SLICE_R12C27D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
controller1/n14812                                           NET DELAY               0.000                 10.637  2       
controller1/count_544_654_add_4_7/CI1->controller1/count_544_654_add_4_7/CO1
                                          SLICE_R12C27D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
controller1/n12445                                           NET DELAY               0.555                 11.469  2       
controller1/count_544_654_add_4_9/CI0->controller1/count_544_654_add_4_9/CO0
                                          SLICE_R12C28A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
controller1/n14815                                           NET DELAY               0.000                 11.746  2       
controller1/count_544_654_add_4_9/CI1->controller1/count_544_654_add_4_9/CO1
                                          SLICE_R12C28A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
controller1/n12447                                           NET DELAY               0.000                 12.023  2       
controller1/count_544_654_add_4_11/CI0->controller1/count_544_654_add_4_11/CO0
                                          SLICE_R12C28B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
controller1/n14818                                           NET DELAY               0.000                 12.300  2       
controller1/count_544_654_add_4_11/CI1->controller1/count_544_654_add_4_11/CO1
                                          SLICE_R12C28B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
controller1/n12449                                           NET DELAY               0.661                 13.238  2       
controller1/count_544_654_add_4_13/D0->controller1/count_544_654_add_4_13/S0
                                          SLICE_R12C28C      D0_TO_F0_DELAY          0.476                 13.714  1       
controller1/slowCount_7__N_1[11]                             NET DELAY               0.000                 13.714  1       
controller1/slowCount_7__I_5/D                                                       0.000                 13.714  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
controller1/clk                                              NET DELAY               5.499                 26.332  10      
{controller1/slowCount_7__I_5/CK   controller1/slowCount_7__I_4/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.713)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.420  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/count_544_654__i1/Q  (SLICE_R12C27A)
Path End         : controller1/slowCount_7__I_6/D  (SLICE_R12C28B)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 12
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.697 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
controller1/clk                                              NET DELAY               5.499                  5.499  10      
controller1/count_544_654__i1/CK                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1/count_544_654__i1/CK->controller1/count_544_654__i1/Q
                                          SLICE_R12C27A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
controller1/n17                                              NET DELAY               2.022                  8.909  1       
controller1/count_544_654_add_4_1/C1->controller1/count_544_654_add_4_1/CO1
                                          SLICE_R12C27A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
controller1/n12439                                           NET DELAY               0.000                  9.252  2       
controller1/count_544_654_add_4_3/CI0->controller1/count_544_654_add_4_3/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
controller1/n14806                                           NET DELAY               0.000                  9.529  2       
controller1/count_544_654_add_4_3/CI1->controller1/count_544_654_add_4_3/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
controller1/n12441                                           NET DELAY               0.000                  9.806  2       
controller1/count_544_654_add_4_5/CI0->controller1/count_544_654_add_4_5/CO0
                                          SLICE_R12C27C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
controller1/n14809                                           NET DELAY               0.000                 10.083  2       
controller1/count_544_654_add_4_5/CI1->controller1/count_544_654_add_4_5/CO1
                                          SLICE_R12C27C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
controller1/n12443                                           NET DELAY               0.000                 10.360  2       
controller1/count_544_654_add_4_7/CI0->controller1/count_544_654_add_4_7/CO0
                                          SLICE_R12C27D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
controller1/n14812                                           NET DELAY               0.000                 10.637  2       
controller1/count_544_654_add_4_7/CI1->controller1/count_544_654_add_4_7/CO1
                                          SLICE_R12C27D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
controller1/n12445                                           NET DELAY               0.555                 11.469  2       
controller1/count_544_654_add_4_9/CI0->controller1/count_544_654_add_4_9/CO0
                                          SLICE_R12C28A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
controller1/n14815                                           NET DELAY               0.000                 11.746  2       
controller1/count_544_654_add_4_9/CI1->controller1/count_544_654_add_4_9/CO1
                                          SLICE_R12C28A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
controller1/n12447                                           NET DELAY               0.000                 12.023  2       
controller1/count_544_654_add_4_11/CI0->controller1/count_544_654_add_4_11/CO0
                                          SLICE_R12C28B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
controller1/n14818                                           NET DELAY               0.661                 12.961  2       
controller1/count_544_654_add_4_11/D1->controller1/count_544_654_add_4_11/S1
                                          SLICE_R12C28B      D1_TO_F1_DELAY          0.476                 13.437  1       
controller1/slowCount_7__N_1[10]                             NET DELAY               0.000                 13.437  1       
controller1/slowCount_7__I_6/D                                                       0.000                 13.437  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
controller1/clk                                              NET DELAY               5.499                 26.332  10      
{controller1/slowCount_7__I_7/CK   controller1/slowCount_7__I_6/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.436)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.697  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/count_544_654__i1/Q  (SLICE_R12C27A)
Path End         : controller1/slowCount_7__I_7/D  (SLICE_R12C28B)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 11
Delay Ratio      : 42.3% (route), 57.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.974 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
controller1/clk                                              NET DELAY               5.499                  5.499  10      
controller1/count_544_654__i1/CK                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1/count_544_654__i1/CK->controller1/count_544_654__i1/Q
                                          SLICE_R12C27A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
controller1/n17                                              NET DELAY               2.022                  8.909  1       
controller1/count_544_654_add_4_1/C1->controller1/count_544_654_add_4_1/CO1
                                          SLICE_R12C27A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
controller1/n12439                                           NET DELAY               0.000                  9.252  2       
controller1/count_544_654_add_4_3/CI0->controller1/count_544_654_add_4_3/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
controller1/n14806                                           NET DELAY               0.000                  9.529  2       
controller1/count_544_654_add_4_3/CI1->controller1/count_544_654_add_4_3/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
controller1/n12441                                           NET DELAY               0.000                  9.806  2       
controller1/count_544_654_add_4_5/CI0->controller1/count_544_654_add_4_5/CO0
                                          SLICE_R12C27C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
controller1/n14809                                           NET DELAY               0.000                 10.083  2       
controller1/count_544_654_add_4_5/CI1->controller1/count_544_654_add_4_5/CO1
                                          SLICE_R12C27C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
controller1/n12443                                           NET DELAY               0.000                 10.360  2       
controller1/count_544_654_add_4_7/CI0->controller1/count_544_654_add_4_7/CO0
                                          SLICE_R12C27D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
controller1/n14812                                           NET DELAY               0.000                 10.637  2       
controller1/count_544_654_add_4_7/CI1->controller1/count_544_654_add_4_7/CO1
                                          SLICE_R12C27D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
controller1/n12445                                           NET DELAY               0.555                 11.469  2       
controller1/count_544_654_add_4_9/CI0->controller1/count_544_654_add_4_9/CO0
                                          SLICE_R12C28A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
controller1/n14815                                           NET DELAY               0.000                 11.746  2       
controller1/count_544_654_add_4_9/CI1->controller1/count_544_654_add_4_9/CO1
                                          SLICE_R12C28A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
controller1/n12447                                           NET DELAY               0.661                 12.684  2       
controller1/count_544_654_add_4_11/D0->controller1/count_544_654_add_4_11/S0
                                          SLICE_R12C28B      D0_TO_F0_DELAY          0.476                 13.160  1       
controller1/slowCount_7__N_1[9]                              NET DELAY               0.000                 13.160  1       
controller1/slowCount_7__I_7/D                                                       0.000                 13.160  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
controller1/clk                                              NET DELAY               5.499                 26.332  10      
{controller1/slowCount_7__I_7/CK   controller1/slowCount_7__I_6/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.159)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.974  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/count_544_654__i1/Q  (SLICE_R12C27A)
Path End         : controller1/slowCount_7__I_50/D  (SLICE_R12C28A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 10
Delay Ratio      : 43.9% (route), 56.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.251 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
controller1/clk                                              NET DELAY               5.499                  5.499  10      
controller1/count_544_654__i1/CK                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1/count_544_654__i1/CK->controller1/count_544_654__i1/Q
                                          SLICE_R12C27A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
controller1/n17                                              NET DELAY               2.022                  8.909  1       
controller1/count_544_654_add_4_1/C1->controller1/count_544_654_add_4_1/CO1
                                          SLICE_R12C27A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
controller1/n12439                                           NET DELAY               0.000                  9.252  2       
controller1/count_544_654_add_4_3/CI0->controller1/count_544_654_add_4_3/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
controller1/n14806                                           NET DELAY               0.000                  9.529  2       
controller1/count_544_654_add_4_3/CI1->controller1/count_544_654_add_4_3/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
controller1/n12441                                           NET DELAY               0.000                  9.806  2       
controller1/count_544_654_add_4_5/CI0->controller1/count_544_654_add_4_5/CO0
                                          SLICE_R12C27C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
controller1/n14809                                           NET DELAY               0.000                 10.083  2       
controller1/count_544_654_add_4_5/CI1->controller1/count_544_654_add_4_5/CO1
                                          SLICE_R12C27C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
controller1/n12443                                           NET DELAY               0.000                 10.360  2       
controller1/count_544_654_add_4_7/CI0->controller1/count_544_654_add_4_7/CO0
                                          SLICE_R12C27D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
controller1/n14812                                           NET DELAY               0.000                 10.637  2       
controller1/count_544_654_add_4_7/CI1->controller1/count_544_654_add_4_7/CO1
                                          SLICE_R12C27D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
controller1/n12445                                           NET DELAY               0.555                 11.469  2       
controller1/count_544_654_add_4_9/CI0->controller1/count_544_654_add_4_9/CO0
                                          SLICE_R12C28A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
controller1/n14815                                           NET DELAY               0.661                 12.407  2       
controller1/count_544_654_add_4_9/D1->controller1/count_544_654_add_4_9/S1
                                          SLICE_R12C28A      D1_TO_F1_DELAY          0.476                 12.883  1       
controller1/slowCount_7__N_1[8]                              NET DELAY               0.000                 12.883  1       
controller1/slowCount_7__I_50/D                                                      0.000                 12.883  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
controller1/clk                                              NET DELAY               5.499                 26.332  10      
{controller1/count_544_654__i8/CK   controller1/slowCount_7__I_50/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(12.882)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       13.251  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/count_544_654__i1/Q  (SLICE_R12C27A)
Path End         : controller1/count_544_654__i8/D  (SLICE_R12C28A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 9
Delay Ratio      : 45.6% (route), 54.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.528 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
controller1/clk                                              NET DELAY               5.499                  5.499  10      
controller1/count_544_654__i1/CK                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
controller1/count_544_654__i1/CK->controller1/count_544_654__i1/Q
                                          SLICE_R12C27A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
controller1/n17                                              NET DELAY               2.022                  8.909  1       
controller1/count_544_654_add_4_1/C1->controller1/count_544_654_add_4_1/CO1
                                          SLICE_R12C27A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
controller1/n12439                                           NET DELAY               0.000                  9.252  2       
controller1/count_544_654_add_4_3/CI0->controller1/count_544_654_add_4_3/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
controller1/n14806                                           NET DELAY               0.000                  9.529  2       
controller1/count_544_654_add_4_3/CI1->controller1/count_544_654_add_4_3/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
controller1/n12441                                           NET DELAY               0.000                  9.806  2       
controller1/count_544_654_add_4_5/CI0->controller1/count_544_654_add_4_5/CO0
                                          SLICE_R12C27C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
controller1/n14809                                           NET DELAY               0.000                 10.083  2       
controller1/count_544_654_add_4_5/CI1->controller1/count_544_654_add_4_5/CO1
                                          SLICE_R12C27C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
controller1/n12443                                           NET DELAY               0.000                 10.360  2       
controller1/count_544_654_add_4_7/CI0->controller1/count_544_654_add_4_7/CO0
                                          SLICE_R12C27D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
controller1/n14812                                           NET DELAY               0.000                 10.637  2       
controller1/count_544_654_add_4_7/CI1->controller1/count_544_654_add_4_7/CO1
                                          SLICE_R12C27D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
controller1/n12445                                           NET DELAY               1.216                 12.130  2       
controller1/count_544_654_add_4_9/D0->controller1/count_544_654_add_4_9/S0
                                          SLICE_R12C28A      D0_TO_F0_DELAY          0.476                 12.606  1       
controller1/slowCount_7__N_1[7]                              NET DELAY               0.000                 12.606  1       
controller1/count_544_654__i8/D                                                      0.000                 12.606  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
controller1/clk                                              NET DELAY               5.499                 26.332  10      
{controller1/count_544_654__i8/CK   controller1/slowCount_7__I_50/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(12.605)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       13.528  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
controller1/count_544_654__i8/D          |    1.913 ns 
controller1/slowCount_7__I_50/D          |    1.913 ns 
controller1/slowCount_7__I_7/D           |    1.913 ns 
controller1/slowCount_7__I_6/D           |    1.913 ns 
controller1/slowCount_7__I_5/D           |    1.913 ns 
controller1/slowCount_7__I_4/D           |    1.913 ns 
controller1/slowCount_7__I_3/D           |    1.913 ns 
controller1/slowCount_7__I_2/D           |    1.913 ns 
controller1/slowCount_7__I_1/D           |    1.913 ns 
controller1/slowCount_7__I_0/D           |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller1/count_544_654__i8/Q  (SLICE_R12C28A)
Path End         : controller1/count_544_654__i8/D  (SLICE_R12C28A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/count_544_654__i8/CK   controller1/slowCount_7__I_50/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1/count_544_654__i8/CK->controller1/count_544_654__i8/Q
                                          SLICE_R12C28A      CLK_TO_Q0_DELAY  0.779                  3.863  1       
controller1/n10                                              NET DELAY        0.882                  4.745  1       
controller1/count_544_654_add_4_9/C0->controller1/count_544_654_add_4_9/S0
                                          SLICE_R12C28A      C0_TO_F0_DELAY   0.252                  4.997  1       
controller1/slowCount_7__N_1[7]                              NET DELAY        0.000                  4.997  1       
controller1/count_544_654__i8/D                                               0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/count_544_654__i8/CK   controller1/slowCount_7__I_50/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/slowCount_7__I_50/Q  (SLICE_R12C28A)
Path End         : controller1/slowCount_7__I_50/D  (SLICE_R12C28A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/count_544_654__i8/CK   controller1/slowCount_7__I_50/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1/slowCount_7__I_50/CK->controller1/slowCount_7__I_50/Q
                                          SLICE_R12C28A      CLK_TO_Q1_DELAY  0.779                  3.863  2       
controller1/count[8]                                         NET DELAY        0.882                  4.745  2       
controller1/count_544_654_add_4_9/C1->controller1/count_544_654_add_4_9/S1
                                          SLICE_R12C28A      C1_TO_F1_DELAY   0.252                  4.997  1       
controller1/slowCount_7__N_1[8]                              NET DELAY        0.000                  4.997  1       
controller1/slowCount_7__I_50/D                                               0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/count_544_654__i8/CK   controller1/slowCount_7__I_50/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/slowCount_7__I_7/Q  (SLICE_R12C28B)
Path End         : controller1/slowCount_7__I_7/D  (SLICE_R12C28B)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_7/CK   controller1/slowCount_7__I_6/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1/slowCount_7__I_7/CK->controller1/slowCount_7__I_7/Q
                                          SLICE_R12C28B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
controller1/slowCount[0]                                     NET DELAY        0.882                  4.745  2       
controller1/count_544_654_add_4_11/C0->controller1/count_544_654_add_4_11/S0
                                          SLICE_R12C28B      C0_TO_F0_DELAY   0.252                  4.997  1       
controller1/slowCount_7__N_1[9]                              NET DELAY        0.000                  4.997  1       
controller1/slowCount_7__I_7/D                                                0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_7/CK   controller1/slowCount_7__I_6/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/slowCount_7__I_6/Q  (SLICE_R12C28B)
Path End         : controller1/slowCount_7__I_6/D  (SLICE_R12C28B)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_7/CK   controller1/slowCount_7__I_6/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1/slowCount_7__I_6/CK->controller1/slowCount_7__I_6/Q
                                          SLICE_R12C28B      CLK_TO_Q1_DELAY  0.779                  3.863  2       
controller1/slowCount[1]                                     NET DELAY        0.882                  4.745  2       
controller1/count_544_654_add_4_11/C1->controller1/count_544_654_add_4_11/S1
                                          SLICE_R12C28B      C1_TO_F1_DELAY   0.252                  4.997  1       
controller1/slowCount_7__N_1[10]                             NET DELAY        0.000                  4.997  1       
controller1/slowCount_7__I_6/D                                                0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_7/CK   controller1/slowCount_7__I_6/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/slowCount_7__I_5/Q  (SLICE_R12C28C)
Path End         : controller1/slowCount_7__I_5/D  (SLICE_R12C28C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_5/CK   controller1/slowCount_7__I_4/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1/slowCount_7__I_5/CK->controller1/slowCount_7__I_5/Q
                                          SLICE_R12C28C      CLK_TO_Q0_DELAY  0.779                  3.863  2       
controller1/slowCount[2]                                     NET DELAY        0.882                  4.745  2       
controller1/count_544_654_add_4_13/C0->controller1/count_544_654_add_4_13/S0
                                          SLICE_R12C28C      C0_TO_F0_DELAY   0.252                  4.997  1       
controller1/slowCount_7__N_1[11]                             NET DELAY        0.000                  4.997  1       
controller1/slowCount_7__I_5/D                                                0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_5/CK   controller1/slowCount_7__I_4/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/slowCount_7__I_4/Q  (SLICE_R12C28C)
Path End         : controller1/slowCount_7__I_4/D  (SLICE_R12C28C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_5/CK   controller1/slowCount_7__I_4/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1/slowCount_7__I_4/CK->controller1/slowCount_7__I_4/Q
                                          SLICE_R12C28C      CLK_TO_Q1_DELAY  0.779                  3.863  3       
controller1/slowCount[3]                                     NET DELAY        0.882                  4.745  3       
controller1/count_544_654_add_4_13/C1->controller1/count_544_654_add_4_13/S1
                                          SLICE_R12C28C      C1_TO_F1_DELAY   0.252                  4.997  1       
controller1/slowCount_7__N_1[12]                             NET DELAY        0.000                  4.997  1       
controller1/slowCount_7__I_4/D                                                0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_5/CK   controller1/slowCount_7__I_4/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/slowCount_7__I_3/Q  (SLICE_R12C28D)
Path End         : controller1/slowCount_7__I_3/D  (SLICE_R12C28D)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_3/CK   controller1/slowCount_7__I_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1/slowCount_7__I_3/CK->controller1/slowCount_7__I_3/Q
                                          SLICE_R12C28D      CLK_TO_Q0_DELAY  0.779                  3.863  2       
controller1/slowCount[4]                                     NET DELAY        0.882                  4.745  2       
controller1/count_544_654_add_4_15/C0->controller1/count_544_654_add_4_15/S0
                                          SLICE_R12C28D      C0_TO_F0_DELAY   0.252                  4.997  1       
controller1/slowCount_7__N_1[13]                             NET DELAY        0.000                  4.997  1       
controller1/slowCount_7__I_3/D                                                0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_3/CK   controller1/slowCount_7__I_2/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/slowCount_7__I_2/Q  (SLICE_R12C28D)
Path End         : controller1/slowCount_7__I_2/D  (SLICE_R12C28D)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_3/CK   controller1/slowCount_7__I_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1/slowCount_7__I_2/CK->controller1/slowCount_7__I_2/Q
                                          SLICE_R12C28D      CLK_TO_Q1_DELAY  0.779                  3.863  2       
controller1/slowCount[5]                                     NET DELAY        0.882                  4.745  2       
controller1/count_544_654_add_4_15/C1->controller1/count_544_654_add_4_15/S1
                                          SLICE_R12C28D      C1_TO_F1_DELAY   0.252                  4.997  1       
controller1/slowCount_7__N_1[14]                             NET DELAY        0.000                  4.997  1       
controller1/slowCount_7__I_2/D                                                0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_3/CK   controller1/slowCount_7__I_2/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/slowCount_7__I_1/Q  (SLICE_R12C29A)
Path End         : controller1/slowCount_7__I_1/D  (SLICE_R12C29A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_1/CK   controller1/slowCount_7__I_0/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1/slowCount_7__I_1/CK->controller1/slowCount_7__I_1/Q
                                          SLICE_R12C29A      CLK_TO_Q0_DELAY  0.779                  3.863  2       
controller1/slowCount[6]                                     NET DELAY        0.882                  4.745  2       
controller1/count_544_654_add_4_17/C0->controller1/count_544_654_add_4_17/S0
                                          SLICE_R12C29A      C0_TO_F0_DELAY   0.252                  4.997  1       
controller1/slowCount_7__N_1[15]                             NET DELAY        0.000                  4.997  1       
controller1/slowCount_7__I_1/D                                                0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_1/CK   controller1/slowCount_7__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/slowCount_7__I_0/Q  (SLICE_R12C29A)
Path End         : controller1/slowCount_7__I_0/D  (SLICE_R12C29A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_1/CK   controller1/slowCount_7__I_0/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1/slowCount_7__I_0/CK->controller1/slowCount_7__I_0/Q
                                          SLICE_R12C29A      CLK_TO_Q1_DELAY  0.779                  3.863  2       
controller1/slowCount[7]                                     NET DELAY        0.882                  4.745  2       
controller1/count_544_654_add_4_17/C1->controller1/count_544_654_add_4_17/S1
                                          SLICE_R12C29A      C1_TO_F1_DELAY   0.252                  4.997  1       
controller1/slowCount_7__N_1[16]                             NET DELAY        0.000                  4.997  1       
controller1/slowCount_7__I_0/D                                                0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
controller1.osc/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
controller1/clk                                              NET DELAY        3.084                  3.084  11      
{controller1/slowCount_7__I_1/CK   controller1/slowCount_7__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



