
---------- Begin Simulation Statistics ----------
final_tick                                10452980000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182582                       # Simulator instruction rate (inst/s)
host_mem_usage                                 658056                       # Number of bytes of host memory used
host_op_rate                                   182746                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.98                       # Real time elapsed on the host
host_tick_rate                              475579403                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4013010                       # Number of instructions simulated
sim_ops                                       4016640                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010453                       # Number of seconds simulated
sim_ticks                                 10452980000                       # Number of ticks simulated
system.cpu.committedInsts                     4013010                       # Number of instructions committed
system.cpu.committedOps                       4016640                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.604773                       # CPI: cycles per instruction
system.cpu.discardedOps                          3362                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         5734261                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.383911                       # IPC: instructions per cycle
system.cpu.numCycles                         10452980                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2013011     50.12%     50.12% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.12% # Class of committed instruction
system.cpu.op_class_0::MemRead                1476750     36.77%     86.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite                526767     13.11%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4016640                       # Class of committed instruction
system.cpu.tickCycles                         4718719                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        43327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        103394                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       119453                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            356                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                   30827                       # Number of BP lookups
system.cpu.branchPred.condPredicted             28763                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               823                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                26827                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   25747                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.974205                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     557                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             367                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              193                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data      1836305                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1836305                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1836340                       # number of overall hits
system.cpu.dcache.overall_hits::total         1836340                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       119013                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         119013                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       119030                       # number of overall misses
system.cpu.dcache.overall_misses::total        119030                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11794904000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11794904000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11794904000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11794904000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1955318                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1955318                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1955370                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1955370                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060866                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060866                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060873                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060873                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 99106.013629                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 99106.013629                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99091.859195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99091.859195                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        58963                       # number of writebacks
system.cpu.dcache.writebacks::total             58963                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59442                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59442                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59442                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59442                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        59571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        59571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        59585                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        59585                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6100111000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6100111000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6101494000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6101494000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030466                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030466                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030472                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030472                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102400.681540                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102400.681540                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102399.832173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102399.832173                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59073                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1429465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1429465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11595000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11595000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1429585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1429585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        96625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        96625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 95061.403509                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95061.403509                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       406840                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         406840                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       118893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       118893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11783309000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11783309000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       525733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       525733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.226147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.226147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 99108.517743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 99108.517743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        59436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        59457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        59457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6089274000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6089274000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113094                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113094                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102414.753519                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102414.753519                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1383000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1383000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.269231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98785.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98785.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10452980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.499899                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1895953                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             59585                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.819300                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.499899                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3970381                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3970381                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10452980000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10452980000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10452980000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions             1999896                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            1484947                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            527403                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst       248947                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           248947                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       248947                       # number of overall hits
system.cpu.icache.overall_hits::total          248947                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          575                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            575                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          575                       # number of overall misses
system.cpu.icache.overall_misses::total           575                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52917000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52917000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52917000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52917000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       249522                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       249522                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       249522                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       249522                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002304                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002304                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002304                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002304                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92029.565217                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92029.565217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92029.565217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92029.565217                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          220                       # number of writebacks
system.cpu.icache.writebacks::total               220                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          575                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          575                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          575                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          575                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51767000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51767000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002304                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90029.565217                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90029.565217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90029.565217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90029.565217                       # average overall mshr miss latency
system.cpu.icache.replacements                    220                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       248947                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          248947                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          575                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           575                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52917000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52917000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       249522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       249522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002304                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002304                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92029.565217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92029.565217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51767000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51767000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90029.565217                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90029.565217                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10452980000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           353.856331                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              249522                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               575                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            433.951304                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   353.856331                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.691126                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.691126                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            499619                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           499619                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10452980000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10452980000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10452980000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  10452980000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                   4013010                       # Number of Instructions committed
system.cpu.thread0.numOps                     4016640                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   76                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                       89                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  76                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                      89                       # number of overall hits
system.l2.demand_misses::.cpu.inst                499                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              59572                       # number of demand (read+write) misses
system.l2.demand_misses::total                  60071                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               499                       # number of overall misses
system.l2.overall_misses::.cpu.data             59572                       # number of overall misses
system.l2.overall_misses::total                 60071                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5922435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5970852000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48417000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5922435000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5970852000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            59585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60160                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           59585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60160                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.867826                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999782                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998521                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.867826                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999782                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998521                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97028.056112                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99416.420466                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99396.580713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97028.056112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99416.420466                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99396.580713                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               43089                       # number of writebacks
system.l2.writebacks::total                     43089                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         59569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             60067                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        59569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            60067                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38370000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4730799000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4769169000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38370000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4730799000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4769169000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.866087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998454                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.866087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998454                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77048.192771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79417.129715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79397.489470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77048.192771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79417.129715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79397.489470                       # average overall mshr miss latency
system.l2.replacements                          43683                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        58963                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            58963                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        58963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        58963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          208                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              208                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          208                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          208                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           59457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59457                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5910902000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5910902000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         59457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             59457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99414.736700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99414.736700                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        59457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4721762000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4721762000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79414.736700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79414.736700                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          499                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              499                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.867826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.867826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97028.056112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97028.056112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          498                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          498                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38370000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38370000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.866087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.866087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77048.192771                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77048.192771                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11533000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11533000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.898438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.898438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100286.956522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100286.956522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9037000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9037000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80687.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80687.500000                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  10452980000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14244.824318                       # Cycle average of tags in use
system.l2.tags.total_refs                      119420                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     60067                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.988113                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       125.356458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14119.467860                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.007651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.861784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.869435                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10714                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1015459                       # Number of tag accesses
system.l2.tags.data_accesses                  1015459                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10452980000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     43089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     59569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000073910500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2390                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              164014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              40702                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       60067                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43089                       # Number of write requests accepted
system.mem_ctrls.readBursts                     60067                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43089                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.24                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 60067                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43089                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.126778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.134309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    338.207097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2389     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.016736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.015568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.203908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               10      0.42%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2320     97.07%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               60      2.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2390                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3844288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2757696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    367.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    263.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   10452915000                       # Total gap between requests
system.mem_ctrls.avgGap                     101331.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        31872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3812416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2755840                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3049082.653941746801                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 364720491.190072119236                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 263641564.415123701096                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          498                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        59569                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        43089                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12817250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1676967500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 182514081000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25737.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28151.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4235746.50                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        31872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3812416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3844288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        31872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2757696                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2757696                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          498                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        59569                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          60067                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        43089                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         43089                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3049083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    364720491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        367769574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3049083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3049083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    263819121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       263819121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    263819121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3049083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    364720491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       631588695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                60067                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               43060                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3755                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2688                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               563528500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             300335000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1689784750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9381.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28131.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               53593                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              38246                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.82                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11287                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   584.675467                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   393.001386                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   410.496610                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          558      4.94%      4.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3843     34.05%     38.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          400      3.54%     42.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          444      3.93%     46.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          371      3.29%     49.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          361      3.20%     52.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          433      3.84%     56.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          545      4.83%     61.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4332     38.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11287                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3844288                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2755840                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              367.769574                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              263.641564                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10452980000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        40426680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21483495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      214449900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     112522320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 824846880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2449165740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1951488960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    5614383975                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   537.108459                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5006520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    348920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5097540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        40169640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21350670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      214428480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     112250880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 824846880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2451138510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1949827680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    5614012740                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   537.072944                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5001711000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    348920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5102349000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10452980000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                610                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43089                       # Transaction distribution
system.membus.trans_dist::CleanEvict              238                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59457                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           610                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       163461                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 163461                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6601984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6601984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             60067                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   60067    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               60067                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10452980000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           275750000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          316296500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       102052                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          220                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            59457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           59457                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           575                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          128                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1370                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       178243                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                179613                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7587072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7637952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           43683                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2757696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103843                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003727                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.061092                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 103457     99.63%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    385      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103843                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10452980000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          237819000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1725999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         178757997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
