Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Aug  8 23:16:15 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ArithmeticLogicUnit8Bit_control_sets_placed.rpt
| Design       : ArithmeticLogicUnit8Bit
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | pushToA/pushReg1/E[0]              | pushToRes/pushReg1/SR[0] |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | pushToB/pushReg1/E[0]              | pushToRes/pushReg1/SR[0] |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | clockDiv/cntr_reg[14]_0            |                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | pushToEn/pushReg1/E[0]             | pushToRes/pushReg1/SR[0] |                8 |              9 |         1.12 |
|  clk_IBUF_BUFG | pushToRes/pushReg1/btnOut_reg_0[0] |                          |                9 |             20 |         2.22 |
|  clk_IBUF_BUFG |                                    |                          |               11 |             42 |         3.82 |
+----------------+------------------------------------+--------------------------+------------------+----------------+--------------+


