#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb  7 15:46:35 2023
# Process ID: 29332
# Current directory: /users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.runs/synth_1
# Command line: vivado -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: /users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.runs/synth_1/Top.vds
# Journal file: /users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29386
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2513.402 ; gain = 0.000 ; free physical = 21508 ; free virtual = 58527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [/users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.srcs/sources_1/imports/3_Decodeur_Machines_a_Etats/Top.vhd:29]
INFO: [Synth 8-638] synthesizing module 'IMPULSE_COUNT' [/users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.srcs/sources_1/imports/2_Compteur_Impulsions/impulse_count_.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'IMPULSE_COUNT' (1#1) [/users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.srcs/sources_1/imports/2_Compteur_Impulsions/impulse_count_.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Selector' [/users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.srcs/sources_1/imports/3_Decodeur_Machines_a_Etats/Selector.vhd:34]
INFO: [Synth 8-226] default block is never used [/users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.srcs/sources_1/imports/3_Decodeur_Machines_a_Etats/Selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Selector' (2#1) [/users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.srcs/sources_1/imports/3_Decodeur_Machines_a_Etats/Selector.vhd:34]
INFO: [Synth 8-638] synthesizing module 'FSM' [/users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.srcs/sources_1/imports/3_Decodeur_Machines_a_Etats/FSM.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'FSM' (3#1) [/users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.srcs/sources_1/imports/3_Decodeur_Machines_a_Etats/FSM.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Top' (4#1) [/users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.srcs/sources_1/imports/3_Decodeur_Machines_a_Etats/Top.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2513.402 ; gain = 0.000 ; free physical = 21600 ; free virtual = 58626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2513.402 ; gain = 0.000 ; free physical = 21592 ; free virtual = 58618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2513.402 ; gain = 0.000 ; free physical = 21592 ; free virtual = 58618
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.402 ; gain = 0.000 ; free physical = 21586 ; free virtual = 58612
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.srcs/constrs_1/new/Impulse_Count_Basys.xdc]
Finished Parsing XDC File [/users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.srcs/constrs_1/new/Impulse_Count_Basys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.srcs/constrs_1/new/Impulse_Count_Basys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.957 ; gain = 0.000 ; free physical = 21465 ; free virtual = 58491
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.957 ; gain = 0.000 ; free physical = 21465 ; free virtual = 58491
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21569 ; free virtual = 58595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21569 ; free virtual = 58595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21571 ; free virtual = 58597
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'EP_reg' in module 'FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 led_off |                               00 |                               00
               clign_off |                               01 |                               01
                  led_on |                               10 |                               10
                clign_on |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EP_reg' using encoding 'sequential' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21562 ; free virtual = 58588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   28 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21550 ; free virtual = 58579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21430 ; free virtual = 58460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21429 ; free virtual = 58459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21428 ; free virtual = 58458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21428 ; free virtual = 58458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21428 ; free virtual = 58458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21428 ; free virtual = 58458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21428 ; free virtual = 58458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21428 ; free virtual = 58458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21428 ; free virtual = 58458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     2|
|4     |LUT2   |    26|
|5     |LUT3   |     3|
|6     |LUT4   |     8|
|7     |LUT5   |     4|
|8     |LUT6   |     4|
|9     |FDCE   |    35|
|10    |FDRE   |     2|
|11    |IBUF   |     5|
|12    |OBUF   |    10|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21428 ; free virtual = 58458
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2631.957 ; gain = 0.000 ; free physical = 21485 ; free virtual = 58514
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2631.957 ; gain = 118.555 ; free physical = 21485 ; free virtual = 58515
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.957 ; gain = 0.000 ; free physical = 21572 ; free virtual = 58601
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.957 ; gain = 0.000 ; free physical = 21519 ; free virtual = 58548
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2631.957 ; gain = 118.801 ; free physical = 21664 ; free virtual = 58694
INFO: [Common 17-1381] The checkpoint '/users/enseig/li/Bureau/FPGA/TP1/project_2/project_2.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  7 15:47:14 2023...
