$date
    Mon Apr 11 19:57:25 2022
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module test_pc $end
$var real 1 ! output $end
$var reg 1 " clk $end
$var real 1 # i $end
$var reg 1 $ inc $end
$var reg 1 % load $end
$var reg 1 & rst $end
$scope module pc_0 $end
$var reg 1 " clk $end
$var real 1 # i $end
$var reg 1 $ increment $end
$var reg 1 % load $end
$var real 1 ! output $end
$var reg 1 & rst $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
s0x0 !
0"
s0x0 #
0$
0%
0&
$end
1&
1$
#10
1"
#20
0"
#30
1"
0&
s0x1 !
#40
0"
#50
1"
s0x2 !
#60
0"
#70
1"
s0x3 !
#80
0"
#90
1"
s0x4 !
#100
0"
#110
1"
s0x5 !
#120
0"
#130
1"
s0x6 !
#140
0"
#150
1"
s0x7 !
#160
0"
#170
1"
s0x8 !
#180
0"
#190
1"
s0x9 !
#200
0"
#210
1"
s0xa !
#220
0"
0$
#230
1"
#240
0"
#250
1"
#260
0"
#270
1"
#280
0"
#290
1"
#300
0"
#310
1"
#320
0"
s0x20 #
1%
#330
1"
s0x20 !
#340
0"
0%
1$
#350
1"
s0x21 !
#360
0"
#370
1"
s0x22 !
#380
0"
#390
1"
s0x23 !
#400
0"
#410
1"
s0x24 !
#420
0"
#430
1"
s0x25 !
#440
0"
#450
1"
s0x26 !
#460
0"
#470
1"
s0x27 !
#480
0"
#490
1"
s0x28 !
#500
0"
