
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032609                       # Number of seconds simulated
sim_ticks                                 32609494659                       # Number of ticks simulated
final_tick                               604112417778                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135212                       # Simulator instruction rate (inst/s)
host_op_rate                                   174149                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1276321                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907176                       # Number of bytes of host memory used
host_seconds                                 25549.60                       # Real time elapsed on the host
sim_insts                                  3454611889                       # Number of instructions simulated
sim_ops                                    4449430339                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1702528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1895424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1059968                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4663296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1421824                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1421824                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13301                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14808                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8281                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36432                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11108                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11108                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52209579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     58124912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     32504889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143004240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62804                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51028                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51028                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             164860                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43601534                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43601534                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43601534                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62804                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52209579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     58124912                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     32504889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              186605774                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78200228                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28435113                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24862320                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801785                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14176531                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13674174                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044240                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56588                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33524784                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158201462                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28435113                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15718414                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32567284                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8849270                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3817782                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527173                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       716008                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76947098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.366678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44379814     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616338      2.10%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950176      3.83%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2770552      3.60%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4553837      5.92%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748214      6.17%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125523      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          850040      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13952604     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76947098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363619                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.023031                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34579573                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3690778                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31518584                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126112                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7032041                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094188                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177008134                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7032041                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36031394                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1271508                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       422264                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30179658                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2010224                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172358712                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690663                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       808545                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228856120                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784491883                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784491883                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79959909                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20301                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9935                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5381451                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26518674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5760107                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96712                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1861381                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163125051                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137674080                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181573                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48956652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134417630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76947098                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.789204                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841150                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26596451     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14391013     18.70%     53.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12491008     16.23%     69.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7677544      9.98%     79.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8039277     10.45%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4722680      6.14%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2089468      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556153      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383504      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76947098                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541123     66.21%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175107     21.42%     87.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101077     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107985803     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085283      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23694791     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4898282      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137674080                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.760533                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817307                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005937                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353294132                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212101972                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133179831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138491387                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339529                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7588603                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          827                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406752                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7032041                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         688428                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58345                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163144911                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26518674                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5760107                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9935                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30905                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          200                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          412                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957536                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062815                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020351                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135100446                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22772562                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573628                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27551165                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20417438                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4778603                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.727622                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133329398                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133179831                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81834546                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199725873                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.703062                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409734                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49533942                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806538                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69915057                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624995                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320180                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32105280     45.92%     45.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14847636     21.24%     67.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8307308     11.88%     79.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814224      4.03%     83.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694845      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1118405      1.60%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3004027      4.30%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875558      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4147774      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69915057                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4147774                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228912814                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333329030                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1253130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.782002                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.782002                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.278769                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.278769                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624929227                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174568859                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182437147                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78200228                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28218517                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22933684                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1925410                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11663137                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10998596                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2974673                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81129                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28283660                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156408610                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28218517                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13973269                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34401681                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10339428                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5754209                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13855340                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       830115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76810879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.516208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42409198     55.21%     55.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3024021      3.94%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2435766      3.17%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5940944      7.73%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1607173      2.09%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2066252      2.69%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1495982      1.95%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          834438      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16997105     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76810879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360850                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.000104                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29595931                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5581850                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33074701                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       225518                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8332874                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4818872                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38767                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     187007346                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75665                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8332874                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31768600                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1234478                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1144784                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31076322                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3253816                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180390743                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        28831                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1346787                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1012681                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          862                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252573351                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842032181                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842032181                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154762984                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97810233                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36891                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20685                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8929649                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16836627                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8556528                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133376                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2541531                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170591734                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35444                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135485382                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       261290                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58986280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    180086226                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76810879                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763883                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888773                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26634630     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16603361     21.62%     56.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10731457     13.97%     70.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8025723     10.45%     80.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6932874      9.03%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3572692      4.65%     94.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3079770      4.01%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       574614      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       655758      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76810879                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         792945     70.86%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164087     14.66%     85.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162028     14.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112886952     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1927760      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14988      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13435772      9.92%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7219910      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135485382                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732545                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1119067                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008260                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349161998                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229614039                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132031868                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136604449                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       506756                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6652323                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2531                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          583                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2187617                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8332874                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         497852                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73401                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170627179                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       369678                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16836627                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8556528                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20454                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65634                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          583                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1146471                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1086808                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2233279                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133324076                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12606364                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2161304                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19631097                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18810178                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7024733                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.704906                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132119678                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132031868                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86045592                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242959721                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.688382                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354156                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90663306                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111341465                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59286337                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29980                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1929293                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68478005                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625945                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.141425                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26571409     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19007400     27.76%     66.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7733545     11.29%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4341701      6.34%     84.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3545743      5.18%     89.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1431863      2.09%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1705504      2.49%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       860159      1.26%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3280681      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68478005                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90663306                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111341465                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16553215                       # Number of memory references committed
system.switch_cpus1.commit.loads             10184304                       # Number of loads committed
system.switch_cpus1.commit.membars              14990                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15997417                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100322525                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2266466                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3280681                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235825126                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349593970                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1389349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90663306                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111341465                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90663306                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862534                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862534                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159374                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159374                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599747920                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182490558                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172545808                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29980                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78200228                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28541371                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23219024                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1905182                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12125285                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11251773                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2938081                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        83775                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31553624                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             155886559                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28541371                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14189854                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             32751990                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9781734                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4905962                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15418596                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       756487                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77055540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44303550     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1761446      2.29%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2295259      2.98%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3477351      4.51%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3368960      4.37%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2564678      3.33%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1520492      1.97%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2286702      2.97%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15477102     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77055540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364978                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.993428                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32598866                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4798785                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         31567763                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       246390                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7843734                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4838848                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     186503349                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7843734                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34318538                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         927907                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1356649                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         30053842                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2554868                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     181096142                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          772                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1103189                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       802254                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           16                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    252306925                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    843431348                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    843431348                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    156979918                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        95326909                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38548                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21762                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7217700                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16787661                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8905311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       171573                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2926291                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         168341664                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36596                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135631851                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       249455                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     54699409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    166345831                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5944                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77055540                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760183                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897735                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26688116     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16960130     22.01%     56.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10964840     14.23%     70.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7463388      9.69%     80.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6995124      9.08%     89.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3728986      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2744327      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       824543      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       686086      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77055540                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         665264     69.21%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             4      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        136503     14.20%     83.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       159452     16.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112859021     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1916623      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15325      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13385509      9.87%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7455373      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135631851                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.734418                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             961223                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007087                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    349529919                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    223078445                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131830684                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136593074                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       458200                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6428670                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2089                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          810                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2266027                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          147                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7843734                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         538956                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        89709                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    168378260                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1113068                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16787661                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8905311                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21270                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         67778                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          810                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1165799                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1071704                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2237503                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133037025                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12600970                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2594825                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19889139                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18634052                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7288169                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.701236                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131865390                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131830684                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         84702530                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        237878346                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.685809                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356075                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     91937200                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112994299                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     55384184                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        30652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1936817                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69211806                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.632587                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.153650                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26594632     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19928179     28.79%     67.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7338007     10.60%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4204692      6.08%     83.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3508442      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1732015      2.50%     91.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1713985      2.48%     93.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       736555      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3455299      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69211806                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     91937200                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112994299                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16998272                       # Number of memory references committed
system.switch_cpus2.commit.loads             10358988                       # Number of loads committed
system.switch_cpus2.commit.membars              15326                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16206707                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        101848324                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2305606                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3455299                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           234134990                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          344604750                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1144688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           91937200                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112994299                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     91937200                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.850583                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.850583                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.175664                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.175664                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       598686729                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182068600                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      172263706                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         30652                       # number of misc regfile writes
system.l2.replacements                          36434                       # number of replacements
system.l2.tagsinuse                      32767.989733                       # Cycle average of tags in use
system.l2.total_refs                          1177377                       # Total number of references to valid blocks.
system.l2.sampled_refs                          69202                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.013627                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           745.224932                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.409311                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5715.940057                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.649182                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5100.889473                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.434440                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3525.512304                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6628.513735                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5382.445758                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5636.970542                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022742                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000348                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.174437                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000294                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.155667                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000349                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.107590                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.202286                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.164259                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.172027                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36311                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        51066                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39533                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  126910                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            50055                       # number of Writeback hits
system.l2.Writeback_hits::total                 50055                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36311                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        51066                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        39533                       # number of demand (read+write) hits
system.l2.demand_hits::total                   126910                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36311                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        51066                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        39533                       # number of overall hits
system.l2.overall_hits::total                  126910                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13301                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14808                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8280                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 36431                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13301                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14808                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8281                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36432                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13301                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14808                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8281                       # number of overall misses
system.l2.overall_misses::total                 36432                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       827172                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    825240745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       723319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    872428331                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       815896                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    502401134                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2202436597                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data        40501                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         40501                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       827172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    825240745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       723319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    872428331                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       815896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    502441635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2202477098                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       827172                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    825240745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       723319                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    872428331                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       815896                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    502441635                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2202477098                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49612                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65874                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        47813                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              163341                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        50055                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             50055                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49612                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65874                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        47814                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               163342                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49612                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65874                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        47814                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              163342                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.268100                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.224793                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.173175                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.223036                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.268100                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.224793                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.173192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223041                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.268100                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.224793                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.173192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223041                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51698.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62043.511390                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 55639.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 58916.013709                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 62761.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 60676.465459                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60455.013505                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        40501                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        40501                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51698.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62043.511390                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 55639.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 58916.013709                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 62761.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 60674.029103                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60454.465799                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51698.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62043.511390                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 55639.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 58916.013709                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 62761.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 60674.029103                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60454.465799                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11108                       # number of writebacks
system.l2.writebacks::total                     11108                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13301                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14808                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8280                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            36431                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36432                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       736701                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    748184146                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       647638                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    786694829                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       739222                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    454230954                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1991233490                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data        35171                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        35171                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       736701                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    748184146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       647638                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    786694829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       739222                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    454266125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1991268661                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       736701                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    748184146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       647638                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    786694829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       739222                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    454266125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1991268661                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.268100                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.224793                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.173175                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.223036                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.268100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.224793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.173192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.223041                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.268100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.224793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.173192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.223041                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46043.812500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56250.217728                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49818.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53126.339073                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 56863.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 54858.810870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54657.667646                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        35171                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        35171                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46043.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56250.217728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 49818.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53126.339073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 56863.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 54856.433402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54657.132768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46043.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56250.217728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 49818.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53126.339073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 56863.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 54856.433402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54657.132768                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.861739                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559268                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872116.515654                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.861739                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025419                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869971                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527154                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527154                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527154                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527154                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527154                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527154                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       980741                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       980741                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       980741                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       980741                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       980741                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       980741                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527173                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527173                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527173                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527173                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527173                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527173                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51617.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51617.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51617.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51617.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51617.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51617.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       846799                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       846799                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       846799                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       846799                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       846799                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       846799                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52924.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52924.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52924.937500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52924.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52924.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52924.937500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49612                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246455914                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49868                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4942.165597                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.108407                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.891593                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824642                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175358                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20673147                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20673147                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25006639                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25006639                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25006639                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25006639                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155927                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155927                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155927                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155927                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155927                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155927                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6906710420                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6906710420                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6906710420                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6906710420                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6906710420                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6906710420                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20829074                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20829074                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25162566                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25162566                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25162566                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25162566                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007486                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007486                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006197                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006197                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006197                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006197                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44294.512304                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44294.512304                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44294.512304                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44294.512304                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44294.512304                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44294.512304                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10362                       # number of writebacks
system.cpu0.dcache.writebacks::total            10362                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106315                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106315                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106315                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106315                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106315                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106315                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49612                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49612                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49612                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49612                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49612                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49612                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1129870841                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1129870841                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1129870841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1129870841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1129870841                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1129870841                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22774.144179                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22774.144179                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22774.144179                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22774.144179                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22774.144179                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22774.144179                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996885                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100828736                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219412.774194                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996885                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13855322                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13855322                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13855322                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13855322                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13855322                       # number of overall hits
system.cpu1.icache.overall_hits::total       13855322                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1041647                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1041647                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1041647                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1041647                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1041647                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1041647                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13855340                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13855340                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13855340                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13855340                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13855340                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13855340                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57869.277778                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57869.277778                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57869.277778                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57869.277778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57869.277778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57869.277778                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       759167                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       759167                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       759167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       759167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       759167                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       759167                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58397.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58397.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 58397.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58397.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 58397.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58397.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65874                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192151788                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66130                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2905.667443                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.110636                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.889364                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898870                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101130                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9577092                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9577092                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6338933                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6338933                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20089                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20089                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14990                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14990                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15916025                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15916025                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15916025                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15916025                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       138466                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       138466                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138466                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138466                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138466                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138466                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4553248487                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4553248487                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4553248487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4553248487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4553248487                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4553248487                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9715558                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9715558                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6338933                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6338933                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16054491                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16054491                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16054491                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16054491                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014252                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014252                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008625                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008625                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008625                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008625                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32883.512826                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32883.512826                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32883.512826                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32883.512826                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32883.512826                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32883.512826                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17743                       # number of writebacks
system.cpu1.dcache.writebacks::total            17743                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        72592                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        72592                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        72592                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        72592                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        72592                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        72592                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65874                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65874                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65874                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65874                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65874                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65874                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1329418721                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1329418721                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1329418721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1329418721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1329418721                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1329418721                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006780                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006780                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20181.235708                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20181.235708                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20181.235708                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20181.235708                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20181.235708                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20181.235708                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996997                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1100471770                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2218693.084677                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996997                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15418575                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15418575                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15418575                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15418575                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15418575                       # number of overall hits
system.cpu2.icache.overall_hits::total       15418575                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1276940                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1276940                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1276940                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1276940                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1276940                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1276940                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15418596                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15418596                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15418596                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15418596                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15418596                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15418596                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 60806.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60806.666667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 60806.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60806.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 60806.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60806.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       863236                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       863236                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       863236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       863236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       863236                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       863236                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 66402.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 66402.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 66402.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 66402.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 66402.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 66402.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 47814                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               185305991                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 48070                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3854.919721                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.554234                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.445766                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912321                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087679                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9588039                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9588039                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6605177                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6605177                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16270                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16270                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15326                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15326                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16193216                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16193216                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16193216                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16193216                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       121825                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       121825                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2574                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2574                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       124399                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        124399                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       124399                       # number of overall misses
system.cpu2.dcache.overall_misses::total       124399                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4303113081                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4303113081                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    172486703                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    172486703                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4475599784                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4475599784                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4475599784                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4475599784                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9709864                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9709864                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6607751                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6607751                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15326                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15326                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16317615                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16317615                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16317615                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16317615                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012547                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012547                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000390                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000390                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007624                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007624                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007624                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007624                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35322.085623                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35322.085623                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 67011.151127                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 67011.151127                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35977.779436                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35977.779436                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35977.779436                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35977.779436                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       600978                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 50081.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21950                       # number of writebacks
system.cpu2.dcache.writebacks::total            21950                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        74012                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        74012                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2573                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2573                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        76585                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        76585                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        76585                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        76585                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        47813                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        47813                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        47814                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        47814                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        47814                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        47814                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    867573338                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    867573338                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data        42171                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        42171                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    867615509                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    867615509                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    867615509                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    867615509                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002930                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002930                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002930                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002930                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18145.134963                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18145.134963                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        42171                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        42171                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18145.637449                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18145.637449                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18145.637449                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18145.637449                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
