Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Wed May 20 15:28:53 2015
| Host              : KASPER-PC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/MotorCtrl_timing_routed.rpt
| Design            : MotorCtrl
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.144        0.000                      0                   84        0.129        0.000                      0                   84        3.475        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.144        0.000                      0                   84        0.129        0.000                      0                   84        3.475        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 2.283ns (59.194%)  route 1.574ns (40.806%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 9.481 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           1.656     1.656    grp_MotorCtrl_clockDividerThread_fu_88/clk
    SLICE_X23Y50                                                      r  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.419     2.075 f  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/Q
                         net (fo=36, routed)          1.573     3.648    grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135
    SLICE_X22Y46         LUT3 (Prop_lut3_I1_O)        0.296     3.944 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.944    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.494 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.608 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.837    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.951    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.065 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.179 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.179    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[24]_i_1
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.513 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.513    n_30_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y53         FDRE                                         r  MotorCtrl_dividerCount_V_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=51, unset)           1.481     9.481    clk
    SLICE_X22Y53                                                      r  MotorCtrl_dividerCount_V_reg[29]/C
                         clock pessimism              0.149     9.630    
                         clock uncertainty           -0.035     9.595    
    SLICE_X22Y53         FDRE (Setup_fdre_C_D)        0.062     9.657    MotorCtrl_dividerCount_V_reg[29]
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  4.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 grp_MotorCtrl_pwmThread_fu_116/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_MotorCtrl_pwmThread_fu_116/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.556     0.556    grp_MotorCtrl_pwmThread_fu_116/clk
    SLICE_X25Y50                                                      r  grp_MotorCtrl_pwmThread_fu_116/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  grp_MotorCtrl_pwmThread_fu_116/ap_CS_fsm_reg[2]/Q
                         net (fo=3, routed)           0.079     0.776    grp_MotorCtrl_pwmThread_fu_116/ap_sig_bdd_31
    SLICE_X25Y50         FDRE                                         r  grp_MotorCtrl_pwmThread_fu_116/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.825     0.825    grp_MotorCtrl_pwmThread_fu_116/clk
    SLICE_X25Y50                                                      r  grp_MotorCtrl_pwmThread_fu_116/ap_CS_fsm_reg[3]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.075     0.647    grp_MotorCtrl_pwmThread_fu_116/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location      Pin                                 
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X24Y50  DIR1_reg/C                          
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X26Y50  EN1_reg/C                           
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X22Y53  MotorCtrl_dividerCount_V_reg[28]/C  



