library ieee;
use ieee.std_logic_1164;

entity lab3 is
	port(sensor, counterExpired, clk: in std_logic;
			mstl, sstl: out std_logic_vector(2 downto 0));
end lab3;