Determining the location of the ModelSim executable...

Using: c:/users/elroy/appdata/local/intel/intelfpga_lite/22.1std/questa_fse/win64

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off boolean1 -c boolean1 --vector_source="C:/Users/elroy/Dev/boolean1/boolean1.vwf" --testbench_file="C:/Users/elroy/Dev/boolean1/simulation/qsim/boolean1.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat May 20 15:04:12 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off boolean1 -c boolean1 --vector_source=C:/Users/elroy/Dev/boolean1/boolean1.vwf --testbench_file=C:/Users/elroy/Dev/boolean1/simulation/qsim/boolean1.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="C:/Users/elroy/Dev/boolean1/simulation/qsim/" boolean1 -c boolean1

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat May 20 15:04:18 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=C:/Users/elroy/Dev/boolean1/simulation/qsim/ boolean1 -c boolean1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (10905): Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
Info (204019): Generated file boolean1.vo in folder "C:/Users/elroy/Dev/boolean1/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4754 megabytes
    Info: Processing ended: Sat May 20 15:04:22 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/elroy/Dev/boolean1/simulation/qsim/boolean1.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/users/elroy/appdata/local/intel/intelfpga_lite/22.1std/questa_fse/win64/vsim -c -do boolean1.do

Reading pref.tcl


# 2021.2


# do boolean1.do

# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 15:04:27 on May 20,2023
# vlog -work work boolean1.vo 

# -- Compiling module boolean1

# 

# Top level modules:
# 	boolean1

# End time: 15:04:28 on May 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 15:04:28 on May 20,2023

# vlog -work work boolean1.vwf.vt 

# -- Compiling module boolean1_vlg_vec_tst

# 

# Top level modules:
# 	boolean1_vlg_vec_tst

# End time: 15:04:28 on May 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -voptargs=""+acc"" -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.boolean1_vlg_vec_tst 
# Start time: 15:04:28 on May 20,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading work.boolean1_vlg_vec_tst(fast)
# Loading work.boolean1(fast)
# Loading cyclonev_ver.cyclonev_io_obuf(fast)
# Loading cyclonev_ver.cyclonev_io_ibuf(fast)
# Loading cyclonev_ver.cyclonev_lcell_comb(fast)
# Loading cyclonev_ver.cyclonev_lcell_comb(fast__1)

# after#26

# ** Note: $finish    : boolean1.vwf.vt(51)
#    Time: 16 us  Iteration: 0  Instance: /boolean1_vlg_vec_tst

# End time: 15:04:30 on May 20,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/elroy/Dev/boolean1/boolean1.vwf...

Reading C:/Users/elroy/Dev/boolean1/simulation/qsim/boolean1.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/elroy/Dev/boolean1/simulation/qsim/boolean1_20230520150431.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.