#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n11082.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1040.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11082.clk[0] (.latch)                                           1.014     1.014
n11082.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2722.in[0] (.names)                                             1.014     2.070
n2722.out[0] (.names)                                            0.261     2.331
n926.in[1] (.names)                                              1.014     3.344
n926.out[0] (.names)                                             0.261     3.605
n11069.in[0] (.names)                                            1.014     4.619
n11069.out[0] (.names)                                           0.261     4.880
n11087.in[0] (.names)                                            1.014     5.894
n11087.out[0] (.names)                                           0.261     6.155
n11066.in[0] (.names)                                            1.014     7.169
n11066.out[0] (.names)                                           0.261     7.430
n11067.in[0] (.names)                                            1.014     8.444
n11067.out[0] (.names)                                           0.261     8.705
n11366.in[1] (.names)                                            1.014     9.719
n11366.out[0] (.names)                                           0.261     9.980
n11368.in[2] (.names)                                            1.014    10.993
n11368.out[0] (.names)                                           0.261    11.254
n11378.in[0] (.names)                                            1.014    12.268
n11378.out[0] (.names)                                           0.261    12.529
n11379.in[0] (.names)                                            1.014    13.543
n11379.out[0] (.names)                                           0.261    13.804
n11380.in[0] (.names)                                            1.014    14.818
n11380.out[0] (.names)                                           0.261    15.079
n11383.in[0] (.names)                                            1.014    16.093
n11383.out[0] (.names)                                           0.261    16.354
n10673.in[0] (.names)                                            1.014    17.367
n10673.out[0] (.names)                                           0.261    17.628
n11274.in[3] (.names)                                            1.014    18.642
n11274.out[0] (.names)                                           0.261    18.903
n11251.in[1] (.names)                                            1.014    19.917
n11251.out[0] (.names)                                           0.261    20.178
n11252.in[1] (.names)                                            1.014    21.192
n11252.out[0] (.names)                                           0.261    21.453
n11253.in[0] (.names)                                            1.014    22.467
n11253.out[0] (.names)                                           0.261    22.728
n11231.in[0] (.names)                                            1.014    23.742
n11231.out[0] (.names)                                           0.261    24.003
n9061.in[0] (.names)                                             1.014    25.016
n9061.out[0] (.names)                                            0.261    25.277
n9062.in[3] (.names)                                             1.014    26.291
n9062.out[0] (.names)                                            0.261    26.552
n9063.in[0] (.names)                                             1.014    27.566
n9063.out[0] (.names)                                            0.261    27.827
n9064.in[1] (.names)                                             1.014    28.841
n9064.out[0] (.names)                                            0.261    29.102
n9053.in[0] (.names)                                             1.014    30.116
n9053.out[0] (.names)                                            0.261    30.377
n9049.in[1] (.names)                                             1.014    31.390
n9049.out[0] (.names)                                            0.261    31.651
n8295.in[1] (.names)                                             1.014    32.665
n8295.out[0] (.names)                                            0.261    32.926
n8296.in[0] (.names)                                             1.014    33.940
n8296.out[0] (.names)                                            0.261    34.201
n8293.in[0] (.names)                                             1.014    35.215
n8293.out[0] (.names)                                            0.261    35.476
n8292.in[0] (.names)                                             1.014    36.490
n8292.out[0] (.names)                                            0.261    36.751
n8294.in[0] (.names)                                             1.014    37.765
n8294.out[0] (.names)                                            0.261    38.026
n8298.in[2] (.names)                                             1.014    39.039
n8298.out[0] (.names)                                            0.261    39.300
n8299.in[1] (.names)                                             1.014    40.314
n8299.out[0] (.names)                                            0.261    40.575
n8301.in[1] (.names)                                             1.014    41.589
n8301.out[0] (.names)                                            0.261    41.850
n8305.in[2] (.names)                                             1.014    42.864
n8305.out[0] (.names)                                            0.261    43.125
n1205.in[0] (.names)                                             1.014    44.139
n1205.out[0] (.names)                                            0.261    44.400
n8306.in[0] (.names)                                             1.014    45.413
n8306.out[0] (.names)                                            0.261    45.674
n8309.in[0] (.names)                                             1.014    46.688
n8309.out[0] (.names)                                            0.261    46.949
n8307.in[0] (.names)                                             1.014    47.963
n8307.out[0] (.names)                                            0.261    48.224
n8308.in[0] (.names)                                             1.014    49.238
n8308.out[0] (.names)                                            0.261    49.499
n7762.in[0] (.names)                                             1.014    50.513
n7762.out[0] (.names)                                            0.261    50.774
n1040.in[0] (.names)                                             1.014    51.787
n1040.out[0] (.names)                                            0.261    52.048
out:n1040.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n1214.Q[0] (.latch clocked by pclk)
Endpoint  : out:n884.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1214.clk[0] (.latch)                                            1.014     1.014
n1214.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10920.in[0] (.names)                                            1.014     2.070
n10920.out[0] (.names)                                           0.261     2.331
n10921.in[1] (.names)                                            1.014     3.344
n10921.out[0] (.names)                                           0.261     3.605
n10922.in[0] (.names)                                            1.014     4.619
n10922.out[0] (.names)                                           0.261     4.880
n831.in[1] (.names)                                              1.014     5.894
n831.out[0] (.names)                                             0.261     6.155
n10929.in[1] (.names)                                            1.014     7.169
n10929.out[0] (.names)                                           0.261     7.430
n10930.in[0] (.names)                                            1.014     8.444
n10930.out[0] (.names)                                           0.261     8.705
n10927.in[0] (.names)                                            1.014     9.719
n10927.out[0] (.names)                                           0.261     9.980
n10213.in[0] (.names)                                            1.014    10.993
n10213.out[0] (.names)                                           0.261    11.254
n10214.in[0] (.names)                                            1.014    12.268
n10214.out[0] (.names)                                           0.261    12.529
n10215.in[0] (.names)                                            1.014    13.543
n10215.out[0] (.names)                                           0.261    13.804
n10216.in[0] (.names)                                            1.014    14.818
n10216.out[0] (.names)                                           0.261    15.079
n10217.in[0] (.names)                                            1.014    16.093
n10217.out[0] (.names)                                           0.261    16.354
n10219.in[0] (.names)                                            1.014    17.367
n10219.out[0] (.names)                                           0.261    17.628
n10229.in[0] (.names)                                            1.014    18.642
n10229.out[0] (.names)                                           0.261    18.903
n10241.in[1] (.names)                                            1.014    19.917
n10241.out[0] (.names)                                           0.261    20.178
n8351.in[0] (.names)                                             1.014    21.192
n8351.out[0] (.names)                                            0.261    21.453
n8346.in[1] (.names)                                             1.014    22.467
n8346.out[0] (.names)                                            0.261    22.728
n8336.in[0] (.names)                                             1.014    23.742
n8336.out[0] (.names)                                            0.261    24.003
n8275.in[1] (.names)                                             1.014    25.016
n8275.out[0] (.names)                                            0.261    25.277
n8337.in[3] (.names)                                             1.014    26.291
n8337.out[0] (.names)                                            0.261    26.552
n8300.in[0] (.names)                                             1.014    27.566
n8300.out[0] (.names)                                            0.261    27.827
n8338.in[0] (.names)                                             1.014    28.841
n8338.out[0] (.names)                                            0.261    29.102
n8110.in[0] (.names)                                             1.014    30.116
n8110.out[0] (.names)                                            0.261    30.377
n8340.in[0] (.names)                                             1.014    31.390
n8340.out[0] (.names)                                            0.261    31.651
n8341.in[3] (.names)                                             1.014    32.665
n8341.out[0] (.names)                                            0.261    32.926
n8342.in[0] (.names)                                             1.014    33.940
n8342.out[0] (.names)                                            0.261    34.201
n8343.in[0] (.names)                                             1.014    35.215
n8343.out[0] (.names)                                            0.261    35.476
n8323.in[1] (.names)                                             1.014    36.490
n8323.out[0] (.names)                                            0.261    36.751
n8353.in[0] (.names)                                             1.014    37.765
n8353.out[0] (.names)                                            0.261    38.026
n8021.in[0] (.names)                                             1.014    39.039
n8021.out[0] (.names)                                            0.261    39.300
n8235.in[1] (.names)                                             1.014    40.314
n8235.out[0] (.names)                                            0.261    40.575
n8348.in[0] (.names)                                             1.014    41.589
n8348.out[0] (.names)                                            0.261    41.850
n8349.in[0] (.names)                                             1.014    42.864
n8349.out[0] (.names)                                            0.261    43.125
n844.in[0] (.names)                                              1.014    44.139
n844.out[0] (.names)                                             0.261    44.400
n3744.in[0] (.names)                                             1.014    45.413
n3744.out[0] (.names)                                            0.261    45.674
n3631.in[0] (.names)                                             1.014    46.688
n3631.out[0] (.names)                                            0.261    46.949
n3742.in[0] (.names)                                             1.014    47.963
n3742.out[0] (.names)                                            0.261    48.224
n3743.in[0] (.names)                                             1.014    49.238
n3743.out[0] (.names)                                            0.261    49.499
n3746.in[1] (.names)                                             1.014    50.513
n3746.out[0] (.names)                                            0.261    50.774
n884.in[1] (.names)                                              1.014    51.787
n884.out[0] (.names)                                             0.261    52.048
out:n884.outpad[0] (.output)                                     1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n2054.Q[0] (.latch clocked by pclk)
Endpoint  : out:n899.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2054.clk[0] (.latch)                                            1.014     1.014
n2054.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1995.in[0] (.names)                                             1.014     2.070
n1995.out[0] (.names)                                            0.261     2.331
n2056.in[1] (.names)                                             1.014     3.344
n2056.out[0] (.names)                                            0.261     3.605
n2058.in[1] (.names)                                             1.014     4.619
n2058.out[0] (.names)                                            0.261     4.880
n2053.in[1] (.names)                                             1.014     5.894
n2053.out[0] (.names)                                            0.261     6.155
n1944.in[1] (.names)                                             1.014     7.169
n1944.out[0] (.names)                                            0.261     7.430
n3521.in[1] (.names)                                             1.014     8.444
n3521.out[0] (.names)                                            0.261     8.705
n3409.in[0] (.names)                                             1.014     9.719
n3409.out[0] (.names)                                            0.261     9.980
n3410.in[0] (.names)                                             1.014    10.993
n3410.out[0] (.names)                                            0.261    11.254
n3411.in[1] (.names)                                             1.014    12.268
n3411.out[0] (.names)                                            0.261    12.529
n3412.in[0] (.names)                                             1.014    13.543
n3412.out[0] (.names)                                            0.261    13.804
n3413.in[0] (.names)                                             1.014    14.818
n3413.out[0] (.names)                                            0.261    15.079
n3445.in[2] (.names)                                             1.014    16.093
n3445.out[0] (.names)                                            0.261    16.354
n3448.in[1] (.names)                                             1.014    17.367
n3448.out[0] (.names)                                            0.261    17.628
n3458.in[0] (.names)                                             1.014    18.642
n3458.out[0] (.names)                                            0.261    18.903
n3464.in[1] (.names)                                             1.014    19.917
n3464.out[0] (.names)                                            0.261    20.178
n3476.in[1] (.names)                                             1.014    21.192
n3476.out[0] (.names)                                            0.261    21.453
n3465.in[0] (.names)                                             1.014    22.467
n3465.out[0] (.names)                                            0.261    22.728
n3466.in[1] (.names)                                             1.014    23.742
n3466.out[0] (.names)                                            0.261    24.003
n3417.in[3] (.names)                                             1.014    25.016
n3417.out[0] (.names)                                            0.261    25.277
n3469.in[2] (.names)                                             1.014    26.291
n3469.out[0] (.names)                                            0.261    26.552
n3470.in[1] (.names)                                             1.014    27.566
n3470.out[0] (.names)                                            0.261    27.827
n3473.in[1] (.names)                                             1.014    28.841
n3473.out[0] (.names)                                            0.261    29.102
n3477.in[3] (.names)                                             1.014    30.116
n3477.out[0] (.names)                                            0.261    30.377
n3478.in[1] (.names)                                             1.014    31.390
n3478.out[0] (.names)                                            0.261    31.651
n3479.in[1] (.names)                                             1.014    32.665
n3479.out[0] (.names)                                            0.261    32.926
n3480.in[0] (.names)                                             1.014    33.940
n3480.out[0] (.names)                                            0.261    34.201
n2938.in[0] (.names)                                             1.014    35.215
n2938.out[0] (.names)                                            0.261    35.476
n3498.in[1] (.names)                                             1.014    36.490
n3498.out[0] (.names)                                            0.261    36.751
n3474.in[0] (.names)                                             1.014    37.765
n3474.out[0] (.names)                                            0.261    38.026
n3481.in[0] (.names)                                             1.014    39.039
n3481.out[0] (.names)                                            0.261    39.300
n3484.in[3] (.names)                                             1.014    40.314
n3484.out[0] (.names)                                            0.261    40.575
n3490.in[2] (.names)                                             1.014    41.589
n3490.out[0] (.names)                                            0.261    41.850
n1199.in[0] (.names)                                             1.014    42.864
n1199.out[0] (.names)                                            0.261    43.125
n3491.in[0] (.names)                                             1.014    44.139
n3491.out[0] (.names)                                            0.261    44.400
n3492.in[1] (.names)                                             1.014    45.413
n3492.out[0] (.names)                                            0.261    45.674
n3493.in[0] (.names)                                             1.014    46.688
n3493.out[0] (.names)                                            0.261    46.949
n1274.in[0] (.names)                                             1.014    47.963
n1274.out[0] (.names)                                            0.261    48.224
n3494.in[0] (.names)                                             1.014    49.238
n3494.out[0] (.names)                                            0.261    49.499
n1910.in[2] (.names)                                             1.014    50.513
n1910.out[0] (.names)                                            0.261    50.774
n899.in[0] (.names)                                              1.014    51.787
n899.out[0] (.names)                                             0.261    52.048
out:n899.outpad[0] (.output)                                     1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n7108.Q[0] (.latch clocked by pclk)
Endpoint  : n3690.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7108.clk[0] (.latch)                                            1.014     1.014
n7108.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6891.in[1] (.names)                                             1.014     2.070
n6891.out[0] (.names)                                            0.261     2.331
n7089.in[0] (.names)                                             1.014     3.344
n7089.out[0] (.names)                                            0.261     3.605
n7109.in[0] (.names)                                             1.014     4.619
n7109.out[0] (.names)                                            0.261     4.880
n7110.in[0] (.names)                                             1.014     5.894
n7110.out[0] (.names)                                            0.261     6.155
n6780.in[2] (.names)                                             1.014     7.169
n6780.out[0] (.names)                                            0.261     7.430
n6740.in[1] (.names)                                             1.014     8.444
n6740.out[0] (.names)                                            0.261     8.705
n6741.in[2] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6745.in[2] (.names)                                             1.014    10.993
n6745.out[0] (.names)                                            0.261    11.254
n6746.in[0] (.names)                                             1.014    12.268
n6746.out[0] (.names)                                            0.261    12.529
n6729.in[0] (.names)                                             1.014    13.543
n6729.out[0] (.names)                                            0.261    13.804
n6731.in[0] (.names)                                             1.014    14.818
n6731.out[0] (.names)                                            0.261    15.079
n6733.in[1] (.names)                                             1.014    16.093
n6733.out[0] (.names)                                            0.261    16.354
n6735.in[0] (.names)                                             1.014    17.367
n6735.out[0] (.names)                                            0.261    17.628
n6736.in[0] (.names)                                             1.014    18.642
n6736.out[0] (.names)                                            0.261    18.903
n6909.in[1] (.names)                                             1.014    19.917
n6909.out[0] (.names)                                            0.261    20.178
n6910.in[0] (.names)                                             1.014    21.192
n6910.out[0] (.names)                                            0.261    21.453
n6931.in[2] (.names)                                             1.014    22.467
n6931.out[0] (.names)                                            0.261    22.728
n6934.in[2] (.names)                                             1.014    23.742
n6934.out[0] (.names)                                            0.261    24.003
n6935.in[0] (.names)                                             1.014    25.016
n6935.out[0] (.names)                                            0.261    25.277
n6936.in[1] (.names)                                             1.014    26.291
n6936.out[0] (.names)                                            0.261    26.552
n6938.in[0] (.names)                                             1.014    27.566
n6938.out[0] (.names)                                            0.261    27.827
n6939.in[0] (.names)                                             1.014    28.841
n6939.out[0] (.names)                                            0.261    29.102
n6940.in[0] (.names)                                             1.014    30.116
n6940.out[0] (.names)                                            0.261    30.377
n6941.in[0] (.names)                                             1.014    31.390
n6941.out[0] (.names)                                            0.261    31.651
n6942.in[1] (.names)                                             1.014    32.665
n6942.out[0] (.names)                                            0.261    32.926
n6943.in[1] (.names)                                             1.014    33.940
n6943.out[0] (.names)                                            0.261    34.201
n6945.in[1] (.names)                                             1.014    35.215
n6945.out[0] (.names)                                            0.261    35.476
n6946.in[0] (.names)                                             1.014    36.490
n6946.out[0] (.names)                                            0.261    36.751
n6947.in[0] (.names)                                             1.014    37.765
n6947.out[0] (.names)                                            0.261    38.026
n6969.in[0] (.names)                                             1.014    39.039
n6969.out[0] (.names)                                            0.261    39.300
n1297.in[0] (.names)                                             1.014    40.314
n1297.out[0] (.names)                                            0.261    40.575
n3808.in[2] (.names)                                             1.014    41.589
n3808.out[0] (.names)                                            0.261    41.850
n3819.in[0] (.names)                                             1.014    42.864
n3819.out[0] (.names)                                            0.261    43.125
n1125.in[1] (.names)                                             1.014    44.139
n1125.out[0] (.names)                                            0.261    44.400
n3825.in[1] (.names)                                             1.014    45.413
n3825.out[0] (.names)                                            0.261    45.674
n3827.in[3] (.names)                                             1.014    46.688
n3827.out[0] (.names)                                            0.261    46.949
n3828.in[0] (.names)                                             1.014    47.963
n3828.out[0] (.names)                                            0.261    48.224
n3624.in[0] (.names)                                             1.014    49.238
n3624.out[0] (.names)                                            0.261    49.499
n3830.in[0] (.names)                                             1.014    50.513
n3830.out[0] (.names)                                            0.261    50.774
n1290.in[0] (.names)                                             1.014    51.787
n1290.out[0] (.names)                                            0.261    52.048
n3690.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3690.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n5196.Q[0] (.latch clocked by pclk)
Endpoint  : n6228.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5196.clk[0] (.latch)                                            1.014     1.014
n5196.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6288.in[0] (.names)                                             1.014     2.070
n6288.out[0] (.names)                                            0.261     2.331
n6251.in[0] (.names)                                             1.014     3.344
n6251.out[0] (.names)                                            0.261     3.605
n6254.in[0] (.names)                                             1.014     4.619
n6254.out[0] (.names)                                            0.261     4.880
n6255.in[2] (.names)                                             1.014     5.894
n6255.out[0] (.names)                                            0.261     6.155
n6385.in[0] (.names)                                             1.014     7.169
n6385.out[0] (.names)                                            0.261     7.430
n6386.in[0] (.names)                                             1.014     8.444
n6386.out[0] (.names)                                            0.261     8.705
n5728.in[1] (.names)                                             1.014     9.719
n5728.out[0] (.names)                                            0.261     9.980
n6508.in[0] (.names)                                             1.014    10.993
n6508.out[0] (.names)                                            0.261    11.254
n6491.in[0] (.names)                                             1.014    12.268
n6491.out[0] (.names)                                            0.261    12.529
n6492.in[2] (.names)                                             1.014    13.543
n6492.out[0] (.names)                                            0.261    13.804
n6493.in[1] (.names)                                             1.014    14.818
n6493.out[0] (.names)                                            0.261    15.079
n6495.in[0] (.names)                                             1.014    16.093
n6495.out[0] (.names)                                            0.261    16.354
n6496.in[1] (.names)                                             1.014    17.367
n6496.out[0] (.names)                                            0.261    17.628
n6472.in[0] (.names)                                             1.014    18.642
n6472.out[0] (.names)                                            0.261    18.903
n6473.in[0] (.names)                                             1.014    19.917
n6473.out[0] (.names)                                            0.261    20.178
n6475.in[0] (.names)                                             1.014    21.192
n6475.out[0] (.names)                                            0.261    21.453
n6483.in[1] (.names)                                             1.014    22.467
n6483.out[0] (.names)                                            0.261    22.728
n6484.in[0] (.names)                                             1.014    23.742
n6484.out[0] (.names)                                            0.261    24.003
n6485.in[0] (.names)                                             1.014    25.016
n6485.out[0] (.names)                                            0.261    25.277
n6486.in[0] (.names)                                             1.014    26.291
n6486.out[0] (.names)                                            0.261    26.552
n6487.in[1] (.names)                                             1.014    27.566
n6487.out[0] (.names)                                            0.261    27.827
n6488.in[2] (.names)                                             1.014    28.841
n6488.out[0] (.names)                                            0.261    29.102
n6078.in[0] (.names)                                             1.014    30.116
n6078.out[0] (.names)                                            0.261    30.377
n6079.in[2] (.names)                                             1.014    31.390
n6079.out[0] (.names)                                            0.261    31.651
n5893.in[1] (.names)                                             1.014    32.665
n5893.out[0] (.names)                                            0.261    32.926
n6081.in[0] (.names)                                             1.014    33.940
n6081.out[0] (.names)                                            0.261    34.201
n6076.in[0] (.names)                                             1.014    35.215
n6076.out[0] (.names)                                            0.261    35.476
n6077.in[0] (.names)                                             1.014    36.490
n6077.out[0] (.names)                                            0.261    36.751
n6084.in[0] (.names)                                             1.014    37.765
n6084.out[0] (.names)                                            0.261    38.026
n6086.in[1] (.names)                                             1.014    39.039
n6086.out[0] (.names)                                            0.261    39.300
n6087.in[2] (.names)                                             1.014    40.314
n6087.out[0] (.names)                                            0.261    40.575
n6089.in[2] (.names)                                             1.014    41.589
n6089.out[0] (.names)                                            0.261    41.850
n6090.in[0] (.names)                                             1.014    42.864
n6090.out[0] (.names)                                            0.261    43.125
n6091.in[0] (.names)                                             1.014    44.139
n6091.out[0] (.names)                                            0.261    44.400
n6093.in[1] (.names)                                             1.014    45.413
n6093.out[0] (.names)                                            0.261    45.674
n5843.in[2] (.names)                                             1.014    46.688
n5843.out[0] (.names)                                            0.261    46.949
n5535.in[0] (.names)                                             1.014    47.963
n5535.out[0] (.names)                                            0.261    48.224
n6100.in[0] (.names)                                             1.014    49.238
n6100.out[0] (.names)                                            0.261    49.499
n1254.in[0] (.names)                                             1.014    50.513
n1254.out[0] (.names)                                            0.261    50.774
n6163.in[0] (.names)                                             1.014    51.787
n6163.out[0] (.names)                                            0.261    52.048
n6228.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6228.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n5334.Q[0] (.latch clocked by pclk)
Endpoint  : n4204.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5334.clk[0] (.latch)                                            1.014     1.014
n5334.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5100.in[0] (.names)                                             1.014     2.070
n5100.out[0] (.names)                                            0.261     2.331
n5328.in[0] (.names)                                             1.014     3.344
n5328.out[0] (.names)                                            0.261     3.605
n5344.in[2] (.names)                                             1.014     4.619
n5344.out[0] (.names)                                            0.261     4.880
n5342.in[3] (.names)                                             1.014     5.894
n5342.out[0] (.names)                                            0.261     6.155
n5338.in[0] (.names)                                             1.014     7.169
n5338.out[0] (.names)                                            0.261     7.430
n5329.in[1] (.names)                                             1.014     8.444
n5329.out[0] (.names)                                            0.261     8.705
n5149.in[0] (.names)                                             1.014     9.719
n5149.out[0] (.names)                                            0.261     9.980
n5150.in[1] (.names)                                             1.014    10.993
n5150.out[0] (.names)                                            0.261    11.254
n5138.in[1] (.names)                                             1.014    12.268
n5138.out[0] (.names)                                            0.261    12.529
n5146.in[0] (.names)                                             1.014    13.543
n5146.out[0] (.names)                                            0.261    13.804
n5151.in[0] (.names)                                             1.014    14.818
n5151.out[0] (.names)                                            0.261    15.079
n5153.in[1] (.names)                                             1.014    16.093
n5153.out[0] (.names)                                            0.261    16.354
n5154.in[0] (.names)                                             1.014    17.367
n5154.out[0] (.names)                                            0.261    17.628
n5134.in[1] (.names)                                             1.014    18.642
n5134.out[0] (.names)                                            0.261    18.903
n5155.in[0] (.names)                                             1.014    19.917
n5155.out[0] (.names)                                            0.261    20.178
n5156.in[2] (.names)                                             1.014    21.192
n5156.out[0] (.names)                                            0.261    21.453
n5037.in[0] (.names)                                             1.014    22.467
n5037.out[0] (.names)                                            0.261    22.728
n5016.in[2] (.names)                                             1.014    23.742
n5016.out[0] (.names)                                            0.261    24.003
n5017.in[1] (.names)                                             1.014    25.016
n5017.out[0] (.names)                                            0.261    25.277
n5019.in[0] (.names)                                             1.014    26.291
n5019.out[0] (.names)                                            0.261    26.552
n836.in[1] (.names)                                              1.014    27.566
n836.out[0] (.names)                                             0.261    27.827
n5204.in[0] (.names)                                             1.014    28.841
n5204.out[0] (.names)                                            0.261    29.102
n5207.in[0] (.names)                                             1.014    30.116
n5207.out[0] (.names)                                            0.261    30.377
n5209.in[0] (.names)                                             1.014    31.390
n5209.out[0] (.names)                                            0.261    31.651
n5210.in[1] (.names)                                             1.014    32.665
n5210.out[0] (.names)                                            0.261    32.926
n5217.in[0] (.names)                                             1.014    33.940
n5217.out[0] (.names)                                            0.261    34.201
n5219.in[0] (.names)                                             1.014    35.215
n5219.out[0] (.names)                                            0.261    35.476
n5220.in[0] (.names)                                             1.014    36.490
n5220.out[0] (.names)                                            0.261    36.751
n5227.in[2] (.names)                                             1.014    37.765
n5227.out[0] (.names)                                            0.261    38.026
n5211.in[0] (.names)                                             1.014    39.039
n5211.out[0] (.names)                                            0.261    39.300
n5212.in[1] (.names)                                             1.014    40.314
n5212.out[0] (.names)                                            0.261    40.575
n5221.in[1] (.names)                                             1.014    41.589
n5221.out[0] (.names)                                            0.261    41.850
n5222.in[0] (.names)                                             1.014    42.864
n5222.out[0] (.names)                                            0.261    43.125
n5238.in[0] (.names)                                             1.014    44.139
n5238.out[0] (.names)                                            0.261    44.400
n1072.in[0] (.names)                                             1.014    45.413
n1072.out[0] (.names)                                            0.261    45.674
n5239.in[0] (.names)                                             1.014    46.688
n5239.out[0] (.names)                                            0.261    46.949
n4276.in[0] (.names)                                             1.014    47.963
n4276.out[0] (.names)                                            0.261    48.224
n4215.in[0] (.names)                                             1.014    49.238
n4215.out[0] (.names)                                            0.261    49.499
n4296.in[0] (.names)                                             1.014    50.513
n4296.out[0] (.names)                                            0.261    50.774
n4203.in[1] (.names)                                             1.014    51.787
n4203.out[0] (.names)                                            0.261    52.048
n4204.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4204.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n7108.Q[0] (.latch clocked by pclk)
Endpoint  : n882.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7108.clk[0] (.latch)                                            1.014     1.014
n7108.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6891.in[1] (.names)                                             1.014     2.070
n6891.out[0] (.names)                                            0.261     2.331
n7089.in[0] (.names)                                             1.014     3.344
n7089.out[0] (.names)                                            0.261     3.605
n7109.in[0] (.names)                                             1.014     4.619
n7109.out[0] (.names)                                            0.261     4.880
n7110.in[0] (.names)                                             1.014     5.894
n7110.out[0] (.names)                                            0.261     6.155
n6780.in[2] (.names)                                             1.014     7.169
n6780.out[0] (.names)                                            0.261     7.430
n6740.in[1] (.names)                                             1.014     8.444
n6740.out[0] (.names)                                            0.261     8.705
n6741.in[2] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6745.in[2] (.names)                                             1.014    10.993
n6745.out[0] (.names)                                            0.261    11.254
n6746.in[0] (.names)                                             1.014    12.268
n6746.out[0] (.names)                                            0.261    12.529
n6635.in[0] (.names)                                             1.014    13.543
n6635.out[0] (.names)                                            0.261    13.804
n6747.in[0] (.names)                                             1.014    14.818
n6747.out[0] (.names)                                            0.261    15.079
n6748.in[0] (.names)                                             1.014    16.093
n6748.out[0] (.names)                                            0.261    16.354
n6749.in[0] (.names)                                             1.014    17.367
n6749.out[0] (.names)                                            0.261    17.628
n6752.in[1] (.names)                                             1.014    18.642
n6752.out[0] (.names)                                            0.261    18.903
n6727.in[0] (.names)                                             1.014    19.917
n6727.out[0] (.names)                                            0.261    20.178
n6728.in[0] (.names)                                             1.014    21.192
n6728.out[0] (.names)                                            0.261    21.453
n6763.in[0] (.names)                                             1.014    22.467
n6763.out[0] (.names)                                            0.261    22.728
n6765.in[1] (.names)                                             1.014    23.742
n6765.out[0] (.names)                                            0.261    24.003
n6766.in[1] (.names)                                             1.014    25.016
n6766.out[0] (.names)                                            0.261    25.277
n6768.in[1] (.names)                                             1.014    26.291
n6768.out[0] (.names)                                            0.261    26.552
n6769.in[0] (.names)                                             1.014    27.566
n6769.out[0] (.names)                                            0.261    27.827
n6674.in[0] (.names)                                             1.014    28.841
n6674.out[0] (.names)                                            0.261    29.102
n6705.in[0] (.names)                                             1.014    30.116
n6705.out[0] (.names)                                            0.261    30.377
n7118.in[0] (.names)                                             1.014    31.390
n7118.out[0] (.names)                                            0.261    31.651
n7096.in[1] (.names)                                             1.014    32.665
n7096.out[0] (.names)                                            0.261    32.926
n7097.in[2] (.names)                                             1.014    33.940
n7097.out[0] (.names)                                            0.261    34.201
n7098.in[0] (.names)                                             1.014    35.215
n7098.out[0] (.names)                                            0.261    35.476
n7105.in[0] (.names)                                             1.014    36.490
n7105.out[0] (.names)                                            0.261    36.751
n6572.in[0] (.names)                                             1.014    37.765
n6572.out[0] (.names)                                            0.261    38.026
n6606.in[0] (.names)                                             1.014    39.039
n6606.out[0] (.names)                                            0.261    39.300
n7147.in[0] (.names)                                             1.014    40.314
n7147.out[0] (.names)                                            0.261    40.575
n7148.in[0] (.names)                                             1.014    41.589
n7148.out[0] (.names)                                            0.261    41.850
n7149.in[0] (.names)                                             1.014    42.864
n7149.out[0] (.names)                                            0.261    43.125
n7150.in[0] (.names)                                             1.014    44.139
n7150.out[0] (.names)                                            0.261    44.400
n7128.in[0] (.names)                                             1.014    45.413
n7128.out[0] (.names)                                            0.261    45.674
n7123.in[1] (.names)                                             1.014    46.688
n7123.out[0] (.names)                                            0.261    46.949
n7126.in[0] (.names)                                             1.014    47.963
n7126.out[0] (.names)                                            0.261    48.224
n7130.in[1] (.names)                                             1.014    49.238
n7130.out[0] (.names)                                            0.261    49.499
n7012.in[0] (.names)                                             1.014    50.513
n7012.out[0] (.names)                                            0.261    50.774
n1273.in[0] (.names)                                             1.014    51.787
n1273.out[0] (.names)                                            0.261    52.048
n882.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n882.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n7108.Q[0] (.latch clocked by pclk)
Endpoint  : n7127.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7108.clk[0] (.latch)                                            1.014     1.014
n7108.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6891.in[1] (.names)                                             1.014     2.070
n6891.out[0] (.names)                                            0.261     2.331
n7089.in[0] (.names)                                             1.014     3.344
n7089.out[0] (.names)                                            0.261     3.605
n7109.in[0] (.names)                                             1.014     4.619
n7109.out[0] (.names)                                            0.261     4.880
n7110.in[0] (.names)                                             1.014     5.894
n7110.out[0] (.names)                                            0.261     6.155
n6780.in[2] (.names)                                             1.014     7.169
n6780.out[0] (.names)                                            0.261     7.430
n6740.in[1] (.names)                                             1.014     8.444
n6740.out[0] (.names)                                            0.261     8.705
n6741.in[2] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6745.in[2] (.names)                                             1.014    10.993
n6745.out[0] (.names)                                            0.261    11.254
n6746.in[0] (.names)                                             1.014    12.268
n6746.out[0] (.names)                                            0.261    12.529
n6635.in[0] (.names)                                             1.014    13.543
n6635.out[0] (.names)                                            0.261    13.804
n6747.in[0] (.names)                                             1.014    14.818
n6747.out[0] (.names)                                            0.261    15.079
n6748.in[0] (.names)                                             1.014    16.093
n6748.out[0] (.names)                                            0.261    16.354
n6749.in[0] (.names)                                             1.014    17.367
n6749.out[0] (.names)                                            0.261    17.628
n6752.in[1] (.names)                                             1.014    18.642
n6752.out[0] (.names)                                            0.261    18.903
n6727.in[0] (.names)                                             1.014    19.917
n6727.out[0] (.names)                                            0.261    20.178
n6728.in[0] (.names)                                             1.014    21.192
n6728.out[0] (.names)                                            0.261    21.453
n6763.in[0] (.names)                                             1.014    22.467
n6763.out[0] (.names)                                            0.261    22.728
n6765.in[1] (.names)                                             1.014    23.742
n6765.out[0] (.names)                                            0.261    24.003
n6766.in[1] (.names)                                             1.014    25.016
n6766.out[0] (.names)                                            0.261    25.277
n6768.in[1] (.names)                                             1.014    26.291
n6768.out[0] (.names)                                            0.261    26.552
n6769.in[0] (.names)                                             1.014    27.566
n6769.out[0] (.names)                                            0.261    27.827
n6674.in[0] (.names)                                             1.014    28.841
n6674.out[0] (.names)                                            0.261    29.102
n6705.in[0] (.names)                                             1.014    30.116
n6705.out[0] (.names)                                            0.261    30.377
n7118.in[0] (.names)                                             1.014    31.390
n7118.out[0] (.names)                                            0.261    31.651
n7096.in[1] (.names)                                             1.014    32.665
n7096.out[0] (.names)                                            0.261    32.926
n7097.in[2] (.names)                                             1.014    33.940
n7097.out[0] (.names)                                            0.261    34.201
n7098.in[0] (.names)                                             1.014    35.215
n7098.out[0] (.names)                                            0.261    35.476
n7105.in[0] (.names)                                             1.014    36.490
n7105.out[0] (.names)                                            0.261    36.751
n6572.in[0] (.names)                                             1.014    37.765
n6572.out[0] (.names)                                            0.261    38.026
n6606.in[0] (.names)                                             1.014    39.039
n6606.out[0] (.names)                                            0.261    39.300
n7147.in[0] (.names)                                             1.014    40.314
n7147.out[0] (.names)                                            0.261    40.575
n7148.in[0] (.names)                                             1.014    41.589
n7148.out[0] (.names)                                            0.261    41.850
n7149.in[0] (.names)                                             1.014    42.864
n7149.out[0] (.names)                                            0.261    43.125
n7150.in[0] (.names)                                             1.014    44.139
n7150.out[0] (.names)                                            0.261    44.400
n7128.in[0] (.names)                                             1.014    45.413
n7128.out[0] (.names)                                            0.261    45.674
n7123.in[1] (.names)                                             1.014    46.688
n7123.out[0] (.names)                                            0.261    46.949
n7126.in[0] (.names)                                             1.014    47.963
n7126.out[0] (.names)                                            0.261    48.224
n7130.in[1] (.names)                                             1.014    49.238
n7130.out[0] (.names)                                            0.261    49.499
n7012.in[0] (.names)                                             1.014    50.513
n7012.out[0] (.names)                                            0.261    50.774
n1273.in[0] (.names)                                             1.014    51.787
n1273.out[0] (.names)                                            0.261    52.048
n7127.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7127.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n7108.Q[0] (.latch clocked by pclk)
Endpoint  : n887.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7108.clk[0] (.latch)                                            1.014     1.014
n7108.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6891.in[1] (.names)                                             1.014     2.070
n6891.out[0] (.names)                                            0.261     2.331
n7089.in[0] (.names)                                             1.014     3.344
n7089.out[0] (.names)                                            0.261     3.605
n7109.in[0] (.names)                                             1.014     4.619
n7109.out[0] (.names)                                            0.261     4.880
n7110.in[0] (.names)                                             1.014     5.894
n7110.out[0] (.names)                                            0.261     6.155
n6780.in[2] (.names)                                             1.014     7.169
n6780.out[0] (.names)                                            0.261     7.430
n6740.in[1] (.names)                                             1.014     8.444
n6740.out[0] (.names)                                            0.261     8.705
n6741.in[2] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6745.in[2] (.names)                                             1.014    10.993
n6745.out[0] (.names)                                            0.261    11.254
n6746.in[0] (.names)                                             1.014    12.268
n6746.out[0] (.names)                                            0.261    12.529
n6729.in[0] (.names)                                             1.014    13.543
n6729.out[0] (.names)                                            0.261    13.804
n6731.in[0] (.names)                                             1.014    14.818
n6731.out[0] (.names)                                            0.261    15.079
n6733.in[1] (.names)                                             1.014    16.093
n6733.out[0] (.names)                                            0.261    16.354
n6735.in[0] (.names)                                             1.014    17.367
n6735.out[0] (.names)                                            0.261    17.628
n6736.in[0] (.names)                                             1.014    18.642
n6736.out[0] (.names)                                            0.261    18.903
n6737.in[0] (.names)                                             1.014    19.917
n6737.out[0] (.names)                                            0.261    20.178
n5950.in[0] (.names)                                             1.014    21.192
n5950.out[0] (.names)                                            0.261    21.453
n6649.in[0] (.names)                                             1.014    22.467
n6649.out[0] (.names)                                            0.261    22.728
n6644.in[0] (.names)                                             1.014    23.742
n6644.out[0] (.names)                                            0.261    24.003
n6646.in[0] (.names)                                             1.014    25.016
n6646.out[0] (.names)                                            0.261    25.277
n6647.in[0] (.names)                                             1.014    26.291
n6647.out[0] (.names)                                            0.261    26.552
n6651.in[0] (.names)                                             1.014    27.566
n6651.out[0] (.names)                                            0.261    27.827
n6652.in[0] (.names)                                             1.014    28.841
n6652.out[0] (.names)                                            0.261    29.102
n6662.in[1] (.names)                                             1.014    30.116
n6662.out[0] (.names)                                            0.261    30.377
n6672.in[0] (.names)                                             1.014    31.390
n6672.out[0] (.names)                                            0.261    31.651
n6673.in[0] (.names)                                             1.014    32.665
n6673.out[0] (.names)                                            0.261    32.926
n6658.in[0] (.names)                                             1.014    33.940
n6658.out[0] (.names)                                            0.261    34.201
n996.in[0] (.names)                                              1.014    35.215
n996.out[0] (.names)                                             0.261    35.476
n6675.in[0] (.names)                                             1.014    36.490
n6675.out[0] (.names)                                            0.261    36.751
n6693.in[2] (.names)                                             1.014    37.765
n6693.out[0] (.names)                                            0.261    38.026
n6696.in[0] (.names)                                             1.014    39.039
n6696.out[0] (.names)                                            0.261    39.300
n6697.in[0] (.names)                                             1.014    40.314
n6697.out[0] (.names)                                            0.261    40.575
n6700.in[1] (.names)                                             1.014    41.589
n6700.out[0] (.names)                                            0.261    41.850
n6702.in[0] (.names)                                             1.014    42.864
n6702.out[0] (.names)                                            0.261    43.125
n6703.in[0] (.names)                                             1.014    44.139
n6703.out[0] (.names)                                            0.261    44.400
n6704.in[0] (.names)                                             1.014    45.413
n6704.out[0] (.names)                                            0.261    45.674
n4199.in[0] (.names)                                             1.014    46.688
n4199.out[0] (.names)                                            0.261    46.949
n5577.in[0] (.names)                                             1.014    47.963
n5577.out[0] (.names)                                            0.261    48.224
n6667.in[0] (.names)                                             1.014    49.238
n6667.out[0] (.names)                                            0.261    49.499
n6668.in[1] (.names)                                             1.014    50.513
n6668.out[0] (.names)                                            0.261    50.774
n1152.in[1] (.names)                                             1.014    51.787
n1152.out[0] (.names)                                            0.261    52.048
n887.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n887.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n2054.Q[0] (.latch clocked by pclk)
Endpoint  : n3496.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2054.clk[0] (.latch)                                            1.014     1.014
n2054.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1995.in[0] (.names)                                             1.014     2.070
n1995.out[0] (.names)                                            0.261     2.331
n2056.in[1] (.names)                                             1.014     3.344
n2056.out[0] (.names)                                            0.261     3.605
n2058.in[1] (.names)                                             1.014     4.619
n2058.out[0] (.names)                                            0.261     4.880
n2053.in[1] (.names)                                             1.014     5.894
n2053.out[0] (.names)                                            0.261     6.155
n1944.in[1] (.names)                                             1.014     7.169
n1944.out[0] (.names)                                            0.261     7.430
n3521.in[1] (.names)                                             1.014     8.444
n3521.out[0] (.names)                                            0.261     8.705
n3409.in[0] (.names)                                             1.014     9.719
n3409.out[0] (.names)                                            0.261     9.980
n3410.in[0] (.names)                                             1.014    10.993
n3410.out[0] (.names)                                            0.261    11.254
n3411.in[1] (.names)                                             1.014    12.268
n3411.out[0] (.names)                                            0.261    12.529
n3412.in[0] (.names)                                             1.014    13.543
n3412.out[0] (.names)                                            0.261    13.804
n3413.in[0] (.names)                                             1.014    14.818
n3413.out[0] (.names)                                            0.261    15.079
n3445.in[2] (.names)                                             1.014    16.093
n3445.out[0] (.names)                                            0.261    16.354
n3448.in[1] (.names)                                             1.014    17.367
n3448.out[0] (.names)                                            0.261    17.628
n3458.in[0] (.names)                                             1.014    18.642
n3458.out[0] (.names)                                            0.261    18.903
n3464.in[1] (.names)                                             1.014    19.917
n3464.out[0] (.names)                                            0.261    20.178
n3476.in[1] (.names)                                             1.014    21.192
n3476.out[0] (.names)                                            0.261    21.453
n3465.in[0] (.names)                                             1.014    22.467
n3465.out[0] (.names)                                            0.261    22.728
n3466.in[1] (.names)                                             1.014    23.742
n3466.out[0] (.names)                                            0.261    24.003
n3417.in[3] (.names)                                             1.014    25.016
n3417.out[0] (.names)                                            0.261    25.277
n3469.in[2] (.names)                                             1.014    26.291
n3469.out[0] (.names)                                            0.261    26.552
n3470.in[1] (.names)                                             1.014    27.566
n3470.out[0] (.names)                                            0.261    27.827
n3473.in[1] (.names)                                             1.014    28.841
n3473.out[0] (.names)                                            0.261    29.102
n3477.in[3] (.names)                                             1.014    30.116
n3477.out[0] (.names)                                            0.261    30.377
n3478.in[1] (.names)                                             1.014    31.390
n3478.out[0] (.names)                                            0.261    31.651
n3479.in[1] (.names)                                             1.014    32.665
n3479.out[0] (.names)                                            0.261    32.926
n3480.in[0] (.names)                                             1.014    33.940
n3480.out[0] (.names)                                            0.261    34.201
n2938.in[0] (.names)                                             1.014    35.215
n2938.out[0] (.names)                                            0.261    35.476
n3498.in[1] (.names)                                             1.014    36.490
n3498.out[0] (.names)                                            0.261    36.751
n3474.in[0] (.names)                                             1.014    37.765
n3474.out[0] (.names)                                            0.261    38.026
n3481.in[0] (.names)                                             1.014    39.039
n3481.out[0] (.names)                                            0.261    39.300
n3484.in[3] (.names)                                             1.014    40.314
n3484.out[0] (.names)                                            0.261    40.575
n3490.in[2] (.names)                                             1.014    41.589
n3490.out[0] (.names)                                            0.261    41.850
n1199.in[0] (.names)                                             1.014    42.864
n1199.out[0] (.names)                                            0.261    43.125
n3491.in[0] (.names)                                             1.014    44.139
n3491.out[0] (.names)                                            0.261    44.400
n3492.in[1] (.names)                                             1.014    45.413
n3492.out[0] (.names)                                            0.261    45.674
n3493.in[0] (.names)                                             1.014    46.688
n3493.out[0] (.names)                                            0.261    46.949
n1274.in[0] (.names)                                             1.014    47.963
n1274.out[0] (.names)                                            0.261    48.224
n3494.in[0] (.names)                                             1.014    49.238
n3494.out[0] (.names)                                            0.261    49.499
n1910.in[2] (.names)                                             1.014    50.513
n1910.out[0] (.names)                                            0.261    50.774
n899.in[0] (.names)                                              1.014    51.787
n899.out[0] (.names)                                             0.261    52.048
n3496.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3496.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 11
Startpoint: n2246.Q[0] (.latch clocked by pclk)
Endpoint  : n2326.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2246.clk[0] (.latch)                                            1.014     1.014
n2246.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2251.in[0] (.names)                                             1.014     2.070
n2251.out[0] (.names)                                            0.261     2.331
n2252.in[2] (.names)                                             1.014     3.344
n2252.out[0] (.names)                                            0.261     3.605
n1585.in[0] (.names)                                             1.014     4.619
n1585.out[0] (.names)                                            0.261     4.880
n2147.in[0] (.names)                                             1.014     5.894
n2147.out[0] (.names)                                            0.261     6.155
n2148.in[1] (.names)                                             1.014     7.169
n2148.out[0] (.names)                                            0.261     7.430
n2155.in[1] (.names)                                             1.014     8.444
n2155.out[0] (.names)                                            0.261     8.705
n2158.in[1] (.names)                                             1.014     9.719
n2158.out[0] (.names)                                            0.261     9.980
n2133.in[0] (.names)                                             1.014    10.993
n2133.out[0] (.names)                                            0.261    11.254
n1642.in[0] (.names)                                             1.014    12.268
n1642.out[0] (.names)                                            0.261    12.529
n2386.in[1] (.names)                                             1.014    13.543
n2386.out[0] (.names)                                            0.261    13.804
n2446.in[1] (.names)                                             1.014    14.818
n2446.out[0] (.names)                                            0.261    15.079
n2484.in[1] (.names)                                             1.014    16.093
n2484.out[0] (.names)                                            0.261    16.354
n2487.in[1] (.names)                                             1.014    17.367
n2487.out[0] (.names)                                            0.261    17.628
n2491.in[0] (.names)                                             1.014    18.642
n2491.out[0] (.names)                                            0.261    18.903
n2462.in[1] (.names)                                             1.014    19.917
n2462.out[0] (.names)                                            0.261    20.178
n1978.in[0] (.names)                                             1.014    21.192
n1978.out[0] (.names)                                            0.261    21.453
n2403.in[0] (.names)                                             1.014    22.467
n2403.out[0] (.names)                                            0.261    22.728
n2766.in[1] (.names)                                             1.014    23.742
n2766.out[0] (.names)                                            0.261    24.003
n2767.in[0] (.names)                                             1.014    25.016
n2767.out[0] (.names)                                            0.261    25.277
n2768.in[0] (.names)                                             1.014    26.291
n2768.out[0] (.names)                                            0.261    26.552
n2443.in[1] (.names)                                             1.014    27.566
n2443.out[0] (.names)                                            0.261    27.827
n2444.in[0] (.names)                                             1.014    28.841
n2444.out[0] (.names)                                            0.261    29.102
n2441.in[1] (.names)                                             1.014    30.116
n2441.out[0] (.names)                                            0.261    30.377
n2442.in[0] (.names)                                             1.014    31.390
n2442.out[0] (.names)                                            0.261    31.651
n2440.in[1] (.names)                                             1.014    32.665
n2440.out[0] (.names)                                            0.261    32.926
n2445.in[0] (.names)                                             1.014    33.940
n2445.out[0] (.names)                                            0.261    34.201
n2448.in[1] (.names)                                             1.014    35.215
n2448.out[0] (.names)                                            0.261    35.476
n2465.in[0] (.names)                                             1.014    36.490
n2465.out[0] (.names)                                            0.261    36.751
n2597.in[1] (.names)                                             1.014    37.765
n2597.out[0] (.names)                                            0.261    38.026
n2599.in[0] (.names)                                             1.014    39.039
n2599.out[0] (.names)                                            0.261    39.300
n2613.in[0] (.names)                                             1.014    40.314
n2613.out[0] (.names)                                            0.261    40.575
n2608.in[1] (.names)                                             1.014    41.589
n2608.out[0] (.names)                                            0.261    41.850
n2609.in[1] (.names)                                             1.014    42.864
n2609.out[0] (.names)                                            0.261    43.125
n2614.in[1] (.names)                                             1.014    44.139
n2614.out[0] (.names)                                            0.261    44.400
n2619.in[2] (.names)                                             1.014    45.413
n2619.out[0] (.names)                                            0.261    45.674
n2624.in[0] (.names)                                             1.014    46.688
n2624.out[0] (.names)                                            0.261    46.949
n1340.in[0] (.names)                                             1.014    47.963
n1340.out[0] (.names)                                            0.261    48.224
n2102.in[0] (.names)                                             1.014    49.238
n2102.out[0] (.names)                                            0.261    49.499
n2324.in[1] (.names)                                             1.014    50.513
n2324.out[0] (.names)                                            0.261    50.774
n2325.in[1] (.names)                                             1.014    51.787
n2325.out[0] (.names)                                            0.261    52.048
n2326.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2326.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 12
Startpoint: n7108.Q[0] (.latch clocked by pclk)
Endpoint  : n1291.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7108.clk[0] (.latch)                                            1.014     1.014
n7108.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6891.in[1] (.names)                                             1.014     2.070
n6891.out[0] (.names)                                            0.261     2.331
n7089.in[0] (.names)                                             1.014     3.344
n7089.out[0] (.names)                                            0.261     3.605
n7109.in[0] (.names)                                             1.014     4.619
n7109.out[0] (.names)                                            0.261     4.880
n7110.in[0] (.names)                                             1.014     5.894
n7110.out[0] (.names)                                            0.261     6.155
n6780.in[2] (.names)                                             1.014     7.169
n6780.out[0] (.names)                                            0.261     7.430
n6740.in[1] (.names)                                             1.014     8.444
n6740.out[0] (.names)                                            0.261     8.705
n6741.in[2] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6745.in[2] (.names)                                             1.014    10.993
n6745.out[0] (.names)                                            0.261    11.254
n6746.in[0] (.names)                                             1.014    12.268
n6746.out[0] (.names)                                            0.261    12.529
n6729.in[0] (.names)                                             1.014    13.543
n6729.out[0] (.names)                                            0.261    13.804
n6731.in[0] (.names)                                             1.014    14.818
n6731.out[0] (.names)                                            0.261    15.079
n6733.in[1] (.names)                                             1.014    16.093
n6733.out[0] (.names)                                            0.261    16.354
n6735.in[0] (.names)                                             1.014    17.367
n6735.out[0] (.names)                                            0.261    17.628
n6736.in[0] (.names)                                             1.014    18.642
n6736.out[0] (.names)                                            0.261    18.903
n6909.in[1] (.names)                                             1.014    19.917
n6909.out[0] (.names)                                            0.261    20.178
n6910.in[0] (.names)                                             1.014    21.192
n6910.out[0] (.names)                                            0.261    21.453
n6931.in[2] (.names)                                             1.014    22.467
n6931.out[0] (.names)                                            0.261    22.728
n6934.in[2] (.names)                                             1.014    23.742
n6934.out[0] (.names)                                            0.261    24.003
n6935.in[0] (.names)                                             1.014    25.016
n6935.out[0] (.names)                                            0.261    25.277
n6936.in[1] (.names)                                             1.014    26.291
n6936.out[0] (.names)                                            0.261    26.552
n6938.in[0] (.names)                                             1.014    27.566
n6938.out[0] (.names)                                            0.261    27.827
n6939.in[0] (.names)                                             1.014    28.841
n6939.out[0] (.names)                                            0.261    29.102
n6940.in[0] (.names)                                             1.014    30.116
n6940.out[0] (.names)                                            0.261    30.377
n6941.in[0] (.names)                                             1.014    31.390
n6941.out[0] (.names)                                            0.261    31.651
n6942.in[1] (.names)                                             1.014    32.665
n6942.out[0] (.names)                                            0.261    32.926
n6943.in[1] (.names)                                             1.014    33.940
n6943.out[0] (.names)                                            0.261    34.201
n6945.in[1] (.names)                                             1.014    35.215
n6945.out[0] (.names)                                            0.261    35.476
n6946.in[0] (.names)                                             1.014    36.490
n6946.out[0] (.names)                                            0.261    36.751
n6947.in[0] (.names)                                             1.014    37.765
n6947.out[0] (.names)                                            0.261    38.026
n6969.in[0] (.names)                                             1.014    39.039
n6969.out[0] (.names)                                            0.261    39.300
n1297.in[0] (.names)                                             1.014    40.314
n1297.out[0] (.names)                                            0.261    40.575
n3808.in[2] (.names)                                             1.014    41.589
n3808.out[0] (.names)                                            0.261    41.850
n3819.in[0] (.names)                                             1.014    42.864
n3819.out[0] (.names)                                            0.261    43.125
n1125.in[1] (.names)                                             1.014    44.139
n1125.out[0] (.names)                                            0.261    44.400
n3825.in[1] (.names)                                             1.014    45.413
n3825.out[0] (.names)                                            0.261    45.674
n3827.in[3] (.names)                                             1.014    46.688
n3827.out[0] (.names)                                            0.261    46.949
n3828.in[0] (.names)                                             1.014    47.963
n3828.out[0] (.names)                                            0.261    48.224
n3624.in[0] (.names)                                             1.014    49.238
n3624.out[0] (.names)                                            0.261    49.499
n3830.in[0] (.names)                                             1.014    50.513
n3830.out[0] (.names)                                            0.261    50.774
n1290.in[0] (.names)                                             1.014    51.787
n1290.out[0] (.names)                                            0.261    52.048
n1291.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1291.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 13
Startpoint: n2000.Q[0] (.latch clocked by pclk)
Endpoint  : n5829.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2000.clk[0] (.latch)                                            1.014     1.014
n2000.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6152.in[0] (.names)                                             1.014     2.070
n6152.out[0] (.names)                                            0.261     2.331
n6213.in[0] (.names)                                             1.014     3.344
n6213.out[0] (.names)                                            0.261     3.605
n6214.in[0] (.names)                                             1.014     4.619
n6214.out[0] (.names)                                            0.261     4.880
n6169.in[2] (.names)                                             1.014     5.894
n6169.out[0] (.names)                                            0.261     6.155
n6170.in[3] (.names)                                             1.014     7.169
n6170.out[0] (.names)                                            0.261     7.430
n6173.in[0] (.names)                                             1.014     8.444
n6173.out[0] (.names)                                            0.261     8.705
n5789.in[0] (.names)                                             1.014     9.719
n5789.out[0] (.names)                                            0.261     9.980
n6562.in[0] (.names)                                             1.014    10.993
n6562.out[0] (.names)                                            0.261    11.254
n6513.in[1] (.names)                                             1.014    12.268
n6513.out[0] (.names)                                            0.261    12.529
n6514.in[2] (.names)                                             1.014    13.543
n6514.out[0] (.names)                                            0.261    13.804
n6523.in[2] (.names)                                             1.014    14.818
n6523.out[0] (.names)                                            0.261    15.079
n6525.in[1] (.names)                                             1.014    16.093
n6525.out[0] (.names)                                            0.261    16.354
n6203.in[0] (.names)                                             1.014    17.367
n6203.out[0] (.names)                                            0.261    17.628
n6205.in[0] (.names)                                             1.014    18.642
n6205.out[0] (.names)                                            0.261    18.903
n6207.in[2] (.names)                                             1.014    19.917
n6207.out[0] (.names)                                            0.261    20.178
n6210.in[1] (.names)                                             1.014    21.192
n6210.out[0] (.names)                                            0.261    21.453
n6195.in[0] (.names)                                             1.014    22.467
n6195.out[0] (.names)                                            0.261    22.728
n6199.in[0] (.names)                                             1.014    23.742
n6199.out[0] (.names)                                            0.261    24.003
n6211.in[1] (.names)                                             1.014    25.016
n6211.out[0] (.names)                                            0.261    25.277
n5898.in[1] (.names)                                             1.014    26.291
n5898.out[0] (.names)                                            0.261    26.552
n6074.in[1] (.names)                                             1.014    27.566
n6074.out[0] (.names)                                            0.261    27.827
n1165.in[2] (.names)                                             1.014    28.841
n1165.out[0] (.names)                                            0.261    29.102
n6222.in[1] (.names)                                             1.014    30.116
n6222.out[0] (.names)                                            0.261    30.377
n6224.in[0] (.names)                                             1.014    31.390
n6224.out[0] (.names)                                            0.261    31.651
n6176.in[1] (.names)                                             1.014    32.665
n6176.out[0] (.names)                                            0.261    32.926
n5808.in[0] (.names)                                             1.014    33.940
n5808.out[0] (.names)                                            0.261    34.201
n6226.in[0] (.names)                                             1.014    35.215
n6226.out[0] (.names)                                            0.261    35.476
n5923.in[0] (.names)                                             1.014    36.490
n5923.out[0] (.names)                                            0.261    36.751
n6200.in[0] (.names)                                             1.014    37.765
n6200.out[0] (.names)                                            0.261    38.026
n5832.in[1] (.names)                                             1.014    39.039
n5832.out[0] (.names)                                            0.261    39.300
n5887.in[3] (.names)                                             1.014    40.314
n5887.out[0] (.names)                                            0.261    40.575
n5912.in[1] (.names)                                             1.014    41.589
n5912.out[0] (.names)                                            0.261    41.850
n5816.in[1] (.names)                                             1.014    42.864
n5816.out[0] (.names)                                            0.261    43.125
n5913.in[0] (.names)                                             1.014    44.139
n5913.out[0] (.names)                                            0.261    44.400
n5917.in[0] (.names)                                             1.014    45.413
n5917.out[0] (.names)                                            0.261    45.674
n5918.in[1] (.names)                                             1.014    46.688
n5918.out[0] (.names)                                            0.261    46.949
n6097.in[2] (.names)                                             1.014    47.963
n6097.out[0] (.names)                                            0.261    48.224
n6099.in[2] (.names)                                             1.014    49.238
n6099.out[0] (.names)                                            0.261    49.499
n5795.in[0] (.names)                                             1.014    50.513
n5795.out[0] (.names)                                            0.261    50.774
n5828.in[0] (.names)                                             1.014    51.787
n5828.out[0] (.names)                                            0.261    52.048
n5829.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5829.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 14
Startpoint: n7108.Q[0] (.latch clocked by pclk)
Endpoint  : n3909.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7108.clk[0] (.latch)                                            1.014     1.014
n7108.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6891.in[1] (.names)                                             1.014     2.070
n6891.out[0] (.names)                                            0.261     2.331
n7089.in[0] (.names)                                             1.014     3.344
n7089.out[0] (.names)                                            0.261     3.605
n7109.in[0] (.names)                                             1.014     4.619
n7109.out[0] (.names)                                            0.261     4.880
n7110.in[0] (.names)                                             1.014     5.894
n7110.out[0] (.names)                                            0.261     6.155
n6780.in[2] (.names)                                             1.014     7.169
n6780.out[0] (.names)                                            0.261     7.430
n6740.in[1] (.names)                                             1.014     8.444
n6740.out[0] (.names)                                            0.261     8.705
n6741.in[2] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6745.in[2] (.names)                                             1.014    10.993
n6745.out[0] (.names)                                            0.261    11.254
n6746.in[0] (.names)                                             1.014    12.268
n6746.out[0] (.names)                                            0.261    12.529
n6729.in[0] (.names)                                             1.014    13.543
n6729.out[0] (.names)                                            0.261    13.804
n6731.in[0] (.names)                                             1.014    14.818
n6731.out[0] (.names)                                            0.261    15.079
n6733.in[1] (.names)                                             1.014    16.093
n6733.out[0] (.names)                                            0.261    16.354
n6735.in[0] (.names)                                             1.014    17.367
n6735.out[0] (.names)                                            0.261    17.628
n6736.in[0] (.names)                                             1.014    18.642
n6736.out[0] (.names)                                            0.261    18.903
n6909.in[1] (.names)                                             1.014    19.917
n6909.out[0] (.names)                                            0.261    20.178
n6910.in[0] (.names)                                             1.014    21.192
n6910.out[0] (.names)                                            0.261    21.453
n6931.in[2] (.names)                                             1.014    22.467
n6931.out[0] (.names)                                            0.261    22.728
n6934.in[2] (.names)                                             1.014    23.742
n6934.out[0] (.names)                                            0.261    24.003
n6935.in[0] (.names)                                             1.014    25.016
n6935.out[0] (.names)                                            0.261    25.277
n6936.in[1] (.names)                                             1.014    26.291
n6936.out[0] (.names)                                            0.261    26.552
n6938.in[0] (.names)                                             1.014    27.566
n6938.out[0] (.names)                                            0.261    27.827
n6939.in[0] (.names)                                             1.014    28.841
n6939.out[0] (.names)                                            0.261    29.102
n6940.in[0] (.names)                                             1.014    30.116
n6940.out[0] (.names)                                            0.261    30.377
n6941.in[0] (.names)                                             1.014    31.390
n6941.out[0] (.names)                                            0.261    31.651
n6942.in[1] (.names)                                             1.014    32.665
n6942.out[0] (.names)                                            0.261    32.926
n6943.in[1] (.names)                                             1.014    33.940
n6943.out[0] (.names)                                            0.261    34.201
n6945.in[1] (.names)                                             1.014    35.215
n6945.out[0] (.names)                                            0.261    35.476
n6946.in[0] (.names)                                             1.014    36.490
n6946.out[0] (.names)                                            0.261    36.751
n6947.in[0] (.names)                                             1.014    37.765
n6947.out[0] (.names)                                            0.261    38.026
n6969.in[0] (.names)                                             1.014    39.039
n6969.out[0] (.names)                                            0.261    39.300
n1297.in[0] (.names)                                             1.014    40.314
n1297.out[0] (.names)                                            0.261    40.575
n3808.in[2] (.names)                                             1.014    41.589
n3808.out[0] (.names)                                            0.261    41.850
n3819.in[0] (.names)                                             1.014    42.864
n3819.out[0] (.names)                                            0.261    43.125
n1125.in[1] (.names)                                             1.014    44.139
n1125.out[0] (.names)                                            0.261    44.400
n3825.in[1] (.names)                                             1.014    45.413
n3825.out[0] (.names)                                            0.261    45.674
n3827.in[3] (.names)                                             1.014    46.688
n3827.out[0] (.names)                                            0.261    46.949
n3828.in[0] (.names)                                             1.014    47.963
n3828.out[0] (.names)                                            0.261    48.224
n3624.in[0] (.names)                                             1.014    49.238
n3624.out[0] (.names)                                            0.261    49.499
n3830.in[0] (.names)                                             1.014    50.513
n3830.out[0] (.names)                                            0.261    50.774
n1290.in[0] (.names)                                             1.014    51.787
n1290.out[0] (.names)                                            0.261    52.048
n3909.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3909.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n7138.Q[0] (.latch clocked by pclk)
Endpoint  : n6608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7138.clk[0] (.latch)                                            1.014     1.014
n7138.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7215.in[0] (.names)                                             1.014     2.070
n7215.out[0] (.names)                                            0.261     2.331
n6721.in[0] (.names)                                             1.014     3.344
n6721.out[0] (.names)                                            0.261     3.605
n6722.in[2] (.names)                                             1.014     4.619
n6722.out[0] (.names)                                            0.261     4.880
n6723.in[0] (.names)                                             1.014     5.894
n6723.out[0] (.names)                                            0.261     6.155
n6886.in[0] (.names)                                             1.014     7.169
n6886.out[0] (.names)                                            0.261     7.430
n6888.in[0] (.names)                                             1.014     8.444
n6888.out[0] (.names)                                            0.261     8.705
n6889.in[0] (.names)                                             1.014     9.719
n6889.out[0] (.names)                                            0.261     9.980
n6894.in[0] (.names)                                             1.014    10.993
n6894.out[0] (.names)                                            0.261    11.254
n6789.in[0] (.names)                                             1.014    12.268
n6789.out[0] (.names)                                            0.261    12.529
n6787.in[1] (.names)                                             1.014    13.543
n6787.out[0] (.names)                                            0.261    13.804
n6790.in[0] (.names)                                             1.014    14.818
n6790.out[0] (.names)                                            0.261    15.079
n6791.in[1] (.names)                                             1.014    16.093
n6791.out[0] (.names)                                            0.261    16.354
n6792.in[0] (.names)                                             1.014    17.367
n6792.out[0] (.names)                                            0.261    17.628
n6811.in[0] (.names)                                             1.014    18.642
n6811.out[0] (.names)                                            0.261    18.903
n6822.in[0] (.names)                                             1.014    19.917
n6822.out[0] (.names)                                            0.261    20.178
n6823.in[0] (.names)                                             1.014    21.192
n6823.out[0] (.names)                                            0.261    21.453
n6824.in[0] (.names)                                             1.014    22.467
n6824.out[0] (.names)                                            0.261    22.728
n3821.in[0] (.names)                                             1.014    23.742
n3821.out[0] (.names)                                            0.261    24.003
n6778.in[0] (.names)                                             1.014    25.016
n6778.out[0] (.names)                                            0.261    25.277
n6779.in[1] (.names)                                             1.014    26.291
n6779.out[0] (.names)                                            0.261    26.552
n6827.in[2] (.names)                                             1.014    27.566
n6827.out[0] (.names)                                            0.261    27.827
n6828.in[0] (.names)                                             1.014    28.841
n6828.out[0] (.names)                                            0.261    29.102
n6829.in[0] (.names)                                             1.014    30.116
n6829.out[0] (.names)                                            0.261    30.377
n6830.in[2] (.names)                                             1.014    31.390
n6830.out[0] (.names)                                            0.261    31.651
n6831.in[0] (.names)                                             1.014    32.665
n6831.out[0] (.names)                                            0.261    32.926
n6832.in[0] (.names)                                             1.014    33.940
n6832.out[0] (.names)                                            0.261    34.201
n6834.in[0] (.names)                                             1.014    35.215
n6834.out[0] (.names)                                            0.261    35.476
n6699.in[0] (.names)                                             1.014    36.490
n6699.out[0] (.names)                                            0.261    36.751
n6835.in[1] (.names)                                             1.014    37.765
n6835.out[0] (.names)                                            0.261    38.026
n6836.in[0] (.names)                                             1.014    39.039
n6836.out[0] (.names)                                            0.261    39.300
n6837.in[1] (.names)                                             1.014    40.314
n6837.out[0] (.names)                                            0.261    40.575
n6842.in[1] (.names)                                             1.014    41.589
n6842.out[0] (.names)                                            0.261    41.850
n6857.in[3] (.names)                                             1.014    42.864
n6857.out[0] (.names)                                            0.261    43.125
n5564.in[0] (.names)                                             1.014    44.139
n5564.out[0] (.names)                                            0.261    44.400
n6851.in[0] (.names)                                             1.014    45.413
n6851.out[0] (.names)                                            0.261    45.674
n6858.in[0] (.names)                                             1.014    46.688
n6858.out[0] (.names)                                            0.261    46.949
n6967.in[2] (.names)                                             1.014    47.963
n6967.out[0] (.names)                                            0.261    48.224
n6983.in[1] (.names)                                             1.014    49.238
n6983.out[0] (.names)                                            0.261    49.499
n6986.in[1] (.names)                                             1.014    50.513
n6986.out[0] (.names)                                            0.261    50.774
n6607.in[1] (.names)                                             1.014    51.787
n6607.out[0] (.names)                                            0.261    52.048
n6608.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6608.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n7138.Q[0] (.latch clocked by pclk)
Endpoint  : n6984.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7138.clk[0] (.latch)                                            1.014     1.014
n7138.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7215.in[0] (.names)                                             1.014     2.070
n7215.out[0] (.names)                                            0.261     2.331
n6721.in[0] (.names)                                             1.014     3.344
n6721.out[0] (.names)                                            0.261     3.605
n6722.in[2] (.names)                                             1.014     4.619
n6722.out[0] (.names)                                            0.261     4.880
n6723.in[0] (.names)                                             1.014     5.894
n6723.out[0] (.names)                                            0.261     6.155
n6886.in[0] (.names)                                             1.014     7.169
n6886.out[0] (.names)                                            0.261     7.430
n6888.in[0] (.names)                                             1.014     8.444
n6888.out[0] (.names)                                            0.261     8.705
n6889.in[0] (.names)                                             1.014     9.719
n6889.out[0] (.names)                                            0.261     9.980
n6894.in[0] (.names)                                             1.014    10.993
n6894.out[0] (.names)                                            0.261    11.254
n6789.in[0] (.names)                                             1.014    12.268
n6789.out[0] (.names)                                            0.261    12.529
n6787.in[1] (.names)                                             1.014    13.543
n6787.out[0] (.names)                                            0.261    13.804
n6790.in[0] (.names)                                             1.014    14.818
n6790.out[0] (.names)                                            0.261    15.079
n6791.in[1] (.names)                                             1.014    16.093
n6791.out[0] (.names)                                            0.261    16.354
n6792.in[0] (.names)                                             1.014    17.367
n6792.out[0] (.names)                                            0.261    17.628
n6811.in[0] (.names)                                             1.014    18.642
n6811.out[0] (.names)                                            0.261    18.903
n6822.in[0] (.names)                                             1.014    19.917
n6822.out[0] (.names)                                            0.261    20.178
n6823.in[0] (.names)                                             1.014    21.192
n6823.out[0] (.names)                                            0.261    21.453
n6824.in[0] (.names)                                             1.014    22.467
n6824.out[0] (.names)                                            0.261    22.728
n3821.in[0] (.names)                                             1.014    23.742
n3821.out[0] (.names)                                            0.261    24.003
n6778.in[0] (.names)                                             1.014    25.016
n6778.out[0] (.names)                                            0.261    25.277
n6779.in[1] (.names)                                             1.014    26.291
n6779.out[0] (.names)                                            0.261    26.552
n6827.in[2] (.names)                                             1.014    27.566
n6827.out[0] (.names)                                            0.261    27.827
n6828.in[0] (.names)                                             1.014    28.841
n6828.out[0] (.names)                                            0.261    29.102
n6829.in[0] (.names)                                             1.014    30.116
n6829.out[0] (.names)                                            0.261    30.377
n6830.in[2] (.names)                                             1.014    31.390
n6830.out[0] (.names)                                            0.261    31.651
n6831.in[0] (.names)                                             1.014    32.665
n6831.out[0] (.names)                                            0.261    32.926
n6832.in[0] (.names)                                             1.014    33.940
n6832.out[0] (.names)                                            0.261    34.201
n6834.in[0] (.names)                                             1.014    35.215
n6834.out[0] (.names)                                            0.261    35.476
n6699.in[0] (.names)                                             1.014    36.490
n6699.out[0] (.names)                                            0.261    36.751
n6835.in[1] (.names)                                             1.014    37.765
n6835.out[0] (.names)                                            0.261    38.026
n6836.in[0] (.names)                                             1.014    39.039
n6836.out[0] (.names)                                            0.261    39.300
n6837.in[1] (.names)                                             1.014    40.314
n6837.out[0] (.names)                                            0.261    40.575
n6842.in[1] (.names)                                             1.014    41.589
n6842.out[0] (.names)                                            0.261    41.850
n6857.in[3] (.names)                                             1.014    42.864
n6857.out[0] (.names)                                            0.261    43.125
n5564.in[0] (.names)                                             1.014    44.139
n5564.out[0] (.names)                                            0.261    44.400
n6851.in[0] (.names)                                             1.014    45.413
n6851.out[0] (.names)                                            0.261    45.674
n6858.in[0] (.names)                                             1.014    46.688
n6858.out[0] (.names)                                            0.261    46.949
n6967.in[2] (.names)                                             1.014    47.963
n6967.out[0] (.names)                                            0.261    48.224
n6983.in[1] (.names)                                             1.014    49.238
n6983.out[0] (.names)                                            0.261    49.499
n6986.in[1] (.names)                                             1.014    50.513
n6986.out[0] (.names)                                            0.261    50.774
n6607.in[1] (.names)                                             1.014    51.787
n6607.out[0] (.names)                                            0.261    52.048
n6984.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6984.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n2000.Q[0] (.latch clocked by pclk)
Endpoint  : n5810.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2000.clk[0] (.latch)                                            1.014     1.014
n2000.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6152.in[0] (.names)                                             1.014     2.070
n6152.out[0] (.names)                                            0.261     2.331
n6213.in[0] (.names)                                             1.014     3.344
n6213.out[0] (.names)                                            0.261     3.605
n6214.in[0] (.names)                                             1.014     4.619
n6214.out[0] (.names)                                            0.261     4.880
n6169.in[2] (.names)                                             1.014     5.894
n6169.out[0] (.names)                                            0.261     6.155
n6170.in[3] (.names)                                             1.014     7.169
n6170.out[0] (.names)                                            0.261     7.430
n6173.in[0] (.names)                                             1.014     8.444
n6173.out[0] (.names)                                            0.261     8.705
n5789.in[0] (.names)                                             1.014     9.719
n5789.out[0] (.names)                                            0.261     9.980
n6562.in[0] (.names)                                             1.014    10.993
n6562.out[0] (.names)                                            0.261    11.254
n6513.in[1] (.names)                                             1.014    12.268
n6513.out[0] (.names)                                            0.261    12.529
n6514.in[2] (.names)                                             1.014    13.543
n6514.out[0] (.names)                                            0.261    13.804
n6523.in[2] (.names)                                             1.014    14.818
n6523.out[0] (.names)                                            0.261    15.079
n6525.in[1] (.names)                                             1.014    16.093
n6525.out[0] (.names)                                            0.261    16.354
n6203.in[0] (.names)                                             1.014    17.367
n6203.out[0] (.names)                                            0.261    17.628
n6205.in[0] (.names)                                             1.014    18.642
n6205.out[0] (.names)                                            0.261    18.903
n6207.in[2] (.names)                                             1.014    19.917
n6207.out[0] (.names)                                            0.261    20.178
n6210.in[1] (.names)                                             1.014    21.192
n6210.out[0] (.names)                                            0.261    21.453
n6195.in[0] (.names)                                             1.014    22.467
n6195.out[0] (.names)                                            0.261    22.728
n6199.in[0] (.names)                                             1.014    23.742
n6199.out[0] (.names)                                            0.261    24.003
n6211.in[1] (.names)                                             1.014    25.016
n6211.out[0] (.names)                                            0.261    25.277
n5898.in[1] (.names)                                             1.014    26.291
n5898.out[0] (.names)                                            0.261    26.552
n6074.in[1] (.names)                                             1.014    27.566
n6074.out[0] (.names)                                            0.261    27.827
n1165.in[2] (.names)                                             1.014    28.841
n1165.out[0] (.names)                                            0.261    29.102
n6222.in[1] (.names)                                             1.014    30.116
n6222.out[0] (.names)                                            0.261    30.377
n6224.in[0] (.names)                                             1.014    31.390
n6224.out[0] (.names)                                            0.261    31.651
n6176.in[1] (.names)                                             1.014    32.665
n6176.out[0] (.names)                                            0.261    32.926
n5808.in[0] (.names)                                             1.014    33.940
n5808.out[0] (.names)                                            0.261    34.201
n6226.in[0] (.names)                                             1.014    35.215
n6226.out[0] (.names)                                            0.261    35.476
n5923.in[0] (.names)                                             1.014    36.490
n5923.out[0] (.names)                                            0.261    36.751
n5924.in[2] (.names)                                             1.014    37.765
n5924.out[0] (.names)                                            0.261    38.026
n5928.in[0] (.names)                                             1.014    39.039
n5928.out[0] (.names)                                            0.261    39.300
n5930.in[2] (.names)                                             1.014    40.314
n5930.out[0] (.names)                                            0.261    40.575
n5933.in[0] (.names)                                             1.014    41.589
n5933.out[0] (.names)                                            0.261    41.850
n5936.in[0] (.names)                                             1.014    42.864
n5936.out[0] (.names)                                            0.261    43.125
n5942.in[0] (.names)                                             1.014    44.139
n5942.out[0] (.names)                                            0.261    44.400
n5949.in[2] (.names)                                             1.014    45.413
n5949.out[0] (.names)                                            0.261    45.674
n1197.in[0] (.names)                                             1.014    46.688
n1197.out[0] (.names)                                            0.261    46.949
n5952.in[0] (.names)                                             1.014    47.963
n5952.out[0] (.names)                                            0.261    48.224
n5953.in[0] (.names)                                             1.014    49.238
n5953.out[0] (.names)                                            0.261    49.499
n5806.in[0] (.names)                                             1.014    50.513
n5806.out[0] (.names)                                            0.261    50.774
n5809.in[1] (.names)                                             1.014    51.787
n5809.out[0] (.names)                                            0.261    52.048
n5810.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5810.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n2000.Q[0] (.latch clocked by pclk)
Endpoint  : n5891.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2000.clk[0] (.latch)                                            1.014     1.014
n2000.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6152.in[0] (.names)                                             1.014     2.070
n6152.out[0] (.names)                                            0.261     2.331
n6213.in[0] (.names)                                             1.014     3.344
n6213.out[0] (.names)                                            0.261     3.605
n6214.in[0] (.names)                                             1.014     4.619
n6214.out[0] (.names)                                            0.261     4.880
n6169.in[2] (.names)                                             1.014     5.894
n6169.out[0] (.names)                                            0.261     6.155
n6170.in[3] (.names)                                             1.014     7.169
n6170.out[0] (.names)                                            0.261     7.430
n6173.in[0] (.names)                                             1.014     8.444
n6173.out[0] (.names)                                            0.261     8.705
n5789.in[0] (.names)                                             1.014     9.719
n5789.out[0] (.names)                                            0.261     9.980
n6562.in[0] (.names)                                             1.014    10.993
n6562.out[0] (.names)                                            0.261    11.254
n6513.in[1] (.names)                                             1.014    12.268
n6513.out[0] (.names)                                            0.261    12.529
n6514.in[2] (.names)                                             1.014    13.543
n6514.out[0] (.names)                                            0.261    13.804
n6523.in[2] (.names)                                             1.014    14.818
n6523.out[0] (.names)                                            0.261    15.079
n6525.in[1] (.names)                                             1.014    16.093
n6525.out[0] (.names)                                            0.261    16.354
n6203.in[0] (.names)                                             1.014    17.367
n6203.out[0] (.names)                                            0.261    17.628
n6205.in[0] (.names)                                             1.014    18.642
n6205.out[0] (.names)                                            0.261    18.903
n6207.in[2] (.names)                                             1.014    19.917
n6207.out[0] (.names)                                            0.261    20.178
n6210.in[1] (.names)                                             1.014    21.192
n6210.out[0] (.names)                                            0.261    21.453
n6195.in[0] (.names)                                             1.014    22.467
n6195.out[0] (.names)                                            0.261    22.728
n6199.in[0] (.names)                                             1.014    23.742
n6199.out[0] (.names)                                            0.261    24.003
n6211.in[1] (.names)                                             1.014    25.016
n6211.out[0] (.names)                                            0.261    25.277
n5898.in[1] (.names)                                             1.014    26.291
n5898.out[0] (.names)                                            0.261    26.552
n6074.in[1] (.names)                                             1.014    27.566
n6074.out[0] (.names)                                            0.261    27.827
n1165.in[2] (.names)                                             1.014    28.841
n1165.out[0] (.names)                                            0.261    29.102
n6222.in[1] (.names)                                             1.014    30.116
n6222.out[0] (.names)                                            0.261    30.377
n6224.in[0] (.names)                                             1.014    31.390
n6224.out[0] (.names)                                            0.261    31.651
n6176.in[1] (.names)                                             1.014    32.665
n6176.out[0] (.names)                                            0.261    32.926
n5808.in[0] (.names)                                             1.014    33.940
n5808.out[0] (.names)                                            0.261    34.201
n6226.in[0] (.names)                                             1.014    35.215
n6226.out[0] (.names)                                            0.261    35.476
n5923.in[0] (.names)                                             1.014    36.490
n5923.out[0] (.names)                                            0.261    36.751
n5924.in[2] (.names)                                             1.014    37.765
n5924.out[0] (.names)                                            0.261    38.026
n5928.in[0] (.names)                                             1.014    39.039
n5928.out[0] (.names)                                            0.261    39.300
n5930.in[2] (.names)                                             1.014    40.314
n5930.out[0] (.names)                                            0.261    40.575
n5933.in[0] (.names)                                             1.014    41.589
n5933.out[0] (.names)                                            0.261    41.850
n5936.in[0] (.names)                                             1.014    42.864
n5936.out[0] (.names)                                            0.261    43.125
n5942.in[0] (.names)                                             1.014    44.139
n5942.out[0] (.names)                                            0.261    44.400
n5949.in[2] (.names)                                             1.014    45.413
n5949.out[0] (.names)                                            0.261    45.674
n1197.in[0] (.names)                                             1.014    46.688
n1197.out[0] (.names)                                            0.261    46.949
n5952.in[0] (.names)                                             1.014    47.963
n5952.out[0] (.names)                                            0.261    48.224
n5953.in[0] (.names)                                             1.014    49.238
n5953.out[0] (.names)                                            0.261    49.499
n5806.in[0] (.names)                                             1.014    50.513
n5806.out[0] (.names)                                            0.261    50.774
n5809.in[1] (.names)                                             1.014    51.787
n5809.out[0] (.names)                                            0.261    52.048
n5891.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5891.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n4022.Q[0] (.latch clocked by pclk)
Endpoint  : n5568.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4022.clk[0] (.latch)                                            1.014     1.014
n4022.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3752.in[0] (.names)                                             1.014     2.070
n3752.out[0] (.names)                                            0.261     2.331
n4175.in[1] (.names)                                             1.014     3.344
n4175.out[0] (.names)                                            0.261     3.605
n4114.in[2] (.names)                                             1.014     4.619
n4114.out[0] (.names)                                            0.261     4.880
n6345.in[1] (.names)                                             1.014     5.894
n6345.out[0] (.names)                                            0.261     6.155
n6340.in[2] (.names)                                             1.014     7.169
n6340.out[0] (.names)                                            0.261     7.430
n6335.in[1] (.names)                                             1.014     8.444
n6335.out[0] (.names)                                            0.261     8.705
n6336.in[3] (.names)                                             1.014     9.719
n6336.out[0] (.names)                                            0.261     9.980
n6339.in[1] (.names)                                             1.014    10.993
n6339.out[0] (.names)                                            0.261    11.254
n6341.in[0] (.names)                                             1.014    12.268
n6341.out[0] (.names)                                            0.261    12.529
n6342.in[0] (.names)                                             1.014    13.543
n6342.out[0] (.names)                                            0.261    13.804
n6311.in[1] (.names)                                             1.014    14.818
n6311.out[0] (.names)                                            0.261    15.079
n6394.in[0] (.names)                                             1.014    16.093
n6394.out[0] (.names)                                            0.261    16.354
n6398.in[0] (.names)                                             1.014    17.367
n6398.out[0] (.names)                                            0.261    17.628
n6399.in[1] (.names)                                             1.014    18.642
n6399.out[0] (.names)                                            0.261    18.903
n6263.in[3] (.names)                                             1.014    19.917
n6263.out[0] (.names)                                            0.261    20.178
n6274.in[0] (.names)                                             1.014    21.192
n6274.out[0] (.names)                                            0.261    21.453
n6390.in[2] (.names)                                             1.014    22.467
n6390.out[0] (.names)                                            0.261    22.728
n6425.in[0] (.names)                                             1.014    23.742
n6425.out[0] (.names)                                            0.261    24.003
n6426.in[0] (.names)                                             1.014    25.016
n6426.out[0] (.names)                                            0.261    25.277
n6422.in[0] (.names)                                             1.014    26.291
n6422.out[0] (.names)                                            0.261    26.552
n5718.in[0] (.names)                                             1.014    27.566
n5718.out[0] (.names)                                            0.261    27.827
n5719.in[0] (.names)                                             1.014    28.841
n5719.out[0] (.names)                                            0.261    29.102
n5687.in[0] (.names)                                             1.014    30.116
n5687.out[0] (.names)                                            0.261    30.377
n5721.in[0] (.names)                                             1.014    31.390
n5721.out[0] (.names)                                            0.261    31.651
n5723.in[1] (.names)                                             1.014    32.665
n5723.out[0] (.names)                                            0.261    32.926
n5712.in[1] (.names)                                             1.014    33.940
n5712.out[0] (.names)                                            0.261    34.201
n5708.in[2] (.names)                                             1.014    35.215
n5708.out[0] (.names)                                            0.261    35.476
n5709.in[0] (.names)                                             1.014    36.490
n5709.out[0] (.names)                                            0.261    36.751
n5710.in[1] (.names)                                             1.014    37.765
n5710.out[0] (.names)                                            0.261    38.026
n5713.in[1] (.names)                                             1.014    39.039
n5713.out[0] (.names)                                            0.261    39.300
n5735.in[1] (.names)                                             1.014    40.314
n5735.out[0] (.names)                                            0.261    40.575
n5736.in[1] (.names)                                             1.014    41.589
n5736.out[0] (.names)                                            0.261    41.850
n5739.in[0] (.names)                                             1.014    42.864
n5739.out[0] (.names)                                            0.261    43.125
n5740.in[0] (.names)                                             1.014    44.139
n5740.out[0] (.names)                                            0.261    44.400
n5741.in[1] (.names)                                             1.014    45.413
n5741.out[0] (.names)                                            0.261    45.674
n5742.in[0] (.names)                                             1.014    46.688
n5742.out[0] (.names)                                            0.261    46.949
n1256.in[0] (.names)                                             1.014    47.963
n1256.out[0] (.names)                                            0.261    48.224
n5743.in[1] (.names)                                             1.014    49.238
n5743.out[0] (.names)                                            0.261    49.499
n5571.in[0] (.names)                                             1.014    50.513
n5571.out[0] (.names)                                            0.261    50.774
n5567.in[0] (.names)                                             1.014    51.787
n5567.out[0] (.names)                                            0.261    52.048
n5568.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5568.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n7138.Q[0] (.latch clocked by pclk)
Endpoint  : n6600.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7138.clk[0] (.latch)                                            1.014     1.014
n7138.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7215.in[0] (.names)                                             1.014     2.070
n7215.out[0] (.names)                                            0.261     2.331
n6721.in[0] (.names)                                             1.014     3.344
n6721.out[0] (.names)                                            0.261     3.605
n6722.in[2] (.names)                                             1.014     4.619
n6722.out[0] (.names)                                            0.261     4.880
n6723.in[0] (.names)                                             1.014     5.894
n6723.out[0] (.names)                                            0.261     6.155
n6886.in[0] (.names)                                             1.014     7.169
n6886.out[0] (.names)                                            0.261     7.430
n6888.in[0] (.names)                                             1.014     8.444
n6888.out[0] (.names)                                            0.261     8.705
n6889.in[0] (.names)                                             1.014     9.719
n6889.out[0] (.names)                                            0.261     9.980
n6894.in[0] (.names)                                             1.014    10.993
n6894.out[0] (.names)                                            0.261    11.254
n6789.in[0] (.names)                                             1.014    12.268
n6789.out[0] (.names)                                            0.261    12.529
n6787.in[1] (.names)                                             1.014    13.543
n6787.out[0] (.names)                                            0.261    13.804
n6790.in[0] (.names)                                             1.014    14.818
n6790.out[0] (.names)                                            0.261    15.079
n6791.in[1] (.names)                                             1.014    16.093
n6791.out[0] (.names)                                            0.261    16.354
n6792.in[0] (.names)                                             1.014    17.367
n6792.out[0] (.names)                                            0.261    17.628
n6811.in[0] (.names)                                             1.014    18.642
n6811.out[0] (.names)                                            0.261    18.903
n6822.in[0] (.names)                                             1.014    19.917
n6822.out[0] (.names)                                            0.261    20.178
n6823.in[0] (.names)                                             1.014    21.192
n6823.out[0] (.names)                                            0.261    21.453
n6824.in[0] (.names)                                             1.014    22.467
n6824.out[0] (.names)                                            0.261    22.728
n3821.in[0] (.names)                                             1.014    23.742
n3821.out[0] (.names)                                            0.261    24.003
n6778.in[0] (.names)                                             1.014    25.016
n6778.out[0] (.names)                                            0.261    25.277
n6779.in[1] (.names)                                             1.014    26.291
n6779.out[0] (.names)                                            0.261    26.552
n6827.in[2] (.names)                                             1.014    27.566
n6827.out[0] (.names)                                            0.261    27.827
n6828.in[0] (.names)                                             1.014    28.841
n6828.out[0] (.names)                                            0.261    29.102
n6829.in[0] (.names)                                             1.014    30.116
n6829.out[0] (.names)                                            0.261    30.377
n6830.in[2] (.names)                                             1.014    31.390
n6830.out[0] (.names)                                            0.261    31.651
n6831.in[0] (.names)                                             1.014    32.665
n6831.out[0] (.names)                                            0.261    32.926
n6832.in[0] (.names)                                             1.014    33.940
n6832.out[0] (.names)                                            0.261    34.201
n6834.in[0] (.names)                                             1.014    35.215
n6834.out[0] (.names)                                            0.261    35.476
n6699.in[0] (.names)                                             1.014    36.490
n6699.out[0] (.names)                                            0.261    36.751
n6835.in[1] (.names)                                             1.014    37.765
n6835.out[0] (.names)                                            0.261    38.026
n6836.in[0] (.names)                                             1.014    39.039
n6836.out[0] (.names)                                            0.261    39.300
n6837.in[1] (.names)                                             1.014    40.314
n6837.out[0] (.names)                                            0.261    40.575
n6842.in[1] (.names)                                             1.014    41.589
n6842.out[0] (.names)                                            0.261    41.850
n6857.in[3] (.names)                                             1.014    42.864
n6857.out[0] (.names)                                            0.261    43.125
n5564.in[0] (.names)                                             1.014    44.139
n5564.out[0] (.names)                                            0.261    44.400
n6851.in[0] (.names)                                             1.014    45.413
n6851.out[0] (.names)                                            0.261    45.674
n6852.in[1] (.names)                                             1.014    46.688
n6852.out[0] (.names)                                            0.261    46.949
n6853.in[0] (.names)                                             1.014    47.963
n6853.out[0] (.names)                                            0.261    48.224
n6854.in[0] (.names)                                             1.014    49.238
n6854.out[0] (.names)                                            0.261    49.499
n6855.in[0] (.names)                                             1.014    50.513
n6855.out[0] (.names)                                            0.261    50.774
n6599.in[1] (.names)                                             1.014    51.787
n6599.out[0] (.names)                                            0.261    52.048
n6600.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6600.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n7108.Q[0] (.latch clocked by pclk)
Endpoint  : n5598.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7108.clk[0] (.latch)                                            1.014     1.014
n7108.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6891.in[1] (.names)                                             1.014     2.070
n6891.out[0] (.names)                                            0.261     2.331
n7089.in[0] (.names)                                             1.014     3.344
n7089.out[0] (.names)                                            0.261     3.605
n7109.in[0] (.names)                                             1.014     4.619
n7109.out[0] (.names)                                            0.261     4.880
n7110.in[0] (.names)                                             1.014     5.894
n7110.out[0] (.names)                                            0.261     6.155
n6780.in[2] (.names)                                             1.014     7.169
n6780.out[0] (.names)                                            0.261     7.430
n6740.in[1] (.names)                                             1.014     8.444
n6740.out[0] (.names)                                            0.261     8.705
n6741.in[2] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6745.in[2] (.names)                                             1.014    10.993
n6745.out[0] (.names)                                            0.261    11.254
n6746.in[0] (.names)                                             1.014    12.268
n6746.out[0] (.names)                                            0.261    12.529
n6729.in[0] (.names)                                             1.014    13.543
n6729.out[0] (.names)                                            0.261    13.804
n6731.in[0] (.names)                                             1.014    14.818
n6731.out[0] (.names)                                            0.261    15.079
n6733.in[1] (.names)                                             1.014    16.093
n6733.out[0] (.names)                                            0.261    16.354
n6735.in[0] (.names)                                             1.014    17.367
n6735.out[0] (.names)                                            0.261    17.628
n6736.in[0] (.names)                                             1.014    18.642
n6736.out[0] (.names)                                            0.261    18.903
n6737.in[0] (.names)                                             1.014    19.917
n6737.out[0] (.names)                                            0.261    20.178
n5950.in[0] (.names)                                             1.014    21.192
n5950.out[0] (.names)                                            0.261    21.453
n6952.in[0] (.names)                                             1.014    22.467
n6952.out[0] (.names)                                            0.261    22.728
n6953.in[2] (.names)                                             1.014    23.742
n6953.out[0] (.names)                                            0.261    24.003
n6955.in[1] (.names)                                             1.014    25.016
n6955.out[0] (.names)                                            0.261    25.277
n6957.in[0] (.names)                                             1.014    26.291
n6957.out[0] (.names)                                            0.261    26.552
n6949.in[0] (.names)                                             1.014    27.566
n6949.out[0] (.names)                                            0.261    27.827
n6950.in[0] (.names)                                             1.014    28.841
n6950.out[0] (.names)                                            0.261    29.102
n6959.in[1] (.names)                                             1.014    30.116
n6959.out[0] (.names)                                            0.261    30.377
n6958.in[0] (.names)                                             1.014    31.390
n6958.out[0] (.names)                                            0.261    31.651
n6875.in[0] (.names)                                             1.014    32.665
n6875.out[0] (.names)                                            0.261    32.926
n6960.in[0] (.names)                                             1.014    33.940
n6960.out[0] (.names)                                            0.261    34.201
n6961.in[0] (.names)                                             1.014    35.215
n6961.out[0] (.names)                                            0.261    35.476
n6866.in[0] (.names)                                             1.014    36.490
n6866.out[0] (.names)                                            0.261    36.751
n6963.in[1] (.names)                                             1.014    37.765
n6963.out[0] (.names)                                            0.261    38.026
n6964.in[1] (.names)                                             1.014    39.039
n6964.out[0] (.names)                                            0.261    39.300
n5507.in[0] (.names)                                             1.014    40.314
n5507.out[0] (.names)                                            0.261    40.575
n6965.in[0] (.names)                                             1.014    41.589
n6965.out[0] (.names)                                            0.261    41.850
n6974.in[0] (.names)                                             1.014    42.864
n6974.out[0] (.names)                                            0.261    43.125
n6879.in[2] (.names)                                             1.014    44.139
n6879.out[0] (.names)                                            0.261    44.400
n6980.in[2] (.names)                                             1.014    45.413
n6980.out[0] (.names)                                            0.261    45.674
n6981.in[0] (.names)                                             1.014    46.688
n6981.out[0] (.names)                                            0.261    46.949
n6982.in[0] (.names)                                             1.014    47.963
n6982.out[0] (.names)                                            0.261    48.224
n6881.in[1] (.names)                                             1.014    49.238
n6881.out[0] (.names)                                            0.261    49.499
n6593.in[0] (.names)                                             1.014    50.513
n6593.out[0] (.names)                                            0.261    50.774
n5597.in[0] (.names)                                             1.014    51.787
n5597.out[0] (.names)                                            0.261    52.048
n5598.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5598.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n2000.Q[0] (.latch clocked by pclk)
Endpoint  : n7217.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2000.clk[0] (.latch)                                            1.014     1.014
n2000.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6152.in[0] (.names)                                             1.014     2.070
n6152.out[0] (.names)                                            0.261     2.331
n6213.in[0] (.names)                                             1.014     3.344
n6213.out[0] (.names)                                            0.261     3.605
n6214.in[0] (.names)                                             1.014     4.619
n6214.out[0] (.names)                                            0.261     4.880
n6169.in[2] (.names)                                             1.014     5.894
n6169.out[0] (.names)                                            0.261     6.155
n6170.in[3] (.names)                                             1.014     7.169
n6170.out[0] (.names)                                            0.261     7.430
n6173.in[0] (.names)                                             1.014     8.444
n6173.out[0] (.names)                                            0.261     8.705
n6174.in[0] (.names)                                             1.014     9.719
n6174.out[0] (.names)                                            0.261     9.980
n6175.in[0] (.names)                                             1.014    10.993
n6175.out[0] (.names)                                            0.261    11.254
n5863.in[0] (.names)                                             1.014    12.268
n5863.out[0] (.names)                                            0.261    12.529
n5864.in[0] (.names)                                             1.014    13.543
n5864.out[0] (.names)                                            0.261    13.804
n5869.in[0] (.names)                                             1.014    14.818
n5869.out[0] (.names)                                            0.261    15.079
n5871.in[1] (.names)                                             1.014    16.093
n5871.out[0] (.names)                                            0.261    16.354
n5903.in[0] (.names)                                             1.014    17.367
n5903.out[0] (.names)                                            0.261    17.628
n5861.in[0] (.names)                                             1.014    18.642
n5861.out[0] (.names)                                            0.261    18.903
n5862.in[0] (.names)                                             1.014    19.917
n5862.out[0] (.names)                                            0.261    20.178
n5865.in[0] (.names)                                             1.014    21.192
n5865.out[0] (.names)                                            0.261    21.453
n5867.in[0] (.names)                                             1.014    22.467
n5867.out[0] (.names)                                            0.261    22.728
n5876.in[0] (.names)                                             1.014    23.742
n5876.out[0] (.names)                                            0.261    24.003
n5884.in[1] (.names)                                             1.014    25.016
n5884.out[0] (.names)                                            0.261    25.277
n4131.in[2] (.names)                                             1.014    26.291
n4131.out[0] (.names)                                            0.261    26.552
n7043.in[2] (.names)                                             1.014    27.566
n7043.out[0] (.names)                                            0.261    27.827
n7041.in[0] (.names)                                             1.014    28.841
n7041.out[0] (.names)                                            0.261    29.102
n7042.in[0] (.names)                                             1.014    30.116
n7042.out[0] (.names)                                            0.261    30.377
n6587.in[0] (.names)                                             1.014    31.390
n6587.out[0] (.names)                                            0.261    31.651
n7000.in[0] (.names)                                             1.014    32.665
n7000.out[0] (.names)                                            0.261    32.926
n7001.in[2] (.names)                                             1.014    33.940
n7001.out[0] (.names)                                            0.261    34.201
n7002.in[0] (.names)                                             1.014    35.215
n7002.out[0] (.names)                                            0.261    35.476
n7008.in[1] (.names)                                             1.014    36.490
n7008.out[0] (.names)                                            0.261    36.751
n7070.in[0] (.names)                                             1.014    37.765
n7070.out[0] (.names)                                            0.261    38.026
n7062.in[2] (.names)                                             1.014    39.039
n7062.out[0] (.names)                                            0.261    39.300
n7064.in[0] (.names)                                             1.014    40.314
n7064.out[0] (.names)                                            0.261    40.575
n7067.in[0] (.names)                                             1.014    41.589
n7067.out[0] (.names)                                            0.261    41.850
n7069.in[0] (.names)                                             1.014    42.864
n7069.out[0] (.names)                                            0.261    43.125
n7078.in[0] (.names)                                             1.014    44.139
n7078.out[0] (.names)                                            0.261    44.400
n6596.in[0] (.names)                                             1.014    45.413
n6596.out[0] (.names)                                            0.261    45.674
n6595.in[0] (.names)                                             1.014    46.688
n6595.out[0] (.names)                                            0.261    46.949
n6597.in[0] (.names)                                             1.014    47.963
n6597.out[0] (.names)                                            0.261    48.224
n7080.in[1] (.names)                                             1.014    49.238
n7080.out[0] (.names)                                            0.261    49.499
n7214.in[0] (.names)                                             1.014    50.513
n7214.out[0] (.names)                                            0.261    50.774
n7216.in[0] (.names)                                             1.014    51.787
n7216.out[0] (.names)                                            0.261    52.048
n7217.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7217.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n1466.Q[0] (.latch clocked by pclk)
Endpoint  : n2941.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1466.clk[0] (.latch)                                            1.014     1.014
n1466.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1463.in[0] (.names)                                             1.014     2.070
n1463.out[0] (.names)                                            0.261     2.331
n1465.in[0] (.names)                                             1.014     3.344
n1465.out[0] (.names)                                            0.261     3.605
n1469.in[0] (.names)                                             1.014     4.619
n1469.out[0] (.names)                                            0.261     4.880
n1470.in[2] (.names)                                             1.014     5.894
n1470.out[0] (.names)                                            0.261     6.155
n1471.in[1] (.names)                                             1.014     7.169
n1471.out[0] (.names)                                            0.261     7.430
n1472.in[1] (.names)                                             1.014     8.444
n1472.out[0] (.names)                                            0.261     8.705
n1575.in[1] (.names)                                             1.014     9.719
n1575.out[0] (.names)                                            0.261     9.980
n1586.in[2] (.names)                                             1.014    10.993
n1586.out[0] (.names)                                            0.261    11.254
n1580.in[1] (.names)                                             1.014    12.268
n1580.out[0] (.names)                                            0.261    12.529
n1581.in[0] (.names)                                             1.014    13.543
n1581.out[0] (.names)                                            0.261    13.804
n1563.in[0] (.names)                                             1.014    14.818
n1563.out[0] (.names)                                            0.261    15.079
n1582.in[0] (.names)                                             1.014    16.093
n1582.out[0] (.names)                                            0.261    16.354
n1583.in[0] (.names)                                             1.014    17.367
n1583.out[0] (.names)                                            0.261    17.628
n1587.in[2] (.names)                                             1.014    18.642
n1587.out[0] (.names)                                            0.261    18.903
n1579.in[0] (.names)                                             1.014    19.917
n1579.out[0] (.names)                                            0.261    20.178
n1577.in[0] (.names)                                             1.014    21.192
n1577.out[0] (.names)                                            0.261    21.453
n1578.in[1] (.names)                                             1.014    22.467
n1578.out[0] (.names)                                            0.261    22.728
n1636.in[1] (.names)                                             1.014    23.742
n1636.out[0] (.names)                                            0.261    24.003
n1633.in[2] (.names)                                             1.014    25.016
n1633.out[0] (.names)                                            0.261    25.277
n1641.in[1] (.names)                                             1.014    26.291
n1641.out[0] (.names)                                            0.261    26.552
n1643.in[0] (.names)                                             1.014    27.566
n1643.out[0] (.names)                                            0.261    27.827
n1605.in[2] (.names)                                             1.014    28.841
n1605.out[0] (.names)                                            0.261    29.102
n1606.in[1] (.names)                                             1.014    30.116
n1606.out[0] (.names)                                            0.261    30.377
n1612.in[2] (.names)                                             1.014    31.390
n1612.out[0] (.names)                                            0.261    31.651
n1517.in[1] (.names)                                             1.014    32.665
n1517.out[0] (.names)                                            0.261    32.926
n1547.in[0] (.names)                                             1.014    33.940
n1547.out[0] (.names)                                            0.261    34.201
n1548.in[0] (.names)                                             1.014    35.215
n1548.out[0] (.names)                                            0.261    35.476
n1589.in[0] (.names)                                             1.014    36.490
n1589.out[0] (.names)                                            0.261    36.751
n1590.in[0] (.names)                                             1.014    37.765
n1590.out[0] (.names)                                            0.261    38.026
n984.in[0] (.names)                                              1.014    39.039
n984.out[0] (.names)                                             0.261    39.300
n1115.in[0] (.names)                                             1.014    40.314
n1115.out[0] (.names)                                            0.261    40.575
n3002.in[1] (.names)                                             1.014    41.589
n3002.out[0] (.names)                                            0.261    41.850
n2994.in[2] (.names)                                             1.014    42.864
n2994.out[0] (.names)                                            0.261    43.125
n3007.in[0] (.names)                                             1.014    44.139
n3007.out[0] (.names)                                            0.261    44.400
n3003.in[0] (.names)                                             1.014    45.413
n3003.out[0] (.names)                                            0.261    45.674
n3004.in[1] (.names)                                             1.014    46.688
n3004.out[0] (.names)                                            0.261    46.949
n1909.in[1] (.names)                                             1.014    47.963
n1909.out[0] (.names)                                            0.261    48.224
n2947.in[0] (.names)                                             1.014    49.238
n2947.out[0] (.names)                                            0.261    49.499
n1306.in[2] (.names)                                             1.014    50.513
n1306.out[0] (.names)                                            0.261    50.774
n2940.in[1] (.names)                                             1.014    51.787
n2940.out[0] (.names)                                            0.261    52.048
n2941.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2941.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n1016.Q[0] (.latch clocked by pclk)
Endpoint  : n3855.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1016.clk[0] (.latch)                                            1.014     1.014
n1016.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3538.in[2] (.names)                                             1.014     2.070
n3538.out[0] (.names)                                            0.261     2.331
n3540.in[1] (.names)                                             1.014     3.344
n3540.out[0] (.names)                                            0.261     3.605
n3529.in[2] (.names)                                             1.014     4.619
n3529.out[0] (.names)                                            0.261     4.880
n3339.in[1] (.names)                                             1.014     5.894
n3339.out[0] (.names)                                            0.261     6.155
n4184.in[0] (.names)                                             1.014     7.169
n4184.out[0] (.names)                                            0.261     7.430
n4185.in[1] (.names)                                             1.014     8.444
n4185.out[0] (.names)                                            0.261     8.705
n4186.in[0] (.names)                                             1.014     9.719
n4186.out[0] (.names)                                            0.261     9.980
n4187.in[0] (.names)                                             1.014    10.993
n4187.out[0] (.names)                                            0.261    11.254
n4115.in[1] (.names)                                             1.014    12.268
n4115.out[0] (.names)                                            0.261    12.529
n4188.in[0] (.names)                                             1.014    13.543
n4188.out[0] (.names)                                            0.261    13.804
n4189.in[0] (.names)                                             1.014    14.818
n4189.out[0] (.names)                                            0.261    15.079
n4169.in[0] (.names)                                             1.014    16.093
n4169.out[0] (.names)                                            0.261    16.354
n4183.in[1] (.names)                                             1.014    17.367
n4183.out[0] (.names)                                            0.261    17.628
n4160.in[1] (.names)                                             1.014    18.642
n4160.out[0] (.names)                                            0.261    18.903
n4191.in[2] (.names)                                             1.014    19.917
n4191.out[0] (.names)                                            0.261    20.178
n4192.in[1] (.names)                                             1.014    21.192
n4192.out[0] (.names)                                            0.261    21.453
n4193.in[0] (.names)                                             1.014    22.467
n4193.out[0] (.names)                                            0.261    22.728
n4099.in[0] (.names)                                             1.014    23.742
n4099.out[0] (.names)                                            0.261    24.003
n3957.in[2] (.names)                                             1.014    25.016
n3957.out[0] (.names)                                            0.261    25.277
n3958.in[1] (.names)                                             1.014    26.291
n3958.out[0] (.names)                                            0.261    26.552
n3959.in[0] (.names)                                             1.014    27.566
n3959.out[0] (.names)                                            0.261    27.827
n3960.in[0] (.names)                                             1.014    28.841
n3960.out[0] (.names)                                            0.261    29.102
n3961.in[0] (.names)                                             1.014    30.116
n3961.out[0] (.names)                                            0.261    30.377
n4042.in[3] (.names)                                             1.014    31.390
n4042.out[0] (.names)                                            0.261    31.651
n3880.in[0] (.names)                                             1.014    32.665
n3880.out[0] (.names)                                            0.261    32.926
n3872.in[1] (.names)                                             1.014    33.940
n3872.out[0] (.names)                                            0.261    34.201
n3874.in[0] (.names)                                             1.014    35.215
n3874.out[0] (.names)                                            0.261    35.476
n3869.in[1] (.names)                                             1.014    36.490
n3869.out[0] (.names)                                            0.261    36.751
n3844.in[0] (.names)                                             1.014    37.765
n3844.out[0] (.names)                                            0.261    38.026
n3845.in[1] (.names)                                             1.014    39.039
n3845.out[0] (.names)                                            0.261    39.300
n3847.in[2] (.names)                                             1.014    40.314
n3847.out[0] (.names)                                            0.261    40.575
n3850.in[1] (.names)                                             1.014    41.589
n3850.out[0] (.names)                                            0.261    41.850
n3826.in[0] (.names)                                             1.014    42.864
n3826.out[0] (.names)                                            0.261    43.125
n3857.in[1] (.names)                                             1.014    44.139
n3857.out[0] (.names)                                            0.261    44.400
n3858.in[0] (.names)                                             1.014    45.413
n3858.out[0] (.names)                                            0.261    45.674
n3859.in[1] (.names)                                             1.014    46.688
n3859.out[0] (.names)                                            0.261    46.949
n3628.in[0] (.names)                                             1.014    47.963
n3628.out[0] (.names)                                            0.261    48.224
n3852.in[1] (.names)                                             1.014    49.238
n3852.out[0] (.names)                                            0.261    49.499
n3853.in[2] (.names)                                             1.014    50.513
n3853.out[0] (.names)                                            0.261    50.774
n3854.in[1] (.names)                                             1.014    51.787
n3854.out[0] (.names)                                            0.261    52.048
n3855.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3855.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n1016.Q[0] (.latch clocked by pclk)
Endpoint  : n3856.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1016.clk[0] (.latch)                                            1.014     1.014
n1016.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3538.in[2] (.names)                                             1.014     2.070
n3538.out[0] (.names)                                            0.261     2.331
n3540.in[1] (.names)                                             1.014     3.344
n3540.out[0] (.names)                                            0.261     3.605
n3529.in[2] (.names)                                             1.014     4.619
n3529.out[0] (.names)                                            0.261     4.880
n3339.in[1] (.names)                                             1.014     5.894
n3339.out[0] (.names)                                            0.261     6.155
n4184.in[0] (.names)                                             1.014     7.169
n4184.out[0] (.names)                                            0.261     7.430
n4185.in[1] (.names)                                             1.014     8.444
n4185.out[0] (.names)                                            0.261     8.705
n4186.in[0] (.names)                                             1.014     9.719
n4186.out[0] (.names)                                            0.261     9.980
n4187.in[0] (.names)                                             1.014    10.993
n4187.out[0] (.names)                                            0.261    11.254
n4115.in[1] (.names)                                             1.014    12.268
n4115.out[0] (.names)                                            0.261    12.529
n4188.in[0] (.names)                                             1.014    13.543
n4188.out[0] (.names)                                            0.261    13.804
n4189.in[0] (.names)                                             1.014    14.818
n4189.out[0] (.names)                                            0.261    15.079
n4169.in[0] (.names)                                             1.014    16.093
n4169.out[0] (.names)                                            0.261    16.354
n4183.in[1] (.names)                                             1.014    17.367
n4183.out[0] (.names)                                            0.261    17.628
n4160.in[1] (.names)                                             1.014    18.642
n4160.out[0] (.names)                                            0.261    18.903
n4191.in[2] (.names)                                             1.014    19.917
n4191.out[0] (.names)                                            0.261    20.178
n4192.in[1] (.names)                                             1.014    21.192
n4192.out[0] (.names)                                            0.261    21.453
n4193.in[0] (.names)                                             1.014    22.467
n4193.out[0] (.names)                                            0.261    22.728
n4099.in[0] (.names)                                             1.014    23.742
n4099.out[0] (.names)                                            0.261    24.003
n3957.in[2] (.names)                                             1.014    25.016
n3957.out[0] (.names)                                            0.261    25.277
n3958.in[1] (.names)                                             1.014    26.291
n3958.out[0] (.names)                                            0.261    26.552
n3959.in[0] (.names)                                             1.014    27.566
n3959.out[0] (.names)                                            0.261    27.827
n3960.in[0] (.names)                                             1.014    28.841
n3960.out[0] (.names)                                            0.261    29.102
n3961.in[0] (.names)                                             1.014    30.116
n3961.out[0] (.names)                                            0.261    30.377
n4042.in[3] (.names)                                             1.014    31.390
n4042.out[0] (.names)                                            0.261    31.651
n3880.in[0] (.names)                                             1.014    32.665
n3880.out[0] (.names)                                            0.261    32.926
n3872.in[1] (.names)                                             1.014    33.940
n3872.out[0] (.names)                                            0.261    34.201
n3874.in[0] (.names)                                             1.014    35.215
n3874.out[0] (.names)                                            0.261    35.476
n3869.in[1] (.names)                                             1.014    36.490
n3869.out[0] (.names)                                            0.261    36.751
n3844.in[0] (.names)                                             1.014    37.765
n3844.out[0] (.names)                                            0.261    38.026
n3845.in[1] (.names)                                             1.014    39.039
n3845.out[0] (.names)                                            0.261    39.300
n3847.in[2] (.names)                                             1.014    40.314
n3847.out[0] (.names)                                            0.261    40.575
n3850.in[1] (.names)                                             1.014    41.589
n3850.out[0] (.names)                                            0.261    41.850
n3826.in[0] (.names)                                             1.014    42.864
n3826.out[0] (.names)                                            0.261    43.125
n3857.in[1] (.names)                                             1.014    44.139
n3857.out[0] (.names)                                            0.261    44.400
n3858.in[0] (.names)                                             1.014    45.413
n3858.out[0] (.names)                                            0.261    45.674
n3859.in[1] (.names)                                             1.014    46.688
n3859.out[0] (.names)                                            0.261    46.949
n3628.in[0] (.names)                                             1.014    47.963
n3628.out[0] (.names)                                            0.261    48.224
n3852.in[1] (.names)                                             1.014    49.238
n3852.out[0] (.names)                                            0.261    49.499
n3853.in[2] (.names)                                             1.014    50.513
n3853.out[0] (.names)                                            0.261    50.774
n3854.in[1] (.names)                                             1.014    51.787
n3854.out[0] (.names)                                            0.261    52.048
n3856.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3856.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n1016.Q[0] (.latch clocked by pclk)
Endpoint  : n3906.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1016.clk[0] (.latch)                                            1.014     1.014
n1016.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3538.in[2] (.names)                                             1.014     2.070
n3538.out[0] (.names)                                            0.261     2.331
n3540.in[1] (.names)                                             1.014     3.344
n3540.out[0] (.names)                                            0.261     3.605
n3529.in[2] (.names)                                             1.014     4.619
n3529.out[0] (.names)                                            0.261     4.880
n3339.in[1] (.names)                                             1.014     5.894
n3339.out[0] (.names)                                            0.261     6.155
n4184.in[0] (.names)                                             1.014     7.169
n4184.out[0] (.names)                                            0.261     7.430
n4185.in[1] (.names)                                             1.014     8.444
n4185.out[0] (.names)                                            0.261     8.705
n4186.in[0] (.names)                                             1.014     9.719
n4186.out[0] (.names)                                            0.261     9.980
n4187.in[0] (.names)                                             1.014    10.993
n4187.out[0] (.names)                                            0.261    11.254
n4115.in[1] (.names)                                             1.014    12.268
n4115.out[0] (.names)                                            0.261    12.529
n4188.in[0] (.names)                                             1.014    13.543
n4188.out[0] (.names)                                            0.261    13.804
n4189.in[0] (.names)                                             1.014    14.818
n4189.out[0] (.names)                                            0.261    15.079
n4169.in[0] (.names)                                             1.014    16.093
n4169.out[0] (.names)                                            0.261    16.354
n4183.in[1] (.names)                                             1.014    17.367
n4183.out[0] (.names)                                            0.261    17.628
n4160.in[1] (.names)                                             1.014    18.642
n4160.out[0] (.names)                                            0.261    18.903
n4191.in[2] (.names)                                             1.014    19.917
n4191.out[0] (.names)                                            0.261    20.178
n4192.in[1] (.names)                                             1.014    21.192
n4192.out[0] (.names)                                            0.261    21.453
n4193.in[0] (.names)                                             1.014    22.467
n4193.out[0] (.names)                                            0.261    22.728
n4099.in[0] (.names)                                             1.014    23.742
n4099.out[0] (.names)                                            0.261    24.003
n3957.in[2] (.names)                                             1.014    25.016
n3957.out[0] (.names)                                            0.261    25.277
n3958.in[1] (.names)                                             1.014    26.291
n3958.out[0] (.names)                                            0.261    26.552
n3959.in[0] (.names)                                             1.014    27.566
n3959.out[0] (.names)                                            0.261    27.827
n3960.in[0] (.names)                                             1.014    28.841
n3960.out[0] (.names)                                            0.261    29.102
n3961.in[0] (.names)                                             1.014    30.116
n3961.out[0] (.names)                                            0.261    30.377
n4042.in[3] (.names)                                             1.014    31.390
n4042.out[0] (.names)                                            0.261    31.651
n3880.in[0] (.names)                                             1.014    32.665
n3880.out[0] (.names)                                            0.261    32.926
n3872.in[1] (.names)                                             1.014    33.940
n3872.out[0] (.names)                                            0.261    34.201
n3874.in[0] (.names)                                             1.014    35.215
n3874.out[0] (.names)                                            0.261    35.476
n3869.in[1] (.names)                                             1.014    36.490
n3869.out[0] (.names)                                            0.261    36.751
n3844.in[0] (.names)                                             1.014    37.765
n3844.out[0] (.names)                                            0.261    38.026
n3845.in[1] (.names)                                             1.014    39.039
n3845.out[0] (.names)                                            0.261    39.300
n3847.in[2] (.names)                                             1.014    40.314
n3847.out[0] (.names)                                            0.261    40.575
n3850.in[1] (.names)                                             1.014    41.589
n3850.out[0] (.names)                                            0.261    41.850
n3826.in[0] (.names)                                             1.014    42.864
n3826.out[0] (.names)                                            0.261    43.125
n3857.in[1] (.names)                                             1.014    44.139
n3857.out[0] (.names)                                            0.261    44.400
n3858.in[0] (.names)                                             1.014    45.413
n3858.out[0] (.names)                                            0.261    45.674
n3859.in[1] (.names)                                             1.014    46.688
n3859.out[0] (.names)                                            0.261    46.949
n3628.in[0] (.names)                                             1.014    47.963
n3628.out[0] (.names)                                            0.261    48.224
n3924.in[1] (.names)                                             1.014    49.238
n3924.out[0] (.names)                                            0.261    49.499
n3925.in[0] (.names)                                             1.014    50.513
n3925.out[0] (.names)                                            0.261    50.774
n3926.in[2] (.names)                                             1.014    51.787
n3926.out[0] (.names)                                            0.261    52.048
n3906.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3906.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n1016.Q[0] (.latch clocked by pclk)
Endpoint  : n3868.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1016.clk[0] (.latch)                                            1.014     1.014
n1016.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3538.in[2] (.names)                                             1.014     2.070
n3538.out[0] (.names)                                            0.261     2.331
n3540.in[1] (.names)                                             1.014     3.344
n3540.out[0] (.names)                                            0.261     3.605
n3529.in[2] (.names)                                             1.014     4.619
n3529.out[0] (.names)                                            0.261     4.880
n3339.in[1] (.names)                                             1.014     5.894
n3339.out[0] (.names)                                            0.261     6.155
n4184.in[0] (.names)                                             1.014     7.169
n4184.out[0] (.names)                                            0.261     7.430
n4185.in[1] (.names)                                             1.014     8.444
n4185.out[0] (.names)                                            0.261     8.705
n4186.in[0] (.names)                                             1.014     9.719
n4186.out[0] (.names)                                            0.261     9.980
n4187.in[0] (.names)                                             1.014    10.993
n4187.out[0] (.names)                                            0.261    11.254
n4115.in[1] (.names)                                             1.014    12.268
n4115.out[0] (.names)                                            0.261    12.529
n4188.in[0] (.names)                                             1.014    13.543
n4188.out[0] (.names)                                            0.261    13.804
n4189.in[0] (.names)                                             1.014    14.818
n4189.out[0] (.names)                                            0.261    15.079
n4169.in[0] (.names)                                             1.014    16.093
n4169.out[0] (.names)                                            0.261    16.354
n4183.in[1] (.names)                                             1.014    17.367
n4183.out[0] (.names)                                            0.261    17.628
n4160.in[1] (.names)                                             1.014    18.642
n4160.out[0] (.names)                                            0.261    18.903
n4191.in[2] (.names)                                             1.014    19.917
n4191.out[0] (.names)                                            0.261    20.178
n4192.in[1] (.names)                                             1.014    21.192
n4192.out[0] (.names)                                            0.261    21.453
n4193.in[0] (.names)                                             1.014    22.467
n4193.out[0] (.names)                                            0.261    22.728
n4099.in[0] (.names)                                             1.014    23.742
n4099.out[0] (.names)                                            0.261    24.003
n3957.in[2] (.names)                                             1.014    25.016
n3957.out[0] (.names)                                            0.261    25.277
n3958.in[1] (.names)                                             1.014    26.291
n3958.out[0] (.names)                                            0.261    26.552
n3959.in[0] (.names)                                             1.014    27.566
n3959.out[0] (.names)                                            0.261    27.827
n3960.in[0] (.names)                                             1.014    28.841
n3960.out[0] (.names)                                            0.261    29.102
n3961.in[0] (.names)                                             1.014    30.116
n3961.out[0] (.names)                                            0.261    30.377
n4042.in[3] (.names)                                             1.014    31.390
n4042.out[0] (.names)                                            0.261    31.651
n3880.in[0] (.names)                                             1.014    32.665
n3880.out[0] (.names)                                            0.261    32.926
n3872.in[1] (.names)                                             1.014    33.940
n3872.out[0] (.names)                                            0.261    34.201
n3874.in[0] (.names)                                             1.014    35.215
n3874.out[0] (.names)                                            0.261    35.476
n3869.in[1] (.names)                                             1.014    36.490
n3869.out[0] (.names)                                            0.261    36.751
n3844.in[0] (.names)                                             1.014    37.765
n3844.out[0] (.names)                                            0.261    38.026
n3845.in[1] (.names)                                             1.014    39.039
n3845.out[0] (.names)                                            0.261    39.300
n3847.in[2] (.names)                                             1.014    40.314
n3847.out[0] (.names)                                            0.261    40.575
n3850.in[1] (.names)                                             1.014    41.589
n3850.out[0] (.names)                                            0.261    41.850
n3826.in[0] (.names)                                             1.014    42.864
n3826.out[0] (.names)                                            0.261    43.125
n3857.in[1] (.names)                                             1.014    44.139
n3857.out[0] (.names)                                            0.261    44.400
n930.in[3] (.names)                                              1.014    45.413
n930.out[0] (.names)                                             0.261    45.674
n4149.in[2] (.names)                                             1.014    46.688
n4149.out[0] (.names)                                            0.261    46.949
n1196.in[0] (.names)                                             1.014    47.963
n1196.out[0] (.names)                                            0.261    48.224
n4021.in[2] (.names)                                             1.014    49.238
n4021.out[0] (.names)                                            0.261    49.499
n1184.in[1] (.names)                                             1.014    50.513
n1184.out[0] (.names)                                            0.261    50.774
n3867.in[1] (.names)                                             1.014    51.787
n3867.out[0] (.names)                                            0.261    52.048
n3868.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3868.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n1016.Q[0] (.latch clocked by pclk)
Endpoint  : n781.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1016.clk[0] (.latch)                                            1.014     1.014
n1016.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3538.in[2] (.names)                                             1.014     2.070
n3538.out[0] (.names)                                            0.261     2.331
n3540.in[1] (.names)                                             1.014     3.344
n3540.out[0] (.names)                                            0.261     3.605
n3529.in[2] (.names)                                             1.014     4.619
n3529.out[0] (.names)                                            0.261     4.880
n3339.in[1] (.names)                                             1.014     5.894
n3339.out[0] (.names)                                            0.261     6.155
n4184.in[0] (.names)                                             1.014     7.169
n4184.out[0] (.names)                                            0.261     7.430
n4185.in[1] (.names)                                             1.014     8.444
n4185.out[0] (.names)                                            0.261     8.705
n4186.in[0] (.names)                                             1.014     9.719
n4186.out[0] (.names)                                            0.261     9.980
n4187.in[0] (.names)                                             1.014    10.993
n4187.out[0] (.names)                                            0.261    11.254
n4115.in[1] (.names)                                             1.014    12.268
n4115.out[0] (.names)                                            0.261    12.529
n4188.in[0] (.names)                                             1.014    13.543
n4188.out[0] (.names)                                            0.261    13.804
n4189.in[0] (.names)                                             1.014    14.818
n4189.out[0] (.names)                                            0.261    15.079
n4169.in[0] (.names)                                             1.014    16.093
n4169.out[0] (.names)                                            0.261    16.354
n4183.in[1] (.names)                                             1.014    17.367
n4183.out[0] (.names)                                            0.261    17.628
n4160.in[1] (.names)                                             1.014    18.642
n4160.out[0] (.names)                                            0.261    18.903
n4191.in[2] (.names)                                             1.014    19.917
n4191.out[0] (.names)                                            0.261    20.178
n4192.in[1] (.names)                                             1.014    21.192
n4192.out[0] (.names)                                            0.261    21.453
n4193.in[0] (.names)                                             1.014    22.467
n4193.out[0] (.names)                                            0.261    22.728
n4099.in[0] (.names)                                             1.014    23.742
n4099.out[0] (.names)                                            0.261    24.003
n3957.in[2] (.names)                                             1.014    25.016
n3957.out[0] (.names)                                            0.261    25.277
n3958.in[1] (.names)                                             1.014    26.291
n3958.out[0] (.names)                                            0.261    26.552
n3959.in[0] (.names)                                             1.014    27.566
n3959.out[0] (.names)                                            0.261    27.827
n3960.in[0] (.names)                                             1.014    28.841
n3960.out[0] (.names)                                            0.261    29.102
n3961.in[0] (.names)                                             1.014    30.116
n3961.out[0] (.names)                                            0.261    30.377
n4042.in[3] (.names)                                             1.014    31.390
n4042.out[0] (.names)                                            0.261    31.651
n3880.in[0] (.names)                                             1.014    32.665
n3880.out[0] (.names)                                            0.261    32.926
n3872.in[1] (.names)                                             1.014    33.940
n3872.out[0] (.names)                                            0.261    34.201
n3874.in[0] (.names)                                             1.014    35.215
n3874.out[0] (.names)                                            0.261    35.476
n3869.in[1] (.names)                                             1.014    36.490
n3869.out[0] (.names)                                            0.261    36.751
n3844.in[0] (.names)                                             1.014    37.765
n3844.out[0] (.names)                                            0.261    38.026
n3845.in[1] (.names)                                             1.014    39.039
n3845.out[0] (.names)                                            0.261    39.300
n3847.in[2] (.names)                                             1.014    40.314
n3847.out[0] (.names)                                            0.261    40.575
n3850.in[1] (.names)                                             1.014    41.589
n3850.out[0] (.names)                                            0.261    41.850
n3826.in[0] (.names)                                             1.014    42.864
n3826.out[0] (.names)                                            0.261    43.125
n3857.in[1] (.names)                                             1.014    44.139
n3857.out[0] (.names)                                            0.261    44.400
n930.in[3] (.names)                                              1.014    45.413
n930.out[0] (.names)                                             0.261    45.674
n4149.in[2] (.names)                                             1.014    46.688
n4149.out[0] (.names)                                            0.261    46.949
n1196.in[0] (.names)                                             1.014    47.963
n1196.out[0] (.names)                                            0.261    48.224
n4152.in[0] (.names)                                             1.014    49.238
n4152.out[0] (.names)                                            0.261    49.499
n3638.in[0] (.names)                                             1.014    50.513
n3638.out[0] (.names)                                            0.261    50.774
n3642.in[0] (.names)                                             1.014    51.787
n3642.out[0] (.names)                                            0.261    52.048
n781.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n781.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n1016.Q[0] (.latch clocked by pclk)
Endpoint  : n3838.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1016.clk[0] (.latch)                                            1.014     1.014
n1016.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3538.in[2] (.names)                                             1.014     2.070
n3538.out[0] (.names)                                            0.261     2.331
n3540.in[1] (.names)                                             1.014     3.344
n3540.out[0] (.names)                                            0.261     3.605
n3529.in[2] (.names)                                             1.014     4.619
n3529.out[0] (.names)                                            0.261     4.880
n3339.in[1] (.names)                                             1.014     5.894
n3339.out[0] (.names)                                            0.261     6.155
n4184.in[0] (.names)                                             1.014     7.169
n4184.out[0] (.names)                                            0.261     7.430
n4185.in[1] (.names)                                             1.014     8.444
n4185.out[0] (.names)                                            0.261     8.705
n4186.in[0] (.names)                                             1.014     9.719
n4186.out[0] (.names)                                            0.261     9.980
n4187.in[0] (.names)                                             1.014    10.993
n4187.out[0] (.names)                                            0.261    11.254
n4115.in[1] (.names)                                             1.014    12.268
n4115.out[0] (.names)                                            0.261    12.529
n4188.in[0] (.names)                                             1.014    13.543
n4188.out[0] (.names)                                            0.261    13.804
n4189.in[0] (.names)                                             1.014    14.818
n4189.out[0] (.names)                                            0.261    15.079
n4169.in[0] (.names)                                             1.014    16.093
n4169.out[0] (.names)                                            0.261    16.354
n4183.in[1] (.names)                                             1.014    17.367
n4183.out[0] (.names)                                            0.261    17.628
n4160.in[1] (.names)                                             1.014    18.642
n4160.out[0] (.names)                                            0.261    18.903
n4191.in[2] (.names)                                             1.014    19.917
n4191.out[0] (.names)                                            0.261    20.178
n4192.in[1] (.names)                                             1.014    21.192
n4192.out[0] (.names)                                            0.261    21.453
n4193.in[0] (.names)                                             1.014    22.467
n4193.out[0] (.names)                                            0.261    22.728
n4099.in[0] (.names)                                             1.014    23.742
n4099.out[0] (.names)                                            0.261    24.003
n3957.in[2] (.names)                                             1.014    25.016
n3957.out[0] (.names)                                            0.261    25.277
n3958.in[1] (.names)                                             1.014    26.291
n3958.out[0] (.names)                                            0.261    26.552
n3959.in[0] (.names)                                             1.014    27.566
n3959.out[0] (.names)                                            0.261    27.827
n3960.in[0] (.names)                                             1.014    28.841
n3960.out[0] (.names)                                            0.261    29.102
n3961.in[0] (.names)                                             1.014    30.116
n3961.out[0] (.names)                                            0.261    30.377
n4042.in[3] (.names)                                             1.014    31.390
n4042.out[0] (.names)                                            0.261    31.651
n3880.in[0] (.names)                                             1.014    32.665
n3880.out[0] (.names)                                            0.261    32.926
n3872.in[1] (.names)                                             1.014    33.940
n3872.out[0] (.names)                                            0.261    34.201
n3874.in[0] (.names)                                             1.014    35.215
n3874.out[0] (.names)                                            0.261    35.476
n3869.in[1] (.names)                                             1.014    36.490
n3869.out[0] (.names)                                            0.261    36.751
n3844.in[0] (.names)                                             1.014    37.765
n3844.out[0] (.names)                                            0.261    38.026
n3845.in[1] (.names)                                             1.014    39.039
n3845.out[0] (.names)                                            0.261    39.300
n3847.in[2] (.names)                                             1.014    40.314
n3847.out[0] (.names)                                            0.261    40.575
n3850.in[1] (.names)                                             1.014    41.589
n3850.out[0] (.names)                                            0.261    41.850
n3826.in[0] (.names)                                             1.014    42.864
n3826.out[0] (.names)                                            0.261    43.125
n3857.in[1] (.names)                                             1.014    44.139
n3857.out[0] (.names)                                            0.261    44.400
n930.in[3] (.names)                                              1.014    45.413
n930.out[0] (.names)                                             0.261    45.674
n4149.in[2] (.names)                                             1.014    46.688
n4149.out[0] (.names)                                            0.261    46.949
n1196.in[0] (.names)                                             1.014    47.963
n1196.out[0] (.names)                                            0.261    48.224
n4152.in[0] (.names)                                             1.014    49.238
n4152.out[0] (.names)                                            0.261    49.499
n3638.in[0] (.names)                                             1.014    50.513
n3638.out[0] (.names)                                            0.261    50.774
n3642.in[0] (.names)                                             1.014    51.787
n3642.out[0] (.names)                                            0.261    52.048
n3838.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3838.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n1934.Q[0] (.latch clocked by pclk)
Endpoint  : n839.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1934.clk[0] (.latch)                                            1.014     1.014
n1934.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5054.in[0] (.names)                                             1.014     2.070
n5054.out[0] (.names)                                            0.261     2.331
n5029.in[2] (.names)                                             1.014     3.344
n5029.out[0] (.names)                                            0.261     3.605
n5056.in[2] (.names)                                             1.014     4.619
n5056.out[0] (.names)                                            0.261     4.880
n5057.in[0] (.names)                                             1.014     5.894
n5057.out[0] (.names)                                            0.261     6.155
n5108.in[3] (.names)                                             1.014     7.169
n5108.out[0] (.names)                                            0.261     7.430
n5112.in[0] (.names)                                             1.014     8.444
n5112.out[0] (.names)                                            0.261     8.705
n5059.in[1] (.names)                                             1.014     9.719
n5059.out[0] (.names)                                            0.261     9.980
n5060.in[1] (.names)                                             1.014    10.993
n5060.out[0] (.names)                                            0.261    11.254
n5097.in[2] (.names)                                             1.014    12.268
n5097.out[0] (.names)                                            0.261    12.529
n4991.in[1] (.names)                                             1.014    13.543
n4991.out[0] (.names)                                            0.261    13.804
n5105.in[0] (.names)                                             1.014    14.818
n5105.out[0] (.names)                                            0.261    15.079
n5103.in[1] (.names)                                             1.014    16.093
n5103.out[0] (.names)                                            0.261    16.354
n5104.in[0] (.names)                                             1.014    17.367
n5104.out[0] (.names)                                            0.261    17.628
n5106.in[0] (.names)                                             1.014    18.642
n5106.out[0] (.names)                                            0.261    18.903
n5048.in[1] (.names)                                             1.014    19.917
n5048.out[0] (.names)                                            0.261    20.178
n5064.in[0] (.names)                                             1.014    21.192
n5064.out[0] (.names)                                            0.261    21.453
n5065.in[3] (.names)                                             1.014    22.467
n5065.out[0] (.names)                                            0.261    22.728
n4272.in[3] (.names)                                             1.014    23.742
n4272.out[0] (.names)                                            0.261    24.003
n4221.in[0] (.names)                                             1.014    25.016
n4221.out[0] (.names)                                            0.261    25.277
n5067.in[1] (.names)                                             1.014    26.291
n5067.out[0] (.names)                                            0.261    26.552
n5068.in[0] (.names)                                             1.014    27.566
n5068.out[0] (.names)                                            0.261    27.827
n5073.in[1] (.names)                                             1.014    28.841
n5073.out[0] (.names)                                            0.261    29.102
n5074.in[1] (.names)                                             1.014    30.116
n5074.out[0] (.names)                                            0.261    30.377
n5075.in[1] (.names)                                             1.014    31.390
n5075.out[0] (.names)                                            0.261    31.651
n4994.in[0] (.names)                                             1.014    32.665
n4994.out[0] (.names)                                            0.261    32.926
n4995.in[0] (.names)                                             1.014    33.940
n4995.out[0] (.names)                                            0.261    34.201
n5006.in[2] (.names)                                             1.014    35.215
n5006.out[0] (.names)                                            0.261    35.476
n5008.in[1] (.names)                                             1.014    36.490
n5008.out[0] (.names)                                            0.261    36.751
n5041.in[2] (.names)                                             1.014    37.765
n5041.out[0] (.names)                                            0.261    38.026
n5042.in[1] (.names)                                             1.014    39.039
n5042.out[0] (.names)                                            0.261    39.300
n1229.in[1] (.names)                                             1.014    40.314
n1229.out[0] (.names)                                            0.261    40.575
n1090.in[0] (.names)                                             1.014    41.589
n1090.out[0] (.names)                                            0.261    41.850
n4806.in[0] (.names)                                             1.014    42.864
n4806.out[0] (.names)                                            0.261    43.125
n4807.in[0] (.names)                                             1.014    44.139
n4807.out[0] (.names)                                            0.261    44.400
n4811.in[1] (.names)                                             1.014    45.413
n4811.out[0] (.names)                                            0.261    45.674
n4301.in[2] (.names)                                             1.014    46.688
n4301.out[0] (.names)                                            0.261    46.949
n4813.in[1] (.names)                                             1.014    47.963
n4813.out[0] (.names)                                            0.261    48.224
n4307.in[0] (.names)                                             1.014    49.238
n4307.out[0] (.names)                                            0.261    49.499
n4814.in[3] (.names)                                             1.014    50.513
n4814.out[0] (.names)                                            0.261    50.774
n3652.in[1] (.names)                                             1.014    51.787
n3652.out[0] (.names)                                            0.261    52.048
n839.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n839.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n5196.Q[0] (.latch clocked by pclk)
Endpoint  : n6022.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5196.clk[0] (.latch)                                            1.014     1.014
n5196.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6288.in[0] (.names)                                             1.014     2.070
n6288.out[0] (.names)                                            0.261     2.331
n6251.in[0] (.names)                                             1.014     3.344
n6251.out[0] (.names)                                            0.261     3.605
n6254.in[0] (.names)                                             1.014     4.619
n6254.out[0] (.names)                                            0.261     4.880
n6255.in[2] (.names)                                             1.014     5.894
n6255.out[0] (.names)                                            0.261     6.155
n6385.in[0] (.names)                                             1.014     7.169
n6385.out[0] (.names)                                            0.261     7.430
n6386.in[0] (.names)                                             1.014     8.444
n6386.out[0] (.names)                                            0.261     8.705
n5728.in[1] (.names)                                             1.014     9.719
n5728.out[0] (.names)                                            0.261     9.980
n6508.in[0] (.names)                                             1.014    10.993
n6508.out[0] (.names)                                            0.261    11.254
n6491.in[0] (.names)                                             1.014    12.268
n6491.out[0] (.names)                                            0.261    12.529
n6492.in[2] (.names)                                             1.014    13.543
n6492.out[0] (.names)                                            0.261    13.804
n6493.in[1] (.names)                                             1.014    14.818
n6493.out[0] (.names)                                            0.261    15.079
n6495.in[0] (.names)                                             1.014    16.093
n6495.out[0] (.names)                                            0.261    16.354
n6496.in[1] (.names)                                             1.014    17.367
n6496.out[0] (.names)                                            0.261    17.628
n6472.in[0] (.names)                                             1.014    18.642
n6472.out[0] (.names)                                            0.261    18.903
n6473.in[0] (.names)                                             1.014    19.917
n6473.out[0] (.names)                                            0.261    20.178
n6475.in[0] (.names)                                             1.014    21.192
n6475.out[0] (.names)                                            0.261    21.453
n6483.in[1] (.names)                                             1.014    22.467
n6483.out[0] (.names)                                            0.261    22.728
n6484.in[0] (.names)                                             1.014    23.742
n6484.out[0] (.names)                                            0.261    24.003
n6485.in[0] (.names)                                             1.014    25.016
n6485.out[0] (.names)                                            0.261    25.277
n6486.in[0] (.names)                                             1.014    26.291
n6486.out[0] (.names)                                            0.261    26.552
n6487.in[1] (.names)                                             1.014    27.566
n6487.out[0] (.names)                                            0.261    27.827
n6488.in[2] (.names)                                             1.014    28.841
n6488.out[0] (.names)                                            0.261    29.102
n6078.in[0] (.names)                                             1.014    30.116
n6078.out[0] (.names)                                            0.261    30.377
n6079.in[2] (.names)                                             1.014    31.390
n6079.out[0] (.names)                                            0.261    31.651
n5893.in[1] (.names)                                             1.014    32.665
n5893.out[0] (.names)                                            0.261    32.926
n6081.in[0] (.names)                                             1.014    33.940
n6081.out[0] (.names)                                            0.261    34.201
n6076.in[0] (.names)                                             1.014    35.215
n6076.out[0] (.names)                                            0.261    35.476
n6077.in[0] (.names)                                             1.014    36.490
n6077.out[0] (.names)                                            0.261    36.751
n6084.in[0] (.names)                                             1.014    37.765
n6084.out[0] (.names)                                            0.261    38.026
n6086.in[1] (.names)                                             1.014    39.039
n6086.out[0] (.names)                                            0.261    39.300
n6087.in[2] (.names)                                             1.014    40.314
n6087.out[0] (.names)                                            0.261    40.575
n6089.in[2] (.names)                                             1.014    41.589
n6089.out[0] (.names)                                            0.261    41.850
n6090.in[0] (.names)                                             1.014    42.864
n6090.out[0] (.names)                                            0.261    43.125
n6091.in[0] (.names)                                             1.014    44.139
n6091.out[0] (.names)                                            0.261    44.400
n6093.in[1] (.names)                                             1.014    45.413
n6093.out[0] (.names)                                            0.261    45.674
n5843.in[2] (.names)                                             1.014    46.688
n5843.out[0] (.names)                                            0.261    46.949
n5535.in[0] (.names)                                             1.014    47.963
n5535.out[0] (.names)                                            0.261    48.224
n6100.in[0] (.names)                                             1.014    49.238
n6100.out[0] (.names)                                            0.261    49.499
n1254.in[0] (.names)                                             1.014    50.513
n1254.out[0] (.names)                                            0.261    50.774
n6163.in[0] (.names)                                             1.014    51.787
n6163.out[0] (.names)                                            0.261    52.048
n6022.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6022.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n2266.Q[0] (.latch clocked by pclk)
Endpoint  : n1355.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2266.clk[0] (.latch)                                            1.014     1.014
n2266.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2408.in[0] (.names)                                             1.014     2.070
n2408.out[0] (.names)                                            0.261     2.331
n2411.in[0] (.names)                                             1.014     3.344
n2411.out[0] (.names)                                            0.261     3.605
n2412.in[0] (.names)                                             1.014     4.619
n2412.out[0] (.names)                                            0.261     4.880
n2414.in[0] (.names)                                             1.014     5.894
n2414.out[0] (.names)                                            0.261     6.155
n2415.in[0] (.names)                                             1.014     7.169
n2415.out[0] (.names)                                            0.261     7.430
n2416.in[0] (.names)                                             1.014     8.444
n2416.out[0] (.names)                                            0.261     8.705
n2418.in[0] (.names)                                             1.014     9.719
n2418.out[0] (.names)                                            0.261     9.980
n2040.in[0] (.names)                                             1.014    10.993
n2040.out[0] (.names)                                            0.261    11.254
n2020.in[0] (.names)                                             1.014    12.268
n2020.out[0] (.names)                                            0.261    12.529
n1943.in[0] (.names)                                             1.014    13.543
n1943.out[0] (.names)                                            0.261    13.804
n1945.in[1] (.names)                                             1.014    14.818
n1945.out[0] (.names)                                            0.261    15.079
n1948.in[0] (.names)                                             1.014    16.093
n1948.out[0] (.names)                                            0.261    16.354
n1949.in[0] (.names)                                             1.014    17.367
n1949.out[0] (.names)                                            0.261    17.628
n1951.in[1] (.names)                                             1.014    18.642
n1951.out[0] (.names)                                            0.261    18.903
n3256.in[0] (.names)                                             1.014    19.917
n3256.out[0] (.names)                                            0.261    20.178
n1424.in[2] (.names)                                             1.014    21.192
n1424.out[0] (.names)                                            0.261    21.453
n2689.in[2] (.names)                                             1.014    22.467
n2689.out[0] (.names)                                            0.261    22.728
n2690.in[1] (.names)                                             1.014    23.742
n2690.out[0] (.names)                                            0.261    24.003
n2674.in[1] (.names)                                             1.014    25.016
n2674.out[0] (.names)                                            0.261    25.277
n2669.in[2] (.names)                                             1.014    26.291
n2669.out[0] (.names)                                            0.261    26.552
n2670.in[0] (.names)                                             1.014    27.566
n2670.out[0] (.names)                                            0.261    27.827
n2672.in[1] (.names)                                             1.014    28.841
n2672.out[0] (.names)                                            0.261    29.102
n2673.in[0] (.names)                                             1.014    30.116
n2673.out[0] (.names)                                            0.261    30.377
n2675.in[2] (.names)                                             1.014    31.390
n2675.out[0] (.names)                                            0.261    31.651
n2676.in[0] (.names)                                             1.014    32.665
n2676.out[0] (.names)                                            0.261    32.926
n2696.in[0] (.names)                                             1.014    33.940
n2696.out[0] (.names)                                            0.261    34.201
n2697.in[0] (.names)                                             1.014    35.215
n2697.out[0] (.names)                                            0.261    35.476
n2698.in[0] (.names)                                             1.014    36.490
n2698.out[0] (.names)                                            0.261    36.751
n2699.in[0] (.names)                                             1.014    37.765
n2699.out[0] (.names)                                            0.261    38.026
n2703.in[1] (.names)                                             1.014    39.039
n2703.out[0] (.names)                                            0.261    39.300
n2704.in[1] (.names)                                             1.014    40.314
n2704.out[0] (.names)                                            0.261    40.575
n2708.in[1] (.names)                                             1.014    41.589
n2708.out[0] (.names)                                            0.261    41.850
n2713.in[1] (.names)                                             1.014    42.864
n2713.out[0] (.names)                                            0.261    43.125
n847.in[0] (.names)                                              1.014    44.139
n847.out[0] (.names)                                             0.261    44.400
n2709.in[0] (.names)                                             1.014    45.413
n2709.out[0] (.names)                                            0.261    45.674
n2710.in[0] (.names)                                             1.014    46.688
n2710.out[0] (.names)                                            0.261    46.949
n2705.in[1] (.names)                                             1.014    47.963
n2705.out[0] (.names)                                            0.261    48.224
n2714.in[1] (.names)                                             1.014    49.238
n2714.out[0] (.names)                                            0.261    49.499
n1869.in[1] (.names)                                             1.014    50.513
n1869.out[0] (.names)                                            0.261    50.774
n1354.in[0] (.names)                                             1.014    51.787
n1354.out[0] (.names)                                            0.261    52.048
n1355.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1355.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n2000.Q[0] (.latch clocked by pclk)
Endpoint  : n901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2000.clk[0] (.latch)                                            1.014     1.014
n2000.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6152.in[0] (.names)                                             1.014     2.070
n6152.out[0] (.names)                                            0.261     2.331
n6213.in[0] (.names)                                             1.014     3.344
n6213.out[0] (.names)                                            0.261     3.605
n6214.in[0] (.names)                                             1.014     4.619
n6214.out[0] (.names)                                            0.261     4.880
n6169.in[2] (.names)                                             1.014     5.894
n6169.out[0] (.names)                                            0.261     6.155
n6170.in[3] (.names)                                             1.014     7.169
n6170.out[0] (.names)                                            0.261     7.430
n6173.in[0] (.names)                                             1.014     8.444
n6173.out[0] (.names)                                            0.261     8.705
n5789.in[0] (.names)                                             1.014     9.719
n5789.out[0] (.names)                                            0.261     9.980
n6562.in[0] (.names)                                             1.014    10.993
n6562.out[0] (.names)                                            0.261    11.254
n6513.in[1] (.names)                                             1.014    12.268
n6513.out[0] (.names)                                            0.261    12.529
n6514.in[2] (.names)                                             1.014    13.543
n6514.out[0] (.names)                                            0.261    13.804
n6523.in[2] (.names)                                             1.014    14.818
n6523.out[0] (.names)                                            0.261    15.079
n6525.in[1] (.names)                                             1.014    16.093
n6525.out[0] (.names)                                            0.261    16.354
n6203.in[0] (.names)                                             1.014    17.367
n6203.out[0] (.names)                                            0.261    17.628
n6205.in[0] (.names)                                             1.014    18.642
n6205.out[0] (.names)                                            0.261    18.903
n6207.in[2] (.names)                                             1.014    19.917
n6207.out[0] (.names)                                            0.261    20.178
n6210.in[1] (.names)                                             1.014    21.192
n6210.out[0] (.names)                                            0.261    21.453
n6195.in[0] (.names)                                             1.014    22.467
n6195.out[0] (.names)                                            0.261    22.728
n6199.in[0] (.names)                                             1.014    23.742
n6199.out[0] (.names)                                            0.261    24.003
n6211.in[1] (.names)                                             1.014    25.016
n6211.out[0] (.names)                                            0.261    25.277
n5898.in[1] (.names)                                             1.014    26.291
n5898.out[0] (.names)                                            0.261    26.552
n7732.in[1] (.names)                                             1.014    27.566
n7732.out[0] (.names)                                            0.261    27.827
n7652.in[0] (.names)                                             1.014    28.841
n7652.out[0] (.names)                                            0.261    29.102
n7654.in[2] (.names)                                             1.014    30.116
n7654.out[0] (.names)                                            0.261    30.377
n7629.in[0] (.names)                                             1.014    31.390
n7629.out[0] (.names)                                            0.261    31.651
n7656.in[0] (.names)                                             1.014    32.665
n7656.out[0] (.names)                                            0.261    32.926
n7636.in[0] (.names)                                             1.014    33.940
n7636.out[0] (.names)                                            0.261    34.201
n7637.in[1] (.names)                                             1.014    35.215
n7637.out[0] (.names)                                            0.261    35.476
n7638.in[0] (.names)                                             1.014    36.490
n7638.out[0] (.names)                                            0.261    36.751
n7640.in[1] (.names)                                             1.014    37.765
n7640.out[0] (.names)                                            0.261    38.026
n7642.in[1] (.names)                                             1.014    39.039
n7642.out[0] (.names)                                            0.261    39.300
n7644.in[1] (.names)                                             1.014    40.314
n7644.out[0] (.names)                                            0.261    40.575
n5511.in[1] (.names)                                             1.014    41.589
n5511.out[0] (.names)                                            0.261    41.850
n7646.in[0] (.names)                                             1.014    42.864
n7646.out[0] (.names)                                            0.261    43.125
n5496.in[1] (.names)                                             1.014    44.139
n5496.out[0] (.names)                                            0.261    44.400
n7634.in[0] (.names)                                             1.014    45.413
n7634.out[0] (.names)                                            0.261    45.674
n5513.in[0] (.names)                                             1.014    46.688
n5513.out[0] (.names)                                            0.261    46.949
n7627.in[1] (.names)                                             1.014    47.963
n7627.out[0] (.names)                                            0.261    48.224
n7628.in[1] (.names)                                             1.014    49.238
n7628.out[0] (.names)                                            0.261    49.499
n4237.in[2] (.names)                                             1.014    50.513
n4237.out[0] (.names)                                            0.261    50.774
n5515.in[0] (.names)                                             1.014    51.787
n5515.out[0] (.names)                                            0.261    52.048
n901.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n901.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n2000.Q[0] (.latch clocked by pclk)
Endpoint  : n7631.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2000.clk[0] (.latch)                                            1.014     1.014
n2000.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6152.in[0] (.names)                                             1.014     2.070
n6152.out[0] (.names)                                            0.261     2.331
n6213.in[0] (.names)                                             1.014     3.344
n6213.out[0] (.names)                                            0.261     3.605
n6214.in[0] (.names)                                             1.014     4.619
n6214.out[0] (.names)                                            0.261     4.880
n6169.in[2] (.names)                                             1.014     5.894
n6169.out[0] (.names)                                            0.261     6.155
n6170.in[3] (.names)                                             1.014     7.169
n6170.out[0] (.names)                                            0.261     7.430
n6173.in[0] (.names)                                             1.014     8.444
n6173.out[0] (.names)                                            0.261     8.705
n5789.in[0] (.names)                                             1.014     9.719
n5789.out[0] (.names)                                            0.261     9.980
n6562.in[0] (.names)                                             1.014    10.993
n6562.out[0] (.names)                                            0.261    11.254
n6513.in[1] (.names)                                             1.014    12.268
n6513.out[0] (.names)                                            0.261    12.529
n6514.in[2] (.names)                                             1.014    13.543
n6514.out[0] (.names)                                            0.261    13.804
n6523.in[2] (.names)                                             1.014    14.818
n6523.out[0] (.names)                                            0.261    15.079
n6525.in[1] (.names)                                             1.014    16.093
n6525.out[0] (.names)                                            0.261    16.354
n6203.in[0] (.names)                                             1.014    17.367
n6203.out[0] (.names)                                            0.261    17.628
n6205.in[0] (.names)                                             1.014    18.642
n6205.out[0] (.names)                                            0.261    18.903
n6207.in[2] (.names)                                             1.014    19.917
n6207.out[0] (.names)                                            0.261    20.178
n6210.in[1] (.names)                                             1.014    21.192
n6210.out[0] (.names)                                            0.261    21.453
n6195.in[0] (.names)                                             1.014    22.467
n6195.out[0] (.names)                                            0.261    22.728
n6199.in[0] (.names)                                             1.014    23.742
n6199.out[0] (.names)                                            0.261    24.003
n6211.in[1] (.names)                                             1.014    25.016
n6211.out[0] (.names)                                            0.261    25.277
n5898.in[1] (.names)                                             1.014    26.291
n5898.out[0] (.names)                                            0.261    26.552
n7732.in[1] (.names)                                             1.014    27.566
n7732.out[0] (.names)                                            0.261    27.827
n7652.in[0] (.names)                                             1.014    28.841
n7652.out[0] (.names)                                            0.261    29.102
n7654.in[2] (.names)                                             1.014    30.116
n7654.out[0] (.names)                                            0.261    30.377
n7629.in[0] (.names)                                             1.014    31.390
n7629.out[0] (.names)                                            0.261    31.651
n7656.in[0] (.names)                                             1.014    32.665
n7656.out[0] (.names)                                            0.261    32.926
n7636.in[0] (.names)                                             1.014    33.940
n7636.out[0] (.names)                                            0.261    34.201
n7637.in[1] (.names)                                             1.014    35.215
n7637.out[0] (.names)                                            0.261    35.476
n7638.in[0] (.names)                                             1.014    36.490
n7638.out[0] (.names)                                            0.261    36.751
n7640.in[1] (.names)                                             1.014    37.765
n7640.out[0] (.names)                                            0.261    38.026
n7642.in[1] (.names)                                             1.014    39.039
n7642.out[0] (.names)                                            0.261    39.300
n7644.in[1] (.names)                                             1.014    40.314
n7644.out[0] (.names)                                            0.261    40.575
n5511.in[1] (.names)                                             1.014    41.589
n5511.out[0] (.names)                                            0.261    41.850
n7646.in[0] (.names)                                             1.014    42.864
n7646.out[0] (.names)                                            0.261    43.125
n5496.in[1] (.names)                                             1.014    44.139
n5496.out[0] (.names)                                            0.261    44.400
n7634.in[0] (.names)                                             1.014    45.413
n7634.out[0] (.names)                                            0.261    45.674
n5513.in[0] (.names)                                             1.014    46.688
n5513.out[0] (.names)                                            0.261    46.949
n7627.in[1] (.names)                                             1.014    47.963
n7627.out[0] (.names)                                            0.261    48.224
n7628.in[1] (.names)                                             1.014    49.238
n7628.out[0] (.names)                                            0.261    49.499
n4237.in[2] (.names)                                             1.014    50.513
n4237.out[0] (.names)                                            0.261    50.774
n5515.in[0] (.names)                                             1.014    51.787
n5515.out[0] (.names)                                            0.261    52.048
n7631.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7631.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n3838.Q[0] (.latch clocked by pclk)
Endpoint  : n3021.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3838.clk[0] (.latch)                                            1.014     1.014
n3838.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3984.in[0] (.names)                                             1.014     2.070
n3984.out[0] (.names)                                            0.261     2.331
n4056.in[0] (.names)                                             1.014     3.344
n4056.out[0] (.names)                                            0.261     3.605
n3947.in[0] (.names)                                             1.014     4.619
n3947.out[0] (.names)                                            0.261     4.880
n3949.in[1] (.names)                                             1.014     5.894
n3949.out[0] (.names)                                            0.261     6.155
n3952.in[1] (.names)                                             1.014     7.169
n3952.out[0] (.names)                                            0.261     7.430
n3953.in[0] (.names)                                             1.014     8.444
n3953.out[0] (.names)                                            0.261     8.705
n3954.in[0] (.names)                                             1.014     9.719
n3954.out[0] (.names)                                            0.261     9.980
n3963.in[0] (.names)                                             1.014    10.993
n3963.out[0] (.names)                                            0.261    11.254
n1054.in[0] (.names)                                             1.014    12.268
n1054.out[0] (.names)                                            0.261    12.529
n5325.in[1] (.names)                                             1.014    13.543
n5325.out[0] (.names)                                            0.261    13.804
n5326.in[1] (.names)                                             1.014    14.818
n5326.out[0] (.names)                                            0.261    15.079
n5280.in[1] (.names)                                             1.014    16.093
n5280.out[0] (.names)                                            0.261    16.354
n5203.in[0] (.names)                                             1.014    17.367
n5203.out[0] (.names)                                            0.261    17.628
n4468.in[0] (.names)                                             1.014    18.642
n4468.out[0] (.names)                                            0.261    18.903
n5467.in[0] (.names)                                             1.014    19.917
n5467.out[0] (.names)                                            0.261    20.178
n5432.in[2] (.names)                                             1.014    21.192
n5432.out[0] (.names)                                            0.261    21.453
n5465.in[2] (.names)                                             1.014    22.467
n5465.out[0] (.names)                                            0.261    22.728
n5424.in[0] (.names)                                             1.014    23.742
n5424.out[0] (.names)                                            0.261    24.003
n5425.in[0] (.names)                                             1.014    25.016
n5425.out[0] (.names)                                            0.261    25.277
n5420.in[0] (.names)                                             1.014    26.291
n5420.out[0] (.names)                                            0.261    26.552
n5466.in[0] (.names)                                             1.014    27.566
n5466.out[0] (.names)                                            0.261    27.827
n5472.in[2] (.names)                                             1.014    28.841
n5472.out[0] (.names)                                            0.261    29.102
n5404.in[0] (.names)                                             1.014    30.116
n5404.out[0] (.names)                                            0.261    30.377
n4225.in[0] (.names)                                             1.014    31.390
n4225.out[0] (.names)                                            0.261    31.651
n5413.in[0] (.names)                                             1.014    32.665
n5413.out[0] (.names)                                            0.261    32.926
n5415.in[1] (.names)                                             1.014    33.940
n5415.out[0] (.names)                                            0.261    34.201
n5398.in[0] (.names)                                             1.014    35.215
n5398.out[0] (.names)                                            0.261    35.476
n4224.in[0] (.names)                                             1.014    36.490
n4224.out[0] (.names)                                            0.261    36.751
n5421.in[1] (.names)                                             1.014    37.765
n5421.out[0] (.names)                                            0.261    38.026
n5381.in[0] (.names)                                             1.014    39.039
n5381.out[0] (.names)                                            0.261    39.300
n5401.in[0] (.names)                                             1.014    40.314
n5401.out[0] (.names)                                            0.261    40.575
n5402.in[0] (.names)                                             1.014    41.589
n5402.out[0] (.names)                                            0.261    41.850
n5403.in[1] (.names)                                             1.014    42.864
n5403.out[0] (.names)                                            0.261    43.125
n5395.in[1] (.names)                                             1.014    44.139
n5395.out[0] (.names)                                            0.261    44.400
n5399.in[0] (.names)                                             1.014    45.413
n5399.out[0] (.names)                                            0.261    45.674
n5405.in[3] (.names)                                             1.014    46.688
n5405.out[0] (.names)                                            0.261    46.949
n5406.in[0] (.names)                                             1.014    47.963
n5406.out[0] (.names)                                            0.261    48.224
n5407.in[0] (.names)                                             1.014    49.238
n5407.out[0] (.names)                                            0.261    49.499
n4241.in[0] (.names)                                             1.014    50.513
n4241.out[0] (.names)                                            0.261    50.774
n4290.in[0] (.names)                                             1.014    51.787
n4290.out[0] (.names)                                            0.261    52.048
n3021.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3021.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n4817.Q[0] (.latch clocked by pclk)
Endpoint  : n4544.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4817.clk[0] (.latch)                                            1.014     1.014
n4817.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4869.in[0] (.names)                                             1.014     2.070
n4869.out[0] (.names)                                            0.261     2.331
n4864.in[0] (.names)                                             1.014     3.344
n4864.out[0] (.names)                                            0.261     3.605
n4871.in[0] (.names)                                             1.014     4.619
n4871.out[0] (.names)                                            0.261     4.880
n4902.in[0] (.names)                                             1.014     5.894
n4902.out[0] (.names)                                            0.261     6.155
n4944.in[1] (.names)                                             1.014     7.169
n4944.out[0] (.names)                                            0.261     7.430
n4939.in[0] (.names)                                             1.014     8.444
n4939.out[0] (.names)                                            0.261     8.705
n4024.in[0] (.names)                                             1.014     9.719
n4024.out[0] (.names)                                            0.261     9.980
n4941.in[1] (.names)                                             1.014    10.993
n4941.out[0] (.names)                                            0.261    11.254
n4948.in[0] (.names)                                             1.014    12.268
n4948.out[0] (.names)                                            0.261    12.529
n4935.in[1] (.names)                                             1.014    13.543
n4935.out[0] (.names)                                            0.261    13.804
n4630.in[0] (.names)                                             1.014    14.818
n4630.out[0] (.names)                                            0.261    15.079
n4631.in[0] (.names)                                             1.014    16.093
n4631.out[0] (.names)                                            0.261    16.354
n4633.in[0] (.names)                                             1.014    17.367
n4633.out[0] (.names)                                            0.261    17.628
n4616.in[2] (.names)                                             1.014    18.642
n4616.out[0] (.names)                                            0.261    18.903
n4460.in[0] (.names)                                             1.014    19.917
n4460.out[0] (.names)                                            0.261    20.178
n4461.in[1] (.names)                                             1.014    21.192
n4461.out[0] (.names)                                            0.261    21.453
n4470.in[0] (.names)                                             1.014    22.467
n4470.out[0] (.names)                                            0.261    22.728
n4472.in[1] (.names)                                             1.014    23.742
n4472.out[0] (.names)                                            0.261    24.003
n4473.in[0] (.names)                                             1.014    25.016
n4473.out[0] (.names)                                            0.261    25.277
n4474.in[1] (.names)                                             1.014    26.291
n4474.out[0] (.names)                                            0.261    26.552
n4464.in[0] (.names)                                             1.014    27.566
n4464.out[0] (.names)                                            0.261    27.827
n4463.in[0] (.names)                                             1.014    28.841
n4463.out[0] (.names)                                            0.261    29.102
n4465.in[1] (.names)                                             1.014    30.116
n4465.out[0] (.names)                                            0.261    30.377
n4467.in[2] (.names)                                             1.014    31.390
n4467.out[0] (.names)                                            0.261    31.651
n4475.in[0] (.names)                                             1.014    32.665
n4475.out[0] (.names)                                            0.261    32.926
n4445.in[0] (.names)                                             1.014    33.940
n4445.out[0] (.names)                                            0.261    34.201
n4508.in[0] (.names)                                             1.014    35.215
n4508.out[0] (.names)                                            0.261    35.476
n3655.in[0] (.names)                                             1.014    36.490
n3655.out[0] (.names)                                            0.261    36.751
n4520.in[0] (.names)                                             1.014    37.765
n4520.out[0] (.names)                                            0.261    38.026
n4522.in[1] (.names)                                             1.014    39.039
n4522.out[0] (.names)                                            0.261    39.300
n4524.in[1] (.names)                                             1.014    40.314
n4524.out[0] (.names)                                            0.261    40.575
n4481.in[0] (.names)                                             1.014    41.589
n4481.out[0] (.names)                                            0.261    41.850
n4518.in[0] (.names)                                             1.014    42.864
n4518.out[0] (.names)                                            0.261    43.125
n4235.in[0] (.names)                                             1.014    44.139
n4235.out[0] (.names)                                            0.261    44.400
n4525.in[1] (.names)                                             1.014    45.413
n4525.out[0] (.names)                                            0.261    45.674
n4538.in[1] (.names)                                             1.014    46.688
n4538.out[0] (.names)                                            0.261    46.949
n4541.in[1] (.names)                                             1.014    47.963
n4541.out[0] (.names)                                            0.261    48.224
n4261.in[0] (.names)                                             1.014    49.238
n4261.out[0] (.names)                                            0.261    49.499
n4209.in[0] (.names)                                             1.014    50.513
n4209.out[0] (.names)                                            0.261    50.774
n4542.in[0] (.names)                                             1.014    51.787
n4542.out[0] (.names)                                            0.261    52.048
n4544.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4544.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n4817.Q[0] (.latch clocked by pclk)
Endpoint  : n4930.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4817.clk[0] (.latch)                                            1.014     1.014
n4817.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4869.in[0] (.names)                                             1.014     2.070
n4869.out[0] (.names)                                            0.261     2.331
n4864.in[0] (.names)                                             1.014     3.344
n4864.out[0] (.names)                                            0.261     3.605
n4871.in[0] (.names)                                             1.014     4.619
n4871.out[0] (.names)                                            0.261     4.880
n4902.in[0] (.names)                                             1.014     5.894
n4902.out[0] (.names)                                            0.261     6.155
n4944.in[1] (.names)                                             1.014     7.169
n4944.out[0] (.names)                                            0.261     7.430
n4939.in[0] (.names)                                             1.014     8.444
n4939.out[0] (.names)                                            0.261     8.705
n4024.in[0] (.names)                                             1.014     9.719
n4024.out[0] (.names)                                            0.261     9.980
n4941.in[1] (.names)                                             1.014    10.993
n4941.out[0] (.names)                                            0.261    11.254
n4948.in[0] (.names)                                             1.014    12.268
n4948.out[0] (.names)                                            0.261    12.529
n4935.in[1] (.names)                                             1.014    13.543
n4935.out[0] (.names)                                            0.261    13.804
n4630.in[0] (.names)                                             1.014    14.818
n4630.out[0] (.names)                                            0.261    15.079
n4631.in[0] (.names)                                             1.014    16.093
n4631.out[0] (.names)                                            0.261    16.354
n4633.in[0] (.names)                                             1.014    17.367
n4633.out[0] (.names)                                            0.261    17.628
n4616.in[2] (.names)                                             1.014    18.642
n4616.out[0] (.names)                                            0.261    18.903
n4460.in[0] (.names)                                             1.014    19.917
n4460.out[0] (.names)                                            0.261    20.178
n4461.in[1] (.names)                                             1.014    21.192
n4461.out[0] (.names)                                            0.261    21.453
n4470.in[0] (.names)                                             1.014    22.467
n4470.out[0] (.names)                                            0.261    22.728
n4472.in[1] (.names)                                             1.014    23.742
n4472.out[0] (.names)                                            0.261    24.003
n4473.in[0] (.names)                                             1.014    25.016
n4473.out[0] (.names)                                            0.261    25.277
n4474.in[1] (.names)                                             1.014    26.291
n4474.out[0] (.names)                                            0.261    26.552
n4464.in[0] (.names)                                             1.014    27.566
n4464.out[0] (.names)                                            0.261    27.827
n4463.in[0] (.names)                                             1.014    28.841
n4463.out[0] (.names)                                            0.261    29.102
n4465.in[1] (.names)                                             1.014    30.116
n4465.out[0] (.names)                                            0.261    30.377
n4467.in[2] (.names)                                             1.014    31.390
n4467.out[0] (.names)                                            0.261    31.651
n4475.in[0] (.names)                                             1.014    32.665
n4475.out[0] (.names)                                            0.261    32.926
n4445.in[0] (.names)                                             1.014    33.940
n4445.out[0] (.names)                                            0.261    34.201
n4508.in[0] (.names)                                             1.014    35.215
n4508.out[0] (.names)                                            0.261    35.476
n3655.in[0] (.names)                                             1.014    36.490
n3655.out[0] (.names)                                            0.261    36.751
n4520.in[0] (.names)                                             1.014    37.765
n4520.out[0] (.names)                                            0.261    38.026
n4522.in[1] (.names)                                             1.014    39.039
n4522.out[0] (.names)                                            0.261    39.300
n4524.in[1] (.names)                                             1.014    40.314
n4524.out[0] (.names)                                            0.261    40.575
n4481.in[0] (.names)                                             1.014    41.589
n4481.out[0] (.names)                                            0.261    41.850
n4518.in[0] (.names)                                             1.014    42.864
n4518.out[0] (.names)                                            0.261    43.125
n4235.in[0] (.names)                                             1.014    44.139
n4235.out[0] (.names)                                            0.261    44.400
n4525.in[1] (.names)                                             1.014    45.413
n4525.out[0] (.names)                                            0.261    45.674
n4538.in[1] (.names)                                             1.014    46.688
n4538.out[0] (.names)                                            0.261    46.949
n4541.in[1] (.names)                                             1.014    47.963
n4541.out[0] (.names)                                            0.261    48.224
n4261.in[0] (.names)                                             1.014    49.238
n4261.out[0] (.names)                                            0.261    49.499
n4209.in[0] (.names)                                             1.014    50.513
n4209.out[0] (.names)                                            0.261    50.774
n4929.in[0] (.names)                                             1.014    51.787
n4929.out[0] (.names)                                            0.261    52.048
n4930.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4930.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n4817.Q[0] (.latch clocked by pclk)
Endpoint  : n4270.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4817.clk[0] (.latch)                                            1.014     1.014
n4817.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4869.in[0] (.names)                                             1.014     2.070
n4869.out[0] (.names)                                            0.261     2.331
n4864.in[0] (.names)                                             1.014     3.344
n4864.out[0] (.names)                                            0.261     3.605
n4871.in[0] (.names)                                             1.014     4.619
n4871.out[0] (.names)                                            0.261     4.880
n4902.in[0] (.names)                                             1.014     5.894
n4902.out[0] (.names)                                            0.261     6.155
n4944.in[1] (.names)                                             1.014     7.169
n4944.out[0] (.names)                                            0.261     7.430
n4939.in[0] (.names)                                             1.014     8.444
n4939.out[0] (.names)                                            0.261     8.705
n4024.in[0] (.names)                                             1.014     9.719
n4024.out[0] (.names)                                            0.261     9.980
n4941.in[1] (.names)                                             1.014    10.993
n4941.out[0] (.names)                                            0.261    11.254
n4948.in[0] (.names)                                             1.014    12.268
n4948.out[0] (.names)                                            0.261    12.529
n4935.in[1] (.names)                                             1.014    13.543
n4935.out[0] (.names)                                            0.261    13.804
n4630.in[0] (.names)                                             1.014    14.818
n4630.out[0] (.names)                                            0.261    15.079
n4631.in[0] (.names)                                             1.014    16.093
n4631.out[0] (.names)                                            0.261    16.354
n4633.in[0] (.names)                                             1.014    17.367
n4633.out[0] (.names)                                            0.261    17.628
n4616.in[2] (.names)                                             1.014    18.642
n4616.out[0] (.names)                                            0.261    18.903
n4460.in[0] (.names)                                             1.014    19.917
n4460.out[0] (.names)                                            0.261    20.178
n4461.in[1] (.names)                                             1.014    21.192
n4461.out[0] (.names)                                            0.261    21.453
n4470.in[0] (.names)                                             1.014    22.467
n4470.out[0] (.names)                                            0.261    22.728
n4472.in[1] (.names)                                             1.014    23.742
n4472.out[0] (.names)                                            0.261    24.003
n4473.in[0] (.names)                                             1.014    25.016
n4473.out[0] (.names)                                            0.261    25.277
n4474.in[1] (.names)                                             1.014    26.291
n4474.out[0] (.names)                                            0.261    26.552
n4464.in[0] (.names)                                             1.014    27.566
n4464.out[0] (.names)                                            0.261    27.827
n4756.in[2] (.names)                                             1.014    28.841
n4756.out[0] (.names)                                            0.261    29.102
n4757.in[1] (.names)                                             1.014    30.116
n4757.out[0] (.names)                                            0.261    30.377
n4758.in[0] (.names)                                             1.014    31.390
n4758.out[0] (.names)                                            0.261    31.651
n4760.in[0] (.names)                                             1.014    32.665
n4760.out[0] (.names)                                            0.261    32.926
n4761.in[1] (.names)                                             1.014    33.940
n4761.out[0] (.names)                                            0.261    34.201
n4763.in[1] (.names)                                             1.014    35.215
n4763.out[0] (.names)                                            0.261    35.476
n4239.in[2] (.names)                                             1.014    36.490
n4239.out[0] (.names)                                            0.261    36.751
n4314.in[0] (.names)                                             1.014    37.765
n4314.out[0] (.names)                                            0.261    38.026
n4773.in[1] (.names)                                             1.014    39.039
n4773.out[0] (.names)                                            0.261    39.300
n4780.in[0] (.names)                                             1.014    40.314
n4780.out[0] (.names)                                            0.261    40.575
n4781.in[0] (.names)                                             1.014    41.589
n4781.out[0] (.names)                                            0.261    41.850
n4782.in[1] (.names)                                             1.014    42.864
n4782.out[0] (.names)                                            0.261    43.125
n4783.in[0] (.names)                                             1.014    44.139
n4783.out[0] (.names)                                            0.261    44.400
n4784.in[1] (.names)                                             1.014    45.413
n4784.out[0] (.names)                                            0.261    45.674
n4786.in[0] (.names)                                             1.014    46.688
n4786.out[0] (.names)                                            0.261    46.949
n4788.in[1] (.names)                                             1.014    47.963
n4788.out[0] (.names)                                            0.261    48.224
n1234.in[0] (.names)                                             1.014    49.238
n1234.out[0] (.names)                                            0.261    49.499
n4323.in[0] (.names)                                             1.014    50.513
n4323.out[0] (.names)                                            0.261    50.774
n4269.in[0] (.names)                                             1.014    51.787
n4269.out[0] (.names)                                            0.261    52.048
n4270.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4270.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n9534.Q[0] (.latch clocked by pclk)
Endpoint  : n7775.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9534.clk[0] (.latch)                                            1.014     1.014
n9534.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10016.in[0] (.names)                                            1.014     2.070
n10016.out[0] (.names)                                           0.261     2.331
n10019.in[0] (.names)                                            1.014     3.344
n10019.out[0] (.names)                                           0.261     3.605
n10020.in[0] (.names)                                            1.014     4.619
n10020.out[0] (.names)                                           0.261     4.880
n10021.in[0] (.names)                                            1.014     5.894
n10021.out[0] (.names)                                           0.261     6.155
n2547.in[0] (.names)                                             1.014     7.169
n2547.out[0] (.names)                                            0.261     7.430
n9305.in[0] (.names)                                             1.014     8.444
n9305.out[0] (.names)                                            0.261     8.705
n9306.in[1] (.names)                                             1.014     9.719
n9306.out[0] (.names)                                            0.261     9.980
n9367.in[0] (.names)                                             1.014    10.993
n9367.out[0] (.names)                                            0.261    11.254
n826.in[0] (.names)                                              1.014    12.268
n826.out[0] (.names)                                             0.261    12.529
n9394.in[1] (.names)                                             1.014    13.543
n9394.out[0] (.names)                                            0.261    13.804
n9309.in[0] (.names)                                             1.014    14.818
n9309.out[0] (.names)                                            0.261    15.079
n7784.in[3] (.names)                                             1.014    16.093
n7784.out[0] (.names)                                            0.261    16.354
n9312.in[1] (.names)                                             1.014    17.367
n9312.out[0] (.names)                                            0.261    17.628
n9313.in[0] (.names)                                             1.014    18.642
n9313.out[0] (.names)                                            0.261    18.903
n9314.in[0] (.names)                                             1.014    19.917
n9314.out[0] (.names)                                            0.261    20.178
n9315.in[0] (.names)                                             1.014    21.192
n9315.out[0] (.names)                                            0.261    21.453
n9321.in[1] (.names)                                             1.014    22.467
n9321.out[0] (.names)                                            0.261    22.728
n9323.in[0] (.names)                                             1.014    23.742
n9323.out[0] (.names)                                            0.261    24.003
n9324.in[0] (.names)                                             1.014    25.016
n9324.out[0] (.names)                                            0.261    25.277
n9335.in[0] (.names)                                             1.014    26.291
n9335.out[0] (.names)                                            0.261    26.552
n9336.in[0] (.names)                                             1.014    27.566
n9336.out[0] (.names)                                            0.261    27.827
n9344.in[2] (.names)                                             1.014    28.841
n9344.out[0] (.names)                                            0.261    29.102
n9270.in[0] (.names)                                             1.014    30.116
n9270.out[0] (.names)                                            0.261    30.377
n9345.in[0] (.names)                                             1.014    31.390
n9345.out[0] (.names)                                            0.261    31.651
n9330.in[0] (.names)                                             1.014    32.665
n9330.out[0] (.names)                                            0.261    32.926
n9331.in[0] (.names)                                             1.014    33.940
n9331.out[0] (.names)                                            0.261    34.201
n9338.in[1] (.names)                                             1.014    35.215
n9338.out[0] (.names)                                            0.261    35.476
n9340.in[1] (.names)                                             1.014    36.490
n9340.out[0] (.names)                                            0.261    36.751
n9341.in[1] (.names)                                             1.014    37.765
n9341.out[0] (.names)                                            0.261    38.026
n9351.in[1] (.names)                                             1.014    39.039
n9351.out[0] (.names)                                            0.261    39.300
n9352.in[1] (.names)                                             1.014    40.314
n9352.out[0] (.names)                                            0.261    40.575
n9353.in[0] (.names)                                             1.014    41.589
n9353.out[0] (.names)                                            0.261    41.850
n9354.in[0] (.names)                                             1.014    42.864
n9354.out[0] (.names)                                            0.261    43.125
n1111.in[0] (.names)                                             1.014    44.139
n1111.out[0] (.names)                                            0.261    44.400
n11061.in[2] (.names)                                            1.014    45.413
n11061.out[0] (.names)                                           0.261    45.674
n11062.in[0] (.names)                                            1.014    46.688
n11062.out[0] (.names)                                           0.261    46.949
n11063.in[0] (.names)                                            1.014    47.963
n11063.out[0] (.names)                                           0.261    48.224
n9259.in[0] (.names)                                             1.014    49.238
n9259.out[0] (.names)                                            0.261    49.499
n9254.in[0] (.names)                                             1.014    50.513
n9254.out[0] (.names)                                            0.261    50.774
n7774.in[0] (.names)                                             1.014    51.787
n7774.out[0] (.names)                                            0.261    52.048
n7775.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7775.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n9268.Q[0] (.latch clocked by pclk)
Endpoint  : n1309.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9268.clk[0] (.latch)                                            1.014     1.014
n9268.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11007.in[0] (.names)                                            1.014     2.070
n11007.out[0] (.names)                                           0.261     2.331
n11008.in[0] (.names)                                            1.014     3.344
n11008.out[0] (.names)                                           0.261     3.605
n11018.in[1] (.names)                                            1.014     4.619
n11018.out[0] (.names)                                           0.261     4.880
n11011.in[1] (.names)                                            1.014     5.894
n11011.out[0] (.names)                                           0.261     6.155
n10999.in[1] (.names)                                            1.014     7.169
n10999.out[0] (.names)                                           0.261     7.430
n11000.in[2] (.names)                                            1.014     8.444
n11000.out[0] (.names)                                           0.261     8.705
n11001.in[2] (.names)                                            1.014     9.719
n11001.out[0] (.names)                                           0.261     9.980
n11002.in[1] (.names)                                            1.014    10.993
n11002.out[0] (.names)                                           0.261    11.254
n11004.in[0] (.names)                                            1.014    12.268
n11004.out[0] (.names)                                           0.261    12.529
n10985.in[0] (.names)                                            1.014    13.543
n10985.out[0] (.names)                                           0.261    13.804
n975.in[2] (.names)                                              1.014    14.818
n975.out[0] (.names)                                             0.261    15.079
n2558.in[0] (.names)                                             1.014    16.093
n2558.out[0] (.names)                                            0.261    16.354
n2574.in[1] (.names)                                             1.014    17.367
n2574.out[0] (.names)                                            0.261    17.628
n2562.in[1] (.names)                                             1.014    18.642
n2562.out[0] (.names)                                            0.261    18.903
n2578.in[1] (.names)                                             1.014    19.917
n2578.out[0] (.names)                                            0.261    20.178
n2576.in[2] (.names)                                             1.014    21.192
n2576.out[0] (.names)                                            0.261    21.453
n2577.in[1] (.names)                                             1.014    22.467
n2577.out[0] (.names)                                            0.261    22.728
n2579.in[1] (.names)                                             1.014    23.742
n2579.out[0] (.names)                                            0.261    24.003
n2900.in[0] (.names)                                             1.014    25.016
n2900.out[0] (.names)                                            0.261    25.277
n1899.in[1] (.names)                                             1.014    26.291
n1899.out[0] (.names)                                            0.261    26.552
n2914.in[0] (.names)                                             1.014    27.566
n2914.out[0] (.names)                                            0.261    27.827
n2915.in[1] (.names)                                             1.014    28.841
n2915.out[0] (.names)                                            0.261    29.102
n2916.in[1] (.names)                                             1.014    30.116
n2916.out[0] (.names)                                            0.261    30.377
n2919.in[1] (.names)                                             1.014    31.390
n2919.out[0] (.names)                                            0.261    31.651
n2920.in[0] (.names)                                             1.014    32.665
n2920.out[0] (.names)                                            0.261    32.926
n2921.in[0] (.names)                                             1.014    33.940
n2921.out[0] (.names)                                            0.261    34.201
n2902.in[0] (.names)                                             1.014    35.215
n2902.out[0] (.names)                                            0.261    35.476
n2924.in[1] (.names)                                             1.014    36.490
n2924.out[0] (.names)                                            0.261    36.751
n2925.in[0] (.names)                                             1.014    37.765
n2925.out[0] (.names)                                            0.261    38.026
n2932.in[2] (.names)                                             1.014    39.039
n2932.out[0] (.names)                                            0.261    39.300
n2140.in[0] (.names)                                             1.014    40.314
n2140.out[0] (.names)                                            0.261    40.575
n1916.in[1] (.names)                                             1.014    41.589
n1916.out[0] (.names)                                            0.261    41.850
n2928.in[2] (.names)                                             1.014    42.864
n2928.out[0] (.names)                                            0.261    43.125
n1322.in[1] (.names)                                             1.014    44.139
n1322.out[0] (.names)                                            0.261    44.400
n2927.in[0] (.names)                                             1.014    45.413
n2927.out[0] (.names)                                            0.261    45.674
n1257.in[2] (.names)                                             1.014    46.688
n1257.out[0] (.names)                                            0.261    46.949
n2913.in[0] (.names)                                             1.014    47.963
n2913.out[0] (.names)                                            0.261    48.224
n1203.in[0] (.names)                                             1.014    49.238
n1203.out[0] (.names)                                            0.261    49.499
n2906.in[0] (.names)                                             1.014    50.513
n2906.out[0] (.names)                                            0.261    50.774
n1308.in[1] (.names)                                             1.014    51.787
n1308.out[0] (.names)                                            0.261    52.048
n1309.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1309.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n1214.Q[0] (.latch clocked by pclk)
Endpoint  : n1202.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1214.clk[0] (.latch)                                            1.014     1.014
n1214.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10920.in[0] (.names)                                            1.014     2.070
n10920.out[0] (.names)                                           0.261     2.331
n10921.in[1] (.names)                                            1.014     3.344
n10921.out[0] (.names)                                           0.261     3.605
n10922.in[0] (.names)                                            1.014     4.619
n10922.out[0] (.names)                                           0.261     4.880
n831.in[1] (.names)                                              1.014     5.894
n831.out[0] (.names)                                             0.261     6.155
n10929.in[1] (.names)                                            1.014     7.169
n10929.out[0] (.names)                                           0.261     7.430
n10930.in[0] (.names)                                            1.014     8.444
n10930.out[0] (.names)                                           0.261     8.705
n10927.in[0] (.names)                                            1.014     9.719
n10927.out[0] (.names)                                           0.261     9.980
n10213.in[0] (.names)                                            1.014    10.993
n10213.out[0] (.names)                                           0.261    11.254
n10214.in[0] (.names)                                            1.014    12.268
n10214.out[0] (.names)                                           0.261    12.529
n10215.in[0] (.names)                                            1.014    13.543
n10215.out[0] (.names)                                           0.261    13.804
n10216.in[0] (.names)                                            1.014    14.818
n10216.out[0] (.names)                                           0.261    15.079
n10217.in[0] (.names)                                            1.014    16.093
n10217.out[0] (.names)                                           0.261    16.354
n10219.in[0] (.names)                                            1.014    17.367
n10219.out[0] (.names)                                           0.261    17.628
n10229.in[0] (.names)                                            1.014    18.642
n10229.out[0] (.names)                                           0.261    18.903
n10241.in[1] (.names)                                            1.014    19.917
n10241.out[0] (.names)                                           0.261    20.178
n8351.in[0] (.names)                                             1.014    21.192
n8351.out[0] (.names)                                            0.261    21.453
n8346.in[1] (.names)                                             1.014    22.467
n8346.out[0] (.names)                                            0.261    22.728
n8336.in[0] (.names)                                             1.014    23.742
n8336.out[0] (.names)                                            0.261    24.003
n8275.in[1] (.names)                                             1.014    25.016
n8275.out[0] (.names)                                            0.261    25.277
n8337.in[3] (.names)                                             1.014    26.291
n8337.out[0] (.names)                                            0.261    26.552
n8300.in[0] (.names)                                             1.014    27.566
n8300.out[0] (.names)                                            0.261    27.827
n8338.in[0] (.names)                                             1.014    28.841
n8338.out[0] (.names)                                            0.261    29.102
n8110.in[0] (.names)                                             1.014    30.116
n8110.out[0] (.names)                                            0.261    30.377
n8340.in[0] (.names)                                             1.014    31.390
n8340.out[0] (.names)                                            0.261    31.651
n8341.in[3] (.names)                                             1.014    32.665
n8341.out[0] (.names)                                            0.261    32.926
n8342.in[0] (.names)                                             1.014    33.940
n8342.out[0] (.names)                                            0.261    34.201
n8343.in[0] (.names)                                             1.014    35.215
n8343.out[0] (.names)                                            0.261    35.476
n8323.in[1] (.names)                                             1.014    36.490
n8323.out[0] (.names)                                            0.261    36.751
n8353.in[0] (.names)                                             1.014    37.765
n8353.out[0] (.names)                                            0.261    38.026
n8021.in[0] (.names)                                             1.014    39.039
n8021.out[0] (.names)                                            0.261    39.300
n8022.in[1] (.names)                                             1.014    40.314
n8022.out[0] (.names)                                            0.261    40.575
n8027.in[1] (.names)                                             1.014    41.589
n8027.out[0] (.names)                                            0.261    41.850
n8028.in[2] (.names)                                             1.014    42.864
n8028.out[0] (.names)                                            0.261    43.125
n1114.in[1] (.names)                                             1.014    44.139
n1114.out[0] (.names)                                            0.261    44.400
n7778.in[0] (.names)                                             1.014    45.413
n7778.out[0] (.names)                                            0.261    45.674
n8029.in[0] (.names)                                             1.014    46.688
n8029.out[0] (.names)                                            0.261    46.949
n8030.in[0] (.names)                                             1.014    47.963
n8030.out[0] (.names)                                            0.261    48.224
n1003.in[0] (.names)                                             1.014    49.238
n1003.out[0] (.names)                                            0.261    49.499
n1036.in[0] (.names)                                             1.014    50.513
n1036.out[0] (.names)                                            0.261    50.774
n1201.in[1] (.names)                                             1.014    51.787
n1201.out[0] (.names)                                            0.261    52.048
n1202.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1202.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n1214.Q[0] (.latch clocked by pclk)
Endpoint  : n3748.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1214.clk[0] (.latch)                                            1.014     1.014
n1214.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10920.in[0] (.names)                                            1.014     2.070
n10920.out[0] (.names)                                           0.261     2.331
n10921.in[1] (.names)                                            1.014     3.344
n10921.out[0] (.names)                                           0.261     3.605
n10922.in[0] (.names)                                            1.014     4.619
n10922.out[0] (.names)                                           0.261     4.880
n831.in[1] (.names)                                              1.014     5.894
n831.out[0] (.names)                                             0.261     6.155
n10929.in[1] (.names)                                            1.014     7.169
n10929.out[0] (.names)                                           0.261     7.430
n10930.in[0] (.names)                                            1.014     8.444
n10930.out[0] (.names)                                           0.261     8.705
n10927.in[0] (.names)                                            1.014     9.719
n10927.out[0] (.names)                                           0.261     9.980
n10213.in[0] (.names)                                            1.014    10.993
n10213.out[0] (.names)                                           0.261    11.254
n10214.in[0] (.names)                                            1.014    12.268
n10214.out[0] (.names)                                           0.261    12.529
n10215.in[0] (.names)                                            1.014    13.543
n10215.out[0] (.names)                                           0.261    13.804
n10216.in[0] (.names)                                            1.014    14.818
n10216.out[0] (.names)                                           0.261    15.079
n10217.in[0] (.names)                                            1.014    16.093
n10217.out[0] (.names)                                           0.261    16.354
n10219.in[0] (.names)                                            1.014    17.367
n10219.out[0] (.names)                                           0.261    17.628
n10229.in[0] (.names)                                            1.014    18.642
n10229.out[0] (.names)                                           0.261    18.903
n10241.in[1] (.names)                                            1.014    19.917
n10241.out[0] (.names)                                           0.261    20.178
n8351.in[0] (.names)                                             1.014    21.192
n8351.out[0] (.names)                                            0.261    21.453
n8346.in[1] (.names)                                             1.014    22.467
n8346.out[0] (.names)                                            0.261    22.728
n8336.in[0] (.names)                                             1.014    23.742
n8336.out[0] (.names)                                            0.261    24.003
n8275.in[1] (.names)                                             1.014    25.016
n8275.out[0] (.names)                                            0.261    25.277
n8337.in[3] (.names)                                             1.014    26.291
n8337.out[0] (.names)                                            0.261    26.552
n8300.in[0] (.names)                                             1.014    27.566
n8300.out[0] (.names)                                            0.261    27.827
n8338.in[0] (.names)                                             1.014    28.841
n8338.out[0] (.names)                                            0.261    29.102
n8110.in[0] (.names)                                             1.014    30.116
n8110.out[0] (.names)                                            0.261    30.377
n8340.in[0] (.names)                                             1.014    31.390
n8340.out[0] (.names)                                            0.261    31.651
n8341.in[3] (.names)                                             1.014    32.665
n8341.out[0] (.names)                                            0.261    32.926
n8342.in[0] (.names)                                             1.014    33.940
n8342.out[0] (.names)                                            0.261    34.201
n8343.in[0] (.names)                                             1.014    35.215
n8343.out[0] (.names)                                            0.261    35.476
n8323.in[1] (.names)                                             1.014    36.490
n8323.out[0] (.names)                                            0.261    36.751
n8353.in[0] (.names)                                             1.014    37.765
n8353.out[0] (.names)                                            0.261    38.026
n8021.in[0] (.names)                                             1.014    39.039
n8021.out[0] (.names)                                            0.261    39.300
n8235.in[1] (.names)                                             1.014    40.314
n8235.out[0] (.names)                                            0.261    40.575
n8348.in[0] (.names)                                             1.014    41.589
n8348.out[0] (.names)                                            0.261    41.850
n8349.in[0] (.names)                                             1.014    42.864
n8349.out[0] (.names)                                            0.261    43.125
n844.in[0] (.names)                                              1.014    44.139
n844.out[0] (.names)                                             0.261    44.400
n3744.in[0] (.names)                                             1.014    45.413
n3744.out[0] (.names)                                            0.261    45.674
n3631.in[0] (.names)                                             1.014    46.688
n3631.out[0] (.names)                                            0.261    46.949
n3742.in[0] (.names)                                             1.014    47.963
n3742.out[0] (.names)                                            0.261    48.224
n3743.in[0] (.names)                                             1.014    49.238
n3743.out[0] (.names)                                            0.261    49.499
n3746.in[1] (.names)                                             1.014    50.513
n3746.out[0] (.names)                                            0.261    50.774
n884.in[1] (.names)                                              1.014    51.787
n884.out[0] (.names)                                             0.261    52.048
n3748.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3748.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n1214.Q[0] (.latch clocked by pclk)
Endpoint  : n10015.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1214.clk[0] (.latch)                                            1.014     1.014
n1214.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10920.in[0] (.names)                                            1.014     2.070
n10920.out[0] (.names)                                           0.261     2.331
n10921.in[1] (.names)                                            1.014     3.344
n10921.out[0] (.names)                                           0.261     3.605
n10922.in[0] (.names)                                            1.014     4.619
n10922.out[0] (.names)                                           0.261     4.880
n831.in[1] (.names)                                              1.014     5.894
n831.out[0] (.names)                                             0.261     6.155
n10929.in[1] (.names)                                            1.014     7.169
n10929.out[0] (.names)                                           0.261     7.430
n10930.in[0] (.names)                                            1.014     8.444
n10930.out[0] (.names)                                           0.261     8.705
n10927.in[0] (.names)                                            1.014     9.719
n10927.out[0] (.names)                                           0.261     9.980
n10213.in[0] (.names)                                            1.014    10.993
n10213.out[0] (.names)                                           0.261    11.254
n10214.in[0] (.names)                                            1.014    12.268
n10214.out[0] (.names)                                           0.261    12.529
n10215.in[0] (.names)                                            1.014    13.543
n10215.out[0] (.names)                                           0.261    13.804
n10216.in[0] (.names)                                            1.014    14.818
n10216.out[0] (.names)                                           0.261    15.079
n10217.in[0] (.names)                                            1.014    16.093
n10217.out[0] (.names)                                           0.261    16.354
n10219.in[0] (.names)                                            1.014    17.367
n10219.out[0] (.names)                                           0.261    17.628
n10229.in[0] (.names)                                            1.014    18.642
n10229.out[0] (.names)                                           0.261    18.903
n10241.in[1] (.names)                                            1.014    19.917
n10241.out[0] (.names)                                           0.261    20.178
n8351.in[0] (.names)                                             1.014    21.192
n8351.out[0] (.names)                                            0.261    21.453
n10461.in[3] (.names)                                            1.014    22.467
n10461.out[0] (.names)                                           0.261    22.728
n10478.in[0] (.names)                                            1.014    23.742
n10478.out[0] (.names)                                           0.261    24.003
n10479.in[0] (.names)                                            1.014    25.016
n10479.out[0] (.names)                                           0.261    25.277
n10475.in[0] (.names)                                            1.014    26.291
n10475.out[0] (.names)                                           0.261    26.552
n10480.in[0] (.names)                                            1.014    27.566
n10480.out[0] (.names)                                           0.261    27.827
n10481.in[0] (.names)                                            1.014    28.841
n10481.out[0] (.names)                                           0.261    29.102
n10377.in[1] (.names)                                            1.014    30.116
n10377.out[0] (.names)                                           0.261    30.377
n10466.in[0] (.names)                                            1.014    31.390
n10466.out[0] (.names)                                           0.261    31.651
n10467.in[3] (.names)                                            1.014    32.665
n10467.out[0] (.names)                                           0.261    32.926
n10470.in[2] (.names)                                            1.014    33.940
n10470.out[0] (.names)                                           0.261    34.201
n10422.in[0] (.names)                                            1.014    35.215
n10422.out[0] (.names)                                           0.261    35.476
n10423.in[1] (.names)                                            1.014    36.490
n10423.out[0] (.names)                                           0.261    36.751
n10425.in[2] (.names)                                            1.014    37.765
n10425.out[0] (.names)                                           0.261    38.026
n10469.in[0] (.names)                                            1.014    39.039
n10469.out[0] (.names)                                           0.261    39.300
n10472.in[1] (.names)                                            1.014    40.314
n10472.out[0] (.names)                                           0.261    40.575
n10483.in[1] (.names)                                            1.014    41.589
n10483.out[0] (.names)                                           0.261    41.850
n10485.in[3] (.names)                                            1.014    42.864
n10485.out[0] (.names)                                           0.261    43.125
n10471.in[0] (.names)                                            1.014    44.139
n10471.out[0] (.names)                                           0.261    44.400
n10486.in[0] (.names)                                            1.014    45.413
n10486.out[0] (.names)                                           0.261    45.674
n9982.in[0] (.names)                                             1.014    46.688
n9982.out[0] (.names)                                            0.261    46.949
n10487.in[0] (.names)                                            1.014    47.963
n10487.out[0] (.names)                                           0.261    48.224
n10008.in[0] (.names)                                            1.014    49.238
n10008.out[0] (.names)                                           0.261    49.499
n9973.in[1] (.names)                                             1.014    50.513
n9973.out[0] (.names)                                            0.261    50.774
n10014.in[0] (.names)                                            1.014    51.787
n10014.out[0] (.names)                                           0.261    52.048
n10015.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10015.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n1214.Q[0] (.latch clocked by pclk)
Endpoint  : n9268.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1214.clk[0] (.latch)                                            1.014     1.014
n1214.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10920.in[0] (.names)                                            1.014     2.070
n10920.out[0] (.names)                                           0.261     2.331
n10921.in[1] (.names)                                            1.014     3.344
n10921.out[0] (.names)                                           0.261     3.605
n10922.in[0] (.names)                                            1.014     4.619
n10922.out[0] (.names)                                           0.261     4.880
n831.in[1] (.names)                                              1.014     5.894
n831.out[0] (.names)                                             0.261     6.155
n10929.in[1] (.names)                                            1.014     7.169
n10929.out[0] (.names)                                           0.261     7.430
n10930.in[0] (.names)                                            1.014     8.444
n10930.out[0] (.names)                                           0.261     8.705
n10927.in[0] (.names)                                            1.014     9.719
n10927.out[0] (.names)                                           0.261     9.980
n10213.in[0] (.names)                                            1.014    10.993
n10213.out[0] (.names)                                           0.261    11.254
n10214.in[0] (.names)                                            1.014    12.268
n10214.out[0] (.names)                                           0.261    12.529
n10215.in[0] (.names)                                            1.014    13.543
n10215.out[0] (.names)                                           0.261    13.804
n10216.in[0] (.names)                                            1.014    14.818
n10216.out[0] (.names)                                           0.261    15.079
n10217.in[0] (.names)                                            1.014    16.093
n10217.out[0] (.names)                                           0.261    16.354
n10219.in[0] (.names)                                            1.014    17.367
n10219.out[0] (.names)                                           0.261    17.628
n10229.in[0] (.names)                                            1.014    18.642
n10229.out[0] (.names)                                           0.261    18.903
n10241.in[1] (.names)                                            1.014    19.917
n10241.out[0] (.names)                                           0.261    20.178
n8351.in[0] (.names)                                             1.014    21.192
n8351.out[0] (.names)                                            0.261    21.453
n10461.in[3] (.names)                                            1.014    22.467
n10461.out[0] (.names)                                           0.261    22.728
n10478.in[0] (.names)                                            1.014    23.742
n10478.out[0] (.names)                                           0.261    24.003
n10479.in[0] (.names)                                            1.014    25.016
n10479.out[0] (.names)                                           0.261    25.277
n10475.in[0] (.names)                                            1.014    26.291
n10475.out[0] (.names)                                           0.261    26.552
n10480.in[0] (.names)                                            1.014    27.566
n10480.out[0] (.names)                                           0.261    27.827
n10481.in[0] (.names)                                            1.014    28.841
n10481.out[0] (.names)                                           0.261    29.102
n10377.in[1] (.names)                                            1.014    30.116
n10377.out[0] (.names)                                           0.261    30.377
n9996.in[1] (.names)                                             1.014    31.390
n9996.out[0] (.names)                                            0.261    31.651
n10494.in[2] (.names)                                            1.014    32.665
n10494.out[0] (.names)                                           0.261    32.926
n10379.in[0] (.names)                                            1.014    33.940
n10379.out[0] (.names)                                           0.261    34.201
n10493.in[0] (.names)                                            1.014    35.215
n10493.out[0] (.names)                                           0.261    35.476
n9472.in[0] (.names)                                             1.014    36.490
n9472.out[0] (.names)                                            0.261    36.751
n9361.in[0] (.names)                                             1.014    37.765
n9361.out[0] (.names)                                            0.261    38.026
n9414.in[1] (.names)                                             1.014    39.039
n9414.out[0] (.names)                                            0.261    39.300
n9415.in[0] (.names)                                             1.014    40.314
n9415.out[0] (.names)                                            0.261    40.575
n9416.in[0] (.names)                                             1.014    41.589
n9416.out[0] (.names)                                            0.261    41.850
n9417.in[0] (.names)                                             1.014    42.864
n9417.out[0] (.names)                                            0.261    43.125
n9412.in[0] (.names)                                             1.014    44.139
n9412.out[0] (.names)                                            0.261    44.400
n1029.in[0] (.names)                                             1.014    45.413
n1029.out[0] (.names)                                            0.261    45.674
n9362.in[1] (.names)                                             1.014    46.688
n9362.out[0] (.names)                                            0.261    46.949
n9327.in[1] (.names)                                             1.014    47.963
n9327.out[0] (.names)                                            0.261    48.224
n9329.in[1] (.names)                                             1.014    49.238
n9329.out[0] (.names)                                            0.261    49.499
n7754.in[0] (.names)                                             1.014    50.513
n7754.out[0] (.names)                                            0.261    50.774
n9267.in[0] (.names)                                             1.014    51.787
n9267.out[0] (.names)                                            0.261    52.048
n9268.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9268.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n1214.Q[0] (.latch clocked by pclk)
Endpoint  : n891.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1214.clk[0] (.latch)                                            1.014     1.014
n1214.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10920.in[0] (.names)                                            1.014     2.070
n10920.out[0] (.names)                                           0.261     2.331
n10921.in[1] (.names)                                            1.014     3.344
n10921.out[0] (.names)                                           0.261     3.605
n10922.in[0] (.names)                                            1.014     4.619
n10922.out[0] (.names)                                           0.261     4.880
n831.in[1] (.names)                                              1.014     5.894
n831.out[0] (.names)                                             0.261     6.155
n10929.in[1] (.names)                                            1.014     7.169
n10929.out[0] (.names)                                           0.261     7.430
n10930.in[0] (.names)                                            1.014     8.444
n10930.out[0] (.names)                                           0.261     8.705
n10927.in[0] (.names)                                            1.014     9.719
n10927.out[0] (.names)                                           0.261     9.980
n10213.in[0] (.names)                                            1.014    10.993
n10213.out[0] (.names)                                           0.261    11.254
n10214.in[0] (.names)                                            1.014    12.268
n10214.out[0] (.names)                                           0.261    12.529
n10215.in[0] (.names)                                            1.014    13.543
n10215.out[0] (.names)                                           0.261    13.804
n10216.in[0] (.names)                                            1.014    14.818
n10216.out[0] (.names)                                           0.261    15.079
n10217.in[0] (.names)                                            1.014    16.093
n10217.out[0] (.names)                                           0.261    16.354
n10219.in[0] (.names)                                            1.014    17.367
n10219.out[0] (.names)                                           0.261    17.628
n10229.in[0] (.names)                                            1.014    18.642
n10229.out[0] (.names)                                           0.261    18.903
n10241.in[1] (.names)                                            1.014    19.917
n10241.out[0] (.names)                                           0.261    20.178
n8351.in[0] (.names)                                             1.014    21.192
n8351.out[0] (.names)                                            0.261    21.453
n10461.in[3] (.names)                                            1.014    22.467
n10461.out[0] (.names)                                           0.261    22.728
n10478.in[0] (.names)                                            1.014    23.742
n10478.out[0] (.names)                                           0.261    24.003
n10479.in[0] (.names)                                            1.014    25.016
n10479.out[0] (.names)                                           0.261    25.277
n10475.in[0] (.names)                                            1.014    26.291
n10475.out[0] (.names)                                           0.261    26.552
n10480.in[0] (.names)                                            1.014    27.566
n10480.out[0] (.names)                                           0.261    27.827
n10481.in[0] (.names)                                            1.014    28.841
n10481.out[0] (.names)                                           0.261    29.102
n10377.in[1] (.names)                                            1.014    30.116
n10377.out[0] (.names)                                           0.261    30.377
n9996.in[1] (.names)                                             1.014    31.390
n9996.out[0] (.names)                                            0.261    31.651
n10494.in[2] (.names)                                            1.014    32.665
n10494.out[0] (.names)                                           0.261    32.926
n10379.in[0] (.names)                                            1.014    33.940
n10379.out[0] (.names)                                           0.261    34.201
n10493.in[0] (.names)                                            1.014    35.215
n10493.out[0] (.names)                                           0.261    35.476
n9472.in[0] (.names)                                             1.014    36.490
n9472.out[0] (.names)                                            0.261    36.751
n9361.in[0] (.names)                                             1.014    37.765
n9361.out[0] (.names)                                            0.261    38.026
n9414.in[1] (.names)                                             1.014    39.039
n9414.out[0] (.names)                                            0.261    39.300
n9415.in[0] (.names)                                             1.014    40.314
n9415.out[0] (.names)                                            0.261    40.575
n9416.in[0] (.names)                                             1.014    41.589
n9416.out[0] (.names)                                            0.261    41.850
n9417.in[0] (.names)                                             1.014    42.864
n9417.out[0] (.names)                                            0.261    43.125
n9412.in[0] (.names)                                             1.014    44.139
n9412.out[0] (.names)                                            0.261    44.400
n1029.in[0] (.names)                                             1.014    45.413
n1029.out[0] (.names)                                            0.261    45.674
n9362.in[1] (.names)                                             1.014    46.688
n9362.out[0] (.names)                                            0.261    46.949
n9327.in[1] (.names)                                             1.014    47.963
n9327.out[0] (.names)                                            0.261    48.224
n9329.in[1] (.names)                                             1.014    49.238
n9329.out[0] (.names)                                            0.261    49.499
n9347.in[0] (.names)                                             1.014    50.513
n9347.out[0] (.names)                                            0.261    50.774
n9245.in[1] (.names)                                             1.014    51.787
n9245.out[0] (.names)                                            0.261    52.048
n891.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n891.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n2266.Q[0] (.latch clocked by pclk)
Endpoint  : n937.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2266.clk[0] (.latch)                                            1.014     1.014
n2266.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2408.in[0] (.names)                                             1.014     2.070
n2408.out[0] (.names)                                            0.261     2.331
n2411.in[0] (.names)                                             1.014     3.344
n2411.out[0] (.names)                                            0.261     3.605
n2412.in[0] (.names)                                             1.014     4.619
n2412.out[0] (.names)                                            0.261     4.880
n2414.in[0] (.names)                                             1.014     5.894
n2414.out[0] (.names)                                            0.261     6.155
n2415.in[0] (.names)                                             1.014     7.169
n2415.out[0] (.names)                                            0.261     7.430
n2416.in[0] (.names)                                             1.014     8.444
n2416.out[0] (.names)                                            0.261     8.705
n2418.in[0] (.names)                                             1.014     9.719
n2418.out[0] (.names)                                            0.261     9.980
n2040.in[0] (.names)                                             1.014    10.993
n2040.out[0] (.names)                                            0.261    11.254
n2020.in[0] (.names)                                             1.014    12.268
n2020.out[0] (.names)                                            0.261    12.529
n1943.in[0] (.names)                                             1.014    13.543
n1943.out[0] (.names)                                            0.261    13.804
n1945.in[1] (.names)                                             1.014    14.818
n1945.out[0] (.names)                                            0.261    15.079
n1948.in[0] (.names)                                             1.014    16.093
n1948.out[0] (.names)                                            0.261    16.354
n1949.in[0] (.names)                                             1.014    17.367
n1949.out[0] (.names)                                            0.261    17.628
n1951.in[1] (.names)                                             1.014    18.642
n1951.out[0] (.names)                                            0.261    18.903
n3256.in[0] (.names)                                             1.014    19.917
n3256.out[0] (.names)                                            0.261    20.178
n1424.in[2] (.names)                                             1.014    21.192
n1424.out[0] (.names)                                            0.261    21.453
n2689.in[2] (.names)                                             1.014    22.467
n2689.out[0] (.names)                                            0.261    22.728
n2690.in[1] (.names)                                             1.014    23.742
n2690.out[0] (.names)                                            0.261    24.003
n2674.in[1] (.names)                                             1.014    25.016
n2674.out[0] (.names)                                            0.261    25.277
n2669.in[2] (.names)                                             1.014    26.291
n2669.out[0] (.names)                                            0.261    26.552
n2670.in[0] (.names)                                             1.014    27.566
n2670.out[0] (.names)                                            0.261    27.827
n2672.in[1] (.names)                                             1.014    28.841
n2672.out[0] (.names)                                            0.261    29.102
n2673.in[0] (.names)                                             1.014    30.116
n2673.out[0] (.names)                                            0.261    30.377
n2675.in[2] (.names)                                             1.014    31.390
n2675.out[0] (.names)                                            0.261    31.651
n2676.in[0] (.names)                                             1.014    32.665
n2676.out[0] (.names)                                            0.261    32.926
n2696.in[0] (.names)                                             1.014    33.940
n2696.out[0] (.names)                                            0.261    34.201
n2697.in[0] (.names)                                             1.014    35.215
n2697.out[0] (.names)                                            0.261    35.476
n2698.in[0] (.names)                                             1.014    36.490
n2698.out[0] (.names)                                            0.261    36.751
n2699.in[0] (.names)                                             1.014    37.765
n2699.out[0] (.names)                                            0.261    38.026
n2703.in[1] (.names)                                             1.014    39.039
n2703.out[0] (.names)                                            0.261    39.300
n2704.in[1] (.names)                                             1.014    40.314
n2704.out[0] (.names)                                            0.261    40.575
n2708.in[1] (.names)                                             1.014    41.589
n2708.out[0] (.names)                                            0.261    41.850
n2713.in[1] (.names)                                             1.014    42.864
n2713.out[0] (.names)                                            0.261    43.125
n847.in[0] (.names)                                              1.014    44.139
n847.out[0] (.names)                                             0.261    44.400
n11033.in[0] (.names)                                            1.014    45.413
n11033.out[0] (.names)                                           0.261    45.674
n11048.in[2] (.names)                                            1.014    46.688
n11048.out[0] (.names)                                           0.261    46.949
n11054.in[2] (.names)                                            1.014    47.963
n11054.out[0] (.names)                                           0.261    48.224
n11050.in[1] (.names)                                            1.014    49.238
n11050.out[0] (.names)                                           0.261    49.499
n11051.in[1] (.names)                                            1.014    50.513
n11051.out[0] (.names)                                           0.261    50.774
n9250.in[0] (.names)                                             1.014    51.787
n9250.out[0] (.names)                                            0.261    52.048
n937.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n937.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n2266.Q[0] (.latch clocked by pclk)
Endpoint  : n11036.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2266.clk[0] (.latch)                                            1.014     1.014
n2266.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2408.in[0] (.names)                                             1.014     2.070
n2408.out[0] (.names)                                            0.261     2.331
n2411.in[0] (.names)                                             1.014     3.344
n2411.out[0] (.names)                                            0.261     3.605
n2412.in[0] (.names)                                             1.014     4.619
n2412.out[0] (.names)                                            0.261     4.880
n2414.in[0] (.names)                                             1.014     5.894
n2414.out[0] (.names)                                            0.261     6.155
n2415.in[0] (.names)                                             1.014     7.169
n2415.out[0] (.names)                                            0.261     7.430
n2416.in[0] (.names)                                             1.014     8.444
n2416.out[0] (.names)                                            0.261     8.705
n2418.in[0] (.names)                                             1.014     9.719
n2418.out[0] (.names)                                            0.261     9.980
n2040.in[0] (.names)                                             1.014    10.993
n2040.out[0] (.names)                                            0.261    11.254
n2020.in[0] (.names)                                             1.014    12.268
n2020.out[0] (.names)                                            0.261    12.529
n1943.in[0] (.names)                                             1.014    13.543
n1943.out[0] (.names)                                            0.261    13.804
n1945.in[1] (.names)                                             1.014    14.818
n1945.out[0] (.names)                                            0.261    15.079
n1948.in[0] (.names)                                             1.014    16.093
n1948.out[0] (.names)                                            0.261    16.354
n1949.in[0] (.names)                                             1.014    17.367
n1949.out[0] (.names)                                            0.261    17.628
n1951.in[1] (.names)                                             1.014    18.642
n1951.out[0] (.names)                                            0.261    18.903
n3256.in[0] (.names)                                             1.014    19.917
n3256.out[0] (.names)                                            0.261    20.178
n1424.in[2] (.names)                                             1.014    21.192
n1424.out[0] (.names)                                            0.261    21.453
n2689.in[2] (.names)                                             1.014    22.467
n2689.out[0] (.names)                                            0.261    22.728
n2690.in[1] (.names)                                             1.014    23.742
n2690.out[0] (.names)                                            0.261    24.003
n2674.in[1] (.names)                                             1.014    25.016
n2674.out[0] (.names)                                            0.261    25.277
n2669.in[2] (.names)                                             1.014    26.291
n2669.out[0] (.names)                                            0.261    26.552
n2670.in[0] (.names)                                             1.014    27.566
n2670.out[0] (.names)                                            0.261    27.827
n2672.in[1] (.names)                                             1.014    28.841
n2672.out[0] (.names)                                            0.261    29.102
n2673.in[0] (.names)                                             1.014    30.116
n2673.out[0] (.names)                                            0.261    30.377
n2675.in[2] (.names)                                             1.014    31.390
n2675.out[0] (.names)                                            0.261    31.651
n2676.in[0] (.names)                                             1.014    32.665
n2676.out[0] (.names)                                            0.261    32.926
n2696.in[0] (.names)                                             1.014    33.940
n2696.out[0] (.names)                                            0.261    34.201
n2697.in[0] (.names)                                             1.014    35.215
n2697.out[0] (.names)                                            0.261    35.476
n2698.in[0] (.names)                                             1.014    36.490
n2698.out[0] (.names)                                            0.261    36.751
n2699.in[0] (.names)                                             1.014    37.765
n2699.out[0] (.names)                                            0.261    38.026
n2703.in[1] (.names)                                             1.014    39.039
n2703.out[0] (.names)                                            0.261    39.300
n2704.in[1] (.names)                                             1.014    40.314
n2704.out[0] (.names)                                            0.261    40.575
n2708.in[1] (.names)                                             1.014    41.589
n2708.out[0] (.names)                                            0.261    41.850
n2713.in[1] (.names)                                             1.014    42.864
n2713.out[0] (.names)                                            0.261    43.125
n847.in[0] (.names)                                              1.014    44.139
n847.out[0] (.names)                                             0.261    44.400
n11033.in[0] (.names)                                            1.014    45.413
n11033.out[0] (.names)                                           0.261    45.674
n11048.in[2] (.names)                                            1.014    46.688
n11048.out[0] (.names)                                           0.261    46.949
n11054.in[2] (.names)                                            1.014    47.963
n11054.out[0] (.names)                                           0.261    48.224
n11050.in[1] (.names)                                            1.014    49.238
n11050.out[0] (.names)                                           0.261    49.499
n11051.in[1] (.names)                                            1.014    50.513
n11051.out[0] (.names)                                           0.261    50.774
n9250.in[0] (.names)                                             1.014    51.787
n9250.out[0] (.names)                                            0.261    52.048
n11036.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11036.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n2266.Q[0] (.latch clocked by pclk)
Endpoint  : n997.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2266.clk[0] (.latch)                                            1.014     1.014
n2266.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2408.in[0] (.names)                                             1.014     2.070
n2408.out[0] (.names)                                            0.261     2.331
n2411.in[0] (.names)                                             1.014     3.344
n2411.out[0] (.names)                                            0.261     3.605
n2412.in[0] (.names)                                             1.014     4.619
n2412.out[0] (.names)                                            0.261     4.880
n2414.in[0] (.names)                                             1.014     5.894
n2414.out[0] (.names)                                            0.261     6.155
n2415.in[0] (.names)                                             1.014     7.169
n2415.out[0] (.names)                                            0.261     7.430
n2416.in[0] (.names)                                             1.014     8.444
n2416.out[0] (.names)                                            0.261     8.705
n2418.in[0] (.names)                                             1.014     9.719
n2418.out[0] (.names)                                            0.261     9.980
n2040.in[0] (.names)                                             1.014    10.993
n2040.out[0] (.names)                                            0.261    11.254
n2020.in[0] (.names)                                             1.014    12.268
n2020.out[0] (.names)                                            0.261    12.529
n1943.in[0] (.names)                                             1.014    13.543
n1943.out[0] (.names)                                            0.261    13.804
n1945.in[1] (.names)                                             1.014    14.818
n1945.out[0] (.names)                                            0.261    15.079
n1948.in[0] (.names)                                             1.014    16.093
n1948.out[0] (.names)                                            0.261    16.354
n1949.in[0] (.names)                                             1.014    17.367
n1949.out[0] (.names)                                            0.261    17.628
n1951.in[1] (.names)                                             1.014    18.642
n1951.out[0] (.names)                                            0.261    18.903
n3256.in[0] (.names)                                             1.014    19.917
n3256.out[0] (.names)                                            0.261    20.178
n1424.in[2] (.names)                                             1.014    21.192
n1424.out[0] (.names)                                            0.261    21.453
n2689.in[2] (.names)                                             1.014    22.467
n2689.out[0] (.names)                                            0.261    22.728
n2690.in[1] (.names)                                             1.014    23.742
n2690.out[0] (.names)                                            0.261    24.003
n2674.in[1] (.names)                                             1.014    25.016
n2674.out[0] (.names)                                            0.261    25.277
n2669.in[2] (.names)                                             1.014    26.291
n2669.out[0] (.names)                                            0.261    26.552
n2670.in[0] (.names)                                             1.014    27.566
n2670.out[0] (.names)                                            0.261    27.827
n2672.in[1] (.names)                                             1.014    28.841
n2672.out[0] (.names)                                            0.261    29.102
n2673.in[0] (.names)                                             1.014    30.116
n2673.out[0] (.names)                                            0.261    30.377
n2675.in[2] (.names)                                             1.014    31.390
n2675.out[0] (.names)                                            0.261    31.651
n2676.in[0] (.names)                                             1.014    32.665
n2676.out[0] (.names)                                            0.261    32.926
n2696.in[0] (.names)                                             1.014    33.940
n2696.out[0] (.names)                                            0.261    34.201
n2697.in[0] (.names)                                             1.014    35.215
n2697.out[0] (.names)                                            0.261    35.476
n2698.in[0] (.names)                                             1.014    36.490
n2698.out[0] (.names)                                            0.261    36.751
n2699.in[0] (.names)                                             1.014    37.765
n2699.out[0] (.names)                                            0.261    38.026
n2703.in[1] (.names)                                             1.014    39.039
n2703.out[0] (.names)                                            0.261    39.300
n2704.in[1] (.names)                                             1.014    40.314
n2704.out[0] (.names)                                            0.261    40.575
n2708.in[1] (.names)                                             1.014    41.589
n2708.out[0] (.names)                                            0.261    41.850
n2713.in[1] (.names)                                             1.014    42.864
n2713.out[0] (.names)                                            0.261    43.125
n847.in[0] (.names)                                              1.014    44.139
n847.out[0] (.names)                                             0.261    44.400
n11033.in[0] (.names)                                            1.014    45.413
n11033.out[0] (.names)                                           0.261    45.674
n11048.in[2] (.names)                                            1.014    46.688
n11048.out[0] (.names)                                           0.261    46.949
n11054.in[2] (.names)                                            1.014    47.963
n11054.out[0] (.names)                                           0.261    48.224
n11060.in[0] (.names)                                            1.014    49.238
n11060.out[0] (.names)                                           0.261    49.499
n9251.in[1] (.names)                                             1.014    50.513
n9251.out[0] (.names)                                            0.261    50.774
n9269.in[0] (.names)                                             1.014    51.787
n9269.out[0] (.names)                                            0.261    52.048
n997.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n997.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n7562.Q[0] (.latch clocked by pclk)
Endpoint  : n5800.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7562.clk[0] (.latch)                                            1.014     1.014
n7562.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7563.in[0] (.names)                                             1.014     2.070
n7563.out[0] (.names)                                            0.261     2.331
n7539.in[0] (.names)                                             1.014     3.344
n7539.out[0] (.names)                                            0.261     3.605
n7540.in[1] (.names)                                             1.014     4.619
n7540.out[0] (.names)                                            0.261     4.880
n6032.in[0] (.names)                                             1.014     5.894
n6032.out[0] (.names)                                            0.261     6.155
n6025.in[0] (.names)                                             1.014     7.169
n6025.out[0] (.names)                                            0.261     7.430
n6026.in[0] (.names)                                             1.014     8.444
n6026.out[0] (.names)                                            0.261     8.705
n6024.in[2] (.names)                                             1.014     9.719
n6024.out[0] (.names)                                            0.261     9.980
n812.in[1] (.names)                                              1.014    10.993
n812.out[0] (.names)                                             0.261    11.254
n6136.in[1] (.names)                                             1.014    12.268
n6136.out[0] (.names)                                            0.261    12.529
n6127.in[0] (.names)                                             1.014    13.543
n6127.out[0] (.names)                                            0.261    13.804
n6105.in[1] (.names)                                             1.014    14.818
n6105.out[0] (.names)                                            0.261    15.079
n6106.in[2] (.names)                                             1.014    16.093
n6106.out[0] (.names)                                            0.261    16.354
n6107.in[2] (.names)                                             1.014    17.367
n6107.out[0] (.names)                                            0.261    17.628
n6108.in[2] (.names)                                             1.014    18.642
n6108.out[0] (.names)                                            0.261    18.903
n5874.in[0] (.names)                                             1.014    19.917
n5874.out[0] (.names)                                            0.261    20.178
n6110.in[0] (.names)                                             1.014    21.192
n6110.out[0] (.names)                                            0.261    21.453
n6111.in[0] (.names)                                             1.014    22.467
n6111.out[0] (.names)                                            0.261    22.728
n6157.in[3] (.names)                                             1.014    23.742
n6157.out[0] (.names)                                            0.261    24.003
n6080.in[2] (.names)                                             1.014    25.016
n6080.out[0] (.names)                                            0.261    25.277
n5547.in[1] (.names)                                             1.014    26.291
n5547.out[0] (.names)                                            0.261    26.552
n5634.in[1] (.names)                                             1.014    27.566
n5634.out[0] (.names)                                            0.261    27.827
n5635.in[0] (.names)                                             1.014    28.841
n5635.out[0] (.names)                                            0.261    29.102
n5636.in[0] (.names)                                             1.014    30.116
n5636.out[0] (.names)                                            0.261    30.377
n5637.in[0] (.names)                                             1.014    31.390
n5637.out[0] (.names)                                            0.261    31.651
n5994.in[1] (.names)                                             1.014    32.665
n5994.out[0] (.names)                                            0.261    32.926
n5995.in[0] (.names)                                             1.014    33.940
n5995.out[0] (.names)                                            0.261    34.201
n6002.in[0] (.names)                                             1.014    35.215
n6002.out[0] (.names)                                            0.261    35.476
n5992.in[1] (.names)                                             1.014    36.490
n5992.out[0] (.names)                                            0.261    36.751
n5991.in[0] (.names)                                             1.014    37.765
n5991.out[0] (.names)                                            0.261    38.026
n5993.in[1] (.names)                                             1.014    39.039
n5993.out[0] (.names)                                            0.261    39.300
n5997.in[0] (.names)                                             1.014    40.314
n5997.out[0] (.names)                                            0.261    40.575
n5998.in[0] (.names)                                             1.014    41.589
n5998.out[0] (.names)                                            0.261    41.850
n5973.in[0] (.names)                                             1.014    42.864
n5973.out[0] (.names)                                            0.261    43.125
n5572.in[0] (.names)                                             1.014    44.139
n5572.out[0] (.names)                                            0.261    44.400
n5569.in[0] (.names)                                             1.014    45.413
n5569.out[0] (.names)                                            0.261    45.674
n6005.in[0] (.names)                                             1.014    46.688
n6005.out[0] (.names)                                            0.261    46.949
n6012.in[0] (.names)                                             1.014    47.963
n6012.out[0] (.names)                                            0.261    48.224
n5821.in[0] (.names)                                             1.014    49.238
n5821.out[0] (.names)                                            0.261    49.499
n5830.in[0] (.names)                                             1.014    50.513
n5830.out[0] (.names)                                            0.261    50.774
n5799.in[0] (.names)                                             1.014    51.787
n5799.out[0] (.names)                                            0.261    52.048
n5800.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5800.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n9268.Q[0] (.latch clocked by pclk)
Endpoint  : n2907.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9268.clk[0] (.latch)                                            1.014     1.014
n9268.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11007.in[0] (.names)                                            1.014     2.070
n11007.out[0] (.names)                                           0.261     2.331
n11008.in[0] (.names)                                            1.014     3.344
n11008.out[0] (.names)                                           0.261     3.605
n11018.in[1] (.names)                                            1.014     4.619
n11018.out[0] (.names)                                           0.261     4.880
n11011.in[1] (.names)                                            1.014     5.894
n11011.out[0] (.names)                                           0.261     6.155
n10999.in[1] (.names)                                            1.014     7.169
n10999.out[0] (.names)                                           0.261     7.430
n11000.in[2] (.names)                                            1.014     8.444
n11000.out[0] (.names)                                           0.261     8.705
n11001.in[2] (.names)                                            1.014     9.719
n11001.out[0] (.names)                                           0.261     9.980
n11002.in[1] (.names)                                            1.014    10.993
n11002.out[0] (.names)                                           0.261    11.254
n11004.in[0] (.names)                                            1.014    12.268
n11004.out[0] (.names)                                           0.261    12.529
n10985.in[0] (.names)                                            1.014    13.543
n10985.out[0] (.names)                                           0.261    13.804
n975.in[2] (.names)                                              1.014    14.818
n975.out[0] (.names)                                             0.261    15.079
n2558.in[0] (.names)                                             1.014    16.093
n2558.out[0] (.names)                                            0.261    16.354
n2574.in[1] (.names)                                             1.014    17.367
n2574.out[0] (.names)                                            0.261    17.628
n2562.in[1] (.names)                                             1.014    18.642
n2562.out[0] (.names)                                            0.261    18.903
n2578.in[1] (.names)                                             1.014    19.917
n2578.out[0] (.names)                                            0.261    20.178
n2576.in[2] (.names)                                             1.014    21.192
n2576.out[0] (.names)                                            0.261    21.453
n2577.in[1] (.names)                                             1.014    22.467
n2577.out[0] (.names)                                            0.261    22.728
n2579.in[1] (.names)                                             1.014    23.742
n2579.out[0] (.names)                                            0.261    24.003
n2900.in[0] (.names)                                             1.014    25.016
n2900.out[0] (.names)                                            0.261    25.277
n1899.in[1] (.names)                                             1.014    26.291
n1899.out[0] (.names)                                            0.261    26.552
n2914.in[0] (.names)                                             1.014    27.566
n2914.out[0] (.names)                                            0.261    27.827
n2915.in[1] (.names)                                             1.014    28.841
n2915.out[0] (.names)                                            0.261    29.102
n2916.in[1] (.names)                                             1.014    30.116
n2916.out[0] (.names)                                            0.261    30.377
n2919.in[1] (.names)                                             1.014    31.390
n2919.out[0] (.names)                                            0.261    31.651
n2920.in[0] (.names)                                             1.014    32.665
n2920.out[0] (.names)                                            0.261    32.926
n2921.in[0] (.names)                                             1.014    33.940
n2921.out[0] (.names)                                            0.261    34.201
n2902.in[0] (.names)                                             1.014    35.215
n2902.out[0] (.names)                                            0.261    35.476
n2924.in[1] (.names)                                             1.014    36.490
n2924.out[0] (.names)                                            0.261    36.751
n2925.in[0] (.names)                                             1.014    37.765
n2925.out[0] (.names)                                            0.261    38.026
n2932.in[2] (.names)                                             1.014    39.039
n2932.out[0] (.names)                                            0.261    39.300
n2140.in[0] (.names)                                             1.014    40.314
n2140.out[0] (.names)                                            0.261    40.575
n1916.in[1] (.names)                                             1.014    41.589
n1916.out[0] (.names)                                            0.261    41.850
n2928.in[2] (.names)                                             1.014    42.864
n2928.out[0] (.names)                                            0.261    43.125
n1322.in[1] (.names)                                             1.014    44.139
n1322.out[0] (.names)                                            0.261    44.400
n2927.in[0] (.names)                                             1.014    45.413
n2927.out[0] (.names)                                            0.261    45.674
n1257.in[2] (.names)                                             1.014    46.688
n1257.out[0] (.names)                                            0.261    46.949
n2913.in[0] (.names)                                             1.014    47.963
n2913.out[0] (.names)                                            0.261    48.224
n1203.in[0] (.names)                                             1.014    49.238
n1203.out[0] (.names)                                            0.261    49.499
n2906.in[0] (.names)                                             1.014    50.513
n2906.out[0] (.names)                                            0.261    50.774
n1308.in[1] (.names)                                             1.014    51.787
n1308.out[0] (.names)                                            0.261    52.048
n2907.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2907.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n11082.Q[0] (.latch clocked by pclk)
Endpoint  : n9495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11082.clk[0] (.latch)                                           1.014     1.014
n11082.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2722.in[0] (.names)                                             1.014     2.070
n2722.out[0] (.names)                                            0.261     2.331
n926.in[1] (.names)                                              1.014     3.344
n926.out[0] (.names)                                             0.261     3.605
n11069.in[0] (.names)                                            1.014     4.619
n11069.out[0] (.names)                                           0.261     4.880
n11087.in[0] (.names)                                            1.014     5.894
n11087.out[0] (.names)                                           0.261     6.155
n11066.in[0] (.names)                                            1.014     7.169
n11066.out[0] (.names)                                           0.261     7.430
n11067.in[0] (.names)                                            1.014     8.444
n11067.out[0] (.names)                                           0.261     8.705
n11366.in[1] (.names)                                            1.014     9.719
n11366.out[0] (.names)                                           0.261     9.980
n11368.in[2] (.names)                                            1.014    10.993
n11368.out[0] (.names)                                           0.261    11.254
n11378.in[0] (.names)                                            1.014    12.268
n11378.out[0] (.names)                                           0.261    12.529
n11379.in[0] (.names)                                            1.014    13.543
n11379.out[0] (.names)                                           0.261    13.804
n11380.in[0] (.names)                                            1.014    14.818
n11380.out[0] (.names)                                           0.261    15.079
n11383.in[0] (.names)                                            1.014    16.093
n11383.out[0] (.names)                                           0.261    16.354
n10673.in[0] (.names)                                            1.014    17.367
n10673.out[0] (.names)                                           0.261    17.628
n10674.in[3] (.names)                                            1.014    18.642
n10674.out[0] (.names)                                           0.261    18.903
n10676.in[0] (.names)                                            1.014    19.917
n10676.out[0] (.names)                                           0.261    20.178
n10677.in[0] (.names)                                            1.014    21.192
n10677.out[0] (.names)                                           0.261    21.453
n9995.in[0] (.names)                                             1.014    22.467
n9995.out[0] (.names)                                            0.261    22.728
n10698.in[1] (.names)                                            1.014    23.742
n10698.out[0] (.names)                                           0.261    24.003
n10709.in[1] (.names)                                            1.014    25.016
n10709.out[0] (.names)                                           0.261    25.277
n10750.in[0] (.names)                                            1.014    26.291
n10750.out[0] (.names)                                           0.261    26.552
n10771.in[0] (.names)                                            1.014    27.566
n10771.out[0] (.names)                                           0.261    27.827
n10772.in[0] (.names)                                            1.014    28.841
n10772.out[0] (.names)                                           0.261    29.102
n10773.in[0] (.names)                                            1.014    30.116
n10773.out[0] (.names)                                           0.261    30.377
n10657.in[0] (.names)                                            1.014    31.390
n10657.out[0] (.names)                                           0.261    31.651
n10774.in[1] (.names)                                            1.014    32.665
n10774.out[0] (.names)                                           0.261    32.926
n10775.in[0] (.names)                                            1.014    33.940
n10775.out[0] (.names)                                           0.261    34.201
n10779.in[2] (.names)                                            1.014    35.215
n10779.out[0] (.names)                                           0.261    35.476
n10776.in[0] (.names)                                            1.014    36.490
n10776.out[0] (.names)                                           0.261    36.751
n10777.in[0] (.names)                                            1.014    37.765
n10777.out[0] (.names)                                           0.261    38.026
n10945.in[2] (.names)                                            1.014    39.039
n10945.out[0] (.names)                                           0.261    39.300
n10947.in[1] (.names)                                            1.014    40.314
n10947.out[0] (.names)                                           0.261    40.575
n9990.in[1] (.names)                                             1.014    41.589
n9990.out[0] (.names)                                            0.261    41.850
n10944.in[0] (.names)                                            1.014    42.864
n10944.out[0] (.names)                                           0.261    43.125
n10951.in[2] (.names)                                            1.014    44.139
n10951.out[0] (.names)                                           0.261    44.400
n10952.in[1] (.names)                                            1.014    45.413
n10952.out[0] (.names)                                           0.261    45.674
n10956.in[1] (.names)                                            1.014    46.688
n10956.out[0] (.names)                                           0.261    46.949
n9239.in[1] (.names)                                             1.014    47.963
n9239.out[0] (.names)                                            0.261    48.224
n9503.in[0] (.names)                                             1.014    49.238
n9503.out[0] (.names)                                            0.261    49.499
n10958.in[0] (.names)                                            1.014    50.513
n10958.out[0] (.names)                                           0.261    50.774
n9494.in[0] (.names)                                             1.014    51.787
n9494.out[0] (.names)                                            0.261    52.048
n9495.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9495.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n11082.Q[0] (.latch clocked by pclk)
Endpoint  : n7409.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11082.clk[0] (.latch)                                           1.014     1.014
n11082.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2722.in[0] (.names)                                             1.014     2.070
n2722.out[0] (.names)                                            0.261     2.331
n926.in[1] (.names)                                              1.014     3.344
n926.out[0] (.names)                                             0.261     3.605
n11069.in[0] (.names)                                            1.014     4.619
n11069.out[0] (.names)                                           0.261     4.880
n11087.in[0] (.names)                                            1.014     5.894
n11087.out[0] (.names)                                           0.261     6.155
n11066.in[0] (.names)                                            1.014     7.169
n11066.out[0] (.names)                                           0.261     7.430
n11067.in[0] (.names)                                            1.014     8.444
n11067.out[0] (.names)                                           0.261     8.705
n11366.in[1] (.names)                                            1.014     9.719
n11366.out[0] (.names)                                           0.261     9.980
n11368.in[2] (.names)                                            1.014    10.993
n11368.out[0] (.names)                                           0.261    11.254
n11378.in[0] (.names)                                            1.014    12.268
n11378.out[0] (.names)                                           0.261    12.529
n11379.in[0] (.names)                                            1.014    13.543
n11379.out[0] (.names)                                           0.261    13.804
n11380.in[0] (.names)                                            1.014    14.818
n11380.out[0] (.names)                                           0.261    15.079
n11383.in[0] (.names)                                            1.014    16.093
n11383.out[0] (.names)                                           0.261    16.354
n10673.in[0] (.names)                                            1.014    17.367
n10673.out[0] (.names)                                           0.261    17.628
n10674.in[3] (.names)                                            1.014    18.642
n10674.out[0] (.names)                                           0.261    18.903
n10676.in[0] (.names)                                            1.014    19.917
n10676.out[0] (.names)                                           0.261    20.178
n10677.in[0] (.names)                                            1.014    21.192
n10677.out[0] (.names)                                           0.261    21.453
n9995.in[0] (.names)                                             1.014    22.467
n9995.out[0] (.names)                                            0.261    22.728
n10698.in[1] (.names)                                            1.014    23.742
n10698.out[0] (.names)                                           0.261    24.003
n10709.in[1] (.names)                                            1.014    25.016
n10709.out[0] (.names)                                           0.261    25.277
n10750.in[0] (.names)                                            1.014    26.291
n10750.out[0] (.names)                                           0.261    26.552
n10771.in[0] (.names)                                            1.014    27.566
n10771.out[0] (.names)                                           0.261    27.827
n10772.in[0] (.names)                                            1.014    28.841
n10772.out[0] (.names)                                           0.261    29.102
n10773.in[0] (.names)                                            1.014    30.116
n10773.out[0] (.names)                                           0.261    30.377
n10657.in[0] (.names)                                            1.014    31.390
n10657.out[0] (.names)                                           0.261    31.651
n10774.in[1] (.names)                                            1.014    32.665
n10774.out[0] (.names)                                           0.261    32.926
n10775.in[0] (.names)                                            1.014    33.940
n10775.out[0] (.names)                                           0.261    34.201
n10779.in[2] (.names)                                            1.014    35.215
n10779.out[0] (.names)                                           0.261    35.476
n10776.in[0] (.names)                                            1.014    36.490
n10776.out[0] (.names)                                           0.261    36.751
n10777.in[0] (.names)                                            1.014    37.765
n10777.out[0] (.names)                                           0.261    38.026
n10945.in[2] (.names)                                            1.014    39.039
n10945.out[0] (.names)                                           0.261    39.300
n10947.in[1] (.names)                                            1.014    40.314
n10947.out[0] (.names)                                           0.261    40.575
n9990.in[1] (.names)                                             1.014    41.589
n9990.out[0] (.names)                                            0.261    41.850
n10944.in[0] (.names)                                            1.014    42.864
n10944.out[0] (.names)                                           0.261    43.125
n10951.in[2] (.names)                                            1.014    44.139
n10951.out[0] (.names)                                           0.261    44.400
n10952.in[1] (.names)                                            1.014    45.413
n10952.out[0] (.names)                                           0.261    45.674
n10956.in[1] (.names)                                            1.014    46.688
n10956.out[0] (.names)                                           0.261    46.949
n9239.in[1] (.names)                                             1.014    47.963
n9239.out[0] (.names)                                            0.261    48.224
n9503.in[0] (.names)                                             1.014    49.238
n9503.out[0] (.names)                                            0.261    49.499
n10958.in[0] (.names)                                            1.014    50.513
n10958.out[0] (.names)                                           0.261    50.774
n9287.in[0] (.names)                                             1.014    51.787
n9287.out[0] (.names)                                            0.261    52.048
n7409.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7409.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n11082.Q[0] (.latch clocked by pclk)
Endpoint  : n10100.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11082.clk[0] (.latch)                                           1.014     1.014
n11082.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2722.in[0] (.names)                                             1.014     2.070
n2722.out[0] (.names)                                            0.261     2.331
n926.in[1] (.names)                                              1.014     3.344
n926.out[0] (.names)                                             0.261     3.605
n11069.in[0] (.names)                                            1.014     4.619
n11069.out[0] (.names)                                           0.261     4.880
n11087.in[0] (.names)                                            1.014     5.894
n11087.out[0] (.names)                                           0.261     6.155
n11066.in[0] (.names)                                            1.014     7.169
n11066.out[0] (.names)                                           0.261     7.430
n11067.in[0] (.names)                                            1.014     8.444
n11067.out[0] (.names)                                           0.261     8.705
n11366.in[1] (.names)                                            1.014     9.719
n11366.out[0] (.names)                                           0.261     9.980
n11368.in[2] (.names)                                            1.014    10.993
n11368.out[0] (.names)                                           0.261    11.254
n11378.in[0] (.names)                                            1.014    12.268
n11378.out[0] (.names)                                           0.261    12.529
n11379.in[0] (.names)                                            1.014    13.543
n11379.out[0] (.names)                                           0.261    13.804
n11380.in[0] (.names)                                            1.014    14.818
n11380.out[0] (.names)                                           0.261    15.079
n11383.in[0] (.names)                                            1.014    16.093
n11383.out[0] (.names)                                           0.261    16.354
n10673.in[0] (.names)                                            1.014    17.367
n10673.out[0] (.names)                                           0.261    17.628
n10674.in[3] (.names)                                            1.014    18.642
n10674.out[0] (.names)                                           0.261    18.903
n10676.in[0] (.names)                                            1.014    19.917
n10676.out[0] (.names)                                           0.261    20.178
n10677.in[0] (.names)                                            1.014    21.192
n10677.out[0] (.names)                                           0.261    21.453
n9995.in[0] (.names)                                             1.014    22.467
n9995.out[0] (.names)                                            0.261    22.728
n10698.in[1] (.names)                                            1.014    23.742
n10698.out[0] (.names)                                           0.261    24.003
n10709.in[1] (.names)                                            1.014    25.016
n10709.out[0] (.names)                                           0.261    25.277
n10750.in[0] (.names)                                            1.014    26.291
n10750.out[0] (.names)                                           0.261    26.552
n10771.in[0] (.names)                                            1.014    27.566
n10771.out[0] (.names)                                           0.261    27.827
n10772.in[0] (.names)                                            1.014    28.841
n10772.out[0] (.names)                                           0.261    29.102
n10773.in[0] (.names)                                            1.014    30.116
n10773.out[0] (.names)                                           0.261    30.377
n10657.in[0] (.names)                                            1.014    31.390
n10657.out[0] (.names)                                           0.261    31.651
n10774.in[1] (.names)                                            1.014    32.665
n10774.out[0] (.names)                                           0.261    32.926
n10775.in[0] (.names)                                            1.014    33.940
n10775.out[0] (.names)                                           0.261    34.201
n10779.in[2] (.names)                                            1.014    35.215
n10779.out[0] (.names)                                           0.261    35.476
n10776.in[0] (.names)                                            1.014    36.490
n10776.out[0] (.names)                                           0.261    36.751
n10777.in[0] (.names)                                            1.014    37.765
n10777.out[0] (.names)                                           0.261    38.026
n10945.in[2] (.names)                                            1.014    39.039
n10945.out[0] (.names)                                           0.261    39.300
n10947.in[1] (.names)                                            1.014    40.314
n10947.out[0] (.names)                                           0.261    40.575
n9990.in[1] (.names)                                             1.014    41.589
n9990.out[0] (.names)                                            0.261    41.850
n10944.in[0] (.names)                                            1.014    42.864
n10944.out[0] (.names)                                           0.261    43.125
n10951.in[2] (.names)                                            1.014    44.139
n10951.out[0] (.names)                                           0.261    44.400
n10952.in[1] (.names)                                            1.014    45.413
n10952.out[0] (.names)                                           0.261    45.674
n10956.in[1] (.names)                                            1.014    46.688
n10956.out[0] (.names)                                           0.261    46.949
n9239.in[1] (.names)                                             1.014    47.963
n9239.out[0] (.names)                                            0.261    48.224
n9503.in[0] (.names)                                             1.014    49.238
n9503.out[0] (.names)                                            0.261    49.499
n10958.in[0] (.names)                                            1.014    50.513
n10958.out[0] (.names)                                           0.261    50.774
n9287.in[0] (.names)                                             1.014    51.787
n9287.out[0] (.names)                                            0.261    52.048
n10100.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10100.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n11082.Q[0] (.latch clocked by pclk)
Endpoint  : n9528.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11082.clk[0] (.latch)                                           1.014     1.014
n11082.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2722.in[0] (.names)                                             1.014     2.070
n2722.out[0] (.names)                                            0.261     2.331
n926.in[1] (.names)                                              1.014     3.344
n926.out[0] (.names)                                             0.261     3.605
n11069.in[0] (.names)                                            1.014     4.619
n11069.out[0] (.names)                                           0.261     4.880
n11087.in[0] (.names)                                            1.014     5.894
n11087.out[0] (.names)                                           0.261     6.155
n11066.in[0] (.names)                                            1.014     7.169
n11066.out[0] (.names)                                           0.261     7.430
n11067.in[0] (.names)                                            1.014     8.444
n11067.out[0] (.names)                                           0.261     8.705
n11366.in[1] (.names)                                            1.014     9.719
n11366.out[0] (.names)                                           0.261     9.980
n11368.in[2] (.names)                                            1.014    10.993
n11368.out[0] (.names)                                           0.261    11.254
n11378.in[0] (.names)                                            1.014    12.268
n11378.out[0] (.names)                                           0.261    12.529
n11379.in[0] (.names)                                            1.014    13.543
n11379.out[0] (.names)                                           0.261    13.804
n11380.in[0] (.names)                                            1.014    14.818
n11380.out[0] (.names)                                           0.261    15.079
n11383.in[0] (.names)                                            1.014    16.093
n11383.out[0] (.names)                                           0.261    16.354
n10673.in[0] (.names)                                            1.014    17.367
n10673.out[0] (.names)                                           0.261    17.628
n10674.in[3] (.names)                                            1.014    18.642
n10674.out[0] (.names)                                           0.261    18.903
n10676.in[0] (.names)                                            1.014    19.917
n10676.out[0] (.names)                                           0.261    20.178
n10677.in[0] (.names)                                            1.014    21.192
n10677.out[0] (.names)                                           0.261    21.453
n10678.in[0] (.names)                                            1.014    22.467
n10678.out[0] (.names)                                           0.261    22.728
n1063.in[0] (.names)                                             1.014    23.742
n1063.out[0] (.names)                                            0.261    24.003
n10845.in[0] (.names)                                            1.014    25.016
n10845.out[0] (.names)                                           0.261    25.277
n10846.in[0] (.names)                                            1.014    26.291
n10846.out[0] (.names)                                           0.261    26.552
n10847.in[0] (.names)                                            1.014    27.566
n10847.out[0] (.names)                                           0.261    27.827
n10848.in[1] (.names)                                            1.014    28.841
n10848.out[0] (.names)                                           0.261    29.102
n10849.in[0] (.names)                                            1.014    30.116
n10849.out[0] (.names)                                           0.261    30.377
n10851.in[0] (.names)                                            1.014    31.390
n10851.out[0] (.names)                                           0.261    31.651
n10852.in[0] (.names)                                            1.014    32.665
n10852.out[0] (.names)                                           0.261    32.926
n10864.in[3] (.names)                                            1.014    33.940
n10864.out[0] (.names)                                           0.261    34.201
n10867.in[3] (.names)                                            1.014    35.215
n10867.out[0] (.names)                                           0.261    35.476
n10869.in[0] (.names)                                            1.014    36.490
n10869.out[0] (.names)                                           0.261    36.751
n10879.in[2] (.names)                                            1.014    37.765
n10879.out[0] (.names)                                           0.261    38.026
n10875.in[0] (.names)                                            1.014    39.039
n10875.out[0] (.names)                                           0.261    39.300
n10880.in[0] (.names)                                            1.014    40.314
n10880.out[0] (.names)                                           0.261    40.575
n10881.in[0] (.names)                                            1.014    41.589
n10881.out[0] (.names)                                           0.261    41.850
n10702.in[0] (.names)                                            1.014    42.864
n10702.out[0] (.names)                                           0.261    43.125
n10871.in[0] (.names)                                            1.014    44.139
n10871.out[0] (.names)                                           0.261    44.400
n10872.in[2] (.names)                                            1.014    45.413
n10872.out[0] (.names)                                           0.261    45.674
n10873.in[0] (.names)                                            1.014    46.688
n10873.out[0] (.names)                                           0.261    46.949
n10874.in[1] (.names)                                            1.014    47.963
n10874.out[0] (.names)                                           0.261    48.224
n10876.in[0] (.names)                                            1.014    49.238
n10876.out[0] (.names)                                           0.261    49.499
n10877.in[0] (.names)                                            1.014    50.513
n10877.out[0] (.names)                                           0.261    50.774
n9527.in[0] (.names)                                             1.014    51.787
n9527.out[0] (.names)                                            0.261    52.048
n9528.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9528.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n11082.Q[0] (.latch clocked by pclk)
Endpoint  : n10573.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11082.clk[0] (.latch)                                           1.014     1.014
n11082.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2722.in[0] (.names)                                             1.014     2.070
n2722.out[0] (.names)                                            0.261     2.331
n926.in[1] (.names)                                              1.014     3.344
n926.out[0] (.names)                                             0.261     3.605
n11069.in[0] (.names)                                            1.014     4.619
n11069.out[0] (.names)                                           0.261     4.880
n11087.in[0] (.names)                                            1.014     5.894
n11087.out[0] (.names)                                           0.261     6.155
n11066.in[0] (.names)                                            1.014     7.169
n11066.out[0] (.names)                                           0.261     7.430
n11067.in[0] (.names)                                            1.014     8.444
n11067.out[0] (.names)                                           0.261     8.705
n11366.in[1] (.names)                                            1.014     9.719
n11366.out[0] (.names)                                           0.261     9.980
n11368.in[2] (.names)                                            1.014    10.993
n11368.out[0] (.names)                                           0.261    11.254
n11378.in[0] (.names)                                            1.014    12.268
n11378.out[0] (.names)                                           0.261    12.529
n11379.in[0] (.names)                                            1.014    13.543
n11379.out[0] (.names)                                           0.261    13.804
n11380.in[0] (.names)                                            1.014    14.818
n11380.out[0] (.names)                                           0.261    15.079
n11383.in[0] (.names)                                            1.014    16.093
n11383.out[0] (.names)                                           0.261    16.354
n10673.in[0] (.names)                                            1.014    17.367
n10673.out[0] (.names)                                           0.261    17.628
n10674.in[3] (.names)                                            1.014    18.642
n10674.out[0] (.names)                                           0.261    18.903
n10676.in[0] (.names)                                            1.014    19.917
n10676.out[0] (.names)                                           0.261    20.178
n10677.in[0] (.names)                                            1.014    21.192
n10677.out[0] (.names)                                           0.261    21.453
n10678.in[0] (.names)                                            1.014    22.467
n10678.out[0] (.names)                                           0.261    22.728
n1063.in[0] (.names)                                             1.014    23.742
n1063.out[0] (.names)                                            0.261    24.003
n10845.in[0] (.names)                                            1.014    25.016
n10845.out[0] (.names)                                           0.261    25.277
n10846.in[0] (.names)                                            1.014    26.291
n10846.out[0] (.names)                                           0.261    26.552
n10847.in[0] (.names)                                            1.014    27.566
n10847.out[0] (.names)                                           0.261    27.827
n10848.in[1] (.names)                                            1.014    28.841
n10848.out[0] (.names)                                           0.261    29.102
n10849.in[0] (.names)                                            1.014    30.116
n10849.out[0] (.names)                                           0.261    30.377
n10851.in[0] (.names)                                            1.014    31.390
n10851.out[0] (.names)                                           0.261    31.651
n10852.in[0] (.names)                                            1.014    32.665
n10852.out[0] (.names)                                           0.261    32.926
n10864.in[3] (.names)                                            1.014    33.940
n10864.out[0] (.names)                                           0.261    34.201
n10867.in[3] (.names)                                            1.014    35.215
n10867.out[0] (.names)                                           0.261    35.476
n10869.in[0] (.names)                                            1.014    36.490
n10869.out[0] (.names)                                           0.261    36.751
n10879.in[2] (.names)                                            1.014    37.765
n10879.out[0] (.names)                                           0.261    38.026
n10875.in[0] (.names)                                            1.014    39.039
n10875.out[0] (.names)                                           0.261    39.300
n10880.in[0] (.names)                                            1.014    40.314
n10880.out[0] (.names)                                           0.261    40.575
n10881.in[0] (.names)                                            1.014    41.589
n10881.out[0] (.names)                                           0.261    41.850
n10702.in[0] (.names)                                            1.014    42.864
n10702.out[0] (.names)                                           0.261    43.125
n10871.in[0] (.names)                                            1.014    44.139
n10871.out[0] (.names)                                           0.261    44.400
n10872.in[2] (.names)                                            1.014    45.413
n10872.out[0] (.names)                                           0.261    45.674
n10873.in[0] (.names)                                            1.014    46.688
n10873.out[0] (.names)                                           0.261    46.949
n10874.in[1] (.names)                                            1.014    47.963
n10874.out[0] (.names)                                           0.261    48.224
n10876.in[0] (.names)                                            1.014    49.238
n10876.out[0] (.names)                                           0.261    49.499
n10877.in[0] (.names)                                            1.014    50.513
n10877.out[0] (.names)                                           0.261    50.774
n9527.in[0] (.names)                                             1.014    51.787
n9527.out[0] (.names)                                            0.261    52.048
n10573.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10573.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n11082.Q[0] (.latch clocked by pclk)
Endpoint  : n9526.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11082.clk[0] (.latch)                                           1.014     1.014
n11082.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2722.in[0] (.names)                                             1.014     2.070
n2722.out[0] (.names)                                            0.261     2.331
n926.in[1] (.names)                                              1.014     3.344
n926.out[0] (.names)                                             0.261     3.605
n11069.in[0] (.names)                                            1.014     4.619
n11069.out[0] (.names)                                           0.261     4.880
n11087.in[0] (.names)                                            1.014     5.894
n11087.out[0] (.names)                                           0.261     6.155
n11066.in[0] (.names)                                            1.014     7.169
n11066.out[0] (.names)                                           0.261     7.430
n11067.in[0] (.names)                                            1.014     8.444
n11067.out[0] (.names)                                           0.261     8.705
n11366.in[1] (.names)                                            1.014     9.719
n11366.out[0] (.names)                                           0.261     9.980
n11368.in[2] (.names)                                            1.014    10.993
n11368.out[0] (.names)                                           0.261    11.254
n11378.in[0] (.names)                                            1.014    12.268
n11378.out[0] (.names)                                           0.261    12.529
n11379.in[0] (.names)                                            1.014    13.543
n11379.out[0] (.names)                                           0.261    13.804
n11380.in[0] (.names)                                            1.014    14.818
n11380.out[0] (.names)                                           0.261    15.079
n11383.in[0] (.names)                                            1.014    16.093
n11383.out[0] (.names)                                           0.261    16.354
n10673.in[0] (.names)                                            1.014    17.367
n10673.out[0] (.names)                                           0.261    17.628
n10674.in[3] (.names)                                            1.014    18.642
n10674.out[0] (.names)                                           0.261    18.903
n10676.in[0] (.names)                                            1.014    19.917
n10676.out[0] (.names)                                           0.261    20.178
n10677.in[0] (.names)                                            1.014    21.192
n10677.out[0] (.names)                                           0.261    21.453
n10678.in[0] (.names)                                            1.014    22.467
n10678.out[0] (.names)                                           0.261    22.728
n1063.in[0] (.names)                                             1.014    23.742
n1063.out[0] (.names)                                            0.261    24.003
n10845.in[0] (.names)                                            1.014    25.016
n10845.out[0] (.names)                                           0.261    25.277
n10846.in[0] (.names)                                            1.014    26.291
n10846.out[0] (.names)                                           0.261    26.552
n10847.in[0] (.names)                                            1.014    27.566
n10847.out[0] (.names)                                           0.261    27.827
n10848.in[1] (.names)                                            1.014    28.841
n10848.out[0] (.names)                                           0.261    29.102
n10849.in[0] (.names)                                            1.014    30.116
n10849.out[0] (.names)                                           0.261    30.377
n10851.in[0] (.names)                                            1.014    31.390
n10851.out[0] (.names)                                           0.261    31.651
n10852.in[0] (.names)                                            1.014    32.665
n10852.out[0] (.names)                                           0.261    32.926
n10864.in[3] (.names)                                            1.014    33.940
n10864.out[0] (.names)                                           0.261    34.201
n10867.in[3] (.names)                                            1.014    35.215
n10867.out[0] (.names)                                           0.261    35.476
n10869.in[0] (.names)                                            1.014    36.490
n10869.out[0] (.names)                                           0.261    36.751
n10879.in[2] (.names)                                            1.014    37.765
n10879.out[0] (.names)                                           0.261    38.026
n10875.in[0] (.names)                                            1.014    39.039
n10875.out[0] (.names)                                           0.261    39.300
n10880.in[0] (.names)                                            1.014    40.314
n10880.out[0] (.names)                                           0.261    40.575
n10881.in[0] (.names)                                            1.014    41.589
n10881.out[0] (.names)                                           0.261    41.850
n10702.in[0] (.names)                                            1.014    42.864
n10702.out[0] (.names)                                           0.261    43.125
n10871.in[0] (.names)                                            1.014    44.139
n10871.out[0] (.names)                                           0.261    44.400
n10872.in[2] (.names)                                            1.014    45.413
n10872.out[0] (.names)                                           0.261    45.674
n10873.in[0] (.names)                                            1.014    46.688
n10873.out[0] (.names)                                           0.261    46.949
n10874.in[1] (.names)                                            1.014    47.963
n10874.out[0] (.names)                                           0.261    48.224
n10876.in[0] (.names)                                            1.014    49.238
n10876.out[0] (.names)                                           0.261    49.499
n10877.in[0] (.names)                                            1.014    50.513
n10877.out[0] (.names)                                           0.261    50.774
n9525.in[1] (.names)                                             1.014    51.787
n9525.out[0] (.names)                                            0.261    52.048
n9526.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9526.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n5196.Q[0] (.latch clocked by pclk)
Endpoint  : n7548.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5196.clk[0] (.latch)                                            1.014     1.014
n5196.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6288.in[0] (.names)                                             1.014     2.070
n6288.out[0] (.names)                                            0.261     2.331
n6251.in[0] (.names)                                             1.014     3.344
n6251.out[0] (.names)                                            0.261     3.605
n6254.in[0] (.names)                                             1.014     4.619
n6254.out[0] (.names)                                            0.261     4.880
n6255.in[2] (.names)                                             1.014     5.894
n6255.out[0] (.names)                                            0.261     6.155
n6385.in[0] (.names)                                             1.014     7.169
n6385.out[0] (.names)                                            0.261     7.430
n6386.in[0] (.names)                                             1.014     8.444
n6386.out[0] (.names)                                            0.261     8.705
n5728.in[1] (.names)                                             1.014     9.719
n5728.out[0] (.names)                                            0.261     9.980
n6508.in[0] (.names)                                             1.014    10.993
n6508.out[0] (.names)                                            0.261    11.254
n6491.in[0] (.names)                                             1.014    12.268
n6491.out[0] (.names)                                            0.261    12.529
n6492.in[2] (.names)                                             1.014    13.543
n6492.out[0] (.names)                                            0.261    13.804
n6493.in[1] (.names)                                             1.014    14.818
n6493.out[0] (.names)                                            0.261    15.079
n6495.in[0] (.names)                                             1.014    16.093
n6495.out[0] (.names)                                            0.261    16.354
n6496.in[1] (.names)                                             1.014    17.367
n6496.out[0] (.names)                                            0.261    17.628
n6472.in[0] (.names)                                             1.014    18.642
n6472.out[0] (.names)                                            0.261    18.903
n6473.in[0] (.names)                                             1.014    19.917
n6473.out[0] (.names)                                            0.261    20.178
n6475.in[0] (.names)                                             1.014    21.192
n6475.out[0] (.names)                                            0.261    21.453
n6483.in[1] (.names)                                             1.014    22.467
n6483.out[0] (.names)                                            0.261    22.728
n6484.in[0] (.names)                                             1.014    23.742
n6484.out[0] (.names)                                            0.261    24.003
n6485.in[0] (.names)                                             1.014    25.016
n6485.out[0] (.names)                                            0.261    25.277
n6486.in[0] (.names)                                             1.014    26.291
n6486.out[0] (.names)                                            0.261    26.552
n6487.in[1] (.names)                                             1.014    27.566
n6487.out[0] (.names)                                            0.261    27.827
n6488.in[2] (.names)                                             1.014    28.841
n6488.out[0] (.names)                                            0.261    29.102
n6078.in[0] (.names)                                             1.014    30.116
n6078.out[0] (.names)                                            0.261    30.377
n6079.in[2] (.names)                                             1.014    31.390
n6079.out[0] (.names)                                            0.261    31.651
n5893.in[1] (.names)                                             1.014    32.665
n5893.out[0] (.names)                                            0.261    32.926
n6081.in[0] (.names)                                             1.014    33.940
n6081.out[0] (.names)                                            0.261    34.201
n6076.in[0] (.names)                                             1.014    35.215
n6076.out[0] (.names)                                            0.261    35.476
n6077.in[0] (.names)                                             1.014    36.490
n6077.out[0] (.names)                                            0.261    36.751
n6084.in[0] (.names)                                             1.014    37.765
n6084.out[0] (.names)                                            0.261    38.026
n6086.in[1] (.names)                                             1.014    39.039
n6086.out[0] (.names)                                            0.261    39.300
n5931.in[0] (.names)                                             1.014    40.314
n5931.out[0] (.names)                                            0.261    40.575
n5932.in[0] (.names)                                             1.014    41.589
n5932.out[0] (.names)                                            0.261    41.850
n5934.in[0] (.names)                                             1.014    42.864
n5934.out[0] (.names)                                            0.261    43.125
n5935.in[0] (.names)                                             1.014    44.139
n5935.out[0] (.names)                                            0.261    44.400
n7484.in[0] (.names)                                             1.014    45.413
n7484.out[0] (.names)                                            0.261    45.674
n7490.in[2] (.names)                                             1.014    46.688
n7490.out[0] (.names)                                            0.261    46.949
n7491.in[0] (.names)                                             1.014    47.963
n7491.out[0] (.names)                                            0.261    48.224
n5530.in[0] (.names)                                             1.014    49.238
n5530.out[0] (.names)                                            0.261    49.499
n1213.in[0] (.names)                                             1.014    50.513
n1213.out[0] (.names)                                            0.261    50.774
n7547.in[0] (.names)                                             1.014    51.787
n7547.out[0] (.names)                                            0.261    52.048
n7548.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7548.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n9534.Q[0] (.latch clocked by pclk)
Endpoint  : n10991.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9534.clk[0] (.latch)                                            1.014     1.014
n9534.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10016.in[0] (.names)                                            1.014     2.070
n10016.out[0] (.names)                                           0.261     2.331
n10019.in[0] (.names)                                            1.014     3.344
n10019.out[0] (.names)                                           0.261     3.605
n10020.in[0] (.names)                                            1.014     4.619
n10020.out[0] (.names)                                           0.261     4.880
n10021.in[0] (.names)                                            1.014     5.894
n10021.out[0] (.names)                                           0.261     6.155
n2547.in[0] (.names)                                             1.014     7.169
n2547.out[0] (.names)                                            0.261     7.430
n9305.in[0] (.names)                                             1.014     8.444
n9305.out[0] (.names)                                            0.261     8.705
n9306.in[1] (.names)                                             1.014     9.719
n9306.out[0] (.names)                                            0.261     9.980
n9367.in[0] (.names)                                             1.014    10.993
n9367.out[0] (.names)                                            0.261    11.254
n826.in[0] (.names)                                              1.014    12.268
n826.out[0] (.names)                                             0.261    12.529
n9394.in[1] (.names)                                             1.014    13.543
n9394.out[0] (.names)                                            0.261    13.804
n9309.in[0] (.names)                                             1.014    14.818
n9309.out[0] (.names)                                            0.261    15.079
n7784.in[3] (.names)                                             1.014    16.093
n7784.out[0] (.names)                                            0.261    16.354
n9312.in[1] (.names)                                             1.014    17.367
n9312.out[0] (.names)                                            0.261    17.628
n9313.in[0] (.names)                                             1.014    18.642
n9313.out[0] (.names)                                            0.261    18.903
n9314.in[0] (.names)                                             1.014    19.917
n9314.out[0] (.names)                                            0.261    20.178
n9315.in[0] (.names)                                             1.014    21.192
n9315.out[0] (.names)                                            0.261    21.453
n9321.in[1] (.names)                                             1.014    22.467
n9321.out[0] (.names)                                            0.261    22.728
n9323.in[0] (.names)                                             1.014    23.742
n9323.out[0] (.names)                                            0.261    24.003
n9324.in[0] (.names)                                             1.014    25.016
n9324.out[0] (.names)                                            0.261    25.277
n9335.in[0] (.names)                                             1.014    26.291
n9335.out[0] (.names)                                            0.261    26.552
n9336.in[0] (.names)                                             1.014    27.566
n9336.out[0] (.names)                                            0.261    27.827
n9344.in[2] (.names)                                             1.014    28.841
n9344.out[0] (.names)                                            0.261    29.102
n9270.in[0] (.names)                                             1.014    30.116
n9270.out[0] (.names)                                            0.261    30.377
n9345.in[0] (.names)                                             1.014    31.390
n9345.out[0] (.names)                                            0.261    31.651
n9330.in[0] (.names)                                             1.014    32.665
n9330.out[0] (.names)                                            0.261    32.926
n9331.in[0] (.names)                                             1.014    33.940
n9331.out[0] (.names)                                            0.261    34.201
n9338.in[1] (.names)                                             1.014    35.215
n9338.out[0] (.names)                                            0.261    35.476
n9340.in[1] (.names)                                             1.014    36.490
n9340.out[0] (.names)                                            0.261    36.751
n9341.in[1] (.names)                                             1.014    37.765
n9341.out[0] (.names)                                            0.261    38.026
n9351.in[1] (.names)                                             1.014    39.039
n9351.out[0] (.names)                                            0.261    39.300
n9352.in[1] (.names)                                             1.014    40.314
n9352.out[0] (.names)                                            0.261    40.575
n9353.in[0] (.names)                                             1.014    41.589
n9353.out[0] (.names)                                            0.261    41.850
n9354.in[0] (.names)                                             1.014    42.864
n9354.out[0] (.names)                                            0.261    43.125
n1111.in[0] (.names)                                             1.014    44.139
n1111.out[0] (.names)                                            0.261    44.400
n9357.in[0] (.names)                                             1.014    45.413
n9357.out[0] (.names)                                            0.261    45.674
n1192.in[0] (.names)                                             1.014    46.688
n1192.out[0] (.names)                                            0.261    46.949
n10989.in[0] (.names)                                            1.014    47.963
n10989.out[0] (.names)                                           0.261    48.224
n10995.in[0] (.names)                                            1.014    49.238
n10995.out[0] (.names)                                           0.261    49.499
n10998.in[1] (.names)                                            1.014    50.513
n10998.out[0] (.names)                                           0.261    50.774
n9262.in[0] (.names)                                             1.014    51.787
n9262.out[0] (.names)                                            0.261    52.048
n10991.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10991.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n5334.Q[0] (.latch clocked by pclk)
Endpoint  : n1952.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5334.clk[0] (.latch)                                            1.014     1.014
n5334.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5100.in[0] (.names)                                             1.014     2.070
n5100.out[0] (.names)                                            0.261     2.331
n5328.in[0] (.names)                                             1.014     3.344
n5328.out[0] (.names)                                            0.261     3.605
n5344.in[2] (.names)                                             1.014     4.619
n5344.out[0] (.names)                                            0.261     4.880
n5342.in[3] (.names)                                             1.014     5.894
n5342.out[0] (.names)                                            0.261     6.155
n5338.in[0] (.names)                                             1.014     7.169
n5338.out[0] (.names)                                            0.261     7.430
n5329.in[1] (.names)                                             1.014     8.444
n5329.out[0] (.names)                                            0.261     8.705
n5149.in[0] (.names)                                             1.014     9.719
n5149.out[0] (.names)                                            0.261     9.980
n5150.in[1] (.names)                                             1.014    10.993
n5150.out[0] (.names)                                            0.261    11.254
n5138.in[1] (.names)                                             1.014    12.268
n5138.out[0] (.names)                                            0.261    12.529
n5146.in[0] (.names)                                             1.014    13.543
n5146.out[0] (.names)                                            0.261    13.804
n5151.in[0] (.names)                                             1.014    14.818
n5151.out[0] (.names)                                            0.261    15.079
n5153.in[1] (.names)                                             1.014    16.093
n5153.out[0] (.names)                                            0.261    16.354
n5154.in[0] (.names)                                             1.014    17.367
n5154.out[0] (.names)                                            0.261    17.628
n5134.in[1] (.names)                                             1.014    18.642
n5134.out[0] (.names)                                            0.261    18.903
n5155.in[0] (.names)                                             1.014    19.917
n5155.out[0] (.names)                                            0.261    20.178
n5156.in[2] (.names)                                             1.014    21.192
n5156.out[0] (.names)                                            0.261    21.453
n5037.in[0] (.names)                                             1.014    22.467
n5037.out[0] (.names)                                            0.261    22.728
n5016.in[2] (.names)                                             1.014    23.742
n5016.out[0] (.names)                                            0.261    24.003
n5017.in[1] (.names)                                             1.014    25.016
n5017.out[0] (.names)                                            0.261    25.277
n5019.in[0] (.names)                                             1.014    26.291
n5019.out[0] (.names)                                            0.261    26.552
n836.in[1] (.names)                                              1.014    27.566
n836.out[0] (.names)                                             0.261    27.827
n2230.in[2] (.names)                                             1.014    28.841
n2230.out[0] (.names)                                            0.261    29.102
n2232.in[0] (.names)                                             1.014    30.116
n2232.out[0] (.names)                                            0.261    30.377
n2234.in[0] (.names)                                             1.014    31.390
n2234.out[0] (.names)                                            0.261    31.651
n2208.in[0] (.names)                                             1.014    32.665
n2208.out[0] (.names)                                            0.261    32.926
n2182.in[0] (.names)                                             1.014    33.940
n2182.out[0] (.names)                                            0.261    34.201
n2236.in[0] (.names)                                             1.014    35.215
n2236.out[0] (.names)                                            0.261    35.476
n2210.in[0] (.names)                                             1.014    36.490
n2210.out[0] (.names)                                            0.261    36.751
n2136.in[0] (.names)                                             1.014    37.765
n2136.out[0] (.names)                                            0.261    38.026
n2211.in[0] (.names)                                             1.014    39.039
n2211.out[0] (.names)                                            0.261    39.300
n2213.in[0] (.names)                                             1.014    40.314
n2213.out[0] (.names)                                            0.261    40.575
n2217.in[2] (.names)                                             1.014    41.589
n2217.out[0] (.names)                                            0.261    41.850
n2106.in[0] (.names)                                             1.014    42.864
n2106.out[0] (.names)                                            0.261    43.125
n1968.in[0] (.names)                                             1.014    44.139
n1968.out[0] (.names)                                            0.261    44.400
n1969.in[0] (.names)                                             1.014    45.413
n1969.out[0] (.names)                                            0.261    45.674
n1987.in[1] (.names)                                             1.014    46.688
n1987.out[0] (.names)                                            0.261    46.949
n1989.in[0] (.names)                                             1.014    47.963
n1989.out[0] (.names)                                            0.261    48.224
n1882.in[0] (.names)                                             1.014    49.238
n1882.out[0] (.names)                                            0.261    49.499
n1958.in[3] (.names)                                             1.014    50.513
n1958.out[0] (.names)                                            0.261    50.774
n1960.in[0] (.names)                                             1.014    51.787
n1960.out[0] (.names)                                            0.261    52.048
n1952.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1952.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n5334.Q[0] (.latch clocked by pclk)
Endpoint  : n802.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5334.clk[0] (.latch)                                            1.014     1.014
n5334.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5100.in[0] (.names)                                             1.014     2.070
n5100.out[0] (.names)                                            0.261     2.331
n5328.in[0] (.names)                                             1.014     3.344
n5328.out[0] (.names)                                            0.261     3.605
n5344.in[2] (.names)                                             1.014     4.619
n5344.out[0] (.names)                                            0.261     4.880
n5342.in[3] (.names)                                             1.014     5.894
n5342.out[0] (.names)                                            0.261     6.155
n5338.in[0] (.names)                                             1.014     7.169
n5338.out[0] (.names)                                            0.261     7.430
n5329.in[1] (.names)                                             1.014     8.444
n5329.out[0] (.names)                                            0.261     8.705
n5149.in[0] (.names)                                             1.014     9.719
n5149.out[0] (.names)                                            0.261     9.980
n5150.in[1] (.names)                                             1.014    10.993
n5150.out[0] (.names)                                            0.261    11.254
n5138.in[1] (.names)                                             1.014    12.268
n5138.out[0] (.names)                                            0.261    12.529
n5146.in[0] (.names)                                             1.014    13.543
n5146.out[0] (.names)                                            0.261    13.804
n5151.in[0] (.names)                                             1.014    14.818
n5151.out[0] (.names)                                            0.261    15.079
n5153.in[1] (.names)                                             1.014    16.093
n5153.out[0] (.names)                                            0.261    16.354
n5154.in[0] (.names)                                             1.014    17.367
n5154.out[0] (.names)                                            0.261    17.628
n5134.in[1] (.names)                                             1.014    18.642
n5134.out[0] (.names)                                            0.261    18.903
n5155.in[0] (.names)                                             1.014    19.917
n5155.out[0] (.names)                                            0.261    20.178
n5156.in[2] (.names)                                             1.014    21.192
n5156.out[0] (.names)                                            0.261    21.453
n5037.in[0] (.names)                                             1.014    22.467
n5037.out[0] (.names)                                            0.261    22.728
n5016.in[2] (.names)                                             1.014    23.742
n5016.out[0] (.names)                                            0.261    24.003
n5017.in[1] (.names)                                             1.014    25.016
n5017.out[0] (.names)                                            0.261    25.277
n5019.in[0] (.names)                                             1.014    26.291
n5019.out[0] (.names)                                            0.261    26.552
n836.in[1] (.names)                                              1.014    27.566
n836.out[0] (.names)                                             0.261    27.827
n2230.in[2] (.names)                                             1.014    28.841
n2230.out[0] (.names)                                            0.261    29.102
n2232.in[0] (.names)                                             1.014    30.116
n2232.out[0] (.names)                                            0.261    30.377
n2234.in[0] (.names)                                             1.014    31.390
n2234.out[0] (.names)                                            0.261    31.651
n2208.in[0] (.names)                                             1.014    32.665
n2208.out[0] (.names)                                            0.261    32.926
n2182.in[0] (.names)                                             1.014    33.940
n2182.out[0] (.names)                                            0.261    34.201
n2236.in[0] (.names)                                             1.014    35.215
n2236.out[0] (.names)                                            0.261    35.476
n2210.in[0] (.names)                                             1.014    36.490
n2210.out[0] (.names)                                            0.261    36.751
n2136.in[0] (.names)                                             1.014    37.765
n2136.out[0] (.names)                                            0.261    38.026
n2211.in[0] (.names)                                             1.014    39.039
n2211.out[0] (.names)                                            0.261    39.300
n2213.in[0] (.names)                                             1.014    40.314
n2213.out[0] (.names)                                            0.261    40.575
n2217.in[2] (.names)                                             1.014    41.589
n2217.out[0] (.names)                                            0.261    41.850
n2106.in[0] (.names)                                             1.014    42.864
n2106.out[0] (.names)                                            0.261    43.125
n1968.in[0] (.names)                                             1.014    44.139
n1968.out[0] (.names)                                            0.261    44.400
n1969.in[0] (.names)                                             1.014    45.413
n1969.out[0] (.names)                                            0.261    45.674
n1987.in[1] (.names)                                             1.014    46.688
n1987.out[0] (.names)                                            0.261    46.949
n1989.in[0] (.names)                                             1.014    47.963
n1989.out[0] (.names)                                            0.261    48.224
n1882.in[0] (.names)                                             1.014    49.238
n1882.out[0] (.names)                                            0.261    49.499
n1867.in[0] (.names)                                             1.014    50.513
n1867.out[0] (.names)                                            0.261    50.774
n1268.in[0] (.names)                                             1.014    51.787
n1268.out[0] (.names)                                            0.261    52.048
n802.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n802.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n5334.Q[0] (.latch clocked by pclk)
Endpoint  : n2119.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5334.clk[0] (.latch)                                            1.014     1.014
n5334.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5100.in[0] (.names)                                             1.014     2.070
n5100.out[0] (.names)                                            0.261     2.331
n5328.in[0] (.names)                                             1.014     3.344
n5328.out[0] (.names)                                            0.261     3.605
n5344.in[2] (.names)                                             1.014     4.619
n5344.out[0] (.names)                                            0.261     4.880
n5342.in[3] (.names)                                             1.014     5.894
n5342.out[0] (.names)                                            0.261     6.155
n5338.in[0] (.names)                                             1.014     7.169
n5338.out[0] (.names)                                            0.261     7.430
n5329.in[1] (.names)                                             1.014     8.444
n5329.out[0] (.names)                                            0.261     8.705
n5149.in[0] (.names)                                             1.014     9.719
n5149.out[0] (.names)                                            0.261     9.980
n5150.in[1] (.names)                                             1.014    10.993
n5150.out[0] (.names)                                            0.261    11.254
n5138.in[1] (.names)                                             1.014    12.268
n5138.out[0] (.names)                                            0.261    12.529
n5146.in[0] (.names)                                             1.014    13.543
n5146.out[0] (.names)                                            0.261    13.804
n5151.in[0] (.names)                                             1.014    14.818
n5151.out[0] (.names)                                            0.261    15.079
n5153.in[1] (.names)                                             1.014    16.093
n5153.out[0] (.names)                                            0.261    16.354
n5154.in[0] (.names)                                             1.014    17.367
n5154.out[0] (.names)                                            0.261    17.628
n5134.in[1] (.names)                                             1.014    18.642
n5134.out[0] (.names)                                            0.261    18.903
n5155.in[0] (.names)                                             1.014    19.917
n5155.out[0] (.names)                                            0.261    20.178
n5156.in[2] (.names)                                             1.014    21.192
n5156.out[0] (.names)                                            0.261    21.453
n5037.in[0] (.names)                                             1.014    22.467
n5037.out[0] (.names)                                            0.261    22.728
n5016.in[2] (.names)                                             1.014    23.742
n5016.out[0] (.names)                                            0.261    24.003
n5017.in[1] (.names)                                             1.014    25.016
n5017.out[0] (.names)                                            0.261    25.277
n5019.in[0] (.names)                                             1.014    26.291
n5019.out[0] (.names)                                            0.261    26.552
n836.in[1] (.names)                                              1.014    27.566
n836.out[0] (.names)                                             0.261    27.827
n2230.in[2] (.names)                                             1.014    28.841
n2230.out[0] (.names)                                            0.261    29.102
n2232.in[0] (.names)                                             1.014    30.116
n2232.out[0] (.names)                                            0.261    30.377
n2234.in[0] (.names)                                             1.014    31.390
n2234.out[0] (.names)                                            0.261    31.651
n2208.in[0] (.names)                                             1.014    32.665
n2208.out[0] (.names)                                            0.261    32.926
n2182.in[0] (.names)                                             1.014    33.940
n2182.out[0] (.names)                                            0.261    34.201
n2236.in[0] (.names)                                             1.014    35.215
n2236.out[0] (.names)                                            0.261    35.476
n2210.in[0] (.names)                                             1.014    36.490
n2210.out[0] (.names)                                            0.261    36.751
n2136.in[0] (.names)                                             1.014    37.765
n2136.out[0] (.names)                                            0.261    38.026
n2211.in[0] (.names)                                             1.014    39.039
n2211.out[0] (.names)                                            0.261    39.300
n2213.in[0] (.names)                                             1.014    40.314
n2213.out[0] (.names)                                            0.261    40.575
n2217.in[2] (.names)                                             1.014    41.589
n2217.out[0] (.names)                                            0.261    41.850
n2106.in[0] (.names)                                             1.014    42.864
n2106.out[0] (.names)                                            0.261    43.125
n1968.in[0] (.names)                                             1.014    44.139
n1968.out[0] (.names)                                            0.261    44.400
n2220.in[1] (.names)                                             1.014    45.413
n2220.out[0] (.names)                                            0.261    45.674
n1946.in[1] (.names)                                             1.014    46.688
n1946.out[0] (.names)                                            0.261    46.949
n2219.in[0] (.names)                                             1.014    47.963
n2219.out[0] (.names)                                            0.261    48.224
n2221.in[0] (.names)                                             1.014    49.238
n2221.out[0] (.names)                                            0.261    49.499
n2124.in[0] (.names)                                             1.014    50.513
n2124.out[0] (.names)                                            0.261    50.774
n2118.in[0] (.names)                                             1.014    51.787
n2118.out[0] (.names)                                            0.261    52.048
n2119.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2119.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n6233.Q[0] (.latch clocked by pclk)
Endpoint  : n3095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6233.clk[0] (.latch)                                            1.014     1.014
n6233.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6234.in[0] (.names)                                             1.014     2.070
n6234.out[0] (.names)                                            0.261     2.331
n6235.in[1] (.names)                                             1.014     3.344
n6235.out[0] (.names)                                            0.261     3.605
n6236.in[0] (.names)                                             1.014     4.619
n6236.out[0] (.names)                                            0.261     4.880
n6204.in[0] (.names)                                             1.014     5.894
n6204.out[0] (.names)                                            0.261     6.155
n6244.in[0] (.names)                                             1.014     7.169
n6244.out[0] (.names)                                            0.261     7.430
n7284.in[3] (.names)                                             1.014     8.444
n7284.out[0] (.names)                                            0.261     8.705
n7285.in[2] (.names)                                             1.014     9.719
n7285.out[0] (.names)                                            0.261     9.980
n7431.in[1] (.names)                                             1.014    10.993
n7431.out[0] (.names)                                            0.261    11.254
n7432.in[1] (.names)                                             1.014    12.268
n7432.out[0] (.names)                                            0.261    12.529
n7436.in[0] (.names)                                             1.014    13.543
n7436.out[0] (.names)                                            0.261    13.804
n7437.in[0] (.names)                                             1.014    14.818
n7437.out[0] (.names)                                            0.261    15.079
n7434.in[1] (.names)                                             1.014    16.093
n7434.out[0] (.names)                                            0.261    16.354
n7337.in[0] (.names)                                             1.014    17.367
n7337.out[0] (.names)                                            0.261    17.628
n7338.in[2] (.names)                                             1.014    18.642
n7338.out[0] (.names)                                            0.261    18.903
n7340.in[0] (.names)                                             1.014    19.917
n7340.out[0] (.names)                                            0.261    20.178
n7351.in[1] (.names)                                             1.014    21.192
n7351.out[0] (.names)                                            0.261    21.453
n7329.in[1] (.names)                                             1.014    22.467
n7329.out[0] (.names)                                            0.261    22.728
n7330.in[1] (.names)                                             1.014    23.742
n7330.out[0] (.names)                                            0.261    24.003
n7331.in[1] (.names)                                             1.014    25.016
n7331.out[0] (.names)                                            0.261    25.277
n7332.in[0] (.names)                                             1.014    26.291
n7332.out[0] (.names)                                            0.261    26.552
n7333.in[0] (.names)                                             1.014    27.566
n7333.out[0] (.names)                                            0.261    27.827
n7344.in[3] (.names)                                             1.014    28.841
n7344.out[0] (.names)                                            0.261    29.102
n7352.in[0] (.names)                                             1.014    30.116
n7352.out[0] (.names)                                            0.261    30.377
n7353.in[0] (.names)                                             1.014    31.390
n7353.out[0] (.names)                                            0.261    31.651
n7354.in[0] (.names)                                             1.014    32.665
n7354.out[0] (.names)                                            0.261    32.926
n7380.in[0] (.names)                                             1.014    33.940
n7380.out[0] (.names)                                            0.261    34.201
n7388.in[0] (.names)                                             1.014    35.215
n7388.out[0] (.names)                                            0.261    35.476
n7382.in[0] (.names)                                             1.014    36.490
n7382.out[0] (.names)                                            0.261    36.751
n7383.in[0] (.names)                                             1.014    37.765
n7383.out[0] (.names)                                            0.261    38.026
n7386.in[0] (.names)                                             1.014    39.039
n7386.out[0] (.names)                                            0.261    39.300
n5536.in[1] (.names)                                             1.014    40.314
n5536.out[0] (.names)                                            0.261    40.575
n7377.in[0] (.names)                                             1.014    41.589
n7377.out[0] (.names)                                            0.261    41.850
n7378.in[1] (.names)                                             1.014    42.864
n7378.out[0] (.names)                                            0.261    43.125
n7393.in[1] (.names)                                             1.014    44.139
n7393.out[0] (.names)                                            0.261    44.400
n7396.in[0] (.names)                                             1.014    45.413
n7396.out[0] (.names)                                            0.261    45.674
n7399.in[1] (.names)                                             1.014    46.688
n7399.out[0] (.names)                                            0.261    46.949
n7400.in[0] (.names)                                             1.014    47.963
n7400.out[0] (.names)                                            0.261    48.224
n7402.in[1] (.names)                                             1.014    49.238
n7402.out[0] (.names)                                            0.261    49.499
n7376.in[0] (.names)                                             1.014    50.513
n7376.out[0] (.names)                                            0.261    50.774
n5523.in[1] (.names)                                             1.014    51.787
n5523.out[0] (.names)                                            0.261    52.048
n3095.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3095.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n6233.Q[0] (.latch clocked by pclk)
Endpoint  : n1312.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6233.clk[0] (.latch)                                            1.014     1.014
n6233.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6234.in[0] (.names)                                             1.014     2.070
n6234.out[0] (.names)                                            0.261     2.331
n6235.in[1] (.names)                                             1.014     3.344
n6235.out[0] (.names)                                            0.261     3.605
n6236.in[0] (.names)                                             1.014     4.619
n6236.out[0] (.names)                                            0.261     4.880
n6204.in[0] (.names)                                             1.014     5.894
n6204.out[0] (.names)                                            0.261     6.155
n6244.in[0] (.names)                                             1.014     7.169
n6244.out[0] (.names)                                            0.261     7.430
n7284.in[3] (.names)                                             1.014     8.444
n7284.out[0] (.names)                                            0.261     8.705
n7285.in[2] (.names)                                             1.014     9.719
n7285.out[0] (.names)                                            0.261     9.980
n7431.in[1] (.names)                                             1.014    10.993
n7431.out[0] (.names)                                            0.261    11.254
n7432.in[1] (.names)                                             1.014    12.268
n7432.out[0] (.names)                                            0.261    12.529
n7436.in[0] (.names)                                             1.014    13.543
n7436.out[0] (.names)                                            0.261    13.804
n7437.in[0] (.names)                                             1.014    14.818
n7437.out[0] (.names)                                            0.261    15.079
n7434.in[1] (.names)                                             1.014    16.093
n7434.out[0] (.names)                                            0.261    16.354
n7337.in[0] (.names)                                             1.014    17.367
n7337.out[0] (.names)                                            0.261    17.628
n7338.in[2] (.names)                                             1.014    18.642
n7338.out[0] (.names)                                            0.261    18.903
n7340.in[0] (.names)                                             1.014    19.917
n7340.out[0] (.names)                                            0.261    20.178
n7351.in[1] (.names)                                             1.014    21.192
n7351.out[0] (.names)                                            0.261    21.453
n7329.in[1] (.names)                                             1.014    22.467
n7329.out[0] (.names)                                            0.261    22.728
n7330.in[1] (.names)                                             1.014    23.742
n7330.out[0] (.names)                                            0.261    24.003
n7331.in[1] (.names)                                             1.014    25.016
n7331.out[0] (.names)                                            0.261    25.277
n7332.in[0] (.names)                                             1.014    26.291
n7332.out[0] (.names)                                            0.261    26.552
n7333.in[0] (.names)                                             1.014    27.566
n7333.out[0] (.names)                                            0.261    27.827
n7344.in[3] (.names)                                             1.014    28.841
n7344.out[0] (.names)                                            0.261    29.102
n7352.in[0] (.names)                                             1.014    30.116
n7352.out[0] (.names)                                            0.261    30.377
n7353.in[0] (.names)                                             1.014    31.390
n7353.out[0] (.names)                                            0.261    31.651
n7354.in[0] (.names)                                             1.014    32.665
n7354.out[0] (.names)                                            0.261    32.926
n7380.in[0] (.names)                                             1.014    33.940
n7380.out[0] (.names)                                            0.261    34.201
n7388.in[0] (.names)                                             1.014    35.215
n7388.out[0] (.names)                                            0.261    35.476
n7382.in[0] (.names)                                             1.014    36.490
n7382.out[0] (.names)                                            0.261    36.751
n7383.in[0] (.names)                                             1.014    37.765
n7383.out[0] (.names)                                            0.261    38.026
n7386.in[0] (.names)                                             1.014    39.039
n7386.out[0] (.names)                                            0.261    39.300
n5536.in[1] (.names)                                             1.014    40.314
n5536.out[0] (.names)                                            0.261    40.575
n7377.in[0] (.names)                                             1.014    41.589
n7377.out[0] (.names)                                            0.261    41.850
n7378.in[1] (.names)                                             1.014    42.864
n7378.out[0] (.names)                                            0.261    43.125
n7393.in[1] (.names)                                             1.014    44.139
n7393.out[0] (.names)                                            0.261    44.400
n7396.in[0] (.names)                                             1.014    45.413
n7396.out[0] (.names)                                            0.261    45.674
n7399.in[1] (.names)                                             1.014    46.688
n7399.out[0] (.names)                                            0.261    46.949
n7400.in[0] (.names)                                             1.014    47.963
n7400.out[0] (.names)                                            0.261    48.224
n7402.in[1] (.names)                                             1.014    49.238
n7402.out[0] (.names)                                            0.261    49.499
n7376.in[0] (.names)                                             1.014    50.513
n7376.out[0] (.names)                                            0.261    50.774
n1311.in[0] (.names)                                             1.014    51.787
n1311.out[0] (.names)                                            0.261    52.048
n1312.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1312.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n6233.Q[0] (.latch clocked by pclk)
Endpoint  : n7403.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6233.clk[0] (.latch)                                            1.014     1.014
n6233.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6234.in[0] (.names)                                             1.014     2.070
n6234.out[0] (.names)                                            0.261     2.331
n6235.in[1] (.names)                                             1.014     3.344
n6235.out[0] (.names)                                            0.261     3.605
n6236.in[0] (.names)                                             1.014     4.619
n6236.out[0] (.names)                                            0.261     4.880
n6204.in[0] (.names)                                             1.014     5.894
n6204.out[0] (.names)                                            0.261     6.155
n6244.in[0] (.names)                                             1.014     7.169
n6244.out[0] (.names)                                            0.261     7.430
n7284.in[3] (.names)                                             1.014     8.444
n7284.out[0] (.names)                                            0.261     8.705
n7285.in[2] (.names)                                             1.014     9.719
n7285.out[0] (.names)                                            0.261     9.980
n7431.in[1] (.names)                                             1.014    10.993
n7431.out[0] (.names)                                            0.261    11.254
n7432.in[1] (.names)                                             1.014    12.268
n7432.out[0] (.names)                                            0.261    12.529
n7436.in[0] (.names)                                             1.014    13.543
n7436.out[0] (.names)                                            0.261    13.804
n7437.in[0] (.names)                                             1.014    14.818
n7437.out[0] (.names)                                            0.261    15.079
n7434.in[1] (.names)                                             1.014    16.093
n7434.out[0] (.names)                                            0.261    16.354
n7337.in[0] (.names)                                             1.014    17.367
n7337.out[0] (.names)                                            0.261    17.628
n7338.in[2] (.names)                                             1.014    18.642
n7338.out[0] (.names)                                            0.261    18.903
n7340.in[0] (.names)                                             1.014    19.917
n7340.out[0] (.names)                                            0.261    20.178
n7351.in[1] (.names)                                             1.014    21.192
n7351.out[0] (.names)                                            0.261    21.453
n7329.in[1] (.names)                                             1.014    22.467
n7329.out[0] (.names)                                            0.261    22.728
n7330.in[1] (.names)                                             1.014    23.742
n7330.out[0] (.names)                                            0.261    24.003
n7331.in[1] (.names)                                             1.014    25.016
n7331.out[0] (.names)                                            0.261    25.277
n7332.in[0] (.names)                                             1.014    26.291
n7332.out[0] (.names)                                            0.261    26.552
n7333.in[0] (.names)                                             1.014    27.566
n7333.out[0] (.names)                                            0.261    27.827
n7344.in[3] (.names)                                             1.014    28.841
n7344.out[0] (.names)                                            0.261    29.102
n7352.in[0] (.names)                                             1.014    30.116
n7352.out[0] (.names)                                            0.261    30.377
n7353.in[0] (.names)                                             1.014    31.390
n7353.out[0] (.names)                                            0.261    31.651
n7354.in[0] (.names)                                             1.014    32.665
n7354.out[0] (.names)                                            0.261    32.926
n7380.in[0] (.names)                                             1.014    33.940
n7380.out[0] (.names)                                            0.261    34.201
n7388.in[0] (.names)                                             1.014    35.215
n7388.out[0] (.names)                                            0.261    35.476
n7382.in[0] (.names)                                             1.014    36.490
n7382.out[0] (.names)                                            0.261    36.751
n7383.in[0] (.names)                                             1.014    37.765
n7383.out[0] (.names)                                            0.261    38.026
n7386.in[0] (.names)                                             1.014    39.039
n7386.out[0] (.names)                                            0.261    39.300
n5536.in[1] (.names)                                             1.014    40.314
n5536.out[0] (.names)                                            0.261    40.575
n7377.in[0] (.names)                                             1.014    41.589
n7377.out[0] (.names)                                            0.261    41.850
n7378.in[1] (.names)                                             1.014    42.864
n7378.out[0] (.names)                                            0.261    43.125
n7393.in[1] (.names)                                             1.014    44.139
n7393.out[0] (.names)                                            0.261    44.400
n7396.in[0] (.names)                                             1.014    45.413
n7396.out[0] (.names)                                            0.261    45.674
n7399.in[1] (.names)                                             1.014    46.688
n7399.out[0] (.names)                                            0.261    46.949
n7400.in[0] (.names)                                             1.014    47.963
n7400.out[0] (.names)                                            0.261    48.224
n7402.in[1] (.names)                                             1.014    49.238
n7402.out[0] (.names)                                            0.261    49.499
n7376.in[0] (.names)                                             1.014    50.513
n7376.out[0] (.names)                                            0.261    50.774
n1311.in[0] (.names)                                             1.014    51.787
n1311.out[0] (.names)                                            0.261    52.048
n7403.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7403.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n1074.Q[0] (.latch clocked by pclk)
Endpoint  : n8697.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1074.clk[0] (.latch)                                            1.014     1.014
n1074.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9091.in[1] (.names)                                             1.014     2.070
n9091.out[0] (.names)                                            0.261     2.331
n9092.in[0] (.names)                                             1.014     3.344
n9092.out[0] (.names)                                            0.261     3.605
n9130.in[1] (.names)                                             1.014     4.619
n9130.out[0] (.names)                                            0.261     4.880
n9132.in[1] (.names)                                             1.014     5.894
n9132.out[0] (.names)                                            0.261     6.155
n9133.in[1] (.names)                                             1.014     7.169
n9133.out[0] (.names)                                            0.261     7.430
n9134.in[0] (.names)                                             1.014     8.444
n9134.out[0] (.names)                                            0.261     8.705
n9037.in[0] (.names)                                             1.014     9.719
n9037.out[0] (.names)                                            0.261     9.980
n9101.in[0] (.names)                                             1.014    10.993
n9101.out[0] (.names)                                            0.261    11.254
n9102.in[1] (.names)                                             1.014    12.268
n9102.out[0] (.names)                                            0.261    12.529
n9104.in[1] (.names)                                             1.014    13.543
n9104.out[0] (.names)                                            0.261    13.804
n9106.in[0] (.names)                                             1.014    14.818
n9106.out[0] (.names)                                            0.261    15.079
n9087.in[0] (.names)                                             1.014    16.093
n9087.out[0] (.names)                                            0.261    16.354
n9090.in[0] (.names)                                             1.014    17.367
n9090.out[0] (.names)                                            0.261    17.628
n9107.in[1] (.names)                                             1.014    18.642
n9107.out[0] (.names)                                            0.261    18.903
n9110.in[0] (.names)                                             1.014    19.917
n9110.out[0] (.names)                                            0.261    20.178
n9111.in[0] (.names)                                             1.014    21.192
n9111.out[0] (.names)                                            0.261    21.453
n9112.in[0] (.names)                                             1.014    22.467
n9112.out[0] (.names)                                            0.261    22.728
n9115.in[1] (.names)                                             1.014    23.742
n9115.out[0] (.names)                                            0.261    24.003
n8375.in[0] (.names)                                             1.014    25.016
n8375.out[0] (.names)                                            0.261    25.277
n9046.in[0] (.names)                                             1.014    26.291
n9046.out[0] (.names)                                            0.261    26.552
n7768.in[0] (.names)                                             1.014    27.566
n7768.out[0] (.names)                                            0.261    27.827
n9196.in[1] (.names)                                             1.014    28.841
n9196.out[0] (.names)                                            0.261    29.102
n9164.in[0] (.names)                                             1.014    30.116
n9164.out[0] (.names)                                            0.261    30.377
n9195.in[2] (.names)                                             1.014    31.390
n9195.out[0] (.names)                                            0.261    31.651
n9121.in[1] (.names)                                             1.014    32.665
n9121.out[0] (.names)                                            0.261    32.926
n9122.in[0] (.names)                                             1.014    33.940
n9122.out[0] (.names)                                            0.261    34.201
n9123.in[1] (.names)                                             1.014    35.215
n9123.out[0] (.names)                                            0.261    35.476
n8770.in[0] (.names)                                             1.014    36.490
n8770.out[0] (.names)                                            0.261    36.751
n8771.in[1] (.names)                                             1.014    37.765
n8771.out[0] (.names)                                            0.261    38.026
n8693.in[1] (.names)                                             1.014    39.039
n8693.out[0] (.names)                                            0.261    39.300
n8781.in[0] (.names)                                             1.014    40.314
n8781.out[0] (.names)                                            0.261    40.575
n8785.in[1] (.names)                                             1.014    41.589
n8785.out[0] (.names)                                            0.261    41.850
n8789.in[3] (.names)                                             1.014    42.864
n8789.out[0] (.names)                                            0.261    43.125
n8793.in[2] (.names)                                             1.014    44.139
n8793.out[0] (.names)                                            0.261    44.400
n8786.in[1] (.names)                                             1.014    45.413
n8786.out[0] (.names)                                            0.261    45.674
n8787.in[0] (.names)                                             1.014    46.688
n8787.out[0] (.names)                                            0.261    46.949
n8792.in[3] (.names)                                             1.014    47.963
n8792.out[0] (.names)                                            0.261    48.224
n8374.in[0] (.names)                                             1.014    49.238
n8374.out[0] (.names)                                            0.261    49.499
n8366.in[1] (.names)                                             1.014    50.513
n8366.out[0] (.names)                                            0.261    50.774
n8696.in[0] (.names)                                             1.014    51.787
n8696.out[0] (.names)                                            0.261    52.048
n8697.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8697.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n1074.Q[0] (.latch clocked by pclk)
Endpoint  : n858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1074.clk[0] (.latch)                                            1.014     1.014
n1074.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9091.in[1] (.names)                                             1.014     2.070
n9091.out[0] (.names)                                            0.261     2.331
n9092.in[0] (.names)                                             1.014     3.344
n9092.out[0] (.names)                                            0.261     3.605
n9130.in[1] (.names)                                             1.014     4.619
n9130.out[0] (.names)                                            0.261     4.880
n9132.in[1] (.names)                                             1.014     5.894
n9132.out[0] (.names)                                            0.261     6.155
n9133.in[1] (.names)                                             1.014     7.169
n9133.out[0] (.names)                                            0.261     7.430
n9134.in[0] (.names)                                             1.014     8.444
n9134.out[0] (.names)                                            0.261     8.705
n9037.in[0] (.names)                                             1.014     9.719
n9037.out[0] (.names)                                            0.261     9.980
n9084.in[2] (.names)                                             1.014    10.993
n9084.out[0] (.names)                                            0.261    11.254
n9085.in[1] (.names)                                             1.014    12.268
n9085.out[0] (.names)                                            0.261    12.529
n9070.in[0] (.names)                                             1.014    13.543
n9070.out[0] (.names)                                            0.261    13.804
n9068.in[0] (.names)                                             1.014    14.818
n9068.out[0] (.names)                                            0.261    15.079
n9069.in[0] (.names)                                             1.014    16.093
n9069.out[0] (.names)                                            0.261    16.354
n793.in[0] (.names)                                              1.014    17.367
n793.out[0] (.names)                                             0.261    17.628
n9071.in[0] (.names)                                             1.014    18.642
n9071.out[0] (.names)                                            0.261    18.903
n9041.in[0] (.names)                                             1.014    19.917
n9041.out[0] (.names)                                            0.261    20.178
n9042.in[2] (.names)                                             1.014    21.192
n9042.out[0] (.names)                                            0.261    21.453
n8965.in[2] (.names)                                             1.014    22.467
n8965.out[0] (.names)                                            0.261    22.728
n8966.in[1] (.names)                                             1.014    23.742
n8966.out[0] (.names)                                            0.261    24.003
n8706.in[0] (.names)                                             1.014    25.016
n8706.out[0] (.names)                                            0.261    25.277
n8767.in[3] (.names)                                             1.014    26.291
n8767.out[0] (.names)                                            0.261    26.552
n8768.in[2] (.names)                                             1.014    27.566
n8768.out[0] (.names)                                            0.261    27.827
n8747.in[1] (.names)                                             1.014    28.841
n8747.out[0] (.names)                                            0.261    29.102
n8748.in[0] (.names)                                             1.014    30.116
n8748.out[0] (.names)                                            0.261    30.377
n8736.in[0] (.names)                                             1.014    31.390
n8736.out[0] (.names)                                            0.261    31.651
n8737.in[0] (.names)                                             1.014    32.665
n8737.out[0] (.names)                                            0.261    32.926
n8738.in[0] (.names)                                             1.014    33.940
n8738.out[0] (.names)                                            0.261    34.201
n8739.in[0] (.names)                                             1.014    35.215
n8739.out[0] (.names)                                            0.261    35.476
n8740.in[0] (.names)                                             1.014    36.490
n8740.out[0] (.names)                                            0.261    36.751
n8749.in[0] (.names)                                             1.014    37.765
n8749.out[0] (.names)                                            0.261    38.026
n8750.in[2] (.names)                                             1.014    39.039
n8750.out[0] (.names)                                            0.261    39.300
n8744.in[1] (.names)                                             1.014    40.314
n8744.out[0] (.names)                                            0.261    40.575
n8755.in[1] (.names)                                             1.014    41.589
n8755.out[0] (.names)                                            0.261    41.850
n8745.in[0] (.names)                                             1.014    42.864
n8745.out[0] (.names)                                            0.261    43.125
n8746.in[2] (.names)                                             1.014    44.139
n8746.out[0] (.names)                                            0.261    44.400
n7803.in[0] (.names)                                             1.014    45.413
n7803.out[0] (.names)                                            0.261    45.674
n8616.in[0] (.names)                                             1.014    46.688
n8616.out[0] (.names)                                            0.261    46.949
n8687.in[1] (.names)                                             1.014    47.963
n8687.out[0] (.names)                                            0.261    48.224
n8764.in[1] (.names)                                             1.014    49.238
n8764.out[0] (.names)                                            0.261    49.499
n7756.in[0] (.names)                                             1.014    50.513
n7756.out[0] (.names)                                            0.261    50.774
n8398.in[1] (.names)                                             1.014    51.787
n8398.out[0] (.names)                                            0.261    52.048
n858.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n858.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n1074.Q[0] (.latch clocked by pclk)
Endpoint  : n8444.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1074.clk[0] (.latch)                                            1.014     1.014
n1074.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9091.in[1] (.names)                                             1.014     2.070
n9091.out[0] (.names)                                            0.261     2.331
n9092.in[0] (.names)                                             1.014     3.344
n9092.out[0] (.names)                                            0.261     3.605
n9130.in[1] (.names)                                             1.014     4.619
n9130.out[0] (.names)                                            0.261     4.880
n9132.in[1] (.names)                                             1.014     5.894
n9132.out[0] (.names)                                            0.261     6.155
n9133.in[1] (.names)                                             1.014     7.169
n9133.out[0] (.names)                                            0.261     7.430
n9134.in[0] (.names)                                             1.014     8.444
n9134.out[0] (.names)                                            0.261     8.705
n9037.in[0] (.names)                                             1.014     9.719
n9037.out[0] (.names)                                            0.261     9.980
n9084.in[2] (.names)                                             1.014    10.993
n9084.out[0] (.names)                                            0.261    11.254
n9085.in[1] (.names)                                             1.014    12.268
n9085.out[0] (.names)                                            0.261    12.529
n9070.in[0] (.names)                                             1.014    13.543
n9070.out[0] (.names)                                            0.261    13.804
n9068.in[0] (.names)                                             1.014    14.818
n9068.out[0] (.names)                                            0.261    15.079
n9069.in[0] (.names)                                             1.014    16.093
n9069.out[0] (.names)                                            0.261    16.354
n793.in[0] (.names)                                              1.014    17.367
n793.out[0] (.names)                                             0.261    17.628
n8683.in[2] (.names)                                             1.014    18.642
n8683.out[0] (.names)                                            0.261    18.903
n8684.in[0] (.names)                                             1.014    19.917
n8684.out[0] (.names)                                            0.261    20.178
n8685.in[1] (.names)                                             1.014    21.192
n8685.out[0] (.names)                                            0.261    21.453
n7763.in[0] (.names)                                             1.014    22.467
n7763.out[0] (.names)                                            0.261    22.728
n8651.in[0] (.names)                                             1.014    23.742
n8651.out[0] (.names)                                            0.261    24.003
n8681.in[2] (.names)                                             1.014    25.016
n8681.out[0] (.names)                                            0.261    25.277
n8682.in[1] (.names)                                             1.014    26.291
n8682.out[0] (.names)                                            0.261    26.552
n8686.in[1] (.names)                                             1.014    27.566
n8686.out[0] (.names)                                            0.261    27.827
n8671.in[0] (.names)                                             1.014    28.841
n8671.out[0] (.names)                                            0.261    29.102
n8625.in[0] (.names)                                             1.014    30.116
n8625.out[0] (.names)                                            0.261    30.377
n8626.in[0] (.names)                                             1.014    31.390
n8626.out[0] (.names)                                            0.261    31.651
n8644.in[1] (.names)                                             1.014    32.665
n8644.out[0] (.names)                                            0.261    32.926
n8477.in[1] (.names)                                             1.014    33.940
n8477.out[0] (.names)                                            0.261    34.201
n8646.in[0] (.names)                                             1.014    35.215
n8646.out[0] (.names)                                            0.261    35.476
n8654.in[1] (.names)                                             1.014    36.490
n8654.out[0] (.names)                                            0.261    36.751
n8655.in[0] (.names)                                             1.014    37.765
n8655.out[0] (.names)                                            0.261    38.026
n8664.in[1] (.names)                                             1.014    39.039
n8664.out[0] (.names)                                            0.261    39.300
n1052.in[1] (.names)                                             1.014    40.314
n1052.out[0] (.names)                                            0.261    40.575
n8483.in[1] (.names)                                             1.014    41.589
n8483.out[0] (.names)                                            0.261    41.850
n8487.in[2] (.names)                                             1.014    42.864
n8487.out[0] (.names)                                            0.261    43.125
n8489.in[0] (.names)                                             1.014    44.139
n8489.out[0] (.names)                                            0.261    44.400
n8491.in[0] (.names)                                             1.014    45.413
n8491.out[0] (.names)                                            0.261    45.674
n8492.in[0] (.names)                                             1.014    46.688
n8492.out[0] (.names)                                            0.261    46.949
n7796.in[0] (.names)                                             1.014    47.963
n7796.out[0] (.names)                                            0.261    48.224
n8561.in[1] (.names)                                             1.014    49.238
n8561.out[0] (.names)                                            0.261    49.499
n8562.in[1] (.names)                                             1.014    50.513
n8562.out[0] (.names)                                            0.261    50.774
n8401.in[0] (.names)                                             1.014    51.787
n8401.out[0] (.names)                                            0.261    52.048
n8444.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8444.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n1074.Q[0] (.latch clocked by pclk)
Endpoint  : n7816.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1074.clk[0] (.latch)                                            1.014     1.014
n1074.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9091.in[1] (.names)                                             1.014     2.070
n9091.out[0] (.names)                                            0.261     2.331
n9092.in[0] (.names)                                             1.014     3.344
n9092.out[0] (.names)                                            0.261     3.605
n9130.in[1] (.names)                                             1.014     4.619
n9130.out[0] (.names)                                            0.261     4.880
n9132.in[1] (.names)                                             1.014     5.894
n9132.out[0] (.names)                                            0.261     6.155
n9133.in[1] (.names)                                             1.014     7.169
n9133.out[0] (.names)                                            0.261     7.430
n9134.in[0] (.names)                                             1.014     8.444
n9134.out[0] (.names)                                            0.261     8.705
n9037.in[0] (.names)                                             1.014     9.719
n9037.out[0] (.names)                                            0.261     9.980
n9084.in[2] (.names)                                             1.014    10.993
n9084.out[0] (.names)                                            0.261    11.254
n9085.in[1] (.names)                                             1.014    12.268
n9085.out[0] (.names)                                            0.261    12.529
n9070.in[0] (.names)                                             1.014    13.543
n9070.out[0] (.names)                                            0.261    13.804
n9068.in[0] (.names)                                             1.014    14.818
n9068.out[0] (.names)                                            0.261    15.079
n9069.in[0] (.names)                                             1.014    16.093
n9069.out[0] (.names)                                            0.261    16.354
n793.in[0] (.names)                                              1.014    17.367
n793.out[0] (.names)                                             0.261    17.628
n8683.in[2] (.names)                                             1.014    18.642
n8683.out[0] (.names)                                            0.261    18.903
n8684.in[0] (.names)                                             1.014    19.917
n8684.out[0] (.names)                                            0.261    20.178
n8685.in[1] (.names)                                             1.014    21.192
n8685.out[0] (.names)                                            0.261    21.453
n7763.in[0] (.names)                                             1.014    22.467
n7763.out[0] (.names)                                            0.261    22.728
n8651.in[0] (.names)                                             1.014    23.742
n8651.out[0] (.names)                                            0.261    24.003
n8681.in[2] (.names)                                             1.014    25.016
n8681.out[0] (.names)                                            0.261    25.277
n8682.in[1] (.names)                                             1.014    26.291
n8682.out[0] (.names)                                            0.261    26.552
n8686.in[1] (.names)                                             1.014    27.566
n8686.out[0] (.names)                                            0.261    27.827
n8671.in[0] (.names)                                             1.014    28.841
n8671.out[0] (.names)                                            0.261    29.102
n8625.in[0] (.names)                                             1.014    30.116
n8625.out[0] (.names)                                            0.261    30.377
n8626.in[0] (.names)                                             1.014    31.390
n8626.out[0] (.names)                                            0.261    31.651
n8644.in[1] (.names)                                             1.014    32.665
n8644.out[0] (.names)                                            0.261    32.926
n8477.in[1] (.names)                                             1.014    33.940
n8477.out[0] (.names)                                            0.261    34.201
n8646.in[0] (.names)                                             1.014    35.215
n8646.out[0] (.names)                                            0.261    35.476
n8654.in[1] (.names)                                             1.014    36.490
n8654.out[0] (.names)                                            0.261    36.751
n8655.in[0] (.names)                                             1.014    37.765
n8655.out[0] (.names)                                            0.261    38.026
n8664.in[1] (.names)                                             1.014    39.039
n8664.out[0] (.names)                                            0.261    39.300
n1052.in[1] (.names)                                             1.014    40.314
n1052.out[0] (.names)                                            0.261    40.575
n8483.in[1] (.names)                                             1.014    41.589
n8483.out[0] (.names)                                            0.261    41.850
n8487.in[2] (.names)                                             1.014    42.864
n8487.out[0] (.names)                                            0.261    43.125
n8489.in[0] (.names)                                             1.014    44.139
n8489.out[0] (.names)                                            0.261    44.400
n8491.in[0] (.names)                                             1.014    45.413
n8491.out[0] (.names)                                            0.261    45.674
n8492.in[0] (.names)                                             1.014    46.688
n8492.out[0] (.names)                                            0.261    46.949
n8495.in[1] (.names)                                             1.014    47.963
n8495.out[0] (.names)                                            0.261    48.224
n8403.in[0] (.names)                                             1.014    49.238
n8403.out[0] (.names)                                            0.261    49.499
n7812.in[0] (.names)                                             1.014    50.513
n7812.out[0] (.names)                                            0.261    50.774
n7815.in[0] (.names)                                             1.014    51.787
n7815.out[0] (.names)                                            0.261    52.048
n7816.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7816.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n1074.Q[0] (.latch clocked by pclk)
Endpoint  : n8438.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1074.clk[0] (.latch)                                            1.014     1.014
n1074.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9091.in[1] (.names)                                             1.014     2.070
n9091.out[0] (.names)                                            0.261     2.331
n9092.in[0] (.names)                                             1.014     3.344
n9092.out[0] (.names)                                            0.261     3.605
n9130.in[1] (.names)                                             1.014     4.619
n9130.out[0] (.names)                                            0.261     4.880
n9132.in[1] (.names)                                             1.014     5.894
n9132.out[0] (.names)                                            0.261     6.155
n9133.in[1] (.names)                                             1.014     7.169
n9133.out[0] (.names)                                            0.261     7.430
n9134.in[0] (.names)                                             1.014     8.444
n9134.out[0] (.names)                                            0.261     8.705
n9037.in[0] (.names)                                             1.014     9.719
n9037.out[0] (.names)                                            0.261     9.980
n9084.in[2] (.names)                                             1.014    10.993
n9084.out[0] (.names)                                            0.261    11.254
n9085.in[1] (.names)                                             1.014    12.268
n9085.out[0] (.names)                                            0.261    12.529
n9070.in[0] (.names)                                             1.014    13.543
n9070.out[0] (.names)                                            0.261    13.804
n9068.in[0] (.names)                                             1.014    14.818
n9068.out[0] (.names)                                            0.261    15.079
n9069.in[0] (.names)                                             1.014    16.093
n9069.out[0] (.names)                                            0.261    16.354
n793.in[0] (.names)                                              1.014    17.367
n793.out[0] (.names)                                             0.261    17.628
n8683.in[2] (.names)                                             1.014    18.642
n8683.out[0] (.names)                                            0.261    18.903
n8684.in[0] (.names)                                             1.014    19.917
n8684.out[0] (.names)                                            0.261    20.178
n8685.in[1] (.names)                                             1.014    21.192
n8685.out[0] (.names)                                            0.261    21.453
n7763.in[0] (.names)                                             1.014    22.467
n7763.out[0] (.names)                                            0.261    22.728
n8651.in[0] (.names)                                             1.014    23.742
n8651.out[0] (.names)                                            0.261    24.003
n8681.in[2] (.names)                                             1.014    25.016
n8681.out[0] (.names)                                            0.261    25.277
n8682.in[1] (.names)                                             1.014    26.291
n8682.out[0] (.names)                                            0.261    26.552
n8686.in[1] (.names)                                             1.014    27.566
n8686.out[0] (.names)                                            0.261    27.827
n8671.in[0] (.names)                                             1.014    28.841
n8671.out[0] (.names)                                            0.261    29.102
n8625.in[0] (.names)                                             1.014    30.116
n8625.out[0] (.names)                                            0.261    30.377
n8626.in[0] (.names)                                             1.014    31.390
n8626.out[0] (.names)                                            0.261    31.651
n8644.in[1] (.names)                                             1.014    32.665
n8644.out[0] (.names)                                            0.261    32.926
n8477.in[1] (.names)                                             1.014    33.940
n8477.out[0] (.names)                                            0.261    34.201
n8646.in[0] (.names)                                             1.014    35.215
n8646.out[0] (.names)                                            0.261    35.476
n8654.in[1] (.names)                                             1.014    36.490
n8654.out[0] (.names)                                            0.261    36.751
n8655.in[0] (.names)                                             1.014    37.765
n8655.out[0] (.names)                                            0.261    38.026
n8664.in[1] (.names)                                             1.014    39.039
n8664.out[0] (.names)                                            0.261    39.300
n1052.in[1] (.names)                                             1.014    40.314
n1052.out[0] (.names)                                            0.261    40.575
n8483.in[1] (.names)                                             1.014    41.589
n8483.out[0] (.names)                                            0.261    41.850
n8487.in[2] (.names)                                             1.014    42.864
n8487.out[0] (.names)                                            0.261    43.125
n8489.in[0] (.names)                                             1.014    44.139
n8489.out[0] (.names)                                            0.261    44.400
n8491.in[0] (.names)                                             1.014    45.413
n8491.out[0] (.names)                                            0.261    45.674
n8492.in[0] (.names)                                             1.014    46.688
n8492.out[0] (.names)                                            0.261    46.949
n8495.in[1] (.names)                                             1.014    47.963
n8495.out[0] (.names)                                            0.261    48.224
n8403.in[0] (.names)                                             1.014    49.238
n8403.out[0] (.names)                                            0.261    49.499
n7812.in[0] (.names)                                             1.014    50.513
n7812.out[0] (.names)                                            0.261    50.774
n7815.in[0] (.names)                                             1.014    51.787
n7815.out[0] (.names)                                            0.261    52.048
n8438.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8438.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n1293.Q[0] (.latch clocked by pclk)
Endpoint  : n10567.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1293.clk[0] (.latch)                                            1.014     1.014
n1293.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9639.in[1] (.names)                                             1.014     2.070
n9639.out[0] (.names)                                            0.261     2.331
n9649.in[0] (.names)                                             1.014     3.344
n9649.out[0] (.names)                                            0.261     3.605
n9668.in[2] (.names)                                             1.014     4.619
n9668.out[0] (.names)                                            0.261     4.880
n9923.in[2] (.names)                                             1.014     5.894
n9923.out[0] (.names)                                            0.261     6.155
n9924.in[0] (.names)                                             1.014     7.169
n9924.out[0] (.names)                                            0.261     7.430
n9925.in[0] (.names)                                             1.014     8.444
n9925.out[0] (.names)                                            0.261     8.705
n9929.in[0] (.names)                                             1.014     9.719
n9929.out[0] (.names)                                            0.261     9.980
n9600.in[1] (.names)                                             1.014    10.993
n9600.out[0] (.names)                                            0.261    11.254
n10029.in[0] (.names)                                            1.014    12.268
n10029.out[0] (.names)                                           0.261    12.529
n10030.in[0] (.names)                                            1.014    13.543
n10030.out[0] (.names)                                           0.261    13.804
n10031.in[1] (.names)                                            1.014    14.818
n10031.out[0] (.names)                                           0.261    15.079
n10032.in[0] (.names)                                            1.014    16.093
n10032.out[0] (.names)                                           0.261    16.354
n10067.in[2] (.names)                                            1.014    17.367
n10067.out[0] (.names)                                           0.261    17.628
n10068.in[0] (.names)                                            1.014    18.642
n10068.out[0] (.names)                                           0.261    18.903
n9994.in[0] (.names)                                             1.014    19.917
n9994.out[0] (.names)                                            0.261    20.178
n10325.in[0] (.names)                                            1.014    21.192
n10325.out[0] (.names)                                           0.261    21.453
n10332.in[1] (.names)                                            1.014    22.467
n10332.out[0] (.names)                                           0.261    22.728
n10346.in[0] (.names)                                            1.014    23.742
n10346.out[0] (.names)                                           0.261    24.003
n10347.in[0] (.names)                                            1.014    25.016
n10347.out[0] (.names)                                           0.261    25.277
n10351.in[0] (.names)                                            1.014    26.291
n10351.out[0] (.names)                                           0.261    26.552
n10352.in[0] (.names)                                            1.014    27.566
n10352.out[0] (.names)                                           0.261    27.827
n10353.in[2] (.names)                                            1.014    28.841
n10353.out[0] (.names)                                           0.261    29.102
n10245.in[0] (.names)                                            1.014    30.116
n10245.out[0] (.names)                                           0.261    30.377
n10354.in[0] (.names)                                            1.014    31.390
n10354.out[0] (.names)                                           0.261    31.651
n10221.in[0] (.names)                                            1.014    32.665
n10221.out[0] (.names)                                           0.261    32.926
n10003.in[0] (.names)                                            1.014    33.940
n10003.out[0] (.names)                                           0.261    34.201
n9505.in[0] (.names)                                             1.014    35.215
n9505.out[0] (.names)                                            0.261    35.476
n10295.in[0] (.names)                                            1.014    36.490
n10295.out[0] (.names)                                           0.261    36.751
n10296.in[2] (.names)                                            1.014    37.765
n10296.out[0] (.names)                                           0.261    38.026
n10269.in[0] (.names)                                            1.014    39.039
n10269.out[0] (.names)                                           0.261    39.300
n10360.in[2] (.names)                                            1.014    40.314
n10360.out[0] (.names)                                           0.261    40.575
n10038.in[1] (.names)                                            1.014    41.589
n10038.out[0] (.names)                                           0.261    41.850
n10366.in[3] (.names)                                            1.014    42.864
n10366.out[0] (.names)                                           0.261    43.125
n10367.in[1] (.names)                                            1.014    44.139
n10367.out[0] (.names)                                           0.261    44.400
n10368.in[2] (.names)                                            1.014    45.413
n10368.out[0] (.names)                                           0.261    45.674
n10369.in[0] (.names)                                            1.014    46.688
n10369.out[0] (.names)                                           0.261    46.949
n10370.in[0] (.names)                                            1.014    47.963
n10370.out[0] (.names)                                           0.261    48.224
n10372.in[1] (.names)                                            1.014    49.238
n10372.out[0] (.names)                                           0.261    49.499
n10562.in[2] (.names)                                            1.014    50.513
n10562.out[0] (.names)                                           0.261    50.774
n10564.in[1] (.names)                                            1.014    51.787
n10564.out[0] (.names)                                           0.261    52.048
n10567.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10567.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n9534.Q[0] (.latch clocked by pclk)
Endpoint  : n8400.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9534.clk[0] (.latch)                                            1.014     1.014
n9534.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10016.in[0] (.names)                                            1.014     2.070
n10016.out[0] (.names)                                           0.261     2.331
n10019.in[0] (.names)                                            1.014     3.344
n10019.out[0] (.names)                                           0.261     3.605
n10020.in[0] (.names)                                            1.014     4.619
n10020.out[0] (.names)                                           0.261     4.880
n10021.in[0] (.names)                                            1.014     5.894
n10021.out[0] (.names)                                           0.261     6.155
n2547.in[0] (.names)                                             1.014     7.169
n2547.out[0] (.names)                                            0.261     7.430
n9305.in[0] (.names)                                             1.014     8.444
n9305.out[0] (.names)                                            0.261     8.705
n9306.in[1] (.names)                                             1.014     9.719
n9306.out[0] (.names)                                            0.261     9.980
n9367.in[0] (.names)                                             1.014    10.993
n9367.out[0] (.names)                                            0.261    11.254
n826.in[0] (.names)                                              1.014    12.268
n826.out[0] (.names)                                             0.261    12.529
n9394.in[1] (.names)                                             1.014    13.543
n9394.out[0] (.names)                                            0.261    13.804
n9309.in[0] (.names)                                             1.014    14.818
n9309.out[0] (.names)                                            0.261    15.079
n7784.in[3] (.names)                                             1.014    16.093
n7784.out[0] (.names)                                            0.261    16.354
n9312.in[1] (.names)                                             1.014    17.367
n9312.out[0] (.names)                                            0.261    17.628
n9313.in[0] (.names)                                             1.014    18.642
n9313.out[0] (.names)                                            0.261    18.903
n9314.in[0] (.names)                                             1.014    19.917
n9314.out[0] (.names)                                            0.261    20.178
n9315.in[0] (.names)                                             1.014    21.192
n9315.out[0] (.names)                                            0.261    21.453
n9321.in[1] (.names)                                             1.014    22.467
n9321.out[0] (.names)                                            0.261    22.728
n9323.in[0] (.names)                                             1.014    23.742
n9323.out[0] (.names)                                            0.261    24.003
n9324.in[0] (.names)                                             1.014    25.016
n9324.out[0] (.names)                                            0.261    25.277
n9335.in[0] (.names)                                             1.014    26.291
n9335.out[0] (.names)                                            0.261    26.552
n9336.in[0] (.names)                                             1.014    27.566
n9336.out[0] (.names)                                            0.261    27.827
n9344.in[2] (.names)                                             1.014    28.841
n9344.out[0] (.names)                                            0.261    29.102
n9270.in[0] (.names)                                             1.014    30.116
n9270.out[0] (.names)                                            0.261    30.377
n9345.in[0] (.names)                                             1.014    31.390
n9345.out[0] (.names)                                            0.261    31.651
n9330.in[0] (.names)                                             1.014    32.665
n9330.out[0] (.names)                                            0.261    32.926
n9331.in[0] (.names)                                             1.014    33.940
n9331.out[0] (.names)                                            0.261    34.201
n9338.in[1] (.names)                                             1.014    35.215
n9338.out[0] (.names)                                            0.261    35.476
n9340.in[1] (.names)                                             1.014    36.490
n9340.out[0] (.names)                                            0.261    36.751
n9341.in[1] (.names)                                             1.014    37.765
n9341.out[0] (.names)                                            0.261    38.026
n9351.in[1] (.names)                                             1.014    39.039
n9351.out[0] (.names)                                            0.261    39.300
n9352.in[1] (.names)                                             1.014    40.314
n9352.out[0] (.names)                                            0.261    40.575
n9353.in[0] (.names)                                             1.014    41.589
n9353.out[0] (.names)                                            0.261    41.850
n9354.in[0] (.names)                                             1.014    42.864
n9354.out[0] (.names)                                            0.261    43.125
n1111.in[0] (.names)                                             1.014    44.139
n1111.out[0] (.names)                                            0.261    44.400
n8827.in[0] (.names)                                             1.014    45.413
n8827.out[0] (.names)                                            0.261    45.674
n8828.in[1] (.names)                                             1.014    46.688
n8828.out[0] (.names)                                            0.261    46.949
n8404.in[0] (.names)                                             1.014    47.963
n8404.out[0] (.names)                                            0.261    48.224
n8617.in[1] (.names)                                             1.014    49.238
n8617.out[0] (.names)                                            0.261    49.499
n8361.in[1] (.names)                                             1.014    50.513
n8361.out[0] (.names)                                            0.261    50.774
n8399.in[1] (.names)                                             1.014    51.787
n8399.out[0] (.names)                                            0.261    52.048
n8400.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8400.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n9534.Q[0] (.latch clocked by pclk)
Endpoint  : n9263.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9534.clk[0] (.latch)                                            1.014     1.014
n9534.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10016.in[0] (.names)                                            1.014     2.070
n10016.out[0] (.names)                                           0.261     2.331
n10019.in[0] (.names)                                            1.014     3.344
n10019.out[0] (.names)                                           0.261     3.605
n10020.in[0] (.names)                                            1.014     4.619
n10020.out[0] (.names)                                           0.261     4.880
n10021.in[0] (.names)                                            1.014     5.894
n10021.out[0] (.names)                                           0.261     6.155
n2547.in[0] (.names)                                             1.014     7.169
n2547.out[0] (.names)                                            0.261     7.430
n9305.in[0] (.names)                                             1.014     8.444
n9305.out[0] (.names)                                            0.261     8.705
n9306.in[1] (.names)                                             1.014     9.719
n9306.out[0] (.names)                                            0.261     9.980
n9367.in[0] (.names)                                             1.014    10.993
n9367.out[0] (.names)                                            0.261    11.254
n826.in[0] (.names)                                              1.014    12.268
n826.out[0] (.names)                                             0.261    12.529
n9394.in[1] (.names)                                             1.014    13.543
n9394.out[0] (.names)                                            0.261    13.804
n9309.in[0] (.names)                                             1.014    14.818
n9309.out[0] (.names)                                            0.261    15.079
n7784.in[3] (.names)                                             1.014    16.093
n7784.out[0] (.names)                                            0.261    16.354
n9312.in[1] (.names)                                             1.014    17.367
n9312.out[0] (.names)                                            0.261    17.628
n9313.in[0] (.names)                                             1.014    18.642
n9313.out[0] (.names)                                            0.261    18.903
n9314.in[0] (.names)                                             1.014    19.917
n9314.out[0] (.names)                                            0.261    20.178
n9315.in[0] (.names)                                             1.014    21.192
n9315.out[0] (.names)                                            0.261    21.453
n9321.in[1] (.names)                                             1.014    22.467
n9321.out[0] (.names)                                            0.261    22.728
n9323.in[0] (.names)                                             1.014    23.742
n9323.out[0] (.names)                                            0.261    24.003
n9324.in[0] (.names)                                             1.014    25.016
n9324.out[0] (.names)                                            0.261    25.277
n9335.in[0] (.names)                                             1.014    26.291
n9335.out[0] (.names)                                            0.261    26.552
n9336.in[0] (.names)                                             1.014    27.566
n9336.out[0] (.names)                                            0.261    27.827
n9344.in[2] (.names)                                             1.014    28.841
n9344.out[0] (.names)                                            0.261    29.102
n9270.in[0] (.names)                                             1.014    30.116
n9270.out[0] (.names)                                            0.261    30.377
n9345.in[0] (.names)                                             1.014    31.390
n9345.out[0] (.names)                                            0.261    31.651
n9330.in[0] (.names)                                             1.014    32.665
n9330.out[0] (.names)                                            0.261    32.926
n9331.in[0] (.names)                                             1.014    33.940
n9331.out[0] (.names)                                            0.261    34.201
n9338.in[1] (.names)                                             1.014    35.215
n9338.out[0] (.names)                                            0.261    35.476
n9340.in[1] (.names)                                             1.014    36.490
n9340.out[0] (.names)                                            0.261    36.751
n9341.in[1] (.names)                                             1.014    37.765
n9341.out[0] (.names)                                            0.261    38.026
n9351.in[1] (.names)                                             1.014    39.039
n9351.out[0] (.names)                                            0.261    39.300
n9352.in[1] (.names)                                             1.014    40.314
n9352.out[0] (.names)                                            0.261    40.575
n9353.in[0] (.names)                                             1.014    41.589
n9353.out[0] (.names)                                            0.261    41.850
n9354.in[0] (.names)                                             1.014    42.864
n9354.out[0] (.names)                                            0.261    43.125
n1111.in[0] (.names)                                             1.014    44.139
n1111.out[0] (.names)                                            0.261    44.400
n9357.in[0] (.names)                                             1.014    45.413
n9357.out[0] (.names)                                            0.261    45.674
n1192.in[0] (.names)                                             1.014    46.688
n1192.out[0] (.names)                                            0.261    46.949
n10989.in[0] (.names)                                            1.014    47.963
n10989.out[0] (.names)                                           0.261    48.224
n10995.in[0] (.names)                                            1.014    49.238
n10995.out[0] (.names)                                           0.261    49.499
n10998.in[1] (.names)                                            1.014    50.513
n10998.out[0] (.names)                                           0.261    50.774
n9262.in[0] (.names)                                             1.014    51.787
n9262.out[0] (.names)                                            0.261    52.048
n9263.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9263.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n9534.Q[0] (.latch clocked by pclk)
Endpoint  : n991.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9534.clk[0] (.latch)                                            1.014     1.014
n9534.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10016.in[0] (.names)                                            1.014     2.070
n10016.out[0] (.names)                                           0.261     2.331
n10019.in[0] (.names)                                            1.014     3.344
n10019.out[0] (.names)                                           0.261     3.605
n10020.in[0] (.names)                                            1.014     4.619
n10020.out[0] (.names)                                           0.261     4.880
n10021.in[0] (.names)                                            1.014     5.894
n10021.out[0] (.names)                                           0.261     6.155
n2547.in[0] (.names)                                             1.014     7.169
n2547.out[0] (.names)                                            0.261     7.430
n10093.in[0] (.names)                                            1.014     8.444
n10093.out[0] (.names)                                           0.261     8.705
n10039.in[0] (.names)                                            1.014     9.719
n10039.out[0] (.names)                                           0.261     9.980
n10178.in[0] (.names)                                            1.014    10.993
n10178.out[0] (.names)                                           0.261    11.254
n10143.in[3] (.names)                                            1.014    12.268
n10143.out[0] (.names)                                           0.261    12.529
n10140.in[2] (.names)                                            1.014    13.543
n10140.out[0] (.names)                                           0.261    13.804
n10154.in[2] (.names)                                            1.014    14.818
n10154.out[0] (.names)                                           0.261    15.079
n10141.in[3] (.names)                                            1.014    16.093
n10141.out[0] (.names)                                           0.261    16.354
n10155.in[0] (.names)                                            1.014    17.367
n10155.out[0] (.names)                                           0.261    17.628
n10156.in[0] (.names)                                            1.014    18.642
n10156.out[0] (.names)                                           0.261    18.903
n10157.in[1] (.names)                                            1.014    19.917
n10157.out[0] (.names)                                           0.261    20.178
n10158.in[1] (.names)                                            1.014    21.192
n10158.out[0] (.names)                                           0.261    21.453
n10162.in[0] (.names)                                            1.014    22.467
n10162.out[0] (.names)                                           0.261    22.728
n10163.in[0] (.names)                                            1.014    23.742
n10163.out[0] (.names)                                           0.261    24.003
n10164.in[0] (.names)                                            1.014    25.016
n10164.out[0] (.names)                                           0.261    25.277
n10165.in[0] (.names)                                            1.014    26.291
n10165.out[0] (.names)                                           0.261    26.552
n922.in[2] (.names)                                              1.014    27.566
n922.out[0] (.names)                                             0.261    27.827
n2016.in[2] (.names)                                             1.014    28.841
n2016.out[0] (.names)                                            0.261    29.102
n2017.in[0] (.names)                                             1.014    30.116
n2017.out[0] (.names)                                            0.261    30.377
n2005.in[1] (.names)                                             1.014    31.390
n2005.out[0] (.names)                                            0.261    31.651
n2007.in[0] (.names)                                             1.014    32.665
n2007.out[0] (.names)                                            0.261    32.926
n2008.in[0] (.names)                                             1.014    33.940
n2008.out[0] (.names)                                            0.261    34.201
n2014.in[1] (.names)                                             1.014    35.215
n2014.out[0] (.names)                                            0.261    35.476
n2019.in[1] (.names)                                             1.014    36.490
n2019.out[0] (.names)                                            0.261    36.751
n2052.in[0] (.names)                                             1.014    37.765
n2052.out[0] (.names)                                            0.261    38.026
n2063.in[2] (.names)                                             1.014    39.039
n2063.out[0] (.names)                                            0.261    39.300
n2064.in[1] (.names)                                             1.014    40.314
n2064.out[0] (.names)                                            0.261    40.575
n2070.in[1] (.names)                                             1.014    41.589
n2070.out[0] (.names)                                            0.261    41.850
n2071.in[1] (.names)                                             1.014    42.864
n2071.out[0] (.names)                                            0.261    43.125
n2072.in[0] (.names)                                             1.014    44.139
n2072.out[0] (.names)                                            0.261    44.400
n1955.in[2] (.names)                                             1.014    45.413
n1955.out[0] (.names)                                            0.261    45.674
n2077.in[0] (.names)                                             1.014    46.688
n2077.out[0] (.names)                                            0.261    46.949
n2073.in[0] (.names)                                             1.014    47.963
n2073.out[0] (.names)                                            0.261    48.224
n2078.in[0] (.names)                                             1.014    49.238
n2078.out[0] (.names)                                            0.261    49.499
n1941.in[0] (.names)                                             1.014    50.513
n1941.out[0] (.names)                                            0.261    50.774
n1868.in[0] (.names)                                             1.014    51.787
n1868.out[0] (.names)                                            0.261    52.048
n991.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n991.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n1074.Q[0] (.latch clocked by pclk)
Endpoint  : n8402.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1074.clk[0] (.latch)                                            1.014     1.014
n1074.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9091.in[1] (.names)                                             1.014     2.070
n9091.out[0] (.names)                                            0.261     2.331
n9092.in[0] (.names)                                             1.014     3.344
n9092.out[0] (.names)                                            0.261     3.605
n9130.in[1] (.names)                                             1.014     4.619
n9130.out[0] (.names)                                            0.261     4.880
n9132.in[1] (.names)                                             1.014     5.894
n9132.out[0] (.names)                                            0.261     6.155
n9133.in[1] (.names)                                             1.014     7.169
n9133.out[0] (.names)                                            0.261     7.430
n9134.in[0] (.names)                                             1.014     8.444
n9134.out[0] (.names)                                            0.261     8.705
n9037.in[0] (.names)                                             1.014     9.719
n9037.out[0] (.names)                                            0.261     9.980
n9084.in[2] (.names)                                             1.014    10.993
n9084.out[0] (.names)                                            0.261    11.254
n9085.in[1] (.names)                                             1.014    12.268
n9085.out[0] (.names)                                            0.261    12.529
n9070.in[0] (.names)                                             1.014    13.543
n9070.out[0] (.names)                                            0.261    13.804
n9068.in[0] (.names)                                             1.014    14.818
n9068.out[0] (.names)                                            0.261    15.079
n9069.in[0] (.names)                                             1.014    16.093
n9069.out[0] (.names)                                            0.261    16.354
n793.in[0] (.names)                                              1.014    17.367
n793.out[0] (.names)                                             0.261    17.628
n8683.in[2] (.names)                                             1.014    18.642
n8683.out[0] (.names)                                            0.261    18.903
n8684.in[0] (.names)                                             1.014    19.917
n8684.out[0] (.names)                                            0.261    20.178
n8685.in[1] (.names)                                             1.014    21.192
n8685.out[0] (.names)                                            0.261    21.453
n7763.in[0] (.names)                                             1.014    22.467
n7763.out[0] (.names)                                            0.261    22.728
n8651.in[0] (.names)                                             1.014    23.742
n8651.out[0] (.names)                                            0.261    24.003
n8681.in[2] (.names)                                             1.014    25.016
n8681.out[0] (.names)                                            0.261    25.277
n8682.in[1] (.names)                                             1.014    26.291
n8682.out[0] (.names)                                            0.261    26.552
n8686.in[1] (.names)                                             1.014    27.566
n8686.out[0] (.names)                                            0.261    27.827
n8671.in[0] (.names)                                             1.014    28.841
n8671.out[0] (.names)                                            0.261    29.102
n8625.in[0] (.names)                                             1.014    30.116
n8625.out[0] (.names)                                            0.261    30.377
n8626.in[0] (.names)                                             1.014    31.390
n8626.out[0] (.names)                                            0.261    31.651
n8644.in[1] (.names)                                             1.014    32.665
n8644.out[0] (.names)                                            0.261    32.926
n8477.in[1] (.names)                                             1.014    33.940
n8477.out[0] (.names)                                            0.261    34.201
n8646.in[0] (.names)                                             1.014    35.215
n8646.out[0] (.names)                                            0.261    35.476
n8654.in[1] (.names)                                             1.014    36.490
n8654.out[0] (.names)                                            0.261    36.751
n8655.in[0] (.names)                                             1.014    37.765
n8655.out[0] (.names)                                            0.261    38.026
n8664.in[1] (.names)                                             1.014    39.039
n8664.out[0] (.names)                                            0.261    39.300
n1052.in[1] (.names)                                             1.014    40.314
n1052.out[0] (.names)                                            0.261    40.575
n8483.in[1] (.names)                                             1.014    41.589
n8483.out[0] (.names)                                            0.261    41.850
n8487.in[2] (.names)                                             1.014    42.864
n8487.out[0] (.names)                                            0.261    43.125
n8489.in[0] (.names)                                             1.014    44.139
n8489.out[0] (.names)                                            0.261    44.400
n8491.in[0] (.names)                                             1.014    45.413
n8491.out[0] (.names)                                            0.261    45.674
n8492.in[0] (.names)                                             1.014    46.688
n8492.out[0] (.names)                                            0.261    46.949
n7796.in[0] (.names)                                             1.014    47.963
n7796.out[0] (.names)                                            0.261    48.224
n8561.in[1] (.names)                                             1.014    49.238
n8561.out[0] (.names)                                            0.261    49.499
n8562.in[1] (.names)                                             1.014    50.513
n8562.out[0] (.names)                                            0.261    50.774
n8401.in[0] (.names)                                             1.014    51.787
n8401.out[0] (.names)                                            0.261    52.048
n8402.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8402.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n1024.Q[0] (.latch clocked by pclk)
Endpoint  : out:n995.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1024.clk[0] (.latch)                                            1.014     1.014
n1024.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7901.in[0] (.names)                                             1.014     2.070
n7901.out[0] (.names)                                            0.261     2.331
n7902.in[1] (.names)                                             1.014     3.344
n7902.out[0] (.names)                                            0.261     3.605
n7903.in[0] (.names)                                             1.014     4.619
n7903.out[0] (.names)                                            0.261     4.880
n8075.in[0] (.names)                                             1.014     5.894
n8075.out[0] (.names)                                            0.261     6.155
n8077.in[1] (.names)                                             1.014     7.169
n8077.out[0] (.names)                                            0.261     7.430
n8081.in[0] (.names)                                             1.014     8.444
n8081.out[0] (.names)                                            0.261     8.705
n8059.in[0] (.names)                                             1.014     9.719
n8059.out[0] (.names)                                            0.261     9.980
n8080.in[1] (.names)                                             1.014    10.993
n8080.out[0] (.names)                                            0.261    11.254
n8042.in[0] (.names)                                             1.014    12.268
n8042.out[0] (.names)                                            0.261    12.529
n7912.in[0] (.names)                                             1.014    13.543
n7912.out[0] (.names)                                            0.261    13.804
n8043.in[1] (.names)                                             1.014    14.818
n8043.out[0] (.names)                                            0.261    15.079
n8044.in[0] (.names)                                             1.014    16.093
n8044.out[0] (.names)                                            0.261    16.354
n8045.in[0] (.names)                                             1.014    17.367
n8045.out[0] (.names)                                            0.261    17.628
n8046.in[2] (.names)                                             1.014    18.642
n8046.out[0] (.names)                                            0.261    18.903
n8047.in[1] (.names)                                             1.014    19.917
n8047.out[0] (.names)                                            0.261    20.178
n8036.in[1] (.names)                                             1.014    21.192
n8036.out[0] (.names)                                            0.261    21.453
n8037.in[0] (.names)                                             1.014    22.467
n8037.out[0] (.names)                                            0.261    22.728
n8052.in[0] (.names)                                             1.014    23.742
n8052.out[0] (.names)                                            0.261    24.003
n8056.in[0] (.names)                                             1.014    25.016
n8056.out[0] (.names)                                            0.261    25.277
n8048.in[0] (.names)                                             1.014    26.291
n8048.out[0] (.names)                                            0.261    26.552
n8049.in[0] (.names)                                             1.014    27.566
n8049.out[0] (.names)                                            0.261    27.827
n8055.in[3] (.names)                                             1.014    28.841
n8055.out[0] (.names)                                            0.261    29.102
n8057.in[0] (.names)                                             1.014    30.116
n8057.out[0] (.names)                                            0.261    30.377
n8058.in[0] (.names)                                             1.014    31.390
n8058.out[0] (.names)                                            0.261    31.651
n8061.in[0] (.names)                                             1.014    32.665
n8061.out[0] (.names)                                            0.261    32.926
n7885.in[0] (.names)                                             1.014    33.940
n7885.out[0] (.names)                                            0.261    34.201
n7886.in[1] (.names)                                             1.014    35.215
n7886.out[0] (.names)                                            0.261    35.476
n7888.in[0] (.names)                                             1.014    36.490
n7888.out[0] (.names)                                            0.261    36.751
n7878.in[0] (.names)                                             1.014    37.765
n7878.out[0] (.names)                                            0.261    38.026
n7836.in[0] (.names)                                             1.014    39.039
n7836.out[0] (.names)                                            0.261    39.300
n7837.in[1] (.names)                                             1.014    40.314
n7837.out[0] (.names)                                            0.261    40.575
n940.in[0] (.names)                                              1.014    41.589
n940.out[0] (.names)                                             0.261    41.850
n7838.in[0] (.names)                                             1.014    42.864
n7838.out[0] (.names)                                            0.261    43.125
n7791.in[0] (.names)                                             1.014    44.139
n7791.out[0] (.names)                                            0.261    44.400
n7899.in[1] (.names)                                             1.014    45.413
n7899.out[0] (.names)                                            0.261    45.674
n776.in[1] (.names)                                              1.014    46.688
n776.out[0] (.names)                                             0.261    46.949
n1150.in[0] (.names)                                             1.014    47.963
n1150.out[0] (.names)                                            0.261    48.224
n7807.in[1] (.names)                                             1.014    49.238
n7807.out[0] (.names)                                            0.261    49.499
n995.in[0] (.names)                                              1.014    50.513
n995.out[0] (.names)                                             0.261    50.774
out:n995.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 76
Startpoint: n1214.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1036.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1214.clk[0] (.latch)                                            1.014     1.014
n1214.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10920.in[0] (.names)                                            1.014     2.070
n10920.out[0] (.names)                                           0.261     2.331
n10921.in[1] (.names)                                            1.014     3.344
n10921.out[0] (.names)                                           0.261     3.605
n10922.in[0] (.names)                                            1.014     4.619
n10922.out[0] (.names)                                           0.261     4.880
n831.in[1] (.names)                                              1.014     5.894
n831.out[0] (.names)                                             0.261     6.155
n10929.in[1] (.names)                                            1.014     7.169
n10929.out[0] (.names)                                           0.261     7.430
n10930.in[0] (.names)                                            1.014     8.444
n10930.out[0] (.names)                                           0.261     8.705
n10927.in[0] (.names)                                            1.014     9.719
n10927.out[0] (.names)                                           0.261     9.980
n10213.in[0] (.names)                                            1.014    10.993
n10213.out[0] (.names)                                           0.261    11.254
n10214.in[0] (.names)                                            1.014    12.268
n10214.out[0] (.names)                                           0.261    12.529
n10215.in[0] (.names)                                            1.014    13.543
n10215.out[0] (.names)                                           0.261    13.804
n10216.in[0] (.names)                                            1.014    14.818
n10216.out[0] (.names)                                           0.261    15.079
n10217.in[0] (.names)                                            1.014    16.093
n10217.out[0] (.names)                                           0.261    16.354
n10219.in[0] (.names)                                            1.014    17.367
n10219.out[0] (.names)                                           0.261    17.628
n10229.in[0] (.names)                                            1.014    18.642
n10229.out[0] (.names)                                           0.261    18.903
n10241.in[1] (.names)                                            1.014    19.917
n10241.out[0] (.names)                                           0.261    20.178
n8351.in[0] (.names)                                             1.014    21.192
n8351.out[0] (.names)                                            0.261    21.453
n8346.in[1] (.names)                                             1.014    22.467
n8346.out[0] (.names)                                            0.261    22.728
n8336.in[0] (.names)                                             1.014    23.742
n8336.out[0] (.names)                                            0.261    24.003
n8275.in[1] (.names)                                             1.014    25.016
n8275.out[0] (.names)                                            0.261    25.277
n8337.in[3] (.names)                                             1.014    26.291
n8337.out[0] (.names)                                            0.261    26.552
n8300.in[0] (.names)                                             1.014    27.566
n8300.out[0] (.names)                                            0.261    27.827
n8338.in[0] (.names)                                             1.014    28.841
n8338.out[0] (.names)                                            0.261    29.102
n8110.in[0] (.names)                                             1.014    30.116
n8110.out[0] (.names)                                            0.261    30.377
n8340.in[0] (.names)                                             1.014    31.390
n8340.out[0] (.names)                                            0.261    31.651
n8341.in[3] (.names)                                             1.014    32.665
n8341.out[0] (.names)                                            0.261    32.926
n8342.in[0] (.names)                                             1.014    33.940
n8342.out[0] (.names)                                            0.261    34.201
n8343.in[0] (.names)                                             1.014    35.215
n8343.out[0] (.names)                                            0.261    35.476
n8323.in[1] (.names)                                             1.014    36.490
n8323.out[0] (.names)                                            0.261    36.751
n8353.in[0] (.names)                                             1.014    37.765
n8353.out[0] (.names)                                            0.261    38.026
n8021.in[0] (.names)                                             1.014    39.039
n8021.out[0] (.names)                                            0.261    39.300
n8022.in[1] (.names)                                             1.014    40.314
n8022.out[0] (.names)                                            0.261    40.575
n8027.in[1] (.names)                                             1.014    41.589
n8027.out[0] (.names)                                            0.261    41.850
n8028.in[2] (.names)                                             1.014    42.864
n8028.out[0] (.names)                                            0.261    43.125
n1114.in[1] (.names)                                             1.014    44.139
n1114.out[0] (.names)                                            0.261    44.400
n7778.in[0] (.names)                                             1.014    45.413
n7778.out[0] (.names)                                            0.261    45.674
n8029.in[0] (.names)                                             1.014    46.688
n8029.out[0] (.names)                                            0.261    46.949
n8030.in[0] (.names)                                             1.014    47.963
n8030.out[0] (.names)                                            0.261    48.224
n1003.in[0] (.names)                                             1.014    49.238
n1003.out[0] (.names)                                            0.261    49.499
n1036.in[0] (.names)                                             1.014    50.513
n1036.out[0] (.names)                                            0.261    50.774
out:n1036.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 77
Startpoint: n201.inpad[0] (.input clocked by pclk)
Endpoint  : n9036.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n201.inpad[0] (.input)                                           0.000     0.000
n8418.in[0] (.names)                                             1.014     1.014
n8418.out[0] (.names)                                            0.261     1.275
n763.in[0] (.names)                                              1.014     2.289
n763.out[0] (.names)                                             0.261     2.550
n8409.in[0] (.names)                                             1.014     3.563
n8409.out[0] (.names)                                            0.261     3.824
n8419.in[2] (.names)                                             1.014     4.838
n8419.out[0] (.names)                                            0.261     5.099
n8420.in[0] (.names)                                             1.014     6.113
n8420.out[0] (.names)                                            0.261     6.374
n8430.in[1] (.names)                                             1.014     7.388
n8430.out[0] (.names)                                            0.261     7.649
n8414.in[0] (.names)                                             1.014     8.663
n8414.out[0] (.names)                                            0.261     8.924
n8431.in[0] (.names)                                             1.014     9.938
n8431.out[0] (.names)                                            0.261    10.199
n8432.in[0] (.names)                                             1.014    11.212
n8432.out[0] (.names)                                            0.261    11.473
n8629.in[2] (.names)                                             1.014    12.487
n8629.out[0] (.names)                                            0.261    12.748
n8607.in[3] (.names)                                             1.014    13.762
n8607.out[0] (.names)                                            0.261    14.023
n8881.in[1] (.names)                                             1.014    15.037
n8881.out[0] (.names)                                            0.261    15.298
n8883.in[1] (.names)                                             1.014    16.312
n8883.out[0] (.names)                                            0.261    16.573
n8884.in[1] (.names)                                             1.014    17.586
n8884.out[0] (.names)                                            0.261    17.847
n8886.in[0] (.names)                                             1.014    18.861
n8886.out[0] (.names)                                            0.261    19.122
n8680.in[1] (.names)                                             1.014    20.136
n8680.out[0] (.names)                                            0.261    20.397
n8911.in[1] (.names)                                             1.014    21.411
n8911.out[0] (.names)                                            0.261    21.672
n8938.in[0] (.names)                                             1.014    22.686
n8938.out[0] (.names)                                            0.261    22.947
n764.in[0] (.names)                                              1.014    23.961
n764.out[0] (.names)                                             0.261    24.222
n8803.in[2] (.names)                                             1.014    25.235
n8803.out[0] (.names)                                            0.261    25.496
n8804.in[1] (.names)                                             1.014    26.510
n8804.out[0] (.names)                                            0.261    26.771
n8795.in[2] (.names)                                             1.014    27.785
n8795.out[0] (.names)                                            0.261    28.046
n8823.in[0] (.names)                                             1.014    29.060
n8823.out[0] (.names)                                            0.261    29.321
n8824.in[0] (.names)                                             1.014    30.335
n8824.out[0] (.names)                                            0.261    30.596
n8814.in[0] (.names)                                             1.014    31.609
n8814.out[0] (.names)                                            0.261    31.870
n8815.in[0] (.names)                                             1.014    32.884
n8815.out[0] (.names)                                            0.261    33.145
n8817.in[0] (.names)                                             1.014    34.159
n8817.out[0] (.names)                                            0.261    34.420
n8923.in[2] (.names)                                             1.014    35.434
n8923.out[0] (.names)                                            0.261    35.695
n8924.in[1] (.names)                                             1.014    36.709
n8924.out[0] (.names)                                            0.261    36.970
n8925.in[0] (.names)                                             1.014    37.984
n8925.out[0] (.names)                                            0.261    38.245
n8926.in[0] (.names)                                             1.014    39.258
n8926.out[0] (.names)                                            0.261    39.519
n8618.in[0] (.names)                                             1.014    40.533
n8618.out[0] (.names)                                            0.261    40.794
n9028.in[0] (.names)                                             1.014    41.808
n9028.out[0] (.names)                                            0.261    42.069
n9021.in[1] (.names)                                             1.014    43.083
n9021.out[0] (.names)                                            0.261    43.344
n8673.in[1] (.names)                                             1.014    44.358
n8673.out[0] (.names)                                            0.261    44.619
n8674.in[2] (.names)                                             1.014    45.632
n8674.out[0] (.names)                                            0.261    45.893
n8675.in[0] (.names)                                             1.014    46.907
n8675.out[0] (.names)                                            0.261    47.168
n8677.in[0] (.names)                                             1.014    48.182
n8677.out[0] (.names)                                            0.261    48.443
n8387.in[1] (.names)                                             1.014    49.457
n8387.out[0] (.names)                                            0.261    49.718
n8679.in[0] (.names)                                             1.014    50.732
n8679.out[0] (.names)                                            0.261    50.993
n9036.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9036.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 78
Startpoint: n201.inpad[0] (.input clocked by pclk)
Endpoint  : n1013.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n201.inpad[0] (.input)                                           0.000     0.000
n8418.in[0] (.names)                                             1.014     1.014
n8418.out[0] (.names)                                            0.261     1.275
n763.in[0] (.names)                                              1.014     2.289
n763.out[0] (.names)                                             0.261     2.550
n8409.in[0] (.names)                                             1.014     3.563
n8409.out[0] (.names)                                            0.261     3.824
n8419.in[2] (.names)                                             1.014     4.838
n8419.out[0] (.names)                                            0.261     5.099
n8420.in[0] (.names)                                             1.014     6.113
n8420.out[0] (.names)                                            0.261     6.374
n8430.in[1] (.names)                                             1.014     7.388
n8430.out[0] (.names)                                            0.261     7.649
n8414.in[0] (.names)                                             1.014     8.663
n8414.out[0] (.names)                                            0.261     8.924
n8431.in[0] (.names)                                             1.014     9.938
n8431.out[0] (.names)                                            0.261    10.199
n8432.in[0] (.names)                                             1.014    11.212
n8432.out[0] (.names)                                            0.261    11.473
n8629.in[2] (.names)                                             1.014    12.487
n8629.out[0] (.names)                                            0.261    12.748
n8607.in[3] (.names)                                             1.014    13.762
n8607.out[0] (.names)                                            0.261    14.023
n8881.in[1] (.names)                                             1.014    15.037
n8881.out[0] (.names)                                            0.261    15.298
n8883.in[1] (.names)                                             1.014    16.312
n8883.out[0] (.names)                                            0.261    16.573
n8884.in[1] (.names)                                             1.014    17.586
n8884.out[0] (.names)                                            0.261    17.847
n8886.in[0] (.names)                                             1.014    18.861
n8886.out[0] (.names)                                            0.261    19.122
n8680.in[1] (.names)                                             1.014    20.136
n8680.out[0] (.names)                                            0.261    20.397
n8911.in[1] (.names)                                             1.014    21.411
n8911.out[0] (.names)                                            0.261    21.672
n8938.in[0] (.names)                                             1.014    22.686
n8938.out[0] (.names)                                            0.261    22.947
n764.in[0] (.names)                                              1.014    23.961
n764.out[0] (.names)                                             0.261    24.222
n8803.in[2] (.names)                                             1.014    25.235
n8803.out[0] (.names)                                            0.261    25.496
n8804.in[1] (.names)                                             1.014    26.510
n8804.out[0] (.names)                                            0.261    26.771
n8795.in[2] (.names)                                             1.014    27.785
n8795.out[0] (.names)                                            0.261    28.046
n8823.in[0] (.names)                                             1.014    29.060
n8823.out[0] (.names)                                            0.261    29.321
n8824.in[0] (.names)                                             1.014    30.335
n8824.out[0] (.names)                                            0.261    30.596
n8814.in[0] (.names)                                             1.014    31.609
n8814.out[0] (.names)                                            0.261    31.870
n8815.in[0] (.names)                                             1.014    32.884
n8815.out[0] (.names)                                            0.261    33.145
n8855.in[1] (.names)                                             1.014    34.159
n8855.out[0] (.names)                                            0.261    34.420
n8856.in[1] (.names)                                             1.014    35.434
n8856.out[0] (.names)                                            0.261    35.695
n8859.in[1] (.names)                                             1.014    36.709
n8859.out[0] (.names)                                            0.261    36.970
n8863.in[1] (.names)                                             1.014    37.984
n8863.out[0] (.names)                                            0.261    38.245
n8811.in[0] (.names)                                             1.014    39.258
n8811.out[0] (.names)                                            0.261    39.519
n877.in[0] (.names)                                              1.014    40.533
n877.out[0] (.names)                                             0.261    40.794
n8428.in[1] (.names)                                             1.014    41.808
n8428.out[0] (.names)                                            0.261    42.069
n8429.in[1] (.names)                                             1.014    43.083
n8429.out[0] (.names)                                            0.261    43.344
n8435.in[1] (.names)                                             1.014    44.358
n8435.out[0] (.names)                                            0.261    44.619
n8436.in[0] (.names)                                             1.014    45.632
n8436.out[0] (.names)                                            0.261    45.893
n8437.in[0] (.names)                                             1.014    46.907
n8437.out[0] (.names)                                            0.261    47.168
n8577.in[0] (.names)                                             1.014    48.182
n8577.out[0] (.names)                                            0.261    48.443
n8408.in[0] (.names)                                             1.014    49.457
n8408.out[0] (.names)                                            0.261    49.718
n1094.in[0] (.names)                                             1.014    50.732
n1094.out[0] (.names)                                            0.261    50.993
n1013.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1013.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 79
Startpoint: n201.inpad[0] (.input clocked by pclk)
Endpoint  : n8578.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n201.inpad[0] (.input)                                           0.000     0.000
n8418.in[0] (.names)                                             1.014     1.014
n8418.out[0] (.names)                                            0.261     1.275
n763.in[0] (.names)                                              1.014     2.289
n763.out[0] (.names)                                             0.261     2.550
n8409.in[0] (.names)                                             1.014     3.563
n8409.out[0] (.names)                                            0.261     3.824
n8419.in[2] (.names)                                             1.014     4.838
n8419.out[0] (.names)                                            0.261     5.099
n8420.in[0] (.names)                                             1.014     6.113
n8420.out[0] (.names)                                            0.261     6.374
n8430.in[1] (.names)                                             1.014     7.388
n8430.out[0] (.names)                                            0.261     7.649
n8414.in[0] (.names)                                             1.014     8.663
n8414.out[0] (.names)                                            0.261     8.924
n8431.in[0] (.names)                                             1.014     9.938
n8431.out[0] (.names)                                            0.261    10.199
n8432.in[0] (.names)                                             1.014    11.212
n8432.out[0] (.names)                                            0.261    11.473
n8629.in[2] (.names)                                             1.014    12.487
n8629.out[0] (.names)                                            0.261    12.748
n8607.in[3] (.names)                                             1.014    13.762
n8607.out[0] (.names)                                            0.261    14.023
n8881.in[1] (.names)                                             1.014    15.037
n8881.out[0] (.names)                                            0.261    15.298
n8883.in[1] (.names)                                             1.014    16.312
n8883.out[0] (.names)                                            0.261    16.573
n8884.in[1] (.names)                                             1.014    17.586
n8884.out[0] (.names)                                            0.261    17.847
n8886.in[0] (.names)                                             1.014    18.861
n8886.out[0] (.names)                                            0.261    19.122
n8680.in[1] (.names)                                             1.014    20.136
n8680.out[0] (.names)                                            0.261    20.397
n8911.in[1] (.names)                                             1.014    21.411
n8911.out[0] (.names)                                            0.261    21.672
n8938.in[0] (.names)                                             1.014    22.686
n8938.out[0] (.names)                                            0.261    22.947
n764.in[0] (.names)                                              1.014    23.961
n764.out[0] (.names)                                             0.261    24.222
n8803.in[2] (.names)                                             1.014    25.235
n8803.out[0] (.names)                                            0.261    25.496
n8804.in[1] (.names)                                             1.014    26.510
n8804.out[0] (.names)                                            0.261    26.771
n8795.in[2] (.names)                                             1.014    27.785
n8795.out[0] (.names)                                            0.261    28.046
n8823.in[0] (.names)                                             1.014    29.060
n8823.out[0] (.names)                                            0.261    29.321
n8824.in[0] (.names)                                             1.014    30.335
n8824.out[0] (.names)                                            0.261    30.596
n8814.in[0] (.names)                                             1.014    31.609
n8814.out[0] (.names)                                            0.261    31.870
n8815.in[0] (.names)                                             1.014    32.884
n8815.out[0] (.names)                                            0.261    33.145
n8855.in[1] (.names)                                             1.014    34.159
n8855.out[0] (.names)                                            0.261    34.420
n8856.in[1] (.names)                                             1.014    35.434
n8856.out[0] (.names)                                            0.261    35.695
n8859.in[1] (.names)                                             1.014    36.709
n8859.out[0] (.names)                                            0.261    36.970
n8863.in[1] (.names)                                             1.014    37.984
n8863.out[0] (.names)                                            0.261    38.245
n8811.in[0] (.names)                                             1.014    39.258
n8811.out[0] (.names)                                            0.261    39.519
n877.in[0] (.names)                                              1.014    40.533
n877.out[0] (.names)                                             0.261    40.794
n8428.in[1] (.names)                                             1.014    41.808
n8428.out[0] (.names)                                            0.261    42.069
n8429.in[1] (.names)                                             1.014    43.083
n8429.out[0] (.names)                                            0.261    43.344
n8435.in[1] (.names)                                             1.014    44.358
n8435.out[0] (.names)                                            0.261    44.619
n8436.in[0] (.names)                                             1.014    45.632
n8436.out[0] (.names)                                            0.261    45.893
n8437.in[0] (.names)                                             1.014    46.907
n8437.out[0] (.names)                                            0.261    47.168
n8577.in[0] (.names)                                             1.014    48.182
n8577.out[0] (.names)                                            0.261    48.443
n8408.in[0] (.names)                                             1.014    49.457
n8408.out[0] (.names)                                            0.261    49.718
n1094.in[0] (.names)                                             1.014    50.732
n1094.out[0] (.names)                                            0.261    50.993
n8578.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8578.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 80
Startpoint: n201.inpad[0] (.input clocked by pclk)
Endpoint  : n8585.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n201.inpad[0] (.input)                                           0.000     0.000
n8418.in[0] (.names)                                             1.014     1.014
n8418.out[0] (.names)                                            0.261     1.275
n763.in[0] (.names)                                              1.014     2.289
n763.out[0] (.names)                                             0.261     2.550
n8409.in[0] (.names)                                             1.014     3.563
n8409.out[0] (.names)                                            0.261     3.824
n8419.in[2] (.names)                                             1.014     4.838
n8419.out[0] (.names)                                            0.261     5.099
n8420.in[0] (.names)                                             1.014     6.113
n8420.out[0] (.names)                                            0.261     6.374
n8430.in[1] (.names)                                             1.014     7.388
n8430.out[0] (.names)                                            0.261     7.649
n8414.in[0] (.names)                                             1.014     8.663
n8414.out[0] (.names)                                            0.261     8.924
n8431.in[0] (.names)                                             1.014     9.938
n8431.out[0] (.names)                                            0.261    10.199
n8432.in[0] (.names)                                             1.014    11.212
n8432.out[0] (.names)                                            0.261    11.473
n8629.in[2] (.names)                                             1.014    12.487
n8629.out[0] (.names)                                            0.261    12.748
n8607.in[3] (.names)                                             1.014    13.762
n8607.out[0] (.names)                                            0.261    14.023
n8881.in[1] (.names)                                             1.014    15.037
n8881.out[0] (.names)                                            0.261    15.298
n8883.in[1] (.names)                                             1.014    16.312
n8883.out[0] (.names)                                            0.261    16.573
n8884.in[1] (.names)                                             1.014    17.586
n8884.out[0] (.names)                                            0.261    17.847
n8886.in[0] (.names)                                             1.014    18.861
n8886.out[0] (.names)                                            0.261    19.122
n8680.in[1] (.names)                                             1.014    20.136
n8680.out[0] (.names)                                            0.261    20.397
n8911.in[1] (.names)                                             1.014    21.411
n8911.out[0] (.names)                                            0.261    21.672
n8938.in[0] (.names)                                             1.014    22.686
n8938.out[0] (.names)                                            0.261    22.947
n764.in[0] (.names)                                              1.014    23.961
n764.out[0] (.names)                                             0.261    24.222
n8803.in[2] (.names)                                             1.014    25.235
n8803.out[0] (.names)                                            0.261    25.496
n8804.in[1] (.names)                                             1.014    26.510
n8804.out[0] (.names)                                            0.261    26.771
n8795.in[2] (.names)                                             1.014    27.785
n8795.out[0] (.names)                                            0.261    28.046
n8823.in[0] (.names)                                             1.014    29.060
n8823.out[0] (.names)                                            0.261    29.321
n8824.in[0] (.names)                                             1.014    30.335
n8824.out[0] (.names)                                            0.261    30.596
n8814.in[0] (.names)                                             1.014    31.609
n8814.out[0] (.names)                                            0.261    31.870
n8815.in[0] (.names)                                             1.014    32.884
n8815.out[0] (.names)                                            0.261    33.145
n8855.in[1] (.names)                                             1.014    34.159
n8855.out[0] (.names)                                            0.261    34.420
n8856.in[1] (.names)                                             1.014    35.434
n8856.out[0] (.names)                                            0.261    35.695
n8859.in[1] (.names)                                             1.014    36.709
n8859.out[0] (.names)                                            0.261    36.970
n8863.in[1] (.names)                                             1.014    37.984
n8863.out[0] (.names)                                            0.261    38.245
n8811.in[0] (.names)                                             1.014    39.258
n8811.out[0] (.names)                                            0.261    39.519
n877.in[0] (.names)                                              1.014    40.533
n877.out[0] (.names)                                             0.261    40.794
n8428.in[1] (.names)                                             1.014    41.808
n8428.out[0] (.names)                                            0.261    42.069
n8429.in[1] (.names)                                             1.014    43.083
n8429.out[0] (.names)                                            0.261    43.344
n8435.in[1] (.names)                                             1.014    44.358
n8435.out[0] (.names)                                            0.261    44.619
n8436.in[0] (.names)                                             1.014    45.632
n8436.out[0] (.names)                                            0.261    45.893
n8437.in[0] (.names)                                             1.014    46.907
n8437.out[0] (.names)                                            0.261    47.168
n8577.in[0] (.names)                                             1.014    48.182
n8577.out[0] (.names)                                            0.261    48.443
n8408.in[0] (.names)                                             1.014    49.457
n8408.out[0] (.names)                                            0.261    49.718
n1094.in[0] (.names)                                             1.014    50.732
n1094.out[0] (.names)                                            0.261    50.993
n8585.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8585.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 81
Startpoint: n201.inpad[0] (.input clocked by pclk)
Endpoint  : n8898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n201.inpad[0] (.input)                                           0.000     0.000
n8418.in[0] (.names)                                             1.014     1.014
n8418.out[0] (.names)                                            0.261     1.275
n763.in[0] (.names)                                              1.014     2.289
n763.out[0] (.names)                                             0.261     2.550
n8409.in[0] (.names)                                             1.014     3.563
n8409.out[0] (.names)                                            0.261     3.824
n8419.in[2] (.names)                                             1.014     4.838
n8419.out[0] (.names)                                            0.261     5.099
n8420.in[0] (.names)                                             1.014     6.113
n8420.out[0] (.names)                                            0.261     6.374
n8430.in[1] (.names)                                             1.014     7.388
n8430.out[0] (.names)                                            0.261     7.649
n8414.in[0] (.names)                                             1.014     8.663
n8414.out[0] (.names)                                            0.261     8.924
n8431.in[0] (.names)                                             1.014     9.938
n8431.out[0] (.names)                                            0.261    10.199
n8432.in[0] (.names)                                             1.014    11.212
n8432.out[0] (.names)                                            0.261    11.473
n8629.in[2] (.names)                                             1.014    12.487
n8629.out[0] (.names)                                            0.261    12.748
n8607.in[3] (.names)                                             1.014    13.762
n8607.out[0] (.names)                                            0.261    14.023
n8881.in[1] (.names)                                             1.014    15.037
n8881.out[0] (.names)                                            0.261    15.298
n8883.in[1] (.names)                                             1.014    16.312
n8883.out[0] (.names)                                            0.261    16.573
n8884.in[1] (.names)                                             1.014    17.586
n8884.out[0] (.names)                                            0.261    17.847
n8886.in[0] (.names)                                             1.014    18.861
n8886.out[0] (.names)                                            0.261    19.122
n8680.in[1] (.names)                                             1.014    20.136
n8680.out[0] (.names)                                            0.261    20.397
n8911.in[1] (.names)                                             1.014    21.411
n8911.out[0] (.names)                                            0.261    21.672
n8938.in[0] (.names)                                             1.014    22.686
n8938.out[0] (.names)                                            0.261    22.947
n764.in[0] (.names)                                              1.014    23.961
n764.out[0] (.names)                                             0.261    24.222
n8803.in[2] (.names)                                             1.014    25.235
n8803.out[0] (.names)                                            0.261    25.496
n8804.in[1] (.names)                                             1.014    26.510
n8804.out[0] (.names)                                            0.261    26.771
n8795.in[2] (.names)                                             1.014    27.785
n8795.out[0] (.names)                                            0.261    28.046
n8823.in[0] (.names)                                             1.014    29.060
n8823.out[0] (.names)                                            0.261    29.321
n8824.in[0] (.names)                                             1.014    30.335
n8824.out[0] (.names)                                            0.261    30.596
n8814.in[0] (.names)                                             1.014    31.609
n8814.out[0] (.names)                                            0.261    31.870
n8815.in[0] (.names)                                             1.014    32.884
n8815.out[0] (.names)                                            0.261    33.145
n8855.in[1] (.names)                                             1.014    34.159
n8855.out[0] (.names)                                            0.261    34.420
n8856.in[1] (.names)                                             1.014    35.434
n8856.out[0] (.names)                                            0.261    35.695
n8859.in[1] (.names)                                             1.014    36.709
n8859.out[0] (.names)                                            0.261    36.970
n8863.in[1] (.names)                                             1.014    37.984
n8863.out[0] (.names)                                            0.261    38.245
n8811.in[0] (.names)                                             1.014    39.258
n8811.out[0] (.names)                                            0.261    39.519
n877.in[0] (.names)                                              1.014    40.533
n877.out[0] (.names)                                             0.261    40.794
n8864.in[0] (.names)                                             1.014    41.808
n8864.out[0] (.names)                                            0.261    42.069
n8992.in[3] (.names)                                             1.014    43.083
n8992.out[0] (.names)                                            0.261    43.344
n8999.in[2] (.names)                                             1.014    44.358
n8999.out[0] (.names)                                            0.261    44.619
n9000.in[0] (.names)                                             1.014    45.632
n9000.out[0] (.names)                                            0.261    45.893
n9011.in[1] (.names)                                             1.014    46.907
n9011.out[0] (.names)                                            0.261    47.168
n8391.in[1] (.names)                                             1.014    48.182
n8391.out[0] (.names)                                            0.261    48.443
n9014.in[1] (.names)                                             1.014    49.457
n9014.out[0] (.names)                                            0.261    49.718
n9015.in[1] (.names)                                             1.014    50.732
n9015.out[0] (.names)                                            0.261    50.993
n8898.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8898.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 82
Startpoint: n201.inpad[0] (.input clocked by pclk)
Endpoint  : n8390.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n201.inpad[0] (.input)                                           0.000     0.000
n8418.in[0] (.names)                                             1.014     1.014
n8418.out[0] (.names)                                            0.261     1.275
n763.in[0] (.names)                                              1.014     2.289
n763.out[0] (.names)                                             0.261     2.550
n8409.in[0] (.names)                                             1.014     3.563
n8409.out[0] (.names)                                            0.261     3.824
n8419.in[2] (.names)                                             1.014     4.838
n8419.out[0] (.names)                                            0.261     5.099
n8420.in[0] (.names)                                             1.014     6.113
n8420.out[0] (.names)                                            0.261     6.374
n7827.in[0] (.names)                                             1.014     7.388
n7827.out[0] (.names)                                            0.261     7.649
n8692.in[2] (.names)                                             1.014     8.663
n8692.out[0] (.names)                                            0.261     8.924
n8636.in[0] (.names)                                             1.014     9.938
n8636.out[0] (.names)                                            0.261    10.199
n8527.in[0] (.names)                                             1.014    11.212
n8527.out[0] (.names)                                            0.261    11.473
n8528.in[0] (.names)                                             1.014    12.487
n8528.out[0] (.names)                                            0.261    12.748
n8583.in[1] (.names)                                             1.014    13.762
n8583.out[0] (.names)                                            0.261    14.023
n8564.in[0] (.names)                                             1.014    15.037
n8564.out[0] (.names)                                            0.261    15.298
n8556.in[1] (.names)                                             1.014    16.312
n8556.out[0] (.names)                                            0.261    16.573
n8565.in[0] (.names)                                             1.014    17.586
n8565.out[0] (.names)                                            0.261    17.847
n8571.in[1] (.names)                                             1.014    18.861
n8571.out[0] (.names)                                            0.261    19.122
n8569.in[0] (.names)                                             1.014    20.136
n8569.out[0] (.names)                                            0.261    20.397
n8570.in[0] (.names)                                             1.014    21.411
n8570.out[0] (.names)                                            0.261    21.672
n8572.in[1] (.names)                                             1.014    22.686
n8572.out[0] (.names)                                            0.261    22.947
n8573.in[0] (.names)                                             1.014    23.961
n8573.out[0] (.names)                                            0.261    24.222
n8579.in[0] (.names)                                             1.014    25.235
n8579.out[0] (.names)                                            0.261    25.496
n8574.in[0] (.names)                                             1.014    26.510
n8574.out[0] (.names)                                            0.261    26.771
n8575.in[0] (.names)                                             1.014    27.785
n8575.out[0] (.names)                                            0.261    28.046
n8596.in[2] (.names)                                             1.014    29.060
n8596.out[0] (.names)                                            0.261    29.321
n8582.in[0] (.names)                                             1.014    30.335
n8582.out[0] (.names)                                            0.261    30.596
n8499.in[0] (.names)                                             1.014    31.609
n8499.out[0] (.names)                                            0.261    31.870
n8584.in[3] (.names)                                             1.014    32.884
n8584.out[0] (.names)                                            0.261    33.145
n8587.in[1] (.names)                                             1.014    34.159
n8587.out[0] (.names)                                            0.261    34.420
n8580.in[0] (.names)                                             1.014    35.434
n8580.out[0] (.names)                                            0.261    35.695
n8588.in[0] (.names)                                             1.014    36.709
n8588.out[0] (.names)                                            0.261    36.970
n8567.in[0] (.names)                                             1.014    37.984
n8567.out[0] (.names)                                            0.261    38.245
n8601.in[0] (.names)                                             1.014    39.258
n8601.out[0] (.names)                                            0.261    39.519
n8605.in[1] (.names)                                             1.014    40.533
n8605.out[0] (.names)                                            0.261    40.794
n8384.in[0] (.names)                                             1.014    41.808
n8384.out[0] (.names)                                            0.261    42.069
n8606.in[1] (.names)                                             1.014    43.083
n8606.out[0] (.names)                                            0.261    43.344
n8383.in[0] (.names)                                             1.014    44.358
n8383.out[0] (.names)                                            0.261    44.619
n8513.in[0] (.names)                                             1.014    45.632
n8513.out[0] (.names)                                            0.261    45.893
n8602.in[0] (.names)                                             1.014    46.907
n8602.out[0] (.names)                                            0.261    47.168
n8603.in[0] (.names)                                             1.014    48.182
n8603.out[0] (.names)                                            0.261    48.443
n8386.in[0] (.names)                                             1.014    49.457
n8386.out[0] (.names)                                            0.261    49.718
n8389.in[0] (.names)                                             1.014    50.732
n8389.out[0] (.names)                                            0.261    50.993
n8390.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8390.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 83
Startpoint: n201.inpad[0] (.input clocked by pclk)
Endpoint  : n8536.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n201.inpad[0] (.input)                                           0.000     0.000
n8418.in[0] (.names)                                             1.014     1.014
n8418.out[0] (.names)                                            0.261     1.275
n763.in[0] (.names)                                              1.014     2.289
n763.out[0] (.names)                                             0.261     2.550
n8409.in[0] (.names)                                             1.014     3.563
n8409.out[0] (.names)                                            0.261     3.824
n8419.in[2] (.names)                                             1.014     4.838
n8419.out[0] (.names)                                            0.261     5.099
n8420.in[0] (.names)                                             1.014     6.113
n8420.out[0] (.names)                                            0.261     6.374
n7827.in[0] (.names)                                             1.014     7.388
n7827.out[0] (.names)                                            0.261     7.649
n8692.in[2] (.names)                                             1.014     8.663
n8692.out[0] (.names)                                            0.261     8.924
n8636.in[0] (.names)                                             1.014     9.938
n8636.out[0] (.names)                                            0.261    10.199
n8527.in[0] (.names)                                             1.014    11.212
n8527.out[0] (.names)                                            0.261    11.473
n8528.in[0] (.names)                                             1.014    12.487
n8528.out[0] (.names)                                            0.261    12.748
n8583.in[1] (.names)                                             1.014    13.762
n8583.out[0] (.names)                                            0.261    14.023
n8564.in[0] (.names)                                             1.014    15.037
n8564.out[0] (.names)                                            0.261    15.298
n8556.in[1] (.names)                                             1.014    16.312
n8556.out[0] (.names)                                            0.261    16.573
n8565.in[0] (.names)                                             1.014    17.586
n8565.out[0] (.names)                                            0.261    17.847
n8571.in[1] (.names)                                             1.014    18.861
n8571.out[0] (.names)                                            0.261    19.122
n8569.in[0] (.names)                                             1.014    20.136
n8569.out[0] (.names)                                            0.261    20.397
n8570.in[0] (.names)                                             1.014    21.411
n8570.out[0] (.names)                                            0.261    21.672
n8572.in[1] (.names)                                             1.014    22.686
n8572.out[0] (.names)                                            0.261    22.947
n8573.in[0] (.names)                                             1.014    23.961
n8573.out[0] (.names)                                            0.261    24.222
n8579.in[0] (.names)                                             1.014    25.235
n8579.out[0] (.names)                                            0.261    25.496
n8574.in[0] (.names)                                             1.014    26.510
n8574.out[0] (.names)                                            0.261    26.771
n8575.in[0] (.names)                                             1.014    27.785
n8575.out[0] (.names)                                            0.261    28.046
n8596.in[2] (.names)                                             1.014    29.060
n8596.out[0] (.names)                                            0.261    29.321
n8582.in[0] (.names)                                             1.014    30.335
n8582.out[0] (.names)                                            0.261    30.596
n8499.in[0] (.names)                                             1.014    31.609
n8499.out[0] (.names)                                            0.261    31.870
n8584.in[3] (.names)                                             1.014    32.884
n8584.out[0] (.names)                                            0.261    33.145
n8587.in[1] (.names)                                             1.014    34.159
n8587.out[0] (.names)                                            0.261    34.420
n8580.in[0] (.names)                                             1.014    35.434
n8580.out[0] (.names)                                            0.261    35.695
n8588.in[0] (.names)                                             1.014    36.709
n8588.out[0] (.names)                                            0.261    36.970
n8567.in[0] (.names)                                             1.014    37.984
n8567.out[0] (.names)                                            0.261    38.245
n8601.in[0] (.names)                                             1.014    39.258
n8601.out[0] (.names)                                            0.261    39.519
n8605.in[1] (.names)                                             1.014    40.533
n8605.out[0] (.names)                                            0.261    40.794
n8384.in[0] (.names)                                             1.014    41.808
n8384.out[0] (.names)                                            0.261    42.069
n8606.in[1] (.names)                                             1.014    43.083
n8606.out[0] (.names)                                            0.261    43.344
n8383.in[0] (.names)                                             1.014    44.358
n8383.out[0] (.names)                                            0.261    44.619
n8513.in[0] (.names)                                             1.014    45.632
n8513.out[0] (.names)                                            0.261    45.893
n8516.in[0] (.names)                                             1.014    46.907
n8516.out[0] (.names)                                            0.261    47.168
n8381.in[0] (.names)                                             1.014    48.182
n8381.out[0] (.names)                                            0.261    48.443
n8517.in[1] (.names)                                             1.014    49.457
n8517.out[0] (.names)                                            0.261    49.718
n8518.in[1] (.names)                                             1.014    50.732
n8518.out[0] (.names)                                            0.261    50.993
n8536.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8536.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 84
Startpoint: n77.inpad[0] (.input clocked by pclk)
Endpoint  : n11224.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n77.inpad[0] (.input)                                            0.000     0.000
n10123.in[0] (.names)                                            1.014     1.014
n10123.out[0] (.names)                                           0.261     1.275
n10278.in[0] (.names)                                            1.014     2.289
n10278.out[0] (.names)                                           0.261     2.550
n10280.in[1] (.names)                                            1.014     3.563
n10280.out[0] (.names)                                           0.261     3.824
n10282.in[1] (.names)                                            1.014     4.838
n10282.out[0] (.names)                                           0.261     5.099
n10283.in[1] (.names)                                            1.014     6.113
n10283.out[0] (.names)                                           0.261     6.374
n10301.in[2] (.names)                                            1.014     7.388
n10301.out[0] (.names)                                           0.261     7.649
n10302.in[1] (.names)                                            1.014     8.663
n10302.out[0] (.names)                                           0.261     8.924
n10289.in[0] (.names)                                            1.014     9.938
n10289.out[0] (.names)                                           0.261    10.199
n10304.in[0] (.names)                                            1.014    11.212
n10304.out[0] (.names)                                           0.261    11.473
n10305.in[0] (.names)                                            1.014    12.487
n10305.out[0] (.names)                                           0.261    12.748
n9984.in[0] (.names)                                             1.014    13.762
n9984.out[0] (.names)                                            0.261    14.023
n10503.in[1] (.names)                                            1.014    15.037
n10503.out[0] (.names)                                           0.261    15.298
n10504.in[0] (.names)                                            1.014    16.312
n10504.out[0] (.names)                                           0.261    16.573
n10519.in[0] (.names)                                            1.014    17.586
n10519.out[0] (.names)                                           0.261    17.847
n10520.in[0] (.names)                                            1.014    18.861
n10520.out[0] (.names)                                           0.261    19.122
n10521.in[0] (.names)                                            1.014    20.136
n10521.out[0] (.names)                                           0.261    20.397
n10497.in[0] (.names)                                            1.014    21.411
n10497.out[0] (.names)                                           0.261    21.672
n9423.in[0] (.names)                                             1.014    22.686
n9423.out[0] (.names)                                            0.261    22.947
n9424.in[1] (.names)                                             1.014    23.961
n9424.out[0] (.names)                                            0.261    24.222
n9425.in[0] (.names)                                             1.014    25.235
n9425.out[0] (.names)                                            0.261    25.496
n9426.in[0] (.names)                                             1.014    26.510
n9426.out[0] (.names)                                            0.261    26.771
n9452.in[3] (.names)                                             1.014    27.785
n9452.out[0] (.names)                                            0.261    28.046
n9442.in[1] (.names)                                             1.014    29.060
n9442.out[0] (.names)                                            0.261    29.321
n9435.in[1] (.names)                                             1.014    30.335
n9435.out[0] (.names)                                            0.261    30.596
n9443.in[0] (.names)                                             1.014    31.609
n9443.out[0] (.names)                                            0.261    31.870
n9478.in[1] (.names)                                             1.014    32.884
n9478.out[0] (.names)                                            0.261    33.145
n11235.in[1] (.names)                                            1.014    34.159
n11235.out[0] (.names)                                           0.261    34.420
n11237.in[1] (.names)                                            1.014    35.434
n11237.out[0] (.names)                                           0.261    35.695
n11239.in[1] (.names)                                            1.014    36.709
n11239.out[0] (.names)                                           0.261    36.970
n11240.in[0] (.names)                                            1.014    37.984
n11240.out[0] (.names)                                           0.261    38.245
n11241.in[1] (.names)                                            1.014    39.258
n11241.out[0] (.names)                                           0.261    39.519
n11242.in[0] (.names)                                            1.014    40.533
n11242.out[0] (.names)                                           0.261    40.794
n11243.in[0] (.names)                                            1.014    41.808
n11243.out[0] (.names)                                           0.261    42.069
n11244.in[0] (.names)                                            1.014    43.083
n11244.out[0] (.names)                                           0.261    43.344
n9243.in[0] (.names)                                             1.014    44.358
n9243.out[0] (.names)                                            0.261    44.619
n11257.in[1] (.names)                                            1.014    45.632
n11257.out[0] (.names)                                           0.261    45.893
n11064.in[1] (.names)                                            1.014    46.907
n11064.out[0] (.names)                                           0.261    47.168
n11258.in[0] (.names)                                            1.014    48.182
n11258.out[0] (.names)                                           0.261    48.443
n9235.in[0] (.names)                                             1.014    49.457
n9235.out[0] (.names)                                            0.261    49.718
n11223.in[0] (.names)                                            1.014    50.732
n11223.out[0] (.names)                                           0.261    50.993
n11224.D[0] (.latch)                                             1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11224.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 85
Startpoint: n201.inpad[0] (.input clocked by pclk)
Endpoint  : n1157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n201.inpad[0] (.input)                                           0.000     0.000
n8418.in[0] (.names)                                             1.014     1.014
n8418.out[0] (.names)                                            0.261     1.275
n763.in[0] (.names)                                              1.014     2.289
n763.out[0] (.names)                                             0.261     2.550
n8409.in[0] (.names)                                             1.014     3.563
n8409.out[0] (.names)                                            0.261     3.824
n8419.in[2] (.names)                                             1.014     4.838
n8419.out[0] (.names)                                            0.261     5.099
n8420.in[0] (.names)                                             1.014     6.113
n8420.out[0] (.names)                                            0.261     6.374
n8430.in[1] (.names)                                             1.014     7.388
n8430.out[0] (.names)                                            0.261     7.649
n8414.in[0] (.names)                                             1.014     8.663
n8414.out[0] (.names)                                            0.261     8.924
n8431.in[0] (.names)                                             1.014     9.938
n8431.out[0] (.names)                                            0.261    10.199
n8432.in[0] (.names)                                             1.014    11.212
n8432.out[0] (.names)                                            0.261    11.473
n8629.in[2] (.names)                                             1.014    12.487
n8629.out[0] (.names)                                            0.261    12.748
n8607.in[3] (.names)                                             1.014    13.762
n8607.out[0] (.names)                                            0.261    14.023
n8881.in[1] (.names)                                             1.014    15.037
n8881.out[0] (.names)                                            0.261    15.298
n8883.in[1] (.names)                                             1.014    16.312
n8883.out[0] (.names)                                            0.261    16.573
n8884.in[1] (.names)                                             1.014    17.586
n8884.out[0] (.names)                                            0.261    17.847
n8886.in[0] (.names)                                             1.014    18.861
n8886.out[0] (.names)                                            0.261    19.122
n8680.in[1] (.names)                                             1.014    20.136
n8680.out[0] (.names)                                            0.261    20.397
n8702.in[3] (.names)                                             1.014    21.411
n8702.out[0] (.names)                                            0.261    21.672
n8703.in[0] (.names)                                             1.014    22.686
n8703.out[0] (.names)                                            0.261    22.947
n8704.in[0] (.names)                                             1.014    23.961
n8704.out[0] (.names)                                            0.261    24.222
n8705.in[0] (.names)                                             1.014    25.235
n8705.out[0] (.names)                                            0.261    25.496
n8707.in[0] (.names)                                             1.014    26.510
n8707.out[0] (.names)                                            0.261    26.771
n8708.in[0] (.names)                                             1.014    27.785
n8708.out[0] (.names)                                            0.261    28.046
n8709.in[1] (.names)                                             1.014    29.060
n8709.out[0] (.names)                                            0.261    29.321
n8632.in[0] (.names)                                             1.014    30.335
n8632.out[0] (.names)                                            0.261    30.596
n8772.in[0] (.names)                                             1.014    31.609
n8772.out[0] (.names)                                            0.261    31.870
n8774.in[0] (.names)                                             1.014    32.884
n8774.out[0] (.names)                                            0.261    33.145
n8780.in[0] (.names)                                             1.014    34.159
n8780.out[0] (.names)                                            0.261    34.420
n8760.in[1] (.names)                                             1.014    35.434
n8760.out[0] (.names)                                            0.261    35.695
n8782.in[0] (.names)                                             1.014    36.709
n8782.out[0] (.names)                                            0.261    36.970
n8982.in[3] (.names)                                             1.014    37.984
n8982.out[0] (.names)                                            0.261    38.245
n8988.in[1] (.names)                                             1.014    39.258
n8988.out[0] (.names)                                            0.261    39.519
n8989.in[1] (.names)                                             1.014    40.533
n8989.out[0] (.names)                                            0.261    40.794
n1195.in[0] (.names)                                             1.014    41.808
n1195.out[0] (.names)                                            0.261    42.069
n8799.in[1] (.names)                                             1.014    43.083
n8799.out[0] (.names)                                            0.261    43.344
n8515.in[0] (.names)                                             1.014    44.358
n8515.out[0] (.names)                                            0.261    44.619
n8758.in[1] (.names)                                             1.014    45.632
n8758.out[0] (.names)                                            0.261    45.893
n8759.in[0] (.names)                                             1.014    46.907
n8759.out[0] (.names)                                            0.261    47.168
n8378.in[1] (.names)                                             1.014    48.182
n8378.out[0] (.names)                                            0.261    48.443
n8762.in[0] (.names)                                             1.014    49.457
n8762.out[0] (.names)                                            0.261    49.718
n1156.in[1] (.names)                                             1.014    50.732
n1156.out[0] (.names)                                            0.261    50.993
n1157.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1157.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 86
Startpoint: n201.inpad[0] (.input clocked by pclk)
Endpoint  : n1097.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n201.inpad[0] (.input)                                           0.000     0.000
n8418.in[0] (.names)                                             1.014     1.014
n8418.out[0] (.names)                                            0.261     1.275
n763.in[0] (.names)                                              1.014     2.289
n763.out[0] (.names)                                             0.261     2.550
n8409.in[0] (.names)                                             1.014     3.563
n8409.out[0] (.names)                                            0.261     3.824
n8419.in[2] (.names)                                             1.014     4.838
n8419.out[0] (.names)                                            0.261     5.099
n8420.in[0] (.names)                                             1.014     6.113
n8420.out[0] (.names)                                            0.261     6.374
n8430.in[1] (.names)                                             1.014     7.388
n8430.out[0] (.names)                                            0.261     7.649
n8414.in[0] (.names)                                             1.014     8.663
n8414.out[0] (.names)                                            0.261     8.924
n8431.in[0] (.names)                                             1.014     9.938
n8431.out[0] (.names)                                            0.261    10.199
n8432.in[0] (.names)                                             1.014    11.212
n8432.out[0] (.names)                                            0.261    11.473
n8629.in[2] (.names)                                             1.014    12.487
n8629.out[0] (.names)                                            0.261    12.748
n8607.in[3] (.names)                                             1.014    13.762
n8607.out[0] (.names)                                            0.261    14.023
n8881.in[1] (.names)                                             1.014    15.037
n8881.out[0] (.names)                                            0.261    15.298
n8883.in[1] (.names)                                             1.014    16.312
n8883.out[0] (.names)                                            0.261    16.573
n8884.in[1] (.names)                                             1.014    17.586
n8884.out[0] (.names)                                            0.261    17.847
n8886.in[0] (.names)                                             1.014    18.861
n8886.out[0] (.names)                                            0.261    19.122
n8680.in[1] (.names)                                             1.014    20.136
n8680.out[0] (.names)                                            0.261    20.397
n8702.in[3] (.names)                                             1.014    21.411
n8702.out[0] (.names)                                            0.261    21.672
n8703.in[0] (.names)                                             1.014    22.686
n8703.out[0] (.names)                                            0.261    22.947
n8704.in[0] (.names)                                             1.014    23.961
n8704.out[0] (.names)                                            0.261    24.222
n8705.in[0] (.names)                                             1.014    25.235
n8705.out[0] (.names)                                            0.261    25.496
n8707.in[0] (.names)                                             1.014    26.510
n8707.out[0] (.names)                                            0.261    26.771
n8708.in[0] (.names)                                             1.014    27.785
n8708.out[0] (.names)                                            0.261    28.046
n8709.in[1] (.names)                                             1.014    29.060
n8709.out[0] (.names)                                            0.261    29.321
n8632.in[0] (.names)                                             1.014    30.335
n8632.out[0] (.names)                                            0.261    30.596
n8772.in[0] (.names)                                             1.014    31.609
n8772.out[0] (.names)                                            0.261    31.870
n8774.in[0] (.names)                                             1.014    32.884
n8774.out[0] (.names)                                            0.261    33.145
n8780.in[0] (.names)                                             1.014    34.159
n8780.out[0] (.names)                                            0.261    34.420
n8760.in[1] (.names)                                             1.014    35.434
n8760.out[0] (.names)                                            0.261    35.695
n8782.in[0] (.names)                                             1.014    36.709
n8782.out[0] (.names)                                            0.261    36.970
n8982.in[3] (.names)                                             1.014    37.984
n8982.out[0] (.names)                                            0.261    38.245
n8988.in[1] (.names)                                             1.014    39.258
n8988.out[0] (.names)                                            0.261    39.519
n8989.in[1] (.names)                                             1.014    40.533
n8989.out[0] (.names)                                            0.261    40.794
n1195.in[0] (.names)                                             1.014    41.808
n1195.out[0] (.names)                                            0.261    42.069
n8799.in[1] (.names)                                             1.014    43.083
n8799.out[0] (.names)                                            0.261    43.344
n8515.in[0] (.names)                                             1.014    44.358
n8515.out[0] (.names)                                            0.261    44.619
n8758.in[1] (.names)                                             1.014    45.632
n8758.out[0] (.names)                                            0.261    45.893
n8759.in[0] (.names)                                             1.014    46.907
n8759.out[0] (.names)                                            0.261    47.168
n8378.in[1] (.names)                                             1.014    48.182
n8378.out[0] (.names)                                            0.261    48.443
n8762.in[0] (.names)                                             1.014    49.457
n8762.out[0] (.names)                                            0.261    49.718
n1096.in[1] (.names)                                             1.014    50.732
n1096.out[0] (.names)                                            0.261    50.993
n1097.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1097.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 87
Startpoint: n687.inpad[0] (.input clocked by pclk)
Endpoint  : n9761.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n687.inpad[0] (.input)                                           0.000     0.000
n10413.in[0] (.names)                                            1.014     1.014
n10413.out[0] (.names)                                           0.261     1.275
n10411.in[1] (.names)                                            1.014     2.289
n10411.out[0] (.names)                                           0.261     2.550
n10442.in[3] (.names)                                            1.014     3.563
n10442.out[0] (.names)                                           0.261     3.824
n10440.in[0] (.names)                                            1.014     4.838
n10440.out[0] (.names)                                           0.261     5.099
n10441.in[0] (.names)                                            1.014     6.113
n10441.out[0] (.names)                                           0.261     6.374
n10444.in[1] (.names)                                            1.014     7.388
n10444.out[0] (.names)                                           0.261     7.649
n10445.in[0] (.names)                                            1.014     8.663
n10445.out[0] (.names)                                           0.261     8.924
n10447.in[1] (.names)                                            1.014     9.938
n10447.out[0] (.names)                                           0.261    10.199
n2504.in[0] (.names)                                             1.014    11.212
n2504.out[0] (.names)                                            0.261    11.473
n7305.in[1] (.names)                                             1.014    12.487
n7305.out[0] (.names)                                            0.261    12.748
n9819.in[1] (.names)                                             1.014    13.762
n9819.out[0] (.names)                                            0.261    14.023
n9821.in[0] (.names)                                             1.014    15.037
n9821.out[0] (.names)                                            0.261    15.298
n9376.in[1] (.names)                                             1.014    16.312
n9376.out[0] (.names)                                            0.261    16.573
n9885.in[1] (.names)                                             1.014    17.586
n9885.out[0] (.names)                                            0.261    17.847
n9890.in[0] (.names)                                             1.014    18.861
n9890.out[0] (.names)                                            0.261    19.122
n9897.in[1] (.names)                                             1.014    20.136
n9897.out[0] (.names)                                            0.261    20.397
n9892.in[0] (.names)                                             1.014    21.411
n9892.out[0] (.names)                                            0.261    21.672
n9895.in[0] (.names)                                             1.014    22.686
n9895.out[0] (.names)                                            0.261    22.947
n9894.in[0] (.names)                                             1.014    23.961
n9894.out[0] (.names)                                            0.261    24.222
n9896.in[0] (.names)                                             1.014    25.235
n9896.out[0] (.names)                                            0.261    25.496
n9899.in[1] (.names)                                             1.014    26.510
n9899.out[0] (.names)                                            0.261    26.771
n9602.in[0] (.names)                                             1.014    27.785
n9602.out[0] (.names)                                            0.261    28.046
n9884.in[2] (.names)                                             1.014    29.060
n9884.out[0] (.names)                                            0.261    29.321
n9877.in[2] (.names)                                             1.014    30.335
n9877.out[0] (.names)                                            0.261    30.596
n9880.in[0] (.names)                                             1.014    31.609
n9880.out[0] (.names)                                            0.261    31.870
n9902.in[3] (.names)                                             1.014    32.884
n9902.out[0] (.names)                                            0.261    33.145
n9903.in[0] (.names)                                             1.014    34.159
n9903.out[0] (.names)                                            0.261    34.420
n9904.in[0] (.names)                                             1.014    35.434
n9904.out[0] (.names)                                            0.261    35.695
n9905.in[0] (.names)                                             1.014    36.709
n9905.out[0] (.names)                                            0.261    36.970
n9918.in[1] (.names)                                             1.014    37.984
n9918.out[0] (.names)                                            0.261    38.245
n9548.in[2] (.names)                                             1.014    39.258
n9548.out[0] (.names)                                            0.261    39.519
n9911.in[0] (.names)                                             1.014    40.533
n9911.out[0] (.names)                                            0.261    40.794
n9912.in[1] (.names)                                             1.014    41.808
n9912.out[0] (.names)                                            0.261    42.069
n9913.in[2] (.names)                                             1.014    43.083
n9913.out[0] (.names)                                            0.261    43.344
n9915.in[1] (.names)                                             1.014    44.358
n9915.out[0] (.names)                                            0.261    44.619
n9916.in[0] (.names)                                             1.014    45.632
n9916.out[0] (.names)                                            0.261    45.893
n9868.in[0] (.names)                                             1.014    46.907
n9868.out[0] (.names)                                            0.261    47.168
n9908.in[1] (.names)                                             1.014    48.182
n9908.out[0] (.names)                                            0.261    48.443
n9909.in[0] (.names)                                             1.014    49.457
n9909.out[0] (.names)                                            0.261    49.718
n9272.in[0] (.names)                                             1.014    50.732
n9272.out[0] (.names)                                            0.261    50.993
n9761.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9761.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 88
Startpoint: n687.inpad[0] (.input clocked by pclk)
Endpoint  : n9273.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n687.inpad[0] (.input)                                           0.000     0.000
n10413.in[0] (.names)                                            1.014     1.014
n10413.out[0] (.names)                                           0.261     1.275
n10411.in[1] (.names)                                            1.014     2.289
n10411.out[0] (.names)                                           0.261     2.550
n10442.in[3] (.names)                                            1.014     3.563
n10442.out[0] (.names)                                           0.261     3.824
n10440.in[0] (.names)                                            1.014     4.838
n10440.out[0] (.names)                                           0.261     5.099
n10441.in[0] (.names)                                            1.014     6.113
n10441.out[0] (.names)                                           0.261     6.374
n10444.in[1] (.names)                                            1.014     7.388
n10444.out[0] (.names)                                           0.261     7.649
n10445.in[0] (.names)                                            1.014     8.663
n10445.out[0] (.names)                                           0.261     8.924
n10447.in[1] (.names)                                            1.014     9.938
n10447.out[0] (.names)                                           0.261    10.199
n2504.in[0] (.names)                                             1.014    11.212
n2504.out[0] (.names)                                            0.261    11.473
n7305.in[1] (.names)                                             1.014    12.487
n7305.out[0] (.names)                                            0.261    12.748
n9819.in[1] (.names)                                             1.014    13.762
n9819.out[0] (.names)                                            0.261    14.023
n9821.in[0] (.names)                                             1.014    15.037
n9821.out[0] (.names)                                            0.261    15.298
n9376.in[1] (.names)                                             1.014    16.312
n9376.out[0] (.names)                                            0.261    16.573
n9885.in[1] (.names)                                             1.014    17.586
n9885.out[0] (.names)                                            0.261    17.847
n9890.in[0] (.names)                                             1.014    18.861
n9890.out[0] (.names)                                            0.261    19.122
n9897.in[1] (.names)                                             1.014    20.136
n9897.out[0] (.names)                                            0.261    20.397
n9892.in[0] (.names)                                             1.014    21.411
n9892.out[0] (.names)                                            0.261    21.672
n9895.in[0] (.names)                                             1.014    22.686
n9895.out[0] (.names)                                            0.261    22.947
n9894.in[0] (.names)                                             1.014    23.961
n9894.out[0] (.names)                                            0.261    24.222
n9896.in[0] (.names)                                             1.014    25.235
n9896.out[0] (.names)                                            0.261    25.496
n9899.in[1] (.names)                                             1.014    26.510
n9899.out[0] (.names)                                            0.261    26.771
n9602.in[0] (.names)                                             1.014    27.785
n9602.out[0] (.names)                                            0.261    28.046
n9884.in[2] (.names)                                             1.014    29.060
n9884.out[0] (.names)                                            0.261    29.321
n9877.in[2] (.names)                                             1.014    30.335
n9877.out[0] (.names)                                            0.261    30.596
n9880.in[0] (.names)                                             1.014    31.609
n9880.out[0] (.names)                                            0.261    31.870
n9902.in[3] (.names)                                             1.014    32.884
n9902.out[0] (.names)                                            0.261    33.145
n9903.in[0] (.names)                                             1.014    34.159
n9903.out[0] (.names)                                            0.261    34.420
n9904.in[0] (.names)                                             1.014    35.434
n9904.out[0] (.names)                                            0.261    35.695
n9905.in[0] (.names)                                             1.014    36.709
n9905.out[0] (.names)                                            0.261    36.970
n9918.in[1] (.names)                                             1.014    37.984
n9918.out[0] (.names)                                            0.261    38.245
n9548.in[2] (.names)                                             1.014    39.258
n9548.out[0] (.names)                                            0.261    39.519
n9911.in[0] (.names)                                             1.014    40.533
n9911.out[0] (.names)                                            0.261    40.794
n9912.in[1] (.names)                                             1.014    41.808
n9912.out[0] (.names)                                            0.261    42.069
n9913.in[2] (.names)                                             1.014    43.083
n9913.out[0] (.names)                                            0.261    43.344
n9915.in[1] (.names)                                             1.014    44.358
n9915.out[0] (.names)                                            0.261    44.619
n9916.in[0] (.names)                                             1.014    45.632
n9916.out[0] (.names)                                            0.261    45.893
n9868.in[0] (.names)                                             1.014    46.907
n9868.out[0] (.names)                                            0.261    47.168
n9908.in[1] (.names)                                             1.014    48.182
n9908.out[0] (.names)                                            0.261    48.443
n9909.in[0] (.names)                                             1.014    49.457
n9909.out[0] (.names)                                            0.261    49.718
n9272.in[0] (.names)                                             1.014    50.732
n9272.out[0] (.names)                                            0.261    50.993
n9273.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9273.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 89
Startpoint: n687.inpad[0] (.input clocked by pclk)
Endpoint  : n9562.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n687.inpad[0] (.input)                                           0.000     0.000
n10413.in[0] (.names)                                            1.014     1.014
n10413.out[0] (.names)                                           0.261     1.275
n10411.in[1] (.names)                                            1.014     2.289
n10411.out[0] (.names)                                           0.261     2.550
n10442.in[3] (.names)                                            1.014     3.563
n10442.out[0] (.names)                                           0.261     3.824
n10440.in[0] (.names)                                            1.014     4.838
n10440.out[0] (.names)                                           0.261     5.099
n10441.in[0] (.names)                                            1.014     6.113
n10441.out[0] (.names)                                           0.261     6.374
n10444.in[1] (.names)                                            1.014     7.388
n10444.out[0] (.names)                                           0.261     7.649
n10445.in[0] (.names)                                            1.014     8.663
n10445.out[0] (.names)                                           0.261     8.924
n10447.in[1] (.names)                                            1.014     9.938
n10447.out[0] (.names)                                           0.261    10.199
n2504.in[0] (.names)                                             1.014    11.212
n2504.out[0] (.names)                                            0.261    11.473
n7305.in[1] (.names)                                             1.014    12.487
n7305.out[0] (.names)                                            0.261    12.748
n9819.in[1] (.names)                                             1.014    13.762
n9819.out[0] (.names)                                            0.261    14.023
n9821.in[0] (.names)                                             1.014    15.037
n9821.out[0] (.names)                                            0.261    15.298
n9376.in[1] (.names)                                             1.014    16.312
n9376.out[0] (.names)                                            0.261    16.573
n9885.in[1] (.names)                                             1.014    17.586
n9885.out[0] (.names)                                            0.261    17.847
n9890.in[0] (.names)                                             1.014    18.861
n9890.out[0] (.names)                                            0.261    19.122
n9897.in[1] (.names)                                             1.014    20.136
n9897.out[0] (.names)                                            0.261    20.397
n9892.in[0] (.names)                                             1.014    21.411
n9892.out[0] (.names)                                            0.261    21.672
n9895.in[0] (.names)                                             1.014    22.686
n9895.out[0] (.names)                                            0.261    22.947
n9894.in[0] (.names)                                             1.014    23.961
n9894.out[0] (.names)                                            0.261    24.222
n9896.in[0] (.names)                                             1.014    25.235
n9896.out[0] (.names)                                            0.261    25.496
n9899.in[1] (.names)                                             1.014    26.510
n9899.out[0] (.names)                                            0.261    26.771
n9602.in[0] (.names)                                             1.014    27.785
n9602.out[0] (.names)                                            0.261    28.046
n9884.in[2] (.names)                                             1.014    29.060
n9884.out[0] (.names)                                            0.261    29.321
n9877.in[2] (.names)                                             1.014    30.335
n9877.out[0] (.names)                                            0.261    30.596
n9880.in[0] (.names)                                             1.014    31.609
n9880.out[0] (.names)                                            0.261    31.870
n9902.in[3] (.names)                                             1.014    32.884
n9902.out[0] (.names)                                            0.261    33.145
n9903.in[0] (.names)                                             1.014    34.159
n9903.out[0] (.names)                                            0.261    34.420
n9904.in[0] (.names)                                             1.014    35.434
n9904.out[0] (.names)                                            0.261    35.695
n9905.in[0] (.names)                                             1.014    36.709
n9905.out[0] (.names)                                            0.261    36.970
n9918.in[1] (.names)                                             1.014    37.984
n9918.out[0] (.names)                                            0.261    38.245
n9548.in[2] (.names)                                             1.014    39.258
n9548.out[0] (.names)                                            0.261    39.519
n9911.in[0] (.names)                                             1.014    40.533
n9911.out[0] (.names)                                            0.261    40.794
n9912.in[1] (.names)                                             1.014    41.808
n9912.out[0] (.names)                                            0.261    42.069
n9913.in[2] (.names)                                             1.014    43.083
n9913.out[0] (.names)                                            0.261    43.344
n9915.in[1] (.names)                                             1.014    44.358
n9915.out[0] (.names)                                            0.261    44.619
n9916.in[0] (.names)                                             1.014    45.632
n9916.out[0] (.names)                                            0.261    45.893
n9868.in[0] (.names)                                             1.014    46.907
n9868.out[0] (.names)                                            0.261    47.168
n9908.in[1] (.names)                                             1.014    48.182
n9908.out[0] (.names)                                            0.261    48.443
n9909.in[0] (.names)                                             1.014    49.457
n9909.out[0] (.names)                                            0.261    49.718
n9496.in[1] (.names)                                             1.014    50.732
n9496.out[0] (.names)                                            0.261    50.993
n9562.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9562.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 90
Startpoint: n687.inpad[0] (.input clocked by pclk)
Endpoint  : n9310.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n687.inpad[0] (.input)                                           0.000     0.000
n10413.in[0] (.names)                                            1.014     1.014
n10413.out[0] (.names)                                           0.261     1.275
n10411.in[1] (.names)                                            1.014     2.289
n10411.out[0] (.names)                                           0.261     2.550
n10442.in[3] (.names)                                            1.014     3.563
n10442.out[0] (.names)                                           0.261     3.824
n10440.in[0] (.names)                                            1.014     4.838
n10440.out[0] (.names)                                           0.261     5.099
n10441.in[0] (.names)                                            1.014     6.113
n10441.out[0] (.names)                                           0.261     6.374
n10444.in[1] (.names)                                            1.014     7.388
n10444.out[0] (.names)                                           0.261     7.649
n10445.in[0] (.names)                                            1.014     8.663
n10445.out[0] (.names)                                           0.261     8.924
n10447.in[1] (.names)                                            1.014     9.938
n10447.out[0] (.names)                                           0.261    10.199
n2504.in[0] (.names)                                             1.014    11.212
n2504.out[0] (.names)                                            0.261    11.473
n7305.in[1] (.names)                                             1.014    12.487
n7305.out[0] (.names)                                            0.261    12.748
n9819.in[1] (.names)                                             1.014    13.762
n9819.out[0] (.names)                                            0.261    14.023
n9821.in[0] (.names)                                             1.014    15.037
n9821.out[0] (.names)                                            0.261    15.298
n9376.in[1] (.names)                                             1.014    16.312
n9376.out[0] (.names)                                            0.261    16.573
n9885.in[1] (.names)                                             1.014    17.586
n9885.out[0] (.names)                                            0.261    17.847
n9890.in[0] (.names)                                             1.014    18.861
n9890.out[0] (.names)                                            0.261    19.122
n9897.in[1] (.names)                                             1.014    20.136
n9897.out[0] (.names)                                            0.261    20.397
n9892.in[0] (.names)                                             1.014    21.411
n9892.out[0] (.names)                                            0.261    21.672
n9895.in[0] (.names)                                             1.014    22.686
n9895.out[0] (.names)                                            0.261    22.947
n9894.in[0] (.names)                                             1.014    23.961
n9894.out[0] (.names)                                            0.261    24.222
n9896.in[0] (.names)                                             1.014    25.235
n9896.out[0] (.names)                                            0.261    25.496
n9899.in[1] (.names)                                             1.014    26.510
n9899.out[0] (.names)                                            0.261    26.771
n9602.in[0] (.names)                                             1.014    27.785
n9602.out[0] (.names)                                            0.261    28.046
n9884.in[2] (.names)                                             1.014    29.060
n9884.out[0] (.names)                                            0.261    29.321
n9877.in[2] (.names)                                             1.014    30.335
n9877.out[0] (.names)                                            0.261    30.596
n9880.in[0] (.names)                                             1.014    31.609
n9880.out[0] (.names)                                            0.261    31.870
n9902.in[3] (.names)                                             1.014    32.884
n9902.out[0] (.names)                                            0.261    33.145
n9903.in[0] (.names)                                             1.014    34.159
n9903.out[0] (.names)                                            0.261    34.420
n9904.in[0] (.names)                                             1.014    35.434
n9904.out[0] (.names)                                            0.261    35.695
n9905.in[0] (.names)                                             1.014    36.709
n9905.out[0] (.names)                                            0.261    36.970
n9918.in[1] (.names)                                             1.014    37.984
n9918.out[0] (.names)                                            0.261    38.245
n9548.in[2] (.names)                                             1.014    39.258
n9548.out[0] (.names)                                            0.261    39.519
n9911.in[0] (.names)                                             1.014    40.533
n9911.out[0] (.names)                                            0.261    40.794
n9912.in[1] (.names)                                             1.014    41.808
n9912.out[0] (.names)                                            0.261    42.069
n9913.in[2] (.names)                                             1.014    43.083
n9913.out[0] (.names)                                            0.261    43.344
n9915.in[1] (.names)                                             1.014    44.358
n9915.out[0] (.names)                                            0.261    44.619
n9916.in[0] (.names)                                             1.014    45.632
n9916.out[0] (.names)                                            0.261    45.893
n9868.in[0] (.names)                                             1.014    46.907
n9868.out[0] (.names)                                            0.261    47.168
n9908.in[1] (.names)                                             1.014    48.182
n9908.out[0] (.names)                                            0.261    48.443
n9909.in[0] (.names)                                             1.014    49.457
n9909.out[0] (.names)                                            0.261    49.718
n9496.in[1] (.names)                                             1.014    50.732
n9496.out[0] (.names)                                            0.261    50.993
n9310.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9310.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 91
Startpoint: n1934.Q[0] (.latch clocked by pclk)
Endpoint  : n4791.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1934.clk[0] (.latch)                                            1.014     1.014
n1934.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5054.in[0] (.names)                                             1.014     2.070
n5054.out[0] (.names)                                            0.261     2.331
n5029.in[2] (.names)                                             1.014     3.344
n5029.out[0] (.names)                                            0.261     3.605
n5056.in[2] (.names)                                             1.014     4.619
n5056.out[0] (.names)                                            0.261     4.880
n5057.in[0] (.names)                                             1.014     5.894
n5057.out[0] (.names)                                            0.261     6.155
n5108.in[3] (.names)                                             1.014     7.169
n5108.out[0] (.names)                                            0.261     7.430
n5112.in[0] (.names)                                             1.014     8.444
n5112.out[0] (.names)                                            0.261     8.705
n5059.in[1] (.names)                                             1.014     9.719
n5059.out[0] (.names)                                            0.261     9.980
n5060.in[1] (.names)                                             1.014    10.993
n5060.out[0] (.names)                                            0.261    11.254
n5097.in[2] (.names)                                             1.014    12.268
n5097.out[0] (.names)                                            0.261    12.529
n4991.in[1] (.names)                                             1.014    13.543
n4991.out[0] (.names)                                            0.261    13.804
n5105.in[0] (.names)                                             1.014    14.818
n5105.out[0] (.names)                                            0.261    15.079
n5103.in[1] (.names)                                             1.014    16.093
n5103.out[0] (.names)                                            0.261    16.354
n5104.in[0] (.names)                                             1.014    17.367
n5104.out[0] (.names)                                            0.261    17.628
n5106.in[0] (.names)                                             1.014    18.642
n5106.out[0] (.names)                                            0.261    18.903
n5048.in[1] (.names)                                             1.014    19.917
n5048.out[0] (.names)                                            0.261    20.178
n5064.in[0] (.names)                                             1.014    21.192
n5064.out[0] (.names)                                            0.261    21.453
n5065.in[3] (.names)                                             1.014    22.467
n5065.out[0] (.names)                                            0.261    22.728
n4272.in[3] (.names)                                             1.014    23.742
n4272.out[0] (.names)                                            0.261    24.003
n4221.in[0] (.names)                                             1.014    25.016
n4221.out[0] (.names)                                            0.261    25.277
n5067.in[1] (.names)                                             1.014    26.291
n5067.out[0] (.names)                                            0.261    26.552
n5068.in[0] (.names)                                             1.014    27.566
n5068.out[0] (.names)                                            0.261    27.827
n5073.in[1] (.names)                                             1.014    28.841
n5073.out[0] (.names)                                            0.261    29.102
n5074.in[1] (.names)                                             1.014    30.116
n5074.out[0] (.names)                                            0.261    30.377
n5075.in[1] (.names)                                             1.014    31.390
n5075.out[0] (.names)                                            0.261    31.651
n4994.in[0] (.names)                                             1.014    32.665
n4994.out[0] (.names)                                            0.261    32.926
n4995.in[0] (.names)                                             1.014    33.940
n4995.out[0] (.names)                                            0.261    34.201
n5006.in[2] (.names)                                             1.014    35.215
n5006.out[0] (.names)                                            0.261    35.476
n5008.in[1] (.names)                                             1.014    36.490
n5008.out[0] (.names)                                            0.261    36.751
n5041.in[2] (.names)                                             1.014    37.765
n5041.out[0] (.names)                                            0.261    38.026
n5042.in[1] (.names)                                             1.014    39.039
n5042.out[0] (.names)                                            0.261    39.300
n1229.in[1] (.names)                                             1.014    40.314
n1229.out[0] (.names)                                            0.261    40.575
n1090.in[0] (.names)                                             1.014    41.589
n1090.out[0] (.names)                                            0.261    41.850
n4806.in[0] (.names)                                             1.014    42.864
n4806.out[0] (.names)                                            0.261    43.125
n4807.in[0] (.names)                                             1.014    44.139
n4807.out[0] (.names)                                            0.261    44.400
n4811.in[1] (.names)                                             1.014    45.413
n4811.out[0] (.names)                                            0.261    45.674
n4301.in[2] (.names)                                             1.014    46.688
n4301.out[0] (.names)                                            0.261    46.949
n4813.in[1] (.names)                                             1.014    47.963
n4813.out[0] (.names)                                            0.261    48.224
n4307.in[0] (.names)                                             1.014    49.238
n4307.out[0] (.names)                                            0.261    49.499
n4790.in[0] (.names)                                             1.014    50.513
n4790.out[0] (.names)                                            0.261    50.774
n4791.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4791.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 92
Startpoint: n2000.Q[0] (.latch clocked by pclk)
Endpoint  : n5807.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2000.clk[0] (.latch)                                            1.014     1.014
n2000.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6152.in[0] (.names)                                             1.014     2.070
n6152.out[0] (.names)                                            0.261     2.331
n6213.in[0] (.names)                                             1.014     3.344
n6213.out[0] (.names)                                            0.261     3.605
n6214.in[0] (.names)                                             1.014     4.619
n6214.out[0] (.names)                                            0.261     4.880
n6169.in[2] (.names)                                             1.014     5.894
n6169.out[0] (.names)                                            0.261     6.155
n6170.in[3] (.names)                                             1.014     7.169
n6170.out[0] (.names)                                            0.261     7.430
n6173.in[0] (.names)                                             1.014     8.444
n6173.out[0] (.names)                                            0.261     8.705
n5789.in[0] (.names)                                             1.014     9.719
n5789.out[0] (.names)                                            0.261     9.980
n6562.in[0] (.names)                                             1.014    10.993
n6562.out[0] (.names)                                            0.261    11.254
n6513.in[1] (.names)                                             1.014    12.268
n6513.out[0] (.names)                                            0.261    12.529
n6514.in[2] (.names)                                             1.014    13.543
n6514.out[0] (.names)                                            0.261    13.804
n6523.in[2] (.names)                                             1.014    14.818
n6523.out[0] (.names)                                            0.261    15.079
n6525.in[1] (.names)                                             1.014    16.093
n6525.out[0] (.names)                                            0.261    16.354
n6203.in[0] (.names)                                             1.014    17.367
n6203.out[0] (.names)                                            0.261    17.628
n6205.in[0] (.names)                                             1.014    18.642
n6205.out[0] (.names)                                            0.261    18.903
n6207.in[2] (.names)                                             1.014    19.917
n6207.out[0] (.names)                                            0.261    20.178
n6210.in[1] (.names)                                             1.014    21.192
n6210.out[0] (.names)                                            0.261    21.453
n6195.in[0] (.names)                                             1.014    22.467
n6195.out[0] (.names)                                            0.261    22.728
n6199.in[0] (.names)                                             1.014    23.742
n6199.out[0] (.names)                                            0.261    24.003
n6211.in[1] (.names)                                             1.014    25.016
n6211.out[0] (.names)                                            0.261    25.277
n5898.in[1] (.names)                                             1.014    26.291
n5898.out[0] (.names)                                            0.261    26.552
n6074.in[1] (.names)                                             1.014    27.566
n6074.out[0] (.names)                                            0.261    27.827
n1165.in[2] (.names)                                             1.014    28.841
n1165.out[0] (.names)                                            0.261    29.102
n6222.in[1] (.names)                                             1.014    30.116
n6222.out[0] (.names)                                            0.261    30.377
n6224.in[0] (.names)                                             1.014    31.390
n6224.out[0] (.names)                                            0.261    31.651
n6176.in[1] (.names)                                             1.014    32.665
n6176.out[0] (.names)                                            0.261    32.926
n5808.in[0] (.names)                                             1.014    33.940
n5808.out[0] (.names)                                            0.261    34.201
n6226.in[0] (.names)                                             1.014    35.215
n6226.out[0] (.names)                                            0.261    35.476
n5923.in[0] (.names)                                             1.014    36.490
n5923.out[0] (.names)                                            0.261    36.751
n5924.in[2] (.names)                                             1.014    37.765
n5924.out[0] (.names)                                            0.261    38.026
n5928.in[0] (.names)                                             1.014    39.039
n5928.out[0] (.names)                                            0.261    39.300
n5930.in[2] (.names)                                             1.014    40.314
n5930.out[0] (.names)                                            0.261    40.575
n5933.in[0] (.names)                                             1.014    41.589
n5933.out[0] (.names)                                            0.261    41.850
n5936.in[0] (.names)                                             1.014    42.864
n5936.out[0] (.names)                                            0.261    43.125
n5942.in[0] (.names)                                             1.014    44.139
n5942.out[0] (.names)                                            0.261    44.400
n5949.in[2] (.names)                                             1.014    45.413
n5949.out[0] (.names)                                            0.261    45.674
n1197.in[0] (.names)                                             1.014    46.688
n1197.out[0] (.names)                                            0.261    46.949
n5952.in[0] (.names)                                             1.014    47.963
n5952.out[0] (.names)                                            0.261    48.224
n5953.in[0] (.names)                                             1.014    49.238
n5953.out[0] (.names)                                            0.261    49.499
n5806.in[0] (.names)                                             1.014    50.513
n5806.out[0] (.names)                                            0.261    50.774
n5807.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5807.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 93
Startpoint: n7433.Q[0] (.latch clocked by pclk)
Endpoint  : n5682.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7433.clk[0] (.latch)                                            1.014     1.014
n7433.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7334.in[0] (.names)                                             1.014     2.070
n7334.out[0] (.names)                                            0.261     2.331
n7335.in[1] (.names)                                             1.014     3.344
n7335.out[0] (.names)                                            0.261     3.605
n7322.in[0] (.names)                                             1.014     4.619
n7322.out[0] (.names)                                            0.261     4.880
n7323.in[0] (.names)                                             1.014     5.894
n7323.out[0] (.names)                                            0.261     6.155
n7324.in[2] (.names)                                             1.014     7.169
n7324.out[0] (.names)                                            0.261     7.430
n3660.in[0] (.names)                                             1.014     8.444
n3660.out[0] (.names)                                            0.261     8.705
n5696.in[1] (.names)                                             1.014     9.719
n5696.out[0] (.names)                                            0.261     9.980
n5697.in[1] (.names)                                             1.014    10.993
n5697.out[0] (.names)                                            0.261    11.254
n5699.in[1] (.names)                                             1.014    12.268
n5699.out[0] (.names)                                            0.261    12.529
n5702.in[2] (.names)                                             1.014    13.543
n5702.out[0] (.names)                                            0.261    13.804
n5706.in[1] (.names)                                             1.014    14.818
n5706.out[0] (.names)                                            0.261    15.079
n5615.in[0] (.names)                                             1.014    16.093
n5615.out[0] (.names)                                            0.261    16.354
n5616.in[1] (.names)                                             1.014    17.367
n5616.out[0] (.names)                                            0.261    17.628
n5617.in[1] (.names)                                             1.014    18.642
n5617.out[0] (.names)                                            0.261    18.903
n5618.in[0] (.names)                                             1.014    19.917
n5618.out[0] (.names)                                            0.261    20.178
n5619.in[0] (.names)                                             1.014    21.192
n5619.out[0] (.names)                                            0.261    21.453
n5620.in[0] (.names)                                             1.014    22.467
n5620.out[0] (.names)                                            0.261    22.728
n5640.in[1] (.names)                                             1.014    23.742
n5640.out[0] (.names)                                            0.261    24.003
n5641.in[1] (.names)                                             1.014    25.016
n5641.out[0] (.names)                                            0.261    25.277
n5642.in[3] (.names)                                             1.014    26.291
n5642.out[0] (.names)                                            0.261    26.552
n5643.in[0] (.names)                                             1.014    27.566
n5643.out[0] (.names)                                            0.261    27.827
n5647.in[1] (.names)                                             1.014    28.841
n5647.out[0] (.names)                                            0.261    29.102
n3636.in[0] (.names)                                             1.014    30.116
n3636.out[0] (.names)                                            0.261    30.377
n5649.in[0] (.names)                                             1.014    31.390
n5649.out[0] (.names)                                            0.261    31.651
n5650.in[0] (.names)                                             1.014    32.665
n5650.out[0] (.names)                                            0.261    32.926
n5651.in[0] (.names)                                             1.014    33.940
n5651.out[0] (.names)                                            0.261    34.201
n5653.in[0] (.names)                                             1.014    35.215
n5653.out[0] (.names)                                            0.261    35.476
n5658.in[0] (.names)                                             1.014    36.490
n5658.out[0] (.names)                                            0.261    36.751
n5659.in[1] (.names)                                             1.014    37.765
n5659.out[0] (.names)                                            0.261    38.026
n5672.in[1] (.names)                                             1.014    39.039
n5672.out[0] (.names)                                            0.261    39.300
n5676.in[0] (.names)                                             1.014    40.314
n5676.out[0] (.names)                                            0.261    40.575
n5599.in[1] (.names)                                             1.014    41.589
n5599.out[0] (.names)                                            0.261    41.850
n5603.in[0] (.names)                                             1.014    42.864
n5603.out[0] (.names)                                            0.261    43.125
n5677.in[1] (.names)                                             1.014    44.139
n5677.out[0] (.names)                                            0.261    44.400
n5689.in[0] (.names)                                             1.014    45.413
n5689.out[0] (.names)                                            0.261    45.674
n5690.in[1] (.names)                                             1.014    46.688
n5690.out[0] (.names)                                            0.261    46.949
n5606.in[0] (.names)                                             1.014    47.963
n5606.out[0] (.names)                                            0.261    48.224
n5691.in[0] (.names)                                             1.014    49.238
n5691.out[0] (.names)                                            0.261    49.499
n5692.in[3] (.names)                                             1.014    50.513
n5692.out[0] (.names)                                            0.261    50.774
n5682.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5682.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 94
Startpoint: n7108.Q[0] (.latch clocked by pclk)
Endpoint  : n1022.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7108.clk[0] (.latch)                                            1.014     1.014
n7108.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6891.in[1] (.names)                                             1.014     2.070
n6891.out[0] (.names)                                            0.261     2.331
n7089.in[0] (.names)                                             1.014     3.344
n7089.out[0] (.names)                                            0.261     3.605
n7109.in[0] (.names)                                             1.014     4.619
n7109.out[0] (.names)                                            0.261     4.880
n7110.in[0] (.names)                                             1.014     5.894
n7110.out[0] (.names)                                            0.261     6.155
n6780.in[2] (.names)                                             1.014     7.169
n6780.out[0] (.names)                                            0.261     7.430
n6740.in[1] (.names)                                             1.014     8.444
n6740.out[0] (.names)                                            0.261     8.705
n6741.in[2] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6745.in[2] (.names)                                             1.014    10.993
n6745.out[0] (.names)                                            0.261    11.254
n6746.in[0] (.names)                                             1.014    12.268
n6746.out[0] (.names)                                            0.261    12.529
n6729.in[0] (.names)                                             1.014    13.543
n6729.out[0] (.names)                                            0.261    13.804
n6731.in[0] (.names)                                             1.014    14.818
n6731.out[0] (.names)                                            0.261    15.079
n6733.in[1] (.names)                                             1.014    16.093
n6733.out[0] (.names)                                            0.261    16.354
n6735.in[0] (.names)                                             1.014    17.367
n6735.out[0] (.names)                                            0.261    17.628
n6736.in[0] (.names)                                             1.014    18.642
n6736.out[0] (.names)                                            0.261    18.903
n6909.in[1] (.names)                                             1.014    19.917
n6909.out[0] (.names)                                            0.261    20.178
n6910.in[0] (.names)                                             1.014    21.192
n6910.out[0] (.names)                                            0.261    21.453
n6931.in[2] (.names)                                             1.014    22.467
n6931.out[0] (.names)                                            0.261    22.728
n6934.in[2] (.names)                                             1.014    23.742
n6934.out[0] (.names)                                            0.261    24.003
n6935.in[0] (.names)                                             1.014    25.016
n6935.out[0] (.names)                                            0.261    25.277
n6936.in[1] (.names)                                             1.014    26.291
n6936.out[0] (.names)                                            0.261    26.552
n6938.in[0] (.names)                                             1.014    27.566
n6938.out[0] (.names)                                            0.261    27.827
n6939.in[0] (.names)                                             1.014    28.841
n6939.out[0] (.names)                                            0.261    29.102
n6940.in[0] (.names)                                             1.014    30.116
n6940.out[0] (.names)                                            0.261    30.377
n6941.in[0] (.names)                                             1.014    31.390
n6941.out[0] (.names)                                            0.261    31.651
n6942.in[1] (.names)                                             1.014    32.665
n6942.out[0] (.names)                                            0.261    32.926
n6943.in[1] (.names)                                             1.014    33.940
n6943.out[0] (.names)                                            0.261    34.201
n6945.in[1] (.names)                                             1.014    35.215
n6945.out[0] (.names)                                            0.261    35.476
n6946.in[0] (.names)                                             1.014    36.490
n6946.out[0] (.names)                                            0.261    36.751
n6947.in[0] (.names)                                             1.014    37.765
n6947.out[0] (.names)                                            0.261    38.026
n6969.in[0] (.names)                                             1.014    39.039
n6969.out[0] (.names)                                            0.261    39.300
n1297.in[0] (.names)                                             1.014    40.314
n1297.out[0] (.names)                                            0.261    40.575
n3808.in[2] (.names)                                             1.014    41.589
n3808.out[0] (.names)                                            0.261    41.850
n3819.in[0] (.names)                                             1.014    42.864
n3819.out[0] (.names)                                            0.261    43.125
n1125.in[1] (.names)                                             1.014    44.139
n1125.out[0] (.names)                                            0.261    44.400
n3904.in[2] (.names)                                             1.014    45.413
n3904.out[0] (.names)                                            0.261    45.674
n3903.in[1] (.names)                                             1.014    46.688
n3903.out[0] (.names)                                            0.261    46.949
n775.in[1] (.names)                                              1.014    47.963
n775.out[0] (.names)                                             0.261    48.224
n3905.in[0] (.names)                                             1.014    49.238
n3905.out[0] (.names)                                            0.261    49.499
n3650.in[1] (.names)                                             1.014    50.513
n3650.out[0] (.names)                                            0.261    50.774
n1022.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1022.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 95
Startpoint: n2246.Q[0] (.latch clocked by pclk)
Endpoint  : n1050.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2246.clk[0] (.latch)                                            1.014     1.014
n2246.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2251.in[0] (.names)                                             1.014     2.070
n2251.out[0] (.names)                                            0.261     2.331
n2252.in[2] (.names)                                             1.014     3.344
n2252.out[0] (.names)                                            0.261     3.605
n1585.in[0] (.names)                                             1.014     4.619
n1585.out[0] (.names)                                            0.261     4.880
n2147.in[0] (.names)                                             1.014     5.894
n2147.out[0] (.names)                                            0.261     6.155
n2148.in[1] (.names)                                             1.014     7.169
n2148.out[0] (.names)                                            0.261     7.430
n2155.in[1] (.names)                                             1.014     8.444
n2155.out[0] (.names)                                            0.261     8.705
n2158.in[1] (.names)                                             1.014     9.719
n2158.out[0] (.names)                                            0.261     9.980
n2133.in[0] (.names)                                             1.014    10.993
n2133.out[0] (.names)                                            0.261    11.254
n1642.in[0] (.names)                                             1.014    12.268
n1642.out[0] (.names)                                            0.261    12.529
n2386.in[1] (.names)                                             1.014    13.543
n2386.out[0] (.names)                                            0.261    13.804
n2446.in[1] (.names)                                             1.014    14.818
n2446.out[0] (.names)                                            0.261    15.079
n2484.in[1] (.names)                                             1.014    16.093
n2484.out[0] (.names)                                            0.261    16.354
n2487.in[1] (.names)                                             1.014    17.367
n2487.out[0] (.names)                                            0.261    17.628
n2491.in[0] (.names)                                             1.014    18.642
n2491.out[0] (.names)                                            0.261    18.903
n2462.in[1] (.names)                                             1.014    19.917
n2462.out[0] (.names)                                            0.261    20.178
n1978.in[0] (.names)                                             1.014    21.192
n1978.out[0] (.names)                                            0.261    21.453
n2403.in[0] (.names)                                             1.014    22.467
n2403.out[0] (.names)                                            0.261    22.728
n2766.in[1] (.names)                                             1.014    23.742
n2766.out[0] (.names)                                            0.261    24.003
n2767.in[0] (.names)                                             1.014    25.016
n2767.out[0] (.names)                                            0.261    25.277
n2768.in[0] (.names)                                             1.014    26.291
n2768.out[0] (.names)                                            0.261    26.552
n2443.in[1] (.names)                                             1.014    27.566
n2443.out[0] (.names)                                            0.261    27.827
n2444.in[0] (.names)                                             1.014    28.841
n2444.out[0] (.names)                                            0.261    29.102
n2441.in[1] (.names)                                             1.014    30.116
n2441.out[0] (.names)                                            0.261    30.377
n2442.in[0] (.names)                                             1.014    31.390
n2442.out[0] (.names)                                            0.261    31.651
n2440.in[1] (.names)                                             1.014    32.665
n2440.out[0] (.names)                                            0.261    32.926
n2445.in[0] (.names)                                             1.014    33.940
n2445.out[0] (.names)                                            0.261    34.201
n2448.in[1] (.names)                                             1.014    35.215
n2448.out[0] (.names)                                            0.261    35.476
n2465.in[0] (.names)                                             1.014    36.490
n2465.out[0] (.names)                                            0.261    36.751
n2597.in[1] (.names)                                             1.014    37.765
n2597.out[0] (.names)                                            0.261    38.026
n2599.in[0] (.names)                                             1.014    39.039
n2599.out[0] (.names)                                            0.261    39.300
n2613.in[0] (.names)                                             1.014    40.314
n2613.out[0] (.names)                                            0.261    40.575
n2608.in[1] (.names)                                             1.014    41.589
n2608.out[0] (.names)                                            0.261    41.850
n2609.in[1] (.names)                                             1.014    42.864
n2609.out[0] (.names)                                            0.261    43.125
n2614.in[1] (.names)                                             1.014    44.139
n2614.out[0] (.names)                                            0.261    44.400
n2619.in[2] (.names)                                             1.014    45.413
n2619.out[0] (.names)                                            0.261    45.674
n2624.in[0] (.names)                                             1.014    46.688
n2624.out[0] (.names)                                            0.261    46.949
n1340.in[0] (.names)                                             1.014    47.963
n1340.out[0] (.names)                                            0.261    48.224
n1929.in[1] (.names)                                             1.014    49.238
n1929.out[0] (.names)                                            0.261    49.499
n1895.in[0] (.names)                                             1.014    50.513
n1895.out[0] (.names)                                            0.261    50.774
n1050.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1050.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 96
Startpoint: n2054.Q[0] (.latch clocked by pclk)
Endpoint  : n1911.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2054.clk[0] (.latch)                                            1.014     1.014
n2054.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1995.in[0] (.names)                                             1.014     2.070
n1995.out[0] (.names)                                            0.261     2.331
n2056.in[1] (.names)                                             1.014     3.344
n2056.out[0] (.names)                                            0.261     3.605
n2058.in[1] (.names)                                             1.014     4.619
n2058.out[0] (.names)                                            0.261     4.880
n2053.in[1] (.names)                                             1.014     5.894
n2053.out[0] (.names)                                            0.261     6.155
n1944.in[1] (.names)                                             1.014     7.169
n1944.out[0] (.names)                                            0.261     7.430
n3521.in[1] (.names)                                             1.014     8.444
n3521.out[0] (.names)                                            0.261     8.705
n3409.in[0] (.names)                                             1.014     9.719
n3409.out[0] (.names)                                            0.261     9.980
n3410.in[0] (.names)                                             1.014    10.993
n3410.out[0] (.names)                                            0.261    11.254
n3411.in[1] (.names)                                             1.014    12.268
n3411.out[0] (.names)                                            0.261    12.529
n3412.in[0] (.names)                                             1.014    13.543
n3412.out[0] (.names)                                            0.261    13.804
n3413.in[0] (.names)                                             1.014    14.818
n3413.out[0] (.names)                                            0.261    15.079
n3445.in[2] (.names)                                             1.014    16.093
n3445.out[0] (.names)                                            0.261    16.354
n3448.in[1] (.names)                                             1.014    17.367
n3448.out[0] (.names)                                            0.261    17.628
n3458.in[0] (.names)                                             1.014    18.642
n3458.out[0] (.names)                                            0.261    18.903
n3464.in[1] (.names)                                             1.014    19.917
n3464.out[0] (.names)                                            0.261    20.178
n3476.in[1] (.names)                                             1.014    21.192
n3476.out[0] (.names)                                            0.261    21.453
n3465.in[0] (.names)                                             1.014    22.467
n3465.out[0] (.names)                                            0.261    22.728
n3466.in[1] (.names)                                             1.014    23.742
n3466.out[0] (.names)                                            0.261    24.003
n3417.in[3] (.names)                                             1.014    25.016
n3417.out[0] (.names)                                            0.261    25.277
n3469.in[2] (.names)                                             1.014    26.291
n3469.out[0] (.names)                                            0.261    26.552
n3470.in[1] (.names)                                             1.014    27.566
n3470.out[0] (.names)                                            0.261    27.827
n3473.in[1] (.names)                                             1.014    28.841
n3473.out[0] (.names)                                            0.261    29.102
n3477.in[3] (.names)                                             1.014    30.116
n3477.out[0] (.names)                                            0.261    30.377
n3478.in[1] (.names)                                             1.014    31.390
n3478.out[0] (.names)                                            0.261    31.651
n3479.in[1] (.names)                                             1.014    32.665
n3479.out[0] (.names)                                            0.261    32.926
n3480.in[0] (.names)                                             1.014    33.940
n3480.out[0] (.names)                                            0.261    34.201
n2938.in[0] (.names)                                             1.014    35.215
n2938.out[0] (.names)                                            0.261    35.476
n3498.in[1] (.names)                                             1.014    36.490
n3498.out[0] (.names)                                            0.261    36.751
n3474.in[0] (.names)                                             1.014    37.765
n3474.out[0] (.names)                                            0.261    38.026
n3481.in[0] (.names)                                             1.014    39.039
n3481.out[0] (.names)                                            0.261    39.300
n3484.in[3] (.names)                                             1.014    40.314
n3484.out[0] (.names)                                            0.261    40.575
n3490.in[2] (.names)                                             1.014    41.589
n3490.out[0] (.names)                                            0.261    41.850
n1199.in[0] (.names)                                             1.014    42.864
n1199.out[0] (.names)                                            0.261    43.125
n3491.in[0] (.names)                                             1.014    44.139
n3491.out[0] (.names)                                            0.261    44.400
n3492.in[1] (.names)                                             1.014    45.413
n3492.out[0] (.names)                                            0.261    45.674
n3493.in[0] (.names)                                             1.014    46.688
n3493.out[0] (.names)                                            0.261    46.949
n1274.in[0] (.names)                                             1.014    47.963
n1274.out[0] (.names)                                            0.261    48.224
n3494.in[0] (.names)                                             1.014    49.238
n3494.out[0] (.names)                                            0.261    49.499
n1910.in[2] (.names)                                             1.014    50.513
n1910.out[0] (.names)                                            0.261    50.774
n1911.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1911.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 97
Startpoint: n3124.Q[0] (.latch clocked by pclk)
Endpoint  : n1876.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3124.clk[0] (.latch)                                            1.014     1.014
n3124.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3125.in[0] (.names)                                             1.014     2.070
n3125.out[0] (.names)                                            0.261     2.331
n3126.in[0] (.names)                                             1.014     3.344
n3126.out[0] (.names)                                            0.261     3.605
n3119.in[1] (.names)                                             1.014     4.619
n3119.out[0] (.names)                                            0.261     4.880
n3127.in[0] (.names)                                             1.014     5.894
n3127.out[0] (.names)                                            0.261     6.155
n3128.in[0] (.names)                                             1.014     7.169
n3128.out[0] (.names)                                            0.261     7.430
n3129.in[1] (.names)                                             1.014     8.444
n3129.out[0] (.names)                                            0.261     8.705
n3130.in[0] (.names)                                             1.014     9.719
n3130.out[0] (.names)                                            0.261     9.980
n3131.in[0] (.names)                                             1.014    10.993
n3131.out[0] (.names)                                            0.261    11.254
n3142.in[2] (.names)                                             1.014    12.268
n3142.out[0] (.names)                                            0.261    12.529
n3144.in[0] (.names)                                             1.014    13.543
n3144.out[0] (.names)                                            0.261    13.804
n3145.in[0] (.names)                                             1.014    14.818
n3145.out[0] (.names)                                            0.261    15.079
n3147.in[0] (.names)                                             1.014    16.093
n3147.out[0] (.names)                                            0.261    16.354
n3148.in[0] (.names)                                             1.014    17.367
n3148.out[0] (.names)                                            0.261    17.628
n3150.in[2] (.names)                                             1.014    18.642
n3150.out[0] (.names)                                            0.261    18.903
n3135.in[0] (.names)                                             1.014    19.917
n3135.out[0] (.names)                                            0.261    20.178
n850.in[0] (.names)                                              1.014    21.192
n850.out[0] (.names)                                             0.261    21.453
n3133.in[0] (.names)                                             1.014    22.467
n3133.out[0] (.names)                                            0.261    22.728
n3139.in[0] (.names)                                             1.014    23.742
n3139.out[0] (.names)                                            0.261    24.003
n3140.in[2] (.names)                                             1.014    25.016
n3140.out[0] (.names)                                            0.261    25.277
n3132.in[0] (.names)                                             1.014    26.291
n3132.out[0] (.names)                                            0.261    26.552
n3136.in[0] (.names)                                             1.014    27.566
n3136.out[0] (.names)                                            0.261    27.827
n3141.in[0] (.names)                                             1.014    28.841
n3141.out[0] (.names)                                            0.261    29.102
n3047.in[1] (.names)                                             1.014    30.116
n3047.out[0] (.names)                                            0.261    30.377
n1227.in[0] (.names)                                             1.014    31.390
n1227.out[0] (.names)                                            0.261    31.651
n3065.in[1] (.names)                                             1.014    32.665
n3065.out[0] (.names)                                            0.261    32.926
n3346.in[2] (.names)                                             1.014    33.940
n3346.out[0] (.names)                                            0.261    34.201
n3347.in[2] (.names)                                             1.014    35.215
n3347.out[0] (.names)                                            0.261    35.476
n3277.in[0] (.names)                                             1.014    36.490
n3277.out[0] (.names)                                            0.261    36.751
n3348.in[2] (.names)                                             1.014    37.765
n3348.out[0] (.names)                                            0.261    38.026
n3349.in[0] (.names)                                             1.014    39.039
n3349.out[0] (.names)                                            0.261    39.300
n1011.in[0] (.names)                                             1.014    40.314
n1011.out[0] (.names)                                            0.261    40.575
n3200.in[2] (.names)                                             1.014    41.589
n3200.out[0] (.names)                                            0.261    41.850
n3203.in[0] (.names)                                             1.014    42.864
n3203.out[0] (.names)                                            0.261    43.125
n3172.in[2] (.names)                                             1.014    44.139
n3172.out[0] (.names)                                            0.261    44.400
n3218.in[0] (.names)                                             1.014    45.413
n3218.out[0] (.names)                                            0.261    45.674
n3219.in[2] (.names)                                             1.014    46.688
n3219.out[0] (.names)                                            0.261    46.949
n3225.in[0] (.names)                                             1.014    47.963
n3225.out[0] (.names)                                            0.261    48.224
n1883.in[0] (.names)                                             1.014    49.238
n1883.out[0] (.names)                                            0.261    49.499
n1875.in[1] (.names)                                             1.014    50.513
n1875.out[0] (.names)                                            0.261    50.774
n1876.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1876.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 98
Startpoint: n5196.Q[0] (.latch clocked by pclk)
Endpoint  : n1017.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5196.clk[0] (.latch)                                            1.014     1.014
n5196.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6288.in[0] (.names)                                             1.014     2.070
n6288.out[0] (.names)                                            0.261     2.331
n6251.in[0] (.names)                                             1.014     3.344
n6251.out[0] (.names)                                            0.261     3.605
n6254.in[0] (.names)                                             1.014     4.619
n6254.out[0] (.names)                                            0.261     4.880
n6255.in[2] (.names)                                             1.014     5.894
n6255.out[0] (.names)                                            0.261     6.155
n6385.in[0] (.names)                                             1.014     7.169
n6385.out[0] (.names)                                            0.261     7.430
n6386.in[0] (.names)                                             1.014     8.444
n6386.out[0] (.names)                                            0.261     8.705
n5728.in[1] (.names)                                             1.014     9.719
n5728.out[0] (.names)                                            0.261     9.980
n6116.in[0] (.names)                                             1.014    10.993
n6116.out[0] (.names)                                            0.261    11.254
n6117.in[0] (.names)                                             1.014    12.268
n6117.out[0] (.names)                                            0.261    12.529
n4867.in[1] (.names)                                             1.014    13.543
n4867.out[0] (.names)                                            0.261    13.804
n4868.in[2] (.names)                                             1.014    14.818
n4868.out[0] (.names)                                            0.261    15.079
n4879.in[0] (.names)                                             1.014    16.093
n4879.out[0] (.names)                                            0.261    16.354
n4875.in[1] (.names)                                             1.014    17.367
n4875.out[0] (.names)                                            0.261    17.628
n4873.in[0] (.names)                                             1.014    18.642
n4873.out[0] (.names)                                            0.261    18.903
n4874.in[0] (.names)                                             1.014    19.917
n4874.out[0] (.names)                                            0.261    20.178
n4889.in[1] (.names)                                             1.014    21.192
n4889.out[0] (.names)                                            0.261    21.453
n4892.in[2] (.names)                                             1.014    22.467
n4892.out[0] (.names)                                            0.261    22.728
n4901.in[0] (.names)                                             1.014    23.742
n4901.out[0] (.names)                                            0.261    24.003
n4903.in[1] (.names)                                             1.014    25.016
n4903.out[0] (.names)                                            0.261    25.277
n4906.in[1] (.names)                                             1.014    26.291
n4906.out[0] (.names)                                            0.261    26.552
n4908.in[0] (.names)                                             1.014    27.566
n4908.out[0] (.names)                                            0.261    27.827
n4917.in[0] (.names)                                             1.014    28.841
n4917.out[0] (.names)                                            0.261    29.102
n4912.in[0] (.names)                                             1.014    30.116
n4912.out[0] (.names)                                            0.261    30.377
n4294.in[0] (.names)                                             1.014    31.390
n4294.out[0] (.names)                                            0.261    31.651
n4882.in[0] (.names)                                             1.014    32.665
n4882.out[0] (.names)                                            0.261    32.926
n4831.in[0] (.names)                                             1.014    33.940
n4831.out[0] (.names)                                            0.261    34.201
n4418.in[1] (.names)                                             1.014    35.215
n4418.out[0] (.names)                                            0.261    35.476
n4419.in[2] (.names)                                             1.014    36.490
n4419.out[0] (.names)                                            0.261    36.751
n4735.in[1] (.names)                                             1.014    37.765
n4735.out[0] (.names)                                            0.261    38.026
n4736.in[1] (.names)                                             1.014    39.039
n4736.out[0] (.names)                                            0.261    39.300
n1188.in[1] (.names)                                             1.014    40.314
n1188.out[0] (.names)                                            0.261    40.575
n4737.in[0] (.names)                                             1.014    41.589
n4737.out[0] (.names)                                            0.261    41.850
n4738.in[0] (.names)                                             1.014    42.864
n4738.out[0] (.names)                                            0.261    43.125
n4739.in[1] (.names)                                             1.014    44.139
n4739.out[0] (.names)                                            0.261    44.400
n4740.in[0] (.names)                                             1.014    45.413
n4740.out[0] (.names)                                            0.261    45.674
n4271.in[1] (.names)                                             1.014    46.688
n4271.out[0] (.names)                                            0.261    46.949
n4741.in[2] (.names)                                             1.014    47.963
n4741.out[0] (.names)                                            0.261    48.224
n4253.in[2] (.names)                                             1.014    49.238
n4253.out[0] (.names)                                            0.261    49.499
n4295.in[0] (.names)                                             1.014    50.513
n4295.out[0] (.names)                                            0.261    50.774
n1017.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1017.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 99
Startpoint: n5196.Q[0] (.latch clocked by pclk)
Endpoint  : n2492.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5196.clk[0] (.latch)                                            1.014     1.014
n5196.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6288.in[0] (.names)                                             1.014     2.070
n6288.out[0] (.names)                                            0.261     2.331
n6251.in[0] (.names)                                             1.014     3.344
n6251.out[0] (.names)                                            0.261     3.605
n6254.in[0] (.names)                                             1.014     4.619
n6254.out[0] (.names)                                            0.261     4.880
n6255.in[2] (.names)                                             1.014     5.894
n6255.out[0] (.names)                                            0.261     6.155
n6385.in[0] (.names)                                             1.014     7.169
n6385.out[0] (.names)                                            0.261     7.430
n6386.in[0] (.names)                                             1.014     8.444
n6386.out[0] (.names)                                            0.261     8.705
n5728.in[1] (.names)                                             1.014     9.719
n5728.out[0] (.names)                                            0.261     9.980
n6116.in[0] (.names)                                             1.014    10.993
n6116.out[0] (.names)                                            0.261    11.254
n6117.in[0] (.names)                                             1.014    12.268
n6117.out[0] (.names)                                            0.261    12.529
n4867.in[1] (.names)                                             1.014    13.543
n4867.out[0] (.names)                                            0.261    13.804
n4868.in[2] (.names)                                             1.014    14.818
n4868.out[0] (.names)                                            0.261    15.079
n4879.in[0] (.names)                                             1.014    16.093
n4879.out[0] (.names)                                            0.261    16.354
n4875.in[1] (.names)                                             1.014    17.367
n4875.out[0] (.names)                                            0.261    17.628
n4873.in[0] (.names)                                             1.014    18.642
n4873.out[0] (.names)                                            0.261    18.903
n4874.in[0] (.names)                                             1.014    19.917
n4874.out[0] (.names)                                            0.261    20.178
n4889.in[1] (.names)                                             1.014    21.192
n4889.out[0] (.names)                                            0.261    21.453
n4892.in[2] (.names)                                             1.014    22.467
n4892.out[0] (.names)                                            0.261    22.728
n4901.in[0] (.names)                                             1.014    23.742
n4901.out[0] (.names)                                            0.261    24.003
n4903.in[1] (.names)                                             1.014    25.016
n4903.out[0] (.names)                                            0.261    25.277
n4906.in[1] (.names)                                             1.014    26.291
n4906.out[0] (.names)                                            0.261    26.552
n4908.in[0] (.names)                                             1.014    27.566
n4908.out[0] (.names)                                            0.261    27.827
n4917.in[0] (.names)                                             1.014    28.841
n4917.out[0] (.names)                                            0.261    29.102
n4912.in[0] (.names)                                             1.014    30.116
n4912.out[0] (.names)                                            0.261    30.377
n4294.in[0] (.names)                                             1.014    31.390
n4294.out[0] (.names)                                            0.261    31.651
n4882.in[0] (.names)                                             1.014    32.665
n4882.out[0] (.names)                                            0.261    32.926
n4831.in[0] (.names)                                             1.014    33.940
n4831.out[0] (.names)                                            0.261    34.201
n4418.in[1] (.names)                                             1.014    35.215
n4418.out[0] (.names)                                            0.261    35.476
n4419.in[2] (.names)                                             1.014    36.490
n4419.out[0] (.names)                                            0.261    36.751
n4735.in[1] (.names)                                             1.014    37.765
n4735.out[0] (.names)                                            0.261    38.026
n4736.in[1] (.names)                                             1.014    39.039
n4736.out[0] (.names)                                            0.261    39.300
n1188.in[1] (.names)                                             1.014    40.314
n1188.out[0] (.names)                                            0.261    40.575
n4737.in[0] (.names)                                             1.014    41.589
n4737.out[0] (.names)                                            0.261    41.850
n4738.in[0] (.names)                                             1.014    42.864
n4738.out[0] (.names)                                            0.261    43.125
n4739.in[1] (.names)                                             1.014    44.139
n4739.out[0] (.names)                                            0.261    44.400
n4740.in[0] (.names)                                             1.014    45.413
n4740.out[0] (.names)                                            0.261    45.674
n4271.in[1] (.names)                                             1.014    46.688
n4271.out[0] (.names)                                            0.261    46.949
n4741.in[2] (.names)                                             1.014    47.963
n4741.out[0] (.names)                                            0.261    48.224
n4253.in[2] (.names)                                             1.014    49.238
n4253.out[0] (.names)                                            0.261    49.499
n4295.in[0] (.names)                                             1.014    50.513
n4295.out[0] (.names)                                            0.261    50.774
n2492.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2492.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 100
Startpoint: n3124.Q[0] (.latch clocked by pclk)
Endpoint  : n3171.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3124.clk[0] (.latch)                                            1.014     1.014
n3124.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3125.in[0] (.names)                                             1.014     2.070
n3125.out[0] (.names)                                            0.261     2.331
n3126.in[0] (.names)                                             1.014     3.344
n3126.out[0] (.names)                                            0.261     3.605
n3119.in[1] (.names)                                             1.014     4.619
n3119.out[0] (.names)                                            0.261     4.880
n3127.in[0] (.names)                                             1.014     5.894
n3127.out[0] (.names)                                            0.261     6.155
n3128.in[0] (.names)                                             1.014     7.169
n3128.out[0] (.names)                                            0.261     7.430
n3129.in[1] (.names)                                             1.014     8.444
n3129.out[0] (.names)                                            0.261     8.705
n3130.in[0] (.names)                                             1.014     9.719
n3130.out[0] (.names)                                            0.261     9.980
n3131.in[0] (.names)                                             1.014    10.993
n3131.out[0] (.names)                                            0.261    11.254
n3142.in[2] (.names)                                             1.014    12.268
n3142.out[0] (.names)                                            0.261    12.529
n3144.in[0] (.names)                                             1.014    13.543
n3144.out[0] (.names)                                            0.261    13.804
n3145.in[0] (.names)                                             1.014    14.818
n3145.out[0] (.names)                                            0.261    15.079
n3147.in[0] (.names)                                             1.014    16.093
n3147.out[0] (.names)                                            0.261    16.354
n3148.in[0] (.names)                                             1.014    17.367
n3148.out[0] (.names)                                            0.261    17.628
n3150.in[2] (.names)                                             1.014    18.642
n3150.out[0] (.names)                                            0.261    18.903
n3135.in[0] (.names)                                             1.014    19.917
n3135.out[0] (.names)                                            0.261    20.178
n850.in[0] (.names)                                              1.014    21.192
n850.out[0] (.names)                                             0.261    21.453
n3133.in[0] (.names)                                             1.014    22.467
n3133.out[0] (.names)                                            0.261    22.728
n3139.in[0] (.names)                                             1.014    23.742
n3139.out[0] (.names)                                            0.261    24.003
n3140.in[2] (.names)                                             1.014    25.016
n3140.out[0] (.names)                                            0.261    25.277
n3132.in[0] (.names)                                             1.014    26.291
n3132.out[0] (.names)                                            0.261    26.552
n3136.in[0] (.names)                                             1.014    27.566
n3136.out[0] (.names)                                            0.261    27.827
n3141.in[0] (.names)                                             1.014    28.841
n3141.out[0] (.names)                                            0.261    29.102
n3047.in[1] (.names)                                             1.014    30.116
n3047.out[0] (.names)                                            0.261    30.377
n1227.in[0] (.names)                                             1.014    31.390
n1227.out[0] (.names)                                            0.261    31.651
n3065.in[1] (.names)                                             1.014    32.665
n3065.out[0] (.names)                                            0.261    32.926
n3346.in[2] (.names)                                             1.014    33.940
n3346.out[0] (.names)                                            0.261    34.201
n3347.in[2] (.names)                                             1.014    35.215
n3347.out[0] (.names)                                            0.261    35.476
n3277.in[0] (.names)                                             1.014    36.490
n3277.out[0] (.names)                                            0.261    36.751
n3348.in[2] (.names)                                             1.014    37.765
n3348.out[0] (.names)                                            0.261    38.026
n3349.in[0] (.names)                                             1.014    39.039
n3349.out[0] (.names)                                            0.261    39.300
n1011.in[0] (.names)                                             1.014    40.314
n1011.out[0] (.names)                                            0.261    40.575
n3200.in[2] (.names)                                             1.014    41.589
n3200.out[0] (.names)                                            0.261    41.850
n3203.in[0] (.names)                                             1.014    42.864
n3203.out[0] (.names)                                            0.261    43.125
n3172.in[2] (.names)                                             1.014    44.139
n3172.out[0] (.names)                                            0.261    44.400
n3173.in[3] (.names)                                             1.014    45.413
n3173.out[0] (.names)                                            0.261    45.674
n3178.in[0] (.names)                                             1.014    46.688
n3178.out[0] (.names)                                            0.261    46.949
n1166.in[1] (.names)                                             1.014    47.963
n1166.out[0] (.names)                                            0.261    48.224
n3177.in[1] (.names)                                             1.014    49.238
n3177.out[0] (.names)                                            0.261    49.499
n2946.in[1] (.names)                                             1.014    50.513
n2946.out[0] (.names)                                            0.261    50.774
n3171.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3171.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#End of timing report
