{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597808016079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597808016079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 18 20:33:35 2020 " "Processing started: Tue Aug 18 20:33:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597808016079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597808016079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datatape -c datatape " "Command: quartus_map --read_settings_files=on --write_settings_files=off datatape -c datatape" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597808016079 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1597808016133 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1597808016133 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ethernet.qip " "Tcl Script File ethernet.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ethernet.qip " "set_global_assignment -name QIP_FILE ethernet.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1597808016133 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1597808016133 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ethernet.sip " "Tcl Script File ethernet.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE ethernet.sip " "set_global_assignment -name SIP_FILE ethernet.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1597808016133 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1597808016133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597808016306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597808016306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datatape.v 1 1 " "Found 1 design units, including 1 entities, in source file datatape.v" { { "Info" "ISGN_ENTITY_NAME" "1 datatape " "Found entity 1: datatape" {  } { { "datatape.v" "" { Text "/home/caden/github/datatape/datatape.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597808021000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597808021000 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/video_in.v " "Can't analyze file -- file output_files/video_in.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1597808021001 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "composite+in.v " "Can't analyze file -- file composite+in.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1597808021001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_90.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_90.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_90 " "Found entity 1: pll_90" {  } { { "pll_90.v" "" { Text "/home/caden/github/datatape/pll_90.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597808021001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597808021001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125 " "Found entity 1: pll_125" {  } { { "pll_125.v" "" { Text "/home/caden/github/datatape/pll_125.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597808021002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597808021002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet " "Found entity 1: ethernet" {  } { { "ethernet.v" "" { Text "/home/caden/github/datatape/ethernet.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597808021003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597808021003 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" ethernet_parse.v(5) " "Verilog HDL syntax error at ethernet_parse.v(5) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ethernet_parse.v" "" { Text "/home/caden/github/datatape/ethernet_parse.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1597808021003 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ethernet_parse ethernet_parse.v(3) " "Ignored design unit \"ethernet_parse\" at ethernet_parse.v(3) due to previous errors" {  } { { "ethernet_parse.v" "" { Text "/home/caden/github/datatape/ethernet_parse.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1597808021003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_parse.v 0 0 " "Found 0 design units, including 0 entities, in source file ethernet_parse.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597808021003 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597808021072 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 18 20:33:41 2020 " "Processing ended: Tue Aug 18 20:33:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597808021072 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597808021072 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597808021072 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597808021072 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597808021167 ""}
