// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "12/02/2025 17:31:59"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module demo_uart_bridge (
	CLOCK_50,
	KEY,
	SW,
	LED,
	GPIO_0_BRIDGE_M_TX,
	GPIO_0_BRIDGE_M_RX,
	GPIO_0_BRIDGE_S_TX,
	GPIO_0_BRIDGE_S_RX);
input 	CLOCK_50;
input 	[1:0] KEY;
input 	[3:0] SW;
output 	[7:0] LED;
output 	GPIO_0_BRIDGE_M_TX;
input 	GPIO_0_BRIDGE_M_RX;
output 	GPIO_0_BRIDGE_S_TX;
input 	GPIO_0_BRIDGE_S_RX;

// Design Ports Information
// LED[0]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[4]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[5]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[6]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[7]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_BRIDGE_M_TX	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0_BRIDGE_S_TX	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_0_BRIDGE_M_RX	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_0_BRIDGE_S_RX	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \GPIO_0_BRIDGE_M_TX~output_o ;
wire \GPIO_0_BRIDGE_S_TX~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \key0_sync[0]~0_combout ;
wire \SW[0]~input_o ;
wire \reset_sync[0]~0_combout ;
wire \reset_sync[1]~feeder_combout ;
wire \reset_sync[2]~feeder_combout ;
wire \reset_sync[2]~clkctrl_outclk ;
wire \key0_sync[1]~feeder_combout ;
wire \Selector4~0_combout ;
wire \demo_state.DEMO_COMPLETE~q ;
wire \demo_state.DEMO_DISPLAY~q ;
wire \demo_state.DEMO_IDLE~q ;
wire \key0_sync[2]~feeder_combout ;
wire \Selector7~0_combout ;
wire \Selector25~0_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Selector24~0_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Selector23~0_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Selector22~0_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Selector21~0_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Selector20~0_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Selector19~0_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Selector18~0_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Selector17~0_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Selector16~0_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Selector15~0_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \Selector14~0_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \Selector13~0_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Selector12~0_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \Selector11~0_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Selector10~0_combout ;
wire \Add1~31 ;
wire \Add1~32_combout ;
wire \Selector9~0_combout ;
wire \Add1~33 ;
wire \Add1~34_combout ;
wire \Selector8~0_combout ;
wire \Add1~35 ;
wire \Add1~36_combout ;
wire \Selector7~1_combout ;
wire \LessThan0~0_combout ;
wire \Add1~37 ;
wire \Add1~38_combout ;
wire \Selector6~0_combout ;
wire \master1_port|Add2~23_combout ;
wire \master1_port|Add2~1 ;
wire \master1_port|Add2~2_combout ;
wire \master1_port|Add2~21_combout ;
wire \master1_port|Add2~3 ;
wire \master1_port|Add2~4_combout ;
wire \master1_port|Add2~22_combout ;
wire \master1_port|Add2~5 ;
wire \master1_port|Add2~6_combout ;
wire \master1_port|Add2~20_combout ;
wire \master1_port|Equal0~1_combout ;
wire \bus_inst|decoder|split_slave_addr~1_combout ;
wire \bus_inst|decoder|Selector4~0_combout ;
wire \bus_inst|decoder|slave_en~q ;
wire \GPIO_0_BRIDGE_M_RX~input_o ;
wire \master2_bridge|uart_module|receiver|rx_sync~feeder_combout ;
wire \master2_bridge|uart_module|receiver|rx_sync~q ;
wire \master2_bridge|uart_module|receiver|Selector0~2_combout ;
wire \master2_bridge|uart_module|receiver|state.RX_IDLE~q ;
wire \master2_bridge|uart_module|receiver|Selector16~0_combout ;
wire \master2_bridge|uart_module|receiver|Selector4~0_combout ;
wire \master2_bridge|uart_module|receiver|Add0~1 ;
wire \master2_bridge|uart_module|receiver|Add0~2_combout ;
wire \master2_bridge|uart_module|receiver|Selector15~0_combout ;
wire \master2_bridge|uart_module|receiver|Selector3~0_combout ;
wire \master2_bridge|uart_module|receiver|c_bits~3_combout ;
wire \master2_bridge|uart_module|receiver|Selector5~0_combout ;
wire \master2_bridge|uart_module|receiver|Add0~9 ;
wire \master2_bridge|uart_module|receiver|Add0~10_combout ;
wire \master2_bridge|uart_module|receiver|Selector11~0_combout ;
wire \master2_bridge|uart_module|receiver|Equal2~1_combout ;
wire \master2_bridge|uart_module|receiver|Add0~3 ;
wire \master2_bridge|uart_module|receiver|Add0~4_combout ;
wire \master2_bridge|uart_module|receiver|Selector14~0_combout ;
wire \master2_bridge|uart_module|receiver|c_bits[4]~0_RESYN662_BDD663 ;
wire \master2_bridge|uart_module|receiver|Equal0~0_combout ;
wire \master2_bridge|uart_module|receiver|Add0~17 ;
wire \master2_bridge|uart_module|receiver|Add0~18_combout ;
wire \master2_bridge|uart_module|receiver|Selector7~0_combout ;
wire \master2_bridge|uart_module|receiver|Add0~19 ;
wire \master2_bridge|uart_module|receiver|Add0~20_combout ;
wire \master2_bridge|uart_module|receiver|Selector6~1_combout ;
wire \master2_bridge|uart_module|receiver|Add0~21 ;
wire \master2_bridge|uart_module|receiver|Add0~22_combout ;
wire \master2_bridge|uart_module|receiver|Selector5~1_combout ;
wire \master2_bridge|uart_module|receiver|Add0~23 ;
wire \master2_bridge|uart_module|receiver|Add0~24_combout ;
wire \master2_bridge|uart_module|receiver|Selector4~1_combout ;
wire \master2_bridge|uart_module|receiver|Equal2~0_combout ;
wire \master2_bridge|uart_module|receiver|c_bits[4]~0_combout ;
wire \master2_bridge|uart_module|receiver|Add1~1 ;
wire \master2_bridge|uart_module|receiver|Add1~2_combout ;
wire \master2_bridge|uart_module|receiver|Add1~3 ;
wire \master2_bridge|uart_module|receiver|Add1~4_combout ;
wire \master2_bridge|uart_module|receiver|c_bits~2_combout ;
wire \master2_bridge|uart_module|receiver|Add1~5 ;
wire \master2_bridge|uart_module|receiver|Add1~6_combout ;
wire \master2_bridge|uart_module|receiver|Equal1~1_combout ;
wire \master2_bridge|uart_module|receiver|Add1~7 ;
wire \master2_bridge|uart_module|receiver|Add1~8_combout ;
wire \master2_bridge|uart_module|receiver|c_bits~1_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~0_combout ;
wire \master2_bridge|uart_module|receiver|Equal1~0_combout ;
wire \master2_bridge|uart_module|receiver|Selector3~1_combout ;
wire \master2_bridge|uart_module|receiver|state.RX_DATA~q ;
wire \master2_bridge|uart_module|receiver|Selector17~2_combout ;
wire \master2_bridge|uart_module|receiver|Selector13~0_combout ;
wire \master2_bridge|uart_module|receiver|Add0~5 ;
wire \master2_bridge|uart_module|receiver|Add0~6_combout ;
wire \master2_bridge|uart_module|receiver|Selector13~1_combout ;
wire \master2_bridge|uart_module|receiver|Add0~7 ;
wire \master2_bridge|uart_module|receiver|Add0~8_combout ;
wire \master2_bridge|uart_module|receiver|Selector12~0_combout ;
wire \master2_bridge|uart_module|receiver|Equal0~2_combout ;
wire \master2_bridge|uart_module|receiver|Equal0~1_combout ;
wire \master2_bridge|uart_module|receiver|Equal0~3_combout ;
wire \master2_bridge|uart_module|receiver|Selector1~0_combout ;
wire \master2_bridge|uart_module|receiver|state.RX_START~q ;
wire \master2_bridge|uart_module|receiver|Selector6~0_combout ;
wire \master2_bridge|uart_module|receiver|Add0~11 ;
wire \master2_bridge|uart_module|receiver|Add0~12_combout ;
wire \master2_bridge|uart_module|receiver|Selector10~0_combout ;
wire \master2_bridge|uart_module|receiver|Add0~13 ;
wire \master2_bridge|uart_module|receiver|Add0~14_combout ;
wire \master2_bridge|uart_module|receiver|Selector9~0_combout ;
wire \master2_bridge|uart_module|receiver|Add0~15 ;
wire \master2_bridge|uart_module|receiver|Add0~16_combout ;
wire \master2_bridge|uart_module|receiver|Selector8~0_combout ;
wire \master2_bridge|uart_module|receiver|Equal2~2_RESYN660_BDD661 ;
wire \master2_bridge|uart_module|receiver|Equal2~2_RESYN658_BDD659 ;
wire \master2_bridge|uart_module|receiver|Equal2~2_RESYN656_BDD657 ;
wire \master2_bridge|uart_module|receiver|Equal2~2_combout ;
wire \master2_bridge|uart_module|receiver|Selector2~0_combout ;
wire \master2_bridge|uart_module|receiver|state.RX_END~q ;
wire \master2_bridge|uart_module|receiver|Selector17~0_combout ;
wire \master2_bridge|uart_module|receiver|Selector17~1_combout ;
wire \master2_bridge|uart_module|receiver|ready~q ;
wire \master2_bridge|prev_u_ready~0_combout ;
wire \master2_bridge|prev_u_ready~q ;
wire \master2_bridge|fifo_enq~0_combout ;
wire \master2_bridge|fifo_enq~q ;
wire \master2_bridge|fifo_queue|always0~4_combout ;
wire \master2_bridge|fifo_queue|wp[1]~2_combout ;
wire \master2_bridge|fifo_queue|Add0~0_combout ;
wire \master2_bridge|fifo_queue|wp[2]~0_combout ;
wire \master2_bridge|fifo_queue|rp~0_combout ;
wire \master2_bridge|fifo_queue|rp[2]_OTERM313 ;
wire \master2_bridge|fifo_queue|always0~0_combout ;
wire \master2_bridge|fifo_queue|rp~1_combout ;
wire \master2_bridge|fifo_queue|rp~2_combout ;
wire \master2_bridge|fifo_queue|always0~2_RTM0135_combout ;
wire \master2_bridge|fifo_queue|always0~2_OTERM133 ;
wire \master2_bridge|fifo_queue|always0~1_combout ;
wire \master2_bridge|fifo_queue|always0~3_combout ;
wire \master2_bridge|fifo_queue|wp~1_combout ;
wire \master2_bridge|fifo_queue|Equal0~0_combout ;
wire \master2_bridge|fifo_deq~0_combout ;
wire \master2_bridge|fifo_deq~1_combout ;
wire \master2_bridge|fifo_deq~q ;
wire \master2_bridge|master|state~15_RESYN608_BDD609 ;
wire \master2_bridge|master|Add1~1 ;
wire \master2_bridge|master|Add1~2_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[20]~0_combout ;
wire \master2_bridge|fifo_din~0_combout ;
wire \master2_bridge|fifo_din~1_combout ;
wire \master2_bridge|fifo_queue|queue~174_combout ;
wire \master2_bridge|fifo_queue|queue~177_combout ;
wire \master2_bridge|fifo_queue|queue~178_combout ;
wire \master2_bridge|fifo_queue|queue~20_OTERM185 ;
wire \master2_bridge|fifo_queue|queue~20_q ;
wire \master2_bridge|fifo_queue|queue~175_combout ;
wire \master2_bridge|fifo_queue|queue~176_combout ;
wire \master2_bridge|fifo_queue|queue~62_OTERM227 ;
wire \master2_bridge|fifo_queue|queue~62_q ;
wire \master2_bridge|fifo_queue|queue~168_combout ;
wire \master2_bridge|fifo_queue|queue~179_RESYN634_BDD635 ;
wire \master2_bridge|fifo_queue|queue~179_combout ;
wire \master2_bridge|fifo_queue|queue~83_q ;
wire \master2_bridge|fifo_queue|queue~172_combout ;
wire \master2_bridge|fifo_queue|queue~173_combout ;
wire \master2_bridge|fifo_queue|queue~41_OTERM311 ;
wire \master2_bridge|fifo_queue|queue~41_q ;
wire \master2_bridge|fifo_queue|queue~169_combout ;
wire \master2_bridge|fifo_queue|queue~180_RESYN636_BDD637 ;
wire \master2_bridge|fifo_queue|queue~180_combout ;
wire \master2_bridge|fifo_queue|queue~146_q ;
wire \master2_bridge|fifo_queue|queue~184_RESYN640_BDD641 ;
wire \master2_bridge|fifo_queue|queue~184_combout ;
wire \master2_bridge|fifo_queue|queue~167_q ;
wire \master2_bridge|fifo_queue|queue~181_RESYN638_BDD639 ;
wire \master2_bridge|fifo_queue|queue~181_combout ;
wire \master2_bridge|fifo_queue|queue~125_q ;
wire \master2_bridge|fifo_queue|queue~182_combout ;
wire \master2_bridge|fifo_queue|queue~183_combout ;
wire \master2_bridge|fifo_queue|queue~104_OTERM269 ;
wire \master2_bridge|fifo_queue|queue~104_q ;
wire \master2_bridge|fifo_queue|queue~170_combout ;
wire \master2_bridge|fifo_queue|queue~171_combout ;
wire \master2_bridge|dmode~0_combout ;
wire \master2_bridge|expect_rdata~1_combout ;
wire \master2_bridge|dmode~q ;
wire \master2_bridge|master|mode~0_combout ;
wire \master2_bridge|master|mode~1_combout ;
wire \master2_bridge|master|mode~q ;
wire \master2_bridge|master|Add1~7 ;
wire \master2_bridge|master|Add1~8_combout ;
wire \master2_bridge|master|Selector11~0_combout ;
wire \master2_bridge|master|Add1~9 ;
wire \master2_bridge|master|Add1~10_combout ;
wire \master2_bridge|master|Selector10~0_combout ;
wire \master2_bridge|master|Add1~11 ;
wire \master2_bridge|master|Add1~12_combout ;
wire \master2_bridge|master|Selector9~0_combout ;
wire \master2_bridge|master|Add1~13 ;
wire \master2_bridge|master|Add1~14_combout ;
wire \master2_bridge|master|Selector8~0_combout ;
wire \master2_bridge|master|Equal1~1_RESYN642_BDD643 ;
wire \master2_bridge|master|Equal1~1_combout ;
wire \master2_bridge|master|Selector3~0_combout ;
wire \master2_bridge|master|Selector3~1_combout ;
wire \master2_bridge|master|state.WDATA~q ;
wire \master2_bridge|master|Selector14~1_combout ;
wire \bus_inst|bus_arbiter|Selector4~0_combout ;
wire \bus_inst|bus_arbiter|split_owner.SM1~q ;
wire \bus_inst|bus_arbiter|Selector5~0_combout ;
wire \bus_inst|bus_arbiter|split_owner.SM2~q ;
wire \bus_inst|bus_arbiter|Selector6~0_combout ;
wire \bus_inst|bus_arbiter|Selector6~1_combout ;
wire \bus_inst|bus_arbiter|split_grant~q ;
wire \slave3_bridge|slave|Selector6~1_combout ;
wire \slave3_bridge|slave|state.WAIT~q ;
wire \slave3_bridge|slave|Selector33~0_combout ;
wire \slave3_bridge|slave|Selector32~0_combout ;
wire \slave3_bridge|slave|Selector31~0_combout ;
wire \slave3_bridge|slave|Selector31~1_combout ;
wire \slave3_bridge|slave|Add1~0_combout ;
wire \slave3_bridge|slave|Selector30~0_combout ;
wire \slave3_bridge|slave|Selector6~0_combout ;
wire \Selector2~0_combout ;
wire \demo_state.DEMO_START~q ;
wire \m1_dvalid~feeder_combout ;
wire \m1_dvalid~q ;
wire \master1_port|mode~0_combout ;
wire \master1_port|mode~q ;
wire \bus_inst|mctrl_mux|out[1]~1_combout ;
wire \bus_inst|decoder|Selector1~0_combout ;
wire \bus_inst|decoder|Selector8~0_combout ;
wire \bus_inst|decoder|Selector11~0_combout ;
wire \bus_inst|decoder|Selector11~1_combout ;
wire \bus_inst|decoder|Equal0~1_combout ;
wire \bus_inst|decoder|Selector10~0_combout ;
wire \bus_inst|decoder|Selector10~1_combout ;
wire \bus_inst|decoder|Selector9~0_combout ;
wire \bus_inst|decoder|Selector9~1_combout ;
wire \bus_inst|decoder|slave_addr~2_combout ;
wire \bus_inst|decoder|slave_addr~3_combout ;
wire \m1_daddr[4]~feeder_combout ;
wire \master1_port|addr~3_combout ;
wire \master1_port|Selector5~1_combout ;
wire \master1_port|state.SADDR~q ;
wire \master1_port|Add1~1 ;
wire \master1_port|Add1~2_combout ;
wire \master1_port|Selector14~3_combout ;
wire \master1_port|Add1~3 ;
wire \master1_port|Add1~5 ;
wire \master1_port|Add1~7 ;
wire \master1_port|Add1~8_combout ;
wire \master1_port|Selector11~0_combout ;
wire \master1_port|Add1~9 ;
wire \master1_port|Add1~10_combout ;
wire \master1_port|Selector10~0_combout ;
wire \master1_port|Add1~11 ;
wire \master1_port|Add1~13 ;
wire \master1_port|Add1~14_combout ;
wire \master1_port|Selector8~0_combout ;
wire \master1_port|Equal1~0_combout ;
wire \master1_port|Equal1~1_combout ;
wire \master1_port|Selector1~0_combout ;
wire \master1_port|Selector3~1_combout ;
wire \master1_port|state.WDATA~q ;
wire \master1_port|prev_state~13_combout ;
wire \master1_port|prev_state.ADDR~q ;
wire \bus_inst|decoder|ssel~0_combout ;
wire \slave3_bridge|slave|WideOr4~combout ;
wire \slave3_bridge|slave|Add0~1 ;
wire \slave3_bridge|slave|Add0~2_combout ;
wire \slave3_bridge|slave|prev_state~13_combout ;
wire \slave3_bridge|slave|prev_state.ADDR~q ;
wire \slave3_bridge|slave|Selector12~2_RESYN676_BDD677 ;
wire \slave3_bridge|slave|Selector12~2_RESYN678_BDD679 ;
wire \slave3_bridge|slave|Add0~3 ;
wire \slave3_bridge|slave|Add0~4_combout ;
wire \slave3_bridge|slave|Selector12~2_combout ;
wire \slave3_bridge|slave|Selector12~3_combout ;
wire \slave3_bridge|slave|Add0~5 ;
wire \slave3_bridge|slave|Add0~7 ;
wire \slave3_bridge|slave|Add0~8_combout ;
wire \slave3_bridge|slave|Selector10~5_combout ;
wire \slave3_bridge|slave|Selector10~4_combout ;
wire \slave3_bridge|slave|Selector10~3_combout ;
wire \slave3_bridge|slave|Selector10~0_combout ;
wire \slave3_bridge|slave|Selector10~2_combout ;
wire \slave3_bridge|slave|Selector10~6_combout ;
wire \slave3_bridge|slave|Add0~9 ;
wire \slave3_bridge|slave|Add0~10_combout ;
wire \slave3_bridge|slave|Selector9~10_combout ;
wire \slave3_bridge|slave|Selector9~7_combout ;
wire \slave3_bridge|slave|Selector9~6_combout ;
wire \slave3_bridge|slave|Selector9~9_combout ;
wire \slave3_bridge|slave|Selector9~8_combout ;
wire \slave3_bridge|slave|Add0~11 ;
wire \slave3_bridge|slave|Add0~13 ;
wire \slave3_bridge|slave|Add0~14_combout ;
wire \slave3_bridge|slave|Selector7~2_combout ;
wire \slave3_bridge|slave|Selector7~4_combout ;
wire \slave3_bridge|slave|Selector7~3_combout ;
wire \slave3_bridge|slave|Equal1~0_combout ;
wire \slave3_bridge|slave|Equal1~1_combout ;
wire \slave3_bridge|slave|Equal1~2_combout ;
wire \slave3_bridge|slave|Selector2~0_combout ;
wire \slave3_bridge|slave|state.RDATA~q ;
wire \slave3_bridge|slave|Selector15~2_combout ;
wire \slave3_bridge|slave|Selector13~2_combout ;
wire \slave3_bridge|slave|Selector13~1_combout ;
wire \slave3_bridge|slave|Selector13~0_combout ;
wire \slave3_bridge|slave|Selector13~3_combout ;
wire \slave3_bridge|slave|Selector13~4_combout ;
wire \slave3_bridge|slave|Equal2~1_combout ;
wire \slave3_bridge|slave|Equal2~2_combout ;
wire \slave3_bridge|slave|Selector1~0_combout ;
wire \slave3_bridge|slave|state.ADDR~q ;
wire \slave3_bridge|slave|WideOr8~0_combout ;
wire \slave3_bridge|slave|Selector12~0_combout ;
wire \slave3_bridge|slave|Add0~6_combout ;
wire \slave3_bridge|slave|Selector12~1_combout ;
wire \slave3_bridge|slave|Selector11~0_combout ;
wire \slave3_bridge|slave|Selector11~1_combout ;
wire \slave3_bridge|slave|Equal3~0_combout ;
wire \slave3_bridge|slave|Equal3~1_combout ;
wire \slave3_bridge|slave|Selector3~0_combout ;
wire \slave3_bridge|slave|state.WDATA~q ;
wire \slave3_bridge|slave|Selector10~1_combout ;
wire \slave3_bridge|slave|Selector14~0_combout ;
wire \slave3_bridge|slave|Selector14~1_combout ;
wire \slave3_bridge|slave|Selector14~2_combout ;
wire \slave3_bridge|slave|Selector15~0_combout ;
wire \slave3_bridge|slave|Selector15~1_combout ;
wire \slave3_bridge|slave|svalid~q ;
wire \bus_inst|decoder|mvalid_decoder|out1~0_RESYN644_BDD645 ;
wire \bus_inst|decoder|mvalid_decoder|out1~0_combout ;
wire \slave1_inst|sp|mode~0_combout ;
wire \slave1_inst|sp|mode~q ;
wire \slave1_inst|sp|prev_state~13_combout ;
wire \slave1_inst|sp|prev_state.ADDR~q ;
wire \slave1_inst|sp|Selector10~1_RESYN648_BDD649 ;
wire \slave1_inst|sp|Selector10~1_combout ;
wire \slave1_inst|sp|Selector16~1_combout ;
wire \slave1_inst|sp|Selector16~0_combout ;
wire \slave1_inst|sp|Selector16~2_combout ;
wire \slave1_inst|sp|smemren~q ;
wire \slave1_inst|sm|ren_prev~0_combout ;
wire \slave1_inst|sm|ren_prev~q ;
wire \slave1_inst|sm|rvalid~0_combout ;
wire \slave1_inst|sm|rvalid~q ;
wire \slave1_inst|sp|Selector6~0_combout ;
wire \slave1_inst|sp|state.RVALID~q ;
wire \slave1_inst|sp|WideOr4~combout ;
wire \slave1_inst|sp|WideOr8~0_combout ;
wire \slave1_inst|sp|Selector14~1_combout ;
wire \slave1_inst|sp|Selector10~0_RESYN646_BDD647 ;
wire \slave1_inst|sp|Selector10~0_combout ;
wire \slave1_inst|sp|Selector14~0_combout ;
wire \slave1_inst|sp|Selector13~3_combout ;
wire \slave1_inst|sp|Selector14~2_combout ;
wire \slave1_inst|sp|Add0~1 ;
wire \slave1_inst|sp|Add0~2_combout ;
wire \slave1_inst|sp|Selector13~2_combout ;
wire \slave1_inst|sp|Add0~3 ;
wire \slave1_inst|sp|Add0~4_combout ;
wire \slave1_inst|sp|Selector12~2_combout ;
wire \slave1_inst|sp|Selector12~0_combout ;
wire \slave1_inst|sp|Selector12~3_combout ;
wire \slave1_inst|sp|Selector12~1_combout ;
wire \slave1_inst|sp|Selector12~4_combout ;
wire \slave1_inst|sp|Equal2~1_combout ;
wire \slave1_inst|sp|Equal2~2_combout ;
wire \slave1_inst|sp|Selector4~0_combout ;
wire \slave1_inst|sp|Selector3~0_combout ;
wire \slave1_inst|sp|state.WDATA~q ;
wire \slave1_inst|sp|Selector4~1_combout ;
wire \slave1_inst|sp|state.SREADY~q ;
wire \slave1_inst|sp|smemwdata~0_combout ;
wire \slave1_inst|sp|Selector0~0_combout ;
wire \slave1_inst|sp|state~13_combout ;
wire \slave1_inst|sp|state.IDLE~q ;
wire \slave1_inst|sp|Selector1~0_combout ;
wire \slave1_inst|sp|state.ADDR~q ;
wire \slave1_inst|sp|Add0~5 ;
wire \slave1_inst|sp|Add0~7 ;
wire \slave1_inst|sp|Add0~8_combout ;
wire \slave1_inst|sp|Selector10~3_combout ;
wire \slave1_inst|sp|Selector10~4_combout ;
wire \slave1_inst|sp|Selector10~5_combout ;
wire \slave1_inst|sp|Selector10~2_combout ;
wire \slave1_inst|sp|Selector10~6_combout ;
wire \slave1_inst|sp|Selector8~1_combout ;
wire \slave1_inst|sp|Selector8~0_combout ;
wire \slave1_inst|sp|Selector8~2_combout ;
wire \slave1_inst|sp|Selector8~3_combout ;
wire \slave1_inst|sp|Selector9~4_combout ;
wire \slave1_inst|sp|Selector9~6_combout ;
wire \slave1_inst|sp|Selector9~5_combout ;
wire \slave1_inst|sp|Selector9~8_combout ;
wire \slave1_inst|sp|Add0~9 ;
wire \slave1_inst|sp|Add0~10_combout ;
wire \slave1_inst|sp|Selector9~7_combout ;
wire \slave1_inst|sp|Add0~11 ;
wire \slave1_inst|sp|Add0~12_combout ;
wire \slave1_inst|sp|Selector8~4_combout ;
wire \slave1_inst|sp|Add0~13 ;
wire \slave1_inst|sp|Add0~14_combout ;
wire \slave1_inst|sp|Selector7~0_combout ;
wire \slave1_inst|sp|Selector7~1_combout ;
wire \slave1_inst|sp|Equal2~0_combout ;
wire \slave1_inst|sp|Equal3~0_combout ;
wire \slave1_inst|sp|Equal3~1_combout ;
wire \slave1_inst|sp|Selector11~0_combout ;
wire \slave1_inst|sp|Add0~6_combout ;
wire \slave1_inst|sp|Selector11~1_combout ;
wire \slave1_inst|sp|Equal1~1_combout ;
wire \slave1_inst|sp|Equal1~0_combout ;
wire \slave1_inst|sp|Equal1~2_combout ;
wire \slave1_inst|sp|Selector2~0_combout ;
wire \slave1_inst|sp|state.RDATA~q ;
wire \slave1_inst|sp|Selector15~0_combout ;
wire \slave1_inst|sp|Selector15~1_combout ;
wire \slave1_inst|sp|svalid~q ;
wire \bus_inst|decoder|mvalid_decoder|out2~1_combout ;
wire \slave2_inst|sp|WideOr4~combout ;
wire \slave2_inst|sp|Equal3~0_combout ;
wire \slave2_inst|sp|Selector3~0_combout ;
wire \slave2_inst|sp|state.WDATA~q ;
wire \slave2_inst|sp|Selector8~5_combout ;
wire \slave2_inst|sp|prev_state~13_combout ;
wire \slave2_inst|sp|prev_state.ADDR~q ;
wire \slave2_inst|sp|Selector8~8_combout ;
wire \slave2_inst|sp|Add0~5 ;
wire \slave2_inst|sp|Add0~7 ;
wire \slave2_inst|sp|Add0~8_combout ;
wire \slave2_inst|sp|Selector10~4_combout ;
wire \slave2_inst|sp|Selector10~5_combout ;
wire \slave2_inst|sp|Selector15~0_combout ;
wire \slave2_inst|sp|Selector10~3_combout ;
wire \slave2_inst|sp|Selector10~1_combout ;
wire \slave2_inst|sp|Selector10~0_RESYN674_BDD675 ;
wire \slave2_inst|sp|Selector10~0_combout ;
wire \slave2_inst|sp|Selector10~2_combout ;
wire \slave2_inst|sp|Selector10~6_combout ;
wire \slave2_inst|sp|Add0~9 ;
wire \slave2_inst|sp|Add0~10_combout ;
wire \slave2_inst|sp|Selector9~8_combout ;
wire \slave2_inst|sp|Selector9~12_combout ;
wire \slave2_inst|sp|Selector9~9_combout ;
wire \slave2_inst|sp|Selector9~11_combout ;
wire \slave2_inst|sp|Selector9~10_combout ;
wire \slave2_inst|sp|Add0~11 ;
wire \slave2_inst|sp|Add0~12_combout ;
wire \slave2_inst|sp|Selector8~4_combout ;
wire \slave2_inst|sp|Selector8~7_combout ;
wire \slave2_inst|sp|Selector8~6_combout ;
wire \slave2_inst|sp|Selector7~2_combout ;
wire \slave2_inst|sp|Selector7~4_combout ;
wire \slave2_inst|sp|Add0~13 ;
wire \slave2_inst|sp|Add0~14_combout ;
wire \slave2_inst|sp|Selector12~0_combout ;
wire \slave2_inst|sp|Selector7~3_combout ;
wire \slave2_inst|sp|Equal2~0_combout ;
wire \slave2_inst|sp|Equal2~1_combout ;
wire \slave2_inst|sp|Selector1~0_combout ;
wire \slave2_inst|sp|state.ADDR~q ;
wire \slave2_inst|sp|WideOr8~0_combout ;
wire \slave2_inst|sp|Selector14~2_RESYN616_BDD617 ;
wire \slave2_inst|sp|Selector14~2_RESYN618_BDD619 ;
wire \slave2_inst|sp|Selector14~2_combout ;
wire \slave2_inst|sp|Add0~1 ;
wire \slave2_inst|sp|Add0~2_combout ;
wire \slave2_inst|sp|Selector13~3_combout ;
wire \slave2_inst|sp|Selector13~2_combout ;
wire \slave2_inst|sp|Selector13~0_combout ;
wire \slave2_inst|sp|Selector13~1_combout ;
wire \slave2_inst|sp|Selector13~4_combout ;
wire \slave2_inst|sp|Add0~3 ;
wire \slave2_inst|sp|Add0~4_combout ;
wire \slave2_inst|sp|Selector12~1_combout ;
wire \slave2_inst|sp|Selector12~2_combout ;
wire \slave2_inst|sp|Selector12~3_combout ;
wire \slave2_inst|sp|Equal3~1_combout ;
wire \slave2_inst|sp|Selector11~0_combout ;
wire \slave2_inst|sp|Add0~6_combout ;
wire \slave2_inst|sp|Selector11~1_combout ;
wire \slave2_inst|sp|Equal2~2_combout ;
wire \slave2_inst|sp|Selector4~0_combout ;
wire \slave2_inst|sp|Selector4~1_combout ;
wire \slave2_inst|sp|state.SREADY~q ;
wire \slave2_inst|sp|Selector16~1_combout ;
wire \slave2_inst|sp|Selector16~0_combout ;
wire \slave2_inst|sp|Selector16~2_combout ;
wire \slave2_inst|sp|smemren~q ;
wire \slave2_inst|sm|ren_prev~0_combout ;
wire \slave2_inst|sm|ren_prev~q ;
wire \slave2_inst|sm|rvalid~0_combout ;
wire \slave2_inst|sm|rvalid~q ;
wire \slave2_inst|sp|Equal1~1_combout ;
wire \slave2_inst|sp|Equal1~0_combout ;
wire \slave2_inst|sp|Equal1~2_combout ;
wire \slave2_inst|sp|Selector2~0_combout ;
wire \slave2_inst|sp|state.RDATA~q ;
wire \slave2_inst|sp|smemwdata~0_combout ;
wire \slave2_inst|sp|Selector0~0_combout ;
wire \slave2_inst|sp|state~13_combout ;
wire \slave2_inst|sp|state.IDLE~q ;
wire \slave2_inst|sp|mode~0_combout ;
wire \slave2_inst|sp|mode~q ;
wire \slave2_inst|sp|Selector6~0_combout ;
wire \slave2_inst|sp|state.RVALID~q ;
wire \slave2_inst|sp|Selector15~1_combout ;
wire \slave2_inst|sp|svalid~q ;
wire \bus_inst|rctrl_mux|Mux0~1_RESYN600_BDD601 ;
wire \bus_inst|rctrl_mux|Mux0~1_combout ;
wire \master1_port|Selector13~0_combout ;
wire \master1_port|Selector12~0_combout ;
wire \master1_port|Add1~6_combout ;
wire \master1_port|Selector12~1_combout ;
wire \master1_port|Selector5~0_combout ;
wire \master1_port|Add1~4_combout ;
wire \master1_port|Selector13~2_RESYN614_BDD615 ;
wire \master1_port|Selector13~2_combout ;
wire \master1_port|Selector3~0_combout ;
wire \bus_inst|bus_arbiter|msplit1~2_combout ;
wire \bus_inst|bus_arbiter|split_owner~6_combout ;
wire \bus_inst|bus_arbiter|split_owner~5_combout ;
wire \bus_inst|bus_arbiter|split_owner~7_combout ;
wire \bus_inst|bus_arbiter|split_owner.NONE~q ;
wire \bus_inst|bus_arbiter|msplit1~3_combout ;
wire \bus_inst|bus_arbiter|msplit1~q ;
wire \master1_port|Selector7~0_combout ;
wire \master1_port|state.SPLIT~q ;
wire \master1_port|Selector2~0_combout ;
wire \master1_port|Selector2~1_combout ;
wire \master1_port|Selector2~2_combout ;
wire \master1_port|state.RDATA~q ;
wire \master1_port|Selector14~0_combout ;
wire \master1_port|Selector14~1_combout ;
wire \master1_port|Selector15~0_combout ;
wire \master1_port|Selector25~7_combout ;
wire \SW[1]~input_o ;
wire \SW[3]~input_o ;
wire \sw_sync2[3]~feeder_combout ;
wire \full_address[12]~1_combout ;
wire \master1_port|addr~2_combout ;
wire \m1_daddr[13]~feeder_combout ;
wire \master1_port|addr~1_combout ;
wire \master1_port|Selector25~5_combout ;
wire \master1_port|Selector25~6_combout ;
wire \master1_port|Selector25~8_combout ;
wire \master1_port|Selector25~0_combout ;
wire \KEY[1]~input_o ;
wire \key1_sync[0]~0_combout ;
wire \data_pattern[0]~7_combout ;
wire \data_pattern[1]~8_combout ;
wire \Equal1~0_combout ;
wire \data_pattern[1]~9 ;
wire \data_pattern[2]~10_combout ;
wire \master1_port|wdata~4_combout ;
wire \data_pattern[2]~11 ;
wire \data_pattern[3]~12_combout ;
wire \m1_dwdata[3]~feeder_combout ;
wire \master1_port|wdata~7_combout ;
wire \m1_dwdata[0]~feeder_combout ;
wire \master1_port|wdata~6_combout ;
wire \m1_dwdata[1]~feeder_combout ;
wire \master1_port|wdata~5_combout ;
wire \master1_port|Mux2~2_combout ;
wire \master1_port|Mux2~3_combout ;
wire \data_pattern[3]~13 ;
wire \data_pattern[4]~14_combout ;
wire \m1_dwdata[4]~feeder_combout ;
wire \master1_port|wdata~2_combout ;
wire \data_pattern[4]~15 ;
wire \data_pattern[5]~16_combout ;
wire \data_pattern[5]~17 ;
wire \data_pattern[6]~18_combout ;
wire \m1_dwdata[6]~feeder_combout ;
wire \master1_port|wdata~1_combout ;
wire \master1_port|Mux2~0_combout ;
wire \master1_port|wdata~0_combout ;
wire \data_pattern[6]~19 ;
wire \data_pattern[7]~20_combout ;
wire \m1_dwdata[7]~feeder_combout ;
wire \master1_port|wdata~3_combout ;
wire \master1_port|Mux2~1_combout ;
wire \master1_port|Selector25~3_combout ;
wire \SW[2]~input_o ;
wire \full_address[11]~0_combout ;
wire \master1_port|addr~0_combout ;
wire \master1_port|Selector25~1_combout ;
wire \master1_port|Selector25~2_combout ;
wire \master1_port|Selector25~4_combout ;
wire \master1_port|Selector25~9_combout ;
wire \master1_port|mwdata~q ;
wire \master2_bridge|master|Decoder0~0_combout ;
wire \master2_bridge|master|Equal1~2_combout ;
wire \master2_bridge|master|Selector5~0_combout ;
wire \master2_bridge|master|state.SADDR~q ;
wire \master2_bridge|master|Selector25~2_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~1_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~2_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[17]~1_combout ;
wire \master2_bridge|fifo_din~2_combout ;
wire \master2_bridge|fifo_queue|queue~38_OTERM309 ;
wire \master2_bridge|fifo_queue|queue~38_q ;
wire \master2_bridge|fifo_queue|queue~80_q ;
wire \master2_bridge|fifo_queue|queue~17_OTERM183 ;
wire \master2_bridge|fifo_queue|queue~17_q ;
wire \master2_bridge|fifo_queue|queue~59_OTERM225 ;
wire \master2_bridge|fifo_queue|queue~59_q ;
wire \master2_bridge|fifo_queue|queue~187_combout ;
wire \master2_bridge|fifo_queue|queue~188_combout ;
wire \master2_bridge|fifo_queue|queue~164feeder_combout ;
wire \master2_bridge|fifo_queue|queue~164_q ;
wire \master2_bridge|fifo_queue|queue~143_q ;
wire \master2_bridge|fifo_queue|queue~101_OTERM267 ;
wire \master2_bridge|fifo_queue|queue~101_q ;
wire \master2_bridge|fifo_queue|queue~122_q ;
wire \master2_bridge|fifo_queue|queue~185_combout ;
wire \master2_bridge|fifo_queue|queue~186_combout ;
wire \master2_bridge|fifo_queue|queue~189_combout ;
wire \master2_bridge|master|wdata~0_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~5_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~3_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[16]~3_combout ;
wire \master2_bridge|fifo_din~4_combout ;
wire \master2_bridge|fifo_queue|queue~100_OTERM263 ;
wire \master2_bridge|fifo_queue|queue~100_q ;
wire \master2_bridge|fifo_queue|queue~121_q ;
wire \master2_bridge|fifo_queue|queue~195_combout ;
wire \master2_bridge|fifo_queue|queue~142_q ;
wire \master2_bridge|fifo_queue|queue~163feeder_combout ;
wire \master2_bridge|fifo_queue|queue~163_q ;
wire \master2_bridge|fifo_queue|queue~196_combout ;
wire \master2_bridge|fifo_queue|queue~37_OTERM305 ;
wire \master2_bridge|fifo_queue|queue~37_q ;
wire \master2_bridge|fifo_queue|queue~79_q ;
wire \master2_bridge|fifo_queue|queue~16_OTERM179 ;
wire \master2_bridge|fifo_queue|queue~16_q ;
wire \master2_bridge|fifo_queue|queue~58_OTERM221 ;
wire \master2_bridge|fifo_queue|queue~58_q ;
wire \master2_bridge|fifo_queue|queue~197_combout ;
wire \master2_bridge|fifo_queue|queue~198_combout ;
wire \master2_bridge|fifo_queue|queue~199_combout ;
wire \master2_bridge|master|wdata~2_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~4_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[18]~2_combout ;
wire \master2_bridge|fifo_din~3_combout ;
wire \master2_bridge|fifo_queue|queue~39_OTERM307 ;
wire \master2_bridge|fifo_queue|queue~39_q ;
wire \master2_bridge|fifo_queue|queue~81_q ;
wire \master2_bridge|fifo_queue|queue~18_OTERM181 ;
wire \master2_bridge|fifo_queue|queue~18_q ;
wire \master2_bridge|fifo_queue|queue~60_OTERM223 ;
wire \master2_bridge|fifo_queue|queue~60_q ;
wire \master2_bridge|fifo_queue|queue~192_combout ;
wire \master2_bridge|fifo_queue|queue~193_combout ;
wire \master2_bridge|fifo_queue|queue~165feeder_combout ;
wire \master2_bridge|fifo_queue|queue~165_q ;
wire \master2_bridge|fifo_queue|queue~144_q ;
wire \master2_bridge|fifo_queue|queue~102_OTERM265 ;
wire \master2_bridge|fifo_queue|queue~102_q ;
wire \master2_bridge|fifo_queue|queue~123_q ;
wire \master2_bridge|fifo_queue|queue~190_combout ;
wire \master2_bridge|fifo_queue|queue~191_combout ;
wire \master2_bridge|fifo_queue|queue~194_combout ;
wire \master2_bridge|master|wdata~1_combout ;
wire \master2_bridge|master|Mux2~0_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[19]~4_combout ;
wire \master2_bridge|fifo_din~5_combout ;
wire \master2_bridge|fifo_queue|queue~40_OTERM303 ;
wire \master2_bridge|fifo_queue|queue~40_q ;
wire \master2_bridge|fifo_queue|queue~82_q ;
wire \master2_bridge|fifo_queue|queue~61_OTERM219 ;
wire \master2_bridge|fifo_queue|queue~61_q ;
wire \master2_bridge|fifo_queue|queue~19_OTERM177 ;
wire \master2_bridge|fifo_queue|queue~19_q ;
wire \master2_bridge|fifo_queue|queue~202_combout ;
wire \master2_bridge|fifo_queue|queue~203_combout ;
wire \master2_bridge|fifo_queue|queue~166feeder_combout ;
wire \master2_bridge|fifo_queue|queue~166_q ;
wire \master2_bridge|fifo_queue|queue~103_OTERM261 ;
wire \master2_bridge|fifo_queue|queue~103_q ;
wire \master2_bridge|fifo_queue|queue~124_q ;
wire \master2_bridge|fifo_queue|queue~200_combout ;
wire \master2_bridge|fifo_queue|queue~145_q ;
wire \master2_bridge|fifo_queue|queue~201_combout ;
wire \master2_bridge|fifo_queue|queue~204_combout ;
wire \master2_bridge|master|wdata~3_combout ;
wire \master2_bridge|master|Mux2~1_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~8_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[13]~6_combout ;
wire \master2_bridge|fifo_din~7_combout ;
wire \master2_bridge|fifo_queue|queue~34_OTERM299 ;
wire \master2_bridge|fifo_queue|queue~34_q ;
wire \master2_bridge|fifo_queue|queue~13_OTERM173 ;
wire \master2_bridge|fifo_queue|queue~13_q ;
wire \master2_bridge|fifo_queue|queue~55_OTERM215 ;
wire \master2_bridge|fifo_queue|queue~55_q ;
wire \master2_bridge|fifo_queue|queue~212_combout ;
wire \master2_bridge|fifo_queue|queue~76_q ;
wire \master2_bridge|fifo_queue|queue~213_combout ;
wire \master2_bridge|fifo_queue|queue~160_q ;
wire \master2_bridge|fifo_queue|queue~139_q ;
wire \master2_bridge|fifo_queue|queue~97_OTERM257 ;
wire \master2_bridge|fifo_queue|queue~97_q ;
wire \master2_bridge|fifo_queue|queue~118_q ;
wire \master2_bridge|fifo_queue|queue~210_combout ;
wire \master2_bridge|fifo_queue|queue~211_combout ;
wire \master2_bridge|fifo_queue|queue~214_combout ;
wire \master2_bridge|master|wdata~5_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~9_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~10_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[12]~7_combout ;
wire \master2_bridge|fifo_din~8_combout ;
wire \master2_bridge|fifo_queue|queue~96_OTERM255 ;
wire \master2_bridge|fifo_queue|queue~96_q ;
wire \master2_bridge|fifo_queue|queue~117_q ;
wire \master2_bridge|fifo_queue|queue~215_combout ;
wire \master2_bridge|fifo_queue|queue~159feeder_combout ;
wire \master2_bridge|fifo_queue|queue~159_q ;
wire \master2_bridge|fifo_queue|queue~138_q ;
wire \master2_bridge|fifo_queue|queue~216_combout ;
wire \master2_bridge|fifo_queue|queue~33_OTERM297 ;
wire \master2_bridge|fifo_queue|queue~33_q ;
wire \master2_bridge|fifo_queue|queue~75_q ;
wire \master2_bridge|fifo_queue|queue~54_OTERM213 ;
wire \master2_bridge|fifo_queue|queue~54_q ;
wire \master2_bridge|fifo_queue|queue~12_OTERM171 ;
wire \master2_bridge|fifo_queue|queue~12_q ;
wire \master2_bridge|fifo_queue|queue~217_combout ;
wire \master2_bridge|fifo_queue|queue~218_combout ;
wire \master2_bridge|fifo_queue|queue~219_combout ;
wire \master2_bridge|master|wdata~6_combout ;
wire \master2_bridge|master|Mux2~2_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~6_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~7_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[14]~5_combout ;
wire \master2_bridge|fifo_din~6_combout ;
wire \master2_bridge|fifo_queue|queue~35_OTERM301 ;
wire \master2_bridge|fifo_queue|queue~35_q ;
wire \master2_bridge|fifo_queue|queue~77_q ;
wire \master2_bridge|fifo_queue|queue~14_OTERM175 ;
wire \master2_bridge|fifo_queue|queue~14_q ;
wire \master2_bridge|fifo_queue|queue~56_OTERM217 ;
wire \master2_bridge|fifo_queue|queue~56_q ;
wire \master2_bridge|fifo_queue|queue~207_combout ;
wire \master2_bridge|fifo_queue|queue~208_combout ;
wire \master2_bridge|fifo_queue|queue~161_q ;
wire \master2_bridge|fifo_queue|queue~140_q ;
wire \master2_bridge|fifo_queue|queue~98_OTERM259 ;
wire \master2_bridge|fifo_queue|queue~98_q ;
wire \master2_bridge|fifo_queue|queue~119_q ;
wire \master2_bridge|fifo_queue|queue~205_combout ;
wire \master2_bridge|fifo_queue|queue~206_combout ;
wire \master2_bridge|fifo_queue|queue~209_combout ;
wire \master2_bridge|master|wdata~4_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~11_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[15]~8_combout ;
wire \master2_bridge|fifo_din~9_combout ;
wire \master2_bridge|fifo_queue|queue~15_OTERM169 ;
wire \master2_bridge|fifo_queue|queue~15_q ;
wire \master2_bridge|fifo_queue|queue~57_OTERM211 ;
wire \master2_bridge|fifo_queue|queue~57_q ;
wire \master2_bridge|fifo_queue|queue~222_combout ;
wire \master2_bridge|fifo_queue|queue~78_q ;
wire \master2_bridge|fifo_queue|queue~36_OTERM295 ;
wire \master2_bridge|fifo_queue|queue~36_q ;
wire \master2_bridge|fifo_queue|queue~223_combout ;
wire \master2_bridge|fifo_queue|queue~99_OTERM253 ;
wire \master2_bridge|fifo_queue|queue~99_q ;
wire \master2_bridge|fifo_queue|queue~120_q ;
wire \master2_bridge|fifo_queue|queue~220_combout ;
wire \master2_bridge|fifo_queue|queue~162feeder_combout ;
wire \master2_bridge|fifo_queue|queue~162_q ;
wire \master2_bridge|fifo_queue|queue~141_q ;
wire \master2_bridge|fifo_queue|queue~221_combout ;
wire \master2_bridge|fifo_queue|queue~224_combout ;
wire \master2_bridge|master|wdata~7_combout ;
wire \master2_bridge|master|Mux2~3_combout ;
wire \master2_bridge|master|Selector25~1_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~17_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[3]~19_combout ;
wire \master2_bridge|fifo_din~20_combout ;
wire \master2_bridge|fifo_queue|queue~87_OTERM231 ;
wire \master2_bridge|fifo_queue|queue~87_q ;
wire \master2_bridge|fifo_queue|queue~108_q ;
wire \master2_bridge|fifo_queue|queue~275_combout ;
wire \master2_bridge|fifo_queue|queue~150feeder_combout ;
wire \master2_bridge|fifo_queue|queue~150_q ;
wire \master2_bridge|fifo_queue|queue~129_q ;
wire \master2_bridge|fifo_queue|queue~276_combout ;
wire \master2_bridge|fifo_queue|queue~24_OTERM273 ;
wire \master2_bridge|fifo_queue|queue~24_q ;
wire \master2_bridge|fifo_queue|queue~66_q ;
wire \master2_bridge|fifo_queue|queue~3_OTERM147 ;
wire \master2_bridge|fifo_queue|queue~3_q ;
wire \master2_bridge|fifo_queue|queue~45_OTERM189 ;
wire \master2_bridge|fifo_queue|queue~45_q ;
wire \master2_bridge|fifo_queue|queue~277_combout ;
wire \master2_bridge|fifo_queue|queue~278_combout ;
wire \master2_bridge|fifo_queue|queue~279_combout ;
wire \master2_bridge|master|addr~10_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~16_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~15_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[2]~16_combout ;
wire \master2_bridge|fifo_din~17_combout ;
wire \master2_bridge|fifo_queue|queue~86_OTERM237 ;
wire \master2_bridge|fifo_queue|queue~86_q ;
wire \master2_bridge|fifo_queue|queue~107_q ;
wire \master2_bridge|fifo_queue|queue~260_combout ;
wire \master2_bridge|fifo_queue|queue~149feeder_combout ;
wire \master2_bridge|fifo_queue|queue~149_q ;
wire \master2_bridge|fifo_queue|queue~128_q ;
wire \master2_bridge|fifo_queue|queue~261_combout ;
wire \master2_bridge|fifo_queue|queue~23_OTERM279 ;
wire \master2_bridge|fifo_queue|queue~23_q ;
wire \master2_bridge|fifo_queue|queue~65_q ;
wire \master2_bridge|fifo_queue|queue~2_OTERM153 ;
wire \master2_bridge|fifo_queue|queue~2_q ;
wire \master2_bridge|fifo_queue|queue~44_OTERM195 ;
wire \master2_bridge|fifo_queue|queue~44_q ;
wire \master2_bridge|fifo_queue|queue~262_combout ;
wire \master2_bridge|fifo_queue|queue~263_combout ;
wire \master2_bridge|fifo_queue|queue~264_combout ;
wire \master2_bridge|master|addr~7_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[1]~17_combout ;
wire \master2_bridge|fifo_din~18_combout ;
wire \master2_bridge|fifo_queue|queue~22_OTERM277 ;
wire \master2_bridge|fifo_queue|queue~22_q ;
wire \master2_bridge|fifo_queue|queue~43_OTERM193 ;
wire \master2_bridge|fifo_queue|queue~43_q ;
wire \master2_bridge|fifo_queue|queue~1_OTERM151 ;
wire \master2_bridge|fifo_queue|queue~1_q ;
wire \master2_bridge|fifo_queue|queue~267_combout ;
wire \master2_bridge|fifo_queue|queue~64_q ;
wire \master2_bridge|fifo_queue|queue~268_combout ;
wire \master2_bridge|fifo_queue|queue~85_OTERM235 ;
wire \master2_bridge|fifo_queue|queue~85_q ;
wire \master2_bridge|fifo_queue|queue~106_q ;
wire \master2_bridge|fifo_queue|queue~265_combout ;
wire \master2_bridge|fifo_queue|queue~148_q ;
wire \master2_bridge|fifo_queue|queue~127_q ;
wire \master2_bridge|fifo_queue|queue~266_combout ;
wire \master2_bridge|fifo_queue|queue~269_combout ;
wire \master2_bridge|master|addr~8_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~13_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[0]~18_combout ;
wire \master2_bridge|fifo_din~19_combout ;
wire \master2_bridge|fifo_queue|queue~147_q ;
wire \master2_bridge|fifo_queue|queue~126_q ;
wire \master2_bridge|fifo_queue|queue~84_OTERM233 ;
wire \master2_bridge|fifo_queue|queue~84_q ;
wire \master2_bridge|fifo_queue|queue~105_q ;
wire \master2_bridge|fifo_queue|queue~270_combout ;
wire \master2_bridge|fifo_queue|queue~271_combout ;
wire \master2_bridge|fifo_queue|queue~21_OTERM275 ;
wire \master2_bridge|fifo_queue|queue~21_q ;
wire \master2_bridge|fifo_queue|queue~63_q ;
wire \master2_bridge|fifo_queue|queue~42_OTERM191 ;
wire \master2_bridge|fifo_queue|queue~42_q ;
wire \master2_bridge|fifo_queue|queue~0_OTERM149 ;
wire \master2_bridge|fifo_queue|queue~0_q ;
wire \master2_bridge|fifo_queue|queue~272_combout ;
wire \master2_bridge|fifo_queue|queue~273_combout ;
wire \master2_bridge|fifo_queue|queue~274_combout ;
wire \master2_bridge|master|addr~9_combout ;
wire \master2_bridge|master|Mux1~4_combout ;
wire \master2_bridge|master|Mux1~5_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[9]~11_combout ;
wire \master2_bridge|fifo_din~12_combout ;
wire \master2_bridge|fifo_queue|queue~93_OTERM247 ;
wire \master2_bridge|fifo_queue|queue~93_q ;
wire \master2_bridge|fifo_queue|queue~114_q ;
wire \master2_bridge|fifo_queue|queue~235_combout ;
wire \master2_bridge|fifo_queue|queue~156feeder_combout ;
wire \master2_bridge|fifo_queue|queue~156_q ;
wire \master2_bridge|fifo_queue|queue~135_q ;
wire \master2_bridge|fifo_queue|queue~236_combout ;
wire \master2_bridge|fifo_queue|queue~30_OTERM289 ;
wire \master2_bridge|fifo_queue|queue~30_q ;
wire \master2_bridge|fifo_queue|queue~72_q ;
wire \master2_bridge|fifo_queue|queue~51_OTERM205 ;
wire \master2_bridge|fifo_queue|queue~51_q ;
wire \master2_bridge|fifo_queue|queue~9_OTERM163 ;
wire \master2_bridge|fifo_queue|queue~9_q ;
wire \master2_bridge|fifo_queue|queue~237_combout ;
wire \master2_bridge|fifo_queue|queue~238_combout ;
wire \master2_bridge|fifo_queue|queue~239_combout ;
wire \master2_bridge|master|addr~2_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~12_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[8]~10_combout ;
wire \master2_bridge|fifo_din~11_combout ;
wire \master2_bridge|fifo_queue|queue~29_OTERM291 ;
wire \master2_bridge|fifo_queue|queue~29_q ;
wire \master2_bridge|fifo_queue|queue~50_OTERM207 ;
wire \master2_bridge|fifo_queue|queue~50_q ;
wire \master2_bridge|fifo_queue|queue~8_OTERM165 ;
wire \master2_bridge|fifo_queue|queue~8_q ;
wire \master2_bridge|fifo_queue|queue~232_combout ;
wire \master2_bridge|fifo_queue|queue~71_q ;
wire \master2_bridge|fifo_queue|queue~233_combout ;
wire \master2_bridge|fifo_queue|queue~92_OTERM249 ;
wire \master2_bridge|fifo_queue|queue~92_q ;
wire \master2_bridge|fifo_queue|queue~113_q ;
wire \master2_bridge|fifo_queue|queue~230_combout ;
wire \master2_bridge|fifo_queue|queue~134_q ;
wire \master2_bridge|fifo_queue|queue~155_q ;
wire \master2_bridge|fifo_queue|queue~231_combout ;
wire \master2_bridge|fifo_queue|queue~234_combout ;
wire \master2_bridge|master|addr~1_combout ;
wire \master2_bridge|master|Mux1~1_RESYN620_BDD621 ;
wire \master2_bridge|uart_module|receiver|temp_data[10]~9_combout ;
wire \master2_bridge|fifo_din~10_combout ;
wire \master2_bridge|fifo_queue|queue~157_q ;
wire \master2_bridge|fifo_queue|queue~136_q ;
wire \master2_bridge|fifo_queue|queue~94_OTERM251 ;
wire \master2_bridge|fifo_queue|queue~94_q ;
wire \master2_bridge|fifo_queue|queue~115_q ;
wire \master2_bridge|fifo_queue|queue~225_combout ;
wire \master2_bridge|fifo_queue|queue~226_combout ;
wire \master2_bridge|fifo_queue|queue~31_OTERM293 ;
wire \master2_bridge|fifo_queue|queue~31_q ;
wire \master2_bridge|fifo_queue|queue~73_q ;
wire \master2_bridge|fifo_queue|queue~10_OTERM167 ;
wire \master2_bridge|fifo_queue|queue~10_q ;
wire \master2_bridge|fifo_queue|queue~52_OTERM209 ;
wire \master2_bridge|fifo_queue|queue~52_q ;
wire \master2_bridge|fifo_queue|queue~227_combout ;
wire \master2_bridge|fifo_queue|queue~228_combout ;
wire \master2_bridge|fifo_queue|queue~229_combout ;
wire \master2_bridge|master|addr~0_combout ;
wire \master2_bridge|master|Mux1~1_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[11]~20_combout ;
wire \master2_bridge|fifo_din~21_combout ;
wire \master2_bridge|fifo_queue|queue~32_OTERM271 ;
wire \master2_bridge|fifo_queue|queue~32_q ;
wire \master2_bridge|fifo_queue|queue~74_q ;
wire \master2_bridge|fifo_queue|queue~11_OTERM145 ;
wire \master2_bridge|fifo_queue|queue~11_q ;
wire \master2_bridge|fifo_queue|queue~53_OTERM187 ;
wire \master2_bridge|fifo_queue|queue~53_q ;
wire \master2_bridge|fifo_queue|queue~282_combout ;
wire \master2_bridge|fifo_queue|queue~283_combout ;
wire \master2_bridge|fifo_queue|queue~158_q ;
wire \master2_bridge|fifo_queue|queue~137_q ;
wire \master2_bridge|fifo_queue|queue~95_OTERM229 ;
wire \master2_bridge|fifo_queue|queue~95_q ;
wire \master2_bridge|fifo_queue|queue~116_q ;
wire \master2_bridge|fifo_queue|queue~280_combout ;
wire \master2_bridge|fifo_queue|queue~281_combout ;
wire \master2_bridge|fifo_queue|queue~284_combout ;
wire \master2_bridge|master|addr~11_combout ;
wire \master2_bridge|master|Mux1~7_combout ;
wire \master2_bridge|uart_module|receiver|Decoder0~14_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[7]~15_combout ;
wire \master2_bridge|fifo_din~16_combout ;
wire \master2_bridge|fifo_queue|queue~28_OTERM281 ;
wire \master2_bridge|fifo_queue|queue~28_q ;
wire \master2_bridge|fifo_queue|queue~70_q ;
wire \master2_bridge|fifo_queue|queue~49_OTERM197 ;
wire \master2_bridge|fifo_queue|queue~49_q ;
wire \master2_bridge|fifo_queue|queue~7_OTERM155 ;
wire \master2_bridge|fifo_queue|queue~7_q ;
wire \master2_bridge|fifo_queue|queue~257_combout ;
wire \master2_bridge|fifo_queue|queue~258_combout ;
wire \master2_bridge|fifo_queue|queue~112_q ;
wire \master2_bridge|fifo_queue|queue~91_OTERM239 ;
wire \master2_bridge|fifo_queue|queue~91_q ;
wire \master2_bridge|fifo_queue|queue~255_combout ;
wire \master2_bridge|fifo_queue|queue~154_q ;
wire \master2_bridge|fifo_queue|queue~133_q ;
wire \master2_bridge|fifo_queue|queue~256_combout ;
wire \master2_bridge|fifo_queue|queue~259_combout ;
wire \master2_bridge|master|addr~6_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[5]~12_combout ;
wire \master2_bridge|fifo_din~13_combout ;
wire \master2_bridge|fifo_queue|queue~26_OTERM287 ;
wire \master2_bridge|fifo_queue|queue~26_q ;
wire \master2_bridge|fifo_queue|queue~47_OTERM203 ;
wire \master2_bridge|fifo_queue|queue~47_q ;
wire \master2_bridge|fifo_queue|queue~5_OTERM161 ;
wire \master2_bridge|fifo_queue|queue~5_q ;
wire \master2_bridge|fifo_queue|queue~242_combout ;
wire \master2_bridge|fifo_queue|queue~68_q ;
wire \master2_bridge|fifo_queue|queue~243_combout ;
wire \master2_bridge|fifo_queue|queue~152_q ;
wire \master2_bridge|fifo_queue|queue~131_q ;
wire \master2_bridge|fifo_queue|queue~89_OTERM245 ;
wire \master2_bridge|fifo_queue|queue~89_q ;
wire \master2_bridge|fifo_queue|queue~110_q ;
wire \master2_bridge|fifo_queue|queue~240_combout ;
wire \master2_bridge|fifo_queue|queue~241_combout ;
wire \master2_bridge|fifo_queue|queue~244_combout ;
wire \master2_bridge|master|addr~3_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[6]~13_combout ;
wire \master2_bridge|fifo_din~14_combout ;
wire \master2_bridge|fifo_queue|queue~153_q ;
wire \master2_bridge|fifo_queue|queue~90_OTERM243 ;
wire \master2_bridge|fifo_queue|queue~90_q ;
wire \master2_bridge|fifo_queue|queue~111_q ;
wire \master2_bridge|fifo_queue|queue~245_combout ;
wire \master2_bridge|fifo_queue|queue~132_q ;
wire \master2_bridge|fifo_queue|queue~246_combout ;
wire \master2_bridge|fifo_queue|queue~27_OTERM285 ;
wire \master2_bridge|fifo_queue|queue~27_q ;
wire \master2_bridge|fifo_queue|queue~48_OTERM201 ;
wire \master2_bridge|fifo_queue|queue~48_q ;
wire \master2_bridge|fifo_queue|queue~6_OTERM159 ;
wire \master2_bridge|fifo_queue|queue~6_q ;
wire \master2_bridge|fifo_queue|queue~247_combout ;
wire \master2_bridge|fifo_queue|queue~69_q ;
wire \master2_bridge|fifo_queue|queue~248_combout ;
wire \master2_bridge|fifo_queue|queue~249_combout ;
wire \master2_bridge|master|addr~4_combout ;
wire \master2_bridge|uart_module|receiver|temp_data[4]~14_combout ;
wire \master2_bridge|fifo_din~15_combout ;
wire \master2_bridge|fifo_queue|queue~25_OTERM283 ;
wire \master2_bridge|fifo_queue|queue~25_q ;
wire \master2_bridge|fifo_queue|queue~67_q ;
wire \master2_bridge|fifo_queue|queue~46_OTERM199 ;
wire \master2_bridge|fifo_queue|queue~46_q ;
wire \master2_bridge|fifo_queue|queue~4_OTERM157 ;
wire \master2_bridge|fifo_queue|queue~4_q ;
wire \master2_bridge|fifo_queue|queue~252_combout ;
wire \master2_bridge|fifo_queue|queue~253_combout ;
wire \master2_bridge|fifo_queue|queue~151feeder_combout ;
wire \master2_bridge|fifo_queue|queue~151_q ;
wire \master2_bridge|fifo_queue|queue~88_OTERM241 ;
wire \master2_bridge|fifo_queue|queue~88_q ;
wire \master2_bridge|fifo_queue|queue~109_q ;
wire \master2_bridge|fifo_queue|queue~250_combout ;
wire \master2_bridge|fifo_queue|queue~130_q ;
wire \master2_bridge|fifo_queue|queue~251_combout ;
wire \master2_bridge|fifo_queue|queue~254_combout ;
wire \master2_bridge|master|addr~5_combout ;
wire \master2_bridge|master|Mux1~2_combout ;
wire \master2_bridge|master|Mux1~3_combout ;
wire \master2_bridge|master|Mux0~0_combout ;
wire \master2_bridge|master|Mux0~1_combout ;
wire \master2_bridge|master|Mux1~6_combout ;
wire \master2_bridge|master|Mux1~8_combout ;
wire \master2_bridge|master|Selector25~3_combout ;
wire \master2_bridge|master|Selector25~4_combout ;
wire \master2_bridge|master|mwdata~q ;
wire \bus_inst|wdata_mux|out[0]~0_combout ;
wire \bus_inst|decoder|Selector8~1_combout ;
wire \bus_inst|decoder|split_slave_addr~0_combout ;
wire \bus_inst|decoder|mvalid_decoder|out3~0_combout ;
wire \slave3_bridge|slave|mode~0_combout ;
wire \slave3_bridge|slave|mode~q ;
wire \slave3_bridge|slave|Selector4~0_combout ;
wire \slave3_bridge|slave|state.SPLIT~q ;
wire \bus_inst|bus_arbiter|state~7_combout ;
wire \bus_inst|bus_arbiter|always2~1_combout ;
wire \bus_inst|bus_arbiter|state~6_combout ;
wire \bus_inst|bus_arbiter|Selector0~3_RESYN680_BDD681 ;
wire \bus_inst|bus_arbiter|Selector0~3_RESYN688_BDD689 ;
wire \bus_inst|bus_arbiter|Selector0~3_RESYN692_BDD693 ;
wire \bus_inst|bus_arbiter|Selector0~3_RESYN682_BDD683 ;
wire \bus_inst|bus_arbiter|always0~0_combout ;
wire \bus_inst|bus_arbiter|Selector0~3_RESYN686_BDD687 ;
wire \bus_inst|bus_arbiter|Selector0~3_RESYN690_BDD691 ;
wire \bus_inst|bus_arbiter|Selector0~3_combout ;
wire \bus_inst|bus_arbiter|state~8_combout ;
wire \bus_inst|bus_arbiter|state.IDLE~q ;
wire \bus_inst|bus_arbiter|Selector2~1_combout ;
wire \slave3_bridge|slave|Selector16~0_combout ;
wire \slave3_bridge|slave|Selector16~1_combout ;
wire \slave3_bridge|slave|Selector16~2_combout ;
wire \slave3_bridge|slave|smemren~q ;
wire \slave3_bridge|slave|Equal2~3_combout ;
wire \slave3_bridge|slave|Decoder0~0_combout ;
wire \slave3_bridge|slave|Selector18~0_combout ;
wire \slave3_bridge|slave|smemaddr~0_combout ;
wire \slave3_bridge|Selector2~0_combout ;
wire \slave3_bridge|Selector2~1_combout ;
wire \slave3_bridge|state.RSEND~q ;
wire \slave3_bridge|u_en~0_combout ;
wire \slave3_bridge|u_en~q ;
wire \slave3_bridge|uart_module|transmitter|Selector21~0_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector9~0_combout ;
wire \slave3_bridge|uart_module|transmitter|Add0~1 ;
wire \slave3_bridge|uart_module|transmitter|Add0~2_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector20~0_combout ;
wire \slave3_bridge|uart_module|transmitter|Add0~3 ;
wire \slave3_bridge|uart_module|transmitter|Add0~4_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector19~0_combout ;
wire \slave3_bridge|uart_module|transmitter|Add0~5 ;
wire \slave3_bridge|uart_module|transmitter|Add0~6_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector18~0_combout ;
wire \slave3_bridge|uart_module|transmitter|Add0~7 ;
wire \slave3_bridge|uart_module|transmitter|Add0~8_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector17~0_combout ;
wire \slave3_bridge|uart_module|transmitter|Add0~9 ;
wire \slave3_bridge|uart_module|transmitter|Add0~10_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector16~0_combout ;
wire \slave3_bridge|uart_module|transmitter|Add0~11 ;
wire \slave3_bridge|uart_module|transmitter|Add0~12_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector15~0_combout ;
wire \slave3_bridge|uart_module|transmitter|Add0~13 ;
wire \slave3_bridge|uart_module|transmitter|Add0~14_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector14~0_combout ;
wire \slave3_bridge|uart_module|transmitter|Add0~15 ;
wire \slave3_bridge|uart_module|transmitter|Add0~16_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector13~0_combout ;
wire \slave3_bridge|uart_module|transmitter|Add0~17 ;
wire \slave3_bridge|uart_module|transmitter|Add0~18_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector12~0_combout ;
wire \slave3_bridge|uart_module|transmitter|Add0~19 ;
wire \slave3_bridge|uart_module|transmitter|Add0~20_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector11~0_combout ;
wire \slave3_bridge|uart_module|transmitter|Add0~21 ;
wire \slave3_bridge|uart_module|transmitter|Add0~22_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector10~0_combout ;
wire \slave3_bridge|uart_module|transmitter|Add0~23 ;
wire \slave3_bridge|uart_module|transmitter|Add0~24_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector9~1_combout ;
wire \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN592_BDD593 ;
wire \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN594_BDD595 ;
wire \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN596_BDD597 ;
wire \slave3_bridge|uart_module|transmitter|Equal0~3_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector1~2_combout ;
wire \slave3_bridge|uart_module|transmitter|state.TX_START~q ;
wire \slave3_bridge|uart_module|transmitter|c_bits[0]~5_combout ;
wire \slave3_bridge|uart_module|transmitter|data[19]~0_combout ;
wire \slave3_bridge|uart_module|transmitter|c_bits~11_combout ;
wire \slave3_bridge|uart_module|transmitter|c_bits~12_combout ;
wire \slave3_bridge|uart_module|transmitter|c_bits[0]~6 ;
wire \slave3_bridge|uart_module|transmitter|c_bits[1]~7_combout ;
wire \slave3_bridge|uart_module|transmitter|c_bits[1]~8 ;
wire \slave3_bridge|uart_module|transmitter|c_bits[2]~9_combout ;
wire \slave3_bridge|uart_module|transmitter|c_bits[2]~10 ;
wire \slave3_bridge|uart_module|transmitter|c_bits[3]~13_combout ;
wire \slave3_bridge|uart_module|transmitter|Equal1~1_RESYN668_BDD669 ;
wire \slave3_bridge|uart_module|transmitter|c_bits[3]~14 ;
wire \slave3_bridge|uart_module|transmitter|c_bits[4]~15_combout ;
wire \slave3_bridge|uart_module|transmitter|Equal1~1_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector3~0_combout ;
wire \slave3_bridge|uart_module|transmitter|state.TX_DATA~q ;
wire \slave3_bridge|uart_module|transmitter|Selector2~0_combout ;
wire \slave3_bridge|uart_module|transmitter|state.TX_END~q ;
wire \slave3_bridge|uart_module|transmitter|Selector0~2_combout ;
wire \slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ;
wire \slave3_bridge|Selector1~0_combout ;
wire \slave3_bridge|Selector1~1_combout ;
wire \slave3_bridge|state.WSEND~q ;
wire \slave3_bridge|state~9_combout ;
wire \slave3_bridge|Selector4~0_combout ;
wire \slave3_bridge|Selector4~1_combout ;
wire \slave3_bridge|state.LOCAL~q ;
wire \slave3_bridge|Selector3~0_combout ;
wire \slave3_bridge|state.RDATA~q ;
wire \slave3_bridge|state~10_combout ;
wire \slave3_bridge|state~11_combout ;
wire \slave3_bridge|state.IDLE~q ;
wire \bus_inst|bus_arbiter|always0~1_RESYN650_BDD651 ;
wire \bus_inst|bus_arbiter|always0~1_combout ;
wire \bus_inst|bus_arbiter|Selector2~3_combout ;
wire \bus_inst|bus_arbiter|Selector2~0_combout ;
wire \bus_inst|bus_arbiter|Selector2~4_combout ;
wire \bus_inst|bus_arbiter|Selector2~5_combout ;
wire \bus_inst|bus_arbiter|state.M2~q ;
wire \bus_inst|bus_arbiter|msplit2~2_combout ;
wire \bus_inst|bus_arbiter|msplit2~3_combout ;
wire \bus_inst|bus_arbiter|msplit2~q ;
wire \master2_bridge|master|Selector2~0_combout ;
wire \master2_bridge|master|Selector2~1_combout ;
wire \master2_bridge|master|Selector2~2_combout ;
wire \master2_bridge|master|state.RDATA~q ;
wire \master2_bridge|master|Selector7~0_combout ;
wire \master2_bridge|master|state.SPLIT~q ;
wire \master2_bridge|master|Selector14~2_combout ;
wire \master2_bridge|master|Selector14~3_combout ;
wire \master2_bridge|master|Add1~3 ;
wire \master2_bridge|master|Add1~4_combout ;
wire \master2_bridge|master|Selector13~0_combout ;
wire \master2_bridge|master|Selector1~0_combout ;
wire \master2_bridge|master|Selector13~1_combout ;
wire \master2_bridge|master|Selector13~2_combout ;
wire \master2_bridge|master|Add1~5 ;
wire \master2_bridge|master|Add1~6_combout ;
wire \master2_bridge|master|Selector12~0_combout ;
wire \master2_bridge|master|Selector12~1_combout ;
wire \master2_bridge|master|Selector6~1_combout ;
wire \master2_bridge|master|Selector6~0_RESYN632_BDD633 ;
wire \bus_inst|decoder|Mux0~0_combout ;
wire \master2_bridge|master|Selector6~0_RESYN630_RESYN702_BDD703 ;
wire \master2_bridge|master|Selector6~0_RESYN630_BDD631 ;
wire \master2_bridge|master|Selector6~0_combout ;
wire \master2_bridge|master|Add2~23_combout ;
wire \master2_bridge|master|Add2~1 ;
wire \master2_bridge|master|Add2~2_combout ;
wire \master2_bridge|master|Add2~21_combout ;
wire \master2_bridge|master|Add2~3 ;
wire \master2_bridge|master|Add2~4_combout ;
wire \master2_bridge|master|Add2~22_combout ;
wire \master2_bridge|master|Add2~5 ;
wire \master2_bridge|master|Add2~6_combout ;
wire \master2_bridge|master|Add2~20_combout ;
wire \master2_bridge|master|Equal0~1_combout ;
wire \master2_bridge|master|Add2~7 ;
wire \master2_bridge|master|Add2~8_combout ;
wire \master2_bridge|master|Add2~19_combout ;
wire \master2_bridge|master|Add2~9 ;
wire \master2_bridge|master|Add2~10_combout ;
wire \master2_bridge|master|Add2~18_combout ;
wire \master2_bridge|master|Add2~11 ;
wire \master2_bridge|master|Add2~12_combout ;
wire \master2_bridge|master|Add2~17_combout ;
wire \master2_bridge|master|Add2~13 ;
wire \master2_bridge|master|Add2~14_combout ;
wire \master2_bridge|master|Add2~16_combout ;
wire \master2_bridge|master|Equal0~0_combout ;
wire \master2_bridge|master|Selector6~2_combout ;
wire \master2_bridge|master|state.WAIT~q ;
wire \bus_inst|decoder|Mux0~2_combout ;
wire \bus_inst|decoder|ack~0_combout ;
wire \master2_bridge|master|Selector1~1_combout ;
wire \master2_bridge|master|state.ADDR~q ;
wire \master2_bridge|master|prev_state~13_combout ;
wire \master2_bridge|master|prev_state.ADDR~q ;
wire \master2_bridge|master|Selector16~0_combout ;
wire \master2_bridge|master|Selector25~0_combout ;
wire \master2_bridge|master|Selector14~0_combout ;
wire \master2_bridge|master|Selector15~0_combout ;
wire \master2_bridge|master|Equal1~0_combout ;
wire \master2_bridge|master|Equal3~0_combout ;
wire \master2_bridge|master|state~15_RESYN610_BDD611 ;
wire \master2_bridge|master|state~15_RESYN612_BDD613 ;
wire \master2_bridge|master|state~15_combout ;
wire \master2_bridge|master|state.IDLE~q ;
wire \master2_bridge|master|Selector4~0_combout ;
wire \master2_bridge|master|state.REQ~q ;
wire \master2_bridge|master|Selector16~1_combout ;
wire \master2_bridge|master|mvalid~q ;
wire \bus_inst|decoder|mvalid_decoder|out2~0_combout ;
wire \slave3_bridge|slave|Selector0~0_combout ;
wire \slave3_bridge|slave|smemwdata~1_combout ;
wire \slave3_bridge|slave|state~13_combout ;
wire \slave3_bridge|slave|state.IDLE~q ;
wire \slave3_bridge|slave|Selector8~2_combout ;
wire \slave3_bridge|slave|Selector8~3_combout ;
wire \slave3_bridge|slave|Add0~12_combout ;
wire \slave3_bridge|slave|Selector8~6_combout ;
wire \slave3_bridge|slave|Selector8~4_combout ;
wire \slave3_bridge|slave|Selector8~5_combout ;
wire \slave3_bridge|slave|Equal2~0_combout ;
wire \slave3_bridge|slave|Selector5~0_combout ;
wire \slave3_bridge|slave|Selector5~1_combout ;
wire \slave3_bridge|slave|state.SREADY~q ;
wire \slave3_bridge|slave|Selector17~0_combout ;
wire \slave3_bridge|slave|smemwdata~0_combout ;
wire \slave3_bridge|slave|Selector17~1_combout ;
wire \slave3_bridge|slave|smemwen~q ;
wire \bus_inst|decoder|Mux0~1_combout ;
wire \bus_inst|bus_arbiter|Selector2~2_combout ;
wire \bus_inst|bus_arbiter|Selector1~0_combout ;
wire \bus_inst|bus_arbiter|Selector1~1_combout ;
wire \bus_inst|bus_arbiter|state.M1~q ;
wire \master1_port|Selector4~0_combout ;
wire \master1_port|state.REQ~q ;
wire \master1_port|Selector16~1_combout ;
wire \master1_port|mvalid~q ;
wire \bus_inst|mctrl_mux|out[0]~0_combout ;
wire \bus_inst|decoder|Selector3~0_combout ;
wire \bus_inst|decoder|Selector3~1_combout ;
wire \bus_inst|decoder|Selector3~2_combout ;
wire \bus_inst|decoder|state.WAIT~q ;
wire \bus_inst|decoder|split_slave_addr~2_combout ;
wire \bus_inst|decoder|Selector7~0_combout ;
wire \bus_inst|decoder|slave_addr~4_combout ;
wire \bus_inst|decoder|Selector7~1_combout ;
wire \bus_inst|decoder|split_slave_addr~3_combout ;
wire \bus_inst|decoder|Selector5~0_combout ;
wire \bus_inst|decoder|slave_addr~6_combout ;
wire \bus_inst|decoder|Selector5~1_combout ;
wire \bus_inst|decoder|split_slave_addr~4_combout ;
wire \bus_inst|decoder|Selector6~0_combout ;
wire \bus_inst|decoder|slave_addr~5_combout ;
wire \bus_inst|decoder|Selector6~1_combout ;
wire \bus_inst|decoder|slave_addr_valid~0_combout ;
wire \bus_inst|decoder|state~8_combout ;
wire \bus_inst|decoder|state~9_combout ;
wire \bus_inst|decoder|state~10_combout ;
wire \bus_inst|decoder|state.IDLE~q ;
wire \bus_inst|decoder|Selector12~0_combout ;
wire \bus_inst|decoder|Equal0~0_combout ;
wire \bus_inst|decoder|Selector1~1_combout ;
wire \bus_inst|decoder|state.ADDR~q ;
wire \bus_inst|decoder|Selector2~0_combout ;
wire \bus_inst|decoder|state.CONNECT~q ;
wire \master1_port|Selector6~0_RESYN628_BDD629 ;
wire \master1_port|Selector6~0_RESYN626_RESYN700_BDD701 ;
wire \master1_port|Selector6~0_RESYN626_BDD627 ;
wire \master1_port|Selector6~0_combout ;
wire \master1_port|Selector6~1_combout ;
wire \master1_port|Add2~7 ;
wire \master1_port|Add2~8_combout ;
wire \master1_port|Add2~19_combout ;
wire \master1_port|Add2~9 ;
wire \master1_port|Add2~10_combout ;
wire \master1_port|Add2~18_combout ;
wire \master1_port|Add2~11 ;
wire \master1_port|Add2~12_combout ;
wire \master1_port|Add2~17_combout ;
wire \master1_port|Add2~13 ;
wire \master1_port|Add2~14_combout ;
wire \master1_port|Add2~16_combout ;
wire \master1_port|Equal0~0_combout ;
wire \master1_port|Selector6~2_combout ;
wire \master1_port|state.WAIT~q ;
wire \master1_port|Selector1~1_combout ;
wire \master1_port|state.ADDR~q ;
wire \master1_port|Selector16~0_combout ;
wire \master1_port|Selector14~2_combout ;
wire \master1_port|Add1~12_combout ;
wire \master1_port|Selector9~0_combout ;
wire \master1_port|Equal3~0_combout ;
wire \master1_port|Equal3~1_combout ;
wire \master1_port|state~15_RESYN606_BDD607 ;
wire \master1_port|state~15_RESYN604_BDD605 ;
wire \master1_port|state~15_RESYN602_BDD603 ;
wire \master1_port|state~15_combout ;
wire \master1_port|state.IDLE~q ;
wire \always5~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \always5~1_combout ;
wire \Selector3~0_combout ;
wire \demo_state.DEMO_WAIT~q ;
wire \Selector0~0_combout ;
wire \transaction_active~q ;
wire \display_data[0]~feeder_combout ;
wire \display_data[1]~feeder_combout ;
wire \display_data[2]~feeder_combout ;
wire \display_data[3]~feeder_combout ;
wire \display_data[4]~feeder_combout ;
wire \display_data[5]~feeder_combout ;
wire \master2_bridge|uart_module|transmitter|Selector19~0_combout ;
wire \master2_bridge|expect_rdata~0_combout ;
wire \master2_bridge|expect_rdata~q ;
wire \master2_bridge|u_en~1_combout ;
wire \master2_bridge|prev_m_ready~q ;
wire \master2_bridge|u_en~0_combout ;
wire \master2_bridge|u_en~q ;
wire \master2_bridge|uart_module|transmitter|Selector7~1_combout ;
wire \master2_bridge|uart_module|transmitter|Add0~1 ;
wire \master2_bridge|uart_module|transmitter|Add0~2_combout ;
wire \master2_bridge|uart_module|transmitter|Selector18~0_combout ;
wire \master2_bridge|uart_module|transmitter|Add0~3 ;
wire \master2_bridge|uart_module|transmitter|Add0~4_combout ;
wire \master2_bridge|uart_module|transmitter|Selector17~0_combout ;
wire \master2_bridge|uart_module|transmitter|Add0~5 ;
wire \master2_bridge|uart_module|transmitter|Add0~6_combout ;
wire \master2_bridge|uart_module|transmitter|Selector16~0_combout ;
wire \master2_bridge|uart_module|transmitter|Add0~7 ;
wire \master2_bridge|uart_module|transmitter|Add0~8_combout ;
wire \master2_bridge|uart_module|transmitter|Selector15~0_combout ;
wire \master2_bridge|uart_module|transmitter|Equal0~2_combout ;
wire \master2_bridge|uart_module|transmitter|Add0~9 ;
wire \master2_bridge|uart_module|transmitter|Add0~10_combout ;
wire \master2_bridge|uart_module|transmitter|Selector14~0_combout ;
wire \master2_bridge|uart_module|transmitter|Add0~11 ;
wire \master2_bridge|uart_module|transmitter|Add0~12_combout ;
wire \master2_bridge|uart_module|transmitter|Selector13~0_combout ;
wire \master2_bridge|uart_module|transmitter|Add0~13 ;
wire \master2_bridge|uart_module|transmitter|Add0~14_combout ;
wire \master2_bridge|uart_module|transmitter|Selector12~0_combout ;
wire \master2_bridge|uart_module|transmitter|Add0~15 ;
wire \master2_bridge|uart_module|transmitter|Add0~16_combout ;
wire \master2_bridge|uart_module|transmitter|Selector11~0_combout ;
wire \master2_bridge|uart_module|transmitter|Equal0~1_combout ;
wire \master2_bridge|uart_module|transmitter|Add0~17 ;
wire \master2_bridge|uart_module|transmitter|Add0~18_combout ;
wire \master2_bridge|uart_module|transmitter|Selector10~0_combout ;
wire \master2_bridge|uart_module|transmitter|Add0~19 ;
wire \master2_bridge|uart_module|transmitter|Add0~20_combout ;
wire \master2_bridge|uart_module|transmitter|Selector9~0_combout ;
wire \master2_bridge|uart_module|transmitter|Add0~21 ;
wire \master2_bridge|uart_module|transmitter|Add0~22_combout ;
wire \master2_bridge|uart_module|transmitter|Selector8~0_combout ;
wire \master2_bridge|uart_module|transmitter|Add0~23 ;
wire \master2_bridge|uart_module|transmitter|Add0~24_combout ;
wire \master2_bridge|uart_module|transmitter|Selector7~0_combout ;
wire \master2_bridge|uart_module|transmitter|Equal0~0_combout ;
wire \master2_bridge|uart_module|transmitter|Equal0~3_combout ;
wire \master2_bridge|uart_module|transmitter|Selector1~0_combout ;
wire \master2_bridge|uart_module|transmitter|state.TX_START~q ;
wire \master2_bridge|uart_module|transmitter|c_bits~2_combout ;
wire \master2_bridge|uart_module|transmitter|c_bits[1]~3_combout ;
wire \master2_bridge|uart_module|transmitter|c_bits~0_combout ;
wire \master2_bridge|uart_module|transmitter|Selector6~0_combout ;
wire \master2_bridge|uart_module|transmitter|c_bits~1_combout ;
wire \master2_bridge|uart_module|transmitter|c_bits~4_combout ;
wire \master2_bridge|uart_module|transmitter|state~13_combout ;
wire \master2_bridge|uart_module|transmitter|Selector3~0_combout ;
wire \master2_bridge|uart_module|transmitter|state.TX_DATA~q ;
wire \master2_bridge|uart_module|transmitter|Selector2~0_combout ;
wire \master2_bridge|uart_module|transmitter|state.TX_END~q ;
wire \master2_bridge|uart_module|transmitter|Selector0~0_combout ;
wire \master2_bridge|uart_module|transmitter|state.TX_IDLE~q ;
wire \master2_bridge|uart_module|transmitter|Selector20~1_combout ;
wire \master2_bridge|uart_module|transmitter|Selector20~0_combout ;
wire \master2_bridge|master|Decoder0~5_combout ;
wire \master2_bridge|master|rdata[0]_OTERM103 ;
wire \master2_bridge|master|Selector0~1_combout ;
wire \master2_bridge|master|Decoder0~3_combout ;
wire \master2_bridge|master|rdata[3]_OTERM95 ;
wire \master2_bridge|master|rdata[2]_OTERM107 ;
wire \slave1_inst|sp|srdata_OTERM9~feeder_combout ;
wire \slave1_inst|sp|srdata_OTERM9 ;
wire \slave1_inst|sp|srdata_OTERM13~feeder_combout ;
wire \slave1_inst|sp|srdata_OTERM13 ;
wire \slave1_inst|sp|srdata_OTERM11 ;
wire \slave1_inst|sp|smemwdata~1_combout ;
wire \slave1_inst|sp|Selector17~0_combout ;
wire \slave1_inst|sp|Selector17~1_combout ;
wire \slave1_inst|sp|smemwen~q ;
wire \slave1_inst|sp|Decoder1~3_combout ;
wire \slave1_inst|sp|wdata~6_combout ;
wire \slave1_inst|sp|smemwdata~8_combout ;
wire \slave1_inst|sp|Decoder0~0_RESYN666_BDD667 ;
wire \slave1_inst|sp|Decoder0~0_combout ;
wire \slave1_inst|sp|Decoder0~1_combout ;
wire \slave1_inst|sp|Selector28~0_combout ;
wire \slave1_inst|sp|smemaddr~0_combout ;
wire \slave1_inst|sp|Decoder0~2_combout ;
wire \slave1_inst|sp|Selector27~0_combout ;
wire \slave1_inst|sp|smemaddr~1_combout ;
wire \slave1_inst|sp|Selector26~0_combout ;
wire \slave1_inst|sp|smemaddr~2_combout ;
wire \slave1_inst|sp|Selector25~0_combout ;
wire \slave1_inst|sp|smemaddr~3_combout ;
wire \slave1_inst|sp|Decoder1~0_combout ;
wire \slave1_inst|sp|Selector24~0_combout ;
wire \slave1_inst|sp|smemaddr~4_combout ;
wire \slave1_inst|sp|Selector23~0_combout ;
wire \slave1_inst|sp|smemaddr~5_combout ;
wire \slave1_inst|sp|Decoder1~2_combout ;
wire \slave1_inst|sp|Selector22~0_combout ;
wire \slave1_inst|sp|smemaddr~6_combout ;
wire \slave1_inst|sp|Selector21~0_combout ;
wire \slave1_inst|sp|smemaddr~7_combout ;
wire \slave1_inst|sp|Decoder0~3_combout ;
wire \slave1_inst|sp|Decoder0~4_combout ;
wire \slave1_inst|sp|Selector20~0_combout ;
wire \slave1_inst|sp|smemaddr~8_combout ;
wire \slave1_inst|sp|Selector19~0_combout ;
wire \slave1_inst|sp|Selector19~1_combout ;
wire \slave1_inst|sp|smemaddr~9_combout ;
wire \slave1_inst|sp|Selector18~0_combout ;
wire \slave1_inst|sp|smemaddr~10_combout ;
wire \slave1_inst|sp|Decoder1~1_combout ;
wire \slave1_inst|sp|wdata~5_combout ;
wire \slave1_inst|sp|smemwdata~7_combout ;
wire \slave1_inst|sp|smemwdata[1]~feeder_combout ;
wire \slave1_inst|sp|wdata~4_combout ;
wire \slave1_inst|sp|smemwdata~6_combout ;
wire \slave1_inst|sp|wdata~7_combout ;
wire \slave1_inst|sp|smemwdata~9_combout ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM55 ;
wire \slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM51 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM53 ;
wire \slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM67 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM57_OTERM123 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM57_OTERM121 ;
wire \slave1_inst|sp|Mux0~2_combout ;
wire \slave1_inst|sp|Mux0~3_combout ;
wire \slave1_inst|sp|srdata_OTERM15_OTERM31 ;
wire \slave1_inst|sp|wdata~2_combout ;
wire \slave1_inst|sp|smemwdata~4_combout ;
wire \slave1_inst|sp|wdata~0_combout ;
wire \slave1_inst|sp|smemwdata~2_combout ;
wire \slave1_inst|sp|wdata~1_combout ;
wire \slave1_inst|sp|smemwdata~3_combout ;
wire \slave1_inst|sp|wdata~3_RESYN622_BDD623 ;
wire \slave1_inst|sp|wdata~3_combout ;
wire \slave1_inst|sp|smemwdata~5_combout ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM73_OTERM131 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM73_OTERM129 ;
wire \slave1_inst|sp|Mux0~0_combout ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM69 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM71 ;
wire \slave1_inst|sp|Mux0~1_combout ;
wire \slave1_inst|sp|srdata~0_combout ;
wire \slave1_inst|sp|srdata~1_combout ;
wire \slave2_inst|sp|srdata_OTERM17~feeder_combout ;
wire \slave2_inst|sp|srdata_OTERM17 ;
wire \slave2_inst|sp|srdata_OTERM21~feeder_combout ;
wire \slave2_inst|sp|srdata_OTERM21 ;
wire \slave2_inst|sp|srdata_OTERM19 ;
wire \slave2_inst|sp|Selector17~0_combout ;
wire \slave2_inst|sp|smemwdata~1_combout ;
wire \slave2_inst|sp|Selector17~1_combout ;
wire \slave2_inst|sp|smemwen~q ;
wire \slave2_inst|sp|Decoder1~1_RESYN694_BDD695 ;
wire \slave2_inst|sp|Decoder1~1_RESYN698_BDD699 ;
wire \slave2_inst|sp|Decoder1~1_RESYN696_BDD697 ;
wire \slave2_inst|sp|Decoder1~1_combout ;
wire \slave2_inst|sp|Decoder1~5_combout ;
wire \slave2_inst|sp|wdata~6_combout ;
wire \slave2_inst|sp|smemwdata~8_combout ;
wire \slave2_inst|sp|Decoder0~0_combout ;
wire \slave2_inst|sp|Decoder0~1_combout ;
wire \slave2_inst|sp|Selector29~0_combout ;
wire \slave2_inst|sp|smemaddr~0_combout ;
wire \slave2_inst|sp|Decoder0~2_combout ;
wire \slave2_inst|sp|Selector28~0_combout ;
wire \slave2_inst|sp|smemaddr~1_combout ;
wire \slave2_inst|sp|Selector27~0_combout ;
wire \slave2_inst|sp|smemaddr~2_combout ;
wire \slave2_inst|sp|Selector26~0_combout ;
wire \slave2_inst|sp|smemaddr~3_combout ;
wire \slave2_inst|sp|Decoder0~3_combout ;
wire \slave2_inst|sp|Selector25~0_combout ;
wire \slave2_inst|sp|smemaddr~4_combout ;
wire \slave2_inst|sp|Selector24~0_combout ;
wire \slave2_inst|sp|smemaddr~5_combout ;
wire \slave2_inst|sp|Decoder0~4_combout ;
wire \slave2_inst|sp|Selector23~0_combout ;
wire \slave2_inst|sp|smemaddr~6_combout ;
wire \slave2_inst|sp|Selector22~0_combout ;
wire \slave2_inst|sp|smemaddr~7_combout ;
wire \slave2_inst|sp|Decoder0~5_combout ;
wire \slave2_inst|sp|Selector21~0_combout ;
wire \slave2_inst|sp|smemaddr~8_combout ;
wire \slave2_inst|sp|Selector20~0_combout ;
wire \slave2_inst|sp|smemaddr~9_combout ;
wire \slave2_inst|sp|Selector19~0_combout ;
wire \slave2_inst|sp|smemaddr~10_combout ;
wire \slave2_inst|sp|Selector18~0_combout ;
wire \slave2_inst|sp|smemaddr~11_combout ;
wire \slave2_inst|sp|wdata~7_combout ;
wire \slave2_inst|sp|smemwdata~9_combout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM79 ;
wire \slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM75 ;
wire \slave2_inst|sp|Decoder1~3_combout ;
wire \slave2_inst|sp|wdata~4_combout ;
wire \slave2_inst|sp|smemwdata~6_combout ;
wire \slave2_inst|sp|wdata~5_combout ;
wire \slave2_inst|sp|smemwdata~7_combout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM77 ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM81_OTERM141 ;
wire \slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM83 ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM81_OTERM143 ;
wire \slave2_inst|sp|Mux0~2_combout ;
wire \slave2_inst|sp|Mux0~3_combout ;
wire \slave2_inst|sp|srdata_OTERM23_OTERM37 ;
wire \slave2_inst|sp|wdata~1_combout ;
wire \slave2_inst|sp|smemwdata~3_combout ;
wire \slave2_inst|sp|Decoder1~2_combout ;
wire \slave2_inst|sp|wdata~0_combout ;
wire \slave2_inst|sp|smemwdata~2_combout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM85~feeder_combout ;
wire \slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM85 ;
wire \slave2_inst|sp|wdata~2_combout ;
wire \slave2_inst|sp|smemwdata~4_combout ;
wire \slave2_inst|sp|Decoder1~4_combout ;
wire \slave2_inst|sp|wdata~3_combout ;
wire \slave2_inst|sp|smemwdata~5_combout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM87 ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \slave2_inst|sp|Mux0~0_combout ;
wire \slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM89 ;
wire \slave2_inst|sp|Mux0~1_combout ;
wire \slave2_inst|sp|srdata~0_combout ;
wire \slave2_inst|sp|srdata~1_combout ;
wire \slave3_bridge|slave|srdata_OTERM5~feeder_combout ;
wire \slave3_bridge|slave|srdata_OTERM5 ;
wire \slave3_bridge|slave|srdata_OTERM1~feeder_combout ;
wire \slave3_bridge|slave|srdata_OTERM1 ;
wire \slave3_bridge|slave|srdata_OTERM3 ;
wire \slave3_bridge|uart_module|receiver|c_bits[0]~1_combout ;
wire \slave3_bridge|uart_module|receiver|c_bits[1]~2_combout ;
wire \slave3_bridge|uart_module|receiver|c_bits[2]~0_combout ;
wire \slave3_bridge|uart_module|receiver|c_bits[2]~3_combout ;
wire \slave3_bridge|uart_module|receiver|Selector2~0_combout ;
wire \GPIO_0_BRIDGE_S_RX~input_o ;
wire \slave3_bridge|uart_module|receiver|rx_sync~feeder_combout ;
wire \slave3_bridge|uart_module|receiver|rx_sync~q ;
wire \slave3_bridge|uart_module|receiver|Selector5~0_combout ;
wire \slave3_bridge|uart_module|receiver|Add0~15 ;
wire \slave3_bridge|uart_module|receiver|Add0~16_combout ;
wire \slave3_bridge|uart_module|receiver|Selector8~0_combout ;
wire \slave3_bridge|uart_module|receiver|Add0~17 ;
wire \slave3_bridge|uart_module|receiver|Add0~18_combout ;
wire \slave3_bridge|uart_module|receiver|Selector7~0_combout ;
wire \slave3_bridge|uart_module|receiver|Selector6~0_combout ;
wire \slave3_bridge|uart_module|receiver|Add0~19 ;
wire \slave3_bridge|uart_module|receiver|Add0~20_combout ;
wire \slave3_bridge|uart_module|receiver|Selector6~1_combout ;
wire \slave3_bridge|uart_module|receiver|Add0~21 ;
wire \slave3_bridge|uart_module|receiver|Add0~22_combout ;
wire \slave3_bridge|uart_module|receiver|Selector5~1_combout ;
wire \slave3_bridge|uart_module|receiver|Add0~23 ;
wire \slave3_bridge|uart_module|receiver|Add0~24_combout ;
wire \slave3_bridge|uart_module|receiver|Selector4~1_combout ;
wire \slave3_bridge|uart_module|receiver|Equal0~1_combout ;
wire \slave3_bridge|uart_module|receiver|Equal0~2_combout ;
wire \slave3_bridge|uart_module|receiver|Equal0~3_combout ;
wire \slave3_bridge|uart_module|receiver|Selector1~0_combout ;
wire \slave3_bridge|uart_module|receiver|state.RX_START~q ;
wire \slave3_bridge|uart_module|receiver|Selector3~0_combout ;
wire \slave3_bridge|uart_module|receiver|state.RX_DATA~q ;
wire \slave3_bridge|uart_module|receiver|Selector2~1_combout ;
wire \slave3_bridge|uart_module|receiver|state.RX_END~q ;
wire \slave3_bridge|uart_module|receiver|Selector0~2_combout ;
wire \slave3_bridge|uart_module|receiver|state.RX_IDLE~q ;
wire \slave3_bridge|uart_module|receiver|Selector4~0_combout ;
wire \slave3_bridge|uart_module|receiver|Selector16~0_combout ;
wire \slave3_bridge|uart_module|receiver|Add0~1 ;
wire \slave3_bridge|uart_module|receiver|Add0~2_combout ;
wire \slave3_bridge|uart_module|receiver|Selector15~0_combout ;
wire \slave3_bridge|uart_module|receiver|Add0~3 ;
wire \slave3_bridge|uart_module|receiver|Add0~4_combout ;
wire \slave3_bridge|uart_module|receiver|Selector14~0_combout ;
wire \slave3_bridge|uart_module|receiver|Add0~5 ;
wire \slave3_bridge|uart_module|receiver|Add0~6_combout ;
wire \slave3_bridge|uart_module|receiver|Selector17~2_combout ;
wire \slave3_bridge|uart_module|receiver|Selector13~0_combout ;
wire \slave3_bridge|uart_module|receiver|Selector13~1_combout ;
wire \slave3_bridge|uart_module|receiver|Add0~7 ;
wire \slave3_bridge|uart_module|receiver|Add0~8_combout ;
wire \slave3_bridge|uart_module|receiver|Selector12~0_combout ;
wire \slave3_bridge|uart_module|receiver|Add0~9 ;
wire \slave3_bridge|uart_module|receiver|Add0~10_combout ;
wire \slave3_bridge|uart_module|receiver|Selector11~0_combout ;
wire \slave3_bridge|uart_module|receiver|Add0~11 ;
wire \slave3_bridge|uart_module|receiver|Add0~12_combout ;
wire \slave3_bridge|uart_module|receiver|Selector10~0_combout ;
wire \slave3_bridge|uart_module|receiver|Add0~13 ;
wire \slave3_bridge|uart_module|receiver|Add0~14_combout ;
wire \slave3_bridge|uart_module|receiver|Selector9~0_combout ;
wire \slave3_bridge|uart_module|receiver|Equal0~0_combout ;
wire \slave3_bridge|uart_module|receiver|Equal2~1_combout ;
wire \slave3_bridge|uart_module|receiver|Equal2~0_combout ;
wire \slave3_bridge|uart_module|receiver|Equal2~2_combout ;
wire \slave3_bridge|uart_module|receiver|Selector17~0_combout ;
wire \slave3_bridge|uart_module|receiver|Selector17~1_combout ;
wire \slave3_bridge|uart_module|receiver|ready~q ;
wire \slave3_bridge|prev_u_rx_ready~0_combout ;
wire \slave3_bridge|prev_u_rx_ready~q ;
wire \slave3_bridge|rdata_received~2_combout ;
wire \slave3_bridge|rdata_received~3_combout ;
wire \slave3_bridge|rdata_received~4_combout ;
wire \slave3_bridge|rdata_received~q ;
wire \slave3_bridge|uart_module|receiver|Decoder0~3_combout ;
wire \slave3_bridge|uart_module|receiver|temp_data[7]~3_combout ;
wire \slave3_bridge|latched_rdata~3_combout ;
wire \slave3_bridge|sp_memrdata[7]~6_combout ;
wire \slave3_bridge|lmem_wen~combout ;
wire \slave3_bridge|lmem_ren~combout ;
wire \slave3_bridge|slave|Decoder0~7_combout ;
wire \slave3_bridge|slave|Decoder1~0_combout ;
wire \slave3_bridge|slave|wdata~4_combout ;
wire \slave3_bridge|slave|smemwdata~6_combout ;
wire \slave3_bridge|slave|Decoder0~4_combout ;
wire \slave3_bridge|slave|Selector29~0_combout ;
wire \slave3_bridge|slave|smemaddr~6_combout ;
wire \slave3_bridge|slave|Decoder0~3_combout ;
wire \slave3_bridge|slave|Selector28~0_combout ;
wire \slave3_bridge|slave|smemaddr~4_combout ;
wire \slave3_bridge|slave|Decoder0~5_combout ;
wire \slave3_bridge|slave|Selector27~0_combout ;
wire \slave3_bridge|slave|smemaddr~5_combout ;
wire \slave3_bridge|slave|Decoder0~6_combout ;
wire \slave3_bridge|slave|Selector26~0_combout ;
wire \slave3_bridge|slave|smemaddr~7_combout ;
wire \slave3_bridge|slave|Selector25~0_combout ;
wire \slave3_bridge|slave|smemaddr~10_combout ;
wire \slave3_bridge|slave|Selector24~0_combout ;
wire \slave3_bridge|slave|smemaddr~9_combout ;
wire \slave3_bridge|slave|Decoder1~3_combout ;
wire \slave3_bridge|slave|Selector23~0_combout ;
wire \slave3_bridge|slave|smemaddr~8_combout ;
wire \slave3_bridge|slave|Selector22~0_combout ;
wire \slave3_bridge|slave|smemaddr~11_combout ;
wire \slave3_bridge|slave|Decoder0~2_combout ;
wire \slave3_bridge|slave|Selector21~0_combout ;
wire \slave3_bridge|slave|smemaddr~3_combout ;
wire \slave3_bridge|slave|Decoder0~1_combout ;
wire \slave3_bridge|slave|Selector20~0_combout ;
wire \slave3_bridge|slave|smemaddr~1_combout ;
wire \slave3_bridge|slave|Selector19~0_combout ;
wire \slave3_bridge|slave|smemaddr~2_combout ;
wire \slave3_bridge|slave|Decoder1~2_combout ;
wire \slave3_bridge|slave|wdata~7_combout ;
wire \slave3_bridge|slave|smemwdata~9_combout ;
wire \slave3_bridge|slave|wdata~6_combout ;
wire \slave3_bridge|slave|smemwdata~8_combout ;
wire \slave3_bridge|slave|Decoder1~1_combout ;
wire \slave3_bridge|slave|wdata~5_combout ;
wire \slave3_bridge|slave|smemwdata~7_combout ;
wire \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \slave3_bridge|sp_memrdata[7]~7_combout ;
wire \slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM65 ;
wire \slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM59 ;
wire \slave3_bridge|uart_module|receiver|Decoder0~0_combout ;
wire \slave3_bridge|uart_module|receiver|temp_data[6]~0_combout ;
wire \slave3_bridge|latched_rdata~0_combout ;
wire \slave3_bridge|sp_memrdata[6]~0_combout ;
wire \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \slave3_bridge|sp_memrdata[6]~1_combout ;
wire \slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM61 ;
wire \slave3_bridge|uart_module|receiver|Decoder0~1_combout ;
wire \slave3_bridge|uart_module|receiver|temp_data[5]~1_combout ;
wire \slave3_bridge|latched_rdata~1_combout ;
wire \slave3_bridge|sp_memrdata[5]~2_combout ;
wire \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \slave3_bridge|sp_memrdata[5]~3_combout ;
wire \slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM63_OTERM137 ;
wire \slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM43 ;
wire \slave3_bridge|uart_module|receiver|Decoder0~2_combout ;
wire \slave3_bridge|uart_module|receiver|temp_data[4]~2_combout ;
wire \slave3_bridge|latched_rdata~2_combout ;
wire \slave3_bridge|sp_memrdata[4]~4_combout ;
wire \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \slave3_bridge|sp_memrdata[4]~5_combout ;
wire \slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM63_OTERM139 ;
wire \slave3_bridge|slave|Mux0~0_combout ;
wire \slave3_bridge|slave|Mux0~1_combout ;
wire \slave3_bridge|slave|srdata_OTERM7_OTERM25 ;
wire \slave3_bridge|uart_module|receiver|Decoder0~7_combout ;
wire \slave3_bridge|uart_module|receiver|temp_data[3]~7_combout ;
wire \slave3_bridge|latched_rdata~7_combout ;
wire \slave3_bridge|sp_memrdata[3]~14_combout ;
wire \slave3_bridge|slave|wdata~0_combout ;
wire \slave3_bridge|slave|smemwdata~2_combout ;
wire \slave3_bridge|slave|wdata~3_combout ;
wire \slave3_bridge|slave|smemwdata~5_combout ;
wire \slave3_bridge|slave|wdata~2_combout ;
wire \slave3_bridge|slave|smemwdata~4_combout ;
wire \slave3_bridge|slave|wdata~1_combout ;
wire \slave3_bridge|slave|smemwdata~3_combout ;
wire \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \slave3_bridge|sp_memrdata[3]~15_combout ;
wire \slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM49 ;
wire \slave3_bridge|uart_module|receiver|Decoder0~4_combout ;
wire \slave3_bridge|uart_module|receiver|temp_data[1]~4_combout ;
wire \slave3_bridge|latched_rdata~4_combout ;
wire \slave3_bridge|sp_memrdata[1]~8_combout ;
wire \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \slave3_bridge|sp_memrdata[1]~9_combout ;
wire \slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM45 ;
wire \slave3_bridge|uart_module|receiver|Decoder0~5_combout ;
wire \slave3_bridge|uart_module|receiver|temp_data[2]~5_combout ;
wire \slave3_bridge|latched_rdata~5_combout ;
wire \slave3_bridge|sp_memrdata[2]~10_combout ;
wire \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \slave3_bridge|sp_memrdata[2]~11_combout ;
wire \slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM47_OTERM125 ;
wire \slave3_bridge|uart_module|receiver|Decoder0~6_combout ;
wire \slave3_bridge|uart_module|receiver|temp_data[0]~6_combout ;
wire \slave3_bridge|latched_rdata~6_combout ;
wire \slave3_bridge|sp_memrdata[0]~12_combout ;
wire \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \slave3_bridge|sp_memrdata[0]~13_combout ;
wire \slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM47_OTERM127 ;
wire \slave3_bridge|slave|Mux0~2_combout ;
wire \slave3_bridge|slave|Mux0~3_combout ;
wire \slave3_bridge|slave|srdata~0_combout ;
wire \slave3_bridge|slave|srdata~1_combout ;
wire \bus_inst|rdata_mux|Mux0~0_combout ;
wire \bus_inst|rdata_mux|Mux0~1_combout ;
wire \master2_bridge|master|rdata[3]_OTERM93 ;
wire \master2_bridge|master|rdata~4_combout ;
wire \master2_bridge|u_din~5_combout ;
wire \master2_bridge|u_din~1_combout ;
wire \master2_bridge|uart_module|transmitter|data[2]~feeder_combout ;
wire \master2_bridge|uart_module|transmitter|data[7]~0_combout ;
wire \master2_bridge|master|Decoder0~6_combout ;
wire \master2_bridge|master|rdata[3]_OTERM97 ;
wire \master2_bridge|master|rdata[3]_OTERM91 ;
wire \master2_bridge|master|rdata~7_combout ;
wire \master2_bridge|u_din~8_combout ;
wire \master2_bridge|master|rdata[1]_OTERM105 ;
wire \master2_bridge|master|Decoder0~1_combout ;
wire \master2_bridge|master|rdata[0]_OTERM101 ;
wire \master2_bridge|master|rdata~5_combout ;
wire \master2_bridge|u_din~6_combout ;
wire \master2_bridge|uart_module|transmitter|data[1]~feeder_combout ;
wire \master2_bridge|master|rdata[0]_OTERM99 ;
wire \master2_bridge|master|rdata~6_combout ;
wire \master2_bridge|u_din~7_combout ;
wire \master2_bridge|uart_module|transmitter|Mux0~2_combout ;
wire \master2_bridge|uart_module|transmitter|Mux0~3_combout ;
wire \master2_bridge|master|Decoder0~2_combout ;
wire \master2_bridge|master|rdata[7]_OTERM111 ;
wire \master2_bridge|master|rdata[5]_OTERM119 ;
wire \master2_bridge|master|rdata~0_combout ;
wire \master2_bridge|u_din~0_combout ;
wire \master2_bridge|uart_module|transmitter|data[5]~feeder_combout ;
wire \master2_bridge|master|rdata[7]_OTERM109 ;
wire \master2_bridge|master|rdata~3_combout ;
wire \master2_bridge|u_din~4_combout ;
wire \master2_bridge|master|Decoder0~4_combout ;
wire \master2_bridge|master|rdata[4]_OTERM115 ;
wire \master2_bridge|master|rdata[6]_OTERM117 ;
wire \master2_bridge|master|rdata~1_combout ;
wire \master2_bridge|u_din~2_combout ;
wire \master2_bridge|uart_module|transmitter|data[6]~feeder_combout ;
wire \master2_bridge|master|rdata[4]_OTERM113 ;
wire \master2_bridge|master|rdata~2_combout ;
wire \master2_bridge|u_din~3_combout ;
wire \master2_bridge|uart_module|transmitter|Mux0~0_combout ;
wire \master2_bridge|uart_module|transmitter|Mux0~1_combout ;
wire \master2_bridge|uart_module|transmitter|Selector20~2_combout ;
wire \master2_bridge|uart_module|transmitter|Selector20~3_combout ;
wire \master2_bridge|uart_module|transmitter|Selector20~4_combout ;
wire \master2_bridge|uart_module|transmitter|tx~q ;
wire \slave3_bridge|uart_module|transmitter|Selector22~1_RESYN672_BDD673 ;
wire \slave3_bridge|uart_module|transmitter|Selector22~1_RESYN670_BDD671 ;
wire \slave3_bridge|uart_module|transmitter|Selector22~1_combout ;
wire \slave3_bridge|Selector6~0_combout ;
wire \slave3_bridge|Selector5~0_combout ;
wire \slave3_bridge|uart_module|transmitter|data[19]~feeder_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector22~4_combout ;
wire \slave3_bridge|Selector8~0_combout ;
wire \slave3_bridge|Selector7~0_combout ;
wire \slave3_bridge|uart_module|transmitter|data[17]~feeder_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector22~5_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector22~6_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector22~7_combout ;
wire \slave3_bridge|u_din~0_combout ;
wire \slave3_bridge|u_din~1_combout ;
wire \slave3_bridge|u_din~2_combout ;
wire \slave3_bridge|uart_module|transmitter|data[10]~feeder_combout ;
wire \slave3_bridge|u_din~3_combout ;
wire \slave3_bridge|uart_module|transmitter|Mux0~0_combout ;
wire \slave3_bridge|Selector13~0_combout ;
wire \slave3_bridge|uart_module|transmitter|Mux0~1_combout ;
wire \slave3_bridge|u_din~4_combout ;
wire \slave3_bridge|uart_module|transmitter|data[1]~feeder_combout ;
wire \slave3_bridge|u_din~5_combout ;
wire \slave3_bridge|uart_module|transmitter|data[2]~feeder_combout ;
wire \slave3_bridge|u_din~6_combout ;
wire \slave3_bridge|uart_module|transmitter|Mux0~2_combout ;
wire \slave3_bridge|u_din~7_combout ;
wire \slave3_bridge|uart_module|transmitter|Mux0~3_combout ;
wire \slave3_bridge|Selector9~0_combout ;
wire \slave3_bridge|Selector10~0_combout ;
wire \slave3_bridge|Selector12~0_combout ;
wire \slave3_bridge|Selector11~0_combout ;
wire \slave3_bridge|uart_module|transmitter|data[13]~feeder_combout ;
wire \slave3_bridge|uart_module|transmitter|Mux0~4_combout ;
wire \slave3_bridge|uart_module|transmitter|Mux0~5_combout ;
wire \slave3_bridge|u_din~8_combout ;
wire \slave3_bridge|uart_module|transmitter|data[6]~feeder_combout ;
wire \slave3_bridge|u_din~11_combout ;
wire \slave3_bridge|u_din~10_combout ;
wire \slave3_bridge|u_din~9_combout ;
wire \slave3_bridge|uart_module|transmitter|data[5]~feeder_combout ;
wire \slave3_bridge|uart_module|transmitter|Mux0~6_combout ;
wire \slave3_bridge|uart_module|transmitter|Mux0~7_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector22~2_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector22~3_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector22~8_combout ;
wire \slave3_bridge|uart_module|transmitter|Selector22~9_combout ;
wire \slave3_bridge|uart_module|transmitter|tx~q ;
wire [7:0] \slave2_inst|sp|smemwdata ;
wire [12:0] \slave3_bridge|uart_module|receiver|c_clocks ;
wire [2:0] \slave3_bridge|uart_module|receiver|c_bits ;
wire [12:0] \master2_bridge|uart_module|receiver|c_clocks ;
wire [7:0] m1_dwdata;
wire [15:0] m1_daddr;
wire [4:0] \master2_bridge|uart_module|receiver|c_bits ;
wire [7:0] \slave3_bridge|uart_module|receiver|temp_data ;
wire [20:0] \master2_bridge|uart_module|receiver|temp_data ;
wire [15:0] \master1_port|addr ;
wire [7:0] \master2_bridge|dwdata ;
wire [7:0] \master1_port|counter ;
wire [2:0] \master2_bridge|fifo_queue|rp ;
wire [7:0] \slave3_bridge|slave|wdata ;
wire [3:0] \bus_inst|decoder|counter ;
wire [2:0] \master2_bridge|fifo_queue|wp ;
wire [19:0] demo_counter;
wire [7:0] \slave1_inst|sp|counter ;
wire [7:0] \slave2_inst|sp|counter ;
wire [7:0] \master2_bridge|master|timeout ;
wire [11:0] \master2_bridge|bb_addr ;
wire [7:0] \slave1_inst|sp|smemwdata ;
wire [7:0] \slave3_bridge|slave|counter ;
wire [20:0] \slave3_bridge|u_din ;
wire [4:0] \slave3_bridge|uart_module|transmitter|c_bits ;
wire [3:0] \bus_inst|decoder|slave_addr ;
wire [7:0] display_data;
wire [11:0] \slave3_bridge|slave|smemaddr ;
wire [7:0] \master1_port|timeout ;
wire [2:0] \master2_bridge|uart_module|transmitter|c_bits ;
wire [7:0] data_pattern;
wire [7:0] \master2_bridge|uart_module|transmitter|data ;
wire [7:0] \master2_bridge|master|counter ;
wire [11:0] \slave2_inst|sp|smemaddr ;
wire [11:0] \slave3_bridge|slave|addr ;
wire [10:0] \slave1_inst|sp|smemaddr ;
wire [7:0] \slave2_inst|sp|wdata ;
wire [11:0] \slave2_inst|sp|addr ;
wire [3:0] \slave3_bridge|slave|rcounter ;
wire [7:0] \slave1_inst|sp|wdata ;
wire [15:0] \master2_bridge|master|addr ;
wire [10:0] \slave1_inst|sp|addr ;
wire [3:0] sw_sync2;
wire [2:0] reset_sync;
wire [3:0] sw_sync1;
wire [12:0] \master2_bridge|uart_module|transmitter|c_clocks ;
wire [12:0] \slave3_bridge|uart_module|transmitter|c_clocks ;
wire [3:0] \bus_inst|decoder|split_slave_addr ;
wire [20:0] \slave3_bridge|uart_module|transmitter|data ;
wire [2:0] key0_sync;
wire [1:0] \bus_inst|decoder|ssel ;
wire [2:0] key1_sync;
wire [7:0] \slave3_bridge|latched_rdata ;
wire [7:0] \master2_bridge|u_din ;
wire [7:0] \slave3_bridge|slave|smemwdata ;
wire [20:0] \master2_bridge|fifo_din ;
wire [7:0] \master1_port|wdata ;
wire [7:0] \master2_bridge|master|wdata ;

wire [3:0] \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [1:0] \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a5  = \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a6  = \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a7  = \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a1  = \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a2  = \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a3  = \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a6  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];

assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a7  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a2  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];

assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a3  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a5  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a6  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a7  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a1  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a2  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a3  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\transaction_active~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \LED[1]~output (
	.i(sw_sync2[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \LED[2]~output (
	.i(display_data[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \LED[3]~output (
	.i(display_data[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \LED[4]~output (
	.i(display_data[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \LED[5]~output (
	.i(display_data[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \LED[6]~output (
	.i(display_data[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \LED[7]~output (
	.i(display_data[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \GPIO_0_BRIDGE_M_TX~output (
	.i(!\master2_bridge|uart_module|transmitter|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_BRIDGE_M_TX~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_BRIDGE_M_TX~output .bus_hold = "false";
defparam \GPIO_0_BRIDGE_M_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \GPIO_0_BRIDGE_S_TX~output (
	.i(!\slave3_bridge|uart_module|transmitter|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0_BRIDGE_S_TX~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0_BRIDGE_S_TX~output .bus_hold = "false";
defparam \GPIO_0_BRIDGE_S_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N1
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N10
cycloneive_lcell_comb \key0_sync[0]~0 (
// Equation(s):
// \key0_sync[0]~0_combout  = !\KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\key0_sync[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \key0_sync[0]~0 .lut_mask = 16'h00FF;
defparam \key0_sync[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N18
cycloneive_lcell_comb \reset_sync[0]~0 (
// Equation(s):
// \reset_sync[0]~0_combout  = !\SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\reset_sync[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reset_sync[0]~0 .lut_mask = 16'h00FF;
defparam \reset_sync[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y16_N19
dffeas \reset_sync[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\reset_sync[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_sync[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_sync[0] .is_wysiwyg = "true";
defparam \reset_sync[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N20
cycloneive_lcell_comb \reset_sync[1]~feeder (
// Equation(s):
// \reset_sync[1]~feeder_combout  = reset_sync[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reset_sync[0]),
	.cin(gnd),
	.combout(\reset_sync[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reset_sync[1]~feeder .lut_mask = 16'hFF00;
defparam \reset_sync[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y16_N21
dffeas \reset_sync[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\reset_sync[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_sync[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_sync[1] .is_wysiwyg = "true";
defparam \reset_sync[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
cycloneive_lcell_comb \reset_sync[2]~feeder (
// Equation(s):
// \reset_sync[2]~feeder_combout  = reset_sync[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reset_sync[1]),
	.cin(gnd),
	.combout(\reset_sync[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reset_sync[2]~feeder .lut_mask = 16'hFF00;
defparam \reset_sync[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y16_N17
dffeas \reset_sync[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\reset_sync[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_sync[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_sync[2] .is_wysiwyg = "true";
defparam \reset_sync[2] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \reset_sync[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,reset_sync[2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_sync[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \reset_sync[2]~clkctrl .clock_type = "global clock";
defparam \reset_sync[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X7_Y25_N11
dffeas \key0_sync[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\key0_sync[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_sync[0]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_sync[0] .is_wysiwyg = "true";
defparam \key0_sync[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N6
cycloneive_lcell_comb \key0_sync[1]~feeder (
// Equation(s):
// \key0_sync[1]~feeder_combout  = key0_sync[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(key0_sync[0]),
	.cin(gnd),
	.combout(\key0_sync[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key0_sync[1]~feeder .lut_mask = 16'hFF00;
defparam \key0_sync[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N7
dffeas \key0_sync[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\key0_sync[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_sync[1]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_sync[1] .is_wysiwyg = "true";
defparam \key0_sync[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N6
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\demo_state.DEMO_WAIT~q  & \always5~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\demo_state.DEMO_WAIT~q ),
	.datad(\always5~1_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hF000;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y25_N7
dffeas \demo_state.DEMO_COMPLETE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\demo_state.DEMO_COMPLETE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \demo_state.DEMO_COMPLETE .is_wysiwyg = "true";
defparam \demo_state.DEMO_COMPLETE .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y25_N21
dffeas \demo_state.DEMO_DISPLAY (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\demo_state.DEMO_COMPLETE~q ),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\demo_state.DEMO_DISPLAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \demo_state.DEMO_DISPLAY .is_wysiwyg = "true";
defparam \demo_state.DEMO_DISPLAY .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y25_N31
dffeas \demo_state.DEMO_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\demo_state.DEMO_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \demo_state.DEMO_IDLE .is_wysiwyg = "true";
defparam \demo_state.DEMO_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N18
cycloneive_lcell_comb \key0_sync[2]~feeder (
// Equation(s):
// \key0_sync[2]~feeder_combout  = key0_sync[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(key0_sync[1]),
	.cin(gnd),
	.combout(\key0_sync[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key0_sync[2]~feeder .lut_mask = 16'hFF00;
defparam \key0_sync[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N19
dffeas \key0_sync[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\key0_sync[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_sync[2]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_sync[2] .is_wysiwyg = "true";
defparam \key0_sync[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N30
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (!\demo_state.DEMO_DISPLAY~q  & ((\demo_state.DEMO_IDLE~q ) # ((key0_sync[1] & !key0_sync[2]))))

	.dataa(key0_sync[1]),
	.datab(\demo_state.DEMO_DISPLAY~q ),
	.datac(\demo_state.DEMO_IDLE~q ),
	.datad(key0_sync[2]),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h3032;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N10
cycloneive_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (demo_counter[0] & ((!\Selector7~0_combout ))) # (!demo_counter[0] & (\demo_state.DEMO_WAIT~q ))

	.dataa(gnd),
	.datab(\demo_state.DEMO_WAIT~q ),
	.datac(demo_counter[0]),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'h0CFC;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N11
dffeas \demo_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[0] .is_wysiwyg = "true";
defparam \demo_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N12
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~1  = CARRY(demo_counter[0])

	.dataa(gnd),
	.datab(demo_counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N14
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (demo_counter[1] & (!\Add1~1 )) # (!demo_counter[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!demo_counter[1]))

	.dataa(gnd),
	.datab(demo_counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N8
cycloneive_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\Add1~2_combout  & ((\demo_state.DEMO_WAIT~q ) # ((demo_counter[1] & !\Selector7~0_combout )))) # (!\Add1~2_combout  & (((demo_counter[1] & !\Selector7~0_combout ))))

	.dataa(\Add1~2_combout ),
	.datab(\demo_state.DEMO_WAIT~q ),
	.datac(demo_counter[1]),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'h88F8;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N9
dffeas \demo_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[1] .is_wysiwyg = "true";
defparam \demo_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N16
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (demo_counter[2] & (\Add1~3  $ (GND))) # (!demo_counter[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((demo_counter[2] & !\Add1~3 ))

	.dataa(gnd),
	.datab(demo_counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N2
cycloneive_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\Selector7~0_combout  & (\demo_state.DEMO_WAIT~q  & ((\Add1~4_combout )))) # (!\Selector7~0_combout  & ((demo_counter[2]) # ((\demo_state.DEMO_WAIT~q  & \Add1~4_combout ))))

	.dataa(\Selector7~0_combout ),
	.datab(\demo_state.DEMO_WAIT~q ),
	.datac(demo_counter[2]),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'hDC50;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N3
dffeas \demo_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[2] .is_wysiwyg = "true";
defparam \demo_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N18
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (demo_counter[3] & (!\Add1~5 )) # (!demo_counter[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!demo_counter[3]))

	.dataa(gnd),
	.datab(demo_counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3C3F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N4
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\Selector7~0_combout  & (\demo_state.DEMO_WAIT~q  & ((\Add1~6_combout )))) # (!\Selector7~0_combout  & ((demo_counter[3]) # ((\demo_state.DEMO_WAIT~q  & \Add1~6_combout ))))

	.dataa(\Selector7~0_combout ),
	.datab(\demo_state.DEMO_WAIT~q ),
	.datac(demo_counter[3]),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hDC50;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N5
dffeas \demo_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[3] .is_wysiwyg = "true";
defparam \demo_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N20
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (demo_counter[4] & (\Add1~7  $ (GND))) # (!demo_counter[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((demo_counter[4] & !\Add1~7 ))

	.dataa(demo_counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N10
cycloneive_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\Selector7~0_combout  & (\demo_state.DEMO_WAIT~q  & ((\Add1~8_combout )))) # (!\Selector7~0_combout  & ((demo_counter[4]) # ((\demo_state.DEMO_WAIT~q  & \Add1~8_combout ))))

	.dataa(\Selector7~0_combout ),
	.datab(\demo_state.DEMO_WAIT~q ),
	.datac(demo_counter[4]),
	.datad(\Add1~8_combout ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hDC50;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N11
dffeas \demo_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[4] .is_wysiwyg = "true";
defparam \demo_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N22
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (demo_counter[5] & (!\Add1~9 )) # (!demo_counter[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!demo_counter[5]))

	.dataa(gnd),
	.datab(demo_counter[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h3C3F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N0
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\Add1~10_combout  & ((\demo_state.DEMO_WAIT~q ) # ((demo_counter[5] & !\Selector7~0_combout )))) # (!\Add1~10_combout  & (((demo_counter[5] & !\Selector7~0_combout ))))

	.dataa(\Add1~10_combout ),
	.datab(\demo_state.DEMO_WAIT~q ),
	.datac(demo_counter[5]),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'h88F8;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N1
dffeas \demo_counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[5] .is_wysiwyg = "true";
defparam \demo_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N24
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (demo_counter[6] & (\Add1~11  $ (GND))) # (!demo_counter[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((demo_counter[6] & !\Add1~11 ))

	.dataa(gnd),
	.datab(demo_counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30C;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N6
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\Selector7~0_combout  & (\demo_state.DEMO_WAIT~q  & ((\Add1~12_combout )))) # (!\Selector7~0_combout  & ((demo_counter[6]) # ((\demo_state.DEMO_WAIT~q  & \Add1~12_combout ))))

	.dataa(\Selector7~0_combout ),
	.datab(\demo_state.DEMO_WAIT~q ),
	.datac(demo_counter[6]),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hDC50;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N7
dffeas \demo_counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[6] .is_wysiwyg = "true";
defparam \demo_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N26
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (demo_counter[7] & (!\Add1~13 )) # (!demo_counter[7] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!demo_counter[7]))

	.dataa(gnd),
	.datab(demo_counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h3C3F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N16
cycloneive_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\Add1~14_combout  & ((\demo_state.DEMO_WAIT~q ) # ((demo_counter[7] & !\Selector7~0_combout )))) # (!\Add1~14_combout  & (((demo_counter[7] & !\Selector7~0_combout ))))

	.dataa(\Add1~14_combout ),
	.datab(\demo_state.DEMO_WAIT~q ),
	.datac(demo_counter[7]),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'h88F8;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N17
dffeas \demo_counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[7] .is_wysiwyg = "true";
defparam \demo_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N28
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (demo_counter[8] & (\Add1~15  $ (GND))) # (!demo_counter[8] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((demo_counter[8] & !\Add1~15 ))

	.dataa(demo_counter[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hA50A;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N8
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\Add1~16_combout  & ((\demo_state.DEMO_WAIT~q ) # ((demo_counter[8] & !\Selector7~0_combout )))) # (!\Add1~16_combout  & (((demo_counter[8] & !\Selector7~0_combout ))))

	.dataa(\Add1~16_combout ),
	.datab(\demo_state.DEMO_WAIT~q ),
	.datac(demo_counter[8]),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'h88F8;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N9
dffeas \demo_counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[8] .is_wysiwyg = "true";
defparam \demo_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N30
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (demo_counter[9] & (!\Add1~17 )) # (!demo_counter[9] & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!demo_counter[9]))

	.dataa(demo_counter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h5A5F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N0
cycloneive_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\Selector7~0_combout  & (\Add1~18_combout  & ((\demo_state.DEMO_WAIT~q )))) # (!\Selector7~0_combout  & ((demo_counter[9]) # ((\Add1~18_combout  & \demo_state.DEMO_WAIT~q ))))

	.dataa(\Selector7~0_combout ),
	.datab(\Add1~18_combout ),
	.datac(demo_counter[9]),
	.datad(\demo_state.DEMO_WAIT~q ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hDC50;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N1
dffeas \demo_counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[9] .is_wysiwyg = "true";
defparam \demo_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N0
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (demo_counter[10] & (\Add1~19  $ (GND))) # (!demo_counter[10] & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((demo_counter[10] & !\Add1~19 ))

	.dataa(gnd),
	.datab(demo_counter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hC30C;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N14
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\Add1~20_combout  & ((\demo_state.DEMO_WAIT~q ) # ((demo_counter[10] & !\Selector7~0_combout )))) # (!\Add1~20_combout  & (((demo_counter[10] & !\Selector7~0_combout ))))

	.dataa(\Add1~20_combout ),
	.datab(\demo_state.DEMO_WAIT~q ),
	.datac(demo_counter[10]),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'h88F8;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N15
dffeas \demo_counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[10] .is_wysiwyg = "true";
defparam \demo_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N2
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (demo_counter[11] & (!\Add1~21 )) # (!demo_counter[11] & ((\Add1~21 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~21 ) # (!demo_counter[11]))

	.dataa(demo_counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h5A5F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N2
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\Selector7~0_combout  & (\demo_state.DEMO_WAIT~q  & ((\Add1~22_combout )))) # (!\Selector7~0_combout  & ((demo_counter[11]) # ((\demo_state.DEMO_WAIT~q  & \Add1~22_combout ))))

	.dataa(\Selector7~0_combout ),
	.datab(\demo_state.DEMO_WAIT~q ),
	.datac(demo_counter[11]),
	.datad(\Add1~22_combout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hDC50;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N3
dffeas \demo_counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[11] .is_wysiwyg = "true";
defparam \demo_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N4
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (demo_counter[12] & (\Add1~23  $ (GND))) # (!demo_counter[12] & (!\Add1~23  & VCC))
// \Add1~25  = CARRY((demo_counter[12] & !\Add1~23 ))

	.dataa(gnd),
	.datab(demo_counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hC30C;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N28
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~24_combout ) # ((demo_counter[12] & !\Selector7~0_combout )))) # (!\demo_state.DEMO_WAIT~q  & (((demo_counter[12] & !\Selector7~0_combout ))))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Add1~24_combout ),
	.datac(demo_counter[12]),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'h88F8;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y22_N29
dffeas \demo_counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[12] .is_wysiwyg = "true";
defparam \demo_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N6
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (demo_counter[13] & (!\Add1~25 )) # (!demo_counter[13] & ((\Add1~25 ) # (GND)))
// \Add1~27  = CARRY((!\Add1~25 ) # (!demo_counter[13]))

	.dataa(gnd),
	.datab(demo_counter[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h3C3F;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N28
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\Selector7~0_combout  & (\Add1~26_combout  & ((\demo_state.DEMO_WAIT~q )))) # (!\Selector7~0_combout  & ((demo_counter[13]) # ((\Add1~26_combout  & \demo_state.DEMO_WAIT~q ))))

	.dataa(\Selector7~0_combout ),
	.datab(\Add1~26_combout ),
	.datac(demo_counter[13]),
	.datad(\demo_state.DEMO_WAIT~q ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hDC50;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N29
dffeas \demo_counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[13] .is_wysiwyg = "true";
defparam \demo_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N8
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (demo_counter[14] & (\Add1~27  $ (GND))) # (!demo_counter[14] & (!\Add1~27  & VCC))
// \Add1~29  = CARRY((demo_counter[14] & !\Add1~27 ))

	.dataa(demo_counter[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hA50A;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N30
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\Selector7~0_combout  & (\demo_state.DEMO_WAIT~q  & ((\Add1~28_combout )))) # (!\Selector7~0_combout  & ((demo_counter[14]) # ((\demo_state.DEMO_WAIT~q  & \Add1~28_combout ))))

	.dataa(\Selector7~0_combout ),
	.datab(\demo_state.DEMO_WAIT~q ),
	.datac(demo_counter[14]),
	.datad(\Add1~28_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hDC50;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N31
dffeas \demo_counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[14] .is_wysiwyg = "true";
defparam \demo_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N10
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (demo_counter[15] & (!\Add1~29 )) # (!demo_counter[15] & ((\Add1~29 ) # (GND)))
// \Add1~31  = CARRY((!\Add1~29 ) # (!demo_counter[15]))

	.dataa(demo_counter[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h5A5F;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N22
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~30_combout ) # ((!\Selector7~0_combout  & demo_counter[15])))) # (!\demo_state.DEMO_WAIT~q  & (!\Selector7~0_combout  & (demo_counter[15])))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Selector7~0_combout ),
	.datac(demo_counter[15]),
	.datad(\Add1~30_combout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hBA30;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y22_N23
dffeas \demo_counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[15] .is_wysiwyg = "true";
defparam \demo_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N12
cycloneive_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (demo_counter[16] & (\Add1~31  $ (GND))) # (!demo_counter[16] & (!\Add1~31  & VCC))
// \Add1~33  = CARRY((demo_counter[16] & !\Add1~31 ))

	.dataa(gnd),
	.datab(demo_counter[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'hC30C;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N20
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~32_combout ) # ((!\Selector7~0_combout  & demo_counter[16])))) # (!\demo_state.DEMO_WAIT~q  & (!\Selector7~0_combout  & (demo_counter[16])))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Selector7~0_combout ),
	.datac(demo_counter[16]),
	.datad(\Add1~32_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hBA30;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y22_N21
dffeas \demo_counter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[16] .is_wysiwyg = "true";
defparam \demo_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N14
cycloneive_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (demo_counter[17] & (!\Add1~33 )) # (!demo_counter[17] & ((\Add1~33 ) # (GND)))
// \Add1~35  = CARRY((!\Add1~33 ) # (!demo_counter[17]))

	.dataa(demo_counter[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'h5A5F;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N30
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~34_combout ) # ((demo_counter[17] & !\Selector7~0_combout )))) # (!\demo_state.DEMO_WAIT~q  & (((demo_counter[17] & !\Selector7~0_combout ))))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Add1~34_combout ),
	.datac(demo_counter[17]),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h88F8;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y22_N31
dffeas \demo_counter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[17] .is_wysiwyg = "true";
defparam \demo_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N16
cycloneive_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (demo_counter[18] & (\Add1~35  $ (GND))) # (!demo_counter[18] & (!\Add1~35  & VCC))
// \Add1~37  = CARRY((demo_counter[18] & !\Add1~35 ))

	.dataa(demo_counter[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'hA50A;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N26
cycloneive_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~36_combout ) # ((demo_counter[18] & !\Selector7~0_combout )))) # (!\demo_state.DEMO_WAIT~q  & (((demo_counter[18] & !\Selector7~0_combout ))))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Add1~36_combout ),
	.datac(demo_counter[18]),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'h88F8;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y22_N27
dffeas \demo_counter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector7~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[18] .is_wysiwyg = "true";
defparam \demo_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N12
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (demo_counter[17] & (demo_counter[15] & (demo_counter[18] & demo_counter[16])))

	.dataa(demo_counter[17]),
	.datab(demo_counter[15]),
	.datac(demo_counter[18]),
	.datad(demo_counter[16]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h8000;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N18
cycloneive_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = \Add1~37  $ (demo_counter[19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(demo_counter[19]),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h0FF0;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N24
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~38_combout ) # ((demo_counter[19] & !\Selector7~0_combout )))) # (!\demo_state.DEMO_WAIT~q  & (((demo_counter[19] & !\Selector7~0_combout ))))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Add1~38_combout ),
	.datac(demo_counter[19]),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h88F8;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y22_N25
dffeas \demo_counter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[19] .is_wysiwyg = "true";
defparam \demo_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N8
cycloneive_lcell_comb \master1_port|Add2~23 (
// Equation(s):
// \master1_port|Add2~23_combout  = (\master1_port|state.WAIT~q  & (!\master1_port|timeout [0])) # (!\master1_port|state.WAIT~q  & (\master1_port|timeout [0] & \master1_port|state.IDLE~q ))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(gnd),
	.datac(\master1_port|timeout [0]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~23 .lut_mask = 16'h5A0A;
defparam \master1_port|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N9
dffeas \master1_port|timeout[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[0] .is_wysiwyg = "true";
defparam \master1_port|timeout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N8
cycloneive_lcell_comb \master1_port|Add2~0 (
// Equation(s):
// \master1_port|Add2~1  = CARRY(\master1_port|timeout [0])

	.dataa(\master1_port|timeout [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\master1_port|Add2~1 ));
// synopsys translate_off
defparam \master1_port|Add2~0 .lut_mask = 16'h55AA;
defparam \master1_port|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N10
cycloneive_lcell_comb \master1_port|Add2~2 (
// Equation(s):
// \master1_port|Add2~2_combout  = (\master1_port|timeout [1] & (!\master1_port|Add2~1 )) # (!\master1_port|timeout [1] & ((\master1_port|Add2~1 ) # (GND)))
// \master1_port|Add2~3  = CARRY((!\master1_port|Add2~1 ) # (!\master1_port|timeout [1]))

	.dataa(gnd),
	.datab(\master1_port|timeout [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~1 ),
	.combout(\master1_port|Add2~2_combout ),
	.cout(\master1_port|Add2~3 ));
// synopsys translate_off
defparam \master1_port|Add2~2 .lut_mask = 16'h3C3F;
defparam \master1_port|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N24
cycloneive_lcell_comb \master1_port|Add2~21 (
// Equation(s):
// \master1_port|Add2~21_combout  = (\master1_port|state.WAIT~q  & (((\master1_port|Add2~2_combout )))) # (!\master1_port|state.WAIT~q  & (\master1_port|state.IDLE~q  & (\master1_port|timeout [1])))

	.dataa(\master1_port|state.IDLE~q ),
	.datab(\master1_port|state.WAIT~q ),
	.datac(\master1_port|timeout [1]),
	.datad(\master1_port|Add2~2_combout ),
	.cin(gnd),
	.combout(\master1_port|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~21 .lut_mask = 16'hEC20;
defparam \master1_port|Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N25
dffeas \master1_port|timeout[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[1] .is_wysiwyg = "true";
defparam \master1_port|timeout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N12
cycloneive_lcell_comb \master1_port|Add2~4 (
// Equation(s):
// \master1_port|Add2~4_combout  = (\master1_port|timeout [2] & (\master1_port|Add2~3  $ (GND))) # (!\master1_port|timeout [2] & (!\master1_port|Add2~3  & VCC))
// \master1_port|Add2~5  = CARRY((\master1_port|timeout [2] & !\master1_port|Add2~3 ))

	.dataa(gnd),
	.datab(\master1_port|timeout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~3 ),
	.combout(\master1_port|Add2~4_combout ),
	.cout(\master1_port|Add2~5 ));
// synopsys translate_off
defparam \master1_port|Add2~4 .lut_mask = 16'hC30C;
defparam \master1_port|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N4
cycloneive_lcell_comb \master1_port|Add2~22 (
// Equation(s):
// \master1_port|Add2~22_combout  = (\master1_port|state.WAIT~q  & (((\master1_port|Add2~4_combout )))) # (!\master1_port|state.WAIT~q  & (\master1_port|state.IDLE~q  & (\master1_port|timeout [2])))

	.dataa(\master1_port|state.IDLE~q ),
	.datab(\master1_port|state.WAIT~q ),
	.datac(\master1_port|timeout [2]),
	.datad(\master1_port|Add2~4_combout ),
	.cin(gnd),
	.combout(\master1_port|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~22 .lut_mask = 16'hEC20;
defparam \master1_port|Add2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N5
dffeas \master1_port|timeout[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[2] .is_wysiwyg = "true";
defparam \master1_port|timeout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N14
cycloneive_lcell_comb \master1_port|Add2~6 (
// Equation(s):
// \master1_port|Add2~6_combout  = (\master1_port|timeout [3] & (!\master1_port|Add2~5 )) # (!\master1_port|timeout [3] & ((\master1_port|Add2~5 ) # (GND)))
// \master1_port|Add2~7  = CARRY((!\master1_port|Add2~5 ) # (!\master1_port|timeout [3]))

	.dataa(gnd),
	.datab(\master1_port|timeout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~5 ),
	.combout(\master1_port|Add2~6_combout ),
	.cout(\master1_port|Add2~7 ));
// synopsys translate_off
defparam \master1_port|Add2~6 .lut_mask = 16'h3C3F;
defparam \master1_port|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N28
cycloneive_lcell_comb \master1_port|Add2~20 (
// Equation(s):
// \master1_port|Add2~20_combout  = (\master1_port|state.WAIT~q  & (((\master1_port|Add2~6_combout )))) # (!\master1_port|state.WAIT~q  & (\master1_port|state.IDLE~q  & ((\master1_port|timeout [3]))))

	.dataa(\master1_port|state.IDLE~q ),
	.datab(\master1_port|Add2~6_combout ),
	.datac(\master1_port|timeout [3]),
	.datad(\master1_port|state.WAIT~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~20 .lut_mask = 16'hCCA0;
defparam \master1_port|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N29
dffeas \master1_port|timeout[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[3] .is_wysiwyg = "true";
defparam \master1_port|timeout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N30
cycloneive_lcell_comb \master1_port|Equal0~1 (
// Equation(s):
// \master1_port|Equal0~1_combout  = (\master1_port|timeout [1]) # (((\master1_port|timeout [3]) # (!\master1_port|timeout [0])) # (!\master1_port|timeout [2]))

	.dataa(\master1_port|timeout [1]),
	.datab(\master1_port|timeout [2]),
	.datac(\master1_port|timeout [0]),
	.datad(\master1_port|timeout [3]),
	.cin(gnd),
	.combout(\master1_port|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal0~1 .lut_mask = 16'hFFBF;
defparam \master1_port|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~1 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~1_combout  = (\bus_inst|decoder|slave_addr [1] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|decoder|slave_addr [1]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~1 .lut_mask = 16'hF000;
defparam \bus_inst|decoder|split_slave_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
cycloneive_lcell_comb \bus_inst|decoder|Selector4~0 (
// Equation(s):
// \bus_inst|decoder|Selector4~0_combout  = (\bus_inst|decoder|state.CONNECT~q ) # ((\bus_inst|decoder|state.WAIT~q ) # ((\bus_inst|decoder|state.ADDR~q  & \bus_inst|decoder|slave_en~q )))

	.dataa(\bus_inst|decoder|state.CONNECT~q ),
	.datab(\bus_inst|decoder|state.ADDR~q ),
	.datac(\bus_inst|decoder|slave_en~q ),
	.datad(\bus_inst|decoder|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector4~0 .lut_mask = 16'hFFEA;
defparam \bus_inst|decoder|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N7
dffeas \bus_inst|decoder|slave_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_en .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneive_io_ibuf \GPIO_0_BRIDGE_M_RX~input (
	.i(GPIO_0_BRIDGE_M_RX),
	.ibar(gnd),
	.o(\GPIO_0_BRIDGE_M_RX~input_o ));
// synopsys translate_off
defparam \GPIO_0_BRIDGE_M_RX~input .bus_hold = "false";
defparam \GPIO_0_BRIDGE_M_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N0
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|rx_sync~feeder (
// Equation(s):
// \master2_bridge|uart_module|receiver|rx_sync~feeder_combout  = \GPIO_0_BRIDGE_M_RX~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\GPIO_0_BRIDGE_M_RX~input_o ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|rx_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|rx_sync~feeder .lut_mask = 16'hFF00;
defparam \master2_bridge|uart_module|receiver|rx_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N1
dffeas \master2_bridge|uart_module|receiver|rx_sync (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|rx_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(reset_sync[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|rx_sync .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|rx_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N4
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector0~2 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector0~2_combout  = (\master2_bridge|uart_module|receiver|rx_sync~q  & (\master2_bridge|uart_module|receiver|state.RX_IDLE~q  & ((!\master2_bridge|uart_module|receiver|state.RX_END~q ) # 
// (!\master2_bridge|uart_module|receiver|Equal2~2_combout )))) # (!\master2_bridge|uart_module|receiver|rx_sync~q  & (((!\master2_bridge|uart_module|receiver|state.RX_END~q )) # (!\master2_bridge|uart_module|receiver|Equal2~2_combout )))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|Equal2~2_combout ),
	.datac(\master2_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.datad(\master2_bridge|uart_module|receiver|state.RX_END~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector0~2 .lut_mask = 16'h31F5;
defparam \master2_bridge|uart_module|receiver|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N5
dffeas \master2_bridge|uart_module|receiver|state.RX_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|state.RX_IDLE .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|state.RX_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector16~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector16~0_combout  = (\master2_bridge|uart_module|receiver|state.RX_IDLE~q  & !\master2_bridge|uart_module|receiver|c_clocks [0])

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector16~0 .lut_mask = 16'h0C0C;
defparam \master2_bridge|uart_module|receiver|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector4~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector4~0_combout  = (\master2_bridge|uart_module|receiver|state.RX_IDLE~q ) # (!\master2_bridge|uart_module|receiver|rx_sync~q )

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.datac(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector4~0 .lut_mask = 16'hCFCF;
defparam \master2_bridge|uart_module|receiver|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \master2_bridge|uart_module|receiver|c_clocks[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|uart_module|receiver|Selector16~0_combout ),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|uart_module|receiver|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_clocks[0] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add0~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add0~1  = CARRY(\master2_bridge|uart_module|receiver|c_clocks [0])

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\master2_bridge|uart_module|receiver|Add0~1 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add0~0 .lut_mask = 16'h55AA;
defparam \master2_bridge|uart_module|receiver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add0~2 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add0~2_combout  = (\master2_bridge|uart_module|receiver|c_clocks [1] & (!\master2_bridge|uart_module|receiver|Add0~1 )) # (!\master2_bridge|uart_module|receiver|c_clocks [1] & 
// ((\master2_bridge|uart_module|receiver|Add0~1 ) # (GND)))
// \master2_bridge|uart_module|receiver|Add0~3  = CARRY((!\master2_bridge|uart_module|receiver|Add0~1 ) # (!\master2_bridge|uart_module|receiver|c_clocks [1]))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|receiver|Add0~1 ),
	.combout(\master2_bridge|uart_module|receiver|Add0~2_combout ),
	.cout(\master2_bridge|uart_module|receiver|Add0~3 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add0~2 .lut_mask = 16'h5A5F;
defparam \master2_bridge|uart_module|receiver|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N26
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector15~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector15~0_combout  = (\master2_bridge|uart_module|receiver|state.RX_IDLE~q  & \master2_bridge|uart_module|receiver|Add0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.datad(\master2_bridge|uart_module|receiver|Add0~2_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector15~0 .lut_mask = 16'hF000;
defparam \master2_bridge|uart_module|receiver|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N27
dffeas \master2_bridge|uart_module|receiver|c_clocks[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|receiver|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_clocks[1] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector3~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector3~0_combout  = (\master2_bridge|uart_module|receiver|state.RX_START~q  & \master2_bridge|uart_module|receiver|Equal0~3_combout )

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|receiver|state.RX_START~q ),
	.datac(gnd),
	.datad(\master2_bridge|uart_module|receiver|Equal0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector3~0 .lut_mask = 16'hCC00;
defparam \master2_bridge|uart_module|receiver|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|c_bits~3 (
// Equation(s):
// \master2_bridge|uart_module|receiver|c_bits~3_combout  = (!\master2_bridge|uart_module|receiver|c_bits [0] & ((!\master2_bridge|uart_module|receiver|c_bits [4]) # (!\master2_bridge|uart_module|receiver|Equal1~1_combout )))

	.dataa(\master2_bridge|uart_module|receiver|Equal1~1_combout ),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|c_bits [0]),
	.datad(\master2_bridge|uart_module|receiver|c_bits [4]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|c_bits~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_bits~3 .lut_mask = 16'h050F;
defparam \master2_bridge|uart_module|receiver|c_bits~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector5~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector5~0_combout  = (\master2_bridge|uart_module|receiver|state.RX_END~q ) # ((\master2_bridge|uart_module|receiver|state.RX_DATA~q ) # ((\master2_bridge|uart_module|receiver|state.RX_START~q  & 
// !\master2_bridge|uart_module|receiver|Equal0~3_combout )))

	.dataa(\master2_bridge|uart_module|receiver|state.RX_END~q ),
	.datab(\master2_bridge|uart_module|receiver|state.RX_START~q ),
	.datac(\master2_bridge|uart_module|receiver|state.RX_DATA~q ),
	.datad(\master2_bridge|uart_module|receiver|Equal0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector5~0 .lut_mask = 16'hFAFE;
defparam \master2_bridge|uart_module|receiver|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add0~8 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add0~8_combout  = (\master2_bridge|uart_module|receiver|c_clocks [4] & (\master2_bridge|uart_module|receiver|Add0~7  $ (GND))) # (!\master2_bridge|uart_module|receiver|c_clocks [4] & 
// (!\master2_bridge|uart_module|receiver|Add0~7  & VCC))
// \master2_bridge|uart_module|receiver|Add0~9  = CARRY((\master2_bridge|uart_module|receiver|c_clocks [4] & !\master2_bridge|uart_module|receiver|Add0~7 ))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|receiver|Add0~7 ),
	.combout(\master2_bridge|uart_module|receiver|Add0~8_combout ),
	.cout(\master2_bridge|uart_module|receiver|Add0~9 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add0~8 .lut_mask = 16'hA50A;
defparam \master2_bridge|uart_module|receiver|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add0~10 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add0~10_combout  = (\master2_bridge|uart_module|receiver|c_clocks [5] & (!\master2_bridge|uart_module|receiver|Add0~9 )) # (!\master2_bridge|uart_module|receiver|c_clocks [5] & 
// ((\master2_bridge|uart_module|receiver|Add0~9 ) # (GND)))
// \master2_bridge|uart_module|receiver|Add0~11  = CARRY((!\master2_bridge|uart_module|receiver|Add0~9 ) # (!\master2_bridge|uart_module|receiver|c_clocks [5]))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|receiver|Add0~9 ),
	.combout(\master2_bridge|uart_module|receiver|Add0~10_combout ),
	.cout(\master2_bridge|uart_module|receiver|Add0~11 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add0~10 .lut_mask = 16'h5A5F;
defparam \master2_bridge|uart_module|receiver|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector11~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector11~0_combout  = (\master2_bridge|uart_module|receiver|Selector5~0_combout  & ((\master2_bridge|uart_module|receiver|Add0~10_combout ) # ((\master2_bridge|uart_module|receiver|c_clocks [5] & 
// !\master2_bridge|uart_module|receiver|Selector4~0_combout )))) # (!\master2_bridge|uart_module|receiver|Selector5~0_combout  & (((\master2_bridge|uart_module|receiver|c_clocks [5] & !\master2_bridge|uart_module|receiver|Selector4~0_combout ))))

	.dataa(\master2_bridge|uart_module|receiver|Selector5~0_combout ),
	.datab(\master2_bridge|uart_module|receiver|Add0~10_combout ),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [5]),
	.datad(\master2_bridge|uart_module|receiver|Selector4~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector11~0 .lut_mask = 16'h88F8;
defparam \master2_bridge|uart_module|receiver|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N15
dffeas \master2_bridge|uart_module|receiver|c_clocks[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_clocks[5] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Equal2~1 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Equal2~1_combout  = (\master2_bridge|uart_module|receiver|c_clocks [4] & (!\master2_bridge|uart_module|receiver|c_clocks [5] & (!\master2_bridge|uart_module|receiver|c_clocks [3] & 
// \master2_bridge|uart_module|receiver|c_clocks [6])))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [4]),
	.datab(\master2_bridge|uart_module|receiver|c_clocks [5]),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [3]),
	.datad(\master2_bridge|uart_module|receiver|c_clocks [6]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Equal2~1 .lut_mask = 16'h0200;
defparam \master2_bridge|uart_module|receiver|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add0~4 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add0~4_combout  = (\master2_bridge|uart_module|receiver|c_clocks [2] & (\master2_bridge|uart_module|receiver|Add0~3  $ (GND))) # (!\master2_bridge|uart_module|receiver|c_clocks [2] & 
// (!\master2_bridge|uart_module|receiver|Add0~3  & VCC))
// \master2_bridge|uart_module|receiver|Add0~5  = CARRY((\master2_bridge|uart_module|receiver|c_clocks [2] & !\master2_bridge|uart_module|receiver|Add0~3 ))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|receiver|c_clocks [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|receiver|Add0~3 ),
	.combout(\master2_bridge|uart_module|receiver|Add0~4_combout ),
	.cout(\master2_bridge|uart_module|receiver|Add0~5 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add0~4 .lut_mask = 16'hC30C;
defparam \master2_bridge|uart_module|receiver|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector14~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector14~0_combout  = (\master2_bridge|uart_module|receiver|Selector5~0_combout  & ((\master2_bridge|uart_module|receiver|Add0~4_combout ) # ((!\master2_bridge|uart_module|receiver|Selector4~0_combout  & 
// \master2_bridge|uart_module|receiver|c_clocks [2])))) # (!\master2_bridge|uart_module|receiver|Selector5~0_combout  & (!\master2_bridge|uart_module|receiver|Selector4~0_combout  & (\master2_bridge|uart_module|receiver|c_clocks [2])))

	.dataa(\master2_bridge|uart_module|receiver|Selector5~0_combout ),
	.datab(\master2_bridge|uart_module|receiver|Selector4~0_combout ),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [2]),
	.datad(\master2_bridge|uart_module|receiver|Add0~4_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector14~0 .lut_mask = 16'hBA30;
defparam \master2_bridge|uart_module|receiver|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N25
dffeas \master2_bridge|uart_module|receiver|c_clocks[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_clocks[2] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|c_bits[4]~0_RESYN662 (
// Equation(s):
// \master2_bridge|uart_module|receiver|c_bits[4]~0_RESYN662_BDD663  = (\master2_bridge|uart_module|receiver|state.RX_DATA~q  & \master2_bridge|uart_module|receiver|c_clocks [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|state.RX_DATA~q ),
	.datad(\master2_bridge|uart_module|receiver|c_clocks [2]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|c_bits[4]~0_RESYN662_BDD663 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_bits[4]~0_RESYN662 .lut_mask = 16'hF000;
defparam \master2_bridge|uart_module|receiver|c_bits[4]~0_RESYN662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Equal0~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Equal0~0_combout  = (!\master2_bridge|uart_module|receiver|c_clocks [8] & (\master2_bridge|uart_module|receiver|c_clocks [0] & (\master2_bridge|uart_module|receiver|c_clocks [1] & 
// !\master2_bridge|uart_module|receiver|c_clocks [7])))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [8]),
	.datab(\master2_bridge|uart_module|receiver|c_clocks [0]),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [1]),
	.datad(\master2_bridge|uart_module|receiver|c_clocks [7]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Equal0~0 .lut_mask = 16'h0040;
defparam \master2_bridge|uart_module|receiver|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add0~16 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add0~16_combout  = (\master2_bridge|uart_module|receiver|c_clocks [8] & (\master2_bridge|uart_module|receiver|Add0~15  $ (GND))) # (!\master2_bridge|uart_module|receiver|c_clocks [8] & 
// (!\master2_bridge|uart_module|receiver|Add0~15  & VCC))
// \master2_bridge|uart_module|receiver|Add0~17  = CARRY((\master2_bridge|uart_module|receiver|c_clocks [8] & !\master2_bridge|uart_module|receiver|Add0~15 ))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|receiver|Add0~15 ),
	.combout(\master2_bridge|uart_module|receiver|Add0~16_combout ),
	.cout(\master2_bridge|uart_module|receiver|Add0~17 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add0~16 .lut_mask = 16'hA50A;
defparam \master2_bridge|uart_module|receiver|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add0~18 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add0~18_combout  = (\master2_bridge|uart_module|receiver|c_clocks [9] & (!\master2_bridge|uart_module|receiver|Add0~17 )) # (!\master2_bridge|uart_module|receiver|c_clocks [9] & 
// ((\master2_bridge|uart_module|receiver|Add0~17 ) # (GND)))
// \master2_bridge|uart_module|receiver|Add0~19  = CARRY((!\master2_bridge|uart_module|receiver|Add0~17 ) # (!\master2_bridge|uart_module|receiver|c_clocks [9]))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|receiver|c_clocks [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|receiver|Add0~17 ),
	.combout(\master2_bridge|uart_module|receiver|Add0~18_combout ),
	.cout(\master2_bridge|uart_module|receiver|Add0~19 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add0~18 .lut_mask = 16'h3C3F;
defparam \master2_bridge|uart_module|receiver|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector7~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector7~0_combout  = (\master2_bridge|uart_module|receiver|Selector5~0_combout  & ((\master2_bridge|uart_module|receiver|Add0~18_combout ) # ((!\master2_bridge|uart_module|receiver|Selector4~0_combout  & 
// \master2_bridge|uart_module|receiver|c_clocks [9])))) # (!\master2_bridge|uart_module|receiver|Selector5~0_combout  & (!\master2_bridge|uart_module|receiver|Selector4~0_combout  & (\master2_bridge|uart_module|receiver|c_clocks [9])))

	.dataa(\master2_bridge|uart_module|receiver|Selector5~0_combout ),
	.datab(\master2_bridge|uart_module|receiver|Selector4~0_combout ),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [9]),
	.datad(\master2_bridge|uart_module|receiver|Add0~18_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector7~0 .lut_mask = 16'hBA30;
defparam \master2_bridge|uart_module|receiver|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \master2_bridge|uart_module|receiver|c_clocks[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_clocks[9] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add0~20 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add0~20_combout  = (\master2_bridge|uart_module|receiver|c_clocks [10] & (\master2_bridge|uart_module|receiver|Add0~19  $ (GND))) # (!\master2_bridge|uart_module|receiver|c_clocks [10] & 
// (!\master2_bridge|uart_module|receiver|Add0~19  & VCC))
// \master2_bridge|uart_module|receiver|Add0~21  = CARRY((\master2_bridge|uart_module|receiver|c_clocks [10] & !\master2_bridge|uart_module|receiver|Add0~19 ))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|receiver|Add0~19 ),
	.combout(\master2_bridge|uart_module|receiver|Add0~20_combout ),
	.cout(\master2_bridge|uart_module|receiver|Add0~21 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add0~20 .lut_mask = 16'hA50A;
defparam \master2_bridge|uart_module|receiver|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector6~1 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector6~1_combout  = (\master2_bridge|uart_module|receiver|Add0~20_combout  & ((\master2_bridge|uart_module|receiver|Selector6~0_combout ) # ((\master2_bridge|uart_module|receiver|c_clocks [10] & 
// !\master2_bridge|uart_module|receiver|Selector4~0_combout )))) # (!\master2_bridge|uart_module|receiver|Add0~20_combout  & (((\master2_bridge|uart_module|receiver|c_clocks [10] & !\master2_bridge|uart_module|receiver|Selector4~0_combout ))))

	.dataa(\master2_bridge|uart_module|receiver|Add0~20_combout ),
	.datab(\master2_bridge|uart_module|receiver|Selector6~0_combout ),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [10]),
	.datad(\master2_bridge|uart_module|receiver|Selector4~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector6~1 .lut_mask = 16'h88F8;
defparam \master2_bridge|uart_module|receiver|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N31
dffeas \master2_bridge|uart_module|receiver|c_clocks[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_clocks[10] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add0~22 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add0~22_combout  = (\master2_bridge|uart_module|receiver|c_clocks [11] & (!\master2_bridge|uart_module|receiver|Add0~21 )) # (!\master2_bridge|uart_module|receiver|c_clocks [11] & 
// ((\master2_bridge|uart_module|receiver|Add0~21 ) # (GND)))
// \master2_bridge|uart_module|receiver|Add0~23  = CARRY((!\master2_bridge|uart_module|receiver|Add0~21 ) # (!\master2_bridge|uart_module|receiver|c_clocks [11]))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|receiver|c_clocks [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|receiver|Add0~21 ),
	.combout(\master2_bridge|uart_module|receiver|Add0~22_combout ),
	.cout(\master2_bridge|uart_module|receiver|Add0~23 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add0~22 .lut_mask = 16'h3C3F;
defparam \master2_bridge|uart_module|receiver|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector5~1 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector5~1_combout  = (\master2_bridge|uart_module|receiver|Selector5~0_combout  & ((\master2_bridge|uart_module|receiver|Add0~22_combout ) # ((!\master2_bridge|uart_module|receiver|Selector4~0_combout  & 
// \master2_bridge|uart_module|receiver|c_clocks [11])))) # (!\master2_bridge|uart_module|receiver|Selector5~0_combout  & (!\master2_bridge|uart_module|receiver|Selector4~0_combout  & (\master2_bridge|uart_module|receiver|c_clocks [11])))

	.dataa(\master2_bridge|uart_module|receiver|Selector5~0_combout ),
	.datab(\master2_bridge|uart_module|receiver|Selector4~0_combout ),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [11]),
	.datad(\master2_bridge|uart_module|receiver|Add0~22_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector5~1 .lut_mask = 16'hBA30;
defparam \master2_bridge|uart_module|receiver|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N1
dffeas \master2_bridge|uart_module|receiver|c_clocks[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_clocks[11] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add0~24 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add0~24_combout  = \master2_bridge|uart_module|receiver|Add0~23  $ (!\master2_bridge|uart_module|receiver|c_clocks [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|uart_module|receiver|c_clocks [12]),
	.cin(\master2_bridge|uart_module|receiver|Add0~23 ),
	.combout(\master2_bridge|uart_module|receiver|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add0~24 .lut_mask = 16'hF00F;
defparam \master2_bridge|uart_module|receiver|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector4~1 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector4~1_combout  = (\master2_bridge|uart_module|receiver|Selector6~0_combout  & ((\master2_bridge|uart_module|receiver|Add0~24_combout ) # ((!\master2_bridge|uart_module|receiver|Selector4~0_combout  & 
// \master2_bridge|uart_module|receiver|c_clocks [12])))) # (!\master2_bridge|uart_module|receiver|Selector6~0_combout  & (!\master2_bridge|uart_module|receiver|Selector4~0_combout  & (\master2_bridge|uart_module|receiver|c_clocks [12])))

	.dataa(\master2_bridge|uart_module|receiver|Selector6~0_combout ),
	.datab(\master2_bridge|uart_module|receiver|Selector4~0_combout ),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [12]),
	.datad(\master2_bridge|uart_module|receiver|Add0~24_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector4~1 .lut_mask = 16'hBA30;
defparam \master2_bridge|uart_module|receiver|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N13
dffeas \master2_bridge|uart_module|receiver|c_clocks[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_clocks[12] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Equal2~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Equal2~0_combout  = (\master2_bridge|uart_module|receiver|c_clocks [12] & (!\master2_bridge|uart_module|receiver|c_clocks [11] & (\master2_bridge|uart_module|receiver|c_clocks [10] & 
// !\master2_bridge|uart_module|receiver|c_clocks [9])))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [12]),
	.datab(\master2_bridge|uart_module|receiver|c_clocks [11]),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [10]),
	.datad(\master2_bridge|uart_module|receiver|c_clocks [9]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Equal2~0 .lut_mask = 16'h0020;
defparam \master2_bridge|uart_module|receiver|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|c_bits[4]~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|c_bits[4]~0_combout  = (\master2_bridge|uart_module|receiver|Equal2~1_combout  & (\master2_bridge|uart_module|receiver|c_bits[4]~0_RESYN662_BDD663  & (\master2_bridge|uart_module|receiver|Equal0~0_combout  & 
// \master2_bridge|uart_module|receiver|Equal2~0_combout )))

	.dataa(\master2_bridge|uart_module|receiver|Equal2~1_combout ),
	.datab(\master2_bridge|uart_module|receiver|c_bits[4]~0_RESYN662_BDD663 ),
	.datac(\master2_bridge|uart_module|receiver|Equal0~0_combout ),
	.datad(\master2_bridge|uart_module|receiver|Equal2~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|c_bits[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_bits[4]~0 .lut_mask = 16'h8000;
defparam \master2_bridge|uart_module|receiver|c_bits[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N31
dffeas \master2_bridge|uart_module|receiver|c_bits[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|c_bits~3_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|receiver|c_bits[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_bits[0] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_bits[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add1~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add1~1  = CARRY(\master2_bridge|uart_module|receiver|c_bits [0])

	.dataa(\master2_bridge|uart_module|receiver|c_bits [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\master2_bridge|uart_module|receiver|Add1~1 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add1~0 .lut_mask = 16'h55AA;
defparam \master2_bridge|uart_module|receiver|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add1~2 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add1~2_combout  = (\master2_bridge|uart_module|receiver|c_bits [1] & (!\master2_bridge|uart_module|receiver|Add1~1 )) # (!\master2_bridge|uart_module|receiver|c_bits [1] & ((\master2_bridge|uart_module|receiver|Add1~1 
// ) # (GND)))
// \master2_bridge|uart_module|receiver|Add1~3  = CARRY((!\master2_bridge|uart_module|receiver|Add1~1 ) # (!\master2_bridge|uart_module|receiver|c_bits [1]))

	.dataa(\master2_bridge|uart_module|receiver|c_bits [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|receiver|Add1~1 ),
	.combout(\master2_bridge|uart_module|receiver|Add1~2_combout ),
	.cout(\master2_bridge|uart_module|receiver|Add1~3 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add1~2 .lut_mask = 16'h5A5F;
defparam \master2_bridge|uart_module|receiver|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N23
dffeas \master2_bridge|uart_module|receiver|c_bits[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|receiver|c_bits[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_bits[1] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_bits[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add1~4 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add1~4_combout  = (\master2_bridge|uart_module|receiver|c_bits [2] & (\master2_bridge|uart_module|receiver|Add1~3  $ (GND))) # (!\master2_bridge|uart_module|receiver|c_bits [2] & 
// (!\master2_bridge|uart_module|receiver|Add1~3  & VCC))
// \master2_bridge|uart_module|receiver|Add1~5  = CARRY((\master2_bridge|uart_module|receiver|c_bits [2] & !\master2_bridge|uart_module|receiver|Add1~3 ))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|receiver|c_bits [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|receiver|Add1~3 ),
	.combout(\master2_bridge|uart_module|receiver|Add1~4_combout ),
	.cout(\master2_bridge|uart_module|receiver|Add1~5 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add1~4 .lut_mask = 16'hC30C;
defparam \master2_bridge|uart_module|receiver|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|c_bits~2 (
// Equation(s):
// \master2_bridge|uart_module|receiver|c_bits~2_combout  = (\master2_bridge|uart_module|receiver|Add1~4_combout  & ((!\master2_bridge|uart_module|receiver|c_bits [4]) # (!\master2_bridge|uart_module|receiver|Equal1~1_combout )))

	.dataa(\master2_bridge|uart_module|receiver|Equal1~1_combout ),
	.datab(\master2_bridge|uart_module|receiver|c_bits [4]),
	.datac(gnd),
	.datad(\master2_bridge|uart_module|receiver|Add1~4_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|c_bits~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_bits~2 .lut_mask = 16'h7700;
defparam \master2_bridge|uart_module|receiver|c_bits~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N5
dffeas \master2_bridge|uart_module|receiver|c_bits[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|c_bits~2_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|receiver|c_bits[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_bits[2] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_bits[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add1~6 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add1~6_combout  = (\master2_bridge|uart_module|receiver|c_bits [3] & (!\master2_bridge|uart_module|receiver|Add1~5 )) # (!\master2_bridge|uart_module|receiver|c_bits [3] & ((\master2_bridge|uart_module|receiver|Add1~5 
// ) # (GND)))
// \master2_bridge|uart_module|receiver|Add1~7  = CARRY((!\master2_bridge|uart_module|receiver|Add1~5 ) # (!\master2_bridge|uart_module|receiver|c_bits [3]))

	.dataa(\master2_bridge|uart_module|receiver|c_bits [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|receiver|Add1~5 ),
	.combout(\master2_bridge|uart_module|receiver|Add1~6_combout ),
	.cout(\master2_bridge|uart_module|receiver|Add1~7 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add1~6 .lut_mask = 16'h5A5F;
defparam \master2_bridge|uart_module|receiver|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N27
dffeas \master2_bridge|uart_module|receiver|c_bits[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|receiver|c_bits[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_bits [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_bits[3] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_bits[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Equal1~1 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Equal1~1_combout  = (!\master2_bridge|uart_module|receiver|c_bits [1] & (!\master2_bridge|uart_module|receiver|c_bits [0] & (!\master2_bridge|uart_module|receiver|c_bits [3] & 
// \master2_bridge|uart_module|receiver|c_bits [2])))

	.dataa(\master2_bridge|uart_module|receiver|c_bits [1]),
	.datab(\master2_bridge|uart_module|receiver|c_bits [0]),
	.datac(\master2_bridge|uart_module|receiver|c_bits [3]),
	.datad(\master2_bridge|uart_module|receiver|c_bits [2]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Equal1~1 .lut_mask = 16'h0100;
defparam \master2_bridge|uart_module|receiver|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add1~8 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add1~8_combout  = \master2_bridge|uart_module|receiver|Add1~7  $ (!\master2_bridge|uart_module|receiver|c_bits [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|uart_module|receiver|c_bits [4]),
	.cin(\master2_bridge|uart_module|receiver|Add1~7 ),
	.combout(\master2_bridge|uart_module|receiver|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add1~8 .lut_mask = 16'hF00F;
defparam \master2_bridge|uart_module|receiver|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|c_bits~1 (
// Equation(s):
// \master2_bridge|uart_module|receiver|c_bits~1_combout  = (\master2_bridge|uart_module|receiver|Add1~8_combout  & ((!\master2_bridge|uart_module|receiver|c_bits [4]) # (!\master2_bridge|uart_module|receiver|Equal1~1_combout )))

	.dataa(\master2_bridge|uart_module|receiver|Equal1~1_combout ),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|c_bits [4]),
	.datad(\master2_bridge|uart_module|receiver|Add1~8_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|c_bits~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_bits~1 .lut_mask = 16'h5F00;
defparam \master2_bridge|uart_module|receiver|c_bits~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N19
dffeas \master2_bridge|uart_module|receiver|c_bits[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|c_bits~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|receiver|c_bits[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_bits [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_bits[4] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_bits[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N20
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~0_combout  = (\master2_bridge|uart_module|receiver|c_bits [2] & !\master2_bridge|uart_module|receiver|c_bits [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|c_bits [2]),
	.datad(\master2_bridge|uart_module|receiver|c_bits [1]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~0 .lut_mask = 16'h00F0;
defparam \master2_bridge|uart_module|receiver|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N0
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Equal1~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Equal1~0_combout  = (\master2_bridge|uart_module|receiver|c_bits [4] & (\master2_bridge|uart_module|receiver|Decoder0~0_combout  & (!\master2_bridge|uart_module|receiver|c_bits [0] & 
// !\master2_bridge|uart_module|receiver|c_bits [3])))

	.dataa(\master2_bridge|uart_module|receiver|c_bits [4]),
	.datab(\master2_bridge|uart_module|receiver|Decoder0~0_combout ),
	.datac(\master2_bridge|uart_module|receiver|c_bits [0]),
	.datad(\master2_bridge|uart_module|receiver|c_bits [3]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Equal1~0 .lut_mask = 16'h0008;
defparam \master2_bridge|uart_module|receiver|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N6
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector3~1 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector3~1_combout  = (\master2_bridge|uart_module|receiver|Selector3~0_combout ) # ((\master2_bridge|uart_module|receiver|state.RX_DATA~q  & ((!\master2_bridge|uart_module|receiver|Equal1~0_combout ) # 
// (!\master2_bridge|uart_module|receiver|Equal2~2_combout ))))

	.dataa(\master2_bridge|uart_module|receiver|Equal2~2_combout ),
	.datab(\master2_bridge|uart_module|receiver|Selector3~0_combout ),
	.datac(\master2_bridge|uart_module|receiver|state.RX_DATA~q ),
	.datad(\master2_bridge|uart_module|receiver|Equal1~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector3~1 .lut_mask = 16'hDCFC;
defparam \master2_bridge|uart_module|receiver|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y13_N7
dffeas \master2_bridge|uart_module|receiver|state.RX_DATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|state.RX_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|state.RX_DATA .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|state.RX_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector17~2 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector17~2_combout  = (!\master2_bridge|uart_module|receiver|state.RX_DATA~q  & !\master2_bridge|uart_module|receiver|state.RX_END~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|state.RX_DATA~q ),
	.datad(\master2_bridge|uart_module|receiver|state.RX_END~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector17~2 .lut_mask = 16'h000F;
defparam \master2_bridge|uart_module|receiver|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector13~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector13~0_combout  = (\master2_bridge|uart_module|receiver|Selector17~2_combout  & (\master2_bridge|uart_module|receiver|state.RX_START~q  & ((!\master2_bridge|uart_module|receiver|Equal0~3_combout )))) # 
// (!\master2_bridge|uart_module|receiver|Selector17~2_combout  & (((\master2_bridge|uart_module|receiver|state.RX_START~q  & !\master2_bridge|uart_module|receiver|Equal0~3_combout )) # (!\master2_bridge|uart_module|receiver|Equal2~2_combout )))

	.dataa(\master2_bridge|uart_module|receiver|Selector17~2_combout ),
	.datab(\master2_bridge|uart_module|receiver|state.RX_START~q ),
	.datac(\master2_bridge|uart_module|receiver|Equal2~2_combout ),
	.datad(\master2_bridge|uart_module|receiver|Equal0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector13~0 .lut_mask = 16'h05CD;
defparam \master2_bridge|uart_module|receiver|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add0~6 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add0~6_combout  = (\master2_bridge|uart_module|receiver|c_clocks [3] & (!\master2_bridge|uart_module|receiver|Add0~5 )) # (!\master2_bridge|uart_module|receiver|c_clocks [3] & 
// ((\master2_bridge|uart_module|receiver|Add0~5 ) # (GND)))
// \master2_bridge|uart_module|receiver|Add0~7  = CARRY((!\master2_bridge|uart_module|receiver|Add0~5 ) # (!\master2_bridge|uart_module|receiver|c_clocks [3]))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|receiver|Add0~5 ),
	.combout(\master2_bridge|uart_module|receiver|Add0~6_combout ),
	.cout(\master2_bridge|uart_module|receiver|Add0~7 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add0~6 .lut_mask = 16'h5A5F;
defparam \master2_bridge|uart_module|receiver|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector13~1 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector13~1_combout  = (\master2_bridge|uart_module|receiver|Selector13~0_combout  & ((\master2_bridge|uart_module|receiver|Add0~6_combout ) # ((\master2_bridge|uart_module|receiver|c_clocks [3] & 
// !\master2_bridge|uart_module|receiver|Selector4~0_combout )))) # (!\master2_bridge|uart_module|receiver|Selector13~0_combout  & (((\master2_bridge|uart_module|receiver|c_clocks [3] & !\master2_bridge|uart_module|receiver|Selector4~0_combout ))))

	.dataa(\master2_bridge|uart_module|receiver|Selector13~0_combout ),
	.datab(\master2_bridge|uart_module|receiver|Add0~6_combout ),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [3]),
	.datad(\master2_bridge|uart_module|receiver|Selector4~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector13~1 .lut_mask = 16'h88F8;
defparam \master2_bridge|uart_module|receiver|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \master2_bridge|uart_module|receiver|c_clocks[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_clocks[3] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector12~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector12~0_combout  = (\master2_bridge|uart_module|receiver|Selector6~0_combout  & ((\master2_bridge|uart_module|receiver|Add0~8_combout ) # ((\master2_bridge|uart_module|receiver|c_clocks [4] & 
// !\master2_bridge|uart_module|receiver|Selector4~0_combout )))) # (!\master2_bridge|uart_module|receiver|Selector6~0_combout  & (((\master2_bridge|uart_module|receiver|c_clocks [4] & !\master2_bridge|uart_module|receiver|Selector4~0_combout ))))

	.dataa(\master2_bridge|uart_module|receiver|Selector6~0_combout ),
	.datab(\master2_bridge|uart_module|receiver|Add0~8_combout ),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [4]),
	.datad(\master2_bridge|uart_module|receiver|Selector4~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector12~0 .lut_mask = 16'h88F8;
defparam \master2_bridge|uart_module|receiver|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N27
dffeas \master2_bridge|uart_module|receiver|c_clocks[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_clocks[4] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Equal0~2 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Equal0~2_combout  = (!\master2_bridge|uart_module|receiver|c_clocks [4] & (\master2_bridge|uart_module|receiver|c_clocks [5] & (\master2_bridge|uart_module|receiver|c_clocks [3] & 
// !\master2_bridge|uart_module|receiver|c_clocks [6])))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [4]),
	.datab(\master2_bridge|uart_module|receiver|c_clocks [5]),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [3]),
	.datad(\master2_bridge|uart_module|receiver|c_clocks [6]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Equal0~2 .lut_mask = 16'h0040;
defparam \master2_bridge|uart_module|receiver|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Equal0~1 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Equal0~1_combout  = (!\master2_bridge|uart_module|receiver|c_clocks [12] & (\master2_bridge|uart_module|receiver|c_clocks [11] & (!\master2_bridge|uart_module|receiver|c_clocks [10] & 
// \master2_bridge|uart_module|receiver|c_clocks [9])))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [12]),
	.datab(\master2_bridge|uart_module|receiver|c_clocks [11]),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [10]),
	.datad(\master2_bridge|uart_module|receiver|c_clocks [9]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Equal0~1 .lut_mask = 16'h0400;
defparam \master2_bridge|uart_module|receiver|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N2
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Equal0~3 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Equal0~3_combout  = (\master2_bridge|uart_module|receiver|Equal0~2_combout  & (!\master2_bridge|uart_module|receiver|c_clocks [2] & (\master2_bridge|uart_module|receiver|Equal0~0_combout  & 
// \master2_bridge|uart_module|receiver|Equal0~1_combout )))

	.dataa(\master2_bridge|uart_module|receiver|Equal0~2_combout ),
	.datab(\master2_bridge|uart_module|receiver|c_clocks [2]),
	.datac(\master2_bridge|uart_module|receiver|Equal0~0_combout ),
	.datad(\master2_bridge|uart_module|receiver|Equal0~1_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Equal0~3 .lut_mask = 16'h2000;
defparam \master2_bridge|uart_module|receiver|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector1~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector1~0_combout  = (\master2_bridge|uart_module|receiver|rx_sync~q  & (((\master2_bridge|uart_module|receiver|state.RX_START~q  & !\master2_bridge|uart_module|receiver|Equal0~3_combout )))) # 
// (!\master2_bridge|uart_module|receiver|rx_sync~q  & (((\master2_bridge|uart_module|receiver|state.RX_START~q  & !\master2_bridge|uart_module|receiver|Equal0~3_combout )) # (!\master2_bridge|uart_module|receiver|state.RX_IDLE~q )))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.datac(\master2_bridge|uart_module|receiver|state.RX_START~q ),
	.datad(\master2_bridge|uart_module|receiver|Equal0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector1~0 .lut_mask = 16'h11F1;
defparam \master2_bridge|uart_module|receiver|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N19
dffeas \master2_bridge|uart_module|receiver|state.RX_START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|state.RX_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|state.RX_START .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|state.RX_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector6~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector6~0_combout  = (\master2_bridge|uart_module|receiver|state.RX_START~q ) # ((!\master2_bridge|uart_module|receiver|Equal2~2_combout  & ((\master2_bridge|uart_module|receiver|state.RX_DATA~q ) # 
// (\master2_bridge|uart_module|receiver|state.RX_END~q ))))

	.dataa(\master2_bridge|uart_module|receiver|Equal2~2_combout ),
	.datab(\master2_bridge|uart_module|receiver|state.RX_START~q ),
	.datac(\master2_bridge|uart_module|receiver|state.RX_DATA~q ),
	.datad(\master2_bridge|uart_module|receiver|state.RX_END~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector6~0 .lut_mask = 16'hDDDC;
defparam \master2_bridge|uart_module|receiver|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add0~12 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add0~12_combout  = (\master2_bridge|uart_module|receiver|c_clocks [6] & (\master2_bridge|uart_module|receiver|Add0~11  $ (GND))) # (!\master2_bridge|uart_module|receiver|c_clocks [6] & 
// (!\master2_bridge|uart_module|receiver|Add0~11  & VCC))
// \master2_bridge|uart_module|receiver|Add0~13  = CARRY((\master2_bridge|uart_module|receiver|c_clocks [6] & !\master2_bridge|uart_module|receiver|Add0~11 ))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|receiver|c_clocks [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|receiver|Add0~11 ),
	.combout(\master2_bridge|uart_module|receiver|Add0~12_combout ),
	.cout(\master2_bridge|uart_module|receiver|Add0~13 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add0~12 .lut_mask = 16'hC30C;
defparam \master2_bridge|uart_module|receiver|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector10~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector10~0_combout  = (\master2_bridge|uart_module|receiver|Selector6~0_combout  & ((\master2_bridge|uart_module|receiver|Add0~12_combout ) # ((!\master2_bridge|uart_module|receiver|Selector4~0_combout  & 
// \master2_bridge|uart_module|receiver|c_clocks [6])))) # (!\master2_bridge|uart_module|receiver|Selector6~0_combout  & (!\master2_bridge|uart_module|receiver|Selector4~0_combout  & (\master2_bridge|uart_module|receiver|c_clocks [6])))

	.dataa(\master2_bridge|uart_module|receiver|Selector6~0_combout ),
	.datab(\master2_bridge|uart_module|receiver|Selector4~0_combout ),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [6]),
	.datad(\master2_bridge|uart_module|receiver|Add0~12_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector10~0 .lut_mask = 16'hBA30;
defparam \master2_bridge|uart_module|receiver|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N19
dffeas \master2_bridge|uart_module|receiver|c_clocks[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_clocks[6] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Add0~14 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Add0~14_combout  = (\master2_bridge|uart_module|receiver|c_clocks [7] & (!\master2_bridge|uart_module|receiver|Add0~13 )) # (!\master2_bridge|uart_module|receiver|c_clocks [7] & 
// ((\master2_bridge|uart_module|receiver|Add0~13 ) # (GND)))
// \master2_bridge|uart_module|receiver|Add0~15  = CARRY((!\master2_bridge|uart_module|receiver|Add0~13 ) # (!\master2_bridge|uart_module|receiver|c_clocks [7]))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|receiver|Add0~13 ),
	.combout(\master2_bridge|uart_module|receiver|Add0~14_combout ),
	.cout(\master2_bridge|uart_module|receiver|Add0~15 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Add0~14 .lut_mask = 16'h5A5F;
defparam \master2_bridge|uart_module|receiver|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector9~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector9~0_combout  = (\master2_bridge|uart_module|receiver|state.RX_IDLE~q  & \master2_bridge|uart_module|receiver|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.datad(\master2_bridge|uart_module|receiver|Add0~14_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector9~0 .lut_mask = 16'hF000;
defparam \master2_bridge|uart_module|receiver|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \master2_bridge|uart_module|receiver|c_clocks[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|receiver|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_clocks[7] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector8~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector8~0_combout  = (\master2_bridge|uart_module|receiver|state.RX_IDLE~q  & \master2_bridge|uart_module|receiver|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.datad(\master2_bridge|uart_module|receiver|Add0~16_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector8~0 .lut_mask = 16'hF000;
defparam \master2_bridge|uart_module|receiver|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N11
dffeas \master2_bridge|uart_module|receiver|c_clocks[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|receiver|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|c_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|c_clocks[8] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|c_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Equal2~2_RESYN660 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Equal2~2_RESYN660_BDD661  = (!\master2_bridge|uart_module|receiver|c_clocks [8] & (!\master2_bridge|uart_module|receiver|c_clocks [7] & (\master2_bridge|uart_module|receiver|c_clocks [0] & 
// \master2_bridge|uart_module|receiver|c_clocks [6])))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [8]),
	.datab(\master2_bridge|uart_module|receiver|c_clocks [7]),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [0]),
	.datad(\master2_bridge|uart_module|receiver|c_clocks [6]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Equal2~2_RESYN660_BDD661 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Equal2~2_RESYN660 .lut_mask = 16'h1000;
defparam \master2_bridge|uart_module|receiver|Equal2~2_RESYN660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Equal2~2_RESYN658 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Equal2~2_RESYN658_BDD659  = (\master2_bridge|uart_module|receiver|c_clocks [12] & (!\master2_bridge|uart_module|receiver|c_clocks [3] & (!\master2_bridge|uart_module|receiver|c_clocks [5] & 
// \master2_bridge|uart_module|receiver|c_clocks [2])))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [12]),
	.datab(\master2_bridge|uart_module|receiver|c_clocks [3]),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [5]),
	.datad(\master2_bridge|uart_module|receiver|c_clocks [2]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Equal2~2_RESYN658_BDD659 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Equal2~2_RESYN658 .lut_mask = 16'h0200;
defparam \master2_bridge|uart_module|receiver|Equal2~2_RESYN658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Equal2~2_RESYN656 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Equal2~2_RESYN656_BDD657  = (\master2_bridge|uart_module|receiver|c_clocks [4] & (!\master2_bridge|uart_module|receiver|c_clocks [11] & (\master2_bridge|uart_module|receiver|c_clocks [10] & 
// !\master2_bridge|uart_module|receiver|c_clocks [9])))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [4]),
	.datab(\master2_bridge|uart_module|receiver|c_clocks [11]),
	.datac(\master2_bridge|uart_module|receiver|c_clocks [10]),
	.datad(\master2_bridge|uart_module|receiver|c_clocks [9]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Equal2~2_RESYN656_BDD657 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Equal2~2_RESYN656 .lut_mask = 16'h0020;
defparam \master2_bridge|uart_module|receiver|Equal2~2_RESYN656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Equal2~2 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Equal2~2_combout  = (\master2_bridge|uart_module|receiver|c_clocks [1] & (\master2_bridge|uart_module|receiver|Equal2~2_RESYN660_BDD661  & (\master2_bridge|uart_module|receiver|Equal2~2_RESYN658_BDD659  & 
// \master2_bridge|uart_module|receiver|Equal2~2_RESYN656_BDD657 )))

	.dataa(\master2_bridge|uart_module|receiver|c_clocks [1]),
	.datab(\master2_bridge|uart_module|receiver|Equal2~2_RESYN660_BDD661 ),
	.datac(\master2_bridge|uart_module|receiver|Equal2~2_RESYN658_BDD659 ),
	.datad(\master2_bridge|uart_module|receiver|Equal2~2_RESYN656_BDD657 ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Equal2~2 .lut_mask = 16'h8000;
defparam \master2_bridge|uart_module|receiver|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N14
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector2~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector2~0_combout  = (\master2_bridge|uart_module|receiver|Equal2~2_combout  & (\master2_bridge|uart_module|receiver|Equal1~0_combout  & ((\master2_bridge|uart_module|receiver|state.RX_DATA~q )))) # 
// (!\master2_bridge|uart_module|receiver|Equal2~2_combout  & (((\master2_bridge|uart_module|receiver|state.RX_END~q ))))

	.dataa(\master2_bridge|uart_module|receiver|Equal2~2_combout ),
	.datab(\master2_bridge|uart_module|receiver|Equal1~0_combout ),
	.datac(\master2_bridge|uart_module|receiver|state.RX_END~q ),
	.datad(\master2_bridge|uart_module|receiver|state.RX_DATA~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector2~0 .lut_mask = 16'hD850;
defparam \master2_bridge|uart_module|receiver|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y13_N15
dffeas \master2_bridge|uart_module|receiver|state.RX_END (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|state.RX_END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|state.RX_END .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|state.RX_END .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector17~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector17~0_combout  = (\master2_bridge|uart_module|receiver|ready~q  & (((\master2_bridge|uart_module|receiver|state.RX_DATA~q ) # (\master2_bridge|uart_module|receiver|state.RX_END~q )) # 
// (!\master2_bridge|uart_module|receiver|state.RX_IDLE~q )))

	.dataa(\master2_bridge|uart_module|receiver|ready~q ),
	.datab(\master2_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.datac(\master2_bridge|uart_module|receiver|state.RX_DATA~q ),
	.datad(\master2_bridge|uart_module|receiver|state.RX_END~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector17~0 .lut_mask = 16'hAAA2;
defparam \master2_bridge|uart_module|receiver|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N0
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Selector17~1 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Selector17~1_combout  = (\master2_bridge|uart_module|receiver|Selector17~0_combout ) # ((\master2_bridge|uart_module|receiver|state.RX_END~q  & \master2_bridge|uart_module|receiver|Equal2~2_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|receiver|state.RX_END~q ),
	.datac(\master2_bridge|uart_module|receiver|Equal2~2_combout ),
	.datad(\master2_bridge|uart_module|receiver|Selector17~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Selector17~1 .lut_mask = 16'hFFC0;
defparam \master2_bridge|uart_module|receiver|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y13_N1
dffeas \master2_bridge|uart_module|receiver|ready (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|ready .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N16
cycloneive_lcell_comb \master2_bridge|prev_u_ready~0 (
// Equation(s):
// \master2_bridge|prev_u_ready~0_combout  = (reset_sync[2] & \master2_bridge|uart_module|receiver|ready~q )

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|prev_u_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|prev_u_ready~0 .lut_mask = 16'hA0A0;
defparam \master2_bridge|prev_u_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N17
dffeas \master2_bridge|prev_u_ready (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|prev_u_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|prev_u_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|prev_u_ready .is_wysiwyg = "true";
defparam \master2_bridge|prev_u_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N18
cycloneive_lcell_comb \master2_bridge|fifo_enq~0 (
// Equation(s):
// \master2_bridge|fifo_enq~0_combout  = (!\master2_bridge|prev_u_ready~q  & (reset_sync[2] & \master2_bridge|uart_module|receiver|ready~q ))

	.dataa(gnd),
	.datab(\master2_bridge|prev_u_ready~q ),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|uart_module|receiver|ready~q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_enq~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_enq~0 .lut_mask = 16'h3000;
defparam \master2_bridge|fifo_enq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y14_N19
dffeas \master2_bridge|fifo_enq (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_enq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_enq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_enq .is_wysiwyg = "true";
defparam \master2_bridge|fifo_enq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N0
cycloneive_lcell_comb \master2_bridge|fifo_queue|always0~4 (
// Equation(s):
// \master2_bridge|fifo_queue|always0~4_combout  = (\master2_bridge|fifo_queue|always0~3_combout ) # ((\master2_bridge|fifo_enq~q  & (\master2_bridge|fifo_queue|wp [0] $ (!\master2_bridge|fifo_queue|rp [0]))))

	.dataa(\master2_bridge|fifo_queue|wp [0]),
	.datab(\master2_bridge|fifo_enq~q ),
	.datac(\master2_bridge|fifo_queue|always0~3_combout ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|always0~4 .lut_mask = 16'hF8F4;
defparam \master2_bridge|fifo_queue|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N26
cycloneive_lcell_comb \master2_bridge|fifo_queue|wp[1]~2 (
// Equation(s):
// \master2_bridge|fifo_queue|wp[1]~2_combout  = (reset_sync[2] & (\master2_bridge|fifo_queue|wp [1] $ (((\master2_bridge|fifo_queue|wp [0] & \master2_bridge|fifo_queue|always0~4_combout )))))

	.dataa(\master2_bridge|fifo_queue|wp [0]),
	.datab(reset_sync[2]),
	.datac(\master2_bridge|fifo_queue|wp [1]),
	.datad(\master2_bridge|fifo_queue|always0~4_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|wp[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|wp[1]~2 .lut_mask = 16'h48C0;
defparam \master2_bridge|fifo_queue|wp[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y14_N27
dffeas \master2_bridge|fifo_queue|wp[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|wp[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|wp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|wp[1] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|wp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|Add0~0 (
// Equation(s):
// \master2_bridge|fifo_queue|Add0~0_combout  = \master2_bridge|fifo_queue|wp [2] $ (((\master2_bridge|fifo_queue|wp [0] & \master2_bridge|fifo_queue|wp [1])))

	.dataa(\master2_bridge|fifo_queue|wp [0]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|wp [2]),
	.datad(\master2_bridge|fifo_queue|wp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|Add0~0 .lut_mask = 16'h5AF0;
defparam \master2_bridge|fifo_queue|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|wp[2]~0 (
// Equation(s):
// \master2_bridge|fifo_queue|wp[2]~0_combout  = (reset_sync[2] & ((\master2_bridge|fifo_queue|always0~4_combout  & (\master2_bridge|fifo_queue|Add0~0_combout )) # (!\master2_bridge|fifo_queue|always0~4_combout  & ((\master2_bridge|fifo_queue|wp [2])))))

	.dataa(\master2_bridge|fifo_queue|Add0~0_combout ),
	.datab(reset_sync[2]),
	.datac(\master2_bridge|fifo_queue|wp [2]),
	.datad(\master2_bridge|fifo_queue|always0~4_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|wp[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|wp[2]~0 .lut_mask = 16'h88C0;
defparam \master2_bridge|fifo_queue|wp[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y14_N21
dffeas \master2_bridge|fifo_queue|wp[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|wp[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|wp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|wp[2] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|wp[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y14_N5
dffeas \master2_bridge|fifo_queue|rp[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|rp~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|rp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|rp[1] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|rp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N18
cycloneive_lcell_comb \master2_bridge|fifo_queue|rp~0 (
// Equation(s):
// \master2_bridge|fifo_queue|rp~0_combout  = \master2_bridge|fifo_queue|rp [2] $ (((\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|rp [1] & \master2_bridge|fifo_queue|always0~0_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|rp [1]),
	.datad(\master2_bridge|fifo_queue|always0~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|rp~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|rp~0 .lut_mask = 16'h6CCC;
defparam \master2_bridge|fifo_queue|rp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|rp[2]_NEW312 (
// Equation(s):
// \master2_bridge|fifo_queue|rp[2]_OTERM313  = (reset_sync[2] & \master2_bridge|fifo_queue|rp~0_combout )

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|fifo_queue|rp~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|rp[2]_OTERM313 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|rp[2]_NEW312 .lut_mask = 16'hAA00;
defparam \master2_bridge|fifo_queue|rp[2]_NEW312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N21
dffeas \master2_bridge|fifo_queue|rp[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|rp[2]_OTERM313 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|rp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|rp[2] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|rp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N28
cycloneive_lcell_comb \master2_bridge|fifo_queue|always0~0 (
// Equation(s):
// \master2_bridge|fifo_queue|always0~0_combout  = (\master2_bridge|fifo_deq~q  & ((\master2_bridge|fifo_queue|wp [2] $ (\master2_bridge|fifo_queue|rp [2])) # (!\master2_bridge|fifo_queue|Equal0~0_combout )))

	.dataa(\master2_bridge|fifo_deq~q ),
	.datab(\master2_bridge|fifo_queue|wp [2]),
	.datac(\master2_bridge|fifo_queue|Equal0~0_combout ),
	.datad(\master2_bridge|fifo_queue|rp [2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|always0~0 .lut_mask = 16'h2A8A;
defparam \master2_bridge|fifo_queue|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|rp~1 (
// Equation(s):
// \master2_bridge|fifo_queue|rp~1_combout  = \master2_bridge|fifo_queue|rp [0] $ (\master2_bridge|fifo_queue|always0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|rp [0]),
	.datad(\master2_bridge|fifo_queue|always0~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|rp~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|rp~1 .lut_mask = 16'h0FF0;
defparam \master2_bridge|fifo_queue|rp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y14_N11
dffeas \master2_bridge|fifo_queue|rp[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|rp~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|rp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|rp[0] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|rp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|rp~2 (
// Equation(s):
// \master2_bridge|fifo_queue|rp~2_combout  = \master2_bridge|fifo_queue|rp [1] $ (((\master2_bridge|fifo_queue|rp [0] & \master2_bridge|fifo_queue|always0~0_combout )))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|rp [1]),
	.datad(\master2_bridge|fifo_queue|always0~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|rp~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|rp~2 .lut_mask = 16'h5AF0;
defparam \master2_bridge|fifo_queue|rp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N28
cycloneive_lcell_comb \master2_bridge|fifo_queue|always0~2_RTM0135 (
// Equation(s):
// \master2_bridge|fifo_queue|always0~2_RTM0135_combout  = \master2_bridge|fifo_queue|wp~1_combout  $ (\master2_bridge|fifo_queue|rp~2_combout )

	.dataa(\master2_bridge|fifo_queue|wp~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|fifo_queue|rp~2_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|always0~2_RTM0135_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|always0~2_RTM0135 .lut_mask = 16'h55AA;
defparam \master2_bridge|fifo_queue|always0~2_RTM0135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y14_N29
dffeas \master2_bridge|fifo_queue|always0~2_NEW_REG132 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|always0~2_RTM0135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|always0~2_OTERM133 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|always0~2_NEW_REG132 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|always0~2_NEW_REG132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N8
cycloneive_lcell_comb \master2_bridge|fifo_queue|always0~1 (
// Equation(s):
// \master2_bridge|fifo_queue|always0~1_combout  = (\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|wp [2] $ (((\master2_bridge|fifo_queue|rp [1]) # (!\master2_bridge|fifo_queue|wp [0]))))) # (!\master2_bridge|fifo_queue|rp [2] & 
// ((\master2_bridge|fifo_queue|wp [2]) # ((\master2_bridge|fifo_queue|wp [0] & !\master2_bridge|fifo_queue|rp [1]))))

	.dataa(\master2_bridge|fifo_queue|wp [0]),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|rp [2]),
	.datad(\master2_bridge|fifo_queue|wp [2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|always0~1 .lut_mask = 16'h2FD2;
defparam \master2_bridge|fifo_queue|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N2
cycloneive_lcell_comb \master2_bridge|fifo_queue|always0~3 (
// Equation(s):
// \master2_bridge|fifo_queue|always0~3_combout  = (\master2_bridge|fifo_enq~q  & ((\master2_bridge|fifo_queue|always0~1_combout ) # (\master2_bridge|fifo_queue|always0~2_OTERM133  $ (\master2_bridge|fifo_queue|wp [1]))))

	.dataa(\master2_bridge|fifo_queue|always0~2_OTERM133 ),
	.datab(\master2_bridge|fifo_enq~q ),
	.datac(\master2_bridge|fifo_queue|always0~1_combout ),
	.datad(\master2_bridge|fifo_queue|wp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|always0~3 .lut_mask = 16'hC4C8;
defparam \master2_bridge|fifo_queue|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N6
cycloneive_lcell_comb \master2_bridge|fifo_queue|wp~1 (
// Equation(s):
// \master2_bridge|fifo_queue|wp~1_combout  = (\master2_bridge|fifo_queue|always0~3_combout  & (((!\master2_bridge|fifo_queue|wp [0])))) # (!\master2_bridge|fifo_queue|always0~3_combout  & ((\master2_bridge|fifo_enq~q  & ((!\master2_bridge|fifo_queue|rp 
// [0]))) # (!\master2_bridge|fifo_enq~q  & (\master2_bridge|fifo_queue|wp [0]))))

	.dataa(\master2_bridge|fifo_queue|always0~3_combout ),
	.datab(\master2_bridge|fifo_enq~q ),
	.datac(\master2_bridge|fifo_queue|wp [0]),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|wp~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|wp~1 .lut_mask = 16'h1A5E;
defparam \master2_bridge|fifo_queue|wp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y14_N7
dffeas \master2_bridge|fifo_queue|wp[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|wp~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|wp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|wp[0] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|wp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|Equal0~0 (
// Equation(s):
// \master2_bridge|fifo_queue|Equal0~0_combout  = (\master2_bridge|fifo_queue|wp [0] & (\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|rp [1] $ (!\master2_bridge|fifo_queue|wp [1])))) # (!\master2_bridge|fifo_queue|wp [0] & 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|rp [1] $ (!\master2_bridge|fifo_queue|wp [1]))))

	.dataa(\master2_bridge|fifo_queue|wp [0]),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|rp [0]),
	.datad(\master2_bridge|fifo_queue|wp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|Equal0~0 .lut_mask = 16'h8421;
defparam \master2_bridge|fifo_queue|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N6
cycloneive_lcell_comb \master2_bridge|fifo_deq~0 (
// Equation(s):
// \master2_bridge|fifo_deq~0_combout  = (!\master2_bridge|fifo_deq~q  & ((\master2_bridge|fifo_queue|wp [2] $ (\master2_bridge|fifo_queue|rp [2])) # (!\master2_bridge|fifo_queue|Equal0~0_combout )))

	.dataa(\master2_bridge|fifo_queue|Equal0~0_combout ),
	.datab(\master2_bridge|fifo_queue|wp [2]),
	.datac(\master2_bridge|fifo_deq~q ),
	.datad(\master2_bridge|fifo_queue|rp [2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_deq~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_deq~0 .lut_mask = 16'h070D;
defparam \master2_bridge|fifo_deq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N26
cycloneive_lcell_comb \master2_bridge|fifo_deq~1 (
// Equation(s):
// \master2_bridge|fifo_deq~1_combout  = (reset_sync[2] & (!\master2_bridge|master|state.IDLE~q  & \master2_bridge|fifo_deq~0_combout ))

	.dataa(reset_sync[2]),
	.datab(\master2_bridge|master|state.IDLE~q ),
	.datac(gnd),
	.datad(\master2_bridge|fifo_deq~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_deq~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_deq~1 .lut_mask = 16'h2200;
defparam \master2_bridge|fifo_deq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N27
dffeas \master2_bridge|fifo_deq (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_deq~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_deq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_deq .is_wysiwyg = "true";
defparam \master2_bridge|fifo_deq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N30
cycloneive_lcell_comb \master2_bridge|master|state~15_RESYN608 (
// Equation(s):
// \master2_bridge|master|state~15_RESYN608_BDD609  = (reset_sync[2] & ((\master2_bridge|master|state.IDLE~q ) # (\master2_bridge|fifo_deq~q )))

	.dataa(\master2_bridge|master|state.IDLE~q ),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\master2_bridge|fifo_deq~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|state~15_RESYN608_BDD609 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|state~15_RESYN608 .lut_mask = 16'hCC88;
defparam \master2_bridge|master|state~15_RESYN608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N6
cycloneive_lcell_comb \master2_bridge|master|Add1~0 (
// Equation(s):
// \master2_bridge|master|Add1~1  = CARRY(\master2_bridge|master|counter [0])

	.dataa(gnd),
	.datab(\master2_bridge|master|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\master2_bridge|master|Add1~1 ));
// synopsys translate_off
defparam \master2_bridge|master|Add1~0 .lut_mask = 16'h33CC;
defparam \master2_bridge|master|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N8
cycloneive_lcell_comb \master2_bridge|master|Add1~2 (
// Equation(s):
// \master2_bridge|master|Add1~2_combout  = (\master2_bridge|master|counter [1] & (!\master2_bridge|master|Add1~1 )) # (!\master2_bridge|master|counter [1] & ((\master2_bridge|master|Add1~1 ) # (GND)))
// \master2_bridge|master|Add1~3  = CARRY((!\master2_bridge|master|Add1~1 ) # (!\master2_bridge|master|counter [1]))

	.dataa(gnd),
	.datab(\master2_bridge|master|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|master|Add1~1 ),
	.combout(\master2_bridge|master|Add1~2_combout ),
	.cout(\master2_bridge|master|Add1~3 ));
// synopsys translate_off
defparam \master2_bridge|master|Add1~2 .lut_mask = 16'h3C3F;
defparam \master2_bridge|master|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N12
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[20]~0 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[20]~0_combout  = (\master2_bridge|uart_module|receiver|c_bits[4]~0_combout  & ((\master2_bridge|uart_module|receiver|Equal1~0_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Equal1~0_combout  & ((\master2_bridge|uart_module|receiver|temp_data [20]))))) # (!\master2_bridge|uart_module|receiver|c_bits[4]~0_combout  & (((\master2_bridge|uart_module|receiver|temp_data [20]))))

	.dataa(\master2_bridge|uart_module|receiver|c_bits[4]~0_combout ),
	.datab(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [20]),
	.datad(\master2_bridge|uart_module|receiver|Equal1~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[20]~0 .lut_mask = 16'hD8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y13_N13
dffeas \master2_bridge|uart_module|receiver|temp_data[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[20]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[20] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N24
cycloneive_lcell_comb \master2_bridge|fifo_din~0 (
// Equation(s):
// \master2_bridge|fifo_din~0_combout  = (\master2_bridge|uart_module|receiver|temp_data [20] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|temp_data [20]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~0 .lut_mask = 16'hF000;
defparam \master2_bridge|fifo_din~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N26
cycloneive_lcell_comb \master2_bridge|fifo_din~1 (
// Equation(s):
// \master2_bridge|fifo_din~1_combout  = ((\master2_bridge|uart_module|receiver|ready~q  & !\master2_bridge|prev_u_ready~q )) # (!reset_sync[2])

	.dataa(\master2_bridge|uart_module|receiver|ready~q ),
	.datab(gnd),
	.datac(\master2_bridge|prev_u_ready~q ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~1 .lut_mask = 16'h0AFF;
defparam \master2_bridge|fifo_din~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y13_N25
dffeas \master2_bridge|fifo_din[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [20]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[20] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~174 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~174_combout  = (\master2_bridge|fifo_enq~q  & (\master2_bridge|fifo_queue|wp [0] $ (!\master2_bridge|fifo_queue|rp [0])))

	.dataa(\master2_bridge|fifo_queue|wp [0]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|rp [0]),
	.datad(\master2_bridge|fifo_enq~q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~174_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~174 .lut_mask = 16'hA500;
defparam \master2_bridge|fifo_queue|queue~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N8
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~177 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~177_combout  = (!\master2_bridge|fifo_queue|wp [1] & (reset_sync[2] & ((\master2_bridge|fifo_queue|queue~174_combout ) # (\master2_bridge|fifo_queue|always0~3_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~174_combout ),
	.datab(\master2_bridge|fifo_queue|wp [1]),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|fifo_queue|always0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~177_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~177 .lut_mask = 16'h3020;
defparam \master2_bridge|fifo_queue|queue~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N28
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~178 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~178_combout  = (!\master2_bridge|fifo_queue|wp [2] & (\master2_bridge|fifo_queue|queue~177_combout  & !\master2_bridge|fifo_queue|wp [0]))

	.dataa(\master2_bridge|fifo_queue|wp [2]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~177_combout ),
	.datad(\master2_bridge|fifo_queue|wp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~178_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~178 .lut_mask = 16'h0050;
defparam \master2_bridge|fifo_queue|queue~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N26
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~20_NEW184 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~20_OTERM185  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [20])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~20_q )))

	.dataa(\master2_bridge|fifo_din [20]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~20_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~20_OTERM185 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~20_NEW184 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~20_NEW184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N27
dffeas \master2_bridge|fifo_queue|queue~20 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~20_OTERM185 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~20 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N26
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~175 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~175_combout  = (\master2_bridge|fifo_queue|wp [1] & (reset_sync[2] & ((\master2_bridge|fifo_queue|queue~174_combout ) # (\master2_bridge|fifo_queue|always0~3_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~174_combout ),
	.datab(\master2_bridge|fifo_queue|wp [1]),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|fifo_queue|always0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~175_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~175 .lut_mask = 16'hC080;
defparam \master2_bridge|fifo_queue|queue~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N12
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~176 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~176_combout  = (!\master2_bridge|fifo_queue|wp [2] & (\master2_bridge|fifo_queue|queue~175_combout  & !\master2_bridge|fifo_queue|wp [0]))

	.dataa(\master2_bridge|fifo_queue|wp [2]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~175_combout ),
	.datad(\master2_bridge|fifo_queue|wp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~176_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~176 .lut_mask = 16'h0050;
defparam \master2_bridge|fifo_queue|queue~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N18
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~62_NEW226 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~62_OTERM227  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [20])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~62_q )))

	.dataa(\master2_bridge|fifo_din [20]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~62_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~62_OTERM227 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~62_NEW226 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~62_NEW226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N19
dffeas \master2_bridge|fifo_queue|queue~62 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~62_OTERM227 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~62 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N22
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~168 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~168_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0]) # (\master2_bridge|fifo_queue|queue~62_q )))) # (!\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~20_q  & 
// (!\master2_bridge|fifo_queue|rp [0])))

	.dataa(\master2_bridge|fifo_queue|queue~20_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|rp [0]),
	.datad(\master2_bridge|fifo_queue|queue~62_q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~168_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~168 .lut_mask = 16'hCEC2;
defparam \master2_bridge|fifo_queue|queue~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~179_RESYN634 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~179_RESYN634_BDD635  = (\master2_bridge|fifo_queue|wp [0] & (!\master2_bridge|fifo_queue|wp [2] & \master2_bridge|fifo_queue|wp [1]))

	.dataa(\master2_bridge|fifo_queue|wp [0]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|wp [2]),
	.datad(\master2_bridge|fifo_queue|wp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~179_RESYN634_BDD635 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~179_RESYN634 .lut_mask = 16'h0A00;
defparam \master2_bridge|fifo_queue|queue~179_RESYN634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N6
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~179 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~179_combout  = (\master2_bridge|fifo_queue|queue~179_RESYN634_BDD635  & (reset_sync[2] & ((\master2_bridge|fifo_queue|queue~174_combout ) # (\master2_bridge|fifo_queue|always0~3_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~174_combout ),
	.datab(\master2_bridge|fifo_queue|queue~179_RESYN634_BDD635 ),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|fifo_queue|always0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~179_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~179 .lut_mask = 16'hC080;
defparam \master2_bridge|fifo_queue|queue~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N5
dffeas \master2_bridge|fifo_queue|queue~83 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~83 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~172 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~172_combout  = (!\master2_bridge|fifo_queue|wp [1] & \master2_bridge|fifo_queue|wp [0])

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|wp [1]),
	.datac(gnd),
	.datad(\master2_bridge|fifo_queue|wp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~172_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~172 .lut_mask = 16'h3300;
defparam \master2_bridge|fifo_queue|queue~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~173 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~173_combout  = (\master2_bridge|fifo_queue|queue~172_combout  & (!\master2_bridge|fifo_queue|wp [2] & (reset_sync[2] & \master2_bridge|fifo_queue|always0~4_combout )))

	.dataa(\master2_bridge|fifo_queue|queue~172_combout ),
	.datab(\master2_bridge|fifo_queue|wp [2]),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|fifo_queue|always0~4_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~173_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~173 .lut_mask = 16'h2000;
defparam \master2_bridge|fifo_queue|queue~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N18
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~41_NEW310 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~41_OTERM311  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [20])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~41_q )))

	.dataa(\master2_bridge|fifo_din [20]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~41_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~41_OTERM311 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~41_NEW310 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~41_NEW310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y11_N19
dffeas \master2_bridge|fifo_queue|queue~41 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~41_OTERM311 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~41 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~169 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~169_combout  = (\master2_bridge|fifo_queue|queue~168_combout  & (((\master2_bridge|fifo_queue|queue~83_q )) # (!\master2_bridge|fifo_queue|rp [0]))) # (!\master2_bridge|fifo_queue|queue~168_combout  & 
// (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~41_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~168_combout ),
	.datab(\master2_bridge|fifo_queue|rp [0]),
	.datac(\master2_bridge|fifo_queue|queue~83_q ),
	.datad(\master2_bridge|fifo_queue|queue~41_q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~169_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~169 .lut_mask = 16'hE6A2;
defparam \master2_bridge|fifo_queue|queue~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~180_RESYN636 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~180_RESYN636_BDD637  = (!\master2_bridge|fifo_queue|wp [0] & (\master2_bridge|fifo_queue|wp [2] & \master2_bridge|fifo_queue|wp [1]))

	.dataa(\master2_bridge|fifo_queue|wp [0]),
	.datab(\master2_bridge|fifo_queue|wp [2]),
	.datac(gnd),
	.datad(\master2_bridge|fifo_queue|wp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~180_RESYN636_BDD637 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~180_RESYN636 .lut_mask = 16'h4400;
defparam \master2_bridge|fifo_queue|queue~180_RESYN636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~180 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~180_combout  = (reset_sync[2] & (\master2_bridge|fifo_queue|queue~180_RESYN636_BDD637  & ((\master2_bridge|fifo_queue|queue~174_combout ) # (\master2_bridge|fifo_queue|always0~3_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~174_combout ),
	.datab(reset_sync[2]),
	.datac(\master2_bridge|fifo_queue|queue~180_RESYN636_BDD637 ),
	.datad(\master2_bridge|fifo_queue|always0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~180_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~180 .lut_mask = 16'hC080;
defparam \master2_bridge|fifo_queue|queue~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N9
dffeas \master2_bridge|fifo_queue|queue~146 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~146 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~184_RESYN640 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~184_RESYN640_BDD641  = (\master2_bridge|fifo_queue|wp [0] & (\master2_bridge|fifo_queue|wp [2] & \master2_bridge|fifo_queue|wp [1]))

	.dataa(\master2_bridge|fifo_queue|wp [0]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|wp [2]),
	.datad(\master2_bridge|fifo_queue|wp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~184_RESYN640_BDD641 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~184_RESYN640 .lut_mask = 16'hA000;
defparam \master2_bridge|fifo_queue|queue~184_RESYN640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N22
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~184 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~184_combout  = (reset_sync[2] & (\master2_bridge|fifo_queue|queue~184_RESYN640_BDD641  & ((\master2_bridge|fifo_queue|queue~174_combout ) # (\master2_bridge|fifo_queue|always0~3_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~174_combout ),
	.datab(reset_sync[2]),
	.datac(\master2_bridge|fifo_queue|queue~184_RESYN640_BDD641 ),
	.datad(\master2_bridge|fifo_queue|always0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~184_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~184 .lut_mask = 16'hC080;
defparam \master2_bridge|fifo_queue|queue~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N25
dffeas \master2_bridge|fifo_queue|queue~167 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~167 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N0
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~181_RESYN638 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~181_RESYN638_BDD639  = (\master2_bridge|fifo_queue|wp [0] & (\master2_bridge|fifo_queue|wp [2] & !\master2_bridge|fifo_queue|wp [1]))

	.dataa(\master2_bridge|fifo_queue|wp [0]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|wp [2]),
	.datad(\master2_bridge|fifo_queue|wp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~181_RESYN638_BDD639 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~181_RESYN638 .lut_mask = 16'h00A0;
defparam \master2_bridge|fifo_queue|queue~181_RESYN638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N12
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~181 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~181_combout  = (reset_sync[2] & (\master2_bridge|fifo_queue|queue~181_RESYN638_BDD639  & ((\master2_bridge|fifo_queue|queue~174_combout ) # (\master2_bridge|fifo_queue|always0~3_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~174_combout ),
	.datab(reset_sync[2]),
	.datac(\master2_bridge|fifo_queue|queue~181_RESYN638_BDD639 ),
	.datad(\master2_bridge|fifo_queue|always0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~181_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~181 .lut_mask = 16'hC080;
defparam \master2_bridge|fifo_queue|queue~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y14_N23
dffeas \master2_bridge|fifo_queue|queue~125 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~125 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N2
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~182 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~182_combout  = (!\master2_bridge|fifo_queue|wp [1] & !\master2_bridge|fifo_queue|wp [0])

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|wp [1]),
	.datac(gnd),
	.datad(\master2_bridge|fifo_queue|wp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~182_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~182 .lut_mask = 16'h0033;
defparam \master2_bridge|fifo_queue|queue~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N22
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~183 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~183_combout  = (\master2_bridge|fifo_queue|queue~182_combout  & (\master2_bridge|fifo_queue|wp [2] & (reset_sync[2] & \master2_bridge|fifo_queue|always0~4_combout )))

	.dataa(\master2_bridge|fifo_queue|queue~182_combout ),
	.datab(\master2_bridge|fifo_queue|wp [2]),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|fifo_queue|always0~4_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~183_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~183 .lut_mask = 16'h8000;
defparam \master2_bridge|fifo_queue|queue~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N18
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~104_NEW268 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~104_OTERM269  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [20])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~104_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [20]),
	.datac(\master2_bridge|fifo_queue|queue~104_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~104_OTERM269 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~104_NEW268 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~104_NEW268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y14_N19
dffeas \master2_bridge|fifo_queue|queue~104 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~104_OTERM269 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~104 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N22
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~170 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~170_combout  = (\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|rp [0])) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~125_q )) # 
// (!\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~104_q )))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|rp [0]),
	.datac(\master2_bridge|fifo_queue|queue~125_q ),
	.datad(\master2_bridge|fifo_queue|queue~104_q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~170_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~170 .lut_mask = 16'hD9C8;
defparam \master2_bridge|fifo_queue|queue~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~171 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~171_combout  = (\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~170_combout  & ((\master2_bridge|fifo_queue|queue~167_q ))) # (!\master2_bridge|fifo_queue|queue~170_combout  & 
// (\master2_bridge|fifo_queue|queue~146_q )))) # (!\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~170_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|queue~146_q ),
	.datac(\master2_bridge|fifo_queue|queue~167_q ),
	.datad(\master2_bridge|fifo_queue|queue~170_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~171_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~171 .lut_mask = 16'hF588;
defparam \master2_bridge|fifo_queue|queue~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N26
cycloneive_lcell_comb \master2_bridge|dmode~0 (
// Equation(s):
// \master2_bridge|dmode~0_combout  = (reset_sync[2] & ((\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~171_combout ))) # (!\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~169_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~169_combout ),
	.datab(reset_sync[2]),
	.datac(\master2_bridge|fifo_queue|rp [2]),
	.datad(\master2_bridge|fifo_queue|queue~171_combout ),
	.cin(gnd),
	.combout(\master2_bridge|dmode~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|dmode~0 .lut_mask = 16'hC808;
defparam \master2_bridge|dmode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N24
cycloneive_lcell_comb \master2_bridge|expect_rdata~1 (
// Equation(s):
// \master2_bridge|expect_rdata~1_combout  = ((!\master2_bridge|master|state.IDLE~q  & \master2_bridge|fifo_deq~0_combout )) # (!reset_sync[2])

	.dataa(reset_sync[2]),
	.datab(\master2_bridge|master|state.IDLE~q ),
	.datac(gnd),
	.datad(\master2_bridge|fifo_deq~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|expect_rdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|expect_rdata~1 .lut_mask = 16'h7755;
defparam \master2_bridge|expect_rdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N27
dffeas \master2_bridge|dmode (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|dmode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|dmode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|dmode .is_wysiwyg = "true";
defparam \master2_bridge|dmode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N12
cycloneive_lcell_comb \master2_bridge|master|mode~0 (
// Equation(s):
// \master2_bridge|master|mode~0_combout  = (reset_sync[2] & \master2_bridge|dmode~q )

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\master2_bridge|dmode~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|mode~0 .lut_mask = 16'hCC00;
defparam \master2_bridge|master|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N8
cycloneive_lcell_comb \master2_bridge|master|mode~1 (
// Equation(s):
// \master2_bridge|master|mode~1_combout  = ((\master2_bridge|fifo_deq~q  & !\master2_bridge|master|state.IDLE~q )) # (!reset_sync[2])

	.dataa(\master2_bridge|fifo_deq~q ),
	.datab(\master2_bridge|master|state.IDLE~q ),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|master|mode~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|mode~1 .lut_mask = 16'h22FF;
defparam \master2_bridge|master|mode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N13
dffeas \master2_bridge|master|mode (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|mode .is_wysiwyg = "true";
defparam \master2_bridge|master|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N12
cycloneive_lcell_comb \master2_bridge|master|Add1~6 (
// Equation(s):
// \master2_bridge|master|Add1~6_combout  = (\master2_bridge|master|counter [3] & (!\master2_bridge|master|Add1~5 )) # (!\master2_bridge|master|counter [3] & ((\master2_bridge|master|Add1~5 ) # (GND)))
// \master2_bridge|master|Add1~7  = CARRY((!\master2_bridge|master|Add1~5 ) # (!\master2_bridge|master|counter [3]))

	.dataa(\master2_bridge|master|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|master|Add1~5 ),
	.combout(\master2_bridge|master|Add1~6_combout ),
	.cout(\master2_bridge|master|Add1~7 ));
// synopsys translate_off
defparam \master2_bridge|master|Add1~6 .lut_mask = 16'h5A5F;
defparam \master2_bridge|master|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N14
cycloneive_lcell_comb \master2_bridge|master|Add1~8 (
// Equation(s):
// \master2_bridge|master|Add1~8_combout  = (\master2_bridge|master|counter [4] & (\master2_bridge|master|Add1~7  $ (GND))) # (!\master2_bridge|master|counter [4] & (!\master2_bridge|master|Add1~7  & VCC))
// \master2_bridge|master|Add1~9  = CARRY((\master2_bridge|master|counter [4] & !\master2_bridge|master|Add1~7 ))

	.dataa(\master2_bridge|master|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|master|Add1~7 ),
	.combout(\master2_bridge|master|Add1~8_combout ),
	.cout(\master2_bridge|master|Add1~9 ));
// synopsys translate_off
defparam \master2_bridge|master|Add1~8 .lut_mask = 16'hA50A;
defparam \master2_bridge|master|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \master2_bridge|master|Selector11~0 (
// Equation(s):
// \master2_bridge|master|Selector11~0_combout  = (\master2_bridge|master|Selector14~0_combout  & ((\master2_bridge|master|Add1~8_combout ) # ((\master2_bridge|master|Selector14~2_combout  & \master2_bridge|master|counter [4])))) # 
// (!\master2_bridge|master|Selector14~0_combout  & (\master2_bridge|master|Selector14~2_combout  & (\master2_bridge|master|counter [4])))

	.dataa(\master2_bridge|master|Selector14~0_combout ),
	.datab(\master2_bridge|master|Selector14~2_combout ),
	.datac(\master2_bridge|master|counter [4]),
	.datad(\master2_bridge|master|Add1~8_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector11~0 .lut_mask = 16'hEAC0;
defparam \master2_bridge|master|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N31
dffeas \master2_bridge|master|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|counter[4] .is_wysiwyg = "true";
defparam \master2_bridge|master|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N16
cycloneive_lcell_comb \master2_bridge|master|Add1~10 (
// Equation(s):
// \master2_bridge|master|Add1~10_combout  = (\master2_bridge|master|counter [5] & (!\master2_bridge|master|Add1~9 )) # (!\master2_bridge|master|counter [5] & ((\master2_bridge|master|Add1~9 ) # (GND)))
// \master2_bridge|master|Add1~11  = CARRY((!\master2_bridge|master|Add1~9 ) # (!\master2_bridge|master|counter [5]))

	.dataa(gnd),
	.datab(\master2_bridge|master|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|master|Add1~9 ),
	.combout(\master2_bridge|master|Add1~10_combout ),
	.cout(\master2_bridge|master|Add1~11 ));
// synopsys translate_off
defparam \master2_bridge|master|Add1~10 .lut_mask = 16'h3C3F;
defparam \master2_bridge|master|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N2
cycloneive_lcell_comb \master2_bridge|master|Selector10~0 (
// Equation(s):
// \master2_bridge|master|Selector10~0_combout  = (\master2_bridge|master|Selector14~2_combout  & ((\master2_bridge|master|counter [5]) # ((\master2_bridge|master|Selector14~0_combout  & \master2_bridge|master|Add1~10_combout )))) # 
// (!\master2_bridge|master|Selector14~2_combout  & (\master2_bridge|master|Selector14~0_combout  & ((\master2_bridge|master|Add1~10_combout ))))

	.dataa(\master2_bridge|master|Selector14~2_combout ),
	.datab(\master2_bridge|master|Selector14~0_combout ),
	.datac(\master2_bridge|master|counter [5]),
	.datad(\master2_bridge|master|Add1~10_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector10~0 .lut_mask = 16'hECA0;
defparam \master2_bridge|master|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y16_N3
dffeas \master2_bridge|master|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|counter[5] .is_wysiwyg = "true";
defparam \master2_bridge|master|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N18
cycloneive_lcell_comb \master2_bridge|master|Add1~12 (
// Equation(s):
// \master2_bridge|master|Add1~12_combout  = (\master2_bridge|master|counter [6] & (\master2_bridge|master|Add1~11  $ (GND))) # (!\master2_bridge|master|counter [6] & (!\master2_bridge|master|Add1~11  & VCC))
// \master2_bridge|master|Add1~13  = CARRY((\master2_bridge|master|counter [6] & !\master2_bridge|master|Add1~11 ))

	.dataa(gnd),
	.datab(\master2_bridge|master|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|master|Add1~11 ),
	.combout(\master2_bridge|master|Add1~12_combout ),
	.cout(\master2_bridge|master|Add1~13 ));
// synopsys translate_off
defparam \master2_bridge|master|Add1~12 .lut_mask = 16'hC30C;
defparam \master2_bridge|master|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N0
cycloneive_lcell_comb \master2_bridge|master|Selector9~0 (
// Equation(s):
// \master2_bridge|master|Selector9~0_combout  = (\master2_bridge|master|Selector14~2_combout  & ((\master2_bridge|master|counter [6]) # ((\master2_bridge|master|Selector14~0_combout  & \master2_bridge|master|Add1~12_combout )))) # 
// (!\master2_bridge|master|Selector14~2_combout  & (\master2_bridge|master|Selector14~0_combout  & ((\master2_bridge|master|Add1~12_combout ))))

	.dataa(\master2_bridge|master|Selector14~2_combout ),
	.datab(\master2_bridge|master|Selector14~0_combout ),
	.datac(\master2_bridge|master|counter [6]),
	.datad(\master2_bridge|master|Add1~12_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector9~0 .lut_mask = 16'hECA0;
defparam \master2_bridge|master|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y16_N1
dffeas \master2_bridge|master|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|counter[6] .is_wysiwyg = "true";
defparam \master2_bridge|master|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N20
cycloneive_lcell_comb \master2_bridge|master|Add1~14 (
// Equation(s):
// \master2_bridge|master|Add1~14_combout  = \master2_bridge|master|counter [7] $ (\master2_bridge|master|Add1~13 )

	.dataa(\master2_bridge|master|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\master2_bridge|master|Add1~13 ),
	.combout(\master2_bridge|master|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Add1~14 .lut_mask = 16'h5A5A;
defparam \master2_bridge|master|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N22
cycloneive_lcell_comb \master2_bridge|master|Selector8~0 (
// Equation(s):
// \master2_bridge|master|Selector8~0_combout  = (\master2_bridge|master|Selector14~2_combout  & ((\master2_bridge|master|counter [7]) # ((\master2_bridge|master|Selector14~0_combout  & \master2_bridge|master|Add1~14_combout )))) # 
// (!\master2_bridge|master|Selector14~2_combout  & (\master2_bridge|master|Selector14~0_combout  & ((\master2_bridge|master|Add1~14_combout ))))

	.dataa(\master2_bridge|master|Selector14~2_combout ),
	.datab(\master2_bridge|master|Selector14~0_combout ),
	.datac(\master2_bridge|master|counter [7]),
	.datad(\master2_bridge|master|Add1~14_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector8~0 .lut_mask = 16'hECA0;
defparam \master2_bridge|master|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y16_N23
dffeas \master2_bridge|master|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|counter[7] .is_wysiwyg = "true";
defparam \master2_bridge|master|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N4
cycloneive_lcell_comb \master2_bridge|master|Equal1~1_RESYN642 (
// Equation(s):
// \master2_bridge|master|Equal1~1_RESYN642_BDD643  = (!\master2_bridge|master|counter [7] & (!\master2_bridge|master|counter [2] & (\master2_bridge|master|counter [0] & \master2_bridge|master|counter [1])))

	.dataa(\master2_bridge|master|counter [7]),
	.datab(\master2_bridge|master|counter [2]),
	.datac(\master2_bridge|master|counter [0]),
	.datad(\master2_bridge|master|counter [1]),
	.cin(gnd),
	.combout(\master2_bridge|master|Equal1~1_RESYN642_BDD643 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Equal1~1_RESYN642 .lut_mask = 16'h1000;
defparam \master2_bridge|master|Equal1~1_RESYN642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N24
cycloneive_lcell_comb \master2_bridge|master|Equal1~1 (
// Equation(s):
// \master2_bridge|master|Equal1~1_combout  = (!\master2_bridge|master|counter [4] & (!\master2_bridge|master|counter [5] & (\master2_bridge|master|Equal1~1_RESYN642_BDD643  & !\master2_bridge|master|counter [6])))

	.dataa(\master2_bridge|master|counter [4]),
	.datab(\master2_bridge|master|counter [5]),
	.datac(\master2_bridge|master|Equal1~1_RESYN642_BDD643 ),
	.datad(\master2_bridge|master|counter [6]),
	.cin(gnd),
	.combout(\master2_bridge|master|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Equal1~1 .lut_mask = 16'h0010;
defparam \master2_bridge|master|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \master2_bridge|master|Selector3~0 (
// Equation(s):
// \master2_bridge|master|Selector3~0_combout  = (\master2_bridge|master|counter [3] & (\master2_bridge|master|state.ADDR~q  & \master2_bridge|master|Equal1~1_combout ))

	.dataa(\master2_bridge|master|counter [3]),
	.datab(\master2_bridge|master|state.ADDR~q ),
	.datac(gnd),
	.datad(\master2_bridge|master|Equal1~1_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector3~0 .lut_mask = 16'h8800;
defparam \master2_bridge|master|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \master2_bridge|master|Selector3~1 (
// Equation(s):
// \master2_bridge|master|Selector3~1_combout  = (\master2_bridge|master|mode~q  & ((\master2_bridge|master|Selector3~0_combout ) # ((\master2_bridge|master|state.WDATA~q  & !\master2_bridge|master|Equal3~0_combout )))) # (!\master2_bridge|master|mode~q  & 
// (((\master2_bridge|master|state.WDATA~q  & !\master2_bridge|master|Equal3~0_combout ))))

	.dataa(\master2_bridge|master|mode~q ),
	.datab(\master2_bridge|master|Selector3~0_combout ),
	.datac(\master2_bridge|master|state.WDATA~q ),
	.datad(\master2_bridge|master|Equal3~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector3~1 .lut_mask = 16'h88F8;
defparam \master2_bridge|master|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \master2_bridge|master|state.WDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|state.WDATA .is_wysiwyg = "true";
defparam \master2_bridge|master|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \master2_bridge|master|Selector14~1 (
// Equation(s):
// \master2_bridge|master|Selector14~1_combout  = (\master2_bridge|master|state.REQ~q ) # ((\master2_bridge|master|state.WAIT~q ) # ((\master2_bridge|master|prev_state.ADDR~q  & \master2_bridge|master|state.WDATA~q )))

	.dataa(\master2_bridge|master|state.REQ~q ),
	.datab(\master2_bridge|master|prev_state.ADDR~q ),
	.datac(\master2_bridge|master|state.WAIT~q ),
	.datad(\master2_bridge|master|state.WDATA~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector14~1 .lut_mask = 16'hFEFA;
defparam \master2_bridge|master|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N30
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector4~0 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector4~0_combout  = (\bus_inst|bus_arbiter|state.M1~q  & (\slave3_bridge|slave|state.SPLIT~q  & (!\bus_inst|bus_arbiter|split_owner.SM2~q ))) # (!\bus_inst|bus_arbiter|state.M1~q  & (((\bus_inst|bus_arbiter|split_owner.SM1~q ))))

	.dataa(\slave3_bridge|slave|state.SPLIT~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datac(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datad(\bus_inst|bus_arbiter|state.M1~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector4~0 .lut_mask = 16'h22F0;
defparam \bus_inst|bus_arbiter|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N31
dffeas \bus_inst|bus_arbiter|split_owner.SM1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner.SM1 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|split_owner.SM1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N2
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector5~0 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector5~0_combout  = (\bus_inst|bus_arbiter|state.M2~q  & (\slave3_bridge|slave|state.SPLIT~q  & (!\bus_inst|bus_arbiter|split_owner.SM1~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (((\bus_inst|bus_arbiter|split_owner.SM2~q ))))

	.dataa(\slave3_bridge|slave|state.SPLIT~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datac(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector5~0 .lut_mask = 16'h22F0;
defparam \bus_inst|bus_arbiter|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N3
dffeas \bus_inst|bus_arbiter|split_owner.SM2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner.SM2 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|split_owner.SM2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector6~0 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector6~0_combout  = (\bus_inst|bus_arbiter|state.M2~q  & (!\slave3_bridge|slave|state.SPLIT~q  & (\bus_inst|bus_arbiter|split_owner.SM2~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (((\bus_inst|bus_arbiter|split_grant~q ))))

	.dataa(\slave3_bridge|slave|state.SPLIT~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datac(\bus_inst|bus_arbiter|split_grant~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector6~0 .lut_mask = 16'h44F0;
defparam \bus_inst|bus_arbiter|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N14
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector6~1 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector6~1_combout  = (\bus_inst|bus_arbiter|state.M1~q  & (!\slave3_bridge|slave|state.SPLIT~q  & ((\bus_inst|bus_arbiter|split_owner.SM1~q )))) # (!\bus_inst|bus_arbiter|state.M1~q  & (((\bus_inst|bus_arbiter|Selector6~0_combout 
// ))))

	.dataa(\slave3_bridge|slave|state.SPLIT~q ),
	.datab(\bus_inst|bus_arbiter|Selector6~0_combout ),
	.datac(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datad(\bus_inst|bus_arbiter|state.M1~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector6~1 .lut_mask = 16'h50CC;
defparam \bus_inst|bus_arbiter|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N15
dffeas \bus_inst|bus_arbiter|split_grant (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|split_grant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_grant .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|split_grant .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
cycloneive_lcell_comb \slave3_bridge|slave|Selector6~1 (
// Equation(s):
// \slave3_bridge|slave|Selector6~1_combout  = (\slave3_bridge|slave|Selector6~0_combout  & ((\slave3_bridge|slave|state.SPLIT~q ) # ((\slave3_bridge|slave|state.WAIT~q  & !\bus_inst|bus_arbiter|split_grant~q )))) # (!\slave3_bridge|slave|Selector6~0_combout 
//  & (((\slave3_bridge|slave|state.WAIT~q  & !\bus_inst|bus_arbiter|split_grant~q ))))

	.dataa(\slave3_bridge|slave|Selector6~0_combout ),
	.datab(\slave3_bridge|slave|state.SPLIT~q ),
	.datac(\slave3_bridge|slave|state.WAIT~q ),
	.datad(\bus_inst|bus_arbiter|split_grant~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector6~1 .lut_mask = 16'h88F8;
defparam \slave3_bridge|slave|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N1
dffeas \slave3_bridge|slave|state.WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|state.WAIT .is_wysiwyg = "true";
defparam \slave3_bridge|slave|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
cycloneive_lcell_comb \slave3_bridge|slave|Selector33~0 (
// Equation(s):
// \slave3_bridge|slave|Selector33~0_combout  = (\slave3_bridge|slave|state.SPLIT~q  & (!\slave3_bridge|slave|rcounter [0])) # (!\slave3_bridge|slave|state.SPLIT~q  & (\slave3_bridge|slave|rcounter [0] & !\slave3_bridge|slave|state.WAIT~q ))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.SPLIT~q ),
	.datac(\slave3_bridge|slave|rcounter [0]),
	.datad(\slave3_bridge|slave|state.WAIT~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector33~0 .lut_mask = 16'h0C3C;
defparam \slave3_bridge|slave|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N21
dffeas \slave3_bridge|slave|rcounter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|rcounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|rcounter[0] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|rcounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
cycloneive_lcell_comb \slave3_bridge|slave|Selector32~0 (
// Equation(s):
// \slave3_bridge|slave|Selector32~0_combout  = (\slave3_bridge|slave|state.SPLIT~q  & (\slave3_bridge|slave|rcounter [0] $ ((\slave3_bridge|slave|rcounter [1])))) # (!\slave3_bridge|slave|state.SPLIT~q  & (((\slave3_bridge|slave|rcounter [1] & 
// !\slave3_bridge|slave|state.WAIT~q ))))

	.dataa(\slave3_bridge|slave|state.SPLIT~q ),
	.datab(\slave3_bridge|slave|rcounter [0]),
	.datac(\slave3_bridge|slave|rcounter [1]),
	.datad(\slave3_bridge|slave|state.WAIT~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector32~0 .lut_mask = 16'h2878;
defparam \slave3_bridge|slave|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N9
dffeas \slave3_bridge|slave|rcounter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|rcounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|rcounter[1] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|rcounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
cycloneive_lcell_comb \slave3_bridge|slave|Selector31~0 (
// Equation(s):
// \slave3_bridge|slave|Selector31~0_combout  = (\slave3_bridge|slave|state.SPLIT~q  & (\slave3_bridge|slave|rcounter [2] $ (((\slave3_bridge|slave|rcounter [0] & \slave3_bridge|slave|rcounter [1])))))

	.dataa(\slave3_bridge|slave|state.SPLIT~q ),
	.datab(\slave3_bridge|slave|rcounter [0]),
	.datac(\slave3_bridge|slave|rcounter [1]),
	.datad(\slave3_bridge|slave|rcounter [2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector31~0 .lut_mask = 16'h2A80;
defparam \slave3_bridge|slave|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
cycloneive_lcell_comb \slave3_bridge|slave|Selector31~1 (
// Equation(s):
// \slave3_bridge|slave|Selector31~1_combout  = (\slave3_bridge|slave|Selector31~0_combout ) # ((!\slave3_bridge|slave|state.SPLIT~q  & (\slave3_bridge|slave|rcounter [2] & !\slave3_bridge|slave|state.WAIT~q )))

	.dataa(\slave3_bridge|slave|Selector31~0_combout ),
	.datab(\slave3_bridge|slave|state.SPLIT~q ),
	.datac(\slave3_bridge|slave|rcounter [2]),
	.datad(\slave3_bridge|slave|state.WAIT~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector31~1 .lut_mask = 16'hAABA;
defparam \slave3_bridge|slave|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N17
dffeas \slave3_bridge|slave|rcounter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|rcounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|rcounter[2] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|rcounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
cycloneive_lcell_comb \slave3_bridge|slave|Add1~0 (
// Equation(s):
// \slave3_bridge|slave|Add1~0_combout  = \slave3_bridge|slave|rcounter [3] $ (((\slave3_bridge|slave|rcounter [0] & (\slave3_bridge|slave|rcounter [1] & \slave3_bridge|slave|rcounter [2]))))

	.dataa(\slave3_bridge|slave|rcounter [3]),
	.datab(\slave3_bridge|slave|rcounter [0]),
	.datac(\slave3_bridge|slave|rcounter [1]),
	.datad(\slave3_bridge|slave|rcounter [2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Add1~0 .lut_mask = 16'h6AAA;
defparam \slave3_bridge|slave|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
cycloneive_lcell_comb \slave3_bridge|slave|Selector30~0 (
// Equation(s):
// \slave3_bridge|slave|Selector30~0_combout  = (\slave3_bridge|slave|state.SPLIT~q  & (\slave3_bridge|slave|Add1~0_combout )) # (!\slave3_bridge|slave|state.SPLIT~q  & (((\slave3_bridge|slave|rcounter [3] & !\slave3_bridge|slave|state.WAIT~q ))))

	.dataa(\slave3_bridge|slave|Add1~0_combout ),
	.datab(\slave3_bridge|slave|state.SPLIT~q ),
	.datac(\slave3_bridge|slave|rcounter [3]),
	.datad(\slave3_bridge|slave|state.WAIT~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector30~0 .lut_mask = 16'h88B8;
defparam \slave3_bridge|slave|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N23
dffeas \slave3_bridge|slave|rcounter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|rcounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|rcounter[3] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|rcounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N6
cycloneive_lcell_comb \slave3_bridge|slave|Selector6~0 (
// Equation(s):
// \slave3_bridge|slave|Selector6~0_combout  = (!\slave3_bridge|slave|rcounter [3] & (!\slave3_bridge|slave|rcounter [0] & (!\slave3_bridge|slave|rcounter [1] & \slave3_bridge|slave|rcounter [2])))

	.dataa(\slave3_bridge|slave|rcounter [3]),
	.datab(\slave3_bridge|slave|rcounter [0]),
	.datac(\slave3_bridge|slave|rcounter [1]),
	.datad(\slave3_bridge|slave|rcounter [2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector6~0 .lut_mask = 16'h0100;
defparam \slave3_bridge|slave|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N22
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (key0_sync[1] & (!\demo_state.DEMO_IDLE~q  & !key0_sync[2]))

	.dataa(key0_sync[1]),
	.datab(gnd),
	.datac(\demo_state.DEMO_IDLE~q ),
	.datad(key0_sync[2]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h000A;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N23
dffeas \demo_state.DEMO_START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\demo_state.DEMO_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \demo_state.DEMO_START .is_wysiwyg = "true";
defparam \demo_state.DEMO_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N20
cycloneive_lcell_comb \m1_dvalid~feeder (
// Equation(s):
// \m1_dvalid~feeder_combout  = \demo_state.DEMO_START~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\demo_state.DEMO_START~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1_dvalid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1_dvalid~feeder .lut_mask = 16'hF0F0;
defparam \m1_dvalid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y23_N21
dffeas m1_dvalid(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1_dvalid~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1_dvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam m1_dvalid.is_wysiwyg = "true";
defparam m1_dvalid.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N16
cycloneive_lcell_comb \master1_port|mode~0 (
// Equation(s):
// \master1_port|mode~0_combout  = ((!\master1_port|state.IDLE~q  & \m1_dvalid~q )) # (!reset_sync[2])

	.dataa(\master1_port|state.IDLE~q ),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\m1_dvalid~q ),
	.cin(gnd),
	.combout(\master1_port|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|mode~0 .lut_mask = 16'h5F0F;
defparam \master1_port|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N5
dffeas \master1_port|mode (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reset_sync[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|mode .is_wysiwyg = "true";
defparam \master1_port|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N4
cycloneive_lcell_comb \bus_inst|mctrl_mux|out[1]~1 (
// Equation(s):
// \bus_inst|mctrl_mux|out[1]~1_combout  = (\bus_inst|bus_arbiter|state.M2~q  & ((\master2_bridge|master|mode~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (\master1_port|mode~q ))

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(gnd),
	.datac(\master1_port|mode~q ),
	.datad(\master2_bridge|master|mode~q ),
	.cin(gnd),
	.combout(\bus_inst|mctrl_mux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|mctrl_mux|out[1]~1 .lut_mask = 16'hFA50;
defparam \bus_inst|mctrl_mux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
cycloneive_lcell_comb \bus_inst|decoder|Selector1~0 (
// Equation(s):
// \bus_inst|decoder|Selector1~0_combout  = (!\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|bus_arbiter|state.M2~q  & ((\master2_bridge|master|mvalid~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (\master1_port|mvalid~q ))))

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(\master1_port|mvalid~q ),
	.datac(\master2_bridge|master|mvalid~q ),
	.datad(\bus_inst|decoder|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector1~0 .lut_mask = 16'h00E4;
defparam \bus_inst|decoder|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N7
dffeas \bus_inst|decoder|split_slave_addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|split_slave_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|decoder|split_slave_addr~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|split_slave_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr[0] .is_wysiwyg = "true";
defparam \bus_inst|decoder|split_slave_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cycloneive_lcell_comb \bus_inst|decoder|Selector8~0 (
// Equation(s):
// \bus_inst|decoder|Selector8~0_combout  = (\bus_inst|bus_arbiter|split_grant~q  & ((\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|decoder|slave_addr [0]))) # (!\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|split_slave_addr [0])))) # 
// (!\bus_inst|bus_arbiter|split_grant~q  & (((\bus_inst|decoder|slave_addr [0]))))

	.dataa(\bus_inst|decoder|split_slave_addr [0]),
	.datab(\bus_inst|bus_arbiter|split_grant~q ),
	.datac(\bus_inst|decoder|state.IDLE~q ),
	.datad(\bus_inst|decoder|slave_addr [0]),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector8~0 .lut_mask = 16'hFB08;
defparam \bus_inst|decoder|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cycloneive_lcell_comb \bus_inst|decoder|Selector11~0 (
// Equation(s):
// \bus_inst|decoder|Selector11~0_combout  = (\bus_inst|decoder|state.ADDR~q  & (\bus_inst|decoder|counter [0] $ (\bus_inst|decoder|counter [1])))

	.dataa(\bus_inst|decoder|counter [0]),
	.datab(\bus_inst|decoder|state.ADDR~q ),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector11~0 .lut_mask = 16'h4848;
defparam \bus_inst|decoder|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
cycloneive_lcell_comb \bus_inst|decoder|Selector11~1 (
// Equation(s):
// \bus_inst|decoder|Selector11~1_combout  = (\bus_inst|decoder|Selector11~0_combout ) # ((\bus_inst|decoder|counter [1] & ((\bus_inst|decoder|state.CONNECT~q ) # (\bus_inst|decoder|state.WAIT~q ))))

	.dataa(\bus_inst|decoder|state.CONNECT~q ),
	.datab(\bus_inst|decoder|state.WAIT~q ),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(\bus_inst|decoder|Selector11~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector11~1 .lut_mask = 16'hFFE0;
defparam \bus_inst|decoder|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N27
dffeas \bus_inst|decoder|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|counter[1] .is_wysiwyg = "true";
defparam \bus_inst|decoder|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneive_lcell_comb \bus_inst|decoder|Equal0~1 (
// Equation(s):
// \bus_inst|decoder|Equal0~1_combout  = (\bus_inst|decoder|counter [0] & \bus_inst|decoder|counter [1])

	.dataa(\bus_inst|decoder|counter [0]),
	.datab(gnd),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|decoder|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Equal0~1 .lut_mask = 16'hA0A0;
defparam \bus_inst|decoder|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \bus_inst|decoder|Selector10~0 (
// Equation(s):
// \bus_inst|decoder|Selector10~0_combout  = (\bus_inst|decoder|state.ADDR~q  & ((\bus_inst|decoder|Equal0~1_combout  & (\bus_inst|decoder|counter [3] & !\bus_inst|decoder|counter [2])) # (!\bus_inst|decoder|Equal0~1_combout  & ((\bus_inst|decoder|counter 
// [2])))))

	.dataa(\bus_inst|decoder|counter [3]),
	.datab(\bus_inst|decoder|state.ADDR~q ),
	.datac(\bus_inst|decoder|Equal0~1_combout ),
	.datad(\bus_inst|decoder|counter [2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector10~0 .lut_mask = 16'h0C80;
defparam \bus_inst|decoder|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
cycloneive_lcell_comb \bus_inst|decoder|Selector10~1 (
// Equation(s):
// \bus_inst|decoder|Selector10~1_combout  = (\bus_inst|decoder|Selector10~0_combout ) # ((\bus_inst|decoder|counter [2] & ((\bus_inst|decoder|state.CONNECT~q ) # (\bus_inst|decoder|state.WAIT~q ))))

	.dataa(\bus_inst|decoder|state.CONNECT~q ),
	.datab(\bus_inst|decoder|state.WAIT~q ),
	.datac(\bus_inst|decoder|counter [2]),
	.datad(\bus_inst|decoder|Selector10~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector10~1 .lut_mask = 16'hFFE0;
defparam \bus_inst|decoder|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N29
dffeas \bus_inst|decoder|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|counter[2] .is_wysiwyg = "true";
defparam \bus_inst|decoder|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \bus_inst|decoder|Selector9~0 (
// Equation(s):
// \bus_inst|decoder|Selector9~0_combout  = (\bus_inst|decoder|state.ADDR~q  & (\bus_inst|decoder|counter [3] $ (((\bus_inst|decoder|Equal0~1_combout  & \bus_inst|decoder|counter [2])))))

	.dataa(\bus_inst|decoder|counter [3]),
	.datab(\bus_inst|decoder|state.ADDR~q ),
	.datac(\bus_inst|decoder|Equal0~1_combout ),
	.datad(\bus_inst|decoder|counter [2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector9~0 .lut_mask = 16'h4888;
defparam \bus_inst|decoder|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneive_lcell_comb \bus_inst|decoder|Selector9~1 (
// Equation(s):
// \bus_inst|decoder|Selector9~1_combout  = (\bus_inst|decoder|Selector9~0_combout ) # ((\bus_inst|decoder|counter [3] & ((\bus_inst|decoder|state.CONNECT~q ) # (\bus_inst|decoder|state.WAIT~q ))))

	.dataa(\bus_inst|decoder|state.CONNECT~q ),
	.datab(\bus_inst|decoder|state.WAIT~q ),
	.datac(\bus_inst|decoder|counter [3]),
	.datad(\bus_inst|decoder|Selector9~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector9~1 .lut_mask = 16'hFFE0;
defparam \bus_inst|decoder|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N11
dffeas \bus_inst|decoder|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|counter[3] .is_wysiwyg = "true";
defparam \bus_inst|decoder|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~2 (
// Equation(s):
// \bus_inst|decoder|slave_addr~2_combout  = (!\bus_inst|decoder|counter [3] & (\bus_inst|decoder|state.ADDR~q  & (\bus_inst|decoder|state.IDLE~q  & !\bus_inst|decoder|counter [2])))

	.dataa(\bus_inst|decoder|counter [3]),
	.datab(\bus_inst|decoder|state.ADDR~q ),
	.datac(\bus_inst|decoder|state.IDLE~q ),
	.datad(\bus_inst|decoder|counter [2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~2 .lut_mask = 16'h0040;
defparam \bus_inst|decoder|slave_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~3 (
// Equation(s):
// \bus_inst|decoder|slave_addr~3_combout  = (!\bus_inst|decoder|counter [0] & (\bus_inst|decoder|slave_addr~2_combout  & !\bus_inst|decoder|counter [1]))

	.dataa(\bus_inst|decoder|counter [0]),
	.datab(\bus_inst|decoder|slave_addr~2_combout ),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~3 .lut_mask = 16'h0404;
defparam \bus_inst|decoder|slave_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N22
cycloneive_lcell_comb \m1_daddr[4]~feeder (
// Equation(s):
// \m1_daddr[4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1_daddr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1_daddr[4]~feeder .lut_mask = 16'hFFFF;
defparam \m1_daddr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N23
dffeas \m1_daddr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1_daddr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_daddr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_daddr[4] .is_wysiwyg = "true";
defparam \m1_daddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N16
cycloneive_lcell_comb \master1_port|addr~3 (
// Equation(s):
// \master1_port|addr~3_combout  = (reset_sync[2] & m1_daddr[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m1_daddr[4]),
	.cin(gnd),
	.combout(\master1_port|addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|addr~3 .lut_mask = 16'hF000;
defparam \master1_port|addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N17
dffeas \master1_port|addr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|addr[4] .is_wysiwyg = "true";
defparam \master1_port|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N4
cycloneive_lcell_comb \master1_port|Selector5~1 (
// Equation(s):
// \master1_port|Selector5~1_combout  = (\master1_port|Selector5~0_combout ) # ((\bus_inst|bus_arbiter|state.M1~q  & \master1_port|state.REQ~q ))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(\master1_port|Selector5~0_combout ),
	.datac(\master1_port|state.REQ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master1_port|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector5~1 .lut_mask = 16'hECEC;
defparam \master1_port|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y23_N5
dffeas \master1_port|state.SADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.SADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.SADDR .is_wysiwyg = "true";
defparam \master1_port|state.SADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N8
cycloneive_lcell_comb \master1_port|Add1~0 (
// Equation(s):
// \master1_port|Add1~1  = CARRY(\master1_port|counter [0])

	.dataa(gnd),
	.datab(\master1_port|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\master1_port|Add1~1 ));
// synopsys translate_off
defparam \master1_port|Add1~0 .lut_mask = 16'h33CC;
defparam \master1_port|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N10
cycloneive_lcell_comb \master1_port|Add1~2 (
// Equation(s):
// \master1_port|Add1~2_combout  = (\master1_port|counter [1] & (!\master1_port|Add1~1 )) # (!\master1_port|counter [1] & ((\master1_port|Add1~1 ) # (GND)))
// \master1_port|Add1~3  = CARRY((!\master1_port|Add1~1 ) # (!\master1_port|counter [1]))

	.dataa(\master1_port|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~1 ),
	.combout(\master1_port|Add1~2_combout ),
	.cout(\master1_port|Add1~3 ));
// synopsys translate_off
defparam \master1_port|Add1~2 .lut_mask = 16'h5A5F;
defparam \master1_port|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N26
cycloneive_lcell_comb \master1_port|Selector14~3 (
// Equation(s):
// \master1_port|Selector14~3_combout  = (\master1_port|Selector14~2_combout  & ((\master1_port|Add1~2_combout ) # ((\master1_port|counter [1] & \master1_port|Selector14~1_combout )))) # (!\master1_port|Selector14~2_combout  & (((\master1_port|counter [1] & 
// \master1_port|Selector14~1_combout ))))

	.dataa(\master1_port|Selector14~2_combout ),
	.datab(\master1_port|Add1~2_combout ),
	.datac(\master1_port|counter [1]),
	.datad(\master1_port|Selector14~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector14~3 .lut_mask = 16'hF888;
defparam \master1_port|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N27
dffeas \master1_port|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[1] .is_wysiwyg = "true";
defparam \master1_port|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N12
cycloneive_lcell_comb \master1_port|Add1~4 (
// Equation(s):
// \master1_port|Add1~4_combout  = (\master1_port|counter [2] & (\master1_port|Add1~3  $ (GND))) # (!\master1_port|counter [2] & (!\master1_port|Add1~3  & VCC))
// \master1_port|Add1~5  = CARRY((\master1_port|counter [2] & !\master1_port|Add1~3 ))

	.dataa(gnd),
	.datab(\master1_port|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~3 ),
	.combout(\master1_port|Add1~4_combout ),
	.cout(\master1_port|Add1~5 ));
// synopsys translate_off
defparam \master1_port|Add1~4 .lut_mask = 16'hC30C;
defparam \master1_port|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N14
cycloneive_lcell_comb \master1_port|Add1~6 (
// Equation(s):
// \master1_port|Add1~6_combout  = (\master1_port|counter [3] & (!\master1_port|Add1~5 )) # (!\master1_port|counter [3] & ((\master1_port|Add1~5 ) # (GND)))
// \master1_port|Add1~7  = CARRY((!\master1_port|Add1~5 ) # (!\master1_port|counter [3]))

	.dataa(gnd),
	.datab(\master1_port|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~5 ),
	.combout(\master1_port|Add1~6_combout ),
	.cout(\master1_port|Add1~7 ));
// synopsys translate_off
defparam \master1_port|Add1~6 .lut_mask = 16'h3C3F;
defparam \master1_port|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N16
cycloneive_lcell_comb \master1_port|Add1~8 (
// Equation(s):
// \master1_port|Add1~8_combout  = (\master1_port|counter [4] & (\master1_port|Add1~7  $ (GND))) # (!\master1_port|counter [4] & (!\master1_port|Add1~7  & VCC))
// \master1_port|Add1~9  = CARRY((\master1_port|counter [4] & !\master1_port|Add1~7 ))

	.dataa(gnd),
	.datab(\master1_port|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~7 ),
	.combout(\master1_port|Add1~8_combout ),
	.cout(\master1_port|Add1~9 ));
// synopsys translate_off
defparam \master1_port|Add1~8 .lut_mask = 16'hC30C;
defparam \master1_port|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N28
cycloneive_lcell_comb \master1_port|Selector11~0 (
// Equation(s):
// \master1_port|Selector11~0_combout  = (\master1_port|Selector14~2_combout  & ((\master1_port|Add1~8_combout ) # ((\master1_port|counter [4] & \master1_port|Selector14~1_combout )))) # (!\master1_port|Selector14~2_combout  & (((\master1_port|counter [4] & 
// \master1_port|Selector14~1_combout ))))

	.dataa(\master1_port|Selector14~2_combout ),
	.datab(\master1_port|Add1~8_combout ),
	.datac(\master1_port|counter [4]),
	.datad(\master1_port|Selector14~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector11~0 .lut_mask = 16'hF888;
defparam \master1_port|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N29
dffeas \master1_port|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[4] .is_wysiwyg = "true";
defparam \master1_port|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N18
cycloneive_lcell_comb \master1_port|Add1~10 (
// Equation(s):
// \master1_port|Add1~10_combout  = (\master1_port|counter [5] & (!\master1_port|Add1~9 )) # (!\master1_port|counter [5] & ((\master1_port|Add1~9 ) # (GND)))
// \master1_port|Add1~11  = CARRY((!\master1_port|Add1~9 ) # (!\master1_port|counter [5]))

	.dataa(gnd),
	.datab(\master1_port|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~9 ),
	.combout(\master1_port|Add1~10_combout ),
	.cout(\master1_port|Add1~11 ));
// synopsys translate_off
defparam \master1_port|Add1~10 .lut_mask = 16'h3C3F;
defparam \master1_port|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N4
cycloneive_lcell_comb \master1_port|Selector10~0 (
// Equation(s):
// \master1_port|Selector10~0_combout  = (\master1_port|Selector14~2_combout  & ((\master1_port|Add1~10_combout ) # ((\master1_port|counter [5] & \master1_port|Selector14~1_combout )))) # (!\master1_port|Selector14~2_combout  & (((\master1_port|counter [5] & 
// \master1_port|Selector14~1_combout ))))

	.dataa(\master1_port|Selector14~2_combout ),
	.datab(\master1_port|Add1~10_combout ),
	.datac(\master1_port|counter [5]),
	.datad(\master1_port|Selector14~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector10~0 .lut_mask = 16'hF888;
defparam \master1_port|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N5
dffeas \master1_port|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[5] .is_wysiwyg = "true";
defparam \master1_port|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N20
cycloneive_lcell_comb \master1_port|Add1~12 (
// Equation(s):
// \master1_port|Add1~12_combout  = (\master1_port|counter [6] & (\master1_port|Add1~11  $ (GND))) # (!\master1_port|counter [6] & (!\master1_port|Add1~11  & VCC))
// \master1_port|Add1~13  = CARRY((\master1_port|counter [6] & !\master1_port|Add1~11 ))

	.dataa(\master1_port|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~11 ),
	.combout(\master1_port|Add1~12_combout ),
	.cout(\master1_port|Add1~13 ));
// synopsys translate_off
defparam \master1_port|Add1~12 .lut_mask = 16'hA50A;
defparam \master1_port|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N22
cycloneive_lcell_comb \master1_port|Add1~14 (
// Equation(s):
// \master1_port|Add1~14_combout  = \master1_port|counter [7] $ (\master1_port|Add1~13 )

	.dataa(\master1_port|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\master1_port|Add1~13 ),
	.combout(\master1_port|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add1~14 .lut_mask = 16'h5A5A;
defparam \master1_port|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N16
cycloneive_lcell_comb \master1_port|Selector8~0 (
// Equation(s):
// \master1_port|Selector8~0_combout  = (\master1_port|Selector14~2_combout  & ((\master1_port|Add1~14_combout ) # ((\master1_port|counter [7] & \master1_port|Selector14~1_combout )))) # (!\master1_port|Selector14~2_combout  & (((\master1_port|counter [7] & 
// \master1_port|Selector14~1_combout ))))

	.dataa(\master1_port|Selector14~2_combout ),
	.datab(\master1_port|Add1~14_combout ),
	.datac(\master1_port|counter [7]),
	.datad(\master1_port|Selector14~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector8~0 .lut_mask = 16'hF888;
defparam \master1_port|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N17
dffeas \master1_port|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[7] .is_wysiwyg = "true";
defparam \master1_port|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N24
cycloneive_lcell_comb \master1_port|Equal1~0 (
// Equation(s):
// \master1_port|Equal1~0_combout  = (\master1_port|counter [1] & (!\master1_port|counter [4] & (!\master1_port|counter [5] & \master1_port|counter [0])))

	.dataa(\master1_port|counter [1]),
	.datab(\master1_port|counter [4]),
	.datac(\master1_port|counter [5]),
	.datad(\master1_port|counter [0]),
	.cin(gnd),
	.combout(\master1_port|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal1~0 .lut_mask = 16'h0200;
defparam \master1_port|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N30
cycloneive_lcell_comb \master1_port|Equal1~1 (
// Equation(s):
// \master1_port|Equal1~1_combout  = (!\master1_port|counter [6] & (!\master1_port|counter [7] & \master1_port|Equal1~0_combout ))

	.dataa(\master1_port|counter [6]),
	.datab(gnd),
	.datac(\master1_port|counter [7]),
	.datad(\master1_port|Equal1~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal1~1 .lut_mask = 16'h0500;
defparam \master1_port|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N8
cycloneive_lcell_comb \master1_port|Selector1~0 (
// Equation(s):
// \master1_port|Selector1~0_combout  = (\master1_port|state.ADDR~q  & (((\master1_port|counter [2]) # (!\master1_port|Equal1~1_combout )) # (!\master1_port|counter [3])))

	.dataa(\master1_port|state.ADDR~q ),
	.datab(\master1_port|counter [3]),
	.datac(\master1_port|Equal1~1_combout ),
	.datad(\master1_port|counter [2]),
	.cin(gnd),
	.combout(\master1_port|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector1~0 .lut_mask = 16'hAA2A;
defparam \master1_port|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N4
cycloneive_lcell_comb \master1_port|Selector3~1 (
// Equation(s):
// \master1_port|Selector3~1_combout  = (\master1_port|mode~q  & ((\master1_port|Selector3~0_combout ) # ((!\master1_port|Equal3~1_combout  & \master1_port|state.WDATA~q )))) # (!\master1_port|mode~q  & (!\master1_port|Equal3~1_combout  & 
// (\master1_port|state.WDATA~q )))

	.dataa(\master1_port|mode~q ),
	.datab(\master1_port|Equal3~1_combout ),
	.datac(\master1_port|state.WDATA~q ),
	.datad(\master1_port|Selector3~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector3~1 .lut_mask = 16'hBA30;
defparam \master1_port|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N5
dffeas \master1_port|state.WDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.WDATA .is_wysiwyg = "true";
defparam \master1_port|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N6
cycloneive_lcell_comb \master1_port|prev_state~13 (
// Equation(s):
// \master1_port|prev_state~13_combout  = (reset_sync[2] & \master1_port|state.ADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master1_port|state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|prev_state~13 .lut_mask = 16'hF000;
defparam \master1_port|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y23_N7
dffeas \master1_port|prev_state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|prev_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|prev_state.ADDR .is_wysiwyg = "true";
defparam \master1_port|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cycloneive_lcell_comb \bus_inst|decoder|ssel~0 (
// Equation(s):
// \bus_inst|decoder|ssel~0_combout  = ((\bus_inst|decoder|state.IDLE~q  & !\bus_inst|decoder|state.ADDR~q )) # (!reset_sync[2])

	.dataa(\bus_inst|decoder|state.IDLE~q ),
	.datab(\bus_inst|decoder|state.ADDR~q ),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|decoder|ssel~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|ssel~0 .lut_mask = 16'h2F2F;
defparam \bus_inst|decoder|ssel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N15
dffeas \bus_inst|decoder|ssel[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_inst|decoder|split_slave_addr~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_inst|decoder|ssel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|ssel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|ssel[1] .is_wysiwyg = "true";
defparam \bus_inst|decoder|ssel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N8
cycloneive_lcell_comb \slave3_bridge|slave|WideOr4 (
// Equation(s):
// \slave3_bridge|slave|WideOr4~combout  = (\slave3_bridge|slave|state.SPLIT~q ) # ((\slave3_bridge|slave|state.SREADY~q ) # (\slave3_bridge|slave|state.WAIT~q ))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.SPLIT~q ),
	.datac(\slave3_bridge|slave|state.SREADY~q ),
	.datad(\slave3_bridge|slave|state.WAIT~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|WideOr4 .lut_mask = 16'hFFFC;
defparam \slave3_bridge|slave|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneive_lcell_comb \slave3_bridge|slave|Add0~0 (
// Equation(s):
// \slave3_bridge|slave|Add0~1  = CARRY(\slave3_bridge|slave|counter [0])

	.dataa(\slave3_bridge|slave|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\slave3_bridge|slave|Add0~1 ));
// synopsys translate_off
defparam \slave3_bridge|slave|Add0~0 .lut_mask = 16'h55AA;
defparam \slave3_bridge|slave|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneive_lcell_comb \slave3_bridge|slave|Add0~2 (
// Equation(s):
// \slave3_bridge|slave|Add0~2_combout  = (\slave3_bridge|slave|counter [1] & (!\slave3_bridge|slave|Add0~1 )) # (!\slave3_bridge|slave|counter [1] & ((\slave3_bridge|slave|Add0~1 ) # (GND)))
// \slave3_bridge|slave|Add0~3  = CARRY((!\slave3_bridge|slave|Add0~1 ) # (!\slave3_bridge|slave|counter [1]))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|slave|Add0~1 ),
	.combout(\slave3_bridge|slave|Add0~2_combout ),
	.cout(\slave3_bridge|slave|Add0~3 ));
// synopsys translate_off
defparam \slave3_bridge|slave|Add0~2 .lut_mask = 16'h3C3F;
defparam \slave3_bridge|slave|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N10
cycloneive_lcell_comb \slave3_bridge|slave|prev_state~13 (
// Equation(s):
// \slave3_bridge|slave|prev_state~13_combout  = (reset_sync[2] & \slave3_bridge|slave|state.ADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_bridge|slave|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|prev_state~13 .lut_mask = 16'hF000;
defparam \slave3_bridge|slave|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N11
dffeas \slave3_bridge|slave|prev_state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|prev_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|prev_state.ADDR .is_wysiwyg = "true";
defparam \slave3_bridge|slave|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N14
cycloneive_lcell_comb \slave3_bridge|slave|Selector12~2_RESYN676 (
// Equation(s):
// \slave3_bridge|slave|Selector12~2_RESYN676_BDD677  = ((\slave3_bridge|slave|state.WDATA~q  & !\slave3_bridge|slave|prev_state.ADDR~q )) # (!\slave3_bridge|slave|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.WDATA~q ),
	.datac(\slave3_bridge|slave|prev_state.ADDR~q ),
	.datad(\slave3_bridge|slave|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector12~2_RESYN676_BDD677 ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector12~2_RESYN676 .lut_mask = 16'h0CFF;
defparam \slave3_bridge|slave|Selector12~2_RESYN676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N8
cycloneive_lcell_comb \slave3_bridge|slave|Selector12~2_RESYN678 (
// Equation(s):
// \slave3_bridge|slave|Selector12~2_RESYN678_BDD679  = (\slave3_bridge|slave|Selector12~2_RESYN676_BDD677 ) # ((\slave3_bridge|slave|state.ADDR~q  & !\slave3_bridge|slave|Equal2~2_combout ))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.ADDR~q ),
	.datac(\slave3_bridge|slave|Equal2~2_combout ),
	.datad(\slave3_bridge|slave|Selector12~2_RESYN676_BDD677 ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector12~2_RESYN678_BDD679 ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector12~2_RESYN678 .lut_mask = 16'hFF0C;
defparam \slave3_bridge|slave|Selector12~2_RESYN678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneive_lcell_comb \slave3_bridge|slave|Add0~4 (
// Equation(s):
// \slave3_bridge|slave|Add0~4_combout  = (\slave3_bridge|slave|counter [2] & (\slave3_bridge|slave|Add0~3  $ (GND))) # (!\slave3_bridge|slave|counter [2] & (!\slave3_bridge|slave|Add0~3  & VCC))
// \slave3_bridge|slave|Add0~5  = CARRY((\slave3_bridge|slave|counter [2] & !\slave3_bridge|slave|Add0~3 ))

	.dataa(\slave3_bridge|slave|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|slave|Add0~3 ),
	.combout(\slave3_bridge|slave|Add0~4_combout ),
	.cout(\slave3_bridge|slave|Add0~5 ));
// synopsys translate_off
defparam \slave3_bridge|slave|Add0~4 .lut_mask = 16'hA50A;
defparam \slave3_bridge|slave|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneive_lcell_comb \slave3_bridge|slave|Selector12~2 (
// Equation(s):
// \slave3_bridge|slave|Selector12~2_combout  = (\slave3_bridge|slave|Add0~4_combout  & ((\slave3_bridge|slave|Selector15~2_combout ) # ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & \slave3_bridge|slave|Selector12~2_RESYN678_BDD679 ))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\slave3_bridge|slave|Selector15~2_combout ),
	.datac(\slave3_bridge|slave|Selector12~2_RESYN678_BDD679 ),
	.datad(\slave3_bridge|slave|Add0~4_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector12~2 .lut_mask = 16'hEC00;
defparam \slave3_bridge|slave|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneive_lcell_comb \slave3_bridge|slave|Selector12~3 (
// Equation(s):
// \slave3_bridge|slave|Selector12~3_combout  = (\slave3_bridge|slave|Selector12~2_combout ) # ((\slave3_bridge|slave|Selector12~0_combout  & \slave3_bridge|slave|counter [2]))

	.dataa(\slave3_bridge|slave|Selector12~0_combout ),
	.datab(\slave3_bridge|slave|Selector12~2_combout ),
	.datac(\slave3_bridge|slave|counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector12~3 .lut_mask = 16'hECEC;
defparam \slave3_bridge|slave|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \slave3_bridge|slave|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|counter[2] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneive_lcell_comb \slave3_bridge|slave|Add0~6 (
// Equation(s):
// \slave3_bridge|slave|Add0~6_combout  = (\slave3_bridge|slave|counter [3] & (!\slave3_bridge|slave|Add0~5 )) # (!\slave3_bridge|slave|counter [3] & ((\slave3_bridge|slave|Add0~5 ) # (GND)))
// \slave3_bridge|slave|Add0~7  = CARRY((!\slave3_bridge|slave|Add0~5 ) # (!\slave3_bridge|slave|counter [3]))

	.dataa(\slave3_bridge|slave|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|slave|Add0~5 ),
	.combout(\slave3_bridge|slave|Add0~6_combout ),
	.cout(\slave3_bridge|slave|Add0~7 ));
// synopsys translate_off
defparam \slave3_bridge|slave|Add0~6 .lut_mask = 16'h5A5F;
defparam \slave3_bridge|slave|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneive_lcell_comb \slave3_bridge|slave|Add0~8 (
// Equation(s):
// \slave3_bridge|slave|Add0~8_combout  = (\slave3_bridge|slave|counter [4] & (\slave3_bridge|slave|Add0~7  $ (GND))) # (!\slave3_bridge|slave|counter [4] & (!\slave3_bridge|slave|Add0~7  & VCC))
// \slave3_bridge|slave|Add0~9  = CARRY((\slave3_bridge|slave|counter [4] & !\slave3_bridge|slave|Add0~7 ))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|slave|Add0~7 ),
	.combout(\slave3_bridge|slave|Add0~8_combout ),
	.cout(\slave3_bridge|slave|Add0~9 ));
// synopsys translate_off
defparam \slave3_bridge|slave|Add0~8 .lut_mask = 16'hC30C;
defparam \slave3_bridge|slave|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \slave3_bridge|slave|Selector10~5 (
// Equation(s):
// \slave3_bridge|slave|Selector10~5_combout  = (!\slave3_bridge|slave|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\slave3_bridge|slave|Add0~8_combout )) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & 
// ((\slave3_bridge|slave|counter [4])))))

	.dataa(\slave3_bridge|slave|Add0~8_combout ),
	.datab(\slave3_bridge|slave|counter [4]),
	.datac(\slave3_bridge|slave|state.IDLE~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector10~5 .lut_mask = 16'h0A0C;
defparam \slave3_bridge|slave|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \slave3_bridge|slave|Selector10~4 (
// Equation(s):
// \slave3_bridge|slave|Selector10~4_combout  = (\slave3_bridge|slave|WideOr4~combout  & ((\slave3_bridge|slave|counter [4]) # ((\slave3_bridge|slave|Add0~8_combout  & \slave3_bridge|slave|Selector15~2_combout )))) # (!\slave3_bridge|slave|WideOr4~combout  & 
// (((\slave3_bridge|slave|Add0~8_combout  & \slave3_bridge|slave|Selector15~2_combout ))))

	.dataa(\slave3_bridge|slave|WideOr4~combout ),
	.datab(\slave3_bridge|slave|counter [4]),
	.datac(\slave3_bridge|slave|Add0~8_combout ),
	.datad(\slave3_bridge|slave|Selector15~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector10~4 .lut_mask = 16'hF888;
defparam \slave3_bridge|slave|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneive_lcell_comb \slave3_bridge|slave|Selector10~3 (
// Equation(s):
// \slave3_bridge|slave|Selector10~3_combout  = (\slave3_bridge|slave|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\slave3_bridge|slave|Add0~8_combout )) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & 
// ((\slave3_bridge|slave|counter [4])))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\slave3_bridge|slave|state.ADDR~q ),
	.datac(\slave3_bridge|slave|Add0~8_combout ),
	.datad(\slave3_bridge|slave|counter [4]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector10~3 .lut_mask = 16'hC480;
defparam \slave3_bridge|slave|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneive_lcell_comb \slave3_bridge|slave|Selector10~0 (
// Equation(s):
// \slave3_bridge|slave|Selector10~0_combout  = (!\slave3_bridge|slave|prev_state.ADDR~q  & (\slave3_bridge|slave|state.WDATA~q  & \bus_inst|decoder|mvalid_decoder|out3~0_combout ))

	.dataa(\slave3_bridge|slave|prev_state.ADDR~q ),
	.datab(gnd),
	.datac(\slave3_bridge|slave|state.WDATA~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector10~0 .lut_mask = 16'h5000;
defparam \slave3_bridge|slave|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \slave3_bridge|slave|Selector10~2 (
// Equation(s):
// \slave3_bridge|slave|Selector10~2_combout  = (\slave3_bridge|slave|Add0~8_combout  & ((\slave3_bridge|slave|Selector10~0_combout ) # ((\slave3_bridge|slave|counter [4] & \slave3_bridge|slave|Selector10~1_combout )))) # 
// (!\slave3_bridge|slave|Add0~8_combout  & (\slave3_bridge|slave|counter [4] & (\slave3_bridge|slave|Selector10~1_combout )))

	.dataa(\slave3_bridge|slave|Add0~8_combout ),
	.datab(\slave3_bridge|slave|counter [4]),
	.datac(\slave3_bridge|slave|Selector10~1_combout ),
	.datad(\slave3_bridge|slave|Selector10~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector10~2 .lut_mask = 16'hEAC0;
defparam \slave3_bridge|slave|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \slave3_bridge|slave|Selector10~6 (
// Equation(s):
// \slave3_bridge|slave|Selector10~6_combout  = (\slave3_bridge|slave|Selector10~5_combout ) # ((\slave3_bridge|slave|Selector10~4_combout ) # ((\slave3_bridge|slave|Selector10~3_combout ) # (\slave3_bridge|slave|Selector10~2_combout )))

	.dataa(\slave3_bridge|slave|Selector10~5_combout ),
	.datab(\slave3_bridge|slave|Selector10~4_combout ),
	.datac(\slave3_bridge|slave|Selector10~3_combout ),
	.datad(\slave3_bridge|slave|Selector10~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector10~6 .lut_mask = 16'hFFFE;
defparam \slave3_bridge|slave|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \slave3_bridge|slave|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector10~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|counter[4] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneive_lcell_comb \slave3_bridge|slave|Add0~10 (
// Equation(s):
// \slave3_bridge|slave|Add0~10_combout  = (\slave3_bridge|slave|counter [5] & (!\slave3_bridge|slave|Add0~9 )) # (!\slave3_bridge|slave|counter [5] & ((\slave3_bridge|slave|Add0~9 ) # (GND)))
// \slave3_bridge|slave|Add0~11  = CARRY((!\slave3_bridge|slave|Add0~9 ) # (!\slave3_bridge|slave|counter [5]))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|slave|Add0~9 ),
	.combout(\slave3_bridge|slave|Add0~10_combout ),
	.cout(\slave3_bridge|slave|Add0~11 ));
// synopsys translate_off
defparam \slave3_bridge|slave|Add0~10 .lut_mask = 16'h3C3F;
defparam \slave3_bridge|slave|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N26
cycloneive_lcell_comb \slave3_bridge|slave|Selector9~10 (
// Equation(s):
// \slave3_bridge|slave|Selector9~10_combout  = (\slave3_bridge|slave|WideOr4~combout ) # ((!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_bridge|slave|state.ADDR~q ) # (!\slave3_bridge|slave|state.IDLE~q ))))

	.dataa(\slave3_bridge|slave|state.ADDR~q ),
	.datab(\slave3_bridge|slave|state.IDLE~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_bridge|slave|WideOr4~combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector9~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector9~10 .lut_mask = 16'hFF0B;
defparam \slave3_bridge|slave|Selector9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N24
cycloneive_lcell_comb \slave3_bridge|slave|Selector9~7 (
// Equation(s):
// \slave3_bridge|slave|Selector9~7_combout  = (\slave3_bridge|slave|counter [5] & ((\slave3_bridge|slave|Selector9~10_combout ) # (\slave3_bridge|slave|Selector10~1_combout )))

	.dataa(\slave3_bridge|slave|counter [5]),
	.datab(gnd),
	.datac(\slave3_bridge|slave|Selector9~10_combout ),
	.datad(\slave3_bridge|slave|Selector10~1_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector9~7 .lut_mask = 16'hAAA0;
defparam \slave3_bridge|slave|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneive_lcell_comb \slave3_bridge|slave|Selector9~6 (
// Equation(s):
// \slave3_bridge|slave|Selector9~6_combout  = (\slave3_bridge|slave|state.ADDR~q ) # (!\slave3_bridge|slave|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.ADDR~q ),
	.datac(gnd),
	.datad(\slave3_bridge|slave|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector9~6 .lut_mask = 16'hCCFF;
defparam \slave3_bridge|slave|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N4
cycloneive_lcell_comb \slave3_bridge|slave|Selector9~9 (
// Equation(s):
// \slave3_bridge|slave|Selector9~9_combout  = (\slave3_bridge|slave|state.RDATA~q  & ((\slave3_bridge|slave|Equal2~0_combout ) # ((\slave3_bridge|slave|Selector9~6_combout  & \bus_inst|decoder|mvalid_decoder|out3~0_combout )))) # 
// (!\slave3_bridge|slave|state.RDATA~q  & (\slave3_bridge|slave|Selector9~6_combout  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout ))))

	.dataa(\slave3_bridge|slave|state.RDATA~q ),
	.datab(\slave3_bridge|slave|Selector9~6_combout ),
	.datac(\slave3_bridge|slave|Equal2~0_combout ),
	.datad(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector9~9 .lut_mask = 16'hECA0;
defparam \slave3_bridge|slave|Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N6
cycloneive_lcell_comb \slave3_bridge|slave|Selector9~8 (
// Equation(s):
// \slave3_bridge|slave|Selector9~8_combout  = (\slave3_bridge|slave|Selector9~7_combout ) # ((\slave3_bridge|slave|Add0~10_combout  & ((\slave3_bridge|slave|Selector9~9_combout ) # (\slave3_bridge|slave|Selector10~0_combout ))))

	.dataa(\slave3_bridge|slave|Add0~10_combout ),
	.datab(\slave3_bridge|slave|Selector9~7_combout ),
	.datac(\slave3_bridge|slave|Selector9~9_combout ),
	.datad(\slave3_bridge|slave|Selector10~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector9~8 .lut_mask = 16'hEEEC;
defparam \slave3_bridge|slave|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N7
dffeas \slave3_bridge|slave|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector9~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|counter[5] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneive_lcell_comb \slave3_bridge|slave|Add0~12 (
// Equation(s):
// \slave3_bridge|slave|Add0~12_combout  = (\slave3_bridge|slave|counter [6] & (\slave3_bridge|slave|Add0~11  $ (GND))) # (!\slave3_bridge|slave|counter [6] & (!\slave3_bridge|slave|Add0~11  & VCC))
// \slave3_bridge|slave|Add0~13  = CARRY((\slave3_bridge|slave|counter [6] & !\slave3_bridge|slave|Add0~11 ))

	.dataa(\slave3_bridge|slave|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|slave|Add0~11 ),
	.combout(\slave3_bridge|slave|Add0~12_combout ),
	.cout(\slave3_bridge|slave|Add0~13 ));
// synopsys translate_off
defparam \slave3_bridge|slave|Add0~12 .lut_mask = 16'hA50A;
defparam \slave3_bridge|slave|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneive_lcell_comb \slave3_bridge|slave|Add0~14 (
// Equation(s):
// \slave3_bridge|slave|Add0~14_combout  = \slave3_bridge|slave|Add0~13  $ (\slave3_bridge|slave|counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|slave|counter [7]),
	.cin(\slave3_bridge|slave|Add0~13 ),
	.combout(\slave3_bridge|slave|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Add0~14 .lut_mask = 16'h0FF0;
defparam \slave3_bridge|slave|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneive_lcell_comb \slave3_bridge|slave|Selector7~2 (
// Equation(s):
// \slave3_bridge|slave|Selector7~2_combout  = (!\bus_inst|decoder|ssel [0] & (\bus_inst|decoder|ssel [1] & (\slave3_bridge|slave|WideOr8~0_combout  & \bus_inst|decoder|mvalid_decoder|out2~0_combout )))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|ssel [1]),
	.datac(\slave3_bridge|slave|WideOr8~0_combout ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector7~2 .lut_mask = 16'h4000;
defparam \slave3_bridge|slave|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneive_lcell_comb \slave3_bridge|slave|Selector7~4 (
// Equation(s):
// \slave3_bridge|slave|Selector7~4_combout  = (\slave3_bridge|slave|Selector7~2_combout ) # ((\slave3_bridge|slave|Selector10~0_combout ) # ((\slave3_bridge|slave|state.RDATA~q  & \slave3_bridge|slave|Equal2~0_combout )))

	.dataa(\slave3_bridge|slave|state.RDATA~q ),
	.datab(\slave3_bridge|slave|Equal2~0_combout ),
	.datac(\slave3_bridge|slave|Selector7~2_combout ),
	.datad(\slave3_bridge|slave|Selector10~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector7~4 .lut_mask = 16'hFFF8;
defparam \slave3_bridge|slave|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneive_lcell_comb \slave3_bridge|slave|Selector7~3 (
// Equation(s):
// \slave3_bridge|slave|Selector7~3_combout  = (\slave3_bridge|slave|Add0~14_combout  & ((\slave3_bridge|slave|Selector7~4_combout ) # ((\slave3_bridge|slave|counter [7] & \slave3_bridge|slave|Selector12~0_combout )))) # 
// (!\slave3_bridge|slave|Add0~14_combout  & (((\slave3_bridge|slave|counter [7] & \slave3_bridge|slave|Selector12~0_combout ))))

	.dataa(\slave3_bridge|slave|Add0~14_combout ),
	.datab(\slave3_bridge|slave|Selector7~4_combout ),
	.datac(\slave3_bridge|slave|counter [7]),
	.datad(\slave3_bridge|slave|Selector12~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector7~3 .lut_mask = 16'hF888;
defparam \slave3_bridge|slave|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \slave3_bridge|slave|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|counter[7] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneive_lcell_comb \slave3_bridge|slave|Equal1~0 (
// Equation(s):
// \slave3_bridge|slave|Equal1~0_combout  = (!\slave3_bridge|slave|counter [0] & (!\slave3_bridge|slave|counter [7] & (!\slave3_bridge|slave|counter [5] & !\slave3_bridge|slave|counter [6])))

	.dataa(\slave3_bridge|slave|counter [0]),
	.datab(\slave3_bridge|slave|counter [7]),
	.datac(\slave3_bridge|slave|counter [5]),
	.datad(\slave3_bridge|slave|counter [6]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Equal1~0 .lut_mask = 16'h0001;
defparam \slave3_bridge|slave|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneive_lcell_comb \slave3_bridge|slave|Equal1~1 (
// Equation(s):
// \slave3_bridge|slave|Equal1~1_combout  = (!\slave3_bridge|slave|counter [1] & !\slave3_bridge|slave|counter [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|counter [1]),
	.datad(\slave3_bridge|slave|counter [2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Equal1~1 .lut_mask = 16'h000F;
defparam \slave3_bridge|slave|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneive_lcell_comb \slave3_bridge|slave|Equal1~2 (
// Equation(s):
// \slave3_bridge|slave|Equal1~2_combout  = (!\slave3_bridge|slave|counter [3] & (\slave3_bridge|slave|counter [4] & (\slave3_bridge|slave|Equal1~0_combout  & \slave3_bridge|slave|Equal1~1_combout )))

	.dataa(\slave3_bridge|slave|counter [3]),
	.datab(\slave3_bridge|slave|counter [4]),
	.datac(\slave3_bridge|slave|Equal1~0_combout ),
	.datad(\slave3_bridge|slave|Equal1~1_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Equal1~2 .lut_mask = 16'h4000;
defparam \slave3_bridge|slave|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N18
cycloneive_lcell_comb \slave3_bridge|slave|Selector2~0 (
// Equation(s):
// \slave3_bridge|slave|Selector2~0_combout  = (\bus_inst|bus_arbiter|split_grant~q  & ((\slave3_bridge|slave|state.WAIT~q ) # ((\slave3_bridge|slave|state.RDATA~q  & !\slave3_bridge|slave|Equal1~2_combout )))) # (!\bus_inst|bus_arbiter|split_grant~q  & 
// (((\slave3_bridge|slave|state.RDATA~q  & !\slave3_bridge|slave|Equal1~2_combout ))))

	.dataa(\bus_inst|bus_arbiter|split_grant~q ),
	.datab(\slave3_bridge|slave|state.WAIT~q ),
	.datac(\slave3_bridge|slave|state.RDATA~q ),
	.datad(\slave3_bridge|slave|Equal1~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector2~0 .lut_mask = 16'h88F8;
defparam \slave3_bridge|slave|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N19
dffeas \slave3_bridge|slave|state.RDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|state.RDATA .is_wysiwyg = "true";
defparam \slave3_bridge|slave|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N14
cycloneive_lcell_comb \slave3_bridge|slave|Selector15~2 (
// Equation(s):
// \slave3_bridge|slave|Selector15~2_combout  = (\slave3_bridge|slave|state.RDATA~q  & \slave3_bridge|slave|Equal2~0_combout )

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.RDATA~q ),
	.datac(\slave3_bridge|slave|Equal2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector15~2 .lut_mask = 16'hC0C0;
defparam \slave3_bridge|slave|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \slave3_bridge|slave|Selector13~2 (
// Equation(s):
// \slave3_bridge|slave|Selector13~2_combout  = (\slave3_bridge|slave|Add0~2_combout  & ((\slave3_bridge|slave|Selector15~2_combout ) # ((\slave3_bridge|slave|counter [1] & \slave3_bridge|slave|WideOr4~combout )))) # (!\slave3_bridge|slave|Add0~2_combout  & 
// (\slave3_bridge|slave|counter [1] & ((\slave3_bridge|slave|WideOr4~combout ))))

	.dataa(\slave3_bridge|slave|Add0~2_combout ),
	.datab(\slave3_bridge|slave|counter [1]),
	.datac(\slave3_bridge|slave|Selector15~2_combout ),
	.datad(\slave3_bridge|slave|WideOr4~combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector13~2 .lut_mask = 16'hECA0;
defparam \slave3_bridge|slave|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \slave3_bridge|slave|Selector13~1 (
// Equation(s):
// \slave3_bridge|slave|Selector13~1_combout  = (\slave3_bridge|slave|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\slave3_bridge|slave|Add0~2_combout )) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & 
// ((\slave3_bridge|slave|counter [1])))))

	.dataa(\slave3_bridge|slave|Add0~2_combout ),
	.datab(\slave3_bridge|slave|counter [1]),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_bridge|slave|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector13~1 .lut_mask = 16'hAC00;
defparam \slave3_bridge|slave|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \slave3_bridge|slave|Selector13~0 (
// Equation(s):
// \slave3_bridge|slave|Selector13~0_combout  = (\slave3_bridge|slave|Add0~2_combout  & ((\slave3_bridge|slave|Selector10~0_combout ) # ((\slave3_bridge|slave|counter [1] & \slave3_bridge|slave|Selector10~1_combout )))) # 
// (!\slave3_bridge|slave|Add0~2_combout  & (\slave3_bridge|slave|counter [1] & (\slave3_bridge|slave|Selector10~1_combout )))

	.dataa(\slave3_bridge|slave|Add0~2_combout ),
	.datab(\slave3_bridge|slave|counter [1]),
	.datac(\slave3_bridge|slave|Selector10~1_combout ),
	.datad(\slave3_bridge|slave|Selector10~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector13~0 .lut_mask = 16'hEAC0;
defparam \slave3_bridge|slave|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \slave3_bridge|slave|Selector13~3 (
// Equation(s):
// \slave3_bridge|slave|Selector13~3_combout  = (!\slave3_bridge|slave|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\slave3_bridge|slave|Add0~2_combout )) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & 
// ((\slave3_bridge|slave|counter [1])))))

	.dataa(\slave3_bridge|slave|Add0~2_combout ),
	.datab(\slave3_bridge|slave|state.IDLE~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_bridge|slave|counter [1]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector13~3 .lut_mask = 16'h2320;
defparam \slave3_bridge|slave|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \slave3_bridge|slave|Selector13~4 (
// Equation(s):
// \slave3_bridge|slave|Selector13~4_combout  = (\slave3_bridge|slave|Selector13~2_combout ) # ((\slave3_bridge|slave|Selector13~1_combout ) # ((\slave3_bridge|slave|Selector13~0_combout ) # (\slave3_bridge|slave|Selector13~3_combout )))

	.dataa(\slave3_bridge|slave|Selector13~2_combout ),
	.datab(\slave3_bridge|slave|Selector13~1_combout ),
	.datac(\slave3_bridge|slave|Selector13~0_combout ),
	.datad(\slave3_bridge|slave|Selector13~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector13~4 .lut_mask = 16'hFFFE;
defparam \slave3_bridge|slave|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N1
dffeas \slave3_bridge|slave|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|counter[1] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N20
cycloneive_lcell_comb \slave3_bridge|slave|Equal2~1 (
// Equation(s):
// \slave3_bridge|slave|Equal2~1_combout  = (\slave3_bridge|slave|counter [1] & (\slave3_bridge|slave|counter [0] & !\slave3_bridge|slave|counter [2]))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|counter [1]),
	.datac(\slave3_bridge|slave|counter [0]),
	.datad(\slave3_bridge|slave|counter [2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Equal2~1 .lut_mask = 16'h00C0;
defparam \slave3_bridge|slave|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N30
cycloneive_lcell_comb \slave3_bridge|slave|Equal2~2 (
// Equation(s):
// \slave3_bridge|slave|Equal2~2_combout  = (\slave3_bridge|slave|counter [3] & (\slave3_bridge|slave|Equal2~0_combout  & \slave3_bridge|slave|Equal2~1_combout ))

	.dataa(\slave3_bridge|slave|counter [3]),
	.datab(gnd),
	.datac(\slave3_bridge|slave|Equal2~0_combout ),
	.datad(\slave3_bridge|slave|Equal2~1_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Equal2~2 .lut_mask = 16'hA000;
defparam \slave3_bridge|slave|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N28
cycloneive_lcell_comb \slave3_bridge|slave|Selector1~0 (
// Equation(s):
// \slave3_bridge|slave|Selector1~0_combout  = (\slave3_bridge|slave|Equal2~2_combout  & (!\slave3_bridge|slave|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout )))) # (!\slave3_bridge|slave|Equal2~2_combout  & 
// ((\slave3_bridge|slave|state.ADDR~q ) # ((!\slave3_bridge|slave|state.IDLE~q  & \bus_inst|decoder|mvalid_decoder|out3~0_combout ))))

	.dataa(\slave3_bridge|slave|Equal2~2_combout ),
	.datab(\slave3_bridge|slave|state.IDLE~q ),
	.datac(\slave3_bridge|slave|state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector1~0 .lut_mask = 16'h7350;
defparam \slave3_bridge|slave|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N29
dffeas \slave3_bridge|slave|state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|state.ADDR .is_wysiwyg = "true";
defparam \slave3_bridge|slave|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N18
cycloneive_lcell_comb \slave3_bridge|slave|WideOr8~0 (
// Equation(s):
// \slave3_bridge|slave|WideOr8~0_combout  = (\slave3_bridge|slave|state.ADDR~q ) # (!\slave3_bridge|slave|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.ADDR~q ),
	.datac(gnd),
	.datad(\slave3_bridge|slave|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|WideOr8~0 .lut_mask = 16'hCCFF;
defparam \slave3_bridge|slave|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneive_lcell_comb \slave3_bridge|slave|Selector12~0 (
// Equation(s):
// \slave3_bridge|slave|Selector12~0_combout  = (\slave3_bridge|slave|WideOr4~combout ) # ((\slave3_bridge|slave|Selector10~1_combout ) # ((!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & \slave3_bridge|slave|WideOr8~0_combout )))

	.dataa(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\slave3_bridge|slave|WideOr8~0_combout ),
	.datac(\slave3_bridge|slave|WideOr4~combout ),
	.datad(\slave3_bridge|slave|Selector10~1_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector12~0 .lut_mask = 16'hFFF4;
defparam \slave3_bridge|slave|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N22
cycloneive_lcell_comb \slave3_bridge|slave|Selector12~1 (
// Equation(s):
// \slave3_bridge|slave|Selector12~1_combout  = (\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (((!\slave3_bridge|slave|Equal2~2_combout  & \slave3_bridge|slave|state.ADDR~q )) # (!\slave3_bridge|slave|state.IDLE~q )))

	.dataa(\slave3_bridge|slave|Equal2~2_combout ),
	.datab(\slave3_bridge|slave|state.IDLE~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_bridge|slave|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector12~1 .lut_mask = 16'h7030;
defparam \slave3_bridge|slave|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N0
cycloneive_lcell_comb \slave3_bridge|slave|Selector11~0 (
// Equation(s):
// \slave3_bridge|slave|Selector11~0_combout  = (\slave3_bridge|slave|Selector15~2_combout ) # ((\slave3_bridge|slave|Selector12~1_combout ) # ((!\slave3_bridge|slave|Equal3~1_combout  & \slave3_bridge|slave|Selector10~0_combout )))

	.dataa(\slave3_bridge|slave|Equal3~1_combout ),
	.datab(\slave3_bridge|slave|Selector15~2_combout ),
	.datac(\slave3_bridge|slave|Selector12~1_combout ),
	.datad(\slave3_bridge|slave|Selector10~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector11~0 .lut_mask = 16'hFDFC;
defparam \slave3_bridge|slave|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N12
cycloneive_lcell_comb \slave3_bridge|slave|Selector11~1 (
// Equation(s):
// \slave3_bridge|slave|Selector11~1_combout  = (\slave3_bridge|slave|Selector12~0_combout  & ((\slave3_bridge|slave|counter [3]) # ((\slave3_bridge|slave|Add0~6_combout  & \slave3_bridge|slave|Selector11~0_combout )))) # 
// (!\slave3_bridge|slave|Selector12~0_combout  & (\slave3_bridge|slave|Add0~6_combout  & ((\slave3_bridge|slave|Selector11~0_combout ))))

	.dataa(\slave3_bridge|slave|Selector12~0_combout ),
	.datab(\slave3_bridge|slave|Add0~6_combout ),
	.datac(\slave3_bridge|slave|counter [3]),
	.datad(\slave3_bridge|slave|Selector11~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector11~1 .lut_mask = 16'hECA0;
defparam \slave3_bridge|slave|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N13
dffeas \slave3_bridge|slave|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|counter[3] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N18
cycloneive_lcell_comb \slave3_bridge|slave|Equal3~0 (
// Equation(s):
// \slave3_bridge|slave|Equal3~0_combout  = (\slave3_bridge|slave|counter [2] & (\slave3_bridge|slave|counter [0] & \slave3_bridge|slave|counter [1]))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|counter [2]),
	.datac(\slave3_bridge|slave|counter [0]),
	.datad(\slave3_bridge|slave|counter [1]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Equal3~0 .lut_mask = 16'hC000;
defparam \slave3_bridge|slave|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N22
cycloneive_lcell_comb \slave3_bridge|slave|Equal3~1 (
// Equation(s):
// \slave3_bridge|slave|Equal3~1_combout  = (!\slave3_bridge|slave|counter [3] & (\slave3_bridge|slave|Equal2~0_combout  & \slave3_bridge|slave|Equal3~0_combout ))

	.dataa(\slave3_bridge|slave|counter [3]),
	.datab(gnd),
	.datac(\slave3_bridge|slave|Equal2~0_combout ),
	.datad(\slave3_bridge|slave|Equal3~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Equal3~1 .lut_mask = 16'h5000;
defparam \slave3_bridge|slave|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N28
cycloneive_lcell_comb \slave3_bridge|slave|Selector3~0 (
// Equation(s):
// \slave3_bridge|slave|Selector3~0_combout  = (\slave3_bridge|slave|Selector5~0_combout  & ((\slave3_bridge|slave|mode~q ) # ((\slave3_bridge|slave|state.WDATA~q  & !\slave3_bridge|slave|Equal3~1_combout )))) # (!\slave3_bridge|slave|Selector5~0_combout  & 
// (((\slave3_bridge|slave|state.WDATA~q  & !\slave3_bridge|slave|Equal3~1_combout ))))

	.dataa(\slave3_bridge|slave|Selector5~0_combout ),
	.datab(\slave3_bridge|slave|mode~q ),
	.datac(\slave3_bridge|slave|state.WDATA~q ),
	.datad(\slave3_bridge|slave|Equal3~1_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector3~0 .lut_mask = 16'h88F8;
defparam \slave3_bridge|slave|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N29
dffeas \slave3_bridge|slave|state.WDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|state.WDATA .is_wysiwyg = "true";
defparam \slave3_bridge|slave|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneive_lcell_comb \slave3_bridge|slave|Selector10~1 (
// Equation(s):
// \slave3_bridge|slave|Selector10~1_combout  = (\slave3_bridge|slave|state.WDATA~q  & ((\slave3_bridge|slave|prev_state.ADDR~q ) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout )))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.WDATA~q ),
	.datac(\slave3_bridge|slave|prev_state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector10~1 .lut_mask = 16'hC0CC;
defparam \slave3_bridge|slave|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N30
cycloneive_lcell_comb \slave3_bridge|slave|Selector14~0 (
// Equation(s):
// \slave3_bridge|slave|Selector14~0_combout  = (\slave3_bridge|slave|WideOr8~0_combout  & (\slave3_bridge|slave|counter [0] $ (\bus_inst|decoder|mvalid_decoder|out3~0_combout )))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|counter [0]),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_bridge|slave|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector14~0 .lut_mask = 16'h3C00;
defparam \slave3_bridge|slave|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N20
cycloneive_lcell_comb \slave3_bridge|slave|Selector14~1 (
// Equation(s):
// \slave3_bridge|slave|Selector14~1_combout  = (\slave3_bridge|slave|Selector14~0_combout ) # ((!\slave3_bridge|slave|counter [0] & ((\slave3_bridge|slave|Selector15~2_combout ) # (\slave3_bridge|slave|Selector10~0_combout ))))

	.dataa(\slave3_bridge|slave|Selector14~0_combout ),
	.datab(\slave3_bridge|slave|Selector15~2_combout ),
	.datac(\slave3_bridge|slave|counter [0]),
	.datad(\slave3_bridge|slave|Selector10~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector14~1 .lut_mask = 16'hAFAE;
defparam \slave3_bridge|slave|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N16
cycloneive_lcell_comb \slave3_bridge|slave|Selector14~2 (
// Equation(s):
// \slave3_bridge|slave|Selector14~2_combout  = (\slave3_bridge|slave|Selector14~1_combout ) # ((\slave3_bridge|slave|counter [0] & ((\slave3_bridge|slave|WideOr4~combout ) # (\slave3_bridge|slave|Selector10~1_combout ))))

	.dataa(\slave3_bridge|slave|WideOr4~combout ),
	.datab(\slave3_bridge|slave|Selector10~1_combout ),
	.datac(\slave3_bridge|slave|counter [0]),
	.datad(\slave3_bridge|slave|Selector14~1_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector14~2 .lut_mask = 16'hFFE0;
defparam \slave3_bridge|slave|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N17
dffeas \slave3_bridge|slave|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|counter[0] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
cycloneive_lcell_comb \slave3_bridge|slave|Selector15~0 (
// Equation(s):
// \slave3_bridge|slave|Selector15~0_combout  = (\slave3_bridge|slave|svalid~q  & ((\slave3_bridge|slave|state.SPLIT~q ) # (\slave3_bridge|slave|state.WAIT~q )))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.SPLIT~q ),
	.datac(\slave3_bridge|slave|svalid~q ),
	.datad(\slave3_bridge|slave|state.WAIT~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector15~0 .lut_mask = 16'hF0C0;
defparam \slave3_bridge|slave|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
cycloneive_lcell_comb \slave3_bridge|slave|Selector15~1 (
// Equation(s):
// \slave3_bridge|slave|Selector15~1_combout  = (\slave3_bridge|slave|Selector15~0_combout ) # ((\slave3_bridge|slave|counter [0] & (\slave3_bridge|slave|Equal2~0_combout  & \slave3_bridge|slave|state.RDATA~q )))

	.dataa(\slave3_bridge|slave|counter [0]),
	.datab(\slave3_bridge|slave|Equal2~0_combout ),
	.datac(\slave3_bridge|slave|Selector15~0_combout ),
	.datad(\slave3_bridge|slave|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector15~1 .lut_mask = 16'hF8F0;
defparam \slave3_bridge|slave|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N31
dffeas \slave3_bridge|slave|svalid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|svalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|svalid .is_wysiwyg = "true";
defparam \slave3_bridge|slave|svalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \bus_inst|decoder|mvalid_decoder|out1~0_RESYN644 (
// Equation(s):
// \bus_inst|decoder|mvalid_decoder|out1~0_RESYN644_BDD645  = (!\bus_inst|decoder|ssel [0] & (!\bus_inst|decoder|ssel [1] & ((\master1_port|mvalid~q ) # (\bus_inst|bus_arbiter|state.M2~q ))))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|ssel [1]),
	.datac(\master1_port|mvalid~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|mvalid_decoder|out1~0_RESYN644_BDD645 ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|mvalid_decoder|out1~0_RESYN644 .lut_mask = 16'h1110;
defparam \bus_inst|decoder|mvalid_decoder|out1~0_RESYN644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \bus_inst|decoder|mvalid_decoder|out1~0 (
// Equation(s):
// \bus_inst|decoder|mvalid_decoder|out1~0_combout  = (\bus_inst|decoder|slave_en~q  & (\bus_inst|decoder|mvalid_decoder|out1~0_RESYN644_BDD645  & ((\master2_bridge|master|mvalid~q ) # (!\bus_inst|bus_arbiter|state.M2~q ))))

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(\master2_bridge|master|mvalid~q ),
	.datac(\bus_inst|decoder|slave_en~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_RESYN644_BDD645 ),
	.cin(gnd),
	.combout(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|mvalid_decoder|out1~0 .lut_mask = 16'hD000;
defparam \bus_inst|decoder|mvalid_decoder|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cycloneive_lcell_comb \slave1_inst|sp|mode~0 (
// Equation(s):
// \slave1_inst|sp|mode~0_combout  = (\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|state.IDLE~q  & ((\slave1_inst|sp|mode~q ))) # (!\slave1_inst|sp|state.IDLE~q  & (\bus_inst|mctrl_mux|out[1]~1_combout )))) # 
// (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (((\slave1_inst|sp|mode~q ))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datab(\bus_inst|mctrl_mux|out[1]~1_combout ),
	.datac(\slave1_inst|sp|mode~q ),
	.datad(\slave1_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|mode~0 .lut_mask = 16'hF0D8;
defparam \slave1_inst|sp|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N27
dffeas \slave1_inst|sp|mode (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|mode .is_wysiwyg = "true";
defparam \slave1_inst|sp|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneive_lcell_comb \slave1_inst|sp|prev_state~13 (
// Equation(s):
// \slave1_inst|sp|prev_state~13_combout  = (\slave1_inst|sp|state.ADDR~q  & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|state.ADDR~q ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|prev_state~13 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N29
dffeas \slave1_inst|sp|prev_state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sp|prev_state~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|prev_state.ADDR .is_wysiwyg = "true";
defparam \slave1_inst|sp|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneive_lcell_comb \slave1_inst|sp|Selector10~1_RESYN648 (
// Equation(s):
// \slave1_inst|sp|Selector10~1_RESYN648_BDD649  = (\slave1_inst|sp|prev_state.ADDR~q ) # ((\bus_inst|decoder|ssel [0]) # (!\bus_inst|decoder|slave_en~q ))

	.dataa(\slave1_inst|sp|prev_state.ADDR~q ),
	.datab(\bus_inst|decoder|slave_en~q ),
	.datac(gnd),
	.datad(\bus_inst|decoder|ssel [0]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~1_RESYN648_BDD649 ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~1_RESYN648 .lut_mask = 16'hFFBB;
defparam \slave1_inst|sp|Selector10~1_RESYN648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \slave1_inst|sp|Selector10~1 (
// Equation(s):
// \slave1_inst|sp|Selector10~1_combout  = (\slave1_inst|sp|state.WDATA~q  & ((\slave1_inst|sp|Selector10~1_RESYN648_BDD649 ) # ((\bus_inst|decoder|ssel [1]) # (!\bus_inst|mctrl_mux|out[0]~0_combout ))))

	.dataa(\slave1_inst|sp|Selector10~1_RESYN648_BDD649 ),
	.datab(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.datac(\bus_inst|decoder|ssel [1]),
	.datad(\slave1_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~1 .lut_mask = 16'hFB00;
defparam \slave1_inst|sp|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneive_lcell_comb \slave1_inst|sp|Selector16~1 (
// Equation(s):
// \slave1_inst|sp|Selector16~1_combout  = (\slave1_inst|sp|state.RVALID~q ) # ((!\slave1_inst|sp|mode~q  & \slave1_inst|sp|state.SREADY~q ))

	.dataa(\slave1_inst|sp|mode~q ),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|state.RVALID~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector16~1 .lut_mask = 16'hF4F4;
defparam \slave1_inst|sp|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneive_lcell_comb \slave1_inst|sp|Selector16~0 (
// Equation(s):
// \slave1_inst|sp|Selector16~0_combout  = (\slave1_inst|sp|smemren~q  & ((\slave1_inst|sp|state.SREADY~q ) # ((\slave1_inst|sp|state.WDATA~q ) # (\slave1_inst|sp|state.ADDR~q ))))

	.dataa(\slave1_inst|sp|smemren~q ),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|state.WDATA~q ),
	.datad(\slave1_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector16~0 .lut_mask = 16'hAAA8;
defparam \slave1_inst|sp|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneive_lcell_comb \slave1_inst|sp|Selector16~2 (
// Equation(s):
// \slave1_inst|sp|Selector16~2_combout  = (\slave1_inst|sp|Selector16~1_combout ) # ((\slave1_inst|sp|Selector16~0_combout ) # ((\slave1_inst|sp|state.RDATA~q  & \slave1_inst|sp|Equal2~0_combout )))

	.dataa(\slave1_inst|sp|state.RDATA~q ),
	.datab(\slave1_inst|sp|Selector16~1_combout ),
	.datac(\slave1_inst|sp|Equal2~0_combout ),
	.datad(\slave1_inst|sp|Selector16~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector16~2 .lut_mask = 16'hFFEC;
defparam \slave1_inst|sp|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \slave1_inst|sp|smemren (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemren .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneive_lcell_comb \slave1_inst|sm|ren_prev~0 (
// Equation(s):
// \slave1_inst|sm|ren_prev~0_combout  = (\slave1_inst|sp|smemren~q  & reset_sync[2])

	.dataa(gnd),
	.datab(\slave1_inst|sp|smemren~q ),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sm|ren_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sm|ren_prev~0 .lut_mask = 16'hC0C0;
defparam \slave1_inst|sm|ren_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N15
dffeas \slave1_inst|sm|ren_prev (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sm|ren_prev~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sm|ren_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sm|ren_prev .is_wysiwyg = "true";
defparam \slave1_inst|sm|ren_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \slave1_inst|sm|rvalid~0 (
// Equation(s):
// \slave1_inst|sm|rvalid~0_combout  = (\slave1_inst|sm|ren_prev~q  & \slave1_inst|sp|smemren~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sm|ren_prev~q ),
	.datad(\slave1_inst|sp|smemren~q ),
	.cin(gnd),
	.combout(\slave1_inst|sm|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sm|rvalid~0 .lut_mask = 16'hF000;
defparam \slave1_inst|sm|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N29
dffeas \slave1_inst|sm|rvalid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sm|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sm|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sm|rvalid .is_wysiwyg = "true";
defparam \slave1_inst|sm|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneive_lcell_comb \slave1_inst|sp|Selector6~0 (
// Equation(s):
// \slave1_inst|sp|Selector6~0_combout  = (\slave1_inst|sp|mode~q  & (((\slave1_inst|sp|state.RVALID~q  & !\slave1_inst|sm|rvalid~q )))) # (!\slave1_inst|sp|mode~q  & ((\slave1_inst|sp|state.SREADY~q ) # ((\slave1_inst|sp|state.RVALID~q  & 
// !\slave1_inst|sm|rvalid~q ))))

	.dataa(\slave1_inst|sp|mode~q ),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|state.RVALID~q ),
	.datad(\slave1_inst|sm|rvalid~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector6~0 .lut_mask = 16'h44F4;
defparam \slave1_inst|sp|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N27
dffeas \slave1_inst|sp|state.RVALID (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.RVALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.RVALID .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.RVALID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneive_lcell_comb \slave1_inst|sp|WideOr4 (
// Equation(s):
// \slave1_inst|sp|WideOr4~combout  = (\slave1_inst|sp|state.RVALID~q ) # (\slave1_inst|sp|state.SREADY~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|state.RVALID~q ),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|WideOr4 .lut_mask = 16'hFFF0;
defparam \slave1_inst|sp|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneive_lcell_comb \slave1_inst|sp|WideOr8~0 (
// Equation(s):
// \slave1_inst|sp|WideOr8~0_combout  = (\slave1_inst|sp|state.ADDR~q ) # (!\slave1_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.ADDR~q ),
	.datac(gnd),
	.datad(\slave1_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|WideOr8~0 .lut_mask = 16'hCCFF;
defparam \slave1_inst|sp|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneive_lcell_comb \slave1_inst|sp|Selector14~1 (
// Equation(s):
// \slave1_inst|sp|Selector14~1_combout  = (\slave1_inst|sp|Selector10~1_combout ) # ((\slave1_inst|sp|WideOr4~combout ) # ((!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & \slave1_inst|sp|WideOr8~0_combout )))

	.dataa(\slave1_inst|sp|Selector10~1_combout ),
	.datab(\slave1_inst|sp|WideOr4~combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector14~1 .lut_mask = 16'hEFEE;
defparam \slave1_inst|sp|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \slave1_inst|sp|Selector10~0_RESYN646 (
// Equation(s):
// \slave1_inst|sp|Selector10~0_RESYN646_BDD647  = (\slave1_inst|sp|state.WDATA~q  & (!\slave1_inst|sp|prev_state.ADDR~q  & !\bus_inst|decoder|ssel [0]))

	.dataa(\slave1_inst|sp|state.WDATA~q ),
	.datab(gnd),
	.datac(\slave1_inst|sp|prev_state.ADDR~q ),
	.datad(\bus_inst|decoder|ssel [0]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~0_RESYN646_BDD647 ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~0_RESYN646 .lut_mask = 16'h000A;
defparam \slave1_inst|sp|Selector10~0_RESYN646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \slave1_inst|sp|Selector10~0 (
// Equation(s):
// \slave1_inst|sp|Selector10~0_combout  = (!\bus_inst|decoder|ssel [1] & (\bus_inst|decoder|slave_en~q  & (\slave1_inst|sp|Selector10~0_RESYN646_BDD647  & \bus_inst|mctrl_mux|out[0]~0_combout )))

	.dataa(\bus_inst|decoder|ssel [1]),
	.datab(\bus_inst|decoder|slave_en~q ),
	.datac(\slave1_inst|sp|Selector10~0_RESYN646_BDD647 ),
	.datad(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~0 .lut_mask = 16'h4000;
defparam \slave1_inst|sp|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneive_lcell_comb \slave1_inst|sp|Selector14~0 (
// Equation(s):
// \slave1_inst|sp|Selector14~0_combout  = (\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (((\slave1_inst|sp|state.ADDR~q  & !\slave1_inst|sp|Equal2~2_combout )) # (!\slave1_inst|sp|state.IDLE~q )))

	.dataa(\slave1_inst|sp|state.IDLE~q ),
	.datab(\slave1_inst|sp|state.ADDR~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector14~0 .lut_mask = 16'h50D0;
defparam \slave1_inst|sp|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneive_lcell_comb \slave1_inst|sp|Selector13~3 (
// Equation(s):
// \slave1_inst|sp|Selector13~3_combout  = (\slave1_inst|sp|Selector10~0_combout ) # ((\slave1_inst|sp|Selector14~0_combout ) # ((\slave1_inst|sp|Equal2~0_combout  & \slave1_inst|sp|state.RDATA~q )))

	.dataa(\slave1_inst|sp|Equal2~0_combout ),
	.datab(\slave1_inst|sp|state.RDATA~q ),
	.datac(\slave1_inst|sp|Selector10~0_combout ),
	.datad(\slave1_inst|sp|Selector14~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector13~3 .lut_mask = 16'hFFF8;
defparam \slave1_inst|sp|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneive_lcell_comb \slave1_inst|sp|Selector14~2 (
// Equation(s):
// \slave1_inst|sp|Selector14~2_combout  = (\slave1_inst|sp|counter [0] & (\slave1_inst|sp|Selector14~1_combout )) # (!\slave1_inst|sp|counter [0] & ((\slave1_inst|sp|Selector13~3_combout )))

	.dataa(gnd),
	.datab(\slave1_inst|sp|Selector14~1_combout ),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Selector13~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector14~2 .lut_mask = 16'hCFC0;
defparam \slave1_inst|sp|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N3
dffeas \slave1_inst|sp|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \slave1_inst|sp|Add0~0 (
// Equation(s):
// \slave1_inst|sp|Add0~1  = CARRY(\slave1_inst|sp|counter [0])

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\slave1_inst|sp|Add0~1 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~0 .lut_mask = 16'h33CC;
defparam \slave1_inst|sp|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \slave1_inst|sp|Add0~2 (
// Equation(s):
// \slave1_inst|sp|Add0~2_combout  = (\slave1_inst|sp|counter [1] & (!\slave1_inst|sp|Add0~1 )) # (!\slave1_inst|sp|counter [1] & ((\slave1_inst|sp|Add0~1 ) # (GND)))
// \slave1_inst|sp|Add0~3  = CARRY((!\slave1_inst|sp|Add0~1 ) # (!\slave1_inst|sp|counter [1]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~1 ),
	.combout(\slave1_inst|sp|Add0~2_combout ),
	.cout(\slave1_inst|sp|Add0~3 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~2 .lut_mask = 16'h3C3F;
defparam \slave1_inst|sp|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneive_lcell_comb \slave1_inst|sp|Selector13~2 (
// Equation(s):
// \slave1_inst|sp|Selector13~2_combout  = (\slave1_inst|sp|Add0~2_combout  & ((\slave1_inst|sp|Selector13~3_combout ) # ((\slave1_inst|sp|Selector14~1_combout  & \slave1_inst|sp|counter [1])))) # (!\slave1_inst|sp|Add0~2_combout  & 
// (\slave1_inst|sp|Selector14~1_combout  & (\slave1_inst|sp|counter [1])))

	.dataa(\slave1_inst|sp|Add0~2_combout ),
	.datab(\slave1_inst|sp|Selector14~1_combout ),
	.datac(\slave1_inst|sp|counter [1]),
	.datad(\slave1_inst|sp|Selector13~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector13~2 .lut_mask = 16'hEAC0;
defparam \slave1_inst|sp|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N13
dffeas \slave1_inst|sp|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \slave1_inst|sp|Add0~4 (
// Equation(s):
// \slave1_inst|sp|Add0~4_combout  = (\slave1_inst|sp|counter [2] & (\slave1_inst|sp|Add0~3  $ (GND))) # (!\slave1_inst|sp|counter [2] & (!\slave1_inst|sp|Add0~3  & VCC))
// \slave1_inst|sp|Add0~5  = CARRY((\slave1_inst|sp|counter [2] & !\slave1_inst|sp|Add0~3 ))

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~3 ),
	.combout(\slave1_inst|sp|Add0~4_combout ),
	.cout(\slave1_inst|sp|Add0~5 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~4 .lut_mask = 16'hC30C;
defparam \slave1_inst|sp|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector12~2 (
// Equation(s):
// \slave1_inst|sp|Selector12~2_combout  = (\slave1_inst|sp|counter [2] & ((\slave1_inst|sp|WideOr4~combout ) # ((\slave1_inst|sp|Selector15~0_combout  & \slave1_inst|sp|Add0~4_combout )))) # (!\slave1_inst|sp|counter [2] & 
// (\slave1_inst|sp|Selector15~0_combout  & ((\slave1_inst|sp|Add0~4_combout ))))

	.dataa(\slave1_inst|sp|counter [2]),
	.datab(\slave1_inst|sp|Selector15~0_combout ),
	.datac(\slave1_inst|sp|WideOr4~combout ),
	.datad(\slave1_inst|sp|Add0~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~2 .lut_mask = 16'hECA0;
defparam \slave1_inst|sp|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cycloneive_lcell_comb \slave1_inst|sp|Selector12~0 (
// Equation(s):
// \slave1_inst|sp|Selector12~0_combout  = (\slave1_inst|sp|Selector10~1_combout  & ((\slave1_inst|sp|counter [2]) # ((\slave1_inst|sp|Selector10~0_combout  & \slave1_inst|sp|Add0~4_combout )))) # (!\slave1_inst|sp|Selector10~1_combout  & 
// (((\slave1_inst|sp|Selector10~0_combout  & \slave1_inst|sp|Add0~4_combout ))))

	.dataa(\slave1_inst|sp|Selector10~1_combout ),
	.datab(\slave1_inst|sp|counter [2]),
	.datac(\slave1_inst|sp|Selector10~0_combout ),
	.datad(\slave1_inst|sp|Add0~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~0 .lut_mask = 16'hF888;
defparam \slave1_inst|sp|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneive_lcell_comb \slave1_inst|sp|Selector12~3 (
// Equation(s):
// \slave1_inst|sp|Selector12~3_combout  = (!\slave1_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|Add0~4_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (\slave1_inst|sp|counter [2]))))

	.dataa(\slave1_inst|sp|state.IDLE~q ),
	.datab(\slave1_inst|sp|counter [2]),
	.datac(\slave1_inst|sp|Add0~4_combout ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~3 .lut_mask = 16'h5044;
defparam \slave1_inst|sp|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneive_lcell_comb \slave1_inst|sp|Selector12~1 (
// Equation(s):
// \slave1_inst|sp|Selector12~1_combout  = (\slave1_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (\slave1_inst|sp|Add0~4_combout )) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|counter [2])))))

	.dataa(\slave1_inst|sp|Add0~4_combout ),
	.datab(\slave1_inst|sp|counter [2]),
	.datac(\slave1_inst|sp|state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~1 .lut_mask = 16'hA0C0;
defparam \slave1_inst|sp|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneive_lcell_comb \slave1_inst|sp|Selector12~4 (
// Equation(s):
// \slave1_inst|sp|Selector12~4_combout  = (\slave1_inst|sp|Selector12~2_combout ) # ((\slave1_inst|sp|Selector12~0_combout ) # ((\slave1_inst|sp|Selector12~3_combout ) # (\slave1_inst|sp|Selector12~1_combout )))

	.dataa(\slave1_inst|sp|Selector12~2_combout ),
	.datab(\slave1_inst|sp|Selector12~0_combout ),
	.datac(\slave1_inst|sp|Selector12~3_combout ),
	.datad(\slave1_inst|sp|Selector12~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~4 .lut_mask = 16'hFFFE;
defparam \slave1_inst|sp|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N21
dffeas \slave1_inst|sp|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneive_lcell_comb \slave1_inst|sp|Equal2~1 (
// Equation(s):
// \slave1_inst|sp|Equal2~1_combout  = (\slave1_inst|sp|counter [1] & !\slave1_inst|sp|counter [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [1]),
	.datad(\slave1_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal2~1 .lut_mask = 16'h00F0;
defparam \slave1_inst|sp|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneive_lcell_comb \slave1_inst|sp|Equal2~2 (
// Equation(s):
// \slave1_inst|sp|Equal2~2_combout  = (\slave1_inst|sp|Equal2~0_combout  & (!\slave1_inst|sp|counter [0] & (\slave1_inst|sp|Equal2~1_combout  & \slave1_inst|sp|counter [3])))

	.dataa(\slave1_inst|sp|Equal2~0_combout ),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(\slave1_inst|sp|Equal2~1_combout ),
	.datad(\slave1_inst|sp|counter [3]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal2~2 .lut_mask = 16'h2000;
defparam \slave1_inst|sp|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \slave1_inst|sp|Selector4~0 (
// Equation(s):
// \slave1_inst|sp|Selector4~0_combout  = (\slave1_inst|sp|state.ADDR~q  & \slave1_inst|sp|Equal2~2_combout )

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.ADDR~q ),
	.datac(gnd),
	.datad(\slave1_inst|sp|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector4~0 .lut_mask = 16'hCC00;
defparam \slave1_inst|sp|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneive_lcell_comb \slave1_inst|sp|Selector3~0 (
// Equation(s):
// \slave1_inst|sp|Selector3~0_combout  = (\slave1_inst|sp|mode~q  & ((\slave1_inst|sp|Selector4~0_combout ) # ((!\slave1_inst|sp|Equal3~1_combout  & \slave1_inst|sp|state.WDATA~q )))) # (!\slave1_inst|sp|mode~q  & (!\slave1_inst|sp|Equal3~1_combout  & 
// (\slave1_inst|sp|state.WDATA~q )))

	.dataa(\slave1_inst|sp|mode~q ),
	.datab(\slave1_inst|sp|Equal3~1_combout ),
	.datac(\slave1_inst|sp|state.WDATA~q ),
	.datad(\slave1_inst|sp|Selector4~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector3~0 .lut_mask = 16'hBA30;
defparam \slave1_inst|sp|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N5
dffeas \slave1_inst|sp|state.WDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.WDATA .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector4~1 (
// Equation(s):
// \slave1_inst|sp|Selector4~1_combout  = (\slave1_inst|sp|mode~q  & (\slave1_inst|sp|Equal3~1_combout  & (\slave1_inst|sp|state.WDATA~q ))) # (!\slave1_inst|sp|mode~q  & ((\slave1_inst|sp|Selector4~0_combout ) # ((\slave1_inst|sp|Equal3~1_combout  & 
// \slave1_inst|sp|state.WDATA~q ))))

	.dataa(\slave1_inst|sp|mode~q ),
	.datab(\slave1_inst|sp|Equal3~1_combout ),
	.datac(\slave1_inst|sp|state.WDATA~q ),
	.datad(\slave1_inst|sp|Selector4~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector4~1 .lut_mask = 16'hD5C0;
defparam \slave1_inst|sp|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N17
dffeas \slave1_inst|sp|state.SREADY (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.SREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.SREADY .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.SREADY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~0 (
// Equation(s):
// \slave1_inst|sp|smemwdata~0_combout  = ((\slave1_inst|sp|mode~q  & \slave1_inst|sp|state.SREADY~q )) # (!reset_sync[2])

	.dataa(gnd),
	.datab(\slave1_inst|sp|mode~q ),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~0 .lut_mask = 16'hCF0F;
defparam \slave1_inst|sp|smemwdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneive_lcell_comb \slave1_inst|sp|Selector0~0 (
// Equation(s):
// \slave1_inst|sp|Selector0~0_combout  = (!\slave1_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|ssel [1]) # ((\bus_inst|decoder|ssel [0]) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout ))))

	.dataa(\bus_inst|decoder|ssel [1]),
	.datab(\slave1_inst|sp|state.IDLE~q ),
	.datac(\bus_inst|decoder|ssel [0]),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector0~0 .lut_mask = 16'h3233;
defparam \slave1_inst|sp|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneive_lcell_comb \slave1_inst|sp|state~13 (
// Equation(s):
// \slave1_inst|sp|state~13_combout  = (!\slave1_inst|sp|smemwdata~0_combout  & (!\slave1_inst|sp|Selector0~0_combout  & ((!\slave1_inst|sp|state.RDATA~q ) # (!\slave1_inst|sp|Equal1~2_combout ))))

	.dataa(\slave1_inst|sp|Equal1~2_combout ),
	.datab(\slave1_inst|sp|state.RDATA~q ),
	.datac(\slave1_inst|sp|smemwdata~0_combout ),
	.datad(\slave1_inst|sp|Selector0~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|state~13 .lut_mask = 16'h0007;
defparam \slave1_inst|sp|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \slave1_inst|sp|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.IDLE .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneive_lcell_comb \slave1_inst|sp|Selector1~0 (
// Equation(s):
// \slave1_inst|sp|Selector1~0_combout  = (\slave1_inst|sp|state.IDLE~q  & (((\slave1_inst|sp|state.ADDR~q  & !\slave1_inst|sp|Equal2~2_combout )))) # (!\slave1_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out1~0_combout ) # 
// ((\slave1_inst|sp|state.ADDR~q  & !\slave1_inst|sp|Equal2~2_combout ))))

	.dataa(\slave1_inst|sp|state.IDLE~q ),
	.datab(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datac(\slave1_inst|sp|state.ADDR~q ),
	.datad(\slave1_inst|sp|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector1~0 .lut_mask = 16'h44F4;
defparam \slave1_inst|sp|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N25
dffeas \slave1_inst|sp|state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.ADDR .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \slave1_inst|sp|Add0~6 (
// Equation(s):
// \slave1_inst|sp|Add0~6_combout  = (\slave1_inst|sp|counter [3] & (!\slave1_inst|sp|Add0~5 )) # (!\slave1_inst|sp|counter [3] & ((\slave1_inst|sp|Add0~5 ) # (GND)))
// \slave1_inst|sp|Add0~7  = CARRY((!\slave1_inst|sp|Add0~5 ) # (!\slave1_inst|sp|counter [3]))

	.dataa(\slave1_inst|sp|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~5 ),
	.combout(\slave1_inst|sp|Add0~6_combout ),
	.cout(\slave1_inst|sp|Add0~7 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~6 .lut_mask = 16'h5A5F;
defparam \slave1_inst|sp|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \slave1_inst|sp|Add0~8 (
// Equation(s):
// \slave1_inst|sp|Add0~8_combout  = (\slave1_inst|sp|counter [4] & (\slave1_inst|sp|Add0~7  $ (GND))) # (!\slave1_inst|sp|counter [4] & (!\slave1_inst|sp|Add0~7  & VCC))
// \slave1_inst|sp|Add0~9  = CARRY((\slave1_inst|sp|counter [4] & !\slave1_inst|sp|Add0~7 ))

	.dataa(\slave1_inst|sp|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~7 ),
	.combout(\slave1_inst|sp|Add0~8_combout ),
	.cout(\slave1_inst|sp|Add0~9 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~8 .lut_mask = 16'hA50A;
defparam \slave1_inst|sp|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneive_lcell_comb \slave1_inst|sp|Selector10~3 (
// Equation(s):
// \slave1_inst|sp|Selector10~3_combout  = (\slave1_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (\slave1_inst|sp|Add0~8_combout )) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|counter [4])))))

	.dataa(\slave1_inst|sp|state.ADDR~q ),
	.datab(\slave1_inst|sp|Add0~8_combout ),
	.datac(\slave1_inst|sp|counter [4]),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~3 .lut_mask = 16'h88A0;
defparam \slave1_inst|sp|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneive_lcell_comb \slave1_inst|sp|Selector10~4 (
// Equation(s):
// \slave1_inst|sp|Selector10~4_combout  = (\slave1_inst|sp|WideOr4~combout  & ((\slave1_inst|sp|counter [4]) # ((\slave1_inst|sp|Add0~8_combout  & \slave1_inst|sp|Selector15~0_combout )))) # (!\slave1_inst|sp|WideOr4~combout  & 
// (\slave1_inst|sp|Add0~8_combout  & ((\slave1_inst|sp|Selector15~0_combout ))))

	.dataa(\slave1_inst|sp|WideOr4~combout ),
	.datab(\slave1_inst|sp|Add0~8_combout ),
	.datac(\slave1_inst|sp|counter [4]),
	.datad(\slave1_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~4 .lut_mask = 16'hECA0;
defparam \slave1_inst|sp|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneive_lcell_comb \slave1_inst|sp|Selector10~5 (
// Equation(s):
// \slave1_inst|sp|Selector10~5_combout  = (!\slave1_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (\slave1_inst|sp|Add0~8_combout )) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|counter [4])))))

	.dataa(\slave1_inst|sp|state.IDLE~q ),
	.datab(\slave1_inst|sp|Add0~8_combout ),
	.datac(\slave1_inst|sp|counter [4]),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~5 .lut_mask = 16'h4450;
defparam \slave1_inst|sp|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneive_lcell_comb \slave1_inst|sp|Selector10~2 (
// Equation(s):
// \slave1_inst|sp|Selector10~2_combout  = (\slave1_inst|sp|Selector10~1_combout  & ((\slave1_inst|sp|counter [4]) # ((\slave1_inst|sp|Selector10~0_combout  & \slave1_inst|sp|Add0~8_combout )))) # (!\slave1_inst|sp|Selector10~1_combout  & 
// (\slave1_inst|sp|Selector10~0_combout  & ((\slave1_inst|sp|Add0~8_combout ))))

	.dataa(\slave1_inst|sp|Selector10~1_combout ),
	.datab(\slave1_inst|sp|Selector10~0_combout ),
	.datac(\slave1_inst|sp|counter [4]),
	.datad(\slave1_inst|sp|Add0~8_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~2 .lut_mask = 16'hECA0;
defparam \slave1_inst|sp|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \slave1_inst|sp|Selector10~6 (
// Equation(s):
// \slave1_inst|sp|Selector10~6_combout  = (\slave1_inst|sp|Selector10~3_combout ) # ((\slave1_inst|sp|Selector10~4_combout ) # ((\slave1_inst|sp|Selector10~5_combout ) # (\slave1_inst|sp|Selector10~2_combout )))

	.dataa(\slave1_inst|sp|Selector10~3_combout ),
	.datab(\slave1_inst|sp|Selector10~4_combout ),
	.datac(\slave1_inst|sp|Selector10~5_combout ),
	.datad(\slave1_inst|sp|Selector10~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~6 .lut_mask = 16'hFFFE;
defparam \slave1_inst|sp|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \slave1_inst|sp|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector10~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \slave1_inst|sp|Selector8~1 (
// Equation(s):
// \slave1_inst|sp|Selector8~1_combout  = (\slave1_inst|sp|counter [6] & ((\slave1_inst|sp|WideOr4~combout ) # ((\slave1_inst|sp|Selector10~1_combout ) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout ))))

	.dataa(\slave1_inst|sp|WideOr4~combout ),
	.datab(\slave1_inst|sp|counter [6]),
	.datac(\slave1_inst|sp|Selector10~1_combout ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector8~1 .lut_mask = 16'hC8CC;
defparam \slave1_inst|sp|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneive_lcell_comb \slave1_inst|sp|Selector8~0 (
// Equation(s):
// \slave1_inst|sp|Selector8~0_combout  = (\slave1_inst|sp|state.ADDR~q ) # (((\slave1_inst|sp|Selector10~1_combout ) # (\slave1_inst|sp|WideOr4~combout )) # (!\slave1_inst|sp|state.IDLE~q ))

	.dataa(\slave1_inst|sp|state.ADDR~q ),
	.datab(\slave1_inst|sp|state.IDLE~q ),
	.datac(\slave1_inst|sp|Selector10~1_combout ),
	.datad(\slave1_inst|sp|WideOr4~combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector8~0 .lut_mask = 16'hFFFB;
defparam \slave1_inst|sp|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector8~2 (
// Equation(s):
// \slave1_inst|sp|Selector8~2_combout  = (\slave1_inst|sp|counter [6]) # ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|state.ADDR~q ) # (!\slave1_inst|sp|state.IDLE~q ))))

	.dataa(\slave1_inst|sp|state.ADDR~q ),
	.datab(\slave1_inst|sp|counter [6]),
	.datac(\slave1_inst|sp|state.IDLE~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector8~2 .lut_mask = 16'hEFCC;
defparam \slave1_inst|sp|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneive_lcell_comb \slave1_inst|sp|Selector8~3 (
// Equation(s):
// \slave1_inst|sp|Selector8~3_combout  = (\slave1_inst|sp|Selector15~0_combout ) # ((\slave1_inst|sp|Selector10~0_combout ) # ((\slave1_inst|sp|Selector8~0_combout  & \slave1_inst|sp|Selector8~2_combout )))

	.dataa(\slave1_inst|sp|Selector15~0_combout ),
	.datab(\slave1_inst|sp|Selector8~0_combout ),
	.datac(\slave1_inst|sp|Selector10~0_combout ),
	.datad(\slave1_inst|sp|Selector8~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector8~3 .lut_mask = 16'hFEFA;
defparam \slave1_inst|sp|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneive_lcell_comb \slave1_inst|sp|Selector9~4 (
// Equation(s):
// \slave1_inst|sp|Selector9~4_combout  = (\slave1_inst|sp|state.ADDR~q ) # (!\slave1_inst|sp|state.IDLE~q )

	.dataa(\slave1_inst|sp|state.ADDR~q ),
	.datab(gnd),
	.datac(\slave1_inst|sp|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector9~4 .lut_mask = 16'hAFAF;
defparam \slave1_inst|sp|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneive_lcell_comb \slave1_inst|sp|Selector9~6 (
// Equation(s):
// \slave1_inst|sp|Selector9~6_combout  = (\slave1_inst|sp|Selector15~0_combout ) # ((\slave1_inst|sp|Selector10~0_combout ) # ((\slave1_inst|sp|Selector9~4_combout  & \bus_inst|decoder|mvalid_decoder|out1~0_combout )))

	.dataa(\slave1_inst|sp|Selector15~0_combout ),
	.datab(\slave1_inst|sp|Selector9~4_combout ),
	.datac(\slave1_inst|sp|Selector10~0_combout ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector9~6 .lut_mask = 16'hFEFA;
defparam \slave1_inst|sp|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_lcell_comb \slave1_inst|sp|Selector9~5 (
// Equation(s):
// \slave1_inst|sp|Selector9~5_combout  = (\slave1_inst|sp|counter [5] & ((\slave1_inst|sp|Selector10~1_combout ) # ((\slave1_inst|sp|Selector9~4_combout ) # (\slave1_inst|sp|WideOr4~combout ))))

	.dataa(\slave1_inst|sp|Selector10~1_combout ),
	.datab(\slave1_inst|sp|Selector9~4_combout ),
	.datac(\slave1_inst|sp|counter [5]),
	.datad(\slave1_inst|sp|WideOr4~combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector9~5 .lut_mask = 16'hF0E0;
defparam \slave1_inst|sp|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneive_lcell_comb \slave1_inst|sp|Selector9~8 (
// Equation(s):
// \slave1_inst|sp|Selector9~8_combout  = (\slave1_inst|sp|WideOr4~combout ) # (((\slave1_inst|sp|state.WDATA~q  & \slave1_inst|sp|prev_state.ADDR~q )) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout ))

	.dataa(\slave1_inst|sp|WideOr4~combout ),
	.datab(\slave1_inst|sp|state.WDATA~q ),
	.datac(\slave1_inst|sp|prev_state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector9~8 .lut_mask = 16'hEAFF;
defparam \slave1_inst|sp|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \slave1_inst|sp|Add0~10 (
// Equation(s):
// \slave1_inst|sp|Add0~10_combout  = (\slave1_inst|sp|counter [5] & (!\slave1_inst|sp|Add0~9 )) # (!\slave1_inst|sp|counter [5] & ((\slave1_inst|sp|Add0~9 ) # (GND)))
// \slave1_inst|sp|Add0~11  = CARRY((!\slave1_inst|sp|Add0~9 ) # (!\slave1_inst|sp|counter [5]))

	.dataa(\slave1_inst|sp|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~9 ),
	.combout(\slave1_inst|sp|Add0~10_combout ),
	.cout(\slave1_inst|sp|Add0~11 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~10 .lut_mask = 16'h5A5F;
defparam \slave1_inst|sp|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \slave1_inst|sp|Selector9~7 (
// Equation(s):
// \slave1_inst|sp|Selector9~7_combout  = (\slave1_inst|sp|Selector9~5_combout  & (((\slave1_inst|sp|Selector9~8_combout ) # (\slave1_inst|sp|Add0~10_combout )))) # (!\slave1_inst|sp|Selector9~5_combout  & (\slave1_inst|sp|Selector9~6_combout  & 
// ((\slave1_inst|sp|Add0~10_combout ))))

	.dataa(\slave1_inst|sp|Selector9~6_combout ),
	.datab(\slave1_inst|sp|Selector9~5_combout ),
	.datac(\slave1_inst|sp|Selector9~8_combout ),
	.datad(\slave1_inst|sp|Add0~10_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector9~7 .lut_mask = 16'hEEC0;
defparam \slave1_inst|sp|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N27
dffeas \slave1_inst|sp|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector9~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \slave1_inst|sp|Add0~12 (
// Equation(s):
// \slave1_inst|sp|Add0~12_combout  = (\slave1_inst|sp|counter [6] & (\slave1_inst|sp|Add0~11  $ (GND))) # (!\slave1_inst|sp|counter [6] & (!\slave1_inst|sp|Add0~11  & VCC))
// \slave1_inst|sp|Add0~13  = CARRY((\slave1_inst|sp|counter [6] & !\slave1_inst|sp|Add0~11 ))

	.dataa(\slave1_inst|sp|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~11 ),
	.combout(\slave1_inst|sp|Add0~12_combout ),
	.cout(\slave1_inst|sp|Add0~13 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~12 .lut_mask = 16'hA50A;
defparam \slave1_inst|sp|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \slave1_inst|sp|Selector8~4 (
// Equation(s):
// \slave1_inst|sp|Selector8~4_combout  = (\slave1_inst|sp|Add0~12_combout  & (((\slave1_inst|sp|Selector8~3_combout )))) # (!\slave1_inst|sp|Add0~12_combout  & (\slave1_inst|sp|Selector8~1_combout  & (\slave1_inst|sp|Selector8~0_combout )))

	.dataa(\slave1_inst|sp|Selector8~1_combout ),
	.datab(\slave1_inst|sp|Selector8~0_combout ),
	.datac(\slave1_inst|sp|Selector8~3_combout ),
	.datad(\slave1_inst|sp|Add0~12_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector8~4 .lut_mask = 16'hF088;
defparam \slave1_inst|sp|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N15
dffeas \slave1_inst|sp|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \slave1_inst|sp|Add0~14 (
// Equation(s):
// \slave1_inst|sp|Add0~14_combout  = \slave1_inst|sp|counter [7] $ (\slave1_inst|sp|Add0~13 )

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\slave1_inst|sp|Add0~13 ),
	.combout(\slave1_inst|sp|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Add0~14 .lut_mask = 16'h3C3C;
defparam \slave1_inst|sp|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
cycloneive_lcell_comb \slave1_inst|sp|Selector7~0 (
// Equation(s):
// \slave1_inst|sp|Selector7~0_combout  = (\slave1_inst|sp|Selector15~0_combout ) # ((\slave1_inst|sp|Selector10~0_combout ) # ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & \slave1_inst|sp|WideOr8~0_combout )))

	.dataa(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datab(\slave1_inst|sp|Selector15~0_combout ),
	.datac(\slave1_inst|sp|Selector10~0_combout ),
	.datad(\slave1_inst|sp|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector7~0 .lut_mask = 16'hFEFC;
defparam \slave1_inst|sp|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \slave1_inst|sp|Selector7~1 (
// Equation(s):
// \slave1_inst|sp|Selector7~1_combout  = (\slave1_inst|sp|Selector14~1_combout  & ((\slave1_inst|sp|counter [7]) # ((\slave1_inst|sp|Add0~14_combout  & \slave1_inst|sp|Selector7~0_combout )))) # (!\slave1_inst|sp|Selector14~1_combout  & 
// (\slave1_inst|sp|Add0~14_combout  & ((\slave1_inst|sp|Selector7~0_combout ))))

	.dataa(\slave1_inst|sp|Selector14~1_combout ),
	.datab(\slave1_inst|sp|Add0~14_combout ),
	.datac(\slave1_inst|sp|counter [7]),
	.datad(\slave1_inst|sp|Selector7~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector7~1 .lut_mask = 16'hECA0;
defparam \slave1_inst|sp|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \slave1_inst|sp|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \slave1_inst|sp|Equal2~0 (
// Equation(s):
// \slave1_inst|sp|Equal2~0_combout  = (!\slave1_inst|sp|counter [4] & (!\slave1_inst|sp|counter [7] & (!\slave1_inst|sp|counter [5] & !\slave1_inst|sp|counter [6])))

	.dataa(\slave1_inst|sp|counter [4]),
	.datab(\slave1_inst|sp|counter [7]),
	.datac(\slave1_inst|sp|counter [5]),
	.datad(\slave1_inst|sp|counter [6]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal2~0 .lut_mask = 16'h0001;
defparam \slave1_inst|sp|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \slave1_inst|sp|Equal3~0 (
// Equation(s):
// \slave1_inst|sp|Equal3~0_combout  = (\slave1_inst|sp|counter [1] & (\slave1_inst|sp|counter [2] & \slave1_inst|sp|counter [0]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [1]),
	.datac(\slave1_inst|sp|counter [2]),
	.datad(\slave1_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal3~0 .lut_mask = 16'hC000;
defparam \slave1_inst|sp|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneive_lcell_comb \slave1_inst|sp|Equal3~1 (
// Equation(s):
// \slave1_inst|sp|Equal3~1_combout  = (\slave1_inst|sp|Equal2~0_combout  & (!\slave1_inst|sp|counter [3] & \slave1_inst|sp|Equal3~0_combout ))

	.dataa(\slave1_inst|sp|Equal2~0_combout ),
	.datab(\slave1_inst|sp|counter [3]),
	.datac(gnd),
	.datad(\slave1_inst|sp|Equal3~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal3~1 .lut_mask = 16'h2200;
defparam \slave1_inst|sp|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
cycloneive_lcell_comb \slave1_inst|sp|Selector11~0 (
// Equation(s):
// \slave1_inst|sp|Selector11~0_combout  = (\slave1_inst|sp|Selector15~0_combout ) # ((\slave1_inst|sp|Selector14~0_combout ) # ((!\slave1_inst|sp|Equal3~1_combout  & \slave1_inst|sp|Selector10~0_combout )))

	.dataa(\slave1_inst|sp|Equal3~1_combout ),
	.datab(\slave1_inst|sp|Selector15~0_combout ),
	.datac(\slave1_inst|sp|Selector10~0_combout ),
	.datad(\slave1_inst|sp|Selector14~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector11~0 .lut_mask = 16'hFFDC;
defparam \slave1_inst|sp|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneive_lcell_comb \slave1_inst|sp|Selector11~1 (
// Equation(s):
// \slave1_inst|sp|Selector11~1_combout  = (\slave1_inst|sp|Selector11~0_combout  & ((\slave1_inst|sp|Add0~6_combout ) # ((\slave1_inst|sp|Selector14~1_combout  & \slave1_inst|sp|counter [3])))) # (!\slave1_inst|sp|Selector11~0_combout  & 
// (\slave1_inst|sp|Selector14~1_combout  & (\slave1_inst|sp|counter [3])))

	.dataa(\slave1_inst|sp|Selector11~0_combout ),
	.datab(\slave1_inst|sp|Selector14~1_combout ),
	.datac(\slave1_inst|sp|counter [3]),
	.datad(\slave1_inst|sp|Add0~6_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector11~1 .lut_mask = 16'hEAC0;
defparam \slave1_inst|sp|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N21
dffeas \slave1_inst|sp|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \slave1_inst|sp|Equal1~1 (
// Equation(s):
// \slave1_inst|sp|Equal1~1_combout  = (!\slave1_inst|sp|counter [2] & !\slave1_inst|sp|counter [1])

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [2]),
	.datac(\slave1_inst|sp|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal1~1 .lut_mask = 16'h0303;
defparam \slave1_inst|sp|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \slave1_inst|sp|Equal1~0 (
// Equation(s):
// \slave1_inst|sp|Equal1~0_combout  = (!\slave1_inst|sp|counter [5] & (!\slave1_inst|sp|counter [0] & (!\slave1_inst|sp|counter [7] & !\slave1_inst|sp|counter [6])))

	.dataa(\slave1_inst|sp|counter [5]),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(\slave1_inst|sp|counter [7]),
	.datad(\slave1_inst|sp|counter [6]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal1~0 .lut_mask = 16'h0001;
defparam \slave1_inst|sp|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \slave1_inst|sp|Equal1~2 (
// Equation(s):
// \slave1_inst|sp|Equal1~2_combout  = (!\slave1_inst|sp|counter [3] & (\slave1_inst|sp|Equal1~1_combout  & (\slave1_inst|sp|Equal1~0_combout  & \slave1_inst|sp|counter [4])))

	.dataa(\slave1_inst|sp|counter [3]),
	.datab(\slave1_inst|sp|Equal1~1_combout ),
	.datac(\slave1_inst|sp|Equal1~0_combout ),
	.datad(\slave1_inst|sp|counter [4]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal1~2 .lut_mask = 16'h4000;
defparam \slave1_inst|sp|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
cycloneive_lcell_comb \slave1_inst|sp|Selector2~0 (
// Equation(s):
// \slave1_inst|sp|Selector2~0_combout  = (\slave1_inst|sp|Equal1~2_combout  & (\slave1_inst|sp|state.RVALID~q  & ((\slave1_inst|sm|rvalid~q )))) # (!\slave1_inst|sp|Equal1~2_combout  & ((\slave1_inst|sp|state.RDATA~q ) # ((\slave1_inst|sp|state.RVALID~q  & 
// \slave1_inst|sm|rvalid~q ))))

	.dataa(\slave1_inst|sp|Equal1~2_combout ),
	.datab(\slave1_inst|sp|state.RVALID~q ),
	.datac(\slave1_inst|sp|state.RDATA~q ),
	.datad(\slave1_inst|sm|rvalid~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector2~0 .lut_mask = 16'hDC50;
defparam \slave1_inst|sp|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N15
dffeas \slave1_inst|sp|state.RDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.RDATA .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneive_lcell_comb \slave1_inst|sp|Selector15~0 (
// Equation(s):
// \slave1_inst|sp|Selector15~0_combout  = (\slave1_inst|sp|state.RDATA~q  & \slave1_inst|sp|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|state.RDATA~q ),
	.datad(\slave1_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector15~0 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \slave1_inst|sp|Selector15~1 (
// Equation(s):
// \slave1_inst|sp|Selector15~1_combout  = (\slave1_inst|sp|Selector15~0_combout  & ((\slave1_inst|sp|counter [0]) # ((\slave1_inst|sp|svalid~q  & \slave1_inst|sp|state.RVALID~q )))) # (!\slave1_inst|sp|Selector15~0_combout  & (((\slave1_inst|sp|svalid~q  & 
// \slave1_inst|sp|state.RVALID~q ))))

	.dataa(\slave1_inst|sp|Selector15~0_combout ),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(\slave1_inst|sp|svalid~q ),
	.datad(\slave1_inst|sp|state.RVALID~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector15~1 .lut_mask = 16'hF888;
defparam \slave1_inst|sp|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \slave1_inst|sp|svalid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|svalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|svalid .is_wysiwyg = "true";
defparam \slave1_inst|sp|svalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \bus_inst|decoder|mvalid_decoder|out2~1 (
// Equation(s):
// \bus_inst|decoder|mvalid_decoder|out2~1_combout  = (\bus_inst|decoder|ssel [0] & (\bus_inst|decoder|slave_en~q  & (!\bus_inst|decoder|ssel [1] & \bus_inst|mctrl_mux|out[0]~0_combout )))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|slave_en~q ),
	.datac(\bus_inst|decoder|ssel [1]),
	.datad(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|mvalid_decoder|out2~1 .lut_mask = 16'h0800;
defparam \bus_inst|decoder|mvalid_decoder|out2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \slave2_inst|sp|WideOr4 (
// Equation(s):
// \slave2_inst|sp|WideOr4~combout  = (\slave2_inst|sp|state.SREADY~q ) # (\slave2_inst|sp|state.RVALID~q )

	.dataa(\slave2_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave2_inst|sp|state.RVALID~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|WideOr4 .lut_mask = 16'hFFAA;
defparam \slave2_inst|sp|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
cycloneive_lcell_comb \slave2_inst|sp|Equal3~0 (
// Equation(s):
// \slave2_inst|sp|Equal3~0_combout  = (\slave2_inst|sp|counter [1] & \slave2_inst|sp|counter [0])

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(gnd),
	.datad(\slave2_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal3~0 .lut_mask = 16'hCC00;
defparam \slave2_inst|sp|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \slave2_inst|sp|Selector3~0 (
// Equation(s):
// \slave2_inst|sp|Selector3~0_combout  = (\slave2_inst|sp|mode~q  & ((\slave2_inst|sp|Selector4~0_combout ) # ((!\slave2_inst|sp|Equal3~1_combout  & \slave2_inst|sp|state.WDATA~q )))) # (!\slave2_inst|sp|mode~q  & (!\slave2_inst|sp|Equal3~1_combout  & 
// (\slave2_inst|sp|state.WDATA~q )))

	.dataa(\slave2_inst|sp|mode~q ),
	.datab(\slave2_inst|sp|Equal3~1_combout ),
	.datac(\slave2_inst|sp|state.WDATA~q ),
	.datad(\slave2_inst|sp|Selector4~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector3~0 .lut_mask = 16'hBA30;
defparam \slave2_inst|sp|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \slave2_inst|sp|state.WDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.WDATA .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector8~5 (
// Equation(s):
// \slave2_inst|sp|Selector8~5_combout  = (\slave2_inst|sp|WideOr4~combout ) # ((!\bus_inst|decoder|mvalid_decoder|out2~1_combout  & ((\slave2_inst|sp|state.ADDR~q ) # (!\slave2_inst|sp|state.IDLE~q ))))

	.dataa(\slave2_inst|sp|WideOr4~combout ),
	.datab(\slave2_inst|sp|state.IDLE~q ),
	.datac(\slave2_inst|sp|state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~5 .lut_mask = 16'hAAFB;
defparam \slave2_inst|sp|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \slave2_inst|sp|prev_state~13 (
// Equation(s):
// \slave2_inst|sp|prev_state~13_combout  = (\slave2_inst|sp|state.ADDR~q  & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|state.ADDR~q ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|prev_state~13 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \slave2_inst|sp|prev_state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|prev_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|prev_state.ADDR .is_wysiwyg = "true";
defparam \slave2_inst|sp|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \slave2_inst|sp|Selector8~8 (
// Equation(s):
// \slave2_inst|sp|Selector8~8_combout  = (\slave2_inst|sp|Selector8~5_combout ) # ((\slave2_inst|sp|state.WDATA~q  & ((\slave2_inst|sp|prev_state.ADDR~q ) # (!\bus_inst|decoder|mvalid_decoder|out2~1_combout ))))

	.dataa(\slave2_inst|sp|state.WDATA~q ),
	.datab(\slave2_inst|sp|Selector8~5_combout ),
	.datac(\slave2_inst|sp|prev_state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~8 .lut_mask = 16'hECEE;
defparam \slave2_inst|sp|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
cycloneive_lcell_comb \slave2_inst|sp|Add0~4 (
// Equation(s):
// \slave2_inst|sp|Add0~4_combout  = (\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Add0~3  $ (GND))) # (!\slave2_inst|sp|counter [2] & (!\slave2_inst|sp|Add0~3  & VCC))
// \slave2_inst|sp|Add0~5  = CARRY((\slave2_inst|sp|counter [2] & !\slave2_inst|sp|Add0~3 ))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~3 ),
	.combout(\slave2_inst|sp|Add0~4_combout ),
	.cout(\slave2_inst|sp|Add0~5 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~4 .lut_mask = 16'hC30C;
defparam \slave2_inst|sp|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
cycloneive_lcell_comb \slave2_inst|sp|Add0~6 (
// Equation(s):
// \slave2_inst|sp|Add0~6_combout  = (\slave2_inst|sp|counter [3] & (!\slave2_inst|sp|Add0~5 )) # (!\slave2_inst|sp|counter [3] & ((\slave2_inst|sp|Add0~5 ) # (GND)))
// \slave2_inst|sp|Add0~7  = CARRY((!\slave2_inst|sp|Add0~5 ) # (!\slave2_inst|sp|counter [3]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~5 ),
	.combout(\slave2_inst|sp|Add0~6_combout ),
	.cout(\slave2_inst|sp|Add0~7 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~6 .lut_mask = 16'h3C3F;
defparam \slave2_inst|sp|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cycloneive_lcell_comb \slave2_inst|sp|Add0~8 (
// Equation(s):
// \slave2_inst|sp|Add0~8_combout  = (\slave2_inst|sp|counter [4] & (\slave2_inst|sp|Add0~7  $ (GND))) # (!\slave2_inst|sp|counter [4] & (!\slave2_inst|sp|Add0~7  & VCC))
// \slave2_inst|sp|Add0~9  = CARRY((\slave2_inst|sp|counter [4] & !\slave2_inst|sp|Add0~7 ))

	.dataa(\slave2_inst|sp|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~7 ),
	.combout(\slave2_inst|sp|Add0~8_combout ),
	.cout(\slave2_inst|sp|Add0~9 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~8 .lut_mask = 16'hA50A;
defparam \slave2_inst|sp|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \slave2_inst|sp|Selector10~4 (
// Equation(s):
// \slave2_inst|sp|Selector10~4_combout  = (\slave2_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out2~1_combout  & ((\slave2_inst|sp|Add0~8_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out2~1_combout  & (\slave2_inst|sp|counter [4]))))

	.dataa(\slave2_inst|sp|counter [4]),
	.datab(\slave2_inst|sp|state.ADDR~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.datad(\slave2_inst|sp|Add0~8_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~4 .lut_mask = 16'hC808;
defparam \slave2_inst|sp|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \slave2_inst|sp|Selector10~5 (
// Equation(s):
// \slave2_inst|sp|Selector10~5_combout  = (!\slave2_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out2~1_combout  & ((\slave2_inst|sp|Add0~8_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out2~1_combout  & (\slave2_inst|sp|counter [4]))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.datab(\slave2_inst|sp|counter [4]),
	.datac(\slave2_inst|sp|state.IDLE~q ),
	.datad(\slave2_inst|sp|Add0~8_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~5 .lut_mask = 16'h0E04;
defparam \slave2_inst|sp|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector15~0 (
// Equation(s):
// \slave2_inst|sp|Selector15~0_combout  = (\slave2_inst|sp|state.RDATA~q  & \slave2_inst|sp|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|state.RDATA~q ),
	.datad(\slave2_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector15~0 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \slave2_inst|sp|Selector10~3 (
// Equation(s):
// \slave2_inst|sp|Selector10~3_combout  = (\slave2_inst|sp|WideOr4~combout  & ((\slave2_inst|sp|counter [4]) # ((\slave2_inst|sp|Selector15~0_combout  & \slave2_inst|sp|Add0~8_combout )))) # (!\slave2_inst|sp|WideOr4~combout  & 
// (((\slave2_inst|sp|Selector15~0_combout  & \slave2_inst|sp|Add0~8_combout ))))

	.dataa(\slave2_inst|sp|WideOr4~combout ),
	.datab(\slave2_inst|sp|counter [4]),
	.datac(\slave2_inst|sp|Selector15~0_combout ),
	.datad(\slave2_inst|sp|Add0~8_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~3 .lut_mask = 16'hF888;
defparam \slave2_inst|sp|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector10~1 (
// Equation(s):
// \slave2_inst|sp|Selector10~1_combout  = (\slave2_inst|sp|state.WDATA~q  & ((\slave2_inst|sp|prev_state.ADDR~q ) # (!\bus_inst|decoder|mvalid_decoder|out2~1_combout )))

	.dataa(gnd),
	.datab(\slave2_inst|sp|prev_state.ADDR~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.datad(\slave2_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~1 .lut_mask = 16'hCF00;
defparam \slave2_inst|sp|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \slave2_inst|sp|Selector10~0_RESYN674 (
// Equation(s):
// \slave2_inst|sp|Selector10~0_RESYN674_BDD675  = (\slave2_inst|sp|state.WDATA~q  & (\bus_inst|decoder|slave_en~q  & !\slave2_inst|sp|prev_state.ADDR~q ))

	.dataa(\slave2_inst|sp|state.WDATA~q ),
	.datab(gnd),
	.datac(\bus_inst|decoder|slave_en~q ),
	.datad(\slave2_inst|sp|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~0_RESYN674_BDD675 ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~0_RESYN674 .lut_mask = 16'h00A0;
defparam \slave2_inst|sp|Selector10~0_RESYN674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector10~0 (
// Equation(s):
// \slave2_inst|sp|Selector10~0_combout  = (\bus_inst|decoder|ssel [0] & (!\bus_inst|decoder|ssel [1] & (\slave2_inst|sp|Selector10~0_RESYN674_BDD675  & \bus_inst|mctrl_mux|out[0]~0_combout )))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|ssel [1]),
	.datac(\slave2_inst|sp|Selector10~0_RESYN674_BDD675 ),
	.datad(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~0 .lut_mask = 16'h2000;
defparam \slave2_inst|sp|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \slave2_inst|sp|Selector10~2 (
// Equation(s):
// \slave2_inst|sp|Selector10~2_combout  = (\slave2_inst|sp|counter [4] & ((\slave2_inst|sp|Selector10~1_combout ) # ((\slave2_inst|sp|Selector10~0_combout  & \slave2_inst|sp|Add0~8_combout )))) # (!\slave2_inst|sp|counter [4] & 
// (((\slave2_inst|sp|Selector10~0_combout  & \slave2_inst|sp|Add0~8_combout ))))

	.dataa(\slave2_inst|sp|counter [4]),
	.datab(\slave2_inst|sp|Selector10~1_combout ),
	.datac(\slave2_inst|sp|Selector10~0_combout ),
	.datad(\slave2_inst|sp|Add0~8_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~2 .lut_mask = 16'hF888;
defparam \slave2_inst|sp|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \slave2_inst|sp|Selector10~6 (
// Equation(s):
// \slave2_inst|sp|Selector10~6_combout  = (\slave2_inst|sp|Selector10~4_combout ) # ((\slave2_inst|sp|Selector10~5_combout ) # ((\slave2_inst|sp|Selector10~3_combout ) # (\slave2_inst|sp|Selector10~2_combout )))

	.dataa(\slave2_inst|sp|Selector10~4_combout ),
	.datab(\slave2_inst|sp|Selector10~5_combout ),
	.datac(\slave2_inst|sp|Selector10~3_combout ),
	.datad(\slave2_inst|sp|Selector10~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~6 .lut_mask = 16'hFFFE;
defparam \slave2_inst|sp|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N3
dffeas \slave2_inst|sp|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector10~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneive_lcell_comb \slave2_inst|sp|Add0~10 (
// Equation(s):
// \slave2_inst|sp|Add0~10_combout  = (\slave2_inst|sp|counter [5] & (!\slave2_inst|sp|Add0~9 )) # (!\slave2_inst|sp|counter [5] & ((\slave2_inst|sp|Add0~9 ) # (GND)))
// \slave2_inst|sp|Add0~11  = CARRY((!\slave2_inst|sp|Add0~9 ) # (!\slave2_inst|sp|counter [5]))

	.dataa(\slave2_inst|sp|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~9 ),
	.combout(\slave2_inst|sp|Add0~10_combout ),
	.cout(\slave2_inst|sp|Add0~11 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~10 .lut_mask = 16'h5A5F;
defparam \slave2_inst|sp|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \slave2_inst|sp|Selector9~8 (
// Equation(s):
// \slave2_inst|sp|Selector9~8_combout  = (\slave2_inst|sp|state.ADDR~q ) # (!\slave2_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.IDLE~q ),
	.datac(\slave2_inst|sp|state.ADDR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~8 .lut_mask = 16'hF3F3;
defparam \slave2_inst|sp|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \slave2_inst|sp|Selector9~12 (
// Equation(s):
// \slave2_inst|sp|Selector9~12_combout  = (\slave2_inst|sp|state.SREADY~q ) # ((\slave2_inst|sp|state.RVALID~q ) # ((\slave2_inst|sp|Selector9~8_combout  & !\bus_inst|decoder|mvalid_decoder|out2~1_combout )))

	.dataa(\slave2_inst|sp|state.SREADY~q ),
	.datab(\slave2_inst|sp|Selector9~8_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.datad(\slave2_inst|sp|state.RVALID~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~12_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~12 .lut_mask = 16'hFFAE;
defparam \slave2_inst|sp|Selector9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector9~9 (
// Equation(s):
// \slave2_inst|sp|Selector9~9_combout  = (\slave2_inst|sp|counter [5] & ((\slave2_inst|sp|Selector10~1_combout ) # (\slave2_inst|sp|Selector9~12_combout )))

	.dataa(\slave2_inst|sp|counter [5]),
	.datab(\slave2_inst|sp|Selector10~1_combout ),
	.datac(\slave2_inst|sp|Selector9~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~9 .lut_mask = 16'hA8A8;
defparam \slave2_inst|sp|Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \slave2_inst|sp|Selector9~11 (
// Equation(s):
// \slave2_inst|sp|Selector9~11_combout  = (\bus_inst|decoder|mvalid_decoder|out2~1_combout  & ((\slave2_inst|sp|Selector9~8_combout ) # ((!\slave2_inst|sp|prev_state.ADDR~q  & \slave2_inst|sp|state.WDATA~q ))))

	.dataa(\slave2_inst|sp|Selector9~8_combout ),
	.datab(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.datac(\slave2_inst|sp|prev_state.ADDR~q ),
	.datad(\slave2_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~11 .lut_mask = 16'h8C88;
defparam \slave2_inst|sp|Selector9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \slave2_inst|sp|Selector9~10 (
// Equation(s):
// \slave2_inst|sp|Selector9~10_combout  = (\slave2_inst|sp|Selector9~9_combout ) # ((\slave2_inst|sp|Add0~10_combout  & ((\slave2_inst|sp|Selector15~0_combout ) # (\slave2_inst|sp|Selector9~11_combout ))))

	.dataa(\slave2_inst|sp|Add0~10_combout ),
	.datab(\slave2_inst|sp|Selector9~9_combout ),
	.datac(\slave2_inst|sp|Selector15~0_combout ),
	.datad(\slave2_inst|sp|Selector9~11_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~10 .lut_mask = 16'hEEEC;
defparam \slave2_inst|sp|Selector9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \slave2_inst|sp|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector9~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneive_lcell_comb \slave2_inst|sp|Add0~12 (
// Equation(s):
// \slave2_inst|sp|Add0~12_combout  = (\slave2_inst|sp|counter [6] & (\slave2_inst|sp|Add0~11  $ (GND))) # (!\slave2_inst|sp|counter [6] & (!\slave2_inst|sp|Add0~11  & VCC))
// \slave2_inst|sp|Add0~13  = CARRY((\slave2_inst|sp|counter [6] & !\slave2_inst|sp|Add0~11 ))

	.dataa(\slave2_inst|sp|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~11 ),
	.combout(\slave2_inst|sp|Add0~12_combout ),
	.cout(\slave2_inst|sp|Add0~13 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~12 .lut_mask = 16'hA50A;
defparam \slave2_inst|sp|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \slave2_inst|sp|Selector8~4 (
// Equation(s):
// \slave2_inst|sp|Selector8~4_combout  = (\bus_inst|decoder|mvalid_decoder|out2~1_combout  & ((\slave2_inst|sp|state.ADDR~q ) # (!\slave2_inst|sp|state.IDLE~q )))

	.dataa(\slave2_inst|sp|state.IDLE~q ),
	.datab(gnd),
	.datac(\slave2_inst|sp|state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~4 .lut_mask = 16'hF500;
defparam \slave2_inst|sp|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \slave2_inst|sp|Selector8~7 (
// Equation(s):
// \slave2_inst|sp|Selector8~7_combout  = (\slave2_inst|sp|Selector10~0_combout ) # ((\slave2_inst|sp|Selector8~4_combout ) # ((\slave2_inst|sp|state.RDATA~q  & \slave2_inst|sp|Equal2~0_combout )))

	.dataa(\slave2_inst|sp|state.RDATA~q ),
	.datab(\slave2_inst|sp|Equal2~0_combout ),
	.datac(\slave2_inst|sp|Selector10~0_combout ),
	.datad(\slave2_inst|sp|Selector8~4_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~7 .lut_mask = 16'hFFF8;
defparam \slave2_inst|sp|Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
cycloneive_lcell_comb \slave2_inst|sp|Selector8~6 (
// Equation(s):
// \slave2_inst|sp|Selector8~6_combout  = (\slave2_inst|sp|Selector8~8_combout  & ((\slave2_inst|sp|counter [6]) # ((\slave2_inst|sp|Add0~12_combout  & \slave2_inst|sp|Selector8~7_combout )))) # (!\slave2_inst|sp|Selector8~8_combout  & 
// (\slave2_inst|sp|Add0~12_combout  & ((\slave2_inst|sp|Selector8~7_combout ))))

	.dataa(\slave2_inst|sp|Selector8~8_combout ),
	.datab(\slave2_inst|sp|Add0~12_combout ),
	.datac(\slave2_inst|sp|counter [6]),
	.datad(\slave2_inst|sp|Selector8~7_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~6 .lut_mask = 16'hECA0;
defparam \slave2_inst|sp|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N31
dffeas \slave2_inst|sp|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector8~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector7~2 (
// Equation(s):
// \slave2_inst|sp|Selector7~2_combout  = (\bus_inst|decoder|ssel [0] & (!\bus_inst|decoder|ssel [1] & (\slave2_inst|sp|WideOr8~0_combout  & \bus_inst|decoder|mvalid_decoder|out2~0_combout )))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|ssel [1]),
	.datac(\slave2_inst|sp|WideOr8~0_combout ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector7~2 .lut_mask = 16'h2000;
defparam \slave2_inst|sp|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \slave2_inst|sp|Selector7~4 (
// Equation(s):
// \slave2_inst|sp|Selector7~4_combout  = (\slave2_inst|sp|Selector10~0_combout ) # ((\slave2_inst|sp|Selector7~2_combout ) # ((\slave2_inst|sp|state.RDATA~q  & \slave2_inst|sp|Equal2~0_combout )))

	.dataa(\slave2_inst|sp|state.RDATA~q ),
	.datab(\slave2_inst|sp|Equal2~0_combout ),
	.datac(\slave2_inst|sp|Selector10~0_combout ),
	.datad(\slave2_inst|sp|Selector7~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector7~4 .lut_mask = 16'hFFF8;
defparam \slave2_inst|sp|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N16
cycloneive_lcell_comb \slave2_inst|sp|Add0~14 (
// Equation(s):
// \slave2_inst|sp|Add0~14_combout  = \slave2_inst|sp|Add0~13  $ (\slave2_inst|sp|counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave2_inst|sp|counter [7]),
	.cin(\slave2_inst|sp|Add0~13 ),
	.combout(\slave2_inst|sp|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Add0~14 .lut_mask = 16'h0FF0;
defparam \slave2_inst|sp|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cycloneive_lcell_comb \slave2_inst|sp|Selector12~0 (
// Equation(s):
// \slave2_inst|sp|Selector12~0_combout  = (\slave2_inst|sp|WideOr4~combout ) # ((\slave2_inst|sp|Selector10~1_combout ) # ((\slave2_inst|sp|WideOr8~0_combout  & !\bus_inst|decoder|mvalid_decoder|out2~1_combout )))

	.dataa(\slave2_inst|sp|WideOr8~0_combout ),
	.datab(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.datac(\slave2_inst|sp|WideOr4~combout ),
	.datad(\slave2_inst|sp|Selector10~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector12~0 .lut_mask = 16'hFFF2;
defparam \slave2_inst|sp|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector7~3 (
// Equation(s):
// \slave2_inst|sp|Selector7~3_combout  = (\slave2_inst|sp|Selector7~4_combout  & ((\slave2_inst|sp|Add0~14_combout ) # ((\slave2_inst|sp|counter [7] & \slave2_inst|sp|Selector12~0_combout )))) # (!\slave2_inst|sp|Selector7~4_combout  & 
// (((\slave2_inst|sp|counter [7] & \slave2_inst|sp|Selector12~0_combout ))))

	.dataa(\slave2_inst|sp|Selector7~4_combout ),
	.datab(\slave2_inst|sp|Add0~14_combout ),
	.datac(\slave2_inst|sp|counter [7]),
	.datad(\slave2_inst|sp|Selector12~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector7~3 .lut_mask = 16'hF888;
defparam \slave2_inst|sp|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N21
dffeas \slave2_inst|sp|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
cycloneive_lcell_comb \slave2_inst|sp|Equal2~0 (
// Equation(s):
// \slave2_inst|sp|Equal2~0_combout  = (!\slave2_inst|sp|counter [6] & (!\slave2_inst|sp|counter [7] & (!\slave2_inst|sp|counter [4] & !\slave2_inst|sp|counter [5])))

	.dataa(\slave2_inst|sp|counter [6]),
	.datab(\slave2_inst|sp|counter [7]),
	.datac(\slave2_inst|sp|counter [4]),
	.datad(\slave2_inst|sp|counter [5]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal2~0 .lut_mask = 16'h0001;
defparam \slave2_inst|sp|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \slave2_inst|sp|Equal2~1 (
// Equation(s):
// \slave2_inst|sp|Equal2~1_combout  = (!\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Equal3~0_combout  & (\slave2_inst|sp|counter [3] & \slave2_inst|sp|Equal2~0_combout )))

	.dataa(\slave2_inst|sp|counter [2]),
	.datab(\slave2_inst|sp|Equal3~0_combout ),
	.datac(\slave2_inst|sp|counter [3]),
	.datad(\slave2_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal2~1 .lut_mask = 16'h4000;
defparam \slave2_inst|sp|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \slave2_inst|sp|Selector1~0 (
// Equation(s):
// \slave2_inst|sp|Selector1~0_combout  = (\bus_inst|decoder|mvalid_decoder|out2~1_combout  & (((!\slave2_inst|sp|Equal2~1_combout  & \slave2_inst|sp|state.ADDR~q )) # (!\slave2_inst|sp|state.IDLE~q ))) # (!\bus_inst|decoder|mvalid_decoder|out2~1_combout  & 
// (!\slave2_inst|sp|Equal2~1_combout  & (\slave2_inst|sp|state.ADDR~q )))

	.dataa(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.datab(\slave2_inst|sp|Equal2~1_combout ),
	.datac(\slave2_inst|sp|state.ADDR~q ),
	.datad(\slave2_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector1~0 .lut_mask = 16'h30BA;
defparam \slave2_inst|sp|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \slave2_inst|sp|state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.ADDR .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \slave2_inst|sp|WideOr8~0 (
// Equation(s):
// \slave2_inst|sp|WideOr8~0_combout  = (\slave2_inst|sp|state.ADDR~q ) # (!\slave2_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|state.ADDR~q ),
	.datad(\slave2_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|WideOr8~0 .lut_mask = 16'hF0FF;
defparam \slave2_inst|sp|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \slave2_inst|sp|Selector14~2_RESYN616 (
// Equation(s):
// \slave2_inst|sp|Selector14~2_RESYN616_BDD617  = (\slave2_inst|sp|counter [0] & ((\slave2_inst|sp|WideOr4~combout ) # ((!\bus_inst|decoder|mvalid_decoder|out2~1_combout  & \slave2_inst|sp|WideOr8~0_combout )))) # (!\slave2_inst|sp|counter [0] & 
// (((\bus_inst|decoder|mvalid_decoder|out2~1_combout  & \slave2_inst|sp|WideOr8~0_combout ))))

	.dataa(\slave2_inst|sp|counter [0]),
	.datab(\slave2_inst|sp|WideOr4~combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.datad(\slave2_inst|sp|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector14~2_RESYN616_BDD617 ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector14~2_RESYN616 .lut_mask = 16'hDA88;
defparam \slave2_inst|sp|Selector14~2_RESYN616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \slave2_inst|sp|Selector14~2_RESYN618 (
// Equation(s):
// \slave2_inst|sp|Selector14~2_RESYN618_BDD619  = (\slave2_inst|sp|counter [0] & ((\slave2_inst|sp|Selector10~1_combout ))) # (!\slave2_inst|sp|counter [0] & (\slave2_inst|sp|Selector15~0_combout ))

	.dataa(\slave2_inst|sp|counter [0]),
	.datab(gnd),
	.datac(\slave2_inst|sp|Selector15~0_combout ),
	.datad(\slave2_inst|sp|Selector10~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector14~2_RESYN618_BDD619 ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector14~2_RESYN618 .lut_mask = 16'hFA50;
defparam \slave2_inst|sp|Selector14~2_RESYN618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \slave2_inst|sp|Selector14~2 (
// Equation(s):
// \slave2_inst|sp|Selector14~2_combout  = (\slave2_inst|sp|Selector14~2_RESYN616_BDD617 ) # ((\slave2_inst|sp|Selector14~2_RESYN618_BDD619 ) # ((\slave2_inst|sp|Selector10~0_combout  & !\slave2_inst|sp|counter [0])))

	.dataa(\slave2_inst|sp|Selector14~2_RESYN616_BDD617 ),
	.datab(\slave2_inst|sp|Selector10~0_combout ),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|Selector14~2_RESYN618_BDD619 ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector14~2 .lut_mask = 16'hFFAE;
defparam \slave2_inst|sp|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N7
dffeas \slave2_inst|sp|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
cycloneive_lcell_comb \slave2_inst|sp|Add0~0 (
// Equation(s):
// \slave2_inst|sp|Add0~1  = CARRY(\slave2_inst|sp|counter [0])

	.dataa(\slave2_inst|sp|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\slave2_inst|sp|Add0~1 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~0 .lut_mask = 16'h55AA;
defparam \slave2_inst|sp|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N4
cycloneive_lcell_comb \slave2_inst|sp|Add0~2 (
// Equation(s):
// \slave2_inst|sp|Add0~2_combout  = (\slave2_inst|sp|counter [1] & (!\slave2_inst|sp|Add0~1 )) # (!\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Add0~1 ) # (GND)))
// \slave2_inst|sp|Add0~3  = CARRY((!\slave2_inst|sp|Add0~1 ) # (!\slave2_inst|sp|counter [1]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~1 ),
	.combout(\slave2_inst|sp|Add0~2_combout ),
	.cout(\slave2_inst|sp|Add0~3 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~2 .lut_mask = 16'h3C3F;
defparam \slave2_inst|sp|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \slave2_inst|sp|Selector13~3 (
// Equation(s):
// \slave2_inst|sp|Selector13~3_combout  = (!\slave2_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out2~1_combout  & ((\slave2_inst|sp|Add0~2_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out2~1_combout  & (\slave2_inst|sp|counter [1]))))

	.dataa(\slave2_inst|sp|state.IDLE~q ),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.datad(\slave2_inst|sp|Add0~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~3 .lut_mask = 16'h5404;
defparam \slave2_inst|sp|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \slave2_inst|sp|Selector13~2 (
// Equation(s):
// \slave2_inst|sp|Selector13~2_combout  = (\slave2_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out2~1_combout  & (\slave2_inst|sp|Add0~2_combout )) # (!\bus_inst|decoder|mvalid_decoder|out2~1_combout  & ((\slave2_inst|sp|counter [1])))))

	.dataa(\slave2_inst|sp|Add0~2_combout ),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.datad(\slave2_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~2 .lut_mask = 16'hAC00;
defparam \slave2_inst|sp|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \slave2_inst|sp|Selector13~0 (
// Equation(s):
// \slave2_inst|sp|Selector13~0_combout  = (\slave2_inst|sp|Add0~2_combout  & ((\slave2_inst|sp|Selector10~0_combout ) # ((\slave2_inst|sp|counter [1] & \slave2_inst|sp|Selector10~1_combout )))) # (!\slave2_inst|sp|Add0~2_combout  & (\slave2_inst|sp|counter 
// [1] & ((\slave2_inst|sp|Selector10~1_combout ))))

	.dataa(\slave2_inst|sp|Add0~2_combout ),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(\slave2_inst|sp|Selector10~0_combout ),
	.datad(\slave2_inst|sp|Selector10~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~0 .lut_mask = 16'hECA0;
defparam \slave2_inst|sp|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \slave2_inst|sp|Selector13~1 (
// Equation(s):
// \slave2_inst|sp|Selector13~1_combout  = (\slave2_inst|sp|WideOr4~combout  & ((\slave2_inst|sp|counter [1]) # ((\slave2_inst|sp|Selector15~0_combout  & \slave2_inst|sp|Add0~2_combout )))) # (!\slave2_inst|sp|WideOr4~combout  & 
// (((\slave2_inst|sp|Selector15~0_combout  & \slave2_inst|sp|Add0~2_combout ))))

	.dataa(\slave2_inst|sp|WideOr4~combout ),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(\slave2_inst|sp|Selector15~0_combout ),
	.datad(\slave2_inst|sp|Add0~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~1 .lut_mask = 16'hF888;
defparam \slave2_inst|sp|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \slave2_inst|sp|Selector13~4 (
// Equation(s):
// \slave2_inst|sp|Selector13~4_combout  = (\slave2_inst|sp|Selector13~3_combout ) # ((\slave2_inst|sp|Selector13~2_combout ) # ((\slave2_inst|sp|Selector13~0_combout ) # (\slave2_inst|sp|Selector13~1_combout )))

	.dataa(\slave2_inst|sp|Selector13~3_combout ),
	.datab(\slave2_inst|sp|Selector13~2_combout ),
	.datac(\slave2_inst|sp|Selector13~0_combout ),
	.datad(\slave2_inst|sp|Selector13~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~4 .lut_mask = 16'hFFFE;
defparam \slave2_inst|sp|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N1
dffeas \slave2_inst|sp|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \slave2_inst|sp|Selector12~1 (
// Equation(s):
// \slave2_inst|sp|Selector12~1_combout  = (\bus_inst|decoder|mvalid_decoder|out2~1_combout  & (((!\slave2_inst|sp|Equal2~1_combout  & \slave2_inst|sp|state.ADDR~q )) # (!\slave2_inst|sp|state.IDLE~q )))

	.dataa(\slave2_inst|sp|Equal2~1_combout ),
	.datab(\slave2_inst|sp|state.IDLE~q ),
	.datac(\slave2_inst|sp|state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector12~1 .lut_mask = 16'h7300;
defparam \slave2_inst|sp|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \slave2_inst|sp|Selector12~2 (
// Equation(s):
// \slave2_inst|sp|Selector12~2_combout  = (\slave2_inst|sp|Add0~4_combout  & ((\slave2_inst|sp|Selector15~0_combout ) # ((\slave2_inst|sp|Selector10~0_combout ) # (\slave2_inst|sp|Selector12~1_combout ))))

	.dataa(\slave2_inst|sp|Add0~4_combout ),
	.datab(\slave2_inst|sp|Selector15~0_combout ),
	.datac(\slave2_inst|sp|Selector10~0_combout ),
	.datad(\slave2_inst|sp|Selector12~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector12~2 .lut_mask = 16'hAAA8;
defparam \slave2_inst|sp|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \slave2_inst|sp|Selector12~3 (
// Equation(s):
// \slave2_inst|sp|Selector12~3_combout  = (\slave2_inst|sp|Selector12~2_combout ) # ((\slave2_inst|sp|counter [2] & \slave2_inst|sp|Selector12~0_combout ))

	.dataa(gnd),
	.datab(\slave2_inst|sp|Selector12~2_combout ),
	.datac(\slave2_inst|sp|counter [2]),
	.datad(\slave2_inst|sp|Selector12~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector12~3 .lut_mask = 16'hFCCC;
defparam \slave2_inst|sp|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \slave2_inst|sp|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \slave2_inst|sp|Equal3~1 (
// Equation(s):
// \slave2_inst|sp|Equal3~1_combout  = (\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Equal3~0_combout  & (!\slave2_inst|sp|counter [3] & \slave2_inst|sp|Equal2~0_combout )))

	.dataa(\slave2_inst|sp|counter [2]),
	.datab(\slave2_inst|sp|Equal3~0_combout ),
	.datac(\slave2_inst|sp|counter [3]),
	.datad(\slave2_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal3~1 .lut_mask = 16'h0800;
defparam \slave2_inst|sp|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \slave2_inst|sp|Selector11~0 (
// Equation(s):
// \slave2_inst|sp|Selector11~0_combout  = (\slave2_inst|sp|Selector15~0_combout ) # ((\slave2_inst|sp|Selector12~1_combout ) # ((!\slave2_inst|sp|Equal3~1_combout  & \slave2_inst|sp|Selector10~0_combout )))

	.dataa(\slave2_inst|sp|Equal3~1_combout ),
	.datab(\slave2_inst|sp|Selector15~0_combout ),
	.datac(\slave2_inst|sp|Selector10~0_combout ),
	.datad(\slave2_inst|sp|Selector12~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector11~0 .lut_mask = 16'hFFDC;
defparam \slave2_inst|sp|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector11~1 (
// Equation(s):
// \slave2_inst|sp|Selector11~1_combout  = (\slave2_inst|sp|Selector11~0_combout  & ((\slave2_inst|sp|Add0~6_combout ) # ((\slave2_inst|sp|counter [3] & \slave2_inst|sp|Selector12~0_combout )))) # (!\slave2_inst|sp|Selector11~0_combout  & 
// (((\slave2_inst|sp|counter [3] & \slave2_inst|sp|Selector12~0_combout ))))

	.dataa(\slave2_inst|sp|Selector11~0_combout ),
	.datab(\slave2_inst|sp|Add0~6_combout ),
	.datac(\slave2_inst|sp|counter [3]),
	.datad(\slave2_inst|sp|Selector12~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector11~1 .lut_mask = 16'hF888;
defparam \slave2_inst|sp|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N25
dffeas \slave2_inst|sp|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \slave2_inst|sp|Equal2~2 (
// Equation(s):
// \slave2_inst|sp|Equal2~2_combout  = (\slave2_inst|sp|counter [0] & (!\slave2_inst|sp|counter [2] & \slave2_inst|sp|counter [1]))

	.dataa(\slave2_inst|sp|counter [0]),
	.datab(gnd),
	.datac(\slave2_inst|sp|counter [2]),
	.datad(\slave2_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal2~2 .lut_mask = 16'h0A00;
defparam \slave2_inst|sp|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \slave2_inst|sp|Selector4~0 (
// Equation(s):
// \slave2_inst|sp|Selector4~0_combout  = (\slave2_inst|sp|counter [3] & (\slave2_inst|sp|state.ADDR~q  & (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|Equal2~2_combout )))

	.dataa(\slave2_inst|sp|counter [3]),
	.datab(\slave2_inst|sp|state.ADDR~q ),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector4~0 .lut_mask = 16'h8000;
defparam \slave2_inst|sp|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector4~1 (
// Equation(s):
// \slave2_inst|sp|Selector4~1_combout  = (\slave2_inst|sp|mode~q  & (((\slave2_inst|sp|state.WDATA~q  & \slave2_inst|sp|Equal3~1_combout )))) # (!\slave2_inst|sp|mode~q  & ((\slave2_inst|sp|Selector4~0_combout ) # ((\slave2_inst|sp|state.WDATA~q  & 
// \slave2_inst|sp|Equal3~1_combout ))))

	.dataa(\slave2_inst|sp|mode~q ),
	.datab(\slave2_inst|sp|Selector4~0_combout ),
	.datac(\slave2_inst|sp|state.WDATA~q ),
	.datad(\slave2_inst|sp|Equal3~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector4~1 .lut_mask = 16'hF444;
defparam \slave2_inst|sp|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \slave2_inst|sp|state.SREADY (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.SREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.SREADY .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.SREADY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \slave2_inst|sp|Selector16~1 (
// Equation(s):
// \slave2_inst|sp|Selector16~1_combout  = (\slave2_inst|sp|state.RVALID~q ) # ((!\slave2_inst|sp|mode~q  & \slave2_inst|sp|state.SREADY~q ))

	.dataa(\slave2_inst|sp|mode~q ),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|state.RVALID~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector16~1 .lut_mask = 16'hF4F4;
defparam \slave2_inst|sp|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector16~0 (
// Equation(s):
// \slave2_inst|sp|Selector16~0_combout  = (\slave2_inst|sp|smemren~q  & ((\slave2_inst|sp|state.WDATA~q ) # ((\slave2_inst|sp|state.SREADY~q ) # (\slave2_inst|sp|state.ADDR~q ))))

	.dataa(\slave2_inst|sp|state.WDATA~q ),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemren~q ),
	.datad(\slave2_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector16~0 .lut_mask = 16'hF0E0;
defparam \slave2_inst|sp|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \slave2_inst|sp|Selector16~2 (
// Equation(s):
// \slave2_inst|sp|Selector16~2_combout  = (\slave2_inst|sp|Selector16~1_combout ) # ((\slave2_inst|sp|Selector16~0_combout ) # ((\slave2_inst|sp|state.RDATA~q  & \slave2_inst|sp|Equal2~0_combout )))

	.dataa(\slave2_inst|sp|Selector16~1_combout ),
	.datab(\slave2_inst|sp|state.RDATA~q ),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|Selector16~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector16~2 .lut_mask = 16'hFFEA;
defparam \slave2_inst|sp|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \slave2_inst|sp|smemren (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemren .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \slave2_inst|sm|ren_prev~0 (
// Equation(s):
// \slave2_inst|sm|ren_prev~0_combout  = (\slave2_inst|sp|smemren~q  & reset_sync[2])

	.dataa(gnd),
	.datab(\slave2_inst|sp|smemren~q ),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sm|ren_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sm|ren_prev~0 .lut_mask = 16'hC0C0;
defparam \slave2_inst|sm|ren_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \slave2_inst|sm|ren_prev (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sm|ren_prev~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sm|ren_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sm|ren_prev .is_wysiwyg = "true";
defparam \slave2_inst|sm|ren_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \slave2_inst|sm|rvalid~0 (
// Equation(s):
// \slave2_inst|sm|rvalid~0_combout  = (\slave2_inst|sp|smemren~q  & \slave2_inst|sm|ren_prev~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|smemren~q ),
	.datad(\slave2_inst|sm|ren_prev~q ),
	.cin(gnd),
	.combout(\slave2_inst|sm|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sm|rvalid~0 .lut_mask = 16'hF000;
defparam \slave2_inst|sm|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \slave2_inst|sm|rvalid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sm|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sm|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sm|rvalid .is_wysiwyg = "true";
defparam \slave2_inst|sm|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \slave2_inst|sp|Equal1~1 (
// Equation(s):
// \slave2_inst|sp|Equal1~1_combout  = (!\slave2_inst|sp|counter [1] & !\slave2_inst|sp|counter [0])

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(gnd),
	.datad(\slave2_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal1~1 .lut_mask = 16'h0033;
defparam \slave2_inst|sp|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
cycloneive_lcell_comb \slave2_inst|sp|Equal1~0 (
// Equation(s):
// \slave2_inst|sp|Equal1~0_combout  = (!\slave2_inst|sp|counter [6] & (!\slave2_inst|sp|counter [7] & (!\slave2_inst|sp|counter [2] & !\slave2_inst|sp|counter [5])))

	.dataa(\slave2_inst|sp|counter [6]),
	.datab(\slave2_inst|sp|counter [7]),
	.datac(\slave2_inst|sp|counter [2]),
	.datad(\slave2_inst|sp|counter [5]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal1~0 .lut_mask = 16'h0001;
defparam \slave2_inst|sp|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \slave2_inst|sp|Equal1~2 (
// Equation(s):
// \slave2_inst|sp|Equal1~2_combout  = (\slave2_inst|sp|counter [4] & (\slave2_inst|sp|Equal1~1_combout  & (\slave2_inst|sp|Equal1~0_combout  & !\slave2_inst|sp|counter [3])))

	.dataa(\slave2_inst|sp|counter [4]),
	.datab(\slave2_inst|sp|Equal1~1_combout ),
	.datac(\slave2_inst|sp|Equal1~0_combout ),
	.datad(\slave2_inst|sp|counter [3]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal1~2 .lut_mask = 16'h0080;
defparam \slave2_inst|sp|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector2~0 (
// Equation(s):
// \slave2_inst|sp|Selector2~0_combout  = (\slave2_inst|sp|state.RVALID~q  & ((\slave2_inst|sm|rvalid~q ) # ((\slave2_inst|sp|state.RDATA~q  & !\slave2_inst|sp|Equal1~2_combout )))) # (!\slave2_inst|sp|state.RVALID~q  & (((\slave2_inst|sp|state.RDATA~q  & 
// !\slave2_inst|sp|Equal1~2_combout ))))

	.dataa(\slave2_inst|sp|state.RVALID~q ),
	.datab(\slave2_inst|sm|rvalid~q ),
	.datac(\slave2_inst|sp|state.RDATA~q ),
	.datad(\slave2_inst|sp|Equal1~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector2~0 .lut_mask = 16'h88F8;
defparam \slave2_inst|sp|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \slave2_inst|sp|state.RDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.RDATA .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~0 (
// Equation(s):
// \slave2_inst|sp|smemwdata~0_combout  = ((\slave2_inst|sp|state.SREADY~q  & \slave2_inst|sp|mode~q )) # (!reset_sync[2])

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(reset_sync[2]),
	.datad(\slave2_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~0 .lut_mask = 16'hCF0F;
defparam \slave2_inst|sp|smemwdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \slave2_inst|sp|Selector0~0 (
// Equation(s):
// \slave2_inst|sp|Selector0~0_combout  = (!\slave2_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|ssel [1]) # ((!\bus_inst|decoder|mvalid_decoder|out2~0_combout ) # (!\bus_inst|decoder|ssel [0]))))

	.dataa(\slave2_inst|sp|state.IDLE~q ),
	.datab(\bus_inst|decoder|ssel [1]),
	.datac(\bus_inst|decoder|ssel [0]),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector0~0 .lut_mask = 16'h4555;
defparam \slave2_inst|sp|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \slave2_inst|sp|state~13 (
// Equation(s):
// \slave2_inst|sp|state~13_combout  = (!\slave2_inst|sp|smemwdata~0_combout  & (!\slave2_inst|sp|Selector0~0_combout  & ((!\slave2_inst|sp|Equal1~2_combout ) # (!\slave2_inst|sp|state.RDATA~q ))))

	.dataa(\slave2_inst|sp|state.RDATA~q ),
	.datab(\slave2_inst|sp|smemwdata~0_combout ),
	.datac(\slave2_inst|sp|Equal1~2_combout ),
	.datad(\slave2_inst|sp|Selector0~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|state~13 .lut_mask = 16'h0013;
defparam \slave2_inst|sp|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \slave2_inst|sp|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.IDLE .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \slave2_inst|sp|mode~0 (
// Equation(s):
// \slave2_inst|sp|mode~0_combout  = (\slave2_inst|sp|state.IDLE~q  & (((\slave2_inst|sp|mode~q )))) # (!\slave2_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out2~1_combout  & ((\bus_inst|mctrl_mux|out[1]~1_combout ))) # 
// (!\bus_inst|decoder|mvalid_decoder|out2~1_combout  & (\slave2_inst|sp|mode~q ))))

	.dataa(\slave2_inst|sp|state.IDLE~q ),
	.datab(\bus_inst|decoder|mvalid_decoder|out2~1_combout ),
	.datac(\slave2_inst|sp|mode~q ),
	.datad(\bus_inst|mctrl_mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|mode~0 .lut_mask = 16'hF4B0;
defparam \slave2_inst|sp|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \slave2_inst|sp|mode (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|mode .is_wysiwyg = "true";
defparam \slave2_inst|sp|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \slave2_inst|sp|Selector6~0 (
// Equation(s):
// \slave2_inst|sp|Selector6~0_combout  = (\slave2_inst|sp|mode~q  & (((\slave2_inst|sp|state.RVALID~q  & !\slave2_inst|sm|rvalid~q )))) # (!\slave2_inst|sp|mode~q  & ((\slave2_inst|sp|state.SREADY~q ) # ((\slave2_inst|sp|state.RVALID~q  & 
// !\slave2_inst|sm|rvalid~q ))))

	.dataa(\slave2_inst|sp|mode~q ),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|state.RVALID~q ),
	.datad(\slave2_inst|sm|rvalid~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector6~0 .lut_mask = 16'h44F4;
defparam \slave2_inst|sp|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \slave2_inst|sp|state.RVALID (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.RVALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.RVALID .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.RVALID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector15~1 (
// Equation(s):
// \slave2_inst|sp|Selector15~1_combout  = (\slave2_inst|sp|state.RVALID~q  & ((\slave2_inst|sp|svalid~q ) # ((\slave2_inst|sp|counter [0] & \slave2_inst|sp|Selector15~0_combout )))) # (!\slave2_inst|sp|state.RVALID~q  & (\slave2_inst|sp|counter [0] & 
// ((\slave2_inst|sp|Selector15~0_combout ))))

	.dataa(\slave2_inst|sp|state.RVALID~q ),
	.datab(\slave2_inst|sp|counter [0]),
	.datac(\slave2_inst|sp|svalid~q ),
	.datad(\slave2_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector15~1 .lut_mask = 16'hECA0;
defparam \slave2_inst|sp|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \slave2_inst|sp|svalid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|svalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|svalid .is_wysiwyg = "true";
defparam \slave2_inst|sp|svalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \bus_inst|rctrl_mux|Mux0~1_RESYN600 (
// Equation(s):
// \bus_inst|rctrl_mux|Mux0~1_RESYN600_BDD601  = (\bus_inst|decoder|ssel [0] & ((\bus_inst|decoder|ssel [1] & (\slave1_inst|sp|svalid~q )) # (!\bus_inst|decoder|ssel [1] & ((\slave2_inst|sp|svalid~q ))))) # (!\bus_inst|decoder|ssel [0] & 
// ((\bus_inst|decoder|ssel [1]) # ((\slave1_inst|sp|svalid~q ))))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|ssel [1]),
	.datac(\slave1_inst|sp|svalid~q ),
	.datad(\slave2_inst|sp|svalid~q ),
	.cin(gnd),
	.combout(\bus_inst|rctrl_mux|Mux0~1_RESYN600_BDD601 ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rctrl_mux|Mux0~1_RESYN600 .lut_mask = 16'hF6D4;
defparam \bus_inst|rctrl_mux|Mux0~1_RESYN600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \bus_inst|rctrl_mux|Mux0~1 (
// Equation(s):
// \bus_inst|rctrl_mux|Mux0~1_combout  = (\bus_inst|decoder|ssel [0] & (((\bus_inst|rctrl_mux|Mux0~1_RESYN600_BDD601 )))) # (!\bus_inst|decoder|ssel [0] & ((\bus_inst|decoder|ssel [1] & (\slave3_bridge|slave|svalid~q )) # (!\bus_inst|decoder|ssel [1] & 
// ((\bus_inst|rctrl_mux|Mux0~1_RESYN600_BDD601 )))))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|ssel [1]),
	.datac(\slave3_bridge|slave|svalid~q ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_RESYN600_BDD601 ),
	.cin(gnd),
	.combout(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rctrl_mux|Mux0~1 .lut_mask = 16'hFB40;
defparam \bus_inst|rctrl_mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N28
cycloneive_lcell_comb \master1_port|Selector13~0 (
// Equation(s):
// \master1_port|Selector13~0_combout  = (\master1_port|state.RDATA~q  & (!\bus_inst|rctrl_mux|Mux0~1_combout  & ((\master1_port|prev_state.ADDR~q ) # (!\master1_port|state.WDATA~q )))) # (!\master1_port|state.RDATA~q  & (((\master1_port|prev_state.ADDR~q )) 
// # (!\master1_port|state.WDATA~q )))

	.dataa(\master1_port|state.RDATA~q ),
	.datab(\master1_port|state.WDATA~q ),
	.datac(\master1_port|prev_state.ADDR~q ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector13~0 .lut_mask = 16'h51F3;
defparam \master1_port|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N12
cycloneive_lcell_comb \master1_port|Selector12~0 (
// Equation(s):
// \master1_port|Selector12~0_combout  = (\master1_port|state.SADDR~q ) # ((\master1_port|Selector1~0_combout ) # ((!\master1_port|Equal3~1_combout  & !\master1_port|Selector13~0_combout )))

	.dataa(\master1_port|state.SADDR~q ),
	.datab(\master1_port|Equal3~1_combout ),
	.datac(\master1_port|Selector1~0_combout ),
	.datad(\master1_port|Selector13~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector12~0 .lut_mask = 16'hFAFB;
defparam \master1_port|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N20
cycloneive_lcell_comb \master1_port|Selector12~1 (
// Equation(s):
// \master1_port|Selector12~1_combout  = (\master1_port|Selector12~0_combout  & ((\master1_port|Add1~6_combout ) # ((\master1_port|counter [3] & \master1_port|Selector14~1_combout )))) # (!\master1_port|Selector12~0_combout  & (((\master1_port|counter [3] & 
// \master1_port|Selector14~1_combout ))))

	.dataa(\master1_port|Selector12~0_combout ),
	.datab(\master1_port|Add1~6_combout ),
	.datac(\master1_port|counter [3]),
	.datad(\master1_port|Selector14~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector12~1 .lut_mask = 16'hF888;
defparam \master1_port|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N21
dffeas \master1_port|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[3] .is_wysiwyg = "true";
defparam \master1_port|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N14
cycloneive_lcell_comb \master1_port|Selector5~0 (
// Equation(s):
// \master1_port|Selector5~0_combout  = (\master1_port|state.SADDR~q  & ((\master1_port|counter [2]) # ((\master1_port|counter [3]) # (!\master1_port|Equal1~1_combout ))))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|state.SADDR~q ),
	.datac(\master1_port|counter [3]),
	.datad(\master1_port|Equal1~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector5~0 .lut_mask = 16'hC8CC;
defparam \master1_port|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N2
cycloneive_lcell_comb \master1_port|Selector13~2_RESYN614 (
// Equation(s):
// \master1_port|Selector13~2_RESYN614_BDD615  = (\master1_port|counter [2] & ((\master1_port|Selector14~1_combout ) # ((!\master1_port|Selector13~0_combout  & \master1_port|Add1~4_combout )))) # (!\master1_port|counter [2] & 
// (!\master1_port|Selector13~0_combout  & (\master1_port|Add1~4_combout )))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|Selector13~0_combout ),
	.datac(\master1_port|Add1~4_combout ),
	.datad(\master1_port|Selector14~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector13~2_RESYN614_BDD615 ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector13~2_RESYN614 .lut_mask = 16'hBA30;
defparam \master1_port|Selector13~2_RESYN614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N6
cycloneive_lcell_comb \master1_port|Selector13~2 (
// Equation(s):
// \master1_port|Selector13~2_combout  = (\master1_port|Selector13~2_RESYN614_BDD615 ) # ((\master1_port|Add1~4_combout  & ((\master1_port|Selector5~0_combout ) # (\master1_port|Selector1~0_combout ))))

	.dataa(\master1_port|Selector5~0_combout ),
	.datab(\master1_port|Selector1~0_combout ),
	.datac(\master1_port|Add1~4_combout ),
	.datad(\master1_port|Selector13~2_RESYN614_BDD615 ),
	.cin(gnd),
	.combout(\master1_port|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector13~2 .lut_mask = 16'hFFE0;
defparam \master1_port|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N7
dffeas \master1_port|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[2] .is_wysiwyg = "true";
defparam \master1_port|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N24
cycloneive_lcell_comb \master1_port|Selector3~0 (
// Equation(s):
// \master1_port|Selector3~0_combout  = (!\master1_port|counter [2] & (\master1_port|Equal1~1_combout  & (\master1_port|counter [3] & \master1_port|state.ADDR~q )))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|Equal1~1_combout ),
	.datac(\master1_port|counter [3]),
	.datad(\master1_port|state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector3~0 .lut_mask = 16'h4000;
defparam \master1_port|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N8
cycloneive_lcell_comb \bus_inst|bus_arbiter|msplit1~2 (
// Equation(s):
// \bus_inst|bus_arbiter|msplit1~2_combout  = (\bus_inst|bus_arbiter|msplit1~q  & ((\slave3_bridge|slave|state.SPLIT~q ) # ((!\bus_inst|bus_arbiter|state.M1~q ) # (!\bus_inst|bus_arbiter|split_owner.SM1~q ))))

	.dataa(\slave3_bridge|slave|state.SPLIT~q ),
	.datab(\bus_inst|bus_arbiter|msplit1~q ),
	.datac(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datad(\bus_inst|bus_arbiter|state.M1~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|msplit1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit1~2 .lut_mask = 16'h8CCC;
defparam \bus_inst|bus_arbiter|msplit1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
cycloneive_lcell_comb \bus_inst|bus_arbiter|split_owner~6 (
// Equation(s):
// \bus_inst|bus_arbiter|split_owner~6_combout  = (\bus_inst|bus_arbiter|state.M2~q  & (!\bus_inst|bus_arbiter|split_owner.SM1~q  & ((!\slave3_bridge|slave|state.SPLIT~q )))) # (!\bus_inst|bus_arbiter|state.M2~q  & 
// (((!\bus_inst|bus_arbiter|split_owner.NONE~q ))))

	.dataa(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.datac(\slave3_bridge|slave|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|split_owner~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner~6 .lut_mask = 16'h0533;
defparam \bus_inst|bus_arbiter|split_owner~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
cycloneive_lcell_comb \bus_inst|bus_arbiter|split_owner~5 (
// Equation(s):
// \bus_inst|bus_arbiter|split_owner~5_combout  = ((\bus_inst|bus_arbiter|state.M1~q  & (!\slave3_bridge|slave|state.SPLIT~q  & !\bus_inst|bus_arbiter|split_owner.SM2~q ))) # (!reset_sync[2])

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(reset_sync[2]),
	.datac(\slave3_bridge|slave|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|split_owner~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner~5 .lut_mask = 16'h333B;
defparam \bus_inst|bus_arbiter|split_owner~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
cycloneive_lcell_comb \bus_inst|bus_arbiter|split_owner~7 (
// Equation(s):
// \bus_inst|bus_arbiter|split_owner~7_combout  = (!\bus_inst|bus_arbiter|split_owner~5_combout  & ((\bus_inst|bus_arbiter|state.M1~q ) # (!\bus_inst|bus_arbiter|split_owner~6_combout )))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(gnd),
	.datac(\bus_inst|bus_arbiter|split_owner~6_combout ),
	.datad(\bus_inst|bus_arbiter|split_owner~5_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|split_owner~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner~7 .lut_mask = 16'h00AF;
defparam \bus_inst|bus_arbiter|split_owner~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N29
dffeas \bus_inst|bus_arbiter|split_owner.NONE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|split_owner~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner.NONE .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|split_owner.NONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N18
cycloneive_lcell_comb \bus_inst|bus_arbiter|msplit1~3 (
// Equation(s):
// \bus_inst|bus_arbiter|msplit1~3_combout  = (\bus_inst|bus_arbiter|msplit1~2_combout ) # ((\bus_inst|bus_arbiter|state.M1~q  & (\slave3_bridge|slave|state.SPLIT~q  & !\bus_inst|bus_arbiter|split_owner.NONE~q )))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(\bus_inst|bus_arbiter|msplit1~2_combout ),
	.datac(\slave3_bridge|slave|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|msplit1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit1~3 .lut_mask = 16'hCCEC;
defparam \bus_inst|bus_arbiter|msplit1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N19
dffeas \bus_inst|bus_arbiter|msplit1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|msplit1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|msplit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit1 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|msplit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N14
cycloneive_lcell_comb \master1_port|Selector7~0 (
// Equation(s):
// \master1_port|Selector7~0_combout  = (\bus_inst|bus_arbiter|msplit1~q  & (((\master1_port|state.SPLIT~q ) # (\master1_port|state.RDATA~q )))) # (!\bus_inst|bus_arbiter|msplit1~q  & (!\bus_inst|bus_arbiter|state.M1~q  & (\master1_port|state.SPLIT~q )))

	.dataa(\bus_inst|bus_arbiter|msplit1~q ),
	.datab(\bus_inst|bus_arbiter|state.M1~q ),
	.datac(\master1_port|state.SPLIT~q ),
	.datad(\master1_port|state.RDATA~q ),
	.cin(gnd),
	.combout(\master1_port|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector7~0 .lut_mask = 16'hBAB0;
defparam \master1_port|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N15
dffeas \master1_port|state.SPLIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.SPLIT .is_wysiwyg = "true";
defparam \master1_port|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N0
cycloneive_lcell_comb \master1_port|Selector2~0 (
// Equation(s):
// \master1_port|Selector2~0_combout  = (\master1_port|state.SPLIT~q  & \bus_inst|bus_arbiter|state.M1~q )

	.dataa(\master1_port|state.SPLIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_inst|bus_arbiter|state.M1~q ),
	.cin(gnd),
	.combout(\master1_port|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector2~0 .lut_mask = 16'hAA00;
defparam \master1_port|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N24
cycloneive_lcell_comb \master1_port|Selector2~1 (
// Equation(s):
// \master1_port|Selector2~1_combout  = (\master1_port|Selector2~0_combout ) # ((\master1_port|state.RDATA~q  & ((!\bus_inst|rctrl_mux|Mux0~1_combout ) # (!\master1_port|Equal3~1_combout ))))

	.dataa(\master1_port|state.RDATA~q ),
	.datab(\master1_port|Equal3~1_combout ),
	.datac(\master1_port|Selector2~0_combout ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector2~1 .lut_mask = 16'hF2FA;
defparam \master1_port|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N22
cycloneive_lcell_comb \master1_port|Selector2~2 (
// Equation(s):
// \master1_port|Selector2~2_combout  = (\master1_port|mode~q  & (((!\bus_inst|bus_arbiter|msplit1~q  & \master1_port|Selector2~1_combout )))) # (!\master1_port|mode~q  & ((\master1_port|Selector3~0_combout ) # ((!\bus_inst|bus_arbiter|msplit1~q  & 
// \master1_port|Selector2~1_combout ))))

	.dataa(\master1_port|mode~q ),
	.datab(\master1_port|Selector3~0_combout ),
	.datac(\bus_inst|bus_arbiter|msplit1~q ),
	.datad(\master1_port|Selector2~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector2~2 .lut_mask = 16'h4F44;
defparam \master1_port|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N23
dffeas \master1_port|state.RDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.RDATA .is_wysiwyg = "true";
defparam \master1_port|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N16
cycloneive_lcell_comb \master1_port|Selector14~0 (
// Equation(s):
// \master1_port|Selector14~0_combout  = (\master1_port|state.WAIT~q ) # ((\master1_port|state.REQ~q ) # ((\master1_port|prev_state.ADDR~q  & \master1_port|state.WDATA~q )))

	.dataa(\master1_port|prev_state.ADDR~q ),
	.datab(\master1_port|state.WAIT~q ),
	.datac(\master1_port|state.REQ~q ),
	.datad(\master1_port|state.WDATA~q ),
	.cin(gnd),
	.combout(\master1_port|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector14~0 .lut_mask = 16'hFEFC;
defparam \master1_port|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N10
cycloneive_lcell_comb \master1_port|Selector14~1 (
// Equation(s):
// \master1_port|Selector14~1_combout  = (\master1_port|state.SPLIT~q ) # ((\master1_port|Selector14~0_combout ) # ((\master1_port|state.RDATA~q  & !\bus_inst|rctrl_mux|Mux0~1_combout )))

	.dataa(\master1_port|state.RDATA~q ),
	.datab(\master1_port|state.SPLIT~q ),
	.datac(\master1_port|Selector14~0_combout ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector14~1 .lut_mask = 16'hFCFE;
defparam \master1_port|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N2
cycloneive_lcell_comb \master1_port|Selector15~0 (
// Equation(s):
// \master1_port|Selector15~0_combout  = (\master1_port|counter [0] & ((\master1_port|Selector14~1_combout ))) # (!\master1_port|counter [0] & (\master1_port|Selector14~2_combout ))

	.dataa(\master1_port|Selector14~2_combout ),
	.datab(gnd),
	.datac(\master1_port|counter [0]),
	.datad(\master1_port|Selector14~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector15~0 .lut_mask = 16'hFA0A;
defparam \master1_port|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N3
dffeas \master1_port|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[0] .is_wysiwyg = "true";
defparam \master1_port|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N8
cycloneive_lcell_comb \master1_port|Selector25~7 (
// Equation(s):
// \master1_port|Selector25~7_combout  = (\master1_port|counter [3] & (((\master1_port|state.SADDR~q  & !\master1_port|counter [2])))) # (!\master1_port|counter [3] & (\master1_port|state.ADDR~q  & ((\master1_port|counter [2]))))

	.dataa(\master1_port|state.ADDR~q ),
	.datab(\master1_port|state.SADDR~q ),
	.datac(\master1_port|counter [3]),
	.datad(\master1_port|counter [2]),
	.cin(gnd),
	.combout(\master1_port|Selector25~7_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~7 .lut_mask = 16'h0AC0;
defparam \master1_port|Selector25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X4_Y23_N21
dffeas \sw_sync1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync1[1] .is_wysiwyg = "true";
defparam \sw_sync1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y23_N23
dffeas \sw_sync2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(sw_sync1[1]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync2[1] .is_wysiwyg = "true";
defparam \sw_sync2[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X5_Y23_N19
dffeas \sw_sync1[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync1[3] .is_wysiwyg = "true";
defparam \sw_sync1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N12
cycloneive_lcell_comb \sw_sync2[3]~feeder (
// Equation(s):
// \sw_sync2[3]~feeder_combout  = sw_sync1[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sw_sync1[3]),
	.cin(gnd),
	.combout(\sw_sync2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sw_sync2[3]~feeder .lut_mask = 16'hFF00;
defparam \sw_sync2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y23_N13
dffeas \sw_sync2[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sw_sync2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync2[3] .is_wysiwyg = "true";
defparam \sw_sync2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N16
cycloneive_lcell_comb \full_address[12]~1 (
// Equation(s):
// \full_address[12]~1_combout  = (sw_sync2[1] & !sw_sync2[3])

	.dataa(gnd),
	.datab(sw_sync2[1]),
	.datac(gnd),
	.datad(sw_sync2[3]),
	.cin(gnd),
	.combout(\full_address[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \full_address[12]~1 .lut_mask = 16'h00CC;
defparam \full_address[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y23_N17
dffeas \m1_daddr[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\full_address[12]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_daddr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_daddr[12] .is_wysiwyg = "true";
defparam \m1_daddr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N8
cycloneive_lcell_comb \master1_port|addr~2 (
// Equation(s):
// \master1_port|addr~2_combout  = (reset_sync[2] & m1_daddr[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m1_daddr[12]),
	.cin(gnd),
	.combout(\master1_port|addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|addr~2 .lut_mask = 16'hF000;
defparam \master1_port|addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N9
dffeas \master1_port|addr[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|addr[12] .is_wysiwyg = "true";
defparam \master1_port|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N24
cycloneive_lcell_comb \m1_daddr[13]~feeder (
// Equation(s):
// \m1_daddr[13]~feeder_combout  = sw_sync2[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sw_sync2[3]),
	.cin(gnd),
	.combout(\m1_daddr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1_daddr[13]~feeder .lut_mask = 16'hFF00;
defparam \m1_daddr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y23_N25
dffeas \m1_daddr[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1_daddr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_daddr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_daddr[13] .is_wysiwyg = "true";
defparam \m1_daddr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N20
cycloneive_lcell_comb \master1_port|addr~1 (
// Equation(s):
// \master1_port|addr~1_combout  = (reset_sync[2] & m1_daddr[13])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m1_daddr[13]),
	.cin(gnd),
	.combout(\master1_port|addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|addr~1 .lut_mask = 16'hF000;
defparam \master1_port|addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N21
dffeas \master1_port|addr[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|addr[13] .is_wysiwyg = "true";
defparam \master1_port|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N0
cycloneive_lcell_comb \master1_port|Selector25~5 (
// Equation(s):
// \master1_port|Selector25~5_combout  = (\master1_port|counter [2] & (((\master1_port|counter [3] & \master1_port|state.ADDR~q )))) # (!\master1_port|counter [2] & (\master1_port|state.SADDR~q  & (!\master1_port|counter [3])))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|state.SADDR~q ),
	.datac(\master1_port|counter [3]),
	.datad(\master1_port|state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~5 .lut_mask = 16'hA404;
defparam \master1_port|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N12
cycloneive_lcell_comb \master1_port|Selector25~6 (
// Equation(s):
// \master1_port|Selector25~6_combout  = (\master1_port|Selector25~5_combout  & ((\master1_port|counter [0] & ((\master1_port|addr [13]))) # (!\master1_port|counter [0] & (\master1_port|addr [12]))))

	.dataa(\master1_port|addr [12]),
	.datab(\master1_port|addr [13]),
	.datac(\master1_port|counter [0]),
	.datad(\master1_port|Selector25~5_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~6 .lut_mask = 16'hCA00;
defparam \master1_port|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N10
cycloneive_lcell_comb \master1_port|Selector25~8 (
// Equation(s):
// \master1_port|Selector25~8_combout  = (\master1_port|Selector25~6_combout ) # ((\master1_port|addr [4] & (!\master1_port|counter [0] & \master1_port|Selector25~7_combout )))

	.dataa(\master1_port|addr [4]),
	.datab(\master1_port|counter [0]),
	.datac(\master1_port|Selector25~7_combout ),
	.datad(\master1_port|Selector25~6_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector25~8_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~8 .lut_mask = 16'hFF20;
defparam \master1_port|Selector25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N28
cycloneive_lcell_comb \master1_port|Selector25~0 (
// Equation(s):
// \master1_port|Selector25~0_combout  = (!\master1_port|state.ADDR~q  & (\master1_port|mwdata~q  & (!\master1_port|state.SADDR~q  & !\master1_port|state.WDATA~q )))

	.dataa(\master1_port|state.ADDR~q ),
	.datab(\master1_port|mwdata~q ),
	.datac(\master1_port|state.SADDR~q ),
	.datad(\master1_port|state.WDATA~q ),
	.cin(gnd),
	.combout(\master1_port|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~0 .lut_mask = 16'h0004;
defparam \master1_port|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N26
cycloneive_lcell_comb \key1_sync[0]~0 (
// Equation(s):
// \key1_sync[0]~0_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\key1_sync[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \key1_sync[0]~0 .lut_mask = 16'h00FF;
defparam \key1_sync[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y23_N27
dffeas \key1_sync[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\key1_sync[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key1_sync[0]),
	.prn(vcc));
// synopsys translate_off
defparam \key1_sync[0] .is_wysiwyg = "true";
defparam \key1_sync[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y23_N23
dffeas \key1_sync[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(key1_sync[0]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key1_sync[1]),
	.prn(vcc));
// synopsys translate_off
defparam \key1_sync[1] .is_wysiwyg = "true";
defparam \key1_sync[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y23_N29
dffeas \key1_sync[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(key1_sync[1]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key1_sync[2]),
	.prn(vcc));
// synopsys translate_off
defparam \key1_sync[2] .is_wysiwyg = "true";
defparam \key1_sync[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N30
cycloneive_lcell_comb \data_pattern[0]~7 (
// Equation(s):
// \data_pattern[0]~7_combout  = data_pattern[0] $ (((key1_sync[1] & !key1_sync[2])))

	.dataa(key1_sync[1]),
	.datab(gnd),
	.datac(data_pattern[0]),
	.datad(key1_sync[2]),
	.cin(gnd),
	.combout(\data_pattern[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_pattern[0]~7 .lut_mask = 16'hF05A;
defparam \data_pattern[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y23_N31
dffeas \data_pattern[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[0]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[0] .is_wysiwyg = "true";
defparam \data_pattern[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N6
cycloneive_lcell_comb \data_pattern[1]~8 (
// Equation(s):
// \data_pattern[1]~8_combout  = (data_pattern[1] & (data_pattern[0] $ (VCC))) # (!data_pattern[1] & (data_pattern[0] & VCC))
// \data_pattern[1]~9  = CARRY((data_pattern[1] & data_pattern[0]))

	.dataa(data_pattern[1]),
	.datab(data_pattern[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_pattern[1]~8_combout ),
	.cout(\data_pattern[1]~9 ));
// synopsys translate_off
defparam \data_pattern[1]~8 .lut_mask = 16'h6688;
defparam \data_pattern[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N28
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (key1_sync[1] & !key1_sync[2])

	.dataa(key1_sync[1]),
	.datab(gnd),
	.datac(key1_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0A0A;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N7
dffeas \data_pattern[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[1]~8_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[1] .is_wysiwyg = "true";
defparam \data_pattern[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N8
cycloneive_lcell_comb \data_pattern[2]~10 (
// Equation(s):
// \data_pattern[2]~10_combout  = (data_pattern[2] & (!\data_pattern[1]~9 )) # (!data_pattern[2] & ((\data_pattern[1]~9 ) # (GND)))
// \data_pattern[2]~11  = CARRY((!\data_pattern[1]~9 ) # (!data_pattern[2]))

	.dataa(gnd),
	.datab(data_pattern[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_pattern[1]~9 ),
	.combout(\data_pattern[2]~10_combout ),
	.cout(\data_pattern[2]~11 ));
// synopsys translate_off
defparam \data_pattern[2]~10 .lut_mask = 16'h3C3F;
defparam \data_pattern[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y23_N9
dffeas \data_pattern[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[2]~10_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[2] .is_wysiwyg = "true";
defparam \data_pattern[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y23_N1
dffeas \m1_dwdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data_pattern[2]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demo_state.DEMO_START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[2]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[2] .is_wysiwyg = "true";
defparam \m1_dwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N10
cycloneive_lcell_comb \master1_port|wdata~4 (
// Equation(s):
// \master1_port|wdata~4_combout  = (m1_dwdata[2] & reset_sync[2])

	.dataa(m1_dwdata[2]),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master1_port|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~4 .lut_mask = 16'hA0A0;
defparam \master1_port|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N11
dffeas \master1_port|wdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[2] .is_wysiwyg = "true";
defparam \master1_port|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N10
cycloneive_lcell_comb \data_pattern[3]~12 (
// Equation(s):
// \data_pattern[3]~12_combout  = (data_pattern[3] & (\data_pattern[2]~11  $ (GND))) # (!data_pattern[3] & (!\data_pattern[2]~11  & VCC))
// \data_pattern[3]~13  = CARRY((data_pattern[3] & !\data_pattern[2]~11 ))

	.dataa(data_pattern[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_pattern[2]~11 ),
	.combout(\data_pattern[3]~12_combout ),
	.cout(\data_pattern[3]~13 ));
// synopsys translate_off
defparam \data_pattern[3]~12 .lut_mask = 16'hA50A;
defparam \data_pattern[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y23_N11
dffeas \data_pattern[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[3]~12_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[3] .is_wysiwyg = "true";
defparam \data_pattern[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N2
cycloneive_lcell_comb \m1_dwdata[3]~feeder (
// Equation(s):
// \m1_dwdata[3]~feeder_combout  = data_pattern[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[3]),
	.cin(gnd),
	.combout(\m1_dwdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1_dwdata[3]~feeder .lut_mask = 16'hFF00;
defparam \m1_dwdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N3
dffeas \m1_dwdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1_dwdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[3]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[3] .is_wysiwyg = "true";
defparam \m1_dwdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N24
cycloneive_lcell_comb \master1_port|wdata~7 (
// Equation(s):
// \master1_port|wdata~7_combout  = (reset_sync[2] & m1_dwdata[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m1_dwdata[3]),
	.cin(gnd),
	.combout(\master1_port|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~7 .lut_mask = 16'hF000;
defparam \master1_port|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N25
dffeas \master1_port|wdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[3] .is_wysiwyg = "true";
defparam \master1_port|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N26
cycloneive_lcell_comb \m1_dwdata[0]~feeder (
// Equation(s):
// \m1_dwdata[0]~feeder_combout  = data_pattern[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[0]),
	.cin(gnd),
	.combout(\m1_dwdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1_dwdata[0]~feeder .lut_mask = 16'hFF00;
defparam \m1_dwdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N27
dffeas \m1_dwdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1_dwdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[0]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[0] .is_wysiwyg = "true";
defparam \m1_dwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N30
cycloneive_lcell_comb \master1_port|wdata~6 (
// Equation(s):
// \master1_port|wdata~6_combout  = (m1_dwdata[0] & reset_sync[2])

	.dataa(m1_dwdata[0]),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master1_port|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~6 .lut_mask = 16'hA0A0;
defparam \master1_port|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N31
dffeas \master1_port|wdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[0] .is_wysiwyg = "true";
defparam \master1_port|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N24
cycloneive_lcell_comb \m1_dwdata[1]~feeder (
// Equation(s):
// \m1_dwdata[1]~feeder_combout  = data_pattern[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[1]),
	.cin(gnd),
	.combout(\m1_dwdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1_dwdata[1]~feeder .lut_mask = 16'hFF00;
defparam \m1_dwdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N25
dffeas \m1_dwdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1_dwdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[1]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[1] .is_wysiwyg = "true";
defparam \m1_dwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N2
cycloneive_lcell_comb \master1_port|wdata~5 (
// Equation(s):
// \master1_port|wdata~5_combout  = (reset_sync[2] & m1_dwdata[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m1_dwdata[1]),
	.cin(gnd),
	.combout(\master1_port|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~5 .lut_mask = 16'hF000;
defparam \master1_port|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N3
dffeas \master1_port|wdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[1] .is_wysiwyg = "true";
defparam \master1_port|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N12
cycloneive_lcell_comb \master1_port|Mux2~2 (
// Equation(s):
// \master1_port|Mux2~2_combout  = (\master1_port|counter [1] & (((\master1_port|counter [0])))) # (!\master1_port|counter [1] & ((\master1_port|counter [0] & ((\master1_port|wdata [1]))) # (!\master1_port|counter [0] & (\master1_port|wdata [0]))))

	.dataa(\master1_port|wdata [0]),
	.datab(\master1_port|wdata [1]),
	.datac(\master1_port|counter [1]),
	.datad(\master1_port|counter [0]),
	.cin(gnd),
	.combout(\master1_port|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Mux2~2 .lut_mask = 16'hFC0A;
defparam \master1_port|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N6
cycloneive_lcell_comb \master1_port|Mux2~3 (
// Equation(s):
// \master1_port|Mux2~3_combout  = (\master1_port|counter [1] & ((\master1_port|Mux2~2_combout  & ((\master1_port|wdata [3]))) # (!\master1_port|Mux2~2_combout  & (\master1_port|wdata [2])))) # (!\master1_port|counter [1] & (((\master1_port|Mux2~2_combout 
// ))))

	.dataa(\master1_port|wdata [2]),
	.datab(\master1_port|wdata [3]),
	.datac(\master1_port|counter [1]),
	.datad(\master1_port|Mux2~2_combout ),
	.cin(gnd),
	.combout(\master1_port|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Mux2~3 .lut_mask = 16'hCFA0;
defparam \master1_port|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N12
cycloneive_lcell_comb \data_pattern[4]~14 (
// Equation(s):
// \data_pattern[4]~14_combout  = (data_pattern[4] & (!\data_pattern[3]~13 )) # (!data_pattern[4] & ((\data_pattern[3]~13 ) # (GND)))
// \data_pattern[4]~15  = CARRY((!\data_pattern[3]~13 ) # (!data_pattern[4]))

	.dataa(data_pattern[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_pattern[3]~13 ),
	.combout(\data_pattern[4]~14_combout ),
	.cout(\data_pattern[4]~15 ));
// synopsys translate_off
defparam \data_pattern[4]~14 .lut_mask = 16'h5A5F;
defparam \data_pattern[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y23_N13
dffeas \data_pattern[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[4]~14_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[4] .is_wysiwyg = "true";
defparam \data_pattern[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N20
cycloneive_lcell_comb \m1_dwdata[4]~feeder (
// Equation(s):
// \m1_dwdata[4]~feeder_combout  = data_pattern[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[4]),
	.cin(gnd),
	.combout(\m1_dwdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1_dwdata[4]~feeder .lut_mask = 16'hFF00;
defparam \m1_dwdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N21
dffeas \m1_dwdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1_dwdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[4]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[4] .is_wysiwyg = "true";
defparam \m1_dwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N22
cycloneive_lcell_comb \master1_port|wdata~2 (
// Equation(s):
// \master1_port|wdata~2_combout  = (reset_sync[2] & m1_dwdata[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m1_dwdata[4]),
	.cin(gnd),
	.combout(\master1_port|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~2 .lut_mask = 16'hF000;
defparam \master1_port|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N23
dffeas \master1_port|wdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[4] .is_wysiwyg = "true";
defparam \master1_port|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N14
cycloneive_lcell_comb \data_pattern[5]~16 (
// Equation(s):
// \data_pattern[5]~16_combout  = (data_pattern[5] & (\data_pattern[4]~15  $ (GND))) # (!data_pattern[5] & (!\data_pattern[4]~15  & VCC))
// \data_pattern[5]~17  = CARRY((data_pattern[5] & !\data_pattern[4]~15 ))

	.dataa(gnd),
	.datab(data_pattern[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_pattern[4]~15 ),
	.combout(\data_pattern[5]~16_combout ),
	.cout(\data_pattern[5]~17 ));
// synopsys translate_off
defparam \data_pattern[5]~16 .lut_mask = 16'hC30C;
defparam \data_pattern[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y23_N15
dffeas \data_pattern[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[5]~16_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[5] .is_wysiwyg = "true";
defparam \data_pattern[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N16
cycloneive_lcell_comb \data_pattern[6]~18 (
// Equation(s):
// \data_pattern[6]~18_combout  = (data_pattern[6] & (!\data_pattern[5]~17 )) # (!data_pattern[6] & ((\data_pattern[5]~17 ) # (GND)))
// \data_pattern[6]~19  = CARRY((!\data_pattern[5]~17 ) # (!data_pattern[6]))

	.dataa(gnd),
	.datab(data_pattern[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_pattern[5]~17 ),
	.combout(\data_pattern[6]~18_combout ),
	.cout(\data_pattern[6]~19 ));
// synopsys translate_off
defparam \data_pattern[6]~18 .lut_mask = 16'h3C3F;
defparam \data_pattern[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y23_N17
dffeas \data_pattern[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[6]~18_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[6] .is_wysiwyg = "true";
defparam \data_pattern[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N28
cycloneive_lcell_comb \m1_dwdata[6]~feeder (
// Equation(s):
// \m1_dwdata[6]~feeder_combout  = data_pattern[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[6]),
	.cin(gnd),
	.combout(\m1_dwdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1_dwdata[6]~feeder .lut_mask = 16'hFF00;
defparam \m1_dwdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N29
dffeas \m1_dwdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1_dwdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[6]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[6] .is_wysiwyg = "true";
defparam \m1_dwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N4
cycloneive_lcell_comb \master1_port|wdata~1 (
// Equation(s):
// \master1_port|wdata~1_combout  = (reset_sync[2] & m1_dwdata[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m1_dwdata[6]),
	.cin(gnd),
	.combout(\master1_port|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~1 .lut_mask = 16'hF000;
defparam \master1_port|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N5
dffeas \master1_port|wdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[6] .is_wysiwyg = "true";
defparam \master1_port|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N26
cycloneive_lcell_comb \master1_port|Mux2~0 (
// Equation(s):
// \master1_port|Mux2~0_combout  = (\master1_port|counter [1] & (((\master1_port|wdata [6]) # (\master1_port|counter [0])))) # (!\master1_port|counter [1] & (\master1_port|wdata [4] & ((!\master1_port|counter [0]))))

	.dataa(\master1_port|wdata [4]),
	.datab(\master1_port|wdata [6]),
	.datac(\master1_port|counter [1]),
	.datad(\master1_port|counter [0]),
	.cin(gnd),
	.combout(\master1_port|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Mux2~0 .lut_mask = 16'hF0CA;
defparam \master1_port|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N31
dffeas \m1_dwdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data_pattern[5]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demo_state.DEMO_START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[5]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[5] .is_wysiwyg = "true";
defparam \m1_dwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N28
cycloneive_lcell_comb \master1_port|wdata~0 (
// Equation(s):
// \master1_port|wdata~0_combout  = (reset_sync[2] & m1_dwdata[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m1_dwdata[5]),
	.cin(gnd),
	.combout(\master1_port|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~0 .lut_mask = 16'hF000;
defparam \master1_port|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N29
dffeas \master1_port|wdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[5] .is_wysiwyg = "true";
defparam \master1_port|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N18
cycloneive_lcell_comb \data_pattern[7]~20 (
// Equation(s):
// \data_pattern[7]~20_combout  = \data_pattern[6]~19  $ (!data_pattern[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[7]),
	.cin(\data_pattern[6]~19 ),
	.combout(\data_pattern[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \data_pattern[7]~20 .lut_mask = 16'hF00F;
defparam \data_pattern[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y23_N19
dffeas \data_pattern[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[7]~20_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[7] .is_wysiwyg = "true";
defparam \data_pattern[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N4
cycloneive_lcell_comb \m1_dwdata[7]~feeder (
// Equation(s):
// \m1_dwdata[7]~feeder_combout  = data_pattern[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[7]),
	.cin(gnd),
	.combout(\m1_dwdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1_dwdata[7]~feeder .lut_mask = 16'hFF00;
defparam \m1_dwdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N5
dffeas \m1_dwdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1_dwdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[7]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[7] .is_wysiwyg = "true";
defparam \m1_dwdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N14
cycloneive_lcell_comb \master1_port|wdata~3 (
// Equation(s):
// \master1_port|wdata~3_combout  = (m1_dwdata[7] & reset_sync[2])

	.dataa(gnd),
	.datab(m1_dwdata[7]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master1_port|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~3 .lut_mask = 16'hC0C0;
defparam \master1_port|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N15
dffeas \master1_port|wdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[7] .is_wysiwyg = "true";
defparam \master1_port|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N18
cycloneive_lcell_comb \master1_port|Mux2~1 (
// Equation(s):
// \master1_port|Mux2~1_combout  = (\master1_port|Mux2~0_combout  & (((\master1_port|wdata [7]) # (!\master1_port|counter [0])))) # (!\master1_port|Mux2~0_combout  & (\master1_port|wdata [5] & ((\master1_port|counter [0]))))

	.dataa(\master1_port|Mux2~0_combout ),
	.datab(\master1_port|wdata [5]),
	.datac(\master1_port|wdata [7]),
	.datad(\master1_port|counter [0]),
	.cin(gnd),
	.combout(\master1_port|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Mux2~1 .lut_mask = 16'hE4AA;
defparam \master1_port|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N18
cycloneive_lcell_comb \master1_port|Selector25~3 (
// Equation(s):
// \master1_port|Selector25~3_combout  = (\master1_port|counter [2] & ((\master1_port|Mux2~1_combout ))) # (!\master1_port|counter [2] & (\master1_port|Mux2~3_combout ))

	.dataa(\master1_port|counter [2]),
	.datab(gnd),
	.datac(\master1_port|Mux2~3_combout ),
	.datad(\master1_port|Mux2~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~3 .lut_mask = 16'hFA50;
defparam \master1_port|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X4_Y23_N3
dffeas \sw_sync1[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync1[2] .is_wysiwyg = "true";
defparam \sw_sync1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y23_N21
dffeas \sw_sync2[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(sw_sync1[2]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync2[2] .is_wysiwyg = "true";
defparam \sw_sync2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N18
cycloneive_lcell_comb \full_address[11]~0 (
// Equation(s):
// \full_address[11]~0_combout  = (sw_sync2[2] & sw_sync2[3])

	.dataa(gnd),
	.datab(sw_sync2[2]),
	.datac(gnd),
	.datad(sw_sync2[3]),
	.cin(gnd),
	.combout(\full_address[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \full_address[11]~0 .lut_mask = 16'hCC00;
defparam \full_address[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y23_N19
dffeas \m1_daddr[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\full_address[11]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_daddr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_daddr[11] .is_wysiwyg = "true";
defparam \m1_daddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N0
cycloneive_lcell_comb \master1_port|addr~0 (
// Equation(s):
// \master1_port|addr~0_combout  = (reset_sync[2] & m1_daddr[11])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m1_daddr[11]),
	.cin(gnd),
	.combout(\master1_port|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|addr~0 .lut_mask = 16'hF000;
defparam \master1_port|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N1
dffeas \master1_port|addr[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|addr[11] .is_wysiwyg = "true";
defparam \master1_port|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N30
cycloneive_lcell_comb \master1_port|Selector25~1 (
// Equation(s):
// \master1_port|Selector25~1_combout  = (\master1_port|addr [11] & ((\master1_port|counter [2] & (\master1_port|state.SADDR~q )) # (!\master1_port|counter [2] & ((\master1_port|state.ADDR~q )))))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|state.SADDR~q ),
	.datac(\master1_port|addr [11]),
	.datad(\master1_port|state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~1 .lut_mask = 16'hD080;
defparam \master1_port|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N22
cycloneive_lcell_comb \master1_port|Selector25~2 (
// Equation(s):
// \master1_port|Selector25~2_combout  = (\master1_port|counter [3] & (\master1_port|counter [0] & (\master1_port|Selector25~1_combout  & \master1_port|counter [1])))

	.dataa(\master1_port|counter [3]),
	.datab(\master1_port|counter [0]),
	.datac(\master1_port|Selector25~1_combout ),
	.datad(\master1_port|counter [1]),
	.cin(gnd),
	.combout(\master1_port|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~2 .lut_mask = 16'h8000;
defparam \master1_port|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N26
cycloneive_lcell_comb \master1_port|Selector25~4 (
// Equation(s):
// \master1_port|Selector25~4_combout  = (\master1_port|Selector25~2_combout ) # ((\master1_port|state.WDATA~q  & (\master1_port|Selector25~3_combout  & !\master1_port|prev_state.ADDR~q )))

	.dataa(\master1_port|state.WDATA~q ),
	.datab(\master1_port|Selector25~3_combout ),
	.datac(\master1_port|Selector25~2_combout ),
	.datad(\master1_port|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~4 .lut_mask = 16'hF0F8;
defparam \master1_port|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N2
cycloneive_lcell_comb \master1_port|Selector25~9 (
// Equation(s):
// \master1_port|Selector25~9_combout  = (\master1_port|Selector25~0_combout ) # ((\master1_port|Selector25~4_combout ) # ((\master1_port|Selector25~8_combout  & !\master1_port|counter [1])))

	.dataa(\master1_port|Selector25~8_combout ),
	.datab(\master1_port|Selector25~0_combout ),
	.datac(\master1_port|Selector25~4_combout ),
	.datad(\master1_port|counter [1]),
	.cin(gnd),
	.combout(\master1_port|Selector25~9_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~9 .lut_mask = 16'hFCFE;
defparam \master1_port|Selector25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y23_N3
dffeas \master1_port|mwdata (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector25~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|mwdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|mwdata .is_wysiwyg = "true";
defparam \master1_port|mwdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N28
cycloneive_lcell_comb \master2_bridge|master|Decoder0~0 (
// Equation(s):
// \master2_bridge|master|Decoder0~0_combout  = (!\master2_bridge|master|counter [7] & (!\master2_bridge|master|counter [6] & (!\master2_bridge|master|counter [4] & !\master2_bridge|master|counter [5])))

	.dataa(\master2_bridge|master|counter [7]),
	.datab(\master2_bridge|master|counter [6]),
	.datac(\master2_bridge|master|counter [4]),
	.datad(\master2_bridge|master|counter [5]),
	.cin(gnd),
	.combout(\master2_bridge|master|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Decoder0~0 .lut_mask = 16'h0001;
defparam \master2_bridge|master|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N26
cycloneive_lcell_comb \master2_bridge|master|Equal1~2 (
// Equation(s):
// \master2_bridge|master|Equal1~2_combout  = (\master2_bridge|master|Equal1~0_combout  & (!\master2_bridge|master|counter [2] & (!\master2_bridge|master|counter [3] & \master2_bridge|master|Decoder0~0_combout )))

	.dataa(\master2_bridge|master|Equal1~0_combout ),
	.datab(\master2_bridge|master|counter [2]),
	.datac(\master2_bridge|master|counter [3]),
	.datad(\master2_bridge|master|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Equal1~2 .lut_mask = 16'h0200;
defparam \master2_bridge|master|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N24
cycloneive_lcell_comb \master2_bridge|master|Selector5~0 (
// Equation(s):
// \master2_bridge|master|Selector5~0_combout  = (\master2_bridge|master|Equal1~2_combout  & (\master2_bridge|master|state.REQ~q  & ((\bus_inst|bus_arbiter|state.M2~q )))) # (!\master2_bridge|master|Equal1~2_combout  & ((\master2_bridge|master|state.SADDR~q 
// ) # ((\master2_bridge|master|state.REQ~q  & \bus_inst|bus_arbiter|state.M2~q ))))

	.dataa(\master2_bridge|master|Equal1~2_combout ),
	.datab(\master2_bridge|master|state.REQ~q ),
	.datac(\master2_bridge|master|state.SADDR~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector5~0 .lut_mask = 16'hDC50;
defparam \master2_bridge|master|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N25
dffeas \master2_bridge|master|state.SADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|state.SADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|state.SADDR .is_wysiwyg = "true";
defparam \master2_bridge|master|state.SADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N22
cycloneive_lcell_comb \master2_bridge|master|Selector25~2 (
// Equation(s):
// \master2_bridge|master|Selector25~2_combout  = (!\master2_bridge|master|state.WDATA~q  & (\master2_bridge|master|mwdata~q  & (!\master2_bridge|master|state.ADDR~q  & !\master2_bridge|master|state.SADDR~q )))

	.dataa(\master2_bridge|master|state.WDATA~q ),
	.datab(\master2_bridge|master|mwdata~q ),
	.datac(\master2_bridge|master|state.ADDR~q ),
	.datad(\master2_bridge|master|state.SADDR~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector25~2 .lut_mask = 16'h0004;
defparam \master2_bridge|master|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~1 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~1_combout  = (\master2_bridge|uart_module|receiver|c_bits [4] & (!\master2_bridge|uart_module|receiver|c_bits [3] & !\master2_bridge|uart_module|receiver|c_bits [2]))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|receiver|c_bits [4]),
	.datac(\master2_bridge|uart_module|receiver|c_bits [3]),
	.datad(\master2_bridge|uart_module|receiver|c_bits [2]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~1 .lut_mask = 16'h000C;
defparam \master2_bridge|uart_module|receiver|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N24
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~2 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~2_combout  = (\master2_bridge|uart_module|receiver|c_bits [0] & (\master2_bridge|uart_module|receiver|Decoder0~1_combout  & (\master2_bridge|uart_module|receiver|Equal2~2_combout  & 
// \master2_bridge|uart_module|receiver|state.RX_DATA~q )))

	.dataa(\master2_bridge|uart_module|receiver|c_bits [0]),
	.datab(\master2_bridge|uart_module|receiver|Decoder0~1_combout ),
	.datac(\master2_bridge|uart_module|receiver|Equal2~2_combout ),
	.datad(\master2_bridge|uart_module|receiver|state.RX_DATA~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~2 .lut_mask = 16'h8000;
defparam \master2_bridge|uart_module|receiver|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N4
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[17]~1 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[17]~1_combout  = (\master2_bridge|uart_module|receiver|c_bits [1] & (((\master2_bridge|uart_module|receiver|temp_data [17])))) # (!\master2_bridge|uart_module|receiver|c_bits [1] & 
// ((\master2_bridge|uart_module|receiver|Decoder0~2_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # (!\master2_bridge|uart_module|receiver|Decoder0~2_combout  & ((\master2_bridge|uart_module|receiver|temp_data [17])))))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|c_bits [1]),
	.datac(\master2_bridge|uart_module|receiver|temp_data [17]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[17]~1 .lut_mask = 16'hE2F0;
defparam \master2_bridge|uart_module|receiver|temp_data[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N5
dffeas \master2_bridge|uart_module|receiver|temp_data[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[17]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[17] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N20
cycloneive_lcell_comb \master2_bridge|fifo_din~2 (
// Equation(s):
// \master2_bridge|fifo_din~2_combout  = (reset_sync[2] & \master2_bridge|uart_module|receiver|temp_data [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|uart_module|receiver|temp_data [17]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~2 .lut_mask = 16'hF000;
defparam \master2_bridge|fifo_din~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N21
dffeas \master2_bridge|fifo_din[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [17]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[17] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N8
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~38_NEW308 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~38_OTERM309  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [17])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~38_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [17]),
	.datac(\master2_bridge|fifo_queue|queue~38_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~38_OTERM309 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~38_NEW308 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~38_NEW308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y11_N9
dffeas \master2_bridge|fifo_queue|queue~38 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~38_OTERM309 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~38 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N27
dffeas \master2_bridge|fifo_queue|queue~80 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~80 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N0
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~17_NEW182 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~17_OTERM183  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [17])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~17_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [17]),
	.datac(\master2_bridge|fifo_queue|queue~17_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~17_OTERM183 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~17_NEW182 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~17_NEW182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N1
dffeas \master2_bridge|fifo_queue|queue~17 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~17_OTERM183 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~17 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~59_NEW224 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~59_OTERM225  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [17])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~59_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [17]),
	.datac(\master2_bridge|fifo_queue|queue~59_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~59_OTERM225 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~59_NEW224 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~59_NEW224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N15
dffeas \master2_bridge|fifo_queue|queue~59 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~59_OTERM225 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~59 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N6
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~187 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~187_combout  = (\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|rp [1])) # (!\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~59_q ))) # 
// (!\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~17_q ))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~17_q ),
	.datad(\master2_bridge|fifo_queue|queue~59_q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~187_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~187 .lut_mask = 16'hDC98;
defparam \master2_bridge|fifo_queue|queue~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N26
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~188 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~188_combout  = (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~187_combout  & ((\master2_bridge|fifo_queue|queue~80_q ))) # (!\master2_bridge|fifo_queue|queue~187_combout  & 
// (\master2_bridge|fifo_queue|queue~38_q )))) # (!\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~187_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|queue~38_q ),
	.datac(\master2_bridge|fifo_queue|queue~80_q ),
	.datad(\master2_bridge|fifo_queue|queue~187_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~188_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~188 .lut_mask = 16'hF588;
defparam \master2_bridge|fifo_queue|queue~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N18
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~164feeder (
// Equation(s):
// \master2_bridge|fifo_queue|queue~164feeder_combout  = \master2_bridge|fifo_din [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|fifo_din [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~164feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~164feeder .lut_mask = 16'hF0F0;
defparam \master2_bridge|fifo_queue|queue~164feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N19
dffeas \master2_bridge|fifo_queue|queue~164 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~164feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~164 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N5
dffeas \master2_bridge|fifo_queue|queue~143 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~143 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~101_NEW266 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~101_OTERM267  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [17])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~101_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [17]),
	.datac(\master2_bridge|fifo_queue|queue~101_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~101_OTERM267 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~101_NEW266 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~101_NEW266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y14_N25
dffeas \master2_bridge|fifo_queue|queue~101 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~101_OTERM267 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~101 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y14_N5
dffeas \master2_bridge|fifo_queue|queue~122 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~122 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~185 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~185_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~122_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~101_q ))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|queue~101_q ),
	.datac(\master2_bridge|fifo_queue|queue~122_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~185_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~185 .lut_mask = 16'hFA44;
defparam \master2_bridge|fifo_queue|queue~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~186 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~186_combout  = (\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~185_combout  & (\master2_bridge|fifo_queue|queue~164_q )) # (!\master2_bridge|fifo_queue|queue~185_combout  & 
// ((\master2_bridge|fifo_queue|queue~143_q ))))) # (!\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~185_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|queue~164_q ),
	.datac(\master2_bridge|fifo_queue|queue~143_q ),
	.datad(\master2_bridge|fifo_queue|queue~185_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~186_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~186 .lut_mask = 16'hDDA0;
defparam \master2_bridge|fifo_queue|queue~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~189 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~189_combout  = (\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~186_combout ))) # (!\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~188_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~188_combout ),
	.datad(\master2_bridge|fifo_queue|queue~186_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~189_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~189 .lut_mask = 16'hFC30;
defparam \master2_bridge|fifo_queue|queue~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N15
dffeas \master2_bridge|dwdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|dwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|dwdata[5] .is_wysiwyg = "true";
defparam \master2_bridge|dwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N8
cycloneive_lcell_comb \master2_bridge|master|wdata~0 (
// Equation(s):
// \master2_bridge|master|wdata~0_combout  = (reset_sync[2] & \master2_bridge|dwdata [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|dwdata [5]),
	.cin(gnd),
	.combout(\master2_bridge|master|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|wdata~0 .lut_mask = 16'hF000;
defparam \master2_bridge|master|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y16_N9
dffeas \master2_bridge|master|wdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|wdata[5] .is_wysiwyg = "true";
defparam \master2_bridge|master|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~5 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~5_combout  = (!\master2_bridge|uart_module|receiver|c_bits [1] & !\master2_bridge|uart_module|receiver|c_bits [0])

	.dataa(\master2_bridge|uart_module|receiver|c_bits [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|uart_module|receiver|c_bits [0]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~5 .lut_mask = 16'h0055;
defparam \master2_bridge|uart_module|receiver|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~3 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~3_combout  = (\master2_bridge|uart_module|receiver|state.RX_DATA~q  & (\master2_bridge|uart_module|receiver|Equal2~2_combout  & \master2_bridge|uart_module|receiver|Decoder0~1_combout ))

	.dataa(\master2_bridge|uart_module|receiver|state.RX_DATA~q ),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|Equal2~2_combout ),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~3 .lut_mask = 16'hA000;
defparam \master2_bridge|uart_module|receiver|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[16]~3 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[16]~3_combout  = (\master2_bridge|uart_module|receiver|Decoder0~5_combout  & ((\master2_bridge|uart_module|receiver|Decoder0~3_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~3_combout  & ((\master2_bridge|uart_module|receiver|temp_data [16]))))) # (!\master2_bridge|uart_module|receiver|Decoder0~5_combout  & (((\master2_bridge|uart_module|receiver|temp_data [16]))))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|Decoder0~5_combout ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [16]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[16]~3 .lut_mask = 16'hB8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N5
dffeas \master2_bridge|uart_module|receiver|temp_data[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[16]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[16] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneive_lcell_comb \master2_bridge|fifo_din~4 (
// Equation(s):
// \master2_bridge|fifo_din~4_combout  = (\master2_bridge|uart_module|receiver|temp_data [16] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|temp_data [16]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~4 .lut_mask = 16'hF000;
defparam \master2_bridge|fifo_din~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N23
dffeas \master2_bridge|fifo_din[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [16]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[16] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~100_NEW262 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~100_OTERM263  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [16])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~100_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [16]),
	.datac(\master2_bridge|fifo_queue|queue~100_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~100_OTERM263 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~100_NEW262 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~100_NEW262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y14_N21
dffeas \master2_bridge|fifo_queue|queue~100 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~100_OTERM263 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~100 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y14_N9
dffeas \master2_bridge|fifo_queue|queue~121 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~121 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N8
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~195 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~195_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~121_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~100_q ))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|queue~100_q ),
	.datac(\master2_bridge|fifo_queue|queue~121_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~195_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~195 .lut_mask = 16'hFA44;
defparam \master2_bridge|fifo_queue|queue~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N31
dffeas \master2_bridge|fifo_queue|queue~142 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~142 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~163feeder (
// Equation(s):
// \master2_bridge|fifo_queue|queue~163feeder_combout  = \master2_bridge|fifo_din [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|fifo_din [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~163feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~163feeder .lut_mask = 16'hF0F0;
defparam \master2_bridge|fifo_queue|queue~163feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N11
dffeas \master2_bridge|fifo_queue|queue~163 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~163 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~196 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~196_combout  = (\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~195_combout  & ((\master2_bridge|fifo_queue|queue~163_q ))) # (!\master2_bridge|fifo_queue|queue~195_combout  & 
// (\master2_bridge|fifo_queue|queue~142_q )))) # (!\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~195_combout ))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|queue~195_combout ),
	.datac(\master2_bridge|fifo_queue|queue~142_q ),
	.datad(\master2_bridge|fifo_queue|queue~163_q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~196_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~196 .lut_mask = 16'hEC64;
defparam \master2_bridge|fifo_queue|queue~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N8
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~37_NEW304 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~37_OTERM305  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [16])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~37_q )))

	.dataa(\master2_bridge|fifo_din [16]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~37_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~37_OTERM305 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~37_NEW304 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~37_NEW304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y12_N9
dffeas \master2_bridge|fifo_queue|queue~37 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~37_OTERM305 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~37 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y12_N3
dffeas \master2_bridge|fifo_queue|queue~79 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~79 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N6
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~16_NEW178 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~16_OTERM179  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [16])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~16_q )))

	.dataa(\master2_bridge|fifo_din [16]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~16_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~16_OTERM179 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~16_NEW178 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~16_NEW178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y12_N7
dffeas \master2_bridge|fifo_queue|queue~16 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~16_OTERM179 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~16 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N26
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~58_NEW220 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~58_OTERM221  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [16])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~58_q )))

	.dataa(\master2_bridge|fifo_din [16]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~58_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~58_OTERM221 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~58_NEW220 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~58_NEW220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y12_N27
dffeas \master2_bridge|fifo_queue|queue~58 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~58_OTERM221 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~58 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N0
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~197 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~197_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~58_q ) # (\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~16_q  & 
// ((!\master2_bridge|fifo_queue|rp [0]))))

	.dataa(\master2_bridge|fifo_queue|queue~16_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~58_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~197_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~197 .lut_mask = 16'hCCE2;
defparam \master2_bridge|fifo_queue|queue~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N2
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~198 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~198_combout  = (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~197_combout  & ((\master2_bridge|fifo_queue|queue~79_q ))) # (!\master2_bridge|fifo_queue|queue~197_combout  & 
// (\master2_bridge|fifo_queue|queue~37_q )))) # (!\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~197_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|queue~37_q ),
	.datac(\master2_bridge|fifo_queue|queue~79_q ),
	.datad(\master2_bridge|fifo_queue|queue~197_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~198_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~198 .lut_mask = 16'hF588;
defparam \master2_bridge|fifo_queue|queue~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N12
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~199 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~199_combout  = (\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~196_combout )) # (!\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~198_combout )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~196_combout ),
	.datad(\master2_bridge|fifo_queue|queue~198_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~199_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~199 .lut_mask = 16'hF3C0;
defparam \master2_bridge|fifo_queue|queue~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N13
dffeas \master2_bridge|dwdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~199_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|dwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|dwdata[4] .is_wysiwyg = "true";
defparam \master2_bridge|dwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N2
cycloneive_lcell_comb \master2_bridge|master|wdata~2 (
// Equation(s):
// \master2_bridge|master|wdata~2_combout  = (reset_sync[2] & \master2_bridge|dwdata [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|dwdata [4]),
	.cin(gnd),
	.combout(\master2_bridge|master|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|wdata~2 .lut_mask = 16'hF000;
defparam \master2_bridge|master|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y16_N3
dffeas \master2_bridge|master|wdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|wdata[4] .is_wysiwyg = "true";
defparam \master2_bridge|master|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~4 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~4_combout  = (\master2_bridge|uart_module|receiver|c_bits [1] & !\master2_bridge|uart_module|receiver|c_bits [0])

	.dataa(\master2_bridge|uart_module|receiver|c_bits [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|uart_module|receiver|c_bits [0]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~4 .lut_mask = 16'h00AA;
defparam \master2_bridge|uart_module|receiver|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[18]~2 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[18]~2_combout  = (\master2_bridge|uart_module|receiver|Decoder0~4_combout  & ((\master2_bridge|uart_module|receiver|Decoder0~3_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~3_combout  & ((\master2_bridge|uart_module|receiver|temp_data [18]))))) # (!\master2_bridge|uart_module|receiver|Decoder0~4_combout  & (((\master2_bridge|uart_module|receiver|temp_data [18]))))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|Decoder0~4_combout ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [18]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[18]~2 .lut_mask = 16'hB8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N31
dffeas \master2_bridge|uart_module|receiver|temp_data[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[18]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[18] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \master2_bridge|fifo_din~3 (
// Equation(s):
// \master2_bridge|fifo_din~3_combout  = (\master2_bridge|uart_module|receiver|temp_data [18] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|temp_data [18]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~3 .lut_mask = 16'hF000;
defparam \master2_bridge|fifo_din~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \master2_bridge|fifo_din[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [18]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[18] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N2
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~39_NEW306 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~39_OTERM307  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [18])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~39_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [18]),
	.datac(\master2_bridge|fifo_queue|queue~39_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~39_OTERM307 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~39_NEW306 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~39_NEW306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y11_N3
dffeas \master2_bridge|fifo_queue|queue~39 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~39_OTERM307 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~39 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N23
dffeas \master2_bridge|fifo_queue|queue~81 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~81 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~18_NEW180 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~18_OTERM181  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [18])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~18_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [18]),
	.datac(\master2_bridge|fifo_queue|queue~18_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~18_OTERM181 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~18_NEW180 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~18_NEW180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y11_N15
dffeas \master2_bridge|fifo_queue|queue~18 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~18_OTERM181 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~18 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N28
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~60_NEW222 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~60_OTERM223  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [18])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~60_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [18]),
	.datac(\master2_bridge|fifo_queue|queue~60_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~60_OTERM223 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~60_NEW222 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~60_NEW222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y11_N29
dffeas \master2_bridge|fifo_queue|queue~60 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~60_OTERM223 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~60 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~192 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~192_combout  = (\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|rp [1])) # (!\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~60_q ))) # 
// (!\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~18_q ))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~18_q ),
	.datad(\master2_bridge|fifo_queue|queue~60_q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~192_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~192 .lut_mask = 16'hDC98;
defparam \master2_bridge|fifo_queue|queue~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N22
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~193 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~193_combout  = (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~192_combout  & ((\master2_bridge|fifo_queue|queue~81_q ))) # (!\master2_bridge|fifo_queue|queue~192_combout  & 
// (\master2_bridge|fifo_queue|queue~39_q )))) # (!\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~192_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|queue~39_q ),
	.datac(\master2_bridge|fifo_queue|queue~81_q ),
	.datad(\master2_bridge|fifo_queue|queue~192_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~193_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~193 .lut_mask = 16'hF588;
defparam \master2_bridge|fifo_queue|queue~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~165feeder (
// Equation(s):
// \master2_bridge|fifo_queue|queue~165feeder_combout  = \master2_bridge|fifo_din [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|fifo_din [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~165feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~165feeder .lut_mask = 16'hF0F0;
defparam \master2_bridge|fifo_queue|queue~165feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N21
dffeas \master2_bridge|fifo_queue|queue~165 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~165 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N17
dffeas \master2_bridge|fifo_queue|queue~144 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~144 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N2
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~102_NEW264 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~102_OTERM265  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [18])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~102_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [18]),
	.datac(\master2_bridge|fifo_queue|queue~102_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~102_OTERM265 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~102_NEW264 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~102_NEW264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y14_N3
dffeas \master2_bridge|fifo_queue|queue~102 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~102_OTERM265 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~102 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y14_N29
dffeas \master2_bridge|fifo_queue|queue~123 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~123 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N28
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~190 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~190_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~123_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~102_q ))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|queue~102_q ),
	.datac(\master2_bridge|fifo_queue|queue~123_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~190_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~190 .lut_mask = 16'hFA44;
defparam \master2_bridge|fifo_queue|queue~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~191 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~191_combout  = (\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~190_combout  & (\master2_bridge|fifo_queue|queue~165_q )) # (!\master2_bridge|fifo_queue|queue~190_combout  & 
// ((\master2_bridge|fifo_queue|queue~144_q ))))) # (!\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~190_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|queue~165_q ),
	.datac(\master2_bridge|fifo_queue|queue~144_q ),
	.datad(\master2_bridge|fifo_queue|queue~190_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~191_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~191 .lut_mask = 16'hDDA0;
defparam \master2_bridge|fifo_queue|queue~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N0
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~194 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~194_combout  = (\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~191_combout ))) # (!\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~193_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~193_combout ),
	.datad(\master2_bridge|fifo_queue|queue~191_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~194_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~194 .lut_mask = 16'hFC30;
defparam \master2_bridge|fifo_queue|queue~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N1
dffeas \master2_bridge|dwdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|dwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|dwdata[6] .is_wysiwyg = "true";
defparam \master2_bridge|dwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N4
cycloneive_lcell_comb \master2_bridge|master|wdata~1 (
// Equation(s):
// \master2_bridge|master|wdata~1_combout  = (reset_sync[2] & \master2_bridge|dwdata [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|dwdata [6]),
	.cin(gnd),
	.combout(\master2_bridge|master|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|wdata~1 .lut_mask = 16'hF000;
defparam \master2_bridge|master|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y16_N5
dffeas \master2_bridge|master|wdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|wdata[6] .is_wysiwyg = "true";
defparam \master2_bridge|master|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N30
cycloneive_lcell_comb \master2_bridge|master|Mux2~0 (
// Equation(s):
// \master2_bridge|master|Mux2~0_combout  = (\master2_bridge|master|counter [0] & (((\master2_bridge|master|counter [1])))) # (!\master2_bridge|master|counter [0] & ((\master2_bridge|master|counter [1] & ((\master2_bridge|master|wdata [6]))) # 
// (!\master2_bridge|master|counter [1] & (\master2_bridge|master|wdata [4]))))

	.dataa(\master2_bridge|master|counter [0]),
	.datab(\master2_bridge|master|wdata [4]),
	.datac(\master2_bridge|master|wdata [6]),
	.datad(\master2_bridge|master|counter [1]),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux2~0 .lut_mask = 16'hFA44;
defparam \master2_bridge|master|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N10
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[19]~4 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[19]~4_combout  = (\master2_bridge|uart_module|receiver|c_bits [1] & ((\master2_bridge|uart_module|receiver|Decoder0~2_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~2_combout  & ((\master2_bridge|uart_module|receiver|temp_data [19]))))) # (!\master2_bridge|uart_module|receiver|c_bits [1] & (((\master2_bridge|uart_module|receiver|temp_data [19]))))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|c_bits [1]),
	.datac(\master2_bridge|uart_module|receiver|temp_data [19]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[19]~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[19]~4 .lut_mask = 16'hB8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[19]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N11
dffeas \master2_bridge|uart_module|receiver|temp_data[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[19]~4_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[19] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N6
cycloneive_lcell_comb \master2_bridge|fifo_din~5 (
// Equation(s):
// \master2_bridge|fifo_din~5_combout  = (\master2_bridge|uart_module|receiver|temp_data [19] & reset_sync[2])

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|receiver|temp_data [19]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~5 .lut_mask = 16'hC0C0;
defparam \master2_bridge|fifo_din~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N7
dffeas \master2_bridge|fifo_din[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [19]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[19] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~40_NEW302 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~40_OTERM303  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [19])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~40_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [19]),
	.datac(\master2_bridge|fifo_queue|queue~40_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~40_OTERM303 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~40_NEW302 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~40_NEW302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y12_N17
dffeas \master2_bridge|fifo_queue|queue~40 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~40_OTERM303 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~40 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y12_N19
dffeas \master2_bridge|fifo_queue|queue~82 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~82 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N12
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~61_NEW218 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~61_OTERM219  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [19])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~61_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [19]),
	.datac(\master2_bridge|fifo_queue|queue~61_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~61_OTERM219 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~61_NEW218 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~61_NEW218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y12_N13
dffeas \master2_bridge|fifo_queue|queue~61 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~61_OTERM219 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~61 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N22
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~19_NEW176 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~19_OTERM177  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [19])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~19_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [19]),
	.datac(\master2_bridge|fifo_queue|queue~19_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~19_OTERM177 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~19_NEW176 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~19_NEW176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y12_N23
dffeas \master2_bridge|fifo_queue|queue~19 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~19_OTERM177 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~19 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~202 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~202_combout  = (\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~61_q ) # ((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~19_q  & 
// !\master2_bridge|fifo_queue|rp [0]))))

	.dataa(\master2_bridge|fifo_queue|queue~61_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~19_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~202_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~202 .lut_mask = 16'hCCB8;
defparam \master2_bridge|fifo_queue|queue~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N18
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~203 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~203_combout  = (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~202_combout  & ((\master2_bridge|fifo_queue|queue~82_q ))) # (!\master2_bridge|fifo_queue|queue~202_combout  & 
// (\master2_bridge|fifo_queue|queue~40_q )))) # (!\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~202_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|queue~40_q ),
	.datac(\master2_bridge|fifo_queue|queue~82_q ),
	.datad(\master2_bridge|fifo_queue|queue~202_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~203_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~203 .lut_mask = 16'hF588;
defparam \master2_bridge|fifo_queue|queue~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N22
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~166feeder (
// Equation(s):
// \master2_bridge|fifo_queue|queue~166feeder_combout  = \master2_bridge|fifo_din [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|fifo_din [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~166feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~166feeder .lut_mask = 16'hF0F0;
defparam \master2_bridge|fifo_queue|queue~166feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N23
dffeas \master2_bridge|fifo_queue|queue~166 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~166 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~103_NEW260 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~103_OTERM261  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [19])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~103_q )))

	.dataa(\master2_bridge|fifo_din [19]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~103_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~103_OTERM261 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~103_NEW260 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~103_NEW260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y14_N15
dffeas \master2_bridge|fifo_queue|queue~103 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~103_OTERM261 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~103 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y14_N17
dffeas \master2_bridge|fifo_queue|queue~124 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~124 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~200 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~200_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~124_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~103_q ))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|queue~103_q ),
	.datac(\master2_bridge|fifo_queue|queue~124_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~200_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~200 .lut_mask = 16'hFA44;
defparam \master2_bridge|fifo_queue|queue~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N13
dffeas \master2_bridge|fifo_queue|queue~145 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~145 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N12
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~201 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~201_combout  = (\master2_bridge|fifo_queue|queue~200_combout  & ((\master2_bridge|fifo_queue|queue~166_q ) # ((!\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|queue~200_combout  & 
// (((\master2_bridge|fifo_queue|queue~145_q  & \master2_bridge|fifo_queue|rp [1]))))

	.dataa(\master2_bridge|fifo_queue|queue~166_q ),
	.datab(\master2_bridge|fifo_queue|queue~200_combout ),
	.datac(\master2_bridge|fifo_queue|queue~145_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~201_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~201 .lut_mask = 16'hB8CC;
defparam \master2_bridge|fifo_queue|queue~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N8
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~204 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~204_combout  = (\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~201_combout ))) # (!\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~203_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|queue~203_combout ),
	.datac(\master2_bridge|fifo_queue|rp [2]),
	.datad(\master2_bridge|fifo_queue|queue~201_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~204_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~204 .lut_mask = 16'hFC0C;
defparam \master2_bridge|fifo_queue|queue~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N9
dffeas \master2_bridge|dwdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~204_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|dwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|dwdata[7] .is_wysiwyg = "true";
defparam \master2_bridge|dwdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N6
cycloneive_lcell_comb \master2_bridge|master|wdata~3 (
// Equation(s):
// \master2_bridge|master|wdata~3_combout  = (reset_sync[2] & \master2_bridge|dwdata [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|dwdata [7]),
	.cin(gnd),
	.combout(\master2_bridge|master|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|wdata~3 .lut_mask = 16'hF000;
defparam \master2_bridge|master|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y16_N7
dffeas \master2_bridge|master|wdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|wdata[7] .is_wysiwyg = "true";
defparam \master2_bridge|master|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N16
cycloneive_lcell_comb \master2_bridge|master|Mux2~1 (
// Equation(s):
// \master2_bridge|master|Mux2~1_combout  = (\master2_bridge|master|counter [0] & ((\master2_bridge|master|Mux2~0_combout  & ((\master2_bridge|master|wdata [7]))) # (!\master2_bridge|master|Mux2~0_combout  & (\master2_bridge|master|wdata [5])))) # 
// (!\master2_bridge|master|counter [0] & (((\master2_bridge|master|Mux2~0_combout ))))

	.dataa(\master2_bridge|master|counter [0]),
	.datab(\master2_bridge|master|wdata [5]),
	.datac(\master2_bridge|master|Mux2~0_combout ),
	.datad(\master2_bridge|master|wdata [7]),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux2~1 .lut_mask = 16'hF858;
defparam \master2_bridge|master|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N18
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~8 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~8_combout  = (!\master2_bridge|uart_module|receiver|c_bits [4] & (\master2_bridge|uart_module|receiver|c_bits [3] & (\master2_bridge|uart_module|receiver|c_bits [0] & 
// \master2_bridge|uart_module|receiver|c_bits[4]~0_combout )))

	.dataa(\master2_bridge|uart_module|receiver|c_bits [4]),
	.datab(\master2_bridge|uart_module|receiver|c_bits [3]),
	.datac(\master2_bridge|uart_module|receiver|c_bits [0]),
	.datad(\master2_bridge|uart_module|receiver|c_bits[4]~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~8 .lut_mask = 16'h4000;
defparam \master2_bridge|uart_module|receiver|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N14
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[13]~6 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[13]~6_combout  = (\master2_bridge|uart_module|receiver|Decoder0~0_combout  & ((\master2_bridge|uart_module|receiver|Decoder0~8_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~8_combout  & ((\master2_bridge|uart_module|receiver|temp_data [13]))))) # (!\master2_bridge|uart_module|receiver|Decoder0~0_combout  & (((\master2_bridge|uart_module|receiver|temp_data [13]))))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|Decoder0~0_combout ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [13]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[13]~6 .lut_mask = 16'hB8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N15
dffeas \master2_bridge|uart_module|receiver|temp_data[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[13]~6_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[13] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N12
cycloneive_lcell_comb \master2_bridge|fifo_din~7 (
// Equation(s):
// \master2_bridge|fifo_din~7_combout  = (\master2_bridge|uart_module|receiver|temp_data [13] & reset_sync[2])

	.dataa(\master2_bridge|uart_module|receiver|temp_data [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~7 .lut_mask = 16'hAA00;
defparam \master2_bridge|fifo_din~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N13
dffeas \master2_bridge|fifo_din[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [13]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[13] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N22
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~34_NEW298 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~34_OTERM299  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [13])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~34_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [13]),
	.datac(\master2_bridge|fifo_queue|queue~34_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~34_OTERM299 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~34_NEW298 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~34_NEW298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y14_N23
dffeas \master2_bridge|fifo_queue|queue~34 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~34_OTERM299 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~34 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~13_NEW172 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~13_OTERM173  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [13])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~13_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [13]),
	.datac(\master2_bridge|fifo_queue|queue~13_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~13_OTERM173 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~13_NEW172 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~13_NEW172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y14_N25
dffeas \master2_bridge|fifo_queue|queue~13 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~13_OTERM173 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~13 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N26
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~55_NEW214 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~55_OTERM215  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [13])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~55_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [13]),
	.datac(\master2_bridge|fifo_queue|queue~55_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~55_OTERM215 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~55_NEW214 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~55_NEW214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y14_N27
dffeas \master2_bridge|fifo_queue|queue~55 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~55_OTERM215 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~55 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~212 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~212_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~55_q ) # (\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~13_q  & 
// ((!\master2_bridge|fifo_queue|rp [0]))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|queue~13_q ),
	.datac(\master2_bridge|fifo_queue|queue~55_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~212_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~212 .lut_mask = 16'hAAE4;
defparam \master2_bridge|fifo_queue|queue~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y14_N11
dffeas \master2_bridge|fifo_queue|queue~76 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~76 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~213 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~213_combout  = (\master2_bridge|fifo_queue|queue~212_combout  & (((\master2_bridge|fifo_queue|queue~76_q ) # (!\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|queue~212_combout  & 
// (\master2_bridge|fifo_queue|queue~34_q  & ((\master2_bridge|fifo_queue|rp [0]))))

	.dataa(\master2_bridge|fifo_queue|queue~34_q ),
	.datab(\master2_bridge|fifo_queue|queue~212_combout ),
	.datac(\master2_bridge|fifo_queue|queue~76_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~213_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~213 .lut_mask = 16'hE2CC;
defparam \master2_bridge|fifo_queue|queue~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N15
dffeas \master2_bridge|fifo_queue|queue~160 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~160 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N27
dffeas \master2_bridge|fifo_queue|queue~139 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~139 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N0
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~97_NEW256 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~97_OTERM257  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [13])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~97_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [13]),
	.datac(\master2_bridge|fifo_queue|queue~97_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~97_OTERM257 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~97_NEW256 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~97_NEW256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y14_N1
dffeas \master2_bridge|fifo_queue|queue~97 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~97_OTERM257 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~97 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y14_N27
dffeas \master2_bridge|fifo_queue|queue~118 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~118 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N26
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~210 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~210_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~118_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~97_q ))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|queue~97_q ),
	.datac(\master2_bridge|fifo_queue|queue~118_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~210_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~210 .lut_mask = 16'hFA44;
defparam \master2_bridge|fifo_queue|queue~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N26
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~211 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~211_combout  = (\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~210_combout  & (\master2_bridge|fifo_queue|queue~160_q )) # (!\master2_bridge|fifo_queue|queue~210_combout  & 
// ((\master2_bridge|fifo_queue|queue~139_q ))))) # (!\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~210_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|queue~160_q ),
	.datac(\master2_bridge|fifo_queue|queue~139_q ),
	.datad(\master2_bridge|fifo_queue|queue~210_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~211_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~211 .lut_mask = 16'hDDA0;
defparam \master2_bridge|fifo_queue|queue~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~214 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~214_combout  = (\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~211_combout ))) # (!\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~213_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~213_combout ),
	.datad(\master2_bridge|fifo_queue|queue~211_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~214_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~214 .lut_mask = 16'hFC30;
defparam \master2_bridge|fifo_queue|queue~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N11
dffeas \master2_bridge|dwdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~214_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|dwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|dwdata[1] .is_wysiwyg = "true";
defparam \master2_bridge|dwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N24
cycloneive_lcell_comb \master2_bridge|master|wdata~5 (
// Equation(s):
// \master2_bridge|master|wdata~5_combout  = (reset_sync[2] & \master2_bridge|dwdata [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|dwdata [1]),
	.cin(gnd),
	.combout(\master2_bridge|master|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|wdata~5 .lut_mask = 16'hF000;
defparam \master2_bridge|master|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y16_N25
dffeas \master2_bridge|master|wdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|wdata[1] .is_wysiwyg = "true";
defparam \master2_bridge|master|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N30
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~9 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~9_combout  = (!\master2_bridge|uart_module|receiver|c_bits [0] & (\master2_bridge|uart_module|receiver|c_bits [2] & !\master2_bridge|uart_module|receiver|c_bits [1]))

	.dataa(\master2_bridge|uart_module|receiver|c_bits [0]),
	.datab(\master2_bridge|uart_module|receiver|c_bits [2]),
	.datac(gnd),
	.datad(\master2_bridge|uart_module|receiver|c_bits [1]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~9 .lut_mask = 16'h0044;
defparam \master2_bridge|uart_module|receiver|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~10 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~10_combout  = (\master2_bridge|uart_module|receiver|Equal2~2_combout  & (!\master2_bridge|uart_module|receiver|c_bits [4] & (\master2_bridge|uart_module|receiver|c_bits [3] & 
// \master2_bridge|uart_module|receiver|state.RX_DATA~q )))

	.dataa(\master2_bridge|uart_module|receiver|Equal2~2_combout ),
	.datab(\master2_bridge|uart_module|receiver|c_bits [4]),
	.datac(\master2_bridge|uart_module|receiver|c_bits [3]),
	.datad(\master2_bridge|uart_module|receiver|state.RX_DATA~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~10 .lut_mask = 16'h2000;
defparam \master2_bridge|uart_module|receiver|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N26
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[12]~7 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[12]~7_combout  = (\master2_bridge|uart_module|receiver|Decoder0~9_combout  & ((\master2_bridge|uart_module|receiver|Decoder0~10_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~10_combout  & ((\master2_bridge|uart_module|receiver|temp_data [12]))))) # (!\master2_bridge|uart_module|receiver|Decoder0~9_combout  & (((\master2_bridge|uart_module|receiver|temp_data [12]))))

	.dataa(\master2_bridge|uart_module|receiver|Decoder0~9_combout ),
	.datab(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [12]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[12]~7 .lut_mask = 16'hD8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N27
dffeas \master2_bridge|uart_module|receiver|temp_data[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[12]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[12] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N0
cycloneive_lcell_comb \master2_bridge|fifo_din~8 (
// Equation(s):
// \master2_bridge|fifo_din~8_combout  = (reset_sync[2] & \master2_bridge|uart_module|receiver|temp_data [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|uart_module|receiver|temp_data [12]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~8_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~8 .lut_mask = 16'hF000;
defparam \master2_bridge|fifo_din~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N1
dffeas \master2_bridge|fifo_din[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [12]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[12] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~96_NEW254 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~96_OTERM255  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [12])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~96_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [12]),
	.datac(\master2_bridge|fifo_queue|queue~96_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~96_OTERM255 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~96_NEW254 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~96_NEW254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y13_N15
dffeas \master2_bridge|fifo_queue|queue~96 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~96_OTERM255 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~96 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N13
dffeas \master2_bridge|fifo_queue|queue~117 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~117 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N12
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~215 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~215_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~117_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~96_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~96_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~117_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~215_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~215 .lut_mask = 16'hFC22;
defparam \master2_bridge|fifo_queue|queue~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~159feeder (
// Equation(s):
// \master2_bridge|fifo_queue|queue~159feeder_combout  = \master2_bridge|fifo_din [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|fifo_din [12]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~159feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~159feeder .lut_mask = 16'hFF00;
defparam \master2_bridge|fifo_queue|queue~159feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N25
dffeas \master2_bridge|fifo_queue|queue~159 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~159 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N31
dffeas \master2_bridge|fifo_queue|queue~138 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~138 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~216 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~216_combout  = (\master2_bridge|fifo_queue|queue~215_combout  & ((\master2_bridge|fifo_queue|queue~159_q ) # ((!\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|queue~215_combout  & 
// (((\master2_bridge|fifo_queue|queue~138_q  & \master2_bridge|fifo_queue|rp [1]))))

	.dataa(\master2_bridge|fifo_queue|queue~215_combout ),
	.datab(\master2_bridge|fifo_queue|queue~159_q ),
	.datac(\master2_bridge|fifo_queue|queue~138_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~216_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~216 .lut_mask = 16'hD8AA;
defparam \master2_bridge|fifo_queue|queue~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~33_NEW296 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~33_OTERM297  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [12])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~33_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [12]),
	.datac(\master2_bridge|fifo_queue|queue~33_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~33_OTERM297 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~33_NEW296 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~33_NEW296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N5
dffeas \master2_bridge|fifo_queue|queue~33 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~33_OTERM297 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~33 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y12_N27
dffeas \master2_bridge|fifo_queue|queue~75 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~75 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N6
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~54_NEW212 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~54_OTERM213  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [12])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~54_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [12]),
	.datac(\master2_bridge|fifo_queue|queue~54_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~54_OTERM213 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~54_NEW212 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~54_NEW212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N7
dffeas \master2_bridge|fifo_queue|queue~54 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~54_OTERM213 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~54 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~12_NEW170 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~12_OTERM171  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [12])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~12_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [12]),
	.datac(\master2_bridge|fifo_queue|queue~12_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~12_OTERM171 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~12_NEW170 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~12_NEW170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N25
dffeas \master2_bridge|fifo_queue|queue~12 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~12_OTERM171 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~12 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N0
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~217 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~217_combout  = (\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~54_q )) # 
// (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~12_q )))))

	.dataa(\master2_bridge|fifo_queue|queue~54_q ),
	.datab(\master2_bridge|fifo_queue|queue~12_q ),
	.datac(\master2_bridge|fifo_queue|rp [0]),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~217_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~217 .lut_mask = 16'hFA0C;
defparam \master2_bridge|fifo_queue|queue~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N26
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~218 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~218_combout  = (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~217_combout  & ((\master2_bridge|fifo_queue|queue~75_q ))) # (!\master2_bridge|fifo_queue|queue~217_combout  & 
// (\master2_bridge|fifo_queue|queue~33_q )))) # (!\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~217_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|queue~33_q ),
	.datac(\master2_bridge|fifo_queue|queue~75_q ),
	.datad(\master2_bridge|fifo_queue|queue~217_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~218_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~218 .lut_mask = 16'hF588;
defparam \master2_bridge|fifo_queue|queue~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N6
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~219 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~219_combout  = (\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~216_combout )) # (!\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~218_combout )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~216_combout ),
	.datad(\master2_bridge|fifo_queue|queue~218_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~219_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~219 .lut_mask = 16'hF3C0;
defparam \master2_bridge|fifo_queue|queue~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N7
dffeas \master2_bridge|dwdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~219_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|dwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|dwdata[0] .is_wysiwyg = "true";
defparam \master2_bridge|dwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N22
cycloneive_lcell_comb \master2_bridge|master|wdata~6 (
// Equation(s):
// \master2_bridge|master|wdata~6_combout  = (reset_sync[2] & \master2_bridge|dwdata [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|dwdata [0]),
	.cin(gnd),
	.combout(\master2_bridge|master|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|wdata~6 .lut_mask = 16'hF000;
defparam \master2_bridge|master|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y16_N23
dffeas \master2_bridge|master|wdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|master|wdata~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|wdata[0] .is_wysiwyg = "true";
defparam \master2_bridge|master|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N0
cycloneive_lcell_comb \master2_bridge|master|Mux2~2 (
// Equation(s):
// \master2_bridge|master|Mux2~2_combout  = (\master2_bridge|master|counter [0] & ((\master2_bridge|master|wdata [1]) # ((\master2_bridge|master|counter [1])))) # (!\master2_bridge|master|counter [0] & (((\master2_bridge|master|wdata [0] & 
// !\master2_bridge|master|counter [1]))))

	.dataa(\master2_bridge|master|counter [0]),
	.datab(\master2_bridge|master|wdata [1]),
	.datac(\master2_bridge|master|wdata [0]),
	.datad(\master2_bridge|master|counter [1]),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux2~2 .lut_mask = 16'hAAD8;
defparam \master2_bridge|master|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~6 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~6_combout  = (!\master2_bridge|uart_module|receiver|c_bits [4] & (\master2_bridge|uart_module|receiver|state.RX_DATA~q  & \master2_bridge|uart_module|receiver|Equal2~2_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|receiver|c_bits [4]),
	.datac(\master2_bridge|uart_module|receiver|state.RX_DATA~q ),
	.datad(\master2_bridge|uart_module|receiver|Equal2~2_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~6 .lut_mask = 16'h3000;
defparam \master2_bridge|uart_module|receiver|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~7 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~7_combout  = (\master2_bridge|uart_module|receiver|c_bits [3] & (!\master2_bridge|uart_module|receiver|c_bits [0] & (\master2_bridge|uart_module|receiver|c_bits [1] & 
// \master2_bridge|uart_module|receiver|Decoder0~6_combout )))

	.dataa(\master2_bridge|uart_module|receiver|c_bits [3]),
	.datab(\master2_bridge|uart_module|receiver|c_bits [0]),
	.datac(\master2_bridge|uart_module|receiver|c_bits [1]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~7 .lut_mask = 16'h2000;
defparam \master2_bridge|uart_module|receiver|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[14]~5 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[14]~5_combout  = (\master2_bridge|uart_module|receiver|c_bits [2] & ((\master2_bridge|uart_module|receiver|Decoder0~7_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~7_combout  & ((\master2_bridge|uart_module|receiver|temp_data [14]))))) # (!\master2_bridge|uart_module|receiver|c_bits [2] & (((\master2_bridge|uart_module|receiver|temp_data [14]))))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|c_bits [2]),
	.datac(\master2_bridge|uart_module|receiver|temp_data [14]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[14]~5 .lut_mask = 16'hB8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N17
dffeas \master2_bridge|uart_module|receiver|temp_data[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[14]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[14] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N22
cycloneive_lcell_comb \master2_bridge|fifo_din~6 (
// Equation(s):
// \master2_bridge|fifo_din~6_combout  = (\master2_bridge|uart_module|receiver|temp_data [14] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|temp_data [14]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~6 .lut_mask = 16'hF000;
defparam \master2_bridge|fifo_din~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N23
dffeas \master2_bridge|fifo_din[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [14]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[14] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N28
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~35_NEW300 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~35_OTERM301  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [14])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~35_q )))

	.dataa(\master2_bridge|fifo_din [14]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~35_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~35_OTERM301 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~35_NEW300 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~35_NEW300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y14_N29
dffeas \master2_bridge|fifo_queue|queue~35 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~35_OTERM301 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~35 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y14_N7
dffeas \master2_bridge|fifo_queue|queue~77 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~77 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N8
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~14_NEW174 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~14_OTERM175  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [14])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~14_q )))

	.dataa(\master2_bridge|fifo_din [14]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~14_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~14_OTERM175 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~14_NEW174 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~14_NEW174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y14_N9
dffeas \master2_bridge|fifo_queue|queue~14 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~14_OTERM175 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~14 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~56_NEW216 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~56_OTERM217  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [14])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~56_q )))

	.dataa(\master2_bridge|fifo_din [14]),
	.datab(\master2_bridge|fifo_queue|queue~176_combout ),
	.datac(\master2_bridge|fifo_queue|queue~56_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~56_OTERM217 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~56_NEW216 .lut_mask = 16'hB8B8;
defparam \master2_bridge|fifo_queue|queue~56_NEW216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y14_N5
dffeas \master2_bridge|fifo_queue|queue~56 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~56_OTERM217 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~56 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~207 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~207_combout  = (\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~56_q ))) # 
// (!\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~14_q ))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|queue~14_q ),
	.datac(\master2_bridge|fifo_queue|queue~56_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~207_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~207 .lut_mask = 16'hFA44;
defparam \master2_bridge|fifo_queue|queue~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N6
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~208 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~208_combout  = (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~207_combout  & ((\master2_bridge|fifo_queue|queue~77_q ))) # (!\master2_bridge|fifo_queue|queue~207_combout  & 
// (\master2_bridge|fifo_queue|queue~35_q )))) # (!\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~207_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|queue~35_q ),
	.datac(\master2_bridge|fifo_queue|queue~77_q ),
	.datad(\master2_bridge|fifo_queue|queue~207_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~208_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~208 .lut_mask = 16'hF588;
defparam \master2_bridge|fifo_queue|queue~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N3
dffeas \master2_bridge|fifo_queue|queue~161 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~161 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N29
dffeas \master2_bridge|fifo_queue|queue~140 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~140 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~98_NEW258 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~98_OTERM259  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [14])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~98_q )))

	.dataa(\master2_bridge|fifo_din [14]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~98_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~98_OTERM259 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~98_NEW258 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~98_NEW258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y14_N11
dffeas \master2_bridge|fifo_queue|queue~98 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~98_OTERM259 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~98 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y14_N7
dffeas \master2_bridge|fifo_queue|queue~119 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~119 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N6
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~205 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~205_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~119_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~98_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~98_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~119_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~205_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~205 .lut_mask = 16'hFC22;
defparam \master2_bridge|fifo_queue|queue~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N28
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~206 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~206_combout  = (\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~205_combout  & (\master2_bridge|fifo_queue|queue~161_q )) # (!\master2_bridge|fifo_queue|queue~205_combout  & 
// ((\master2_bridge|fifo_queue|queue~140_q ))))) # (!\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~205_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|queue~161_q ),
	.datac(\master2_bridge|fifo_queue|queue~140_q ),
	.datad(\master2_bridge|fifo_queue|queue~205_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~206_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~206 .lut_mask = 16'hDDA0;
defparam \master2_bridge|fifo_queue|queue~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N22
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~209 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~209_combout  = (\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~206_combout ))) # (!\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~208_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~208_combout ),
	.datad(\master2_bridge|fifo_queue|queue~206_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~209_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~209 .lut_mask = 16'hFC30;
defparam \master2_bridge|fifo_queue|queue~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N23
dffeas \master2_bridge|dwdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|dwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|dwdata[2] .is_wysiwyg = "true";
defparam \master2_bridge|dwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N14
cycloneive_lcell_comb \master2_bridge|master|wdata~4 (
// Equation(s):
// \master2_bridge|master|wdata~4_combout  = (reset_sync[2] & \master2_bridge|dwdata [2])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\master2_bridge|dwdata [2]),
	.cin(gnd),
	.combout(\master2_bridge|master|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|wdata~4 .lut_mask = 16'hCC00;
defparam \master2_bridge|master|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N15
dffeas \master2_bridge|master|wdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|wdata[2] .is_wysiwyg = "true";
defparam \master2_bridge|master|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N28
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~11 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~11_combout  = (\master2_bridge|uart_module|receiver|c_bits [2] & \master2_bridge|uart_module|receiver|c_bits [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|c_bits [2]),
	.datad(\master2_bridge|uart_module|receiver|c_bits [1]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~11 .lut_mask = 16'hF000;
defparam \master2_bridge|uart_module|receiver|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N26
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[15]~8 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[15]~8_combout  = (\master2_bridge|uart_module|receiver|Decoder0~11_combout  & ((\master2_bridge|uart_module|receiver|Decoder0~8_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~8_combout  & ((\master2_bridge|uart_module|receiver|temp_data [15]))))) # (!\master2_bridge|uart_module|receiver|Decoder0~11_combout  & (((\master2_bridge|uart_module|receiver|temp_data [15]))))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|Decoder0~11_combout ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [15]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[15]~8 .lut_mask = 16'hB8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N27
dffeas \master2_bridge|uart_module|receiver|temp_data[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[15]~8_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[15] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N16
cycloneive_lcell_comb \master2_bridge|fifo_din~9 (
// Equation(s):
// \master2_bridge|fifo_din~9_combout  = (reset_sync[2] & \master2_bridge|uart_module|receiver|temp_data [15])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|temp_data [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~9_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~9 .lut_mask = 16'hA0A0;
defparam \master2_bridge|fifo_din~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N17
dffeas \master2_bridge|fifo_din[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [15]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[15] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~15_NEW168 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~15_OTERM169  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [15])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~15_q )))

	.dataa(\master2_bridge|fifo_din [15]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~15_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~15_OTERM169 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~15_NEW168 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~15_NEW168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N31
dffeas \master2_bridge|fifo_queue|queue~15 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~15_OTERM169 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~15 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N2
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~57_NEW210 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~57_OTERM211  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [15])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~57_q )))

	.dataa(\master2_bridge|fifo_din [15]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~57_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~57_OTERM211 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~57_NEW210 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~57_NEW210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N3
dffeas \master2_bridge|fifo_queue|queue~57 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~57_OTERM211 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~57 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~222 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~222_combout  = (\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~57_q ))) # 
// (!\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~15_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~15_q ),
	.datab(\master2_bridge|fifo_queue|queue~57_q ),
	.datac(\master2_bridge|fifo_queue|rp [0]),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~222_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~222 .lut_mask = 16'hFC0A;
defparam \master2_bridge|fifo_queue|queue~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N3
dffeas \master2_bridge|fifo_queue|queue~78 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~78 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N0
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~36_NEW294 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~36_OTERM295  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [15])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~36_q )))

	.dataa(\master2_bridge|fifo_din [15]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~36_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~36_OTERM295 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~36_NEW294 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~36_NEW294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N1
dffeas \master2_bridge|fifo_queue|queue~36 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~36_OTERM295 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~36 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N2
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~223 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~223_combout  = (\master2_bridge|fifo_queue|queue~222_combout  & (((\master2_bridge|fifo_queue|queue~78_q )) # (!\master2_bridge|fifo_queue|rp [0]))) # (!\master2_bridge|fifo_queue|queue~222_combout  & 
// (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~36_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~222_combout ),
	.datab(\master2_bridge|fifo_queue|rp [0]),
	.datac(\master2_bridge|fifo_queue|queue~78_q ),
	.datad(\master2_bridge|fifo_queue|queue~36_q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~223_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~223 .lut_mask = 16'hE6A2;
defparam \master2_bridge|fifo_queue|queue~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N26
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~99_NEW252 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~99_OTERM253  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [15])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~99_q )))

	.dataa(\master2_bridge|fifo_din [15]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~99_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~99_OTERM253 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~99_NEW252 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~99_NEW252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y13_N27
dffeas \master2_bridge|fifo_queue|queue~99 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~99_OTERM253 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~99 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y13_N13
dffeas \master2_bridge|fifo_queue|queue~120 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~120 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N12
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~220 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~220_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~120_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~99_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~99_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~120_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~220_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~220 .lut_mask = 16'hFC22;
defparam \master2_bridge|fifo_queue|queue~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N28
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~162feeder (
// Equation(s):
// \master2_bridge|fifo_queue|queue~162feeder_combout  = \master2_bridge|fifo_din [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|fifo_din [15]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~162feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~162feeder .lut_mask = 16'hFF00;
defparam \master2_bridge|fifo_queue|queue~162feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N29
dffeas \master2_bridge|fifo_queue|queue~162 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~162 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N1
dffeas \master2_bridge|fifo_queue|queue~141 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~141 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N0
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~221 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~221_combout  = (\master2_bridge|fifo_queue|queue~220_combout  & ((\master2_bridge|fifo_queue|queue~162_q ) # ((!\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|queue~220_combout  & 
// (((\master2_bridge|fifo_queue|queue~141_q  & \master2_bridge|fifo_queue|rp [1]))))

	.dataa(\master2_bridge|fifo_queue|queue~220_combout ),
	.datab(\master2_bridge|fifo_queue|queue~162_q ),
	.datac(\master2_bridge|fifo_queue|queue~141_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~221_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~221 .lut_mask = 16'hD8AA;
defparam \master2_bridge|fifo_queue|queue~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~224 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~224_combout  = (\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~221_combout ))) # (!\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~223_combout ))

	.dataa(\master2_bridge|fifo_queue|queue~223_combout ),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~221_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~224_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~224 .lut_mask = 16'hE2E2;
defparam \master2_bridge|fifo_queue|queue~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N11
dffeas \master2_bridge|dwdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~224_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|dwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|dwdata[3] .is_wysiwyg = "true";
defparam \master2_bridge|dwdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N20
cycloneive_lcell_comb \master2_bridge|master|wdata~7 (
// Equation(s):
// \master2_bridge|master|wdata~7_combout  = (reset_sync[2] & \master2_bridge|dwdata [3])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\master2_bridge|dwdata [3]),
	.cin(gnd),
	.combout(\master2_bridge|master|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|wdata~7 .lut_mask = 16'hCC00;
defparam \master2_bridge|master|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N21
dffeas \master2_bridge|master|wdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|wdata[3] .is_wysiwyg = "true";
defparam \master2_bridge|master|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N18
cycloneive_lcell_comb \master2_bridge|master|Mux2~3 (
// Equation(s):
// \master2_bridge|master|Mux2~3_combout  = (\master2_bridge|master|Mux2~2_combout  & (((\master2_bridge|master|wdata [3]) # (!\master2_bridge|master|counter [1])))) # (!\master2_bridge|master|Mux2~2_combout  & (\master2_bridge|master|wdata [2] & 
// (\master2_bridge|master|counter [1])))

	.dataa(\master2_bridge|master|Mux2~2_combout ),
	.datab(\master2_bridge|master|wdata [2]),
	.datac(\master2_bridge|master|counter [1]),
	.datad(\master2_bridge|master|wdata [3]),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux2~3 .lut_mask = 16'hEA4A;
defparam \master2_bridge|master|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N6
cycloneive_lcell_comb \master2_bridge|master|Selector25~1 (
// Equation(s):
// \master2_bridge|master|Selector25~1_combout  = (\master2_bridge|master|Selector16~0_combout  & ((\master2_bridge|master|counter [2] & (\master2_bridge|master|Mux2~1_combout )) # (!\master2_bridge|master|counter [2] & 
// ((\master2_bridge|master|Mux2~3_combout )))))

	.dataa(\master2_bridge|master|counter [2]),
	.datab(\master2_bridge|master|Selector16~0_combout ),
	.datac(\master2_bridge|master|Mux2~1_combout ),
	.datad(\master2_bridge|master|Mux2~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector25~1 .lut_mask = 16'hC480;
defparam \master2_bridge|master|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~17 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~17_combout  = (\master2_bridge|uart_module|receiver|c_bits [0] & (!\master2_bridge|uart_module|receiver|c_bits [2] & (!\master2_bridge|uart_module|receiver|c_bits [3] & 
// \master2_bridge|uart_module|receiver|Decoder0~6_combout )))

	.dataa(\master2_bridge|uart_module|receiver|c_bits [0]),
	.datab(\master2_bridge|uart_module|receiver|c_bits [2]),
	.datac(\master2_bridge|uart_module|receiver|c_bits [3]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~17 .lut_mask = 16'h0200;
defparam \master2_bridge|uart_module|receiver|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[3]~19 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[3]~19_combout  = (\master2_bridge|uart_module|receiver|c_bits [1] & ((\master2_bridge|uart_module|receiver|Decoder0~17_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~17_combout  & ((\master2_bridge|uart_module|receiver|temp_data [3]))))) # (!\master2_bridge|uart_module|receiver|c_bits [1] & (((\master2_bridge|uart_module|receiver|temp_data [3]))))

	.dataa(\master2_bridge|uart_module|receiver|c_bits [1]),
	.datab(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [3]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[3]~19 .lut_mask = 16'hD8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N11
dffeas \master2_bridge|uart_module|receiver|temp_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[3]~19_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[3] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneive_lcell_comb \master2_bridge|fifo_din~20 (
// Equation(s):
// \master2_bridge|fifo_din~20_combout  = (\master2_bridge|uart_module|receiver|temp_data [3] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|temp_data [3]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~20_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~20 .lut_mask = 16'hF000;
defparam \master2_bridge|fifo_din~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N9
dffeas \master2_bridge|fifo_din[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[3] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~87_NEW230 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~87_OTERM231  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [3])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~87_q )))

	.dataa(\master2_bridge|fifo_din [3]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~87_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~87_OTERM231 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~87_NEW230 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~87_NEW230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N31
dffeas \master2_bridge|fifo_queue|queue~87 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~87_OTERM231 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~87 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N11
dffeas \master2_bridge|fifo_queue|queue~108 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~108 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~275 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~275_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~108_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~87_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~87_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~108_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~275_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~275 .lut_mask = 16'hFC22;
defparam \master2_bridge|fifo_queue|queue~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~150feeder (
// Equation(s):
// \master2_bridge|fifo_queue|queue~150feeder_combout  = \master2_bridge|fifo_din [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|fifo_din [3]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~150feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~150feeder .lut_mask = 16'hFF00;
defparam \master2_bridge|fifo_queue|queue~150feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N17
dffeas \master2_bridge|fifo_queue|queue~150 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~150 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N3
dffeas \master2_bridge|fifo_queue|queue~129 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~129 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N2
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~276 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~276_combout  = (\master2_bridge|fifo_queue|queue~275_combout  & ((\master2_bridge|fifo_queue|queue~150_q ) # ((!\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|queue~275_combout  & 
// (((\master2_bridge|fifo_queue|queue~129_q  & \master2_bridge|fifo_queue|rp [1]))))

	.dataa(\master2_bridge|fifo_queue|queue~275_combout ),
	.datab(\master2_bridge|fifo_queue|queue~150_q ),
	.datac(\master2_bridge|fifo_queue|queue~129_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~276_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~276 .lut_mask = 16'hD8AA;
defparam \master2_bridge|fifo_queue|queue~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N6
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~24_NEW272 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~24_OTERM273  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [3])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~24_q )))

	.dataa(\master2_bridge|fifo_din [3]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~24_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~24_OTERM273 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~24_NEW272 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~24_NEW272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N7
dffeas \master2_bridge|fifo_queue|queue~24 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~24_OTERM273 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~24 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y11_N9
dffeas \master2_bridge|fifo_queue|queue~66 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~66 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~3_NEW146 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~3_OTERM147  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [3])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~3_q )))

	.dataa(\master2_bridge|fifo_din [3]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~3_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~3_OTERM147 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~3_NEW146 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~3_NEW146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N11
dffeas \master2_bridge|fifo_queue|queue~3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~3_OTERM147 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~3 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~45_NEW188 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~45_OTERM189  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [3])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~45_q )))

	.dataa(\master2_bridge|fifo_din [3]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~45_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~45_OTERM189 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~45_NEW188 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~45_NEW188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N17
dffeas \master2_bridge|fifo_queue|queue~45 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~45_OTERM189 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~45 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~277 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~277_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0]) # (\master2_bridge|fifo_queue|queue~45_q )))) # (!\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~3_q  & 
// (!\master2_bridge|fifo_queue|rp [0])))

	.dataa(\master2_bridge|fifo_queue|queue~3_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|rp [0]),
	.datad(\master2_bridge|fifo_queue|queue~45_q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~277_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~277 .lut_mask = 16'hCEC2;
defparam \master2_bridge|fifo_queue|queue~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N8
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~278 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~278_combout  = (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~277_combout  & ((\master2_bridge|fifo_queue|queue~66_q ))) # (!\master2_bridge|fifo_queue|queue~277_combout  & 
// (\master2_bridge|fifo_queue|queue~24_q )))) # (!\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~277_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~24_q ),
	.datab(\master2_bridge|fifo_queue|rp [0]),
	.datac(\master2_bridge|fifo_queue|queue~66_q ),
	.datad(\master2_bridge|fifo_queue|queue~277_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~278_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~278 .lut_mask = 16'hF388;
defparam \master2_bridge|fifo_queue|queue~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N2
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~279 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~279_combout  = (\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~276_combout )) # (!\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~278_combout )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~276_combout ),
	.datad(\master2_bridge|fifo_queue|queue~278_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~279_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~279 .lut_mask = 16'hF3C0;
defparam \master2_bridge|fifo_queue|queue~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N3
dffeas \master2_bridge|bb_addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~279_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|bb_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|bb_addr[3] .is_wysiwyg = "true";
defparam \master2_bridge|bb_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N30
cycloneive_lcell_comb \master2_bridge|master|addr~10 (
// Equation(s):
// \master2_bridge|master|addr~10_combout  = (reset_sync[2] & \master2_bridge|bb_addr [3])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(\master2_bridge|bb_addr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|master|addr~10_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|addr~10 .lut_mask = 16'hC0C0;
defparam \master2_bridge|master|addr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N31
dffeas \master2_bridge|master|addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|addr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|addr[3] .is_wysiwyg = "true";
defparam \master2_bridge|master|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N8
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~16 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~16_combout  = (!\master2_bridge|uart_module|receiver|c_bits [2] & \master2_bridge|uart_module|receiver|c_bits [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|c_bits [2]),
	.datad(\master2_bridge|uart_module|receiver|c_bits [1]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~16 .lut_mask = 16'h0F00;
defparam \master2_bridge|uart_module|receiver|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N16
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~15 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~15_combout  = (!\master2_bridge|uart_module|receiver|c_bits [4] & (!\master2_bridge|uart_module|receiver|c_bits [3] & (!\master2_bridge|uart_module|receiver|c_bits [0] & 
// \master2_bridge|uart_module|receiver|c_bits[4]~0_combout )))

	.dataa(\master2_bridge|uart_module|receiver|c_bits [4]),
	.datab(\master2_bridge|uart_module|receiver|c_bits [3]),
	.datac(\master2_bridge|uart_module|receiver|c_bits [0]),
	.datad(\master2_bridge|uart_module|receiver|c_bits[4]~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~15 .lut_mask = 16'h0100;
defparam \master2_bridge|uart_module|receiver|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N6
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[2]~16 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[2]~16_combout  = (\master2_bridge|uart_module|receiver|Decoder0~16_combout  & ((\master2_bridge|uart_module|receiver|Decoder0~15_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~15_combout  & ((\master2_bridge|uart_module|receiver|temp_data [2]))))) # (!\master2_bridge|uart_module|receiver|Decoder0~16_combout  & (((\master2_bridge|uart_module|receiver|temp_data [2]))))

	.dataa(\master2_bridge|uart_module|receiver|Decoder0~16_combout ),
	.datab(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [2]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[2]~16 .lut_mask = 16'hD8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N7
dffeas \master2_bridge|uart_module|receiver|temp_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[2]~16_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[2] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N24
cycloneive_lcell_comb \master2_bridge|fifo_din~17 (
// Equation(s):
// \master2_bridge|fifo_din~17_combout  = (reset_sync[2] & \master2_bridge|uart_module|receiver|temp_data [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|uart_module|receiver|temp_data [2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~17_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~17 .lut_mask = 16'hF000;
defparam \master2_bridge|fifo_din~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N25
dffeas \master2_bridge|fifo_din[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[2] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N18
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~86_NEW236 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~86_OTERM237  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [2])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~86_q )))

	.dataa(\master2_bridge|fifo_din [2]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~86_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~86_OTERM237 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~86_NEW236 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~86_NEW236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y13_N19
dffeas \master2_bridge|fifo_queue|queue~86 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~86_OTERM237 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~86 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y13_N17
dffeas \master2_bridge|fifo_queue|queue~107 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~107 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~260 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~260_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~107_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~86_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~86_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~107_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~260_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~260 .lut_mask = 16'hFC22;
defparam \master2_bridge|fifo_queue|queue~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N18
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~149feeder (
// Equation(s):
// \master2_bridge|fifo_queue|queue~149feeder_combout  = \master2_bridge|fifo_din [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|fifo_din [2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~149feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~149feeder .lut_mask = 16'hFF00;
defparam \master2_bridge|fifo_queue|queue~149feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N19
dffeas \master2_bridge|fifo_queue|queue~149 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~149 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N19
dffeas \master2_bridge|fifo_queue|queue~128 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~128 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N18
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~261 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~261_combout  = (\master2_bridge|fifo_queue|queue~260_combout  & ((\master2_bridge|fifo_queue|queue~149_q ) # ((!\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|queue~260_combout  & 
// (((\master2_bridge|fifo_queue|queue~128_q  & \master2_bridge|fifo_queue|rp [1]))))

	.dataa(\master2_bridge|fifo_queue|queue~260_combout ),
	.datab(\master2_bridge|fifo_queue|queue~149_q ),
	.datac(\master2_bridge|fifo_queue|queue~128_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~261_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~261 .lut_mask = 16'hD8AA;
defparam \master2_bridge|fifo_queue|queue~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N18
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~23_NEW278 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~23_OTERM279  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [2])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~23_q )))

	.dataa(\master2_bridge|fifo_din [2]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~23_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~23_OTERM279 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~23_NEW278 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~23_NEW278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N19
dffeas \master2_bridge|fifo_queue|queue~23 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~23_OTERM279 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~23 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y12_N17
dffeas \master2_bridge|fifo_queue|queue~65 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~65 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N22
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~2_NEW152 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~2_OTERM153  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [2])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~2_q )))

	.dataa(\master2_bridge|fifo_din [2]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~2_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~2_OTERM153 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~2_NEW152 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~2_NEW152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N23
dffeas \master2_bridge|fifo_queue|queue~2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~2_OTERM153 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~2 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~44_NEW194 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~44_OTERM195  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [2])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~44_q )))

	.dataa(\master2_bridge|fifo_din [2]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~44_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~44_OTERM195 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~44_NEW194 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~44_NEW194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N21
dffeas \master2_bridge|fifo_queue|queue~44 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~44_OTERM195 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~44 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N12
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~262 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~262_combout  = (\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~44_q ))) # 
// (!\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~2_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~2_q ),
	.datab(\master2_bridge|fifo_queue|queue~44_q ),
	.datac(\master2_bridge|fifo_queue|rp [0]),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~262_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~262 .lut_mask = 16'hFC0A;
defparam \master2_bridge|fifo_queue|queue~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~263 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~263_combout  = (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~262_combout  & ((\master2_bridge|fifo_queue|queue~65_q ))) # (!\master2_bridge|fifo_queue|queue~262_combout  & 
// (\master2_bridge|fifo_queue|queue~23_q )))) # (!\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~262_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|queue~23_q ),
	.datac(\master2_bridge|fifo_queue|queue~65_q ),
	.datad(\master2_bridge|fifo_queue|queue~262_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~263_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~263 .lut_mask = 16'hF588;
defparam \master2_bridge|fifo_queue|queue~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~264 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~264_combout  = (\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~261_combout )) # (!\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~263_combout )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~261_combout ),
	.datad(\master2_bridge|fifo_queue|queue~263_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~264_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~264 .lut_mask = 16'hF3C0;
defparam \master2_bridge|fifo_queue|queue~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N25
dffeas \master2_bridge|bb_addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~264_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|bb_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|bb_addr[2] .is_wysiwyg = "true";
defparam \master2_bridge|bb_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N28
cycloneive_lcell_comb \master2_bridge|master|addr~7 (
// Equation(s):
// \master2_bridge|master|addr~7_combout  = (reset_sync[2] & \master2_bridge|bb_addr [2])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\master2_bridge|bb_addr [2]),
	.cin(gnd),
	.combout(\master2_bridge|master|addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|addr~7 .lut_mask = 16'hCC00;
defparam \master2_bridge|master|addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N29
dffeas \master2_bridge|master|addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|addr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|addr[2] .is_wysiwyg = "true";
defparam \master2_bridge|master|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[1]~17 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[1]~17_combout  = (\master2_bridge|uart_module|receiver|c_bits [1] & (((\master2_bridge|uart_module|receiver|temp_data [1])))) # (!\master2_bridge|uart_module|receiver|c_bits [1] & 
// ((\master2_bridge|uart_module|receiver|Decoder0~17_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # (!\master2_bridge|uart_module|receiver|Decoder0~17_combout  & ((\master2_bridge|uart_module|receiver|temp_data [1])))))

	.dataa(\master2_bridge|uart_module|receiver|c_bits [1]),
	.datab(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [1]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[1]~17 .lut_mask = 16'hE4F0;
defparam \master2_bridge|uart_module|receiver|temp_data[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N1
dffeas \master2_bridge|uart_module|receiver|temp_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[1]~17_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[1] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N14
cycloneive_lcell_comb \master2_bridge|fifo_din~18 (
// Equation(s):
// \master2_bridge|fifo_din~18_combout  = (\master2_bridge|uart_module|receiver|temp_data [1] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|temp_data [1]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~18_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~18 .lut_mask = 16'hF000;
defparam \master2_bridge|fifo_din~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y13_N15
dffeas \master2_bridge|fifo_din[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[1] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~22_NEW276 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~22_OTERM277  = (\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_din [1]))) # (!\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_queue|queue~22_q ))

	.dataa(\master2_bridge|fifo_queue|queue~173_combout ),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~22_q ),
	.datad(\master2_bridge|fifo_din [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~22_OTERM277 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~22_NEW276 .lut_mask = 16'hFA50;
defparam \master2_bridge|fifo_queue|queue~22_NEW276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y13_N31
dffeas \master2_bridge|fifo_queue|queue~22 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~22_OTERM277 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~22 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N12
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~43_NEW192 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~43_OTERM193  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [1])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~43_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [1]),
	.datac(\master2_bridge|fifo_queue|queue~43_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~43_OTERM193 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~43_NEW192 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~43_NEW192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y13_N13
dffeas \master2_bridge|fifo_queue|queue~43 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~43_OTERM193 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~43 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N2
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~1_NEW150 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~1_OTERM151  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [1])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~1_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [1]),
	.datac(\master2_bridge|fifo_queue|queue~1_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~1_OTERM151 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~1_NEW150 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~1_NEW150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y13_N3
dffeas \master2_bridge|fifo_queue|queue~1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~1_OTERM151 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~1 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~267 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~267_combout  = (\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~43_q )) # 
// (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~1_q )))))

	.dataa(\master2_bridge|fifo_queue|queue~43_q ),
	.datab(\master2_bridge|fifo_queue|rp [0]),
	.datac(\master2_bridge|fifo_queue|rp [1]),
	.datad(\master2_bridge|fifo_queue|queue~1_q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~267_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~267 .lut_mask = 16'hE3E0;
defparam \master2_bridge|fifo_queue|queue~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y13_N17
dffeas \master2_bridge|fifo_queue|queue~64 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~64 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~268 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~268_combout  = (\master2_bridge|fifo_queue|queue~267_combout  & (((\master2_bridge|fifo_queue|queue~64_q ) # (!\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|queue~267_combout  & 
// (\master2_bridge|fifo_queue|queue~22_q  & ((\master2_bridge|fifo_queue|rp [0]))))

	.dataa(\master2_bridge|fifo_queue|queue~22_q ),
	.datab(\master2_bridge|fifo_queue|queue~267_combout ),
	.datac(\master2_bridge|fifo_queue|queue~64_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~268_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~268 .lut_mask = 16'hE2CC;
defparam \master2_bridge|fifo_queue|queue~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~85_NEW234 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~85_OTERM235  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [1])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~85_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [1]),
	.datac(\master2_bridge|fifo_queue|queue~85_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~85_OTERM235 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~85_NEW234 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~85_NEW234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y13_N21
dffeas \master2_bridge|fifo_queue|queue~85 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~85_OTERM235 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~85 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N23
dffeas \master2_bridge|fifo_queue|queue~106 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~106 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N22
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~265 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~265_combout  = (\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~106_q ) # (\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~85_q  & 
// ((!\master2_bridge|fifo_queue|rp [1]))))

	.dataa(\master2_bridge|fifo_queue|queue~85_q ),
	.datab(\master2_bridge|fifo_queue|rp [0]),
	.datac(\master2_bridge|fifo_queue|queue~106_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~265_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~265 .lut_mask = 16'hCCE2;
defparam \master2_bridge|fifo_queue|queue~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N15
dffeas \master2_bridge|fifo_queue|queue~148 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~148 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N25
dffeas \master2_bridge|fifo_queue|queue~127 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~127 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~266 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~266_combout  = (\master2_bridge|fifo_queue|queue~265_combout  & ((\master2_bridge|fifo_queue|queue~148_q ) # ((!\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|queue~265_combout  & 
// (((\master2_bridge|fifo_queue|queue~127_q  & \master2_bridge|fifo_queue|rp [1]))))

	.dataa(\master2_bridge|fifo_queue|queue~265_combout ),
	.datab(\master2_bridge|fifo_queue|queue~148_q ),
	.datac(\master2_bridge|fifo_queue|queue~127_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~266_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~266 .lut_mask = 16'hD8AA;
defparam \master2_bridge|fifo_queue|queue~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~269 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~269_combout  = (\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~266_combout ))) # (!\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~268_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~268_combout ),
	.datad(\master2_bridge|fifo_queue|queue~266_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~269_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~269 .lut_mask = 16'hFC30;
defparam \master2_bridge|fifo_queue|queue~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y16_N15
dffeas \master2_bridge|bb_addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~269_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|bb_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|bb_addr[1] .is_wysiwyg = "true";
defparam \master2_bridge|bb_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N20
cycloneive_lcell_comb \master2_bridge|master|addr~8 (
// Equation(s):
// \master2_bridge|master|addr~8_combout  = (reset_sync[2] & \master2_bridge|bb_addr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|bb_addr [1]),
	.cin(gnd),
	.combout(\master2_bridge|master|addr~8_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|addr~8 .lut_mask = 16'hF000;
defparam \master2_bridge|master|addr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y16_N21
dffeas \master2_bridge|master|addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|addr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|addr[1] .is_wysiwyg = "true";
defparam \master2_bridge|master|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N22
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~13 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~13_combout  = (!\master2_bridge|uart_module|receiver|c_bits [2] & !\master2_bridge|uart_module|receiver|c_bits [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|c_bits [2]),
	.datad(\master2_bridge|uart_module|receiver|c_bits [1]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~13 .lut_mask = 16'h000F;
defparam \master2_bridge|uart_module|receiver|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N4
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[0]~18 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[0]~18_combout  = (\master2_bridge|uart_module|receiver|Decoder0~13_combout  & ((\master2_bridge|uart_module|receiver|Decoder0~15_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~15_combout  & ((\master2_bridge|uart_module|receiver|temp_data [0]))))) # (!\master2_bridge|uart_module|receiver|Decoder0~13_combout  & (((\master2_bridge|uart_module|receiver|temp_data [0]))))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|Decoder0~13_combout ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [0]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[0]~18 .lut_mask = 16'hB8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N5
dffeas \master2_bridge|uart_module|receiver|temp_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[0]~18_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[0] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N30
cycloneive_lcell_comb \master2_bridge|fifo_din~19 (
// Equation(s):
// \master2_bridge|fifo_din~19_combout  = (reset_sync[2] & \master2_bridge|uart_module|receiver|temp_data [0])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|temp_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~19_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~19 .lut_mask = 16'hA0A0;
defparam \master2_bridge|fifo_din~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N31
dffeas \master2_bridge|fifo_din[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[0] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y13_N7
dffeas \master2_bridge|fifo_queue|queue~147 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~147 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N7
dffeas \master2_bridge|fifo_queue|queue~126 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~126 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N6
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~84_NEW232 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~84_OTERM233  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [0])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~84_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [0]),
	.datac(\master2_bridge|fifo_queue|queue~84_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~84_OTERM233 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~84_NEW232 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~84_NEW232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y13_N7
dffeas \master2_bridge|fifo_queue|queue~84 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~84_OTERM233 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~84 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y13_N23
dffeas \master2_bridge|fifo_queue|queue~105 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~105 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N22
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~270 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~270_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~105_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~84_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~84_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~105_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~270_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~270 .lut_mask = 16'hFC22;
defparam \master2_bridge|fifo_queue|queue~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N6
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~271 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~271_combout  = (\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~270_combout  & (\master2_bridge|fifo_queue|queue~147_q )) # (!\master2_bridge|fifo_queue|queue~270_combout  & 
// ((\master2_bridge|fifo_queue|queue~126_q ))))) # (!\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~270_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~147_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~126_q ),
	.datad(\master2_bridge|fifo_queue|queue~270_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~271_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~271 .lut_mask = 16'hBBC0;
defparam \master2_bridge|fifo_queue|queue~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~21_NEW274 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~21_OTERM275  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [0])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~21_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [0]),
	.datac(\master2_bridge|fifo_queue|queue~21_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~21_OTERM275 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~21_NEW274 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~21_NEW274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y11_N17
dffeas \master2_bridge|fifo_queue|queue~21 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~21_OTERM275 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~21 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N1
dffeas \master2_bridge|fifo_queue|queue~63 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~63 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~42_NEW190 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~42_OTERM191  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [0])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~42_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [0]),
	.datac(\master2_bridge|fifo_queue|queue~42_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~42_OTERM191 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~42_NEW190 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~42_NEW190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y11_N5
dffeas \master2_bridge|fifo_queue|queue~42 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~42_OTERM191 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~42 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~0_NEW148 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~0_OTERM149  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [0])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~0_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [0]),
	.datac(\master2_bridge|fifo_queue|queue~0_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~0_OTERM149 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~0_NEW148 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~0_NEW148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y11_N25
dffeas \master2_bridge|fifo_queue|queue~0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~0_OTERM149 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~0 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~272 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~272_combout  = (\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~42_q )) # 
// (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~0_q )))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|queue~42_q ),
	.datac(\master2_bridge|fifo_queue|rp [1]),
	.datad(\master2_bridge|fifo_queue|queue~0_q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~272_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~272 .lut_mask = 16'hE5E0;
defparam \master2_bridge|fifo_queue|queue~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N0
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~273 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~273_combout  = (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~272_combout  & ((\master2_bridge|fifo_queue|queue~63_q ))) # (!\master2_bridge|fifo_queue|queue~272_combout  & 
// (\master2_bridge|fifo_queue|queue~21_q )))) # (!\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~272_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|queue~21_q ),
	.datac(\master2_bridge|fifo_queue|queue~63_q ),
	.datad(\master2_bridge|fifo_queue|queue~272_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~273_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~273 .lut_mask = 16'hF588;
defparam \master2_bridge|fifo_queue|queue~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N18
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~274 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~274_combout  = (\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~271_combout )) # (!\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~273_combout )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~271_combout ),
	.datad(\master2_bridge|fifo_queue|queue~273_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~274_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~274 .lut_mask = 16'hF3C0;
defparam \master2_bridge|fifo_queue|queue~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N19
dffeas \master2_bridge|bb_addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~274_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|bb_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|bb_addr[0] .is_wysiwyg = "true";
defparam \master2_bridge|bb_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N22
cycloneive_lcell_comb \master2_bridge|master|addr~9 (
// Equation(s):
// \master2_bridge|master|addr~9_combout  = (reset_sync[2] & \master2_bridge|bb_addr [0])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|bb_addr [0]),
	.cin(gnd),
	.combout(\master2_bridge|master|addr~9_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|addr~9 .lut_mask = 16'hAA00;
defparam \master2_bridge|master|addr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y16_N13
dffeas \master2_bridge|master|addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|master|addr~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|addr[0] .is_wysiwyg = "true";
defparam \master2_bridge|master|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N12
cycloneive_lcell_comb \master2_bridge|master|Mux1~4 (
// Equation(s):
// \master2_bridge|master|Mux1~4_combout  = (\master2_bridge|master|counter [0] & ((\master2_bridge|master|addr [1]) # ((\master2_bridge|master|counter [1])))) # (!\master2_bridge|master|counter [0] & (((\master2_bridge|master|addr [0] & 
// !\master2_bridge|master|counter [1]))))

	.dataa(\master2_bridge|master|counter [0]),
	.datab(\master2_bridge|master|addr [1]),
	.datac(\master2_bridge|master|addr [0]),
	.datad(\master2_bridge|master|counter [1]),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux1~4 .lut_mask = 16'hAAD8;
defparam \master2_bridge|master|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N0
cycloneive_lcell_comb \master2_bridge|master|Mux1~5 (
// Equation(s):
// \master2_bridge|master|Mux1~5_combout  = (\master2_bridge|master|counter [1] & ((\master2_bridge|master|Mux1~4_combout  & (\master2_bridge|master|addr [3])) # (!\master2_bridge|master|Mux1~4_combout  & ((\master2_bridge|master|addr [2]))))) # 
// (!\master2_bridge|master|counter [1] & (((\master2_bridge|master|Mux1~4_combout ))))

	.dataa(\master2_bridge|master|addr [3]),
	.datab(\master2_bridge|master|addr [2]),
	.datac(\master2_bridge|master|counter [1]),
	.datad(\master2_bridge|master|Mux1~4_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux1~5 .lut_mask = 16'hAFC0;
defparam \master2_bridge|master|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N22
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[9]~11 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[9]~11_combout  = (\master2_bridge|uart_module|receiver|Decoder0~13_combout  & ((\master2_bridge|uart_module|receiver|Decoder0~8_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~8_combout  & ((\master2_bridge|uart_module|receiver|temp_data [9]))))) # (!\master2_bridge|uart_module|receiver|Decoder0~13_combout  & (((\master2_bridge|uart_module|receiver|temp_data [9]))))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|Decoder0~13_combout ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [9]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[9]~11 .lut_mask = 16'hB8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N23
dffeas \master2_bridge|uart_module|receiver|temp_data[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[9]~11_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[9] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N28
cycloneive_lcell_comb \master2_bridge|fifo_din~12 (
// Equation(s):
// \master2_bridge|fifo_din~12_combout  = (reset_sync[2] & \master2_bridge|uart_module|receiver|temp_data [9])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|temp_data [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~12_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~12 .lut_mask = 16'hA0A0;
defparam \master2_bridge|fifo_din~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N29
dffeas \master2_bridge|fifo_din[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [9]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[9] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~93_NEW246 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~93_OTERM247  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [9])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~93_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [9]),
	.datac(\master2_bridge|fifo_queue|queue~93_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~93_OTERM247 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~93_NEW246 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~93_NEW246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y13_N11
dffeas \master2_bridge|fifo_queue|queue~93 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~93_OTERM247 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~93 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N27
dffeas \master2_bridge|fifo_queue|queue~114 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~114 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N26
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~235 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~235_combout  = (\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~114_q ) # (\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~93_q  & 
// ((!\master2_bridge|fifo_queue|rp [1]))))

	.dataa(\master2_bridge|fifo_queue|queue~93_q ),
	.datab(\master2_bridge|fifo_queue|rp [0]),
	.datac(\master2_bridge|fifo_queue|queue~114_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~235_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~235 .lut_mask = 16'hCCE2;
defparam \master2_bridge|fifo_queue|queue~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N0
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~156feeder (
// Equation(s):
// \master2_bridge|fifo_queue|queue~156feeder_combout  = \master2_bridge|fifo_din [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|fifo_din [9]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~156feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~156feeder .lut_mask = 16'hFF00;
defparam \master2_bridge|fifo_queue|queue~156feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N1
dffeas \master2_bridge|fifo_queue|queue~156 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~156 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N9
dffeas \master2_bridge|fifo_queue|queue~135 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~135 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N8
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~236 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~236_combout  = (\master2_bridge|fifo_queue|queue~235_combout  & ((\master2_bridge|fifo_queue|queue~156_q ) # ((!\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|queue~235_combout  & 
// (((\master2_bridge|fifo_queue|queue~135_q  & \master2_bridge|fifo_queue|rp [1]))))

	.dataa(\master2_bridge|fifo_queue|queue~235_combout ),
	.datab(\master2_bridge|fifo_queue|queue~156_q ),
	.datac(\master2_bridge|fifo_queue|queue~135_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~236_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~236 .lut_mask = 16'hD8AA;
defparam \master2_bridge|fifo_queue|queue~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N26
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~30_NEW288 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~30_OTERM289  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [9])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~30_q )))

	.dataa(\master2_bridge|fifo_din [9]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~30_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~30_OTERM289 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~30_NEW288 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~30_NEW288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N27
dffeas \master2_bridge|fifo_queue|queue~30 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~30_OTERM289 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~30 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y12_N15
dffeas \master2_bridge|fifo_queue|queue~72 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~72 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N12
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~51_NEW204 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~51_OTERM205  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [9])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~51_q )))

	.dataa(\master2_bridge|fifo_din [9]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~51_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~51_OTERM205 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~51_NEW204 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~51_NEW204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N13
dffeas \master2_bridge|fifo_queue|queue~51 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~51_OTERM205 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~51 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~9_NEW162 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~9_OTERM163  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [9])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~9_q )))

	.dataa(\master2_bridge|fifo_din [9]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~9_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~9_OTERM163 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~9_NEW162 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~9_NEW162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N5
dffeas \master2_bridge|fifo_queue|queue~9 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~9_OTERM163 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~9 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~237 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~237_combout  = (\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~51_q )) # 
// (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~9_q )))))

	.dataa(\master2_bridge|fifo_queue|queue~51_q ),
	.datab(\master2_bridge|fifo_queue|rp [0]),
	.datac(\master2_bridge|fifo_queue|queue~9_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~237_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~237 .lut_mask = 16'hEE30;
defparam \master2_bridge|fifo_queue|queue~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~238 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~238_combout  = (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~237_combout  & ((\master2_bridge|fifo_queue|queue~72_q ))) # (!\master2_bridge|fifo_queue|queue~237_combout  & 
// (\master2_bridge|fifo_queue|queue~30_q )))) # (!\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~237_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~30_q ),
	.datab(\master2_bridge|fifo_queue|rp [0]),
	.datac(\master2_bridge|fifo_queue|queue~72_q ),
	.datad(\master2_bridge|fifo_queue|queue~237_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~238_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~238 .lut_mask = 16'hF388;
defparam \master2_bridge|fifo_queue|queue~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~239 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~239_combout  = (\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~236_combout )) # (!\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~238_combout )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~236_combout ),
	.datad(\master2_bridge|fifo_queue|queue~238_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~239_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~239 .lut_mask = 16'hF3C0;
defparam \master2_bridge|fifo_queue|queue~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N31
dffeas \master2_bridge|bb_addr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~239_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|bb_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|bb_addr[9] .is_wysiwyg = "true";
defparam \master2_bridge|bb_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N18
cycloneive_lcell_comb \master2_bridge|master|addr~2 (
// Equation(s):
// \master2_bridge|master|addr~2_combout  = (reset_sync[2] & \master2_bridge|bb_addr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|bb_addr [9]),
	.cin(gnd),
	.combout(\master2_bridge|master|addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|addr~2 .lut_mask = 16'hF000;
defparam \master2_bridge|master|addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y16_N19
dffeas \master2_bridge|master|addr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|addr[9] .is_wysiwyg = "true";
defparam \master2_bridge|master|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~12 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~12_combout  = (!\master2_bridge|uart_module|receiver|c_bits [1] & (!\master2_bridge|uart_module|receiver|c_bits [0] & !\master2_bridge|uart_module|receiver|c_bits [2]))

	.dataa(\master2_bridge|uart_module|receiver|c_bits [1]),
	.datab(\master2_bridge|uart_module|receiver|c_bits [0]),
	.datac(gnd),
	.datad(\master2_bridge|uart_module|receiver|c_bits [2]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~12 .lut_mask = 16'h0011;
defparam \master2_bridge|uart_module|receiver|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N26
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[8]~10 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[8]~10_combout  = (\master2_bridge|uart_module|receiver|Decoder0~12_combout  & ((\master2_bridge|uart_module|receiver|Decoder0~10_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~10_combout  & ((\master2_bridge|uart_module|receiver|temp_data [8]))))) # (!\master2_bridge|uart_module|receiver|Decoder0~12_combout  & (((\master2_bridge|uart_module|receiver|temp_data [8]))))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|Decoder0~12_combout ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [8]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[8]~10 .lut_mask = 16'hB8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N27
dffeas \master2_bridge|uart_module|receiver|temp_data[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[8]~10_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[8] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneive_lcell_comb \master2_bridge|fifo_din~11 (
// Equation(s):
// \master2_bridge|fifo_din~11_combout  = (\master2_bridge|uart_module|receiver|temp_data [8] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|temp_data [8]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~11_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~11 .lut_mask = 16'hF000;
defparam \master2_bridge|fifo_din~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N31
dffeas \master2_bridge|fifo_din[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [8]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[8] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N22
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~29_NEW290 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~29_OTERM291  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [8])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~29_q )))

	.dataa(\master2_bridge|fifo_din [8]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~29_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~29_OTERM291 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~29_NEW290 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~29_NEW290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y13_N23
dffeas \master2_bridge|fifo_queue|queue~29 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~29_OTERM291 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~29 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N18
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~50_NEW206 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~50_OTERM207  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [8])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~50_q )))

	.dataa(\master2_bridge|fifo_din [8]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~50_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~50_OTERM207 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~50_NEW206 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~50_NEW206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y13_N19
dffeas \master2_bridge|fifo_queue|queue~50 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~50_OTERM207 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~50 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~8_NEW164 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~8_OTERM165  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [8])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~8_q )))

	.dataa(\master2_bridge|fifo_din [8]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~8_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~8_OTERM165 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~8_NEW164 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~8_NEW164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y13_N5
dffeas \master2_bridge|fifo_queue|queue~8 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~8_OTERM165 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~8 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~232 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~232_combout  = (\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~50_q ) # ((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~8_q  & 
// !\master2_bridge|fifo_queue|rp [0]))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|queue~50_q ),
	.datac(\master2_bridge|fifo_queue|queue~8_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~232_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~232 .lut_mask = 16'hAAD8;
defparam \master2_bridge|fifo_queue|queue~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y13_N11
dffeas \master2_bridge|fifo_queue|queue~71 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~71 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~233 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~233_combout  = (\master2_bridge|fifo_queue|queue~232_combout  & (((\master2_bridge|fifo_queue|queue~71_q ) # (!\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|queue~232_combout  & 
// (\master2_bridge|fifo_queue|queue~29_q  & ((\master2_bridge|fifo_queue|rp [0]))))

	.dataa(\master2_bridge|fifo_queue|queue~29_q ),
	.datab(\master2_bridge|fifo_queue|queue~232_combout ),
	.datac(\master2_bridge|fifo_queue|queue~71_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~233_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~233 .lut_mask = 16'hE2CC;
defparam \master2_bridge|fifo_queue|queue~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N12
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~92_NEW248 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~92_OTERM249  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [8])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~92_q )))

	.dataa(\master2_bridge|fifo_din [8]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~92_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~92_OTERM249 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~92_NEW248 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~92_NEW248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y14_N13
dffeas \master2_bridge|fifo_queue|queue~92 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~92_OTERM249 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~92 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y14_N31
dffeas \master2_bridge|fifo_queue|queue~113 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~113 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~230 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~230_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~113_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~92_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~92_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~113_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~230_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~230 .lut_mask = 16'hFC22;
defparam \master2_bridge|fifo_queue|queue~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y13_N11
dffeas \master2_bridge|fifo_queue|queue~134 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~134 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y13_N9
dffeas \master2_bridge|fifo_queue|queue~155 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~155 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~231 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~231_combout  = (\master2_bridge|fifo_queue|queue~230_combout  & (((\master2_bridge|fifo_queue|queue~155_q )) # (!\master2_bridge|fifo_queue|rp [1]))) # (!\master2_bridge|fifo_queue|queue~230_combout  & 
// (\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~134_q )))

	.dataa(\master2_bridge|fifo_queue|queue~230_combout ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~134_q ),
	.datad(\master2_bridge|fifo_queue|queue~155_q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~231_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~231 .lut_mask = 16'hEA62;
defparam \master2_bridge|fifo_queue|queue~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N12
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~234 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~234_combout  = (\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~231_combout ))) # (!\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~233_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~233_combout ),
	.datad(\master2_bridge|fifo_queue|queue~231_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~234_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~234 .lut_mask = 16'hFC30;
defparam \master2_bridge|fifo_queue|queue~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y16_N13
dffeas \master2_bridge|bb_addr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~234_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|bb_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|bb_addr[8] .is_wysiwyg = "true";
defparam \master2_bridge|bb_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N6
cycloneive_lcell_comb \master2_bridge|master|addr~1 (
// Equation(s):
// \master2_bridge|master|addr~1_combout  = (reset_sync[2] & \master2_bridge|bb_addr [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|bb_addr [8]),
	.cin(gnd),
	.combout(\master2_bridge|master|addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|addr~1 .lut_mask = 16'hF000;
defparam \master2_bridge|master|addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y16_N27
dffeas \master2_bridge|master|addr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|master|addr~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|addr[8] .is_wysiwyg = "true";
defparam \master2_bridge|master|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N26
cycloneive_lcell_comb \master2_bridge|master|Mux1~1_RESYN620 (
// Equation(s):
// \master2_bridge|master|Mux1~1_RESYN620_BDD621  = (\master2_bridge|master|counter [0] & (\master2_bridge|master|addr [9])) # (!\master2_bridge|master|counter [0] & ((\master2_bridge|master|addr [8])))

	.dataa(gnd),
	.datab(\master2_bridge|master|addr [9]),
	.datac(\master2_bridge|master|addr [8]),
	.datad(\master2_bridge|master|counter [0]),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux1~1_RESYN620_BDD621 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux1~1_RESYN620 .lut_mask = 16'hCCF0;
defparam \master2_bridge|master|Mux1~1_RESYN620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[10]~9 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[10]~9_combout  = (\master2_bridge|uart_module|receiver|c_bits [2] & (((\master2_bridge|uart_module|receiver|temp_data [10])))) # (!\master2_bridge|uart_module|receiver|c_bits [2] & 
// ((\master2_bridge|uart_module|receiver|Decoder0~7_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # (!\master2_bridge|uart_module|receiver|Decoder0~7_combout  & ((\master2_bridge|uart_module|receiver|temp_data [10])))))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|c_bits [2]),
	.datac(\master2_bridge|uart_module|receiver|temp_data [10]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[10]~9 .lut_mask = 16'hE2F0;
defparam \master2_bridge|uart_module|receiver|temp_data[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N15
dffeas \master2_bridge|uart_module|receiver|temp_data[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[10]~9_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[10] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N10
cycloneive_lcell_comb \master2_bridge|fifo_din~10 (
// Equation(s):
// \master2_bridge|fifo_din~10_combout  = (reset_sync[2] & \master2_bridge|uart_module|receiver|temp_data [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|uart_module|receiver|temp_data [10]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~10_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~10 .lut_mask = 16'hF000;
defparam \master2_bridge|fifo_din~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N11
dffeas \master2_bridge|fifo_din[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [10]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[10] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y13_N5
dffeas \master2_bridge|fifo_queue|queue~157 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~157 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N29
dffeas \master2_bridge|fifo_queue|queue~136 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~136 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N0
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~94_NEW250 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~94_OTERM251  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [10])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~94_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [10]),
	.datac(\master2_bridge|fifo_queue|queue~94_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~94_OTERM251 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~94_NEW250 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~94_NEW250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y13_N1
dffeas \master2_bridge|fifo_queue|queue~94 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~94_OTERM251 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~94 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y13_N29
dffeas \master2_bridge|fifo_queue|queue~115 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~115 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N28
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~225 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~225_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~115_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~94_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~94_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~115_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~225_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~225 .lut_mask = 16'hFC22;
defparam \master2_bridge|fifo_queue|queue~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N28
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~226 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~226_combout  = (\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~225_combout  & (\master2_bridge|fifo_queue|queue~157_q )) # (!\master2_bridge|fifo_queue|queue~225_combout  & 
// ((\master2_bridge|fifo_queue|queue~136_q ))))) # (!\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~225_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~157_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~136_q ),
	.datad(\master2_bridge|fifo_queue|queue~225_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~226_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~226 .lut_mask = 16'hBBC0;
defparam \master2_bridge|fifo_queue|queue~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~31_NEW292 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~31_OTERM293  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [10])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~31_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [10]),
	.datac(\master2_bridge|fifo_queue|queue~31_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~31_OTERM293 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~31_NEW292 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~31_NEW292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y12_N5
dffeas \master2_bridge|fifo_queue|queue~31 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~31_OTERM293 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~31 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y12_N29
dffeas \master2_bridge|fifo_queue|queue~73 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~73 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~10_NEW166 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~10_OTERM167  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [10])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~10_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [10]),
	.datac(\master2_bridge|fifo_queue|queue~10_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~10_OTERM167 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~10_NEW166 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~10_NEW166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y12_N31
dffeas \master2_bridge|fifo_queue|queue~10 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~10_OTERM167 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~10 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~52_NEW208 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~52_OTERM209  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [10])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~52_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [10]),
	.datac(\master2_bridge|fifo_queue|queue~52_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~52_OTERM209 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~52_NEW208 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~52_NEW208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y12_N15
dffeas \master2_bridge|fifo_queue|queue~52 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~52_OTERM209 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~52 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~227 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~227_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~52_q ) # (\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~10_q  & 
// ((!\master2_bridge|fifo_queue|rp [0]))))

	.dataa(\master2_bridge|fifo_queue|queue~10_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~52_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~227_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~227 .lut_mask = 16'hCCE2;
defparam \master2_bridge|fifo_queue|queue~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N28
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~228 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~228_combout  = (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~227_combout  & ((\master2_bridge|fifo_queue|queue~73_q ))) # (!\master2_bridge|fifo_queue|queue~227_combout  & 
// (\master2_bridge|fifo_queue|queue~31_q )))) # (!\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~227_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|queue~31_q ),
	.datac(\master2_bridge|fifo_queue|queue~73_q ),
	.datad(\master2_bridge|fifo_queue|queue~227_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~228_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~228 .lut_mask = 16'hF588;
defparam \master2_bridge|fifo_queue|queue~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~229 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~229_combout  = (\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~226_combout )) # (!\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~228_combout )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~226_combout ),
	.datad(\master2_bridge|fifo_queue|queue~228_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~229_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~229 .lut_mask = 16'hF3C0;
defparam \master2_bridge|fifo_queue|queue~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N17
dffeas \master2_bridge|bb_addr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~229_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|bb_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|bb_addr[10] .is_wysiwyg = "true";
defparam \master2_bridge|bb_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N10
cycloneive_lcell_comb \master2_bridge|master|addr~0 (
// Equation(s):
// \master2_bridge|master|addr~0_combout  = (reset_sync[2] & \master2_bridge|bb_addr [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|bb_addr [10]),
	.cin(gnd),
	.combout(\master2_bridge|master|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|addr~0 .lut_mask = 16'hF000;
defparam \master2_bridge|master|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y16_N11
dffeas \master2_bridge|master|addr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|addr[10] .is_wysiwyg = "true";
defparam \master2_bridge|master|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N16
cycloneive_lcell_comb \master2_bridge|master|Mux1~1 (
// Equation(s):
// \master2_bridge|master|Mux1~1_combout  = (\master2_bridge|master|counter [1] & (((!\master2_bridge|master|counter [0] & \master2_bridge|master|addr [10])))) # (!\master2_bridge|master|counter [1] & (\master2_bridge|master|Mux1~1_RESYN620_BDD621 ))

	.dataa(\master2_bridge|master|Mux1~1_RESYN620_BDD621 ),
	.datab(\master2_bridge|master|counter [0]),
	.datac(\master2_bridge|master|counter [1]),
	.datad(\master2_bridge|master|addr [10]),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux1~1 .lut_mask = 16'h3A0A;
defparam \master2_bridge|master|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N8
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[11]~20 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[11]~20_combout  = (\master2_bridge|uart_module|receiver|Decoder0~16_combout  & ((\master2_bridge|uart_module|receiver|Decoder0~8_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~8_combout  & ((\master2_bridge|uart_module|receiver|temp_data [11]))))) # (!\master2_bridge|uart_module|receiver|Decoder0~16_combout  & (((\master2_bridge|uart_module|receiver|temp_data [11]))))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|Decoder0~16_combout ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [11]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[11]~20 .lut_mask = 16'hB8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N9
dffeas \master2_bridge|uart_module|receiver|temp_data[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[11]~20_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[11] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N12
cycloneive_lcell_comb \master2_bridge|fifo_din~21 (
// Equation(s):
// \master2_bridge|fifo_din~21_combout  = (reset_sync[2] & \master2_bridge|uart_module|receiver|temp_data [11])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|temp_data [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~21_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~21 .lut_mask = 16'hA0A0;
defparam \master2_bridge|fifo_din~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N13
dffeas \master2_bridge|fifo_din[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [11]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[11] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N12
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~32_NEW270 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~32_OTERM271  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [11])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~32_q )))

	.dataa(\master2_bridge|fifo_din [11]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~32_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~32_OTERM271 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~32_NEW270 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~32_NEW270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N13
dffeas \master2_bridge|fifo_queue|queue~32 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~32_OTERM271 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~32 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y11_N29
dffeas \master2_bridge|fifo_queue|queue~74 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~74 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~11_NEW144 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~11_OTERM145  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [11])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~11_q )))

	.dataa(\master2_bridge|fifo_din [11]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~11_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~11_OTERM145 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~11_NEW144 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~11_NEW144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N31
dffeas \master2_bridge|fifo_queue|queue~11 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~11_OTERM145 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~11 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~53_NEW186 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~53_OTERM187  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [11])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~53_q )))

	.dataa(\master2_bridge|fifo_din [11]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~53_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~53_OTERM187 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~53_NEW186 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~53_NEW186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N21
dffeas \master2_bridge|fifo_queue|queue~53 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~53_OTERM187 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~53 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N2
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~282 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~282_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0]) # (\master2_bridge|fifo_queue|queue~53_q )))) # (!\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~11_q  & 
// (!\master2_bridge|fifo_queue|rp [0])))

	.dataa(\master2_bridge|fifo_queue|queue~11_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|rp [0]),
	.datad(\master2_bridge|fifo_queue|queue~53_q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~282_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~282 .lut_mask = 16'hCEC2;
defparam \master2_bridge|fifo_queue|queue~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N28
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~283 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~283_combout  = (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~282_combout  & ((\master2_bridge|fifo_queue|queue~74_q ))) # (!\master2_bridge|fifo_queue|queue~282_combout  & 
// (\master2_bridge|fifo_queue|queue~32_q )))) # (!\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~282_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~32_q ),
	.datab(\master2_bridge|fifo_queue|rp [0]),
	.datac(\master2_bridge|fifo_queue|queue~74_q ),
	.datad(\master2_bridge|fifo_queue|queue~282_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~283_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~283 .lut_mask = 16'hF388;
defparam \master2_bridge|fifo_queue|queue~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N11
dffeas \master2_bridge|fifo_queue|queue~158 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~158 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y13_N21
dffeas \master2_bridge|fifo_queue|queue~137 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~137 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N2
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~95_NEW228 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~95_OTERM229  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [11])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~95_q )))

	.dataa(\master2_bridge|fifo_din [11]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~95_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~95_OTERM229 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~95_NEW228 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~95_NEW228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y13_N3
dffeas \master2_bridge|fifo_queue|queue~95 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~95_OTERM229 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~95 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N15
dffeas \master2_bridge|fifo_queue|queue~116 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~116 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~280 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~280_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~116_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~95_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~95_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~116_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~280_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~280 .lut_mask = 16'hFC22;
defparam \master2_bridge|fifo_queue|queue~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~281 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~281_combout  = (\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~280_combout  & (\master2_bridge|fifo_queue|queue~158_q )) # (!\master2_bridge|fifo_queue|queue~280_combout  & 
// ((\master2_bridge|fifo_queue|queue~137_q ))))) # (!\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~280_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~158_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~137_q ),
	.datad(\master2_bridge|fifo_queue|queue~280_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~281_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~281 .lut_mask = 16'hBBC0;
defparam \master2_bridge|fifo_queue|queue~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~284 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~284_combout  = (\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~281_combout ))) # (!\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~283_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|queue~283_combout ),
	.datac(\master2_bridge|fifo_queue|rp [2]),
	.datad(\master2_bridge|fifo_queue|queue~281_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~284_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~284 .lut_mask = 16'hFC0C;
defparam \master2_bridge|fifo_queue|queue~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N5
dffeas \master2_bridge|bb_addr[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~284_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|bb_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|bb_addr[11] .is_wysiwyg = "true";
defparam \master2_bridge|bb_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N24
cycloneive_lcell_comb \master2_bridge|master|addr~11 (
// Equation(s):
// \master2_bridge|master|addr~11_combout  = (reset_sync[2] & \master2_bridge|bb_addr [11])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\master2_bridge|bb_addr [11]),
	.cin(gnd),
	.combout(\master2_bridge|master|addr~11_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|addr~11 .lut_mask = 16'hCC00;
defparam \master2_bridge|master|addr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N25
dffeas \master2_bridge|master|addr[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|addr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|addr[12] .is_wysiwyg = "true";
defparam \master2_bridge|master|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N10
cycloneive_lcell_comb \master2_bridge|master|Mux1~7 (
// Equation(s):
// \master2_bridge|master|Mux1~7_combout  = (!\master2_bridge|master|counter [1] & (!\master2_bridge|master|counter [0] & \master2_bridge|master|addr [12]))

	.dataa(\master2_bridge|master|counter [1]),
	.datab(gnd),
	.datac(\master2_bridge|master|counter [0]),
	.datad(\master2_bridge|master|addr [12]),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux1~7 .lut_mask = 16'h0500;
defparam \master2_bridge|master|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|Decoder0~14 (
// Equation(s):
// \master2_bridge|uart_module|receiver|Decoder0~14_combout  = (!\master2_bridge|uart_module|receiver|c_bits [3] & (\master2_bridge|uart_module|receiver|c_bits [0] & (\master2_bridge|uart_module|receiver|c_bits[4]~0_combout  & 
// !\master2_bridge|uart_module|receiver|c_bits [4])))

	.dataa(\master2_bridge|uart_module|receiver|c_bits [3]),
	.datab(\master2_bridge|uart_module|receiver|c_bits [0]),
	.datac(\master2_bridge|uart_module|receiver|c_bits[4]~0_combout ),
	.datad(\master2_bridge|uart_module|receiver|c_bits [4]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|Decoder0~14 .lut_mask = 16'h0040;
defparam \master2_bridge|uart_module|receiver|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N12
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[7]~15 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[7]~15_combout  = (\master2_bridge|uart_module|receiver|Decoder0~11_combout  & ((\master2_bridge|uart_module|receiver|Decoder0~14_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~14_combout  & ((\master2_bridge|uart_module|receiver|temp_data [7]))))) # (!\master2_bridge|uart_module|receiver|Decoder0~11_combout  & (((\master2_bridge|uart_module|receiver|temp_data [7]))))

	.dataa(\master2_bridge|uart_module|receiver|Decoder0~11_combout ),
	.datab(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [7]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[7]~15 .lut_mask = 16'hD8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N13
dffeas \master2_bridge|uart_module|receiver|temp_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[7]~15_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[7] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N28
cycloneive_lcell_comb \master2_bridge|fifo_din~16 (
// Equation(s):
// \master2_bridge|fifo_din~16_combout  = (\master2_bridge|uart_module|receiver|temp_data [7] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|temp_data [7]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~16_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~16 .lut_mask = 16'hF000;
defparam \master2_bridge|fifo_din~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N29
dffeas \master2_bridge|fifo_din[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[7] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N2
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~28_NEW280 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~28_OTERM281  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [7])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~28_q )))

	.dataa(\master2_bridge|fifo_din [7]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~28_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~28_OTERM281 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~28_NEW280 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~28_NEW280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y14_N3
dffeas \master2_bridge|fifo_queue|queue~28 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~28_OTERM281 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~28 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y14_N13
dffeas \master2_bridge|fifo_queue|queue~70 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~70 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~49_NEW196 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~49_OTERM197  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [7])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~49_q )))

	.dataa(\master2_bridge|fifo_din [7]),
	.datab(\master2_bridge|fifo_queue|queue~176_combout ),
	.datac(\master2_bridge|fifo_queue|queue~49_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~49_OTERM197 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~49_NEW196 .lut_mask = 16'hB8B8;
defparam \master2_bridge|fifo_queue|queue~49_NEW196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y14_N15
dffeas \master2_bridge|fifo_queue|queue~49 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~49_OTERM197 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~49 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~7_NEW154 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~7_OTERM155  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [7])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~7_q )))

	.dataa(\master2_bridge|fifo_din [7]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~7_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~7_OTERM155 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~7_NEW154 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~7_NEW154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y14_N31
dffeas \master2_bridge|fifo_queue|queue~7 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~7_OTERM155 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~7 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N18
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~257 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~257_combout  = (\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~49_q ) # ((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~7_q  & 
// !\master2_bridge|fifo_queue|rp [0]))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|queue~49_q ),
	.datac(\master2_bridge|fifo_queue|queue~7_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~257_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~257 .lut_mask = 16'hAAD8;
defparam \master2_bridge|fifo_queue|queue~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N12
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~258 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~258_combout  = (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~257_combout  & ((\master2_bridge|fifo_queue|queue~70_q ))) # (!\master2_bridge|fifo_queue|queue~257_combout  & 
// (\master2_bridge|fifo_queue|queue~28_q )))) # (!\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~257_combout ))))

	.dataa(\master2_bridge|fifo_queue|rp [0]),
	.datab(\master2_bridge|fifo_queue|queue~28_q ),
	.datac(\master2_bridge|fifo_queue|queue~70_q ),
	.datad(\master2_bridge|fifo_queue|queue~257_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~258_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~258 .lut_mask = 16'hF588;
defparam \master2_bridge|fifo_queue|queue~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y14_N17
dffeas \master2_bridge|fifo_queue|queue~112 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~112 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~91_NEW238 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~91_OTERM239  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [7])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~91_q )))

	.dataa(\master2_bridge|fifo_din [7]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~91_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~91_OTERM239 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~91_NEW238 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~91_NEW238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y14_N21
dffeas \master2_bridge|fifo_queue|queue~91 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~91_OTERM239 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~91 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~255 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~255_combout  = (\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|rp [0])) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~112_q )) # 
// (!\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~91_q )))))

	.dataa(\master2_bridge|fifo_queue|rp [1]),
	.datab(\master2_bridge|fifo_queue|rp [0]),
	.datac(\master2_bridge|fifo_queue|queue~112_q ),
	.datad(\master2_bridge|fifo_queue|queue~91_q ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~255_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~255 .lut_mask = 16'hD9C8;
defparam \master2_bridge|fifo_queue|queue~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N1
dffeas \master2_bridge|fifo_queue|queue~154 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~154 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N7
dffeas \master2_bridge|fifo_queue|queue~133 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~133 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N6
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~256 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~256_combout  = (\master2_bridge|fifo_queue|queue~255_combout  & ((\master2_bridge|fifo_queue|queue~154_q ) # ((!\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|queue~255_combout  & 
// (((\master2_bridge|fifo_queue|queue~133_q  & \master2_bridge|fifo_queue|rp [1]))))

	.dataa(\master2_bridge|fifo_queue|queue~255_combout ),
	.datab(\master2_bridge|fifo_queue|queue~154_q ),
	.datac(\master2_bridge|fifo_queue|queue~133_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~256_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~256 .lut_mask = 16'hD8AA;
defparam \master2_bridge|fifo_queue|queue~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~259 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~259_combout  = (\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~256_combout ))) # (!\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~258_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~258_combout ),
	.datad(\master2_bridge|fifo_queue|queue~256_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~259_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~259 .lut_mask = 16'hFC30;
defparam \master2_bridge|fifo_queue|queue~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N5
dffeas \master2_bridge|bb_addr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~259_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|bb_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|bb_addr[7] .is_wysiwyg = "true";
defparam \master2_bridge|bb_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N22
cycloneive_lcell_comb \master2_bridge|master|addr~6 (
// Equation(s):
// \master2_bridge|master|addr~6_combout  = (reset_sync[2] & \master2_bridge|bb_addr [7])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\master2_bridge|bb_addr [7]),
	.cin(gnd),
	.combout(\master2_bridge|master|addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|addr~6 .lut_mask = 16'hCC00;
defparam \master2_bridge|master|addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N23
dffeas \master2_bridge|master|addr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|addr[7] .is_wysiwyg = "true";
defparam \master2_bridge|master|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N2
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[5]~12 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[5]~12_combout  = (\master2_bridge|uart_module|receiver|Decoder0~0_combout  & ((\master2_bridge|uart_module|receiver|Decoder0~14_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~14_combout  & ((\master2_bridge|uart_module|receiver|temp_data [5]))))) # (!\master2_bridge|uart_module|receiver|Decoder0~0_combout  & (((\master2_bridge|uart_module|receiver|temp_data [5]))))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|Decoder0~0_combout ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [5]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[5]~12 .lut_mask = 16'hB8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N3
dffeas \master2_bridge|uart_module|receiver|temp_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[5]~12_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[5] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N18
cycloneive_lcell_comb \master2_bridge|fifo_din~13 (
// Equation(s):
// \master2_bridge|fifo_din~13_combout  = (reset_sync[2] & \master2_bridge|uart_module|receiver|temp_data [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|uart_module|receiver|temp_data [5]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~13_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~13 .lut_mask = 16'hF000;
defparam \master2_bridge|fifo_din~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N19
dffeas \master2_bridge|fifo_din[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[5] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N8
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~26_NEW286 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~26_OTERM287  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [5])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~26_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [5]),
	.datac(\master2_bridge|fifo_queue|queue~26_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~26_OTERM287 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~26_NEW286 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~26_NEW286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N9
dffeas \master2_bridge|fifo_queue|queue~26 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~26_OTERM287 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~26 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~47_NEW202 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~47_OTERM203  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [5])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~47_q )))

	.dataa(\master2_bridge|fifo_din [5]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~47_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~47_OTERM203 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~47_NEW202 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~47_NEW202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N31
dffeas \master2_bridge|fifo_queue|queue~47 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~47_OTERM203 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~47 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N22
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~5_NEW160 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~5_OTERM161  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [5])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~5_q )))

	.dataa(\master2_bridge|fifo_din [5]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~5_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~5_OTERM161 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~5_NEW160 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~5_NEW160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N23
dffeas \master2_bridge|fifo_queue|queue~5 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~5_OTERM161 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~5 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~242 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~242_combout  = (\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~47_q )) # 
// (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~5_q )))))

	.dataa(\master2_bridge|fifo_queue|queue~47_q ),
	.datab(\master2_bridge|fifo_queue|rp [0]),
	.datac(\master2_bridge|fifo_queue|queue~5_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~242_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~242 .lut_mask = 16'hEE30;
defparam \master2_bridge|fifo_queue|queue~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N29
dffeas \master2_bridge|fifo_queue|queue~68 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~68 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N28
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~243 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~243_combout  = (\master2_bridge|fifo_queue|queue~242_combout  & (((\master2_bridge|fifo_queue|queue~68_q ) # (!\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|queue~242_combout  & 
// (\master2_bridge|fifo_queue|queue~26_q  & ((\master2_bridge|fifo_queue|rp [0]))))

	.dataa(\master2_bridge|fifo_queue|queue~26_q ),
	.datab(\master2_bridge|fifo_queue|queue~242_combout ),
	.datac(\master2_bridge|fifo_queue|queue~68_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~243_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~243 .lut_mask = 16'hE2CC;
defparam \master2_bridge|fifo_queue|queue~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N13
dffeas \master2_bridge|fifo_queue|queue~152 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~152 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y13_N27
dffeas \master2_bridge|fifo_queue|queue~131 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~131 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~89_NEW244 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~89_OTERM245  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [5])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~89_q )))

	.dataa(\master2_bridge|fifo_din [5]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~89_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~89_OTERM245 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~89_NEW244 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~89_NEW244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y13_N31
dffeas \master2_bridge|fifo_queue|queue~89 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~89_OTERM245 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~89 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y13_N21
dffeas \master2_bridge|fifo_queue|queue~110 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~110 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~240 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~240_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~110_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~89_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~89_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~110_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~240_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~240 .lut_mask = 16'hFC22;
defparam \master2_bridge|fifo_queue|queue~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N26
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~241 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~241_combout  = (\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~240_combout  & (\master2_bridge|fifo_queue|queue~152_q )) # (!\master2_bridge|fifo_queue|queue~240_combout  & 
// ((\master2_bridge|fifo_queue|queue~131_q ))))) # (!\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~240_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~152_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~131_q ),
	.datad(\master2_bridge|fifo_queue|queue~240_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~241_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~241 .lut_mask = 16'hBBC0;
defparam \master2_bridge|fifo_queue|queue~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~244 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~244_combout  = (\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~241_combout ))) # (!\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~243_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|queue~243_combout ),
	.datac(\master2_bridge|fifo_queue|rp [2]),
	.datad(\master2_bridge|fifo_queue|queue~241_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~244_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~244 .lut_mask = 16'hFC0C;
defparam \master2_bridge|fifo_queue|queue~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N21
dffeas \master2_bridge|bb_addr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~244_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|bb_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|bb_addr[5] .is_wysiwyg = "true";
defparam \master2_bridge|bb_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N8
cycloneive_lcell_comb \master2_bridge|master|addr~3 (
// Equation(s):
// \master2_bridge|master|addr~3_combout  = (reset_sync[2] & \master2_bridge|bb_addr [5])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(\master2_bridge|bb_addr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|master|addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|addr~3 .lut_mask = 16'hC0C0;
defparam \master2_bridge|master|addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N9
dffeas \master2_bridge|master|addr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|addr[5] .is_wysiwyg = "true";
defparam \master2_bridge|master|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N14
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[6]~13 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[6]~13_combout  = (\master2_bridge|uart_module|receiver|Decoder0~11_combout  & ((\master2_bridge|uart_module|receiver|Decoder0~15_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~15_combout  & ((\master2_bridge|uart_module|receiver|temp_data [6]))))) # (!\master2_bridge|uart_module|receiver|Decoder0~11_combout  & (((\master2_bridge|uart_module|receiver|temp_data [6]))))

	.dataa(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datab(\master2_bridge|uart_module|receiver|Decoder0~11_combout ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [6]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[6]~13 .lut_mask = 16'hB8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N15
dffeas \master2_bridge|uart_module|receiver|temp_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[6]~13_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[6] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N2
cycloneive_lcell_comb \master2_bridge|fifo_din~14 (
// Equation(s):
// \master2_bridge|fifo_din~14_combout  = (reset_sync[2] & \master2_bridge|uart_module|receiver|temp_data [6])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|temp_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~14_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~14 .lut_mask = 16'hA0A0;
defparam \master2_bridge|fifo_din~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N3
dffeas \master2_bridge|fifo_din[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[6] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y13_N3
dffeas \master2_bridge|fifo_queue|queue~153 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~153 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~90_NEW242 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~90_OTERM243  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [6])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~90_q )))

	.dataa(\master2_bridge|fifo_din [6]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~90_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~90_OTERM243 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~90_NEW242 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~90_NEW242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y13_N5
dffeas \master2_bridge|fifo_queue|queue~90 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~90_OTERM243 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~90 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y13_N25
dffeas \master2_bridge|fifo_queue|queue~111 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~111 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N24
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~245 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~245_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~111_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~90_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~90_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~111_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~245_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~245 .lut_mask = 16'hFC22;
defparam \master2_bridge|fifo_queue|queue~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y13_N21
dffeas \master2_bridge|fifo_queue|queue~132 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~132 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N20
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~246 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~246_combout  = (\master2_bridge|fifo_queue|queue~245_combout  & ((\master2_bridge|fifo_queue|queue~153_q ) # ((!\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|queue~245_combout  & 
// (((\master2_bridge|fifo_queue|queue~132_q  & \master2_bridge|fifo_queue|rp [1]))))

	.dataa(\master2_bridge|fifo_queue|queue~153_q ),
	.datab(\master2_bridge|fifo_queue|queue~245_combout ),
	.datac(\master2_bridge|fifo_queue|queue~132_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~246_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~246 .lut_mask = 16'hB8CC;
defparam \master2_bridge|fifo_queue|queue~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~27_NEW284 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~27_OTERM285  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [6])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~27_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [6]),
	.datac(\master2_bridge|fifo_queue|queue~27_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~27_OTERM285 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~27_NEW284 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~27_NEW284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N11
dffeas \master2_bridge|fifo_queue|queue~27 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~27_OTERM285 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~27 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N6
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~48_NEW200 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~48_OTERM201  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [6])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~48_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [6]),
	.datac(\master2_bridge|fifo_queue|queue~48_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~48_OTERM201 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~48_NEW200 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~48_NEW200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N7
dffeas \master2_bridge|fifo_queue|queue~48 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~48_OTERM201 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~48 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N8
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~6_NEW158 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~6_OTERM159  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [6])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~6_q )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_din [6]),
	.datac(\master2_bridge|fifo_queue|queue~6_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~6_OTERM159 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~6_NEW158 .lut_mask = 16'hCCF0;
defparam \master2_bridge|fifo_queue|queue~6_NEW158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N9
dffeas \master2_bridge|fifo_queue|queue~6 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~6_OTERM159 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~6 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~247 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~247_combout  = (\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|rp [1] & (\master2_bridge|fifo_queue|queue~48_q )) # 
// (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~6_q )))))

	.dataa(\master2_bridge|fifo_queue|queue~48_q ),
	.datab(\master2_bridge|fifo_queue|rp [0]),
	.datac(\master2_bridge|fifo_queue|queue~6_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~247_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~247 .lut_mask = 16'hEE30;
defparam \master2_bridge|fifo_queue|queue~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y12_N19
dffeas \master2_bridge|fifo_queue|queue~69 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~69 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N18
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~248 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~248_combout  = (\master2_bridge|fifo_queue|queue~247_combout  & (((\master2_bridge|fifo_queue|queue~69_q ) # (!\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|queue~247_combout  & 
// (\master2_bridge|fifo_queue|queue~27_q  & ((\master2_bridge|fifo_queue|rp [0]))))

	.dataa(\master2_bridge|fifo_queue|queue~27_q ),
	.datab(\master2_bridge|fifo_queue|queue~247_combout ),
	.datac(\master2_bridge|fifo_queue|queue~69_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~248_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~248 .lut_mask = 16'hE2CC;
defparam \master2_bridge|fifo_queue|queue~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N14
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~249 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~249_combout  = (\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~246_combout )) # (!\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~248_combout )))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~246_combout ),
	.datad(\master2_bridge|fifo_queue|queue~248_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~249_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~249 .lut_mask = 16'hF3C0;
defparam \master2_bridge|fifo_queue|queue~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N15
dffeas \master2_bridge|bb_addr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~249_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|bb_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|bb_addr[6] .is_wysiwyg = "true";
defparam \master2_bridge|bb_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N28
cycloneive_lcell_comb \master2_bridge|master|addr~4 (
// Equation(s):
// \master2_bridge|master|addr~4_combout  = (\master2_bridge|bb_addr [6] & reset_sync[2])

	.dataa(gnd),
	.datab(\master2_bridge|bb_addr [6]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|master|addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|addr~4 .lut_mask = 16'hC0C0;
defparam \master2_bridge|master|addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y16_N29
dffeas \master2_bridge|master|addr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|addr[6] .is_wysiwyg = "true";
defparam \master2_bridge|master|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \master2_bridge|uart_module|receiver|temp_data[4]~14 (
// Equation(s):
// \master2_bridge|uart_module|receiver|temp_data[4]~14_combout  = (\master2_bridge|uart_module|receiver|Equal1~1_combout  & ((\master2_bridge|uart_module|receiver|Decoder0~6_combout  & (\master2_bridge|uart_module|receiver|rx_sync~q )) # 
// (!\master2_bridge|uart_module|receiver|Decoder0~6_combout  & ((\master2_bridge|uart_module|receiver|temp_data [4]))))) # (!\master2_bridge|uart_module|receiver|Equal1~1_combout  & (((\master2_bridge|uart_module|receiver|temp_data [4]))))

	.dataa(\master2_bridge|uart_module|receiver|Equal1~1_combout ),
	.datab(\master2_bridge|uart_module|receiver|rx_sync~q ),
	.datac(\master2_bridge|uart_module|receiver|temp_data [4]),
	.datad(\master2_bridge|uart_module|receiver|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|receiver|temp_data[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[4]~14 .lut_mask = 16'hD8F0;
defparam \master2_bridge|uart_module|receiver|temp_data[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N9
dffeas \master2_bridge|uart_module|receiver|temp_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|receiver|temp_data[4]~14_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|receiver|temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|receiver|temp_data[4] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|receiver|temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneive_lcell_comb \master2_bridge|fifo_din~15 (
// Equation(s):
// \master2_bridge|fifo_din~15_combout  = (\master2_bridge|uart_module|receiver|temp_data [4] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|receiver|temp_data [4]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_din~15_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_din~15 .lut_mask = 16'hF000;
defparam \master2_bridge|fifo_din~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N1
dffeas \master2_bridge|fifo_din[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_din~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_din [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_din[4] .is_wysiwyg = "true";
defparam \master2_bridge|fifo_din[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N6
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~25_NEW282 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~25_OTERM283  = (\master2_bridge|fifo_queue|queue~173_combout  & (\master2_bridge|fifo_din [4])) # (!\master2_bridge|fifo_queue|queue~173_combout  & ((\master2_bridge|fifo_queue|queue~25_q )))

	.dataa(\master2_bridge|fifo_din [4]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~25_q ),
	.datad(\master2_bridge|fifo_queue|queue~173_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~25_OTERM283 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~25_NEW282 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~25_NEW282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y13_N7
dffeas \master2_bridge|fifo_queue|queue~25 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~25_OTERM283 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~25 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y13_N9
dffeas \master2_bridge|fifo_queue|queue~67 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~67 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N26
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~46_NEW198 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~46_OTERM199  = (\master2_bridge|fifo_queue|queue~176_combout  & (\master2_bridge|fifo_din [4])) # (!\master2_bridge|fifo_queue|queue~176_combout  & ((\master2_bridge|fifo_queue|queue~46_q )))

	.dataa(\master2_bridge|fifo_din [4]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~46_q ),
	.datad(\master2_bridge|fifo_queue|queue~176_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~46_OTERM199 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~46_NEW198 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~46_NEW198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y13_N27
dffeas \master2_bridge|fifo_queue|queue~46 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~46_OTERM199 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~46 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N0
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~4_NEW156 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~4_OTERM157  = (\master2_bridge|fifo_queue|queue~178_combout  & (\master2_bridge|fifo_din [4])) # (!\master2_bridge|fifo_queue|queue~178_combout  & ((\master2_bridge|fifo_queue|queue~4_q )))

	.dataa(\master2_bridge|fifo_din [4]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~4_q ),
	.datad(\master2_bridge|fifo_queue|queue~178_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~4_OTERM157 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~4_NEW156 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~4_NEW156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y13_N1
dffeas \master2_bridge|fifo_queue|queue~4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~4_OTERM157 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~4 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N28
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~252 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~252_combout  = (\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|queue~46_q ) # ((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|queue~4_q  & 
// !\master2_bridge|fifo_queue|rp [0]))))

	.dataa(\master2_bridge|fifo_queue|queue~46_q ),
	.datab(\master2_bridge|fifo_queue|queue~4_q ),
	.datac(\master2_bridge|fifo_queue|rp [1]),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~252_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~252 .lut_mask = 16'hF0AC;
defparam \master2_bridge|fifo_queue|queue~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N8
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~253 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~253_combout  = (\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~252_combout  & ((\master2_bridge|fifo_queue|queue~67_q ))) # (!\master2_bridge|fifo_queue|queue~252_combout  & 
// (\master2_bridge|fifo_queue|queue~25_q )))) # (!\master2_bridge|fifo_queue|rp [0] & (((\master2_bridge|fifo_queue|queue~252_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~25_q ),
	.datab(\master2_bridge|fifo_queue|rp [0]),
	.datac(\master2_bridge|fifo_queue|queue~67_q ),
	.datad(\master2_bridge|fifo_queue|queue~252_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~253_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~253 .lut_mask = 16'hF388;
defparam \master2_bridge|fifo_queue|queue~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N30
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~151feeder (
// Equation(s):
// \master2_bridge|fifo_queue|queue~151feeder_combout  = \master2_bridge|fifo_din [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|fifo_din [4]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~151feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~151feeder .lut_mask = 16'hFF00;
defparam \master2_bridge|fifo_queue|queue~151feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N31
dffeas \master2_bridge|fifo_queue|queue~151 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|fifo_queue|queue~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~151 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N8
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~88_NEW240 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~88_OTERM241  = (\master2_bridge|fifo_queue|queue~183_combout  & (\master2_bridge|fifo_din [4])) # (!\master2_bridge|fifo_queue|queue~183_combout  & ((\master2_bridge|fifo_queue|queue~88_q )))

	.dataa(\master2_bridge|fifo_din [4]),
	.datab(gnd),
	.datac(\master2_bridge|fifo_queue|queue~88_q ),
	.datad(\master2_bridge|fifo_queue|queue~183_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~88_OTERM241 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~88_NEW240 .lut_mask = 16'hAAF0;
defparam \master2_bridge|fifo_queue|queue~88_NEW240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y13_N9
dffeas \master2_bridge|fifo_queue|queue~88 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~88_OTERM241 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~88 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N17
dffeas \master2_bridge|fifo_queue|queue~109 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~109 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N16
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~250 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~250_combout  = (\master2_bridge|fifo_queue|rp [1] & (((\master2_bridge|fifo_queue|rp [0])))) # (!\master2_bridge|fifo_queue|rp [1] & ((\master2_bridge|fifo_queue|rp [0] & ((\master2_bridge|fifo_queue|queue~109_q ))) # 
// (!\master2_bridge|fifo_queue|rp [0] & (\master2_bridge|fifo_queue|queue~88_q ))))

	.dataa(\master2_bridge|fifo_queue|queue~88_q ),
	.datab(\master2_bridge|fifo_queue|rp [1]),
	.datac(\master2_bridge|fifo_queue|queue~109_q ),
	.datad(\master2_bridge|fifo_queue|rp [0]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~250_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~250 .lut_mask = 16'hFC22;
defparam \master2_bridge|fifo_queue|queue~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y13_N5
dffeas \master2_bridge|fifo_queue|queue~130 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|fifo_din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|fifo_queue|queue~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|fifo_queue|queue~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~130 .is_wysiwyg = "true";
defparam \master2_bridge|fifo_queue|queue~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N4
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~251 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~251_combout  = (\master2_bridge|fifo_queue|queue~250_combout  & ((\master2_bridge|fifo_queue|queue~151_q ) # ((!\master2_bridge|fifo_queue|rp [1])))) # (!\master2_bridge|fifo_queue|queue~250_combout  & 
// (((\master2_bridge|fifo_queue|queue~130_q  & \master2_bridge|fifo_queue|rp [1]))))

	.dataa(\master2_bridge|fifo_queue|queue~151_q ),
	.datab(\master2_bridge|fifo_queue|queue~250_combout ),
	.datac(\master2_bridge|fifo_queue|queue~130_q ),
	.datad(\master2_bridge|fifo_queue|rp [1]),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~251_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~251 .lut_mask = 16'hB8CC;
defparam \master2_bridge|fifo_queue|queue~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N10
cycloneive_lcell_comb \master2_bridge|fifo_queue|queue~254 (
// Equation(s):
// \master2_bridge|fifo_queue|queue~254_combout  = (\master2_bridge|fifo_queue|rp [2] & ((\master2_bridge|fifo_queue|queue~251_combout ))) # (!\master2_bridge|fifo_queue|rp [2] & (\master2_bridge|fifo_queue|queue~253_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|fifo_queue|rp [2]),
	.datac(\master2_bridge|fifo_queue|queue~253_combout ),
	.datad(\master2_bridge|fifo_queue|queue~251_combout ),
	.cin(gnd),
	.combout(\master2_bridge|fifo_queue|queue~254_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|fifo_queue|queue~254 .lut_mask = 16'hFC30;
defparam \master2_bridge|fifo_queue|queue~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y16_N11
dffeas \master2_bridge|bb_addr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|fifo_queue|queue~254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|bb_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|bb_addr[4] .is_wysiwyg = "true";
defparam \master2_bridge|bb_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N16
cycloneive_lcell_comb \master2_bridge|master|addr~5 (
// Equation(s):
// \master2_bridge|master|addr~5_combout  = (reset_sync[2] & \master2_bridge|bb_addr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master2_bridge|bb_addr [4]),
	.cin(gnd),
	.combout(\master2_bridge|master|addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|addr~5 .lut_mask = 16'hF000;
defparam \master2_bridge|master|addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y16_N15
dffeas \master2_bridge|master|addr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|master|addr~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|master|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|addr[4] .is_wysiwyg = "true";
defparam \master2_bridge|master|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N14
cycloneive_lcell_comb \master2_bridge|master|Mux1~2 (
// Equation(s):
// \master2_bridge|master|Mux1~2_combout  = (\master2_bridge|master|counter [0] & (((\master2_bridge|master|counter [1])))) # (!\master2_bridge|master|counter [0] & ((\master2_bridge|master|counter [1] & (\master2_bridge|master|addr [6])) # 
// (!\master2_bridge|master|counter [1] & ((\master2_bridge|master|addr [4])))))

	.dataa(\master2_bridge|master|counter [0]),
	.datab(\master2_bridge|master|addr [6]),
	.datac(\master2_bridge|master|addr [4]),
	.datad(\master2_bridge|master|counter [1]),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux1~2 .lut_mask = 16'hEE50;
defparam \master2_bridge|master|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N2
cycloneive_lcell_comb \master2_bridge|master|Mux1~3 (
// Equation(s):
// \master2_bridge|master|Mux1~3_combout  = (\master2_bridge|master|counter [0] & ((\master2_bridge|master|Mux1~2_combout  & (\master2_bridge|master|addr [7])) # (!\master2_bridge|master|Mux1~2_combout  & ((\master2_bridge|master|addr [5]))))) # 
// (!\master2_bridge|master|counter [0] & (((\master2_bridge|master|Mux1~2_combout ))))

	.dataa(\master2_bridge|master|addr [7]),
	.datab(\master2_bridge|master|addr [5]),
	.datac(\master2_bridge|master|counter [0]),
	.datad(\master2_bridge|master|Mux1~2_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux1~3 .lut_mask = 16'hAFC0;
defparam \master2_bridge|master|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N18
cycloneive_lcell_comb \master2_bridge|master|Mux0~0 (
// Equation(s):
// \master2_bridge|master|Mux0~0_combout  = (\master2_bridge|master|counter [2] & (((\master2_bridge|master|counter [3])))) # (!\master2_bridge|master|counter [2] & ((\master2_bridge|master|counter [3] & ((\master2_bridge|master|Mux1~3_combout ))) # 
// (!\master2_bridge|master|counter [3] & (\master2_bridge|master|Mux1~7_combout ))))

	.dataa(\master2_bridge|master|Mux1~7_combout ),
	.datab(\master2_bridge|master|counter [2]),
	.datac(\master2_bridge|master|counter [3]),
	.datad(\master2_bridge|master|Mux1~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux0~0 .lut_mask = 16'hF2C2;
defparam \master2_bridge|master|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N26
cycloneive_lcell_comb \master2_bridge|master|Mux0~1 (
// Equation(s):
// \master2_bridge|master|Mux0~1_combout  = (\master2_bridge|master|counter [2] & ((\master2_bridge|master|Mux0~0_combout  & ((\master2_bridge|master|Mux1~1_combout ))) # (!\master2_bridge|master|Mux0~0_combout  & (\master2_bridge|master|Mux1~5_combout )))) 
// # (!\master2_bridge|master|counter [2] & (((\master2_bridge|master|Mux0~0_combout ))))

	.dataa(\master2_bridge|master|Mux1~5_combout ),
	.datab(\master2_bridge|master|counter [2]),
	.datac(\master2_bridge|master|Mux1~1_combout ),
	.datad(\master2_bridge|master|Mux0~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux0~1 .lut_mask = 16'hF388;
defparam \master2_bridge|master|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N24
cycloneive_lcell_comb \master2_bridge|master|Mux1~6 (
// Equation(s):
// \master2_bridge|master|Mux1~6_combout  = (\master2_bridge|master|counter [3] & (\master2_bridge|master|counter [2])) # (!\master2_bridge|master|counter [3] & ((\master2_bridge|master|counter [2] & ((\master2_bridge|master|Mux1~3_combout ))) # 
// (!\master2_bridge|master|counter [2] & (\master2_bridge|master|Mux1~5_combout ))))

	.dataa(\master2_bridge|master|counter [3]),
	.datab(\master2_bridge|master|counter [2]),
	.datac(\master2_bridge|master|Mux1~5_combout ),
	.datad(\master2_bridge|master|Mux1~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux1~6 .lut_mask = 16'hDC98;
defparam \master2_bridge|master|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N2
cycloneive_lcell_comb \master2_bridge|master|Mux1~8 (
// Equation(s):
// \master2_bridge|master|Mux1~8_combout  = (\master2_bridge|master|Mux1~6_combout  & (((\master2_bridge|master|Mux1~7_combout ) # (!\master2_bridge|master|counter [3])))) # (!\master2_bridge|master|Mux1~6_combout  & (\master2_bridge|master|Mux1~1_combout  & 
// (\master2_bridge|master|counter [3])))

	.dataa(\master2_bridge|master|Mux1~1_combout ),
	.datab(\master2_bridge|master|Mux1~6_combout ),
	.datac(\master2_bridge|master|counter [3]),
	.datad(\master2_bridge|master|Mux1~7_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Mux1~8 .lut_mask = 16'hEC2C;
defparam \master2_bridge|master|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N12
cycloneive_lcell_comb \master2_bridge|master|Selector25~3 (
// Equation(s):
// \master2_bridge|master|Selector25~3_combout  = (\master2_bridge|master|Mux0~1_combout  & ((\master2_bridge|master|state.SADDR~q ) # ((\master2_bridge|master|state.ADDR~q  & \master2_bridge|master|Mux1~8_combout )))) # 
// (!\master2_bridge|master|Mux0~1_combout  & (((\master2_bridge|master|state.ADDR~q  & \master2_bridge|master|Mux1~8_combout ))))

	.dataa(\master2_bridge|master|Mux0~1_combout ),
	.datab(\master2_bridge|master|state.SADDR~q ),
	.datac(\master2_bridge|master|state.ADDR~q ),
	.datad(\master2_bridge|master|Mux1~8_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector25~3 .lut_mask = 16'hF888;
defparam \master2_bridge|master|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N16
cycloneive_lcell_comb \master2_bridge|master|Selector25~4 (
// Equation(s):
// \master2_bridge|master|Selector25~4_combout  = (\master2_bridge|master|Selector25~2_combout ) # ((\master2_bridge|master|Selector25~1_combout ) # (\master2_bridge|master|Selector25~3_combout ))

	.dataa(\master2_bridge|master|Selector25~2_combout ),
	.datab(gnd),
	.datac(\master2_bridge|master|Selector25~1_combout ),
	.datad(\master2_bridge|master|Selector25~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector25~4 .lut_mask = 16'hFFFA;
defparam \master2_bridge|master|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y16_N17
dffeas \master2_bridge|master|mwdata (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector25~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|mwdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|mwdata .is_wysiwyg = "true";
defparam \master2_bridge|master|mwdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneive_lcell_comb \bus_inst|wdata_mux|out[0]~0 (
// Equation(s):
// \bus_inst|wdata_mux|out[0]~0_combout  = (\bus_inst|bus_arbiter|state.M2~q  & ((\master2_bridge|master|mwdata~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (\master1_port|mwdata~q ))

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(gnd),
	.datac(\master1_port|mwdata~q ),
	.datad(\master2_bridge|master|mwdata~q ),
	.cin(gnd),
	.combout(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|wdata_mux|out[0]~0 .lut_mask = 16'hFA50;
defparam \bus_inst|wdata_mux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneive_lcell_comb \bus_inst|decoder|Selector8~1 (
// Equation(s):
// \bus_inst|decoder|Selector8~1_combout  = (\bus_inst|decoder|Selector1~0_combout  & (((\bus_inst|wdata_mux|out[0]~0_combout )))) # (!\bus_inst|decoder|Selector1~0_combout  & ((\bus_inst|decoder|slave_addr~3_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout 
// ))) # (!\bus_inst|decoder|slave_addr~3_combout  & (\bus_inst|decoder|Selector8~0_combout ))))

	.dataa(\bus_inst|decoder|Selector1~0_combout ),
	.datab(\bus_inst|decoder|Selector8~0_combout ),
	.datac(\bus_inst|decoder|slave_addr~3_combout ),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector8~1 .lut_mask = 16'hFE04;
defparam \bus_inst|decoder|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \bus_inst|decoder|slave_addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr[0] .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~0 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~0_combout  = (\bus_inst|decoder|slave_addr [0] & reset_sync[2])

	.dataa(gnd),
	.datab(\bus_inst|decoder|slave_addr [0]),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~0 .lut_mask = 16'hCC00;
defparam \bus_inst|decoder|split_slave_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N7
dffeas \bus_inst|decoder|ssel[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_inst|decoder|split_slave_addr~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_inst|decoder|ssel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|ssel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|ssel[0] .is_wysiwyg = "true";
defparam \bus_inst|decoder|ssel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \bus_inst|decoder|mvalid_decoder|out3~0 (
// Equation(s):
// \bus_inst|decoder|mvalid_decoder|out3~0_combout  = (!\bus_inst|decoder|ssel [0] & (\bus_inst|decoder|slave_en~q  & (\bus_inst|decoder|ssel [1] & \bus_inst|mctrl_mux|out[0]~0_combout )))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|slave_en~q ),
	.datac(\bus_inst|decoder|ssel [1]),
	.datad(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|mvalid_decoder|out3~0 .lut_mask = 16'h4000;
defparam \bus_inst|decoder|mvalid_decoder|out3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
cycloneive_lcell_comb \slave3_bridge|slave|mode~0 (
// Equation(s):
// \slave3_bridge|slave|mode~0_combout  = (\slave3_bridge|slave|state.IDLE~q  & (((\slave3_bridge|slave|mode~q )))) # (!\slave3_bridge|slave|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\bus_inst|mctrl_mux|out[1]~1_combout )) # 
// (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_bridge|slave|mode~q )))))

	.dataa(\slave3_bridge|slave|state.IDLE~q ),
	.datab(\bus_inst|mctrl_mux|out[1]~1_combout ),
	.datac(\slave3_bridge|slave|mode~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|mode~0 .lut_mask = 16'hE4F0;
defparam \slave3_bridge|slave|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N3
dffeas \slave3_bridge|slave|mode (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|mode .is_wysiwyg = "true";
defparam \slave3_bridge|slave|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
cycloneive_lcell_comb \slave3_bridge|slave|Selector4~0 (
// Equation(s):
// \slave3_bridge|slave|Selector4~0_combout  = (\slave3_bridge|slave|Selector6~0_combout  & (!\slave3_bridge|slave|mode~q  & ((\slave3_bridge|slave|state.SREADY~q )))) # (!\slave3_bridge|slave|Selector6~0_combout  & ((\slave3_bridge|slave|state.SPLIT~q ) # 
// ((!\slave3_bridge|slave|mode~q  & \slave3_bridge|slave|state.SREADY~q ))))

	.dataa(\slave3_bridge|slave|Selector6~0_combout ),
	.datab(\slave3_bridge|slave|mode~q ),
	.datac(\slave3_bridge|slave|state.SPLIT~q ),
	.datad(\slave3_bridge|slave|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector4~0 .lut_mask = 16'h7350;
defparam \slave3_bridge|slave|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N25
dffeas \slave3_bridge|slave|state.SPLIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|state.SPLIT .is_wysiwyg = "true";
defparam \slave3_bridge|slave|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
cycloneive_lcell_comb \bus_inst|bus_arbiter|state~7 (
// Equation(s):
// \bus_inst|bus_arbiter|state~7_combout  = (\bus_inst|bus_arbiter|state.M2~q  & (((\slave3_bridge|slave|state.SPLIT~q  & !\bus_inst|bus_arbiter|split_owner.NONE~q )))) # (!\bus_inst|bus_arbiter|state.M2~q  & (((\slave3_bridge|slave|state.SPLIT~q  & 
// !\bus_inst|bus_arbiter|split_owner.NONE~q )) # (!\master1_port|state.IDLE~q )))

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(\master1_port|state.IDLE~q ),
	.datac(\slave3_bridge|slave|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state~7 .lut_mask = 16'h11F1;
defparam \bus_inst|bus_arbiter|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
cycloneive_lcell_comb \bus_inst|bus_arbiter|always2~1 (
// Equation(s):
// \bus_inst|bus_arbiter|always2~1_combout  = (\slave3_bridge|slave|state.SPLIT~q  & !\bus_inst|bus_arbiter|split_owner.NONE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|always2~1 .lut_mask = 16'h00F0;
defparam \bus_inst|bus_arbiter|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N4
cycloneive_lcell_comb \bus_inst|bus_arbiter|state~6 (
// Equation(s):
// \bus_inst|bus_arbiter|state~6_combout  = ((\bus_inst|bus_arbiter|state.M2~q  & ((\bus_inst|bus_arbiter|always2~1_combout ) # (!\master2_bridge|master|state.IDLE~q )))) # (!reset_sync[2])

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(reset_sync[2]),
	.datac(\master2_bridge|master|state.IDLE~q ),
	.datad(\bus_inst|bus_arbiter|always2~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state~6 .lut_mask = 16'hBB3B;
defparam \bus_inst|bus_arbiter|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector0~3_RESYN680 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector0~3_RESYN680_BDD681  = (\slave2_inst|sp|state.IDLE~q ) # (\slave1_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.IDLE~q ),
	.datac(gnd),
	.datad(\slave1_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector0~3_RESYN680_BDD681 ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector0~3_RESYN680 .lut_mask = 16'hFFCC;
defparam \bus_inst|bus_arbiter|Selector0~3_RESYN680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector0~3_RESYN688 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector0~3_RESYN688_BDD689  = ((\slave3_bridge|slave|state.SPLIT~q  & ((\bus_inst|bus_arbiter|Selector0~3_RESYN680_BDD681 ) # (!\master1_port|state.IDLE~q )))) # (!\bus_inst|bus_arbiter|split_owner.SM2~q )

	.dataa(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datab(\master1_port|state.IDLE~q ),
	.datac(\slave3_bridge|slave|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|Selector0~3_RESYN680_BDD681 ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector0~3_RESYN688_BDD689 ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector0~3_RESYN688 .lut_mask = 16'hF575;
defparam \bus_inst|bus_arbiter|Selector0~3_RESYN688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector0~3_RESYN692 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector0~3_RESYN692_BDD693  = (!\bus_inst|bus_arbiter|state.M2~q  & (\bus_inst|bus_arbiter|Selector0~3_RESYN688_BDD689  & ((\slave3_bridge|slave|state.SPLIT~q ) # (!\bus_inst|bus_arbiter|split_owner.SM1~q ))))

	.dataa(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datab(\bus_inst|bus_arbiter|state.M2~q ),
	.datac(\slave3_bridge|slave|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|Selector0~3_RESYN688_BDD689 ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector0~3_RESYN692_BDD693 ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector0~3_RESYN692 .lut_mask = 16'h3100;
defparam \bus_inst|bus_arbiter|Selector0~3_RESYN692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector0~3_RESYN682 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector0~3_RESYN682_BDD683  = (!\bus_inst|bus_arbiter|state.M1~q  & (((\bus_inst|bus_arbiter|Selector0~3_RESYN680_BDD681 ) # (!\bus_inst|bus_arbiter|split_owner.SM1~q )) # (!\master2_bridge|master|state.IDLE~q )))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(\master2_bridge|master|state.IDLE~q ),
	.datac(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datad(\bus_inst|bus_arbiter|Selector0~3_RESYN680_BDD681 ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector0~3_RESYN682_BDD683 ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector0~3_RESYN682 .lut_mask = 16'h5515;
defparam \bus_inst|bus_arbiter|Selector0~3_RESYN682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneive_lcell_comb \bus_inst|bus_arbiter|always0~0 (
// Equation(s):
// \bus_inst|bus_arbiter|always0~0_combout  = (!\slave2_inst|sp|state.IDLE~q  & !\slave1_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.IDLE~q ),
	.datac(gnd),
	.datad(\slave1_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|always0~0 .lut_mask = 16'h0033;
defparam \bus_inst|bus_arbiter|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector0~3_RESYN686 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector0~3_RESYN686_BDD687  = (\bus_inst|bus_arbiter|Selector0~3_RESYN680_BDD681 ) # (!\master2_bridge|master|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|master|state.IDLE~q ),
	.datad(\bus_inst|bus_arbiter|Selector0~3_RESYN680_BDD681 ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector0~3_RESYN686_BDD687 ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector0~3_RESYN686 .lut_mask = 16'hFF0F;
defparam \bus_inst|bus_arbiter|Selector0~3_RESYN686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector0~3_RESYN690 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector0~3_RESYN690_BDD691  = (\slave3_bridge|slave|state.SPLIT~q ) # ((\bus_inst|bus_arbiter|Selector0~3_RESYN686_BDD687  & ((!\bus_inst|bus_arbiter|always0~0_combout ) # (!\master1_port|state.IDLE~q ))))

	.dataa(\master1_port|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|always0~0_combout ),
	.datac(\slave3_bridge|slave|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|Selector0~3_RESYN686_BDD687 ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector0~3_RESYN690_BDD691 ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector0~3_RESYN690 .lut_mask = 16'hF7F0;
defparam \bus_inst|bus_arbiter|Selector0~3_RESYN690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N0
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector0~3 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector0~3_combout  = (\bus_inst|bus_arbiter|Selector0~3_RESYN692_BDD693  & (\bus_inst|bus_arbiter|Selector0~3_RESYN682_BDD683  & ((\bus_inst|bus_arbiter|Selector0~3_RESYN690_BDD691 ) # (!\bus_inst|decoder|Mux0~1_combout ))))

	.dataa(\bus_inst|decoder|Mux0~1_combout ),
	.datab(\bus_inst|bus_arbiter|Selector0~3_RESYN692_BDD693 ),
	.datac(\bus_inst|bus_arbiter|Selector0~3_RESYN682_BDD683 ),
	.datad(\bus_inst|bus_arbiter|Selector0~3_RESYN690_BDD691 ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector0~3 .lut_mask = 16'hC040;
defparam \bus_inst|bus_arbiter|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
cycloneive_lcell_comb \bus_inst|bus_arbiter|state~8 (
// Equation(s):
// \bus_inst|bus_arbiter|state~8_combout  = (!\bus_inst|bus_arbiter|state~6_combout  & (!\bus_inst|bus_arbiter|Selector0~3_combout  & ((!\bus_inst|bus_arbiter|state~7_combout ) # (!\bus_inst|bus_arbiter|state.M1~q ))))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(\bus_inst|bus_arbiter|state~7_combout ),
	.datac(\bus_inst|bus_arbiter|state~6_combout ),
	.datad(\bus_inst|bus_arbiter|Selector0~3_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state~8 .lut_mask = 16'h0007;
defparam \bus_inst|bus_arbiter|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N25
dffeas \bus_inst|bus_arbiter|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state.IDLE .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~1 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~1_combout  = (!\slave3_bridge|slave|state.SPLIT~q  & !\bus_inst|bus_arbiter|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~1 .lut_mask = 16'h000F;
defparam \bus_inst|bus_arbiter|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
cycloneive_lcell_comb \slave3_bridge|slave|Selector16~0 (
// Equation(s):
// \slave3_bridge|slave|Selector16~0_combout  = (\slave3_bridge|slave|smemren~q  & ((\slave3_bridge|slave|state.WDATA~q ) # ((\slave3_bridge|slave|state.ADDR~q ) # (\slave3_bridge|slave|state.SREADY~q ))))

	.dataa(\slave3_bridge|slave|state.WDATA~q ),
	.datab(\slave3_bridge|slave|state.ADDR~q ),
	.datac(\slave3_bridge|slave|smemren~q ),
	.datad(\slave3_bridge|slave|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector16~0 .lut_mask = 16'hF0E0;
defparam \slave3_bridge|slave|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N14
cycloneive_lcell_comb \slave3_bridge|slave|Selector16~1 (
// Equation(s):
// \slave3_bridge|slave|Selector16~1_combout  = (\slave3_bridge|slave|state.SPLIT~q ) # ((\slave3_bridge|slave|state.WAIT~q ) # ((\slave3_bridge|slave|state.SREADY~q  & !\slave3_bridge|slave|mode~q )))

	.dataa(\slave3_bridge|slave|state.SPLIT~q ),
	.datab(\slave3_bridge|slave|state.SREADY~q ),
	.datac(\slave3_bridge|slave|mode~q ),
	.datad(\slave3_bridge|slave|state.WAIT~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector16~1 .lut_mask = 16'hFFAE;
defparam \slave3_bridge|slave|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
cycloneive_lcell_comb \slave3_bridge|slave|Selector16~2 (
// Equation(s):
// \slave3_bridge|slave|Selector16~2_combout  = (\slave3_bridge|slave|Selector16~0_combout ) # ((\slave3_bridge|slave|Selector16~1_combout ) # ((\slave3_bridge|slave|Equal2~0_combout  & \slave3_bridge|slave|state.RDATA~q )))

	.dataa(\slave3_bridge|slave|Selector16~0_combout ),
	.datab(\slave3_bridge|slave|Equal2~0_combout ),
	.datac(\slave3_bridge|slave|Selector16~1_combout ),
	.datad(\slave3_bridge|slave|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector16~2 .lut_mask = 16'hFEFA;
defparam \slave3_bridge|slave|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N29
dffeas \slave3_bridge|slave|smemren (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemren .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N16
cycloneive_lcell_comb \slave3_bridge|slave|Equal2~3 (
// Equation(s):
// \slave3_bridge|slave|Equal2~3_combout  = (\slave3_bridge|slave|counter [0] & \slave3_bridge|slave|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|counter [0]),
	.datad(\slave3_bridge|slave|counter [1]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Equal2~3 .lut_mask = 16'hF000;
defparam \slave3_bridge|slave|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneive_lcell_comb \slave3_bridge|slave|Decoder0~0 (
// Equation(s):
// \slave3_bridge|slave|Decoder0~0_combout  = (\slave3_bridge|slave|counter [3] & (!\slave3_bridge|slave|counter [2] & (\slave3_bridge|slave|Selector7~2_combout  & \slave3_bridge|slave|Equal2~0_combout )))

	.dataa(\slave3_bridge|slave|counter [3]),
	.datab(\slave3_bridge|slave|counter [2]),
	.datac(\slave3_bridge|slave|Selector7~2_combout ),
	.datad(\slave3_bridge|slave|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Decoder0~0 .lut_mask = 16'h2000;
defparam \slave3_bridge|slave|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N12
cycloneive_lcell_comb \slave3_bridge|slave|Selector18~0 (
// Equation(s):
// \slave3_bridge|slave|Selector18~0_combout  = (\slave3_bridge|slave|Equal2~3_combout  & ((\slave3_bridge|slave|Decoder0~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Decoder0~0_combout  & ((\slave3_bridge|slave|addr 
// [11]))))) # (!\slave3_bridge|slave|Equal2~3_combout  & (((\slave3_bridge|slave|addr [11]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_bridge|slave|Equal2~3_combout ),
	.datac(\slave3_bridge|slave|addr [11]),
	.datad(\slave3_bridge|slave|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector18~0 .lut_mask = 16'hB8F0;
defparam \slave3_bridge|slave|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N13
dffeas \slave3_bridge|slave|addr[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|addr[11] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N8
cycloneive_lcell_comb \slave3_bridge|slave|smemaddr~0 (
// Equation(s):
// \slave3_bridge|slave|smemaddr~0_combout  = (\slave3_bridge|slave|state.SREADY~q  & (\slave3_bridge|slave|addr [11])) # (!\slave3_bridge|slave|state.SREADY~q  & ((\slave3_bridge|slave|smemaddr [11])))

	.dataa(\slave3_bridge|slave|state.SREADY~q ),
	.datab(\slave3_bridge|slave|addr [11]),
	.datac(\slave3_bridge|slave|smemaddr [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr~0 .lut_mask = 16'hD8D8;
defparam \slave3_bridge|slave|smemaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N9
dffeas \slave3_bridge|slave|smemaddr[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemaddr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemaddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr[11] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemaddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N12
cycloneive_lcell_comb \slave3_bridge|Selector2~0 (
// Equation(s):
// \slave3_bridge|Selector2~0_combout  = (!\slave3_bridge|slave|smemwen~q  & (!\slave3_bridge|state.IDLE~q  & (\slave3_bridge|slave|smemren~q  & \slave3_bridge|slave|smemaddr [11])))

	.dataa(\slave3_bridge|slave|smemwen~q ),
	.datab(\slave3_bridge|state.IDLE~q ),
	.datac(\slave3_bridge|slave|smemren~q ),
	.datad(\slave3_bridge|slave|smemaddr [11]),
	.cin(gnd),
	.combout(\slave3_bridge|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector2~0 .lut_mask = 16'h1000;
defparam \slave3_bridge|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N8
cycloneive_lcell_comb \slave3_bridge|Selector2~1 (
// Equation(s):
// \slave3_bridge|Selector2~1_combout  = (\slave3_bridge|Selector2~0_combout ) # ((\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q  & \slave3_bridge|state.RSEND~q ))

	.dataa(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(\slave3_bridge|state.RSEND~q ),
	.datad(\slave3_bridge|Selector2~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector2~1 .lut_mask = 16'hFFA0;
defparam \slave3_bridge|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N9
dffeas \slave3_bridge|state.RSEND (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|state.RSEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|state.RSEND .is_wysiwyg = "true";
defparam \slave3_bridge|state.RSEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y22_N22
cycloneive_lcell_comb \slave3_bridge|u_en~0 (
// Equation(s):
// \slave3_bridge|u_en~0_combout  = (reset_sync[2] & ((\slave3_bridge|state.WSEND~q ) # (\slave3_bridge|state.RSEND~q )))

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(\slave3_bridge|state.WSEND~q ),
	.datad(\slave3_bridge|state.RSEND~q ),
	.cin(gnd),
	.combout(\slave3_bridge|u_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|u_en~0 .lut_mask = 16'hCCC0;
defparam \slave3_bridge|u_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y22_N23
dffeas \slave3_bridge|u_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|u_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_en .is_wysiwyg = "true";
defparam \slave3_bridge|u_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N16
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector21~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector21~0_combout  = (!\slave3_bridge|uart_module|transmitter|c_clocks [0] & \slave3_bridge|uart_module|transmitter|state.TX_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|transmitter|c_clocks [0]),
	.datad(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector21~0 .lut_mask = 16'h0F00;
defparam \slave3_bridge|uart_module|transmitter|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N24
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector9~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector9~0_combout  = (\slave3_bridge|u_en~q ) # (\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|u_en~q ),
	.datad(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector9~0 .lut_mask = 16'hFFF0;
defparam \slave3_bridge|uart_module|transmitter|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N17
dffeas \slave3_bridge|uart_module|transmitter|c_clocks[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_clocks[0] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N2
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Add0~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Add0~1  = CARRY(\slave3_bridge|uart_module|transmitter|c_clocks [0])

	.dataa(\slave3_bridge|uart_module|transmitter|c_clocks [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\slave3_bridge|uart_module|transmitter|Add0~1 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Add0~0 .lut_mask = 16'h55AA;
defparam \slave3_bridge|uart_module|transmitter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N4
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Add0~2 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Add0~2_combout  = (\slave3_bridge|uart_module|transmitter|c_clocks [1] & (!\slave3_bridge|uart_module|transmitter|Add0~1 )) # (!\slave3_bridge|uart_module|transmitter|c_clocks [1] & 
// ((\slave3_bridge|uart_module|transmitter|Add0~1 ) # (GND)))
// \slave3_bridge|uart_module|transmitter|Add0~3  = CARRY((!\slave3_bridge|uart_module|transmitter|Add0~1 ) # (!\slave3_bridge|uart_module|transmitter|c_clocks [1]))

	.dataa(\slave3_bridge|uart_module|transmitter|c_clocks [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|transmitter|Add0~1 ),
	.combout(\slave3_bridge|uart_module|transmitter|Add0~2_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|Add0~3 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Add0~2 .lut_mask = 16'h5A5F;
defparam \slave3_bridge|uart_module|transmitter|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N14
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector20~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector20~0_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q  & \slave3_bridge|uart_module|transmitter|Add0~2_combout )

	.dataa(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|transmitter|Add0~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector20~0 .lut_mask = 16'hAA00;
defparam \slave3_bridge|uart_module|transmitter|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N15
dffeas \slave3_bridge|uart_module|transmitter|c_clocks[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_clocks[1] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N6
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Add0~4 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Add0~4_combout  = (\slave3_bridge|uart_module|transmitter|c_clocks [2] & (\slave3_bridge|uart_module|transmitter|Add0~3  $ (GND))) # (!\slave3_bridge|uart_module|transmitter|c_clocks [2] & 
// (!\slave3_bridge|uart_module|transmitter|Add0~3  & VCC))
// \slave3_bridge|uart_module|transmitter|Add0~5  = CARRY((\slave3_bridge|uart_module|transmitter|c_clocks [2] & !\slave3_bridge|uart_module|transmitter|Add0~3 ))

	.dataa(\slave3_bridge|uart_module|transmitter|c_clocks [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|transmitter|Add0~3 ),
	.combout(\slave3_bridge|uart_module|transmitter|Add0~4_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|Add0~5 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Add0~4 .lut_mask = 16'hA50A;
defparam \slave3_bridge|uart_module|transmitter|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N30
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector19~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector19~0_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q  & \slave3_bridge|uart_module|transmitter|Add0~4_combout )

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|transmitter|Add0~4_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector19~0 .lut_mask = 16'hCC00;
defparam \slave3_bridge|uart_module|transmitter|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y23_N31
dffeas \slave3_bridge|uart_module|transmitter|c_clocks[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_clocks[2] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N8
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Add0~6 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Add0~6_combout  = (\slave3_bridge|uart_module|transmitter|c_clocks [3] & (!\slave3_bridge|uart_module|transmitter|Add0~5 )) # (!\slave3_bridge|uart_module|transmitter|c_clocks [3] & 
// ((\slave3_bridge|uart_module|transmitter|Add0~5 ) # (GND)))
// \slave3_bridge|uart_module|transmitter|Add0~7  = CARRY((!\slave3_bridge|uart_module|transmitter|Add0~5 ) # (!\slave3_bridge|uart_module|transmitter|c_clocks [3]))

	.dataa(\slave3_bridge|uart_module|transmitter|c_clocks [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|transmitter|Add0~5 ),
	.combout(\slave3_bridge|uart_module|transmitter|Add0~6_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|Add0~7 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Add0~6 .lut_mask = 16'h5A5F;
defparam \slave3_bridge|uart_module|transmitter|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N10
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector18~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector18~0_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q  & (\slave3_bridge|uart_module|transmitter|Add0~6_combout  & !\slave3_bridge|uart_module|transmitter|Equal0~3_combout ))

	.dataa(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|transmitter|Add0~6_combout ),
	.datad(\slave3_bridge|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector18~0 .lut_mask = 16'h00A0;
defparam \slave3_bridge|uart_module|transmitter|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N11
dffeas \slave3_bridge|uart_module|transmitter|c_clocks[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_clocks[3] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N10
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Add0~8 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Add0~8_combout  = (\slave3_bridge|uart_module|transmitter|c_clocks [4] & (\slave3_bridge|uart_module|transmitter|Add0~7  $ (GND))) # (!\slave3_bridge|uart_module|transmitter|c_clocks [4] & 
// (!\slave3_bridge|uart_module|transmitter|Add0~7  & VCC))
// \slave3_bridge|uart_module|transmitter|Add0~9  = CARRY((\slave3_bridge|uart_module|transmitter|c_clocks [4] & !\slave3_bridge|uart_module|transmitter|Add0~7 ))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|c_clocks [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|transmitter|Add0~7 ),
	.combout(\slave3_bridge|uart_module|transmitter|Add0~8_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|Add0~9 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Add0~8 .lut_mask = 16'hC30C;
defparam \slave3_bridge|uart_module|transmitter|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N28
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector17~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector17~0_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q  & (\slave3_bridge|uart_module|transmitter|Add0~8_combout  & !\slave3_bridge|uart_module|transmitter|Equal0~3_combout ))

	.dataa(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|transmitter|Add0~8_combout ),
	.datad(\slave3_bridge|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector17~0 .lut_mask = 16'h00A0;
defparam \slave3_bridge|uart_module|transmitter|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N29
dffeas \slave3_bridge|uart_module|transmitter|c_clocks[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_clocks[4] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N12
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Add0~10 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Add0~10_combout  = (\slave3_bridge|uart_module|transmitter|c_clocks [5] & (!\slave3_bridge|uart_module|transmitter|Add0~9 )) # (!\slave3_bridge|uart_module|transmitter|c_clocks [5] & 
// ((\slave3_bridge|uart_module|transmitter|Add0~9 ) # (GND)))
// \slave3_bridge|uart_module|transmitter|Add0~11  = CARRY((!\slave3_bridge|uart_module|transmitter|Add0~9 ) # (!\slave3_bridge|uart_module|transmitter|c_clocks [5]))

	.dataa(\slave3_bridge|uart_module|transmitter|c_clocks [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|transmitter|Add0~9 ),
	.combout(\slave3_bridge|uart_module|transmitter|Add0~10_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|Add0~11 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Add0~10 .lut_mask = 16'h5A5F;
defparam \slave3_bridge|uart_module|transmitter|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N8
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector16~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector16~0_combout  = (\slave3_bridge|uart_module|transmitter|Add0~10_combout  & \slave3_bridge|uart_module|transmitter|state.TX_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|transmitter|Add0~10_combout ),
	.datad(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector16~0 .lut_mask = 16'hF000;
defparam \slave3_bridge|uart_module|transmitter|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N9
dffeas \slave3_bridge|uart_module|transmitter|c_clocks[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_clocks[5] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N14
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Add0~12 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Add0~12_combout  = (\slave3_bridge|uart_module|transmitter|c_clocks [6] & (\slave3_bridge|uart_module|transmitter|Add0~11  $ (GND))) # (!\slave3_bridge|uart_module|transmitter|c_clocks [6] & 
// (!\slave3_bridge|uart_module|transmitter|Add0~11  & VCC))
// \slave3_bridge|uart_module|transmitter|Add0~13  = CARRY((\slave3_bridge|uart_module|transmitter|c_clocks [6] & !\slave3_bridge|uart_module|transmitter|Add0~11 ))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|c_clocks [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|transmitter|Add0~11 ),
	.combout(\slave3_bridge|uart_module|transmitter|Add0~12_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|Add0~13 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Add0~12 .lut_mask = 16'hC30C;
defparam \slave3_bridge|uart_module|transmitter|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N20
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector15~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector15~0_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q  & (\slave3_bridge|uart_module|transmitter|Add0~12_combout  & !\slave3_bridge|uart_module|transmitter|Equal0~3_combout ))

	.dataa(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|transmitter|Add0~12_combout ),
	.datad(\slave3_bridge|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector15~0 .lut_mask = 16'h00A0;
defparam \slave3_bridge|uart_module|transmitter|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N21
dffeas \slave3_bridge|uart_module|transmitter|c_clocks[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_clocks[6] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N16
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Add0~14 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Add0~14_combout  = (\slave3_bridge|uart_module|transmitter|c_clocks [7] & (!\slave3_bridge|uart_module|transmitter|Add0~13 )) # (!\slave3_bridge|uart_module|transmitter|c_clocks [7] & 
// ((\slave3_bridge|uart_module|transmitter|Add0~13 ) # (GND)))
// \slave3_bridge|uart_module|transmitter|Add0~15  = CARRY((!\slave3_bridge|uart_module|transmitter|Add0~13 ) # (!\slave3_bridge|uart_module|transmitter|c_clocks [7]))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|c_clocks [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|transmitter|Add0~13 ),
	.combout(\slave3_bridge|uart_module|transmitter|Add0~14_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|Add0~15 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Add0~14 .lut_mask = 16'h3C3F;
defparam \slave3_bridge|uart_module|transmitter|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N18
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector14~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector14~0_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q  & \slave3_bridge|uart_module|transmitter|Add0~14_combout )

	.dataa(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|transmitter|Add0~14_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector14~0 .lut_mask = 16'hAA00;
defparam \slave3_bridge|uart_module|transmitter|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N19
dffeas \slave3_bridge|uart_module|transmitter|c_clocks[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_clocks[7] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N18
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Add0~16 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Add0~16_combout  = (\slave3_bridge|uart_module|transmitter|c_clocks [8] & (\slave3_bridge|uart_module|transmitter|Add0~15  $ (GND))) # (!\slave3_bridge|uart_module|transmitter|c_clocks [8] & 
// (!\slave3_bridge|uart_module|transmitter|Add0~15  & VCC))
// \slave3_bridge|uart_module|transmitter|Add0~17  = CARRY((\slave3_bridge|uart_module|transmitter|c_clocks [8] & !\slave3_bridge|uart_module|transmitter|Add0~15 ))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|c_clocks [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|transmitter|Add0~15 ),
	.combout(\slave3_bridge|uart_module|transmitter|Add0~16_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|Add0~17 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Add0~16 .lut_mask = 16'hC30C;
defparam \slave3_bridge|uart_module|transmitter|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N4
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector13~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector13~0_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q  & \slave3_bridge|uart_module|transmitter|Add0~16_combout )

	.dataa(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|transmitter|Add0~16_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector13~0 .lut_mask = 16'hAA00;
defparam \slave3_bridge|uart_module|transmitter|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N5
dffeas \slave3_bridge|uart_module|transmitter|c_clocks[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_clocks[8] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N20
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Add0~18 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Add0~18_combout  = (\slave3_bridge|uart_module|transmitter|c_clocks [9] & (!\slave3_bridge|uart_module|transmitter|Add0~17 )) # (!\slave3_bridge|uart_module|transmitter|c_clocks [9] & 
// ((\slave3_bridge|uart_module|transmitter|Add0~17 ) # (GND)))
// \slave3_bridge|uart_module|transmitter|Add0~19  = CARRY((!\slave3_bridge|uart_module|transmitter|Add0~17 ) # (!\slave3_bridge|uart_module|transmitter|c_clocks [9]))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|c_clocks [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|transmitter|Add0~17 ),
	.combout(\slave3_bridge|uart_module|transmitter|Add0~18_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|Add0~19 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Add0~18 .lut_mask = 16'h3C3F;
defparam \slave3_bridge|uart_module|transmitter|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N0
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector12~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector12~0_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q  & \slave3_bridge|uart_module|transmitter|Add0~18_combout )

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|transmitter|Add0~18_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector12~0 .lut_mask = 16'hCC00;
defparam \slave3_bridge|uart_module|transmitter|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y23_N1
dffeas \slave3_bridge|uart_module|transmitter|c_clocks[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_clocks[9] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N22
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Add0~20 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Add0~20_combout  = (\slave3_bridge|uart_module|transmitter|c_clocks [10] & (\slave3_bridge|uart_module|transmitter|Add0~19  $ (GND))) # (!\slave3_bridge|uart_module|transmitter|c_clocks [10] & 
// (!\slave3_bridge|uart_module|transmitter|Add0~19  & VCC))
// \slave3_bridge|uart_module|transmitter|Add0~21  = CARRY((\slave3_bridge|uart_module|transmitter|c_clocks [10] & !\slave3_bridge|uart_module|transmitter|Add0~19 ))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|c_clocks [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|transmitter|Add0~19 ),
	.combout(\slave3_bridge|uart_module|transmitter|Add0~20_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|Add0~21 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Add0~20 .lut_mask = 16'hC30C;
defparam \slave3_bridge|uart_module|transmitter|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N6
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector11~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector11~0_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q  & (!\slave3_bridge|uart_module|transmitter|Equal0~3_combout  & \slave3_bridge|uart_module|transmitter|Add0~20_combout ))

	.dataa(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(\slave3_bridge|uart_module|transmitter|Equal0~3_combout ),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|transmitter|Add0~20_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector11~0 .lut_mask = 16'h2200;
defparam \slave3_bridge|uart_module|transmitter|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N7
dffeas \slave3_bridge|uart_module|transmitter|c_clocks[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_clocks[10] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N24
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Add0~22 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Add0~22_combout  = (\slave3_bridge|uart_module|transmitter|c_clocks [11] & (!\slave3_bridge|uart_module|transmitter|Add0~21 )) # (!\slave3_bridge|uart_module|transmitter|c_clocks [11] & 
// ((\slave3_bridge|uart_module|transmitter|Add0~21 ) # (GND)))
// \slave3_bridge|uart_module|transmitter|Add0~23  = CARRY((!\slave3_bridge|uart_module|transmitter|Add0~21 ) # (!\slave3_bridge|uart_module|transmitter|c_clocks [11]))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|c_clocks [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|transmitter|Add0~21 ),
	.combout(\slave3_bridge|uart_module|transmitter|Add0~22_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|Add0~23 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Add0~22 .lut_mask = 16'h3C3F;
defparam \slave3_bridge|uart_module|transmitter|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N28
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector10~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector10~0_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q  & \slave3_bridge|uart_module|transmitter|Add0~22_combout )

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|transmitter|Add0~22_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector10~0 .lut_mask = 16'hCC00;
defparam \slave3_bridge|uart_module|transmitter|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y23_N29
dffeas \slave3_bridge|uart_module|transmitter|c_clocks[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_clocks[11] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N26
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Add0~24 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Add0~24_combout  = \slave3_bridge|uart_module|transmitter|c_clocks [12] $ (!\slave3_bridge|uart_module|transmitter|Add0~23 )

	.dataa(\slave3_bridge|uart_module|transmitter|c_clocks [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\slave3_bridge|uart_module|transmitter|Add0~23 ),
	.combout(\slave3_bridge|uart_module|transmitter|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Add0~24 .lut_mask = 16'hA5A5;
defparam \slave3_bridge|uart_module|transmitter|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N26
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector9~1 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector9~1_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q  & (!\slave3_bridge|uart_module|transmitter|Equal0~3_combout  & \slave3_bridge|uart_module|transmitter|Add0~24_combout ))

	.dataa(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(\slave3_bridge|uart_module|transmitter|Equal0~3_combout ),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|transmitter|Add0~24_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector9~1 .lut_mask = 16'h2200;
defparam \slave3_bridge|uart_module|transmitter|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N27
dffeas \slave3_bridge|uart_module|transmitter|c_clocks[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_clocks[12] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N24
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN592 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN592_BDD593  = (\slave3_bridge|uart_module|transmitter|c_clocks [2] & (!\slave3_bridge|uart_module|transmitter|c_clocks [5] & (!\slave3_bridge|uart_module|transmitter|c_clocks [8] & 
// !\slave3_bridge|uart_module|transmitter|c_clocks [7])))

	.dataa(\slave3_bridge|uart_module|transmitter|c_clocks [2]),
	.datab(\slave3_bridge|uart_module|transmitter|c_clocks [5]),
	.datac(\slave3_bridge|uart_module|transmitter|c_clocks [8]),
	.datad(\slave3_bridge|uart_module|transmitter|c_clocks [7]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Equal0~3_RESYN592_BDD593 ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN592 .lut_mask = 16'h0002;
defparam \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N30
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN594 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN594_BDD595  = (!\slave3_bridge|uart_module|transmitter|c_clocks [3] & (\slave3_bridge|uart_module|transmitter|c_clocks [0] & (\slave3_bridge|uart_module|transmitter|c_clocks [1] & 
// \slave3_bridge|uart_module|transmitter|c_clocks [6])))

	.dataa(\slave3_bridge|uart_module|transmitter|c_clocks [3]),
	.datab(\slave3_bridge|uart_module|transmitter|c_clocks [0]),
	.datac(\slave3_bridge|uart_module|transmitter|c_clocks [1]),
	.datad(\slave3_bridge|uart_module|transmitter|c_clocks [6]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Equal0~3_RESYN594_BDD595 ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN594 .lut_mask = 16'h4000;
defparam \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N12
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN596 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN596_BDD597  = (\slave3_bridge|uart_module|transmitter|c_clocks [10] & (\slave3_bridge|uart_module|transmitter|c_clocks [4] & (!\slave3_bridge|uart_module|transmitter|c_clocks [9] & 
// !\slave3_bridge|uart_module|transmitter|c_clocks [11])))

	.dataa(\slave3_bridge|uart_module|transmitter|c_clocks [10]),
	.datab(\slave3_bridge|uart_module|transmitter|c_clocks [4]),
	.datac(\slave3_bridge|uart_module|transmitter|c_clocks [9]),
	.datad(\slave3_bridge|uart_module|transmitter|c_clocks [11]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Equal0~3_RESYN596_BDD597 ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN596 .lut_mask = 16'h0008;
defparam \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N22
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Equal0~3 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Equal0~3_combout  = (\slave3_bridge|uart_module|transmitter|c_clocks [12] & (\slave3_bridge|uart_module|transmitter|Equal0~3_RESYN592_BDD593  & (\slave3_bridge|uart_module|transmitter|Equal0~3_RESYN594_BDD595  & 
// \slave3_bridge|uart_module|transmitter|Equal0~3_RESYN596_BDD597 )))

	.dataa(\slave3_bridge|uart_module|transmitter|c_clocks [12]),
	.datab(\slave3_bridge|uart_module|transmitter|Equal0~3_RESYN592_BDD593 ),
	.datac(\slave3_bridge|uart_module|transmitter|Equal0~3_RESYN594_BDD595 ),
	.datad(\slave3_bridge|uart_module|transmitter|Equal0~3_RESYN596_BDD597 ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Equal0~3 .lut_mask = 16'h8000;
defparam \slave3_bridge|uart_module|transmitter|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N12
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector1~2 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector1~2_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q  & (((\slave3_bridge|uart_module|transmitter|state.TX_START~q  & !\slave3_bridge|uart_module|transmitter|Equal0~3_combout )))) # 
// (!\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q  & ((\slave3_bridge|u_en~q ) # ((\slave3_bridge|uart_module|transmitter|state.TX_START~q  & !\slave3_bridge|uart_module|transmitter|Equal0~3_combout ))))

	.dataa(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(\slave3_bridge|u_en~q ),
	.datac(\slave3_bridge|uart_module|transmitter|state.TX_START~q ),
	.datad(\slave3_bridge|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector1~2 .lut_mask = 16'h44F4;
defparam \slave3_bridge|uart_module|transmitter|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N13
dffeas \slave3_bridge|uart_module|transmitter|state.TX_START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|state.TX_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|state.TX_START .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|state.TX_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N20
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|c_bits[0]~5 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|c_bits[0]~5_combout  = \slave3_bridge|uart_module|transmitter|c_bits [0] $ (VCC)
// \slave3_bridge|uart_module|transmitter|c_bits[0]~6  = CARRY(\slave3_bridge|uart_module|transmitter|c_bits [0])

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|c_bits[0]~5_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|c_bits[0]~6 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_bits[0]~5 .lut_mask = 16'h33CC;
defparam \slave3_bridge|uart_module|transmitter|c_bits[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N26
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|data[19]~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|data[19]~0_combout  = (\slave3_bridge|u_en~q  & !\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|u_en~q ),
	.datad(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[19]~0 .lut_mask = 16'h00F0;
defparam \slave3_bridge|uart_module|transmitter|data[19]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N0
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|c_bits~11 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|c_bits~11_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_DATA~q  & \slave3_bridge|uart_module|transmitter|state.TX_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|transmitter|state.TX_DATA~q ),
	.datad(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|c_bits~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_bits~11 .lut_mask = 16'hF000;
defparam \slave3_bridge|uart_module|transmitter|c_bits~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N30
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|c_bits~12 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|c_bits~12_combout  = (\slave3_bridge|uart_module|transmitter|data[19]~0_combout ) # ((!\slave3_bridge|uart_module|transmitter|Equal1~1_combout  & (\slave3_bridge|uart_module|transmitter|c_bits~11_combout  & 
// \slave3_bridge|uart_module|transmitter|Equal0~3_combout )))

	.dataa(\slave3_bridge|uart_module|transmitter|Equal1~1_combout ),
	.datab(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.datac(\slave3_bridge|uart_module|transmitter|c_bits~11_combout ),
	.datad(\slave3_bridge|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|c_bits~12_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_bits~12 .lut_mask = 16'hDCCC;
defparam \slave3_bridge|uart_module|transmitter|c_bits~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N21
dffeas \slave3_bridge|uart_module|transmitter|c_bits[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|c_bits[0]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|c_bits~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_bits[0] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_bits[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N22
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|c_bits[1]~7 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|c_bits[1]~7_combout  = (\slave3_bridge|uart_module|transmitter|c_bits [1] & (!\slave3_bridge|uart_module|transmitter|c_bits[0]~6 )) # (!\slave3_bridge|uart_module|transmitter|c_bits [1] & 
// ((\slave3_bridge|uart_module|transmitter|c_bits[0]~6 ) # (GND)))
// \slave3_bridge|uart_module|transmitter|c_bits[1]~8  = CARRY((!\slave3_bridge|uart_module|transmitter|c_bits[0]~6 ) # (!\slave3_bridge|uart_module|transmitter|c_bits [1]))

	.dataa(\slave3_bridge|uart_module|transmitter|c_bits [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|transmitter|c_bits[0]~6 ),
	.combout(\slave3_bridge|uart_module|transmitter|c_bits[1]~7_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|c_bits[1]~8 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_bits[1]~7 .lut_mask = 16'h5A5F;
defparam \slave3_bridge|uart_module|transmitter|c_bits[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y23_N23
dffeas \slave3_bridge|uart_module|transmitter|c_bits[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|c_bits[1]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|c_bits~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_bits[1] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_bits[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N24
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|c_bits[2]~9 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|c_bits[2]~9_combout  = (\slave3_bridge|uart_module|transmitter|c_bits [2] & (\slave3_bridge|uart_module|transmitter|c_bits[1]~8  $ (GND))) # (!\slave3_bridge|uart_module|transmitter|c_bits [2] & 
// (!\slave3_bridge|uart_module|transmitter|c_bits[1]~8  & VCC))
// \slave3_bridge|uart_module|transmitter|c_bits[2]~10  = CARRY((\slave3_bridge|uart_module|transmitter|c_bits [2] & !\slave3_bridge|uart_module|transmitter|c_bits[1]~8 ))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|transmitter|c_bits[1]~8 ),
	.combout(\slave3_bridge|uart_module|transmitter|c_bits[2]~9_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|c_bits[2]~10 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_bits[2]~9 .lut_mask = 16'hC30C;
defparam \slave3_bridge|uart_module|transmitter|c_bits[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y23_N25
dffeas \slave3_bridge|uart_module|transmitter|c_bits[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|c_bits[2]~9_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|c_bits~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_bits[2] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_bits[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N26
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|c_bits[3]~13 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|c_bits[3]~13_combout  = (\slave3_bridge|uart_module|transmitter|c_bits [3] & (!\slave3_bridge|uart_module|transmitter|c_bits[2]~10 )) # (!\slave3_bridge|uart_module|transmitter|c_bits [3] & 
// ((\slave3_bridge|uart_module|transmitter|c_bits[2]~10 ) # (GND)))
// \slave3_bridge|uart_module|transmitter|c_bits[3]~14  = CARRY((!\slave3_bridge|uart_module|transmitter|c_bits[2]~10 ) # (!\slave3_bridge|uart_module|transmitter|c_bits [3]))

	.dataa(\slave3_bridge|uart_module|transmitter|c_bits [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|transmitter|c_bits[2]~10 ),
	.combout(\slave3_bridge|uart_module|transmitter|c_bits[3]~13_combout ),
	.cout(\slave3_bridge|uart_module|transmitter|c_bits[3]~14 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_bits[3]~13 .lut_mask = 16'h5A5F;
defparam \slave3_bridge|uart_module|transmitter|c_bits[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y23_N27
dffeas \slave3_bridge|uart_module|transmitter|c_bits[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|c_bits[3]~13_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|c_bits~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_bits [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_bits[3] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_bits[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N4
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Equal1~1_RESYN668 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Equal1~1_RESYN668_BDD669  = (!\slave3_bridge|uart_module|transmitter|c_bits [3] & !\slave3_bridge|uart_module|transmitter|c_bits [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|transmitter|c_bits [3]),
	.datad(\slave3_bridge|uart_module|transmitter|c_bits [0]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Equal1~1_RESYN668_BDD669 ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Equal1~1_RESYN668 .lut_mask = 16'h000F;
defparam \slave3_bridge|uart_module|transmitter|Equal1~1_RESYN668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N28
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|c_bits[4]~15 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|c_bits[4]~15_combout  = \slave3_bridge|uart_module|transmitter|c_bits[3]~14  $ (!\slave3_bridge|uart_module|transmitter|c_bits [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|transmitter|c_bits [4]),
	.cin(\slave3_bridge|uart_module|transmitter|c_bits[3]~14 ),
	.combout(\slave3_bridge|uart_module|transmitter|c_bits[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_bits[4]~15 .lut_mask = 16'hF00F;
defparam \slave3_bridge|uart_module|transmitter|c_bits[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y23_N29
dffeas \slave3_bridge|uart_module|transmitter|c_bits[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|c_bits[4]~15_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|c_bits~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|c_bits [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|c_bits[4] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|c_bits[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N6
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Equal1~1 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Equal1~1_combout  = (!\slave3_bridge|uart_module|transmitter|c_bits [1] & (\slave3_bridge|uart_module|transmitter|c_bits [2] & (\slave3_bridge|uart_module|transmitter|Equal1~1_RESYN668_BDD669  & 
// \slave3_bridge|uart_module|transmitter|c_bits [4])))

	.dataa(\slave3_bridge|uart_module|transmitter|c_bits [1]),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [2]),
	.datac(\slave3_bridge|uart_module|transmitter|Equal1~1_RESYN668_BDD669 ),
	.datad(\slave3_bridge|uart_module|transmitter|c_bits [4]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Equal1~1 .lut_mask = 16'h4000;
defparam \slave3_bridge|uart_module|transmitter|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N22
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector3~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector3~0_combout  = (\slave3_bridge|uart_module|transmitter|Equal0~3_combout  & ((\slave3_bridge|uart_module|transmitter|state.TX_START~q ) # ((!\slave3_bridge|uart_module|transmitter|Equal1~1_combout  & 
// \slave3_bridge|uart_module|transmitter|state.TX_DATA~q )))) # (!\slave3_bridge|uart_module|transmitter|Equal0~3_combout  & (((\slave3_bridge|uart_module|transmitter|state.TX_DATA~q ))))

	.dataa(\slave3_bridge|uart_module|transmitter|state.TX_START~q ),
	.datab(\slave3_bridge|uart_module|transmitter|Equal1~1_combout ),
	.datac(\slave3_bridge|uart_module|transmitter|state.TX_DATA~q ),
	.datad(\slave3_bridge|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector3~0 .lut_mask = 16'hBAF0;
defparam \slave3_bridge|uart_module|transmitter|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N23
dffeas \slave3_bridge|uart_module|transmitter|state.TX_DATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|state.TX_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|state.TX_DATA .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|state.TX_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N18
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector2~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector2~0_combout  = (\slave3_bridge|uart_module|transmitter|Equal0~3_combout  & (\slave3_bridge|uart_module|transmitter|state.TX_DATA~q  & (\slave3_bridge|uart_module|transmitter|Equal1~1_combout ))) # 
// (!\slave3_bridge|uart_module|transmitter|Equal0~3_combout  & (((\slave3_bridge|uart_module|transmitter|state.TX_END~q ))))

	.dataa(\slave3_bridge|uart_module|transmitter|state.TX_DATA~q ),
	.datab(\slave3_bridge|uart_module|transmitter|Equal1~1_combout ),
	.datac(\slave3_bridge|uart_module|transmitter|state.TX_END~q ),
	.datad(\slave3_bridge|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector2~0 .lut_mask = 16'h88F0;
defparam \slave3_bridge|uart_module|transmitter|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N19
dffeas \slave3_bridge|uart_module|transmitter|state.TX_END (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|state.TX_END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|state.TX_END .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|state.TX_END .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N30
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector0~2 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector0~2_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_END~q  & (!\slave3_bridge|uart_module|transmitter|Equal0~3_combout  & ((\slave3_bridge|u_en~q ) # 
// (\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q )))) # (!\slave3_bridge|uart_module|transmitter|state.TX_END~q  & ((\slave3_bridge|u_en~q ) # ((\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ))))

	.dataa(\slave3_bridge|uart_module|transmitter|state.TX_END~q ),
	.datab(\slave3_bridge|u_en~q ),
	.datac(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datad(\slave3_bridge|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector0~2 .lut_mask = 16'h54FC;
defparam \slave3_bridge|uart_module|transmitter|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N31
dffeas \slave3_bridge|uart_module|transmitter|state.TX_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|state.TX_IDLE .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|state.TX_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N4
cycloneive_lcell_comb \slave3_bridge|Selector1~0 (
// Equation(s):
// \slave3_bridge|Selector1~0_combout  = (\slave3_bridge|state.WSEND~q  & \slave3_bridge|uart_module|transmitter|state.TX_IDLE~q )

	.dataa(gnd),
	.datab(\slave3_bridge|state.WSEND~q ),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector1~0 .lut_mask = 16'hCC00;
defparam \slave3_bridge|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N18
cycloneive_lcell_comb \slave3_bridge|Selector1~1 (
// Equation(s):
// \slave3_bridge|Selector1~1_combout  = (\slave3_bridge|Selector1~0_combout ) # ((\slave3_bridge|slave|smemwen~q  & (\slave3_bridge|slave|smemaddr [11] & !\slave3_bridge|state.IDLE~q )))

	.dataa(\slave3_bridge|slave|smemwen~q ),
	.datab(\slave3_bridge|slave|smemaddr [11]),
	.datac(\slave3_bridge|Selector1~0_combout ),
	.datad(\slave3_bridge|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector1~1 .lut_mask = 16'hF0F8;
defparam \slave3_bridge|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N19
dffeas \slave3_bridge|state.WSEND (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|state.WSEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|state.WSEND .is_wysiwyg = "true";
defparam \slave3_bridge|state.WSEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N14
cycloneive_lcell_comb \slave3_bridge|state~9 (
// Equation(s):
// \slave3_bridge|state~9_combout  = ((\slave3_bridge|state.WSEND~q  & !\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q )) # (!reset_sync[2])

	.dataa(gnd),
	.datab(\slave3_bridge|state.WSEND~q ),
	.datac(reset_sync[2]),
	.datad(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|state~9 .lut_mask = 16'h0FCF;
defparam \slave3_bridge|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N24
cycloneive_lcell_comb \slave3_bridge|Selector4~0 (
// Equation(s):
// \slave3_bridge|Selector4~0_combout  = (\slave3_bridge|state.LOCAL~q ) # ((!\slave3_bridge|slave|smemaddr [11] & !\slave3_bridge|state.IDLE~q ))

	.dataa(\slave3_bridge|state.LOCAL~q ),
	.datab(\slave3_bridge|slave|smemaddr [11]),
	.datac(gnd),
	.datad(\slave3_bridge|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector4~0 .lut_mask = 16'hAABB;
defparam \slave3_bridge|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N22
cycloneive_lcell_comb \slave3_bridge|Selector4~1 (
// Equation(s):
// \slave3_bridge|Selector4~1_combout  = (\slave3_bridge|Selector4~0_combout  & ((\slave3_bridge|slave|smemren~q ) # (\slave3_bridge|slave|smemwen~q )))

	.dataa(\slave3_bridge|slave|smemren~q ),
	.datab(\slave3_bridge|slave|smemwen~q ),
	.datac(gnd),
	.datad(\slave3_bridge|Selector4~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector4~1 .lut_mask = 16'hEE00;
defparam \slave3_bridge|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N23
dffeas \slave3_bridge|state.LOCAL (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|state.LOCAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|state.LOCAL .is_wysiwyg = "true";
defparam \slave3_bridge|state.LOCAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N24
cycloneive_lcell_comb \slave3_bridge|Selector3~0 (
// Equation(s):
// \slave3_bridge|Selector3~0_combout  = (\slave3_bridge|slave|smemren~q  & ((\slave3_bridge|state.RDATA~q ) # ((\slave3_bridge|state.RSEND~q  & !\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q )))) # (!\slave3_bridge|slave|smemren~q  & 
// (\slave3_bridge|state.RSEND~q  & ((!\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ))))

	.dataa(\slave3_bridge|slave|smemren~q ),
	.datab(\slave3_bridge|state.RSEND~q ),
	.datac(\slave3_bridge|state.RDATA~q ),
	.datad(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector3~0 .lut_mask = 16'hA0EC;
defparam \slave3_bridge|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N25
dffeas \slave3_bridge|state.RDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|state.RDATA .is_wysiwyg = "true";
defparam \slave3_bridge|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N18
cycloneive_lcell_comb \slave3_bridge|state~10 (
// Equation(s):
// \slave3_bridge|state~10_combout  = (\slave3_bridge|state.RDATA~q ) # ((!\slave3_bridge|slave|smemwen~q  & ((\slave3_bridge|state.LOCAL~q ) # (!\slave3_bridge|state.IDLE~q ))))

	.dataa(\slave3_bridge|state.LOCAL~q ),
	.datab(\slave3_bridge|state.IDLE~q ),
	.datac(\slave3_bridge|slave|smemwen~q ),
	.datad(\slave3_bridge|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave3_bridge|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|state~10 .lut_mask = 16'hFF0B;
defparam \slave3_bridge|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N8
cycloneive_lcell_comb \slave3_bridge|state~11 (
// Equation(s):
// \slave3_bridge|state~11_combout  = (!\slave3_bridge|state~9_combout  & ((\slave3_bridge|slave|smemren~q ) # (!\slave3_bridge|state~10_combout )))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|smemren~q ),
	.datac(\slave3_bridge|state~9_combout ),
	.datad(\slave3_bridge|state~10_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|state~11 .lut_mask = 16'h0C0F;
defparam \slave3_bridge|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N9
dffeas \slave3_bridge|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|state.IDLE .is_wysiwyg = "true";
defparam \slave3_bridge|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N12
cycloneive_lcell_comb \bus_inst|bus_arbiter|always0~1_RESYN650 (
// Equation(s):
// \bus_inst|bus_arbiter|always0~1_RESYN650_BDD651  = (!\slave2_inst|sp|state.IDLE~q  & (!\slave1_inst|sp|state.IDLE~q  & !\slave3_bridge|state.IDLE~q ))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.IDLE~q ),
	.datac(\slave1_inst|sp|state.IDLE~q ),
	.datad(\slave3_bridge|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|always0~1_RESYN650_BDD651 ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|always0~1_RESYN650 .lut_mask = 16'h0003;
defparam \bus_inst|bus_arbiter|always0~1_RESYN650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneive_lcell_comb \bus_inst|bus_arbiter|always0~1 (
// Equation(s):
// \bus_inst|bus_arbiter|always0~1_combout  = (!\slave3_bridge|slave|smemwen~q  & (!\slave3_bridge|slave|state.IDLE~q  & (!\slave3_bridge|slave|smemren~q  & \bus_inst|bus_arbiter|always0~1_RESYN650_BDD651 )))

	.dataa(\slave3_bridge|slave|smemwen~q ),
	.datab(\slave3_bridge|slave|state.IDLE~q ),
	.datac(\slave3_bridge|slave|smemren~q ),
	.datad(\bus_inst|bus_arbiter|always0~1_RESYN650_BDD651 ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|always0~1 .lut_mask = 16'h0100;
defparam \bus_inst|bus_arbiter|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~3 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~3_combout  = (\bus_inst|bus_arbiter|Selector2~1_combout  & ((\bus_inst|bus_arbiter|split_owner.SM2~q ) # ((\master2_bridge|master|state.IDLE~q  & \bus_inst|bus_arbiter|always0~1_combout ))))

	.dataa(\master2_bridge|master|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|Selector2~1_combout ),
	.datac(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datad(\bus_inst|bus_arbiter|always0~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~3 .lut_mask = 16'hC8C0;
defparam \bus_inst|bus_arbiter|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~0 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~0_combout  = (!\slave1_inst|sp|state.IDLE~q  & (!\slave2_inst|sp|state.IDLE~q  & (\slave3_bridge|slave|state.SPLIT~q  & !\bus_inst|bus_arbiter|state.IDLE~q )))

	.dataa(\slave1_inst|sp|state.IDLE~q ),
	.datab(\slave2_inst|sp|state.IDLE~q ),
	.datac(\slave3_bridge|slave|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~0 .lut_mask = 16'h0010;
defparam \bus_inst|bus_arbiter|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~4 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~4_combout  = (\bus_inst|bus_arbiter|Selector2~0_combout  & ((\bus_inst|bus_arbiter|split_owner.SM1~q ) # ((\bus_inst|bus_arbiter|state.M2~q  & !\bus_inst|bus_arbiter|always2~1_combout )))) # 
// (!\bus_inst|bus_arbiter|Selector2~0_combout  & (\bus_inst|bus_arbiter|state.M2~q  & ((!\bus_inst|bus_arbiter|always2~1_combout ))))

	.dataa(\bus_inst|bus_arbiter|Selector2~0_combout ),
	.datab(\bus_inst|bus_arbiter|state.M2~q ),
	.datac(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datad(\bus_inst|bus_arbiter|always2~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~4 .lut_mask = 16'hA0EC;
defparam \bus_inst|bus_arbiter|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~5 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~5_combout  = (\master2_bridge|master|state.IDLE~q  & ((\bus_inst|bus_arbiter|Selector2~4_combout ) # ((\bus_inst|bus_arbiter|Selector2~3_combout  & \bus_inst|bus_arbiter|Selector2~2_combout )))) # 
// (!\master2_bridge|master|state.IDLE~q  & (\bus_inst|bus_arbiter|Selector2~3_combout  & (\bus_inst|bus_arbiter|Selector2~2_combout )))

	.dataa(\master2_bridge|master|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|Selector2~3_combout ),
	.datac(\bus_inst|bus_arbiter|Selector2~2_combout ),
	.datad(\bus_inst|bus_arbiter|Selector2~4_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~5 .lut_mask = 16'hEAC0;
defparam \bus_inst|bus_arbiter|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N15
dffeas \bus_inst|bus_arbiter|state.M2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|state.M2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state.M2 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|state.M2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N6
cycloneive_lcell_comb \bus_inst|bus_arbiter|msplit2~2 (
// Equation(s):
// \bus_inst|bus_arbiter|msplit2~2_combout  = (\bus_inst|bus_arbiter|msplit2~q  & (((\slave3_bridge|slave|state.SPLIT~q ) # (!\bus_inst|bus_arbiter|split_owner.SM2~q )) # (!\bus_inst|bus_arbiter|state.M2~q )))

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datac(\slave3_bridge|slave|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|msplit2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|msplit2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit2~2 .lut_mask = 16'hF700;
defparam \bus_inst|bus_arbiter|msplit2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
cycloneive_lcell_comb \bus_inst|bus_arbiter|msplit2~3 (
// Equation(s):
// \bus_inst|bus_arbiter|msplit2~3_combout  = (\bus_inst|bus_arbiter|msplit2~2_combout ) # ((\bus_inst|bus_arbiter|state.M2~q  & (!\bus_inst|bus_arbiter|split_owner.NONE~q  & \slave3_bridge|slave|state.SPLIT~q )))

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.datac(\slave3_bridge|slave|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|msplit2~2_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|msplit2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit2~3 .lut_mask = 16'hFF20;
defparam \bus_inst|bus_arbiter|msplit2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N23
dffeas \bus_inst|bus_arbiter|msplit2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|msplit2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|msplit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit2 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|msplit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \master2_bridge|master|Selector2~0 (
// Equation(s):
// \master2_bridge|master|Selector2~0_combout  = (\master2_bridge|master|state.SPLIT~q  & \bus_inst|bus_arbiter|state.M2~q )

	.dataa(gnd),
	.datab(\master2_bridge|master|state.SPLIT~q ),
	.datac(gnd),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector2~0 .lut_mask = 16'hCC00;
defparam \master2_bridge|master|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \master2_bridge|master|Selector2~1 (
// Equation(s):
// \master2_bridge|master|Selector2~1_combout  = (\master2_bridge|master|Selector2~0_combout ) # ((\master2_bridge|master|state.RDATA~q  & ((!\bus_inst|rctrl_mux|Mux0~1_combout ) # (!\master2_bridge|master|Equal3~0_combout ))))

	.dataa(\master2_bridge|master|Equal3~0_combout ),
	.datab(\master2_bridge|master|state.RDATA~q ),
	.datac(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datad(\master2_bridge|master|Selector2~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector2~1 .lut_mask = 16'hFF4C;
defparam \master2_bridge|master|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \master2_bridge|master|Selector2~2 (
// Equation(s):
// \master2_bridge|master|Selector2~2_combout  = (\bus_inst|bus_arbiter|msplit2~q  & (\master2_bridge|master|Selector3~0_combout  & ((!\master2_bridge|master|mode~q )))) # (!\bus_inst|bus_arbiter|msplit2~q  & ((\master2_bridge|master|Selector2~1_combout ) # 
// ((\master2_bridge|master|Selector3~0_combout  & !\master2_bridge|master|mode~q ))))

	.dataa(\bus_inst|bus_arbiter|msplit2~q ),
	.datab(\master2_bridge|master|Selector3~0_combout ),
	.datac(\master2_bridge|master|Selector2~1_combout ),
	.datad(\master2_bridge|master|mode~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector2~2 .lut_mask = 16'h50DC;
defparam \master2_bridge|master|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N15
dffeas \master2_bridge|master|state.RDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|state.RDATA .is_wysiwyg = "true";
defparam \master2_bridge|master|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \master2_bridge|master|Selector7~0 (
// Equation(s):
// \master2_bridge|master|Selector7~0_combout  = (\bus_inst|bus_arbiter|msplit2~q  & ((\master2_bridge|master|state.RDATA~q ) # ((\master2_bridge|master|state.SPLIT~q )))) # (!\bus_inst|bus_arbiter|msplit2~q  & (((\master2_bridge|master|state.SPLIT~q  & 
// !\bus_inst|bus_arbiter|state.M2~q ))))

	.dataa(\bus_inst|bus_arbiter|msplit2~q ),
	.datab(\master2_bridge|master|state.RDATA~q ),
	.datac(\master2_bridge|master|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector7~0 .lut_mask = 16'hA8F8;
defparam \master2_bridge|master|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N21
dffeas \master2_bridge|master|state.SPLIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|state.SPLIT .is_wysiwyg = "true";
defparam \master2_bridge|master|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \master2_bridge|master|Selector14~2 (
// Equation(s):
// \master2_bridge|master|Selector14~2_combout  = (\master2_bridge|master|Selector14~1_combout ) # ((\master2_bridge|master|state.SPLIT~q ) # ((!\bus_inst|rctrl_mux|Mux0~1_combout  & \master2_bridge|master|state.RDATA~q )))

	.dataa(\master2_bridge|master|Selector14~1_combout ),
	.datab(\master2_bridge|master|state.SPLIT~q ),
	.datac(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datad(\master2_bridge|master|state.RDATA~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector14~2 .lut_mask = 16'hEFEE;
defparam \master2_bridge|master|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N26
cycloneive_lcell_comb \master2_bridge|master|Selector14~3 (
// Equation(s):
// \master2_bridge|master|Selector14~3_combout  = (\master2_bridge|master|Selector14~0_combout  & ((\master2_bridge|master|Add1~2_combout ) # ((\master2_bridge|master|counter [1] & \master2_bridge|master|Selector14~2_combout )))) # 
// (!\master2_bridge|master|Selector14~0_combout  & (((\master2_bridge|master|counter [1] & \master2_bridge|master|Selector14~2_combout ))))

	.dataa(\master2_bridge|master|Selector14~0_combout ),
	.datab(\master2_bridge|master|Add1~2_combout ),
	.datac(\master2_bridge|master|counter [1]),
	.datad(\master2_bridge|master|Selector14~2_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector14~3 .lut_mask = 16'hF888;
defparam \master2_bridge|master|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N27
dffeas \master2_bridge|master|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|counter[1] .is_wysiwyg = "true";
defparam \master2_bridge|master|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N10
cycloneive_lcell_comb \master2_bridge|master|Add1~4 (
// Equation(s):
// \master2_bridge|master|Add1~4_combout  = (\master2_bridge|master|counter [2] & (\master2_bridge|master|Add1~3  $ (GND))) # (!\master2_bridge|master|counter [2] & (!\master2_bridge|master|Add1~3  & VCC))
// \master2_bridge|master|Add1~5  = CARRY((\master2_bridge|master|counter [2] & !\master2_bridge|master|Add1~3 ))

	.dataa(gnd),
	.datab(\master2_bridge|master|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|master|Add1~3 ),
	.combout(\master2_bridge|master|Add1~4_combout ),
	.cout(\master2_bridge|master|Add1~5 ));
// synopsys translate_off
defparam \master2_bridge|master|Add1~4 .lut_mask = 16'hC30C;
defparam \master2_bridge|master|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N26
cycloneive_lcell_comb \master2_bridge|master|Selector13~0 (
// Equation(s):
// \master2_bridge|master|Selector13~0_combout  = (\master2_bridge|master|state.RDATA~q  & (!\bus_inst|rctrl_mux|Mux0~1_combout  & ((\master2_bridge|master|prev_state.ADDR~q ) # (!\master2_bridge|master|state.WDATA~q )))) # 
// (!\master2_bridge|master|state.RDATA~q  & ((\master2_bridge|master|prev_state.ADDR~q ) # ((!\master2_bridge|master|state.WDATA~q ))))

	.dataa(\master2_bridge|master|state.RDATA~q ),
	.datab(\master2_bridge|master|prev_state.ADDR~q ),
	.datac(\master2_bridge|master|state.WDATA~q ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector13~0 .lut_mask = 16'h45CF;
defparam \master2_bridge|master|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N16
cycloneive_lcell_comb \master2_bridge|master|Selector1~0 (
// Equation(s):
// \master2_bridge|master|Selector1~0_combout  = (\master2_bridge|master|state.ADDR~q  & ((!\master2_bridge|master|Equal1~1_combout ) # (!\master2_bridge|master|counter [3])))

	.dataa(\master2_bridge|master|state.ADDR~q ),
	.datab(\master2_bridge|master|counter [3]),
	.datac(gnd),
	.datad(\master2_bridge|master|Equal1~1_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector1~0 .lut_mask = 16'h22AA;
defparam \master2_bridge|master|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N18
cycloneive_lcell_comb \master2_bridge|master|Selector13~1 (
// Equation(s):
// \master2_bridge|master|Selector13~1_combout  = ((\master2_bridge|master|Selector1~0_combout ) # ((!\master2_bridge|master|Equal1~2_combout  & \master2_bridge|master|state.SADDR~q ))) # (!\master2_bridge|master|Selector13~0_combout )

	.dataa(\master2_bridge|master|Equal1~2_combout ),
	.datab(\master2_bridge|master|state.SADDR~q ),
	.datac(\master2_bridge|master|Selector13~0_combout ),
	.datad(\master2_bridge|master|Selector1~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector13~1 .lut_mask = 16'hFF4F;
defparam \master2_bridge|master|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N8
cycloneive_lcell_comb \master2_bridge|master|Selector13~2 (
// Equation(s):
// \master2_bridge|master|Selector13~2_combout  = (\master2_bridge|master|Add1~4_combout  & ((\master2_bridge|master|Selector13~1_combout ) # ((\master2_bridge|master|Selector14~2_combout  & \master2_bridge|master|counter [2])))) # 
// (!\master2_bridge|master|Add1~4_combout  & (\master2_bridge|master|Selector14~2_combout  & (\master2_bridge|master|counter [2])))

	.dataa(\master2_bridge|master|Add1~4_combout ),
	.datab(\master2_bridge|master|Selector14~2_combout ),
	.datac(\master2_bridge|master|counter [2]),
	.datad(\master2_bridge|master|Selector13~1_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector13~2 .lut_mask = 16'hEAC0;
defparam \master2_bridge|master|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N9
dffeas \master2_bridge|master|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|counter[2] .is_wysiwyg = "true";
defparam \master2_bridge|master|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N2
cycloneive_lcell_comb \master2_bridge|master|Selector12~0 (
// Equation(s):
// \master2_bridge|master|Selector12~0_combout  = (\master2_bridge|master|state.SADDR~q ) # ((\master2_bridge|master|Selector1~0_combout ) # ((!\master2_bridge|master|Equal3~0_combout  & !\master2_bridge|master|Selector13~0_combout )))

	.dataa(\master2_bridge|master|Equal3~0_combout ),
	.datab(\master2_bridge|master|state.SADDR~q ),
	.datac(\master2_bridge|master|Selector13~0_combout ),
	.datad(\master2_bridge|master|Selector1~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector12~0 .lut_mask = 16'hFFCD;
defparam \master2_bridge|master|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N30
cycloneive_lcell_comb \master2_bridge|master|Selector12~1 (
// Equation(s):
// \master2_bridge|master|Selector12~1_combout  = (\master2_bridge|master|Add1~6_combout  & ((\master2_bridge|master|Selector12~0_combout ) # ((\master2_bridge|master|Selector14~2_combout  & \master2_bridge|master|counter [3])))) # 
// (!\master2_bridge|master|Add1~6_combout  & (\master2_bridge|master|Selector14~2_combout  & (\master2_bridge|master|counter [3])))

	.dataa(\master2_bridge|master|Add1~6_combout ),
	.datab(\master2_bridge|master|Selector14~2_combout ),
	.datac(\master2_bridge|master|counter [3]),
	.datad(\master2_bridge|master|Selector12~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector12~1 .lut_mask = 16'hEAC0;
defparam \master2_bridge|master|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y16_N31
dffeas \master2_bridge|master|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|counter[3] .is_wysiwyg = "true";
defparam \master2_bridge|master|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N22
cycloneive_lcell_comb \master2_bridge|master|Selector6~1 (
// Equation(s):
// \master2_bridge|master|Selector6~1_combout  = (!\master2_bridge|master|counter [3] & (\master2_bridge|master|state.SADDR~q  & \master2_bridge|master|Equal1~1_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|master|counter [3]),
	.datac(\master2_bridge|master|state.SADDR~q ),
	.datad(\master2_bridge|master|Equal1~1_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector6~1 .lut_mask = 16'h3000;
defparam \master2_bridge|master|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N0
cycloneive_lcell_comb \master2_bridge|master|Selector6~0_RESYN632 (
// Equation(s):
// \master2_bridge|master|Selector6~0_RESYN632_BDD633  = (!\bus_inst|decoder|slave_addr_valid~0_combout ) # (!\bus_inst|decoder|state.CONNECT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|decoder|state.CONNECT~q ),
	.datad(\bus_inst|decoder|slave_addr_valid~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector6~0_RESYN632_BDD633 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector6~0_RESYN632 .lut_mask = 16'h0FFF;
defparam \master2_bridge|master|Selector6~0_RESYN632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N20
cycloneive_lcell_comb \bus_inst|decoder|Mux0~0 (
// Equation(s):
// \bus_inst|decoder|Mux0~0_combout  = (\bus_inst|decoder|slave_addr [0] & (((!\slave2_inst|sp|state.IDLE~q )))) # (!\bus_inst|decoder|slave_addr [0] & (!\slave1_inst|sp|state.IDLE~q  & ((!\bus_inst|decoder|slave_addr [1]))))

	.dataa(\slave1_inst|sp|state.IDLE~q ),
	.datab(\bus_inst|decoder|slave_addr [0]),
	.datac(\slave2_inst|sp|state.IDLE~q ),
	.datad(\bus_inst|decoder|slave_addr [1]),
	.cin(gnd),
	.combout(\bus_inst|decoder|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Mux0~0 .lut_mask = 16'h0C1D;
defparam \bus_inst|decoder|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N24
cycloneive_lcell_comb \master2_bridge|master|Selector6~0_RESYN630_RESYN702 (
// Equation(s):
// \master2_bridge|master|Selector6~0_RESYN630_RESYN702_BDD703  = ((\bus_inst|decoder|slave_addr [0]) # (\slave3_bridge|state.IDLE~q )) # (!\bus_inst|decoder|slave_addr [1])

	.dataa(\bus_inst|decoder|slave_addr [1]),
	.datab(\bus_inst|decoder|slave_addr [0]),
	.datac(gnd),
	.datad(\slave3_bridge|state.IDLE~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector6~0_RESYN630_RESYN702_BDD703 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector6~0_RESYN630_RESYN702 .lut_mask = 16'hFFDD;
defparam \master2_bridge|master|Selector6~0_RESYN630_RESYN702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N2
cycloneive_lcell_comb \master2_bridge|master|Selector6~0_RESYN630 (
// Equation(s):
// \master2_bridge|master|Selector6~0_RESYN630_BDD631  = (\slave3_bridge|slave|smemwen~q ) # ((\slave3_bridge|slave|state.IDLE~q ) # ((\slave3_bridge|slave|smemren~q ) # (\master2_bridge|master|Selector6~0_RESYN630_RESYN702_BDD703 )))

	.dataa(\slave3_bridge|slave|smemwen~q ),
	.datab(\slave3_bridge|slave|state.IDLE~q ),
	.datac(\slave3_bridge|slave|smemren~q ),
	.datad(\master2_bridge|master|Selector6~0_RESYN630_RESYN702_BDD703 ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector6~0_RESYN630_BDD631 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector6~0_RESYN630 .lut_mask = 16'hFFFE;
defparam \master2_bridge|master|Selector6~0_RESYN630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N28
cycloneive_lcell_comb \master2_bridge|master|Selector6~0 (
// Equation(s):
// \master2_bridge|master|Selector6~0_combout  = (\master2_bridge|master|state.WAIT~q  & ((\master2_bridge|master|Selector6~0_RESYN632_BDD633 ) # ((!\bus_inst|decoder|Mux0~0_combout  & \master2_bridge|master|Selector6~0_RESYN630_BDD631 ))))

	.dataa(\master2_bridge|master|Selector6~0_RESYN632_BDD633 ),
	.datab(\bus_inst|decoder|Mux0~0_combout ),
	.datac(\master2_bridge|master|state.WAIT~q ),
	.datad(\master2_bridge|master|Selector6~0_RESYN630_BDD631 ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector6~0 .lut_mask = 16'hB0A0;
defparam \master2_bridge|master|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N6
cycloneive_lcell_comb \master2_bridge|master|Add2~23 (
// Equation(s):
// \master2_bridge|master|Add2~23_combout  = (\master2_bridge|master|state.WAIT~q  & ((!\master2_bridge|master|timeout [0]))) # (!\master2_bridge|master|state.WAIT~q  & (\master2_bridge|master|state.IDLE~q  & \master2_bridge|master|timeout [0]))

	.dataa(\master2_bridge|master|state.IDLE~q ),
	.datab(\master2_bridge|master|state.WAIT~q ),
	.datac(\master2_bridge|master|timeout [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|master|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Add2~23 .lut_mask = 16'h2C2C;
defparam \master2_bridge|master|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N7
dffeas \master2_bridge|master|timeout[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Add2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|timeout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|timeout[0] .is_wysiwyg = "true";
defparam \master2_bridge|master|timeout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \master2_bridge|master|Add2~0 (
// Equation(s):
// \master2_bridge|master|Add2~1  = CARRY(\master2_bridge|master|timeout [0])

	.dataa(gnd),
	.datab(\master2_bridge|master|timeout [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\master2_bridge|master|Add2~1 ));
// synopsys translate_off
defparam \master2_bridge|master|Add2~0 .lut_mask = 16'h33CC;
defparam \master2_bridge|master|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \master2_bridge|master|Add2~2 (
// Equation(s):
// \master2_bridge|master|Add2~2_combout  = (\master2_bridge|master|timeout [1] & (!\master2_bridge|master|Add2~1 )) # (!\master2_bridge|master|timeout [1] & ((\master2_bridge|master|Add2~1 ) # (GND)))
// \master2_bridge|master|Add2~3  = CARRY((!\master2_bridge|master|Add2~1 ) # (!\master2_bridge|master|timeout [1]))

	.dataa(gnd),
	.datab(\master2_bridge|master|timeout [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|master|Add2~1 ),
	.combout(\master2_bridge|master|Add2~2_combout ),
	.cout(\master2_bridge|master|Add2~3 ));
// synopsys translate_off
defparam \master2_bridge|master|Add2~2 .lut_mask = 16'h3C3F;
defparam \master2_bridge|master|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \master2_bridge|master|Add2~21 (
// Equation(s):
// \master2_bridge|master|Add2~21_combout  = (\master2_bridge|master|state.WAIT~q  & (((\master2_bridge|master|Add2~2_combout )))) # (!\master2_bridge|master|state.WAIT~q  & (\master2_bridge|master|state.IDLE~q  & (\master2_bridge|master|timeout [1])))

	.dataa(\master2_bridge|master|state.IDLE~q ),
	.datab(\master2_bridge|master|state.WAIT~q ),
	.datac(\master2_bridge|master|timeout [1]),
	.datad(\master2_bridge|master|Add2~2_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Add2~21 .lut_mask = 16'hEC20;
defparam \master2_bridge|master|Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \master2_bridge|master|timeout[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Add2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|timeout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|timeout[1] .is_wysiwyg = "true";
defparam \master2_bridge|master|timeout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \master2_bridge|master|Add2~4 (
// Equation(s):
// \master2_bridge|master|Add2~4_combout  = (\master2_bridge|master|timeout [2] & (\master2_bridge|master|Add2~3  $ (GND))) # (!\master2_bridge|master|timeout [2] & (!\master2_bridge|master|Add2~3  & VCC))
// \master2_bridge|master|Add2~5  = CARRY((\master2_bridge|master|timeout [2] & !\master2_bridge|master|Add2~3 ))

	.dataa(gnd),
	.datab(\master2_bridge|master|timeout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|master|Add2~3 ),
	.combout(\master2_bridge|master|Add2~4_combout ),
	.cout(\master2_bridge|master|Add2~5 ));
// synopsys translate_off
defparam \master2_bridge|master|Add2~4 .lut_mask = 16'hC30C;
defparam \master2_bridge|master|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \master2_bridge|master|Add2~22 (
// Equation(s):
// \master2_bridge|master|Add2~22_combout  = (\master2_bridge|master|state.WAIT~q  & (((\master2_bridge|master|Add2~4_combout )))) # (!\master2_bridge|master|state.WAIT~q  & (\master2_bridge|master|state.IDLE~q  & ((\master2_bridge|master|timeout [2]))))

	.dataa(\master2_bridge|master|state.IDLE~q ),
	.datab(\master2_bridge|master|Add2~4_combout ),
	.datac(\master2_bridge|master|timeout [2]),
	.datad(\master2_bridge|master|state.WAIT~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Add2~22 .lut_mask = 16'hCCA0;
defparam \master2_bridge|master|Add2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N21
dffeas \master2_bridge|master|timeout[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|timeout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|timeout[2] .is_wysiwyg = "true";
defparam \master2_bridge|master|timeout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \master2_bridge|master|Add2~6 (
// Equation(s):
// \master2_bridge|master|Add2~6_combout  = (\master2_bridge|master|timeout [3] & (!\master2_bridge|master|Add2~5 )) # (!\master2_bridge|master|timeout [3] & ((\master2_bridge|master|Add2~5 ) # (GND)))
// \master2_bridge|master|Add2~7  = CARRY((!\master2_bridge|master|Add2~5 ) # (!\master2_bridge|master|timeout [3]))

	.dataa(\master2_bridge|master|timeout [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|master|Add2~5 ),
	.combout(\master2_bridge|master|Add2~6_combout ),
	.cout(\master2_bridge|master|Add2~7 ));
// synopsys translate_off
defparam \master2_bridge|master|Add2~6 .lut_mask = 16'h5A5F;
defparam \master2_bridge|master|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \master2_bridge|master|Add2~20 (
// Equation(s):
// \master2_bridge|master|Add2~20_combout  = (\master2_bridge|master|state.WAIT~q  & (((\master2_bridge|master|Add2~6_combout )))) # (!\master2_bridge|master|state.WAIT~q  & (\master2_bridge|master|state.IDLE~q  & (\master2_bridge|master|timeout [3])))

	.dataa(\master2_bridge|master|state.IDLE~q ),
	.datab(\master2_bridge|master|state.WAIT~q ),
	.datac(\master2_bridge|master|timeout [3]),
	.datad(\master2_bridge|master|Add2~6_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Add2~20 .lut_mask = 16'hEC20;
defparam \master2_bridge|master|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \master2_bridge|master|timeout[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|timeout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|timeout[3] .is_wysiwyg = "true";
defparam \master2_bridge|master|timeout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N4
cycloneive_lcell_comb \master2_bridge|master|Equal0~1 (
// Equation(s):
// \master2_bridge|master|Equal0~1_combout  = ((\master2_bridge|master|timeout [1]) # ((\master2_bridge|master|timeout [3]) # (!\master2_bridge|master|timeout [2]))) # (!\master2_bridge|master|timeout [0])

	.dataa(\master2_bridge|master|timeout [0]),
	.datab(\master2_bridge|master|timeout [1]),
	.datac(\master2_bridge|master|timeout [2]),
	.datad(\master2_bridge|master|timeout [3]),
	.cin(gnd),
	.combout(\master2_bridge|master|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Equal0~1 .lut_mask = 16'hFFDF;
defparam \master2_bridge|master|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \master2_bridge|master|Add2~8 (
// Equation(s):
// \master2_bridge|master|Add2~8_combout  = (\master2_bridge|master|timeout [4] & (\master2_bridge|master|Add2~7  $ (GND))) # (!\master2_bridge|master|timeout [4] & (!\master2_bridge|master|Add2~7  & VCC))
// \master2_bridge|master|Add2~9  = CARRY((\master2_bridge|master|timeout [4] & !\master2_bridge|master|Add2~7 ))

	.dataa(gnd),
	.datab(\master2_bridge|master|timeout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|master|Add2~7 ),
	.combout(\master2_bridge|master|Add2~8_combout ),
	.cout(\master2_bridge|master|Add2~9 ));
// synopsys translate_off
defparam \master2_bridge|master|Add2~8 .lut_mask = 16'hC30C;
defparam \master2_bridge|master|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \master2_bridge|master|Add2~19 (
// Equation(s):
// \master2_bridge|master|Add2~19_combout  = (\master2_bridge|master|state.WAIT~q  & (((\master2_bridge|master|Add2~8_combout )))) # (!\master2_bridge|master|state.WAIT~q  & (\master2_bridge|master|state.IDLE~q  & ((\master2_bridge|master|timeout [4]))))

	.dataa(\master2_bridge|master|state.IDLE~q ),
	.datab(\master2_bridge|master|Add2~8_combout ),
	.datac(\master2_bridge|master|timeout [4]),
	.datad(\master2_bridge|master|state.WAIT~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Add2~19 .lut_mask = 16'hCCA0;
defparam \master2_bridge|master|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \master2_bridge|master|timeout[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Add2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|timeout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|timeout[4] .is_wysiwyg = "true";
defparam \master2_bridge|master|timeout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \master2_bridge|master|Add2~10 (
// Equation(s):
// \master2_bridge|master|Add2~10_combout  = (\master2_bridge|master|timeout [5] & (!\master2_bridge|master|Add2~9 )) # (!\master2_bridge|master|timeout [5] & ((\master2_bridge|master|Add2~9 ) # (GND)))
// \master2_bridge|master|Add2~11  = CARRY((!\master2_bridge|master|Add2~9 ) # (!\master2_bridge|master|timeout [5]))

	.dataa(gnd),
	.datab(\master2_bridge|master|timeout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|master|Add2~9 ),
	.combout(\master2_bridge|master|Add2~10_combout ),
	.cout(\master2_bridge|master|Add2~11 ));
// synopsys translate_off
defparam \master2_bridge|master|Add2~10 .lut_mask = 16'h3C3F;
defparam \master2_bridge|master|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \master2_bridge|master|Add2~18 (
// Equation(s):
// \master2_bridge|master|Add2~18_combout  = (\master2_bridge|master|state.WAIT~q  & (((\master2_bridge|master|Add2~10_combout )))) # (!\master2_bridge|master|state.WAIT~q  & (\master2_bridge|master|state.IDLE~q  & (\master2_bridge|master|timeout [5])))

	.dataa(\master2_bridge|master|state.IDLE~q ),
	.datab(\master2_bridge|master|state.WAIT~q ),
	.datac(\master2_bridge|master|timeout [5]),
	.datad(\master2_bridge|master|Add2~10_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Add2~18 .lut_mask = 16'hEC20;
defparam \master2_bridge|master|Add2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N17
dffeas \master2_bridge|master|timeout[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Add2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|timeout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|timeout[5] .is_wysiwyg = "true";
defparam \master2_bridge|master|timeout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \master2_bridge|master|Add2~12 (
// Equation(s):
// \master2_bridge|master|Add2~12_combout  = (\master2_bridge|master|timeout [6] & (\master2_bridge|master|Add2~11  $ (GND))) # (!\master2_bridge|master|timeout [6] & (!\master2_bridge|master|Add2~11  & VCC))
// \master2_bridge|master|Add2~13  = CARRY((\master2_bridge|master|timeout [6] & !\master2_bridge|master|Add2~11 ))

	.dataa(\master2_bridge|master|timeout [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|master|Add2~11 ),
	.combout(\master2_bridge|master|Add2~12_combout ),
	.cout(\master2_bridge|master|Add2~13 ));
// synopsys translate_off
defparam \master2_bridge|master|Add2~12 .lut_mask = 16'hA50A;
defparam \master2_bridge|master|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \master2_bridge|master|Add2~17 (
// Equation(s):
// \master2_bridge|master|Add2~17_combout  = (\master2_bridge|master|state.WAIT~q  & (((\master2_bridge|master|Add2~12_combout )))) # (!\master2_bridge|master|state.WAIT~q  & (\master2_bridge|master|state.IDLE~q  & (\master2_bridge|master|timeout [6])))

	.dataa(\master2_bridge|master|state.IDLE~q ),
	.datab(\master2_bridge|master|state.WAIT~q ),
	.datac(\master2_bridge|master|timeout [6]),
	.datad(\master2_bridge|master|Add2~12_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Add2~17 .lut_mask = 16'hEC20;
defparam \master2_bridge|master|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N23
dffeas \master2_bridge|master|timeout[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Add2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|timeout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|timeout[6] .is_wysiwyg = "true";
defparam \master2_bridge|master|timeout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \master2_bridge|master|Add2~14 (
// Equation(s):
// \master2_bridge|master|Add2~14_combout  = \master2_bridge|master|timeout [7] $ (\master2_bridge|master|Add2~13 )

	.dataa(\master2_bridge|master|timeout [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\master2_bridge|master|Add2~13 ),
	.combout(\master2_bridge|master|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Add2~14 .lut_mask = 16'h5A5A;
defparam \master2_bridge|master|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \master2_bridge|master|Add2~16 (
// Equation(s):
// \master2_bridge|master|Add2~16_combout  = (\master2_bridge|master|state.WAIT~q  & (((\master2_bridge|master|Add2~14_combout )))) # (!\master2_bridge|master|state.WAIT~q  & (\master2_bridge|master|state.IDLE~q  & ((\master2_bridge|master|timeout [7]))))

	.dataa(\master2_bridge|master|state.IDLE~q ),
	.datab(\master2_bridge|master|Add2~14_combout ),
	.datac(\master2_bridge|master|timeout [7]),
	.datad(\master2_bridge|master|state.WAIT~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Add2~16 .lut_mask = 16'hCCA0;
defparam \master2_bridge|master|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N31
dffeas \master2_bridge|master|timeout[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|timeout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|timeout[7] .is_wysiwyg = "true";
defparam \master2_bridge|master|timeout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \master2_bridge|master|Equal0~0 (
// Equation(s):
// \master2_bridge|master|Equal0~0_combout  = (\master2_bridge|master|timeout [6]) # ((\master2_bridge|master|timeout [5]) # ((\master2_bridge|master|timeout [7]) # (\master2_bridge|master|timeout [4])))

	.dataa(\master2_bridge|master|timeout [6]),
	.datab(\master2_bridge|master|timeout [5]),
	.datac(\master2_bridge|master|timeout [7]),
	.datad(\master2_bridge|master|timeout [4]),
	.cin(gnd),
	.combout(\master2_bridge|master|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Equal0~0 .lut_mask = 16'hFFFE;
defparam \master2_bridge|master|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N14
cycloneive_lcell_comb \master2_bridge|master|Selector6~2 (
// Equation(s):
// \master2_bridge|master|Selector6~2_combout  = (\master2_bridge|master|Selector6~1_combout ) # ((\master2_bridge|master|Selector6~0_combout  & ((\master2_bridge|master|Equal0~1_combout ) # (\master2_bridge|master|Equal0~0_combout ))))

	.dataa(\master2_bridge|master|Selector6~1_combout ),
	.datab(\master2_bridge|master|Selector6~0_combout ),
	.datac(\master2_bridge|master|Equal0~1_combout ),
	.datad(\master2_bridge|master|Equal0~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector6~2 .lut_mask = 16'hEEEA;
defparam \master2_bridge|master|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N15
dffeas \master2_bridge|master|state.WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|state.WAIT .is_wysiwyg = "true";
defparam \master2_bridge|master|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N16
cycloneive_lcell_comb \bus_inst|decoder|Mux0~2 (
// Equation(s):
// \bus_inst|decoder|Mux0~2_combout  = (\bus_inst|decoder|Mux0~0_combout ) # ((\bus_inst|decoder|slave_addr [1] & (!\bus_inst|decoder|slave_addr [0] & \bus_inst|decoder|Mux0~1_combout )))

	.dataa(\bus_inst|decoder|slave_addr [1]),
	.datab(\bus_inst|decoder|slave_addr [0]),
	.datac(\bus_inst|decoder|Mux0~1_combout ),
	.datad(\bus_inst|decoder|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Mux0~2 .lut_mask = 16'hFF20;
defparam \bus_inst|decoder|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N14
cycloneive_lcell_comb \bus_inst|decoder|ack~0 (
// Equation(s):
// \bus_inst|decoder|ack~0_combout  = (\bus_inst|decoder|state.CONNECT~q  & (\bus_inst|decoder|slave_addr_valid~0_combout  & \bus_inst|decoder|Mux0~2_combout ))

	.dataa(gnd),
	.datab(\bus_inst|decoder|state.CONNECT~q ),
	.datac(\bus_inst|decoder|slave_addr_valid~0_combout ),
	.datad(\bus_inst|decoder|Mux0~2_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|ack~0 .lut_mask = 16'hC000;
defparam \bus_inst|decoder|ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N10
cycloneive_lcell_comb \master2_bridge|master|Selector1~1 (
// Equation(s):
// \master2_bridge|master|Selector1~1_combout  = (\master2_bridge|master|Selector1~0_combout ) # ((\master2_bridge|master|state.WAIT~q  & \bus_inst|decoder|ack~0_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|master|state.WAIT~q ),
	.datac(\bus_inst|decoder|ack~0_combout ),
	.datad(\master2_bridge|master|Selector1~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector1~1 .lut_mask = 16'hFFC0;
defparam \master2_bridge|master|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N11
dffeas \master2_bridge|master|state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|state.ADDR .is_wysiwyg = "true";
defparam \master2_bridge|master|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \master2_bridge|master|prev_state~13 (
// Equation(s):
// \master2_bridge|master|prev_state~13_combout  = (\master2_bridge|master|state.ADDR~q  & reset_sync[2])

	.dataa(gnd),
	.datab(\master2_bridge|master|state.ADDR~q ),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|master|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|prev_state~13 .lut_mask = 16'hCC00;
defparam \master2_bridge|master|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N9
dffeas \master2_bridge|master|prev_state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|prev_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|prev_state.ADDR .is_wysiwyg = "true";
defparam \master2_bridge|master|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \master2_bridge|master|Selector16~0 (
// Equation(s):
// \master2_bridge|master|Selector16~0_combout  = (!\master2_bridge|master|prev_state.ADDR~q  & \master2_bridge|master|state.WDATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|master|prev_state.ADDR~q ),
	.datad(\master2_bridge|master|state.WDATA~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector16~0 .lut_mask = 16'h0F00;
defparam \master2_bridge|master|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \master2_bridge|master|Selector25~0 (
// Equation(s):
// \master2_bridge|master|Selector25~0_combout  = (!\master2_bridge|master|state.ADDR~q  & !\master2_bridge|master|state.SADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|master|state.ADDR~q ),
	.datad(\master2_bridge|master|state.SADDR~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector25~0 .lut_mask = 16'h000F;
defparam \master2_bridge|master|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \master2_bridge|master|Selector14~0 (
// Equation(s):
// \master2_bridge|master|Selector14~0_combout  = (\master2_bridge|master|Selector16~0_combout ) # (((\master2_bridge|master|state.RDATA~q  & \bus_inst|rctrl_mux|Mux0~1_combout )) # (!\master2_bridge|master|Selector25~0_combout ))

	.dataa(\master2_bridge|master|Selector16~0_combout ),
	.datab(\master2_bridge|master|state.RDATA~q ),
	.datac(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datad(\master2_bridge|master|Selector25~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector14~0 .lut_mask = 16'hEAFF;
defparam \master2_bridge|master|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N4
cycloneive_lcell_comb \master2_bridge|master|Selector15~0 (
// Equation(s):
// \master2_bridge|master|Selector15~0_combout  = (\master2_bridge|master|counter [0] & ((\master2_bridge|master|Selector14~2_combout ))) # (!\master2_bridge|master|counter [0] & (\master2_bridge|master|Selector14~0_combout ))

	.dataa(\master2_bridge|master|Selector14~0_combout ),
	.datab(gnd),
	.datac(\master2_bridge|master|counter [0]),
	.datad(\master2_bridge|master|Selector14~2_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector15~0 .lut_mask = 16'hFA0A;
defparam \master2_bridge|master|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N5
dffeas \master2_bridge|master|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|counter[0] .is_wysiwyg = "true";
defparam \master2_bridge|master|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N10
cycloneive_lcell_comb \master2_bridge|master|Equal1~0 (
// Equation(s):
// \master2_bridge|master|Equal1~0_combout  = (\master2_bridge|master|counter [0] & \master2_bridge|master|counter [1])

	.dataa(gnd),
	.datab(\master2_bridge|master|counter [0]),
	.datac(\master2_bridge|master|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|master|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Equal1~0 .lut_mask = 16'hC0C0;
defparam \master2_bridge|master|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N4
cycloneive_lcell_comb \master2_bridge|master|Equal3~0 (
// Equation(s):
// \master2_bridge|master|Equal3~0_combout  = (\master2_bridge|master|Equal1~0_combout  & (\master2_bridge|master|counter [2] & (!\master2_bridge|master|counter [3] & \master2_bridge|master|Decoder0~0_combout )))

	.dataa(\master2_bridge|master|Equal1~0_combout ),
	.datab(\master2_bridge|master|counter [2]),
	.datac(\master2_bridge|master|counter [3]),
	.datad(\master2_bridge|master|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Equal3~0 .lut_mask = 16'h0800;
defparam \master2_bridge|master|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \master2_bridge|master|state~15_RESYN610 (
// Equation(s):
// \master2_bridge|master|state~15_RESYN610_BDD611  = (!\master2_bridge|master|state.WDATA~q  & ((\bus_inst|bus_arbiter|msplit2~q ) # ((!\master2_bridge|master|state.RDATA~q ) # (!\bus_inst|rctrl_mux|Mux0~1_combout ))))

	.dataa(\bus_inst|bus_arbiter|msplit2~q ),
	.datab(\master2_bridge|master|state.WDATA~q ),
	.datac(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datad(\master2_bridge|master|state.RDATA~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|state~15_RESYN610_BDD611 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|state~15_RESYN610 .lut_mask = 16'h2333;
defparam \master2_bridge|master|state~15_RESYN610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N20
cycloneive_lcell_comb \master2_bridge|master|state~15_RESYN612 (
// Equation(s):
// \master2_bridge|master|state~15_RESYN612_BDD613  = (\master2_bridge|master|Equal0~0_combout ) # ((\master2_bridge|master|Equal0~1_combout ) # (!\master2_bridge|master|Selector6~0_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|master|Equal0~0_combout ),
	.datac(\master2_bridge|master|Equal0~1_combout ),
	.datad(\master2_bridge|master|Selector6~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|state~15_RESYN612_BDD613 ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|state~15_RESYN612 .lut_mask = 16'hFCFF;
defparam \master2_bridge|master|state~15_RESYN612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N12
cycloneive_lcell_comb \master2_bridge|master|state~15 (
// Equation(s):
// \master2_bridge|master|state~15_combout  = (\master2_bridge|master|state~15_RESYN608_BDD609  & (\master2_bridge|master|state~15_RESYN612_BDD613  & ((\master2_bridge|master|state~15_RESYN610_BDD611 ) # (!\master2_bridge|master|Equal3~0_combout ))))

	.dataa(\master2_bridge|master|state~15_RESYN608_BDD609 ),
	.datab(\master2_bridge|master|Equal3~0_combout ),
	.datac(\master2_bridge|master|state~15_RESYN610_BDD611 ),
	.datad(\master2_bridge|master|state~15_RESYN612_BDD613 ),
	.cin(gnd),
	.combout(\master2_bridge|master|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|state~15 .lut_mask = 16'hA200;
defparam \master2_bridge|master|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N13
dffeas \master2_bridge|master|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|state.IDLE .is_wysiwyg = "true";
defparam \master2_bridge|master|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N0
cycloneive_lcell_comb \master2_bridge|master|Selector4~0 (
// Equation(s):
// \master2_bridge|master|Selector4~0_combout  = (\master2_bridge|master|state.IDLE~q  & (((\master2_bridge|master|state.REQ~q  & !\bus_inst|bus_arbiter|state.M2~q )))) # (!\master2_bridge|master|state.IDLE~q  & ((\master2_bridge|fifo_deq~q ) # 
// ((\master2_bridge|master|state.REQ~q  & !\bus_inst|bus_arbiter|state.M2~q ))))

	.dataa(\master2_bridge|master|state.IDLE~q ),
	.datab(\master2_bridge|fifo_deq~q ),
	.datac(\master2_bridge|master|state.REQ~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector4~0 .lut_mask = 16'h44F4;
defparam \master2_bridge|master|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N1
dffeas \master2_bridge|master|state.REQ (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|state.REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|state.REQ .is_wysiwyg = "true";
defparam \master2_bridge|master|state.REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
cycloneive_lcell_comb \master2_bridge|master|Selector16~1 (
// Equation(s):
// \master2_bridge|master|Selector16~1_combout  = ((\master2_bridge|master|Selector16~0_combout ) # ((\master2_bridge|master|state.REQ~q  & \master2_bridge|master|mvalid~q ))) # (!\master2_bridge|master|Selector25~0_combout )

	.dataa(\master2_bridge|master|state.REQ~q ),
	.datab(\master2_bridge|master|Selector25~0_combout ),
	.datac(\master2_bridge|master|mvalid~q ),
	.datad(\master2_bridge|master|Selector16~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector16~1 .lut_mask = 16'hFFB3;
defparam \master2_bridge|master|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N5
dffeas \master2_bridge|master|mvalid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|mvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|mvalid .is_wysiwyg = "true";
defparam \master2_bridge|master|mvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneive_lcell_comb \bus_inst|decoder|mvalid_decoder|out2~0 (
// Equation(s):
// \bus_inst|decoder|mvalid_decoder|out2~0_combout  = (\bus_inst|decoder|slave_en~q  & ((\bus_inst|bus_arbiter|state.M2~q  & ((\master2_bridge|master|mvalid~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (\master1_port|mvalid~q ))))

	.dataa(\bus_inst|decoder|slave_en~q ),
	.datab(\master1_port|mvalid~q ),
	.datac(\master2_bridge|master|mvalid~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|mvalid_decoder|out2~0 .lut_mask = 16'hA088;
defparam \bus_inst|decoder|mvalid_decoder|out2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N10
cycloneive_lcell_comb \slave3_bridge|slave|Selector0~0 (
// Equation(s):
// \slave3_bridge|slave|Selector0~0_combout  = (!\slave3_bridge|slave|state.IDLE~q  & (((\bus_inst|decoder|ssel [0]) # (!\bus_inst|decoder|ssel [1])) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout )))

	.dataa(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datab(\slave3_bridge|slave|state.IDLE~q ),
	.datac(\bus_inst|decoder|ssel [1]),
	.datad(\bus_inst|decoder|ssel [0]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector0~0 .lut_mask = 16'h3313;
defparam \slave3_bridge|slave|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
cycloneive_lcell_comb \slave3_bridge|slave|smemwdata~1 (
// Equation(s):
// \slave3_bridge|slave|smemwdata~1_combout  = ((\slave3_bridge|slave|mode~q  & \slave3_bridge|slave|state.SREADY~q )) # (!reset_sync[2])

	.dataa(gnd),
	.datab(\slave3_bridge|slave|mode~q ),
	.datac(\slave3_bridge|slave|state.SREADY~q ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemwdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata~1 .lut_mask = 16'hC0FF;
defparam \slave3_bridge|slave|smemwdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N2
cycloneive_lcell_comb \slave3_bridge|slave|state~13 (
// Equation(s):
// \slave3_bridge|slave|state~13_combout  = (!\slave3_bridge|slave|Selector0~0_combout  & (!\slave3_bridge|slave|smemwdata~1_combout  & ((!\slave3_bridge|slave|Equal1~2_combout ) # (!\slave3_bridge|slave|state.RDATA~q ))))

	.dataa(\slave3_bridge|slave|Selector0~0_combout ),
	.datab(\slave3_bridge|slave|state.RDATA~q ),
	.datac(\slave3_bridge|slave|smemwdata~1_combout ),
	.datad(\slave3_bridge|slave|Equal1~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|state~13 .lut_mask = 16'h0105;
defparam \slave3_bridge|slave|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N3
dffeas \slave3_bridge|slave|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|state.IDLE .is_wysiwyg = "true";
defparam \slave3_bridge|slave|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \slave3_bridge|slave|Selector8~2 (
// Equation(s):
// \slave3_bridge|slave|Selector8~2_combout  = (\slave3_bridge|slave|state.ADDR~q ) # (!\slave3_bridge|slave|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|state.IDLE~q ),
	.datad(\slave3_bridge|slave|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector8~2 .lut_mask = 16'hFF0F;
defparam \slave3_bridge|slave|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \slave3_bridge|slave|Selector8~3 (
// Equation(s):
// \slave3_bridge|slave|Selector8~3_combout  = (\slave3_bridge|slave|counter [6] & ((\slave3_bridge|slave|Selector8~2_combout ) # ((\slave3_bridge|slave|Selector10~1_combout ) # (\slave3_bridge|slave|WideOr4~combout ))))

	.dataa(\slave3_bridge|slave|counter [6]),
	.datab(\slave3_bridge|slave|Selector8~2_combout ),
	.datac(\slave3_bridge|slave|Selector10~1_combout ),
	.datad(\slave3_bridge|slave|WideOr4~combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector8~3 .lut_mask = 16'hAAA8;
defparam \slave3_bridge|slave|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \slave3_bridge|slave|Selector8~6 (
// Equation(s):
// \slave3_bridge|slave|Selector8~6_combout  = (\slave3_bridge|slave|WideOr4~combout ) # (((\slave3_bridge|slave|prev_state.ADDR~q  & \slave3_bridge|slave|state.WDATA~q )) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout ))

	.dataa(\slave3_bridge|slave|WideOr4~combout ),
	.datab(\slave3_bridge|slave|prev_state.ADDR~q ),
	.datac(\slave3_bridge|slave|state.WDATA~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector8~6 .lut_mask = 16'hEAFF;
defparam \slave3_bridge|slave|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneive_lcell_comb \slave3_bridge|slave|Selector8~4 (
// Equation(s):
// \slave3_bridge|slave|Selector8~4_combout  = (\slave3_bridge|slave|Selector15~2_combout ) # ((\slave3_bridge|slave|Selector10~0_combout ) # ((\slave3_bridge|slave|Selector8~2_combout  & \bus_inst|decoder|mvalid_decoder|out3~0_combout )))

	.dataa(\slave3_bridge|slave|Selector15~2_combout ),
	.datab(\slave3_bridge|slave|Selector8~2_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_bridge|slave|Selector10~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector8~4 .lut_mask = 16'hFFEA;
defparam \slave3_bridge|slave|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \slave3_bridge|slave|Selector8~5 (
// Equation(s):
// \slave3_bridge|slave|Selector8~5_combout  = (\slave3_bridge|slave|Selector8~3_combout  & ((\slave3_bridge|slave|Add0~12_combout ) # ((\slave3_bridge|slave|Selector8~6_combout )))) # (!\slave3_bridge|slave|Selector8~3_combout  & 
// (\slave3_bridge|slave|Add0~12_combout  & ((\slave3_bridge|slave|Selector8~4_combout ))))

	.dataa(\slave3_bridge|slave|Selector8~3_combout ),
	.datab(\slave3_bridge|slave|Add0~12_combout ),
	.datac(\slave3_bridge|slave|Selector8~6_combout ),
	.datad(\slave3_bridge|slave|Selector8~4_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector8~5 .lut_mask = 16'hECA8;
defparam \slave3_bridge|slave|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N3
dffeas \slave3_bridge|slave|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector8~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|counter[6] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneive_lcell_comb \slave3_bridge|slave|Equal2~0 (
// Equation(s):
// \slave3_bridge|slave|Equal2~0_combout  = (!\slave3_bridge|slave|counter [6] & (!\slave3_bridge|slave|counter [7] & (!\slave3_bridge|slave|counter [5] & !\slave3_bridge|slave|counter [4])))

	.dataa(\slave3_bridge|slave|counter [6]),
	.datab(\slave3_bridge|slave|counter [7]),
	.datac(\slave3_bridge|slave|counter [5]),
	.datad(\slave3_bridge|slave|counter [4]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Equal2~0 .lut_mask = 16'h0001;
defparam \slave3_bridge|slave|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N4
cycloneive_lcell_comb \slave3_bridge|slave|Selector5~0 (
// Equation(s):
// \slave3_bridge|slave|Selector5~0_combout  = (\slave3_bridge|slave|Equal2~0_combout  & (\slave3_bridge|slave|Equal2~1_combout  & (\slave3_bridge|slave|counter [3] & \slave3_bridge|slave|state.ADDR~q )))

	.dataa(\slave3_bridge|slave|Equal2~0_combout ),
	.datab(\slave3_bridge|slave|Equal2~1_combout ),
	.datac(\slave3_bridge|slave|counter [3]),
	.datad(\slave3_bridge|slave|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector5~0 .lut_mask = 16'h8000;
defparam \slave3_bridge|slave|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N6
cycloneive_lcell_comb \slave3_bridge|slave|Selector5~1 (
// Equation(s):
// \slave3_bridge|slave|Selector5~1_combout  = (\slave3_bridge|slave|Selector5~0_combout  & (((\slave3_bridge|slave|state.WDATA~q  & \slave3_bridge|slave|Equal3~1_combout )) # (!\slave3_bridge|slave|mode~q ))) # (!\slave3_bridge|slave|Selector5~0_combout  & 
// (((\slave3_bridge|slave|state.WDATA~q  & \slave3_bridge|slave|Equal3~1_combout ))))

	.dataa(\slave3_bridge|slave|Selector5~0_combout ),
	.datab(\slave3_bridge|slave|mode~q ),
	.datac(\slave3_bridge|slave|state.WDATA~q ),
	.datad(\slave3_bridge|slave|Equal3~1_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector5~1 .lut_mask = 16'hF222;
defparam \slave3_bridge|slave|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N7
dffeas \slave3_bridge|slave|state.SREADY (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|state.SREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|state.SREADY .is_wysiwyg = "true";
defparam \slave3_bridge|slave|state.SREADY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N26
cycloneive_lcell_comb \slave3_bridge|slave|Selector17~0 (
// Equation(s):
// \slave3_bridge|slave|Selector17~0_combout  = (\slave3_bridge|slave|smemwen~q  & ((\slave3_bridge|slave|state.SREADY~q ) # ((\slave3_bridge|slave|state.WDATA~q ) # (\slave3_bridge|slave|state.IDLE~q ))))

	.dataa(\slave3_bridge|slave|state.SREADY~q ),
	.datab(\slave3_bridge|slave|state.WDATA~q ),
	.datac(\slave3_bridge|slave|smemwen~q ),
	.datad(\slave3_bridge|slave|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector17~0 .lut_mask = 16'hF0E0;
defparam \slave3_bridge|slave|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N18
cycloneive_lcell_comb \slave3_bridge|slave|smemwdata~0 (
// Equation(s):
// \slave3_bridge|slave|smemwdata~0_combout  = (\slave3_bridge|slave|state.SREADY~q  & \slave3_bridge|slave|mode~q )

	.dataa(\slave3_bridge|slave|state.SREADY~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|slave|mode~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemwdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata~0 .lut_mask = 16'hAA00;
defparam \slave3_bridge|slave|smemwdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N2
cycloneive_lcell_comb \slave3_bridge|slave|Selector17~1 (
// Equation(s):
// \slave3_bridge|slave|Selector17~1_combout  = (\slave3_bridge|slave|Selector17~0_combout ) # ((\slave3_bridge|slave|smemwdata~0_combout ) # ((\slave3_bridge|slave|Selector10~0_combout  & \slave3_bridge|slave|Equal3~1_combout )))

	.dataa(\slave3_bridge|slave|Selector17~0_combout ),
	.datab(\slave3_bridge|slave|smemwdata~0_combout ),
	.datac(\slave3_bridge|slave|Selector10~0_combout ),
	.datad(\slave3_bridge|slave|Equal3~1_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector17~1 .lut_mask = 16'hFEEE;
defparam \slave3_bridge|slave|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N3
dffeas \slave3_bridge|slave|smemwen (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemwen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemwen .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemwen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N26
cycloneive_lcell_comb \bus_inst|decoder|Mux0~1 (
// Equation(s):
// \bus_inst|decoder|Mux0~1_combout  = (!\slave3_bridge|slave|smemwen~q  & (!\slave3_bridge|slave|smemren~q  & (!\slave3_bridge|slave|state.IDLE~q  & !\slave3_bridge|state.IDLE~q )))

	.dataa(\slave3_bridge|slave|smemwen~q ),
	.datab(\slave3_bridge|slave|smemren~q ),
	.datac(\slave3_bridge|slave|state.IDLE~q ),
	.datad(\slave3_bridge|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Mux0~1 .lut_mask = 16'h0001;
defparam \bus_inst|decoder|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~2 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~2_combout  = (!\bus_inst|bus_arbiter|split_owner.SM1~q  & (((!\master1_port|state.IDLE~q ) # (!\bus_inst|bus_arbiter|always0~0_combout )) # (!\bus_inst|decoder|Mux0~1_combout )))

	.dataa(\bus_inst|decoder|Mux0~1_combout ),
	.datab(\bus_inst|bus_arbiter|always0~0_combout ),
	.datac(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~2 .lut_mask = 16'h070F;
defparam \bus_inst|bus_arbiter|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector1~0 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector1~0_combout  = (\bus_inst|bus_arbiter|state.M1~q  & (((\bus_inst|bus_arbiter|split_owner.SM2~q  & \bus_inst|bus_arbiter|Selector2~0_combout )) # (!\bus_inst|bus_arbiter|always2~1_combout ))) # 
// (!\bus_inst|bus_arbiter|state.M1~q  & (\bus_inst|bus_arbiter|split_owner.SM2~q  & (\bus_inst|bus_arbiter|Selector2~0_combout )))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datac(\bus_inst|bus_arbiter|Selector2~0_combout ),
	.datad(\bus_inst|bus_arbiter|always2~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector1~0 .lut_mask = 16'hC0EA;
defparam \bus_inst|bus_arbiter|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector1~1 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector1~1_combout  = (\master1_port|state.IDLE~q  & ((\bus_inst|bus_arbiter|Selector1~0_combout ) # ((!\bus_inst|bus_arbiter|Selector2~2_combout  & \bus_inst|bus_arbiter|Selector2~1_combout )))) # (!\master1_port|state.IDLE~q  & 
// (!\bus_inst|bus_arbiter|Selector2~2_combout  & ((\bus_inst|bus_arbiter|Selector2~1_combout ))))

	.dataa(\master1_port|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|Selector2~2_combout ),
	.datac(\bus_inst|bus_arbiter|Selector1~0_combout ),
	.datad(\bus_inst|bus_arbiter|Selector2~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector1~1 .lut_mask = 16'hB3A0;
defparam \bus_inst|bus_arbiter|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N27
dffeas \bus_inst|bus_arbiter|state.M1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|state.M1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state.M1 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|state.M1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N12
cycloneive_lcell_comb \master1_port|Selector4~0 (
// Equation(s):
// \master1_port|Selector4~0_combout  = (\master1_port|state.IDLE~q  & (!\bus_inst|bus_arbiter|state.M1~q  & (\master1_port|state.REQ~q ))) # (!\master1_port|state.IDLE~q  & ((\m1_dvalid~q ) # ((!\bus_inst|bus_arbiter|state.M1~q  & \master1_port|state.REQ~q 
// ))))

	.dataa(\master1_port|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|state.M1~q ),
	.datac(\master1_port|state.REQ~q ),
	.datad(\m1_dvalid~q ),
	.cin(gnd),
	.combout(\master1_port|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector4~0 .lut_mask = 16'h7530;
defparam \master1_port|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N13
dffeas \master1_port|state.REQ (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.REQ .is_wysiwyg = "true";
defparam \master1_port|state.REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cycloneive_lcell_comb \master1_port|Selector16~1 (
// Equation(s):
// \master1_port|Selector16~1_combout  = ((\master1_port|state.REQ~q  & \master1_port|mvalid~q )) # (!\master1_port|Selector16~0_combout )

	.dataa(\master1_port|state.REQ~q ),
	.datab(\master1_port|Selector16~0_combout ),
	.datac(\master1_port|mvalid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master1_port|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector16~1 .lut_mask = 16'hB3B3;
defparam \master1_port|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N1
dffeas \master1_port|mvalid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|mvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|mvalid .is_wysiwyg = "true";
defparam \master1_port|mvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \bus_inst|mctrl_mux|out[0]~0 (
// Equation(s):
// \bus_inst|mctrl_mux|out[0]~0_combout  = (\bus_inst|bus_arbiter|state.M2~q  & ((\master2_bridge|master|mvalid~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (\master1_port|mvalid~q ))

	.dataa(\master1_port|mvalid~q ),
	.datab(\master2_bridge|master|mvalid~q ),
	.datac(gnd),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|mctrl_mux|out[0]~0 .lut_mask = 16'hCCAA;
defparam \bus_inst|mctrl_mux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N8
cycloneive_lcell_comb \bus_inst|decoder|Selector3~0 (
// Equation(s):
// \bus_inst|decoder|Selector3~0_combout  = (\bus_inst|bus_arbiter|split_grant~q  & (!\bus_inst|decoder|state.IDLE~q  & !\bus_inst|mctrl_mux|out[0]~0_combout ))

	.dataa(gnd),
	.datab(\bus_inst|bus_arbiter|split_grant~q ),
	.datac(\bus_inst|decoder|state.IDLE~q ),
	.datad(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector3~0 .lut_mask = 16'h000C;
defparam \bus_inst|decoder|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N18
cycloneive_lcell_comb \bus_inst|decoder|Selector3~1 (
// Equation(s):
// \bus_inst|decoder|Selector3~1_combout  = (\bus_inst|decoder|Selector3~0_combout ) # ((!\slave3_bridge|slave|state.SPLIT~q  & (\bus_inst|decoder|state.WAIT~q  & !\bus_inst|decoder|Mux0~2_combout )))

	.dataa(\bus_inst|decoder|Selector3~0_combout ),
	.datab(\slave3_bridge|slave|state.SPLIT~q ),
	.datac(\bus_inst|decoder|state.WAIT~q ),
	.datad(\bus_inst|decoder|Mux0~2_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector3~1 .lut_mask = 16'hAABA;
defparam \bus_inst|decoder|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N4
cycloneive_lcell_comb \bus_inst|decoder|Selector3~2 (
// Equation(s):
// \bus_inst|decoder|Selector3~2_combout  = (\bus_inst|decoder|Selector3~1_combout ) # ((\bus_inst|mctrl_mux|out[0]~0_combout  & \bus_inst|decoder|ack~0_combout ))

	.dataa(gnd),
	.datab(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.datac(\bus_inst|decoder|ack~0_combout ),
	.datad(\bus_inst|decoder|Selector3~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector3~2 .lut_mask = 16'hFFC0;
defparam \bus_inst|decoder|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N5
dffeas \bus_inst|decoder|state.WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|state.WAIT .is_wysiwyg = "true";
defparam \bus_inst|decoder|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~2 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~2_combout  = ((\bus_inst|decoder|state.WAIT~q  & \slave3_bridge|slave|state.SPLIT~q )) # (!reset_sync[2])

	.dataa(\bus_inst|decoder|state.WAIT~q ),
	.datab(gnd),
	.datac(\slave3_bridge|slave|state.SPLIT~q ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~2 .lut_mask = 16'hA0FF;
defparam \bus_inst|decoder|split_slave_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N25
dffeas \bus_inst|decoder|split_slave_addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|split_slave_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|decoder|split_slave_addr~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|split_slave_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr[1] .is_wysiwyg = "true";
defparam \bus_inst|decoder|split_slave_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneive_lcell_comb \bus_inst|decoder|Selector7~0 (
// Equation(s):
// \bus_inst|decoder|Selector7~0_combout  = (\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|split_slave_addr [1]))

	.dataa(\bus_inst|decoder|state.IDLE~q ),
	.datab(\bus_inst|decoder|split_slave_addr [1]),
	.datac(gnd),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector7~0 .lut_mask = 16'hEE44;
defparam \bus_inst|decoder|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~4 (
// Equation(s):
// \bus_inst|decoder|slave_addr~4_combout  = (\bus_inst|decoder|Selector3~0_combout ) # ((\bus_inst|decoder|slave_addr~2_combout  & (\bus_inst|decoder|counter [0] & !\bus_inst|decoder|counter [1])))

	.dataa(\bus_inst|decoder|slave_addr~2_combout ),
	.datab(\bus_inst|decoder|counter [0]),
	.datac(\bus_inst|decoder|Selector3~0_combout ),
	.datad(\bus_inst|decoder|counter [1]),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~4 .lut_mask = 16'hF0F8;
defparam \bus_inst|decoder|slave_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \bus_inst|decoder|Selector7~1 (
// Equation(s):
// \bus_inst|decoder|Selector7~1_combout  = (\bus_inst|decoder|slave_addr~4_combout  & (\bus_inst|decoder|Selector7~0_combout )) # (!\bus_inst|decoder|slave_addr~4_combout  & ((\bus_inst|decoder|slave_addr [1])))

	.dataa(gnd),
	.datab(\bus_inst|decoder|Selector7~0_combout ),
	.datac(\bus_inst|decoder|slave_addr [1]),
	.datad(\bus_inst|decoder|slave_addr~4_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector7~1 .lut_mask = 16'hCCF0;
defparam \bus_inst|decoder|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N23
dffeas \bus_inst|decoder|slave_addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr[1] .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~3 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~3_combout  = (\bus_inst|decoder|slave_addr [3] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|decoder|slave_addr [3]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~3 .lut_mask = 16'hF000;
defparam \bus_inst|decoder|split_slave_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N13
dffeas \bus_inst|decoder|split_slave_addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|split_slave_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|decoder|split_slave_addr~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|split_slave_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr[3] .is_wysiwyg = "true";
defparam \bus_inst|decoder|split_slave_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \bus_inst|decoder|Selector5~0 (
// Equation(s):
// \bus_inst|decoder|Selector5~0_combout  = (\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|split_slave_addr [3]))

	.dataa(\bus_inst|decoder|state.IDLE~q ),
	.datab(gnd),
	.datac(\bus_inst|decoder|split_slave_addr [3]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector5~0 .lut_mask = 16'hFA50;
defparam \bus_inst|decoder|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~6 (
// Equation(s):
// \bus_inst|decoder|slave_addr~6_combout  = (\bus_inst|decoder|counter [0] & (\bus_inst|decoder|slave_addr~2_combout  & \bus_inst|decoder|counter [1]))

	.dataa(\bus_inst|decoder|counter [0]),
	.datab(\bus_inst|decoder|slave_addr~2_combout ),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~6 .lut_mask = 16'h8080;
defparam \bus_inst|decoder|slave_addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneive_lcell_comb \bus_inst|decoder|Selector5~1 (
// Equation(s):
// \bus_inst|decoder|Selector5~1_combout  = (\bus_inst|decoder|slave_addr~6_combout  & (\bus_inst|decoder|Selector5~0_combout )) # (!\bus_inst|decoder|slave_addr~6_combout  & ((\bus_inst|decoder|Selector3~0_combout  & (\bus_inst|decoder|Selector5~0_combout 
// )) # (!\bus_inst|decoder|Selector3~0_combout  & ((\bus_inst|decoder|slave_addr [3])))))

	.dataa(\bus_inst|decoder|Selector5~0_combout ),
	.datab(\bus_inst|decoder|slave_addr~6_combout ),
	.datac(\bus_inst|decoder|slave_addr [3]),
	.datad(\bus_inst|decoder|Selector3~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector5~1 .lut_mask = 16'hAAB8;
defparam \bus_inst|decoder|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N27
dffeas \bus_inst|decoder|slave_addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr[3] .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~4 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~4_combout  = (\bus_inst|decoder|slave_addr [2] & reset_sync[2])

	.dataa(gnd),
	.datab(\bus_inst|decoder|slave_addr [2]),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~4 .lut_mask = 16'hCC00;
defparam \bus_inst|decoder|split_slave_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N31
dffeas \bus_inst|decoder|split_slave_addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|split_slave_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|decoder|split_slave_addr~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|split_slave_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr[2] .is_wysiwyg = "true";
defparam \bus_inst|decoder|split_slave_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneive_lcell_comb \bus_inst|decoder|Selector6~0 (
// Equation(s):
// \bus_inst|decoder|Selector6~0_combout  = (\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|split_slave_addr [2]))

	.dataa(\bus_inst|decoder|state.IDLE~q ),
	.datab(gnd),
	.datac(\bus_inst|decoder|split_slave_addr [2]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector6~0 .lut_mask = 16'hFA50;
defparam \bus_inst|decoder|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~5 (
// Equation(s):
// \bus_inst|decoder|slave_addr~5_combout  = (\bus_inst|decoder|Selector3~0_combout ) # ((\bus_inst|decoder|slave_addr~2_combout  & (!\bus_inst|decoder|counter [0] & \bus_inst|decoder|counter [1])))

	.dataa(\bus_inst|decoder|slave_addr~2_combout ),
	.datab(\bus_inst|decoder|counter [0]),
	.datac(\bus_inst|decoder|Selector3~0_combout ),
	.datad(\bus_inst|decoder|counter [1]),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~5 .lut_mask = 16'hF2F0;
defparam \bus_inst|decoder|slave_addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneive_lcell_comb \bus_inst|decoder|Selector6~1 (
// Equation(s):
// \bus_inst|decoder|Selector6~1_combout  = (\bus_inst|decoder|slave_addr~5_combout  & (\bus_inst|decoder|Selector6~0_combout )) # (!\bus_inst|decoder|slave_addr~5_combout  & ((\bus_inst|decoder|slave_addr [2])))

	.dataa(gnd),
	.datab(\bus_inst|decoder|Selector6~0_combout ),
	.datac(\bus_inst|decoder|slave_addr [2]),
	.datad(\bus_inst|decoder|slave_addr~5_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector6~1 .lut_mask = 16'hCCF0;
defparam \bus_inst|decoder|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N3
dffeas \bus_inst|decoder|slave_addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr[2] .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \bus_inst|decoder|slave_addr_valid~0 (
// Equation(s):
// \bus_inst|decoder|slave_addr_valid~0_combout  = (!\bus_inst|decoder|slave_addr [3] & (!\bus_inst|decoder|slave_addr [2] & ((!\bus_inst|decoder|slave_addr [0]) # (!\bus_inst|decoder|slave_addr [1]))))

	.dataa(\bus_inst|decoder|slave_addr [1]),
	.datab(\bus_inst|decoder|slave_addr [0]),
	.datac(\bus_inst|decoder|slave_addr [3]),
	.datad(\bus_inst|decoder|slave_addr [2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr_valid~0 .lut_mask = 16'h0007;
defparam \bus_inst|decoder|slave_addr_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneive_lcell_comb \bus_inst|decoder|state~8 (
// Equation(s):
// \bus_inst|decoder|state~8_combout  = ((!\bus_inst|decoder|state.IDLE~q  & (!\bus_inst|mctrl_mux|out[0]~0_combout  & !\bus_inst|bus_arbiter|split_grant~q ))) # (!reset_sync[2])

	.dataa(\bus_inst|decoder|state.IDLE~q ),
	.datab(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.datac(reset_sync[2]),
	.datad(\bus_inst|bus_arbiter|split_grant~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|state~8 .lut_mask = 16'h0F1F;
defparam \bus_inst|decoder|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N10
cycloneive_lcell_comb \bus_inst|decoder|state~9 (
// Equation(s):
// \bus_inst|decoder|state~9_combout  = (\bus_inst|decoder|state~8_combout ) # ((\bus_inst|decoder|state.CONNECT~q  & ((!\bus_inst|decoder|Mux0~2_combout ) # (!\bus_inst|decoder|slave_addr_valid~0_combout ))))

	.dataa(\bus_inst|decoder|slave_addr_valid~0_combout ),
	.datab(\bus_inst|decoder|state.CONNECT~q ),
	.datac(\bus_inst|decoder|state~8_combout ),
	.datad(\bus_inst|decoder|Mux0~2_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|state~9 .lut_mask = 16'hF4FC;
defparam \bus_inst|decoder|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N22
cycloneive_lcell_comb \bus_inst|decoder|state~10 (
// Equation(s):
// \bus_inst|decoder|state~10_combout  = (!\bus_inst|decoder|state~9_combout  & (((!\bus_inst|decoder|Mux0~2_combout  & !\slave3_bridge|slave|state.SPLIT~q )) # (!\bus_inst|decoder|state.WAIT~q )))

	.dataa(\bus_inst|decoder|state~9_combout ),
	.datab(\bus_inst|decoder|Mux0~2_combout ),
	.datac(\bus_inst|decoder|state.WAIT~q ),
	.datad(\slave3_bridge|slave|state.SPLIT~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|state~10 .lut_mask = 16'h0515;
defparam \bus_inst|decoder|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N23
dffeas \bus_inst|decoder|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|state.IDLE .is_wysiwyg = "true";
defparam \bus_inst|decoder|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
cycloneive_lcell_comb \bus_inst|decoder|Selector12~0 (
// Equation(s):
// \bus_inst|decoder|Selector12~0_combout  = (\bus_inst|decoder|Selector1~0_combout ) # ((\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|state.ADDR~q  $ (\bus_inst|decoder|counter [0]))))

	.dataa(\bus_inst|decoder|state.IDLE~q ),
	.datab(\bus_inst|decoder|state.ADDR~q ),
	.datac(\bus_inst|decoder|counter [0]),
	.datad(\bus_inst|decoder|Selector1~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector12~0 .lut_mask = 16'hFF28;
defparam \bus_inst|decoder|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N23
dffeas \bus_inst|decoder|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|counter[0] .is_wysiwyg = "true";
defparam \bus_inst|decoder|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
cycloneive_lcell_comb \bus_inst|decoder|Equal0~0 (
// Equation(s):
// \bus_inst|decoder|Equal0~0_combout  = (\bus_inst|decoder|counter [0] & (!\bus_inst|decoder|counter [2] & (\bus_inst|decoder|counter [1] & !\bus_inst|decoder|counter [3])))

	.dataa(\bus_inst|decoder|counter [0]),
	.datab(\bus_inst|decoder|counter [2]),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(\bus_inst|decoder|counter [3]),
	.cin(gnd),
	.combout(\bus_inst|decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Equal0~0 .lut_mask = 16'h0020;
defparam \bus_inst|decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \bus_inst|decoder|Selector1~1 (
// Equation(s):
// \bus_inst|decoder|Selector1~1_combout  = (\bus_inst|decoder|Selector1~0_combout ) # ((!\bus_inst|decoder|Equal0~0_combout  & \bus_inst|decoder|state.ADDR~q ))

	.dataa(\bus_inst|decoder|Equal0~0_combout ),
	.datab(gnd),
	.datac(\bus_inst|decoder|state.ADDR~q ),
	.datad(\bus_inst|decoder|Selector1~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector1~1 .lut_mask = 16'hFF50;
defparam \bus_inst|decoder|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \bus_inst|decoder|state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|state.ADDR .is_wysiwyg = "true";
defparam \bus_inst|decoder|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneive_lcell_comb \bus_inst|decoder|Selector2~0 (
// Equation(s):
// \bus_inst|decoder|Selector2~0_combout  = (\bus_inst|decoder|state.ADDR~q  & ((\bus_inst|decoder|Equal0~0_combout ) # ((\bus_inst|decoder|ack~0_combout  & !\bus_inst|mctrl_mux|out[0]~0_combout )))) # (!\bus_inst|decoder|state.ADDR~q  & 
// (\bus_inst|decoder|ack~0_combout  & ((!\bus_inst|mctrl_mux|out[0]~0_combout ))))

	.dataa(\bus_inst|decoder|state.ADDR~q ),
	.datab(\bus_inst|decoder|ack~0_combout ),
	.datac(\bus_inst|decoder|Equal0~0_combout ),
	.datad(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector2~0 .lut_mask = 16'hA0EC;
defparam \bus_inst|decoder|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N1
dffeas \bus_inst|decoder|state.CONNECT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|state.CONNECT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|state.CONNECT .is_wysiwyg = "true";
defparam \bus_inst|decoder|state.CONNECT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N14
cycloneive_lcell_comb \master1_port|Selector6~0_RESYN628 (
// Equation(s):
// \master1_port|Selector6~0_RESYN628_BDD629  = (!\bus_inst|decoder|slave_addr_valid~0_combout ) # (!\bus_inst|decoder|state.CONNECT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|decoder|state.CONNECT~q ),
	.datad(\bus_inst|decoder|slave_addr_valid~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector6~0_RESYN628_BDD629 ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector6~0_RESYN628 .lut_mask = 16'h0FFF;
defparam \master1_port|Selector6~0_RESYN628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N6
cycloneive_lcell_comb \master1_port|Selector6~0_RESYN626_RESYN700 (
// Equation(s):
// \master1_port|Selector6~0_RESYN626_RESYN700_BDD701  = ((\bus_inst|decoder|slave_addr [0]) # (\slave3_bridge|state.IDLE~q )) # (!\bus_inst|decoder|slave_addr [1])

	.dataa(\bus_inst|decoder|slave_addr [1]),
	.datab(\bus_inst|decoder|slave_addr [0]),
	.datac(gnd),
	.datad(\slave3_bridge|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Selector6~0_RESYN626_RESYN700_BDD701 ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector6~0_RESYN626_RESYN700 .lut_mask = 16'hFFDD;
defparam \master1_port|Selector6~0_RESYN626_RESYN700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N20
cycloneive_lcell_comb \master1_port|Selector6~0_RESYN626 (
// Equation(s):
// \master1_port|Selector6~0_RESYN626_BDD627  = (\slave3_bridge|slave|smemren~q ) # ((\slave3_bridge|slave|state.IDLE~q ) # ((\slave3_bridge|slave|smemwen~q ) # (\master1_port|Selector6~0_RESYN626_RESYN700_BDD701 )))

	.dataa(\slave3_bridge|slave|smemren~q ),
	.datab(\slave3_bridge|slave|state.IDLE~q ),
	.datac(\slave3_bridge|slave|smemwen~q ),
	.datad(\master1_port|Selector6~0_RESYN626_RESYN700_BDD701 ),
	.cin(gnd),
	.combout(\master1_port|Selector6~0_RESYN626_BDD627 ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector6~0_RESYN626 .lut_mask = 16'hFFFE;
defparam \master1_port|Selector6~0_RESYN626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N18
cycloneive_lcell_comb \master1_port|Selector6~0 (
// Equation(s):
// \master1_port|Selector6~0_combout  = (\master1_port|state.WAIT~q  & ((\master1_port|Selector6~0_RESYN628_BDD629 ) # ((!\bus_inst|decoder|Mux0~0_combout  & \master1_port|Selector6~0_RESYN626_BDD627 ))))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\master1_port|Selector6~0_RESYN628_BDD629 ),
	.datac(\bus_inst|decoder|Mux0~0_combout ),
	.datad(\master1_port|Selector6~0_RESYN626_BDD627 ),
	.cin(gnd),
	.combout(\master1_port|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector6~0 .lut_mask = 16'h8A88;
defparam \master1_port|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N20
cycloneive_lcell_comb \master1_port|Selector6~1 (
// Equation(s):
// \master1_port|Selector6~1_combout  = (!\master1_port|counter [2] & (\master1_port|state.SADDR~q  & (!\master1_port|counter [3] & \master1_port|Equal1~1_combout )))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|state.SADDR~q ),
	.datac(\master1_port|counter [3]),
	.datad(\master1_port|Equal1~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector6~1 .lut_mask = 16'h0400;
defparam \master1_port|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N16
cycloneive_lcell_comb \master1_port|Add2~8 (
// Equation(s):
// \master1_port|Add2~8_combout  = (\master1_port|timeout [4] & (\master1_port|Add2~7  $ (GND))) # (!\master1_port|timeout [4] & (!\master1_port|Add2~7  & VCC))
// \master1_port|Add2~9  = CARRY((\master1_port|timeout [4] & !\master1_port|Add2~7 ))

	.dataa(gnd),
	.datab(\master1_port|timeout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~7 ),
	.combout(\master1_port|Add2~8_combout ),
	.cout(\master1_port|Add2~9 ));
// synopsys translate_off
defparam \master1_port|Add2~8 .lut_mask = 16'hC30C;
defparam \master1_port|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N2
cycloneive_lcell_comb \master1_port|Add2~19 (
// Equation(s):
// \master1_port|Add2~19_combout  = (\master1_port|state.WAIT~q  & (((\master1_port|Add2~8_combout )))) # (!\master1_port|state.WAIT~q  & (\master1_port|state.IDLE~q  & (\master1_port|timeout [4])))

	.dataa(\master1_port|state.IDLE~q ),
	.datab(\master1_port|state.WAIT~q ),
	.datac(\master1_port|timeout [4]),
	.datad(\master1_port|Add2~8_combout ),
	.cin(gnd),
	.combout(\master1_port|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~19 .lut_mask = 16'hEC20;
defparam \master1_port|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N3
dffeas \master1_port|timeout[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[4] .is_wysiwyg = "true";
defparam \master1_port|timeout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N18
cycloneive_lcell_comb \master1_port|Add2~10 (
// Equation(s):
// \master1_port|Add2~10_combout  = (\master1_port|timeout [5] & (!\master1_port|Add2~9 )) # (!\master1_port|timeout [5] & ((\master1_port|Add2~9 ) # (GND)))
// \master1_port|Add2~11  = CARRY((!\master1_port|Add2~9 ) # (!\master1_port|timeout [5]))

	.dataa(gnd),
	.datab(\master1_port|timeout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~9 ),
	.combout(\master1_port|Add2~10_combout ),
	.cout(\master1_port|Add2~11 ));
// synopsys translate_off
defparam \master1_port|Add2~10 .lut_mask = 16'h3C3F;
defparam \master1_port|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N0
cycloneive_lcell_comb \master1_port|Add2~18 (
// Equation(s):
// \master1_port|Add2~18_combout  = (\master1_port|state.WAIT~q  & (((\master1_port|Add2~10_combout )))) # (!\master1_port|state.WAIT~q  & (\master1_port|state.IDLE~q  & (\master1_port|timeout [5])))

	.dataa(\master1_port|state.IDLE~q ),
	.datab(\master1_port|state.WAIT~q ),
	.datac(\master1_port|timeout [5]),
	.datad(\master1_port|Add2~10_combout ),
	.cin(gnd),
	.combout(\master1_port|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~18 .lut_mask = 16'hEC20;
defparam \master1_port|Add2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N1
dffeas \master1_port|timeout[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[5] .is_wysiwyg = "true";
defparam \master1_port|timeout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N20
cycloneive_lcell_comb \master1_port|Add2~12 (
// Equation(s):
// \master1_port|Add2~12_combout  = (\master1_port|timeout [6] & (\master1_port|Add2~11  $ (GND))) # (!\master1_port|timeout [6] & (!\master1_port|Add2~11  & VCC))
// \master1_port|Add2~13  = CARRY((\master1_port|timeout [6] & !\master1_port|Add2~11 ))

	.dataa(\master1_port|timeout [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~11 ),
	.combout(\master1_port|Add2~12_combout ),
	.cout(\master1_port|Add2~13 ));
// synopsys translate_off
defparam \master1_port|Add2~12 .lut_mask = 16'hA50A;
defparam \master1_port|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N26
cycloneive_lcell_comb \master1_port|Add2~17 (
// Equation(s):
// \master1_port|Add2~17_combout  = (\master1_port|state.WAIT~q  & (((\master1_port|Add2~12_combout )))) # (!\master1_port|state.WAIT~q  & (\master1_port|state.IDLE~q  & (\master1_port|timeout [6])))

	.dataa(\master1_port|state.IDLE~q ),
	.datab(\master1_port|state.WAIT~q ),
	.datac(\master1_port|timeout [6]),
	.datad(\master1_port|Add2~12_combout ),
	.cin(gnd),
	.combout(\master1_port|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~17 .lut_mask = 16'hEC20;
defparam \master1_port|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N27
dffeas \master1_port|timeout[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[6] .is_wysiwyg = "true";
defparam \master1_port|timeout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N22
cycloneive_lcell_comb \master1_port|Add2~14 (
// Equation(s):
// \master1_port|Add2~14_combout  = \master1_port|timeout [7] $ (\master1_port|Add2~13 )

	.dataa(\master1_port|timeout [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\master1_port|Add2~13 ),
	.combout(\master1_port|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~14 .lut_mask = 16'h5A5A;
defparam \master1_port|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N30
cycloneive_lcell_comb \master1_port|Add2~16 (
// Equation(s):
// \master1_port|Add2~16_combout  = (\master1_port|state.WAIT~q  & (\master1_port|Add2~14_combout )) # (!\master1_port|state.WAIT~q  & (((\master1_port|timeout [7] & \master1_port|state.IDLE~q ))))

	.dataa(\master1_port|Add2~14_combout ),
	.datab(\master1_port|state.WAIT~q ),
	.datac(\master1_port|timeout [7]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~16 .lut_mask = 16'hB888;
defparam \master1_port|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N31
dffeas \master1_port|timeout[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[7] .is_wysiwyg = "true";
defparam \master1_port|timeout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N6
cycloneive_lcell_comb \master1_port|Equal0~0 (
// Equation(s):
// \master1_port|Equal0~0_combout  = (\master1_port|timeout [6]) # ((\master1_port|timeout [5]) # ((\master1_port|timeout [7]) # (\master1_port|timeout [4])))

	.dataa(\master1_port|timeout [6]),
	.datab(\master1_port|timeout [5]),
	.datac(\master1_port|timeout [7]),
	.datad(\master1_port|timeout [4]),
	.cin(gnd),
	.combout(\master1_port|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal0~0 .lut_mask = 16'hFFFE;
defparam \master1_port|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N22
cycloneive_lcell_comb \master1_port|Selector6~2 (
// Equation(s):
// \master1_port|Selector6~2_combout  = (\master1_port|Selector6~1_combout ) # ((\master1_port|Selector6~0_combout  & ((\master1_port|Equal0~1_combout ) # (\master1_port|Equal0~0_combout ))))

	.dataa(\master1_port|Equal0~1_combout ),
	.datab(\master1_port|Selector6~0_combout ),
	.datac(\master1_port|Selector6~1_combout ),
	.datad(\master1_port|Equal0~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector6~2 .lut_mask = 16'hFCF8;
defparam \master1_port|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N23
dffeas \master1_port|state.WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.WAIT .is_wysiwyg = "true";
defparam \master1_port|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N2
cycloneive_lcell_comb \master1_port|Selector1~1 (
// Equation(s):
// \master1_port|Selector1~1_combout  = (\master1_port|Selector1~0_combout ) # ((\master1_port|state.WAIT~q  & \bus_inst|decoder|ack~0_combout ))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(gnd),
	.datac(\bus_inst|decoder|ack~0_combout ),
	.datad(\master1_port|Selector1~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector1~1 .lut_mask = 16'hFFA0;
defparam \master1_port|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N3
dffeas \master1_port|state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.ADDR .is_wysiwyg = "true";
defparam \master1_port|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N0
cycloneive_lcell_comb \master1_port|Selector16~0 (
// Equation(s):
// \master1_port|Selector16~0_combout  = (!\master1_port|state.ADDR~q  & (!\master1_port|state.SADDR~q  & ((\master1_port|prev_state.ADDR~q ) # (!\master1_port|state.WDATA~q ))))

	.dataa(\master1_port|state.ADDR~q ),
	.datab(\master1_port|state.WDATA~q ),
	.datac(\master1_port|prev_state.ADDR~q ),
	.datad(\master1_port|state.SADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector16~0 .lut_mask = 16'h0051;
defparam \master1_port|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N26
cycloneive_lcell_comb \master1_port|Selector14~2 (
// Equation(s):
// \master1_port|Selector14~2_combout  = ((\master1_port|state.RDATA~q  & \bus_inst|rctrl_mux|Mux0~1_combout )) # (!\master1_port|Selector16~0_combout )

	.dataa(gnd),
	.datab(\master1_port|Selector16~0_combout ),
	.datac(\master1_port|state.RDATA~q ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector14~2 .lut_mask = 16'hF333;
defparam \master1_port|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N6
cycloneive_lcell_comb \master1_port|Selector9~0 (
// Equation(s):
// \master1_port|Selector9~0_combout  = (\master1_port|Selector14~2_combout  & ((\master1_port|Add1~12_combout ) # ((\master1_port|counter [6] & \master1_port|Selector14~1_combout )))) # (!\master1_port|Selector14~2_combout  & (((\master1_port|counter [6] & 
// \master1_port|Selector14~1_combout ))))

	.dataa(\master1_port|Selector14~2_combout ),
	.datab(\master1_port|Add1~12_combout ),
	.datac(\master1_port|counter [6]),
	.datad(\master1_port|Selector14~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector9~0 .lut_mask = 16'hF888;
defparam \master1_port|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N7
dffeas \master1_port|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[6] .is_wysiwyg = "true";
defparam \master1_port|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N30
cycloneive_lcell_comb \master1_port|Equal3~0 (
// Equation(s):
// \master1_port|Equal3~0_combout  = (!\master1_port|counter [3] & \master1_port|counter [2])

	.dataa(gnd),
	.datab(\master1_port|counter [3]),
	.datac(gnd),
	.datad(\master1_port|counter [2]),
	.cin(gnd),
	.combout(\master1_port|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal3~0 .lut_mask = 16'h3300;
defparam \master1_port|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N18
cycloneive_lcell_comb \master1_port|Equal3~1 (
// Equation(s):
// \master1_port|Equal3~1_combout  = (!\master1_port|counter [6] & (!\master1_port|counter [7] & (\master1_port|Equal3~0_combout  & \master1_port|Equal1~0_combout )))

	.dataa(\master1_port|counter [6]),
	.datab(\master1_port|counter [7]),
	.datac(\master1_port|Equal3~0_combout ),
	.datad(\master1_port|Equal1~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal3~1 .lut_mask = 16'h1000;
defparam \master1_port|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N24
cycloneive_lcell_comb \master1_port|state~15_RESYN606 (
// Equation(s):
// \master1_port|state~15_RESYN606_BDD607  = (\master1_port|Equal0~0_combout ) # ((\master1_port|Equal0~1_combout ) # (!\master1_port|Selector6~0_combout ))

	.dataa(\master1_port|Equal0~0_combout ),
	.datab(gnd),
	.datac(\master1_port|Equal0~1_combout ),
	.datad(\master1_port|Selector6~0_combout ),
	.cin(gnd),
	.combout(\master1_port|state~15_RESYN606_BDD607 ),
	.cout());
// synopsys translate_off
defparam \master1_port|state~15_RESYN606 .lut_mask = 16'hFAFF;
defparam \master1_port|state~15_RESYN606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N26
cycloneive_lcell_comb \master1_port|state~15_RESYN604 (
// Equation(s):
// \master1_port|state~15_RESYN604_BDD605  = (!\master1_port|state.WDATA~q  & (((\bus_inst|bus_arbiter|msplit1~q ) # (!\master1_port|state.RDATA~q )) # (!\bus_inst|rctrl_mux|Mux0~1_combout )))

	.dataa(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datab(\master1_port|state.RDATA~q ),
	.datac(\master1_port|state.WDATA~q ),
	.datad(\bus_inst|bus_arbiter|msplit1~q ),
	.cin(gnd),
	.combout(\master1_port|state~15_RESYN604_BDD605 ),
	.cout());
// synopsys translate_off
defparam \master1_port|state~15_RESYN604 .lut_mask = 16'h0F07;
defparam \master1_port|state~15_RESYN604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N28
cycloneive_lcell_comb \master1_port|state~15_RESYN602 (
// Equation(s):
// \master1_port|state~15_RESYN602_BDD603  = (reset_sync[2] & ((\master1_port|state.IDLE~q ) # (\m1_dvalid~q )))

	.dataa(\master1_port|state.IDLE~q ),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\m1_dvalid~q ),
	.cin(gnd),
	.combout(\master1_port|state~15_RESYN602_BDD603 ),
	.cout());
// synopsys translate_off
defparam \master1_port|state~15_RESYN602 .lut_mask = 16'hF0A0;
defparam \master1_port|state~15_RESYN602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N10
cycloneive_lcell_comb \master1_port|state~15 (
// Equation(s):
// \master1_port|state~15_combout  = (\master1_port|state~15_RESYN606_BDD607  & (\master1_port|state~15_RESYN602_BDD603  & ((\master1_port|state~15_RESYN604_BDD605 ) # (!\master1_port|Equal3~1_combout ))))

	.dataa(\master1_port|Equal3~1_combout ),
	.datab(\master1_port|state~15_RESYN606_BDD607 ),
	.datac(\master1_port|state~15_RESYN604_BDD605 ),
	.datad(\master1_port|state~15_RESYN602_BDD603 ),
	.cin(gnd),
	.combout(\master1_port|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|state~15 .lut_mask = 16'hC400;
defparam \master1_port|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N11
dffeas \master1_port|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.IDLE .is_wysiwyg = "true";
defparam \master1_port|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N26
cycloneive_lcell_comb \always5~0 (
// Equation(s):
// \always5~0_combout  = (demo_counter[19]) # (((demo_counter[14] & \LessThan0~0_combout )) # (!\master1_port|state.IDLE~q ))

	.dataa(demo_counter[14]),
	.datab(demo_counter[19]),
	.datac(\master1_port|state.IDLE~q ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \always5~0 .lut_mask = 16'hEFCF;
defparam \always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N4
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (demo_counter[12]) # ((demo_counter[9]) # ((demo_counter[10]) # (demo_counter[11])))

	.dataa(demo_counter[12]),
	.datab(demo_counter[9]),
	.datac(demo_counter[10]),
	.datad(demo_counter[11]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hFFFE;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N6
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (demo_counter[4]) # ((demo_counter[1]) # ((demo_counter[3]) # (demo_counter[2])))

	.dataa(demo_counter[4]),
	.datab(demo_counter[1]),
	.datac(demo_counter[3]),
	.datad(demo_counter[2]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hFFFE;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N18
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (demo_counter[7]) # ((demo_counter[5] & ((demo_counter[0]) # (\LessThan0~2_combout ))))

	.dataa(demo_counter[0]),
	.datab(demo_counter[5]),
	.datac(\LessThan0~2_combout ),
	.datad(demo_counter[7]),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hFFC8;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N24
cycloneive_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (\LessThan0~1_combout ) # ((demo_counter[8] & ((demo_counter[6]) # (\LessThan0~3_combout ))))

	.dataa(demo_counter[6]),
	.datab(demo_counter[8]),
	.datac(\LessThan0~1_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'hFCF8;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N22
cycloneive_lcell_comb \always5~1 (
// Equation(s):
// \always5~1_combout  = (\always5~0_combout ) # ((\LessThan0~0_combout  & (demo_counter[13] & \LessThan0~4_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(demo_counter[13]),
	.datac(\always5~0_combout ),
	.datad(\LessThan0~4_combout ),
	.cin(gnd),
	.combout(\always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \always5~1 .lut_mask = 16'hF8F0;
defparam \always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N20
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\demo_state.DEMO_START~q ) # ((!\always5~1_combout  & \demo_state.DEMO_WAIT~q ))

	.dataa(\always5~1_combout ),
	.datab(\demo_state.DEMO_START~q ),
	.datac(\demo_state.DEMO_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hDCDC;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N21
dffeas \demo_state.DEMO_WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\demo_state.DEMO_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \demo_state.DEMO_WAIT .is_wysiwyg = "true";
defparam \demo_state.DEMO_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N0
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\demo_state.DEMO_START~q ) # ((\transaction_active~q  & ((\demo_state.DEMO_WAIT~q ) # (\demo_state.DEMO_COMPLETE~q ))))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\demo_state.DEMO_START~q ),
	.datac(\transaction_active~q ),
	.datad(\demo_state.DEMO_COMPLETE~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hFCEC;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y25_N1
dffeas transaction_active(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transaction_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam transaction_active.is_wysiwyg = "true";
defparam transaction_active.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N14
cycloneive_lcell_comb \display_data[0]~feeder (
// Equation(s):
// \display_data[0]~feeder_combout  = data_pattern[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_pattern[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \display_data[0]~feeder .lut_mask = 16'hF0F0;
defparam \display_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y25_N15
dffeas \display_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\display_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_COMPLETE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data[0] .is_wysiwyg = "true";
defparam \display_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N26
cycloneive_lcell_comb \display_data[1]~feeder (
// Equation(s):
// \display_data[1]~feeder_combout  = data_pattern[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[1]),
	.cin(gnd),
	.combout(\display_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \display_data[1]~feeder .lut_mask = 16'hFF00;
defparam \display_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N27
dffeas \display_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\display_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_COMPLETE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data[1] .is_wysiwyg = "true";
defparam \display_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N12
cycloneive_lcell_comb \display_data[2]~feeder (
// Equation(s):
// \display_data[2]~feeder_combout  = data_pattern[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[2]),
	.cin(gnd),
	.combout(\display_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \display_data[2]~feeder .lut_mask = 16'hFF00;
defparam \display_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N13
dffeas \display_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\display_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_COMPLETE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data[2] .is_wysiwyg = "true";
defparam \display_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N16
cycloneive_lcell_comb \display_data[3]~feeder (
// Equation(s):
// \display_data[3]~feeder_combout  = data_pattern[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_pattern[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \display_data[3]~feeder .lut_mask = 16'hF0F0;
defparam \display_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N17
dffeas \display_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\display_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_COMPLETE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data[3] .is_wysiwyg = "true";
defparam \display_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N24
cycloneive_lcell_comb \display_data[4]~feeder (
// Equation(s):
// \display_data[4]~feeder_combout  = data_pattern[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[4]),
	.cin(gnd),
	.combout(\display_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \display_data[4]~feeder .lut_mask = 16'hFF00;
defparam \display_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N25
dffeas \display_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\display_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_COMPLETE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data[4] .is_wysiwyg = "true";
defparam \display_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N28
cycloneive_lcell_comb \display_data[5]~feeder (
// Equation(s):
// \display_data[5]~feeder_combout  = data_pattern[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_pattern[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \display_data[5]~feeder .lut_mask = 16'hF0F0;
defparam \display_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N29
dffeas \display_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\display_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_COMPLETE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data[5] .is_wysiwyg = "true";
defparam \display_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector19~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector19~0_combout  = (!\master2_bridge|uart_module|transmitter|c_clocks [0] & \master2_bridge|uart_module|transmitter|state.TX_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|transmitter|c_clocks [0]),
	.datad(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector19~0 .lut_mask = 16'h0F00;
defparam \master2_bridge|uart_module|transmitter|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N12
cycloneive_lcell_comb \master2_bridge|expect_rdata~0 (
// Equation(s):
// \master2_bridge|expect_rdata~0_combout  = (reset_sync[2] & ((\master2_bridge|fifo_queue|rp [2] & ((!\master2_bridge|fifo_queue|queue~171_combout ))) # (!\master2_bridge|fifo_queue|rp [2] & (!\master2_bridge|fifo_queue|queue~169_combout ))))

	.dataa(\master2_bridge|fifo_queue|queue~169_combout ),
	.datab(reset_sync[2]),
	.datac(\master2_bridge|fifo_queue|rp [2]),
	.datad(\master2_bridge|fifo_queue|queue~171_combout ),
	.cin(gnd),
	.combout(\master2_bridge|expect_rdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|expect_rdata~0 .lut_mask = 16'h04C4;
defparam \master2_bridge|expect_rdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N13
dffeas \master2_bridge|expect_rdata (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|expect_rdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|expect_rdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|expect_rdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|expect_rdata .is_wysiwyg = "true";
defparam \master2_bridge|expect_rdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N30
cycloneive_lcell_comb \master2_bridge|u_en~1 (
// Equation(s):
// \master2_bridge|u_en~1_combout  = (!\master2_bridge|master|state.IDLE~q  & reset_sync[2])

	.dataa(gnd),
	.datab(\master2_bridge|master|state.IDLE~q ),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|u_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|u_en~1 .lut_mask = 16'h3300;
defparam \master2_bridge|u_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y15_N31
dffeas \master2_bridge|prev_m_ready (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|u_en~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|prev_m_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|prev_m_ready .is_wysiwyg = "true";
defparam \master2_bridge|prev_m_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N14
cycloneive_lcell_comb \master2_bridge|u_en~0 (
// Equation(s):
// \master2_bridge|u_en~0_combout  = (reset_sync[2] & (!\master2_bridge|master|state.IDLE~q  & (\master2_bridge|expect_rdata~q  & !\master2_bridge|prev_m_ready~q )))

	.dataa(reset_sync[2]),
	.datab(\master2_bridge|master|state.IDLE~q ),
	.datac(\master2_bridge|expect_rdata~q ),
	.datad(\master2_bridge|prev_m_ready~q ),
	.cin(gnd),
	.combout(\master2_bridge|u_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|u_en~0 .lut_mask = 16'h0020;
defparam \master2_bridge|u_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y15_N15
dffeas \master2_bridge|u_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|u_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|u_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|u_en .is_wysiwyg = "true";
defparam \master2_bridge|u_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector7~1 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector7~1_combout  = (\master2_bridge|u_en~q ) # (\master2_bridge|uart_module|transmitter|state.TX_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|u_en~q ),
	.datad(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector7~1 .lut_mask = 16'hFFF0;
defparam \master2_bridge|uart_module|transmitter|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N7
dffeas \master2_bridge|uart_module|transmitter|c_clocks[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|Selector7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_clocks[0] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N4
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Add0~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Add0~1  = CARRY(\master2_bridge|uart_module|transmitter|c_clocks [0])

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|transmitter|c_clocks [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\master2_bridge|uart_module|transmitter|Add0~1 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Add0~0 .lut_mask = 16'h33CC;
defparam \master2_bridge|uart_module|transmitter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N6
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Add0~2 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Add0~2_combout  = (\master2_bridge|uart_module|transmitter|c_clocks [1] & (!\master2_bridge|uart_module|transmitter|Add0~1 )) # (!\master2_bridge|uart_module|transmitter|c_clocks [1] & 
// ((\master2_bridge|uart_module|transmitter|Add0~1 ) # (GND)))
// \master2_bridge|uart_module|transmitter|Add0~3  = CARRY((!\master2_bridge|uart_module|transmitter|Add0~1 ) # (!\master2_bridge|uart_module|transmitter|c_clocks [1]))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|transmitter|c_clocks [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|transmitter|Add0~1 ),
	.combout(\master2_bridge|uart_module|transmitter|Add0~2_combout ),
	.cout(\master2_bridge|uart_module|transmitter|Add0~3 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Add0~2 .lut_mask = 16'h3C3F;
defparam \master2_bridge|uart_module|transmitter|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector18~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector18~0_combout  = (\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & \master2_bridge|uart_module|transmitter|Add0~2_combout )

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|uart_module|transmitter|Add0~2_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector18~0 .lut_mask = 16'hAA00;
defparam \master2_bridge|uart_module|transmitter|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N31
dffeas \master2_bridge|uart_module|transmitter|c_clocks[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|Selector7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_clocks[1] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Add0~4 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Add0~4_combout  = (\master2_bridge|uart_module|transmitter|c_clocks [2] & (\master2_bridge|uart_module|transmitter|Add0~3  $ (GND))) # (!\master2_bridge|uart_module|transmitter|c_clocks [2] & 
// (!\master2_bridge|uart_module|transmitter|Add0~3  & VCC))
// \master2_bridge|uart_module|transmitter|Add0~5  = CARRY((\master2_bridge|uart_module|transmitter|c_clocks [2] & !\master2_bridge|uart_module|transmitter|Add0~3 ))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|transmitter|c_clocks [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|transmitter|Add0~3 ),
	.combout(\master2_bridge|uart_module|transmitter|Add0~4_combout ),
	.cout(\master2_bridge|uart_module|transmitter|Add0~5 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Add0~4 .lut_mask = 16'hC30C;
defparam \master2_bridge|uart_module|transmitter|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector17~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector17~0_combout  = (\master2_bridge|uart_module|transmitter|Add0~4_combout  & \master2_bridge|uart_module|transmitter|state.TX_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|transmitter|Add0~4_combout ),
	.datad(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector17~0 .lut_mask = 16'hF000;
defparam \master2_bridge|uart_module|transmitter|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \master2_bridge|uart_module|transmitter|c_clocks[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|Selector7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_clocks[2] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N10
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Add0~6 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Add0~6_combout  = (\master2_bridge|uart_module|transmitter|c_clocks [3] & (!\master2_bridge|uart_module|transmitter|Add0~5 )) # (!\master2_bridge|uart_module|transmitter|c_clocks [3] & 
// ((\master2_bridge|uart_module|transmitter|Add0~5 ) # (GND)))
// \master2_bridge|uart_module|transmitter|Add0~7  = CARRY((!\master2_bridge|uart_module|transmitter|Add0~5 ) # (!\master2_bridge|uart_module|transmitter|c_clocks [3]))

	.dataa(\master2_bridge|uart_module|transmitter|c_clocks [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|transmitter|Add0~5 ),
	.combout(\master2_bridge|uart_module|transmitter|Add0~6_combout ),
	.cout(\master2_bridge|uart_module|transmitter|Add0~7 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Add0~6 .lut_mask = 16'h5A5F;
defparam \master2_bridge|uart_module|transmitter|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector16~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector16~0_combout  = (\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & (\master2_bridge|uart_module|transmitter|Add0~6_combout  & !\master2_bridge|uart_module|transmitter|Equal0~3_combout ))

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|transmitter|Add0~6_combout ),
	.datad(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector16~0 .lut_mask = 16'h00A0;
defparam \master2_bridge|uart_module|transmitter|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \master2_bridge|uart_module|transmitter|c_clocks[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|Selector7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_clocks[3] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N12
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Add0~8 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Add0~8_combout  = (\master2_bridge|uart_module|transmitter|c_clocks [4] & (\master2_bridge|uart_module|transmitter|Add0~7  $ (GND))) # (!\master2_bridge|uart_module|transmitter|c_clocks [4] & 
// (!\master2_bridge|uart_module|transmitter|Add0~7  & VCC))
// \master2_bridge|uart_module|transmitter|Add0~9  = CARRY((\master2_bridge|uart_module|transmitter|c_clocks [4] & !\master2_bridge|uart_module|transmitter|Add0~7 ))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|transmitter|c_clocks [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|transmitter|Add0~7 ),
	.combout(\master2_bridge|uart_module|transmitter|Add0~8_combout ),
	.cout(\master2_bridge|uart_module|transmitter|Add0~9 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Add0~8 .lut_mask = 16'hC30C;
defparam \master2_bridge|uart_module|transmitter|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector15~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector15~0_combout  = (\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & (\master2_bridge|uart_module|transmitter|Add0~8_combout  & !\master2_bridge|uart_module|transmitter|Equal0~3_combout ))

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|transmitter|Add0~8_combout ),
	.datad(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector15~0 .lut_mask = 16'h00A0;
defparam \master2_bridge|uart_module|transmitter|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \master2_bridge|uart_module|transmitter|c_clocks[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|Selector7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_clocks[4] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Equal0~2 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Equal0~2_combout  = (\master2_bridge|uart_module|transmitter|c_clocks [1] & (!\master2_bridge|uart_module|transmitter|c_clocks [3] & (\master2_bridge|uart_module|transmitter|c_clocks [4] & 
// \master2_bridge|uart_module|transmitter|c_clocks [2])))

	.dataa(\master2_bridge|uart_module|transmitter|c_clocks [1]),
	.datab(\master2_bridge|uart_module|transmitter|c_clocks [3]),
	.datac(\master2_bridge|uart_module|transmitter|c_clocks [4]),
	.datad(\master2_bridge|uart_module|transmitter|c_clocks [2]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Equal0~2 .lut_mask = 16'h2000;
defparam \master2_bridge|uart_module|transmitter|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Add0~10 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Add0~10_combout  = (\master2_bridge|uart_module|transmitter|c_clocks [5] & (!\master2_bridge|uart_module|transmitter|Add0~9 )) # (!\master2_bridge|uart_module|transmitter|c_clocks [5] & 
// ((\master2_bridge|uart_module|transmitter|Add0~9 ) # (GND)))
// \master2_bridge|uart_module|transmitter|Add0~11  = CARRY((!\master2_bridge|uart_module|transmitter|Add0~9 ) # (!\master2_bridge|uart_module|transmitter|c_clocks [5]))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|transmitter|c_clocks [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|transmitter|Add0~9 ),
	.combout(\master2_bridge|uart_module|transmitter|Add0~10_combout ),
	.cout(\master2_bridge|uart_module|transmitter|Add0~11 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Add0~10 .lut_mask = 16'h3C3F;
defparam \master2_bridge|uart_module|transmitter|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector14~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector14~0_combout  = (\master2_bridge|uart_module|transmitter|Add0~10_combout  & \master2_bridge|uart_module|transmitter|state.TX_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|transmitter|Add0~10_combout ),
	.datad(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector14~0 .lut_mask = 16'hF000;
defparam \master2_bridge|uart_module|transmitter|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \master2_bridge|uart_module|transmitter|c_clocks[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|Selector7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_clocks[5] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N16
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Add0~12 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Add0~12_combout  = (\master2_bridge|uart_module|transmitter|c_clocks [6] & (\master2_bridge|uart_module|transmitter|Add0~11  $ (GND))) # (!\master2_bridge|uart_module|transmitter|c_clocks [6] & 
// (!\master2_bridge|uart_module|transmitter|Add0~11  & VCC))
// \master2_bridge|uart_module|transmitter|Add0~13  = CARRY((\master2_bridge|uart_module|transmitter|c_clocks [6] & !\master2_bridge|uart_module|transmitter|Add0~11 ))

	.dataa(\master2_bridge|uart_module|transmitter|c_clocks [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|transmitter|Add0~11 ),
	.combout(\master2_bridge|uart_module|transmitter|Add0~12_combout ),
	.cout(\master2_bridge|uart_module|transmitter|Add0~13 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Add0~12 .lut_mask = 16'hA50A;
defparam \master2_bridge|uart_module|transmitter|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector13~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector13~0_combout  = (!\master2_bridge|uart_module|transmitter|Equal0~3_combout  & (\master2_bridge|uart_module|transmitter|Add0~12_combout  & \master2_bridge|uart_module|transmitter|state.TX_IDLE~q ))

	.dataa(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.datab(\master2_bridge|uart_module|transmitter|Add0~12_combout ),
	.datac(gnd),
	.datad(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector13~0 .lut_mask = 16'h4400;
defparam \master2_bridge|uart_module|transmitter|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N9
dffeas \master2_bridge|uart_module|transmitter|c_clocks[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|Selector7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_clocks[6] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N18
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Add0~14 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Add0~14_combout  = (\master2_bridge|uart_module|transmitter|c_clocks [7] & (!\master2_bridge|uart_module|transmitter|Add0~13 )) # (!\master2_bridge|uart_module|transmitter|c_clocks [7] & 
// ((\master2_bridge|uart_module|transmitter|Add0~13 ) # (GND)))
// \master2_bridge|uart_module|transmitter|Add0~15  = CARRY((!\master2_bridge|uart_module|transmitter|Add0~13 ) # (!\master2_bridge|uart_module|transmitter|c_clocks [7]))

	.dataa(\master2_bridge|uart_module|transmitter|c_clocks [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|transmitter|Add0~13 ),
	.combout(\master2_bridge|uart_module|transmitter|Add0~14_combout ),
	.cout(\master2_bridge|uart_module|transmitter|Add0~15 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Add0~14 .lut_mask = 16'h5A5F;
defparam \master2_bridge|uart_module|transmitter|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector12~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector12~0_combout  = (\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & \master2_bridge|uart_module|transmitter|Add0~14_combout )

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|uart_module|transmitter|Add0~14_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector12~0 .lut_mask = 16'hAA00;
defparam \master2_bridge|uart_module|transmitter|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \master2_bridge|uart_module|transmitter|c_clocks[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|Selector7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_clocks[7] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N20
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Add0~16 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Add0~16_combout  = (\master2_bridge|uart_module|transmitter|c_clocks [8] & (\master2_bridge|uart_module|transmitter|Add0~15  $ (GND))) # (!\master2_bridge|uart_module|transmitter|c_clocks [8] & 
// (!\master2_bridge|uart_module|transmitter|Add0~15  & VCC))
// \master2_bridge|uart_module|transmitter|Add0~17  = CARRY((\master2_bridge|uart_module|transmitter|c_clocks [8] & !\master2_bridge|uart_module|transmitter|Add0~15 ))

	.dataa(\master2_bridge|uart_module|transmitter|c_clocks [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|transmitter|Add0~15 ),
	.combout(\master2_bridge|uart_module|transmitter|Add0~16_combout ),
	.cout(\master2_bridge|uart_module|transmitter|Add0~17 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Add0~16 .lut_mask = 16'hA50A;
defparam \master2_bridge|uart_module|transmitter|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector11~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector11~0_combout  = (\master2_bridge|uart_module|transmitter|Add0~16_combout  & \master2_bridge|uart_module|transmitter|state.TX_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|transmitter|Add0~16_combout ),
	.datad(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector11~0 .lut_mask = 16'hF000;
defparam \master2_bridge|uart_module|transmitter|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N1
dffeas \master2_bridge|uart_module|transmitter|c_clocks[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|Selector7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_clocks[8] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Equal0~1 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Equal0~1_combout  = (!\master2_bridge|uart_module|transmitter|c_clocks [7] & (!\master2_bridge|uart_module|transmitter|c_clocks [8] & (\master2_bridge|uart_module|transmitter|c_clocks [6] & 
// !\master2_bridge|uart_module|transmitter|c_clocks [5])))

	.dataa(\master2_bridge|uart_module|transmitter|c_clocks [7]),
	.datab(\master2_bridge|uart_module|transmitter|c_clocks [8]),
	.datac(\master2_bridge|uart_module|transmitter|c_clocks [6]),
	.datad(\master2_bridge|uart_module|transmitter|c_clocks [5]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Equal0~1 .lut_mask = 16'h0010;
defparam \master2_bridge|uart_module|transmitter|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N22
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Add0~18 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Add0~18_combout  = (\master2_bridge|uart_module|transmitter|c_clocks [9] & (!\master2_bridge|uart_module|transmitter|Add0~17 )) # (!\master2_bridge|uart_module|transmitter|c_clocks [9] & 
// ((\master2_bridge|uart_module|transmitter|Add0~17 ) # (GND)))
// \master2_bridge|uart_module|transmitter|Add0~19  = CARRY((!\master2_bridge|uart_module|transmitter|Add0~17 ) # (!\master2_bridge|uart_module|transmitter|c_clocks [9]))

	.dataa(\master2_bridge|uart_module|transmitter|c_clocks [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|transmitter|Add0~17 ),
	.combout(\master2_bridge|uart_module|transmitter|Add0~18_combout ),
	.cout(\master2_bridge|uart_module|transmitter|Add0~19 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Add0~18 .lut_mask = 16'h5A5F;
defparam \master2_bridge|uart_module|transmitter|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N30
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector10~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector10~0_combout  = (\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & \master2_bridge|uart_module|transmitter|Add0~18_combout )

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datac(\master2_bridge|uart_module|transmitter|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector10~0 .lut_mask = 16'hC0C0;
defparam \master2_bridge|uart_module|transmitter|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N31
dffeas \master2_bridge|uart_module|transmitter|c_clocks[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|Selector7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_clocks[9] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N24
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Add0~20 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Add0~20_combout  = (\master2_bridge|uart_module|transmitter|c_clocks [10] & (\master2_bridge|uart_module|transmitter|Add0~19  $ (GND))) # (!\master2_bridge|uart_module|transmitter|c_clocks [10] & 
// (!\master2_bridge|uart_module|transmitter|Add0~19  & VCC))
// \master2_bridge|uart_module|transmitter|Add0~21  = CARRY((\master2_bridge|uart_module|transmitter|c_clocks [10] & !\master2_bridge|uart_module|transmitter|Add0~19 ))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|transmitter|c_clocks [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|transmitter|Add0~19 ),
	.combout(\master2_bridge|uart_module|transmitter|Add0~20_combout ),
	.cout(\master2_bridge|uart_module|transmitter|Add0~21 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Add0~20 .lut_mask = 16'hC30C;
defparam \master2_bridge|uart_module|transmitter|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector9~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector9~0_combout  = (!\master2_bridge|uart_module|transmitter|Equal0~3_combout  & (\master2_bridge|uart_module|transmitter|Add0~20_combout  & \master2_bridge|uart_module|transmitter|state.TX_IDLE~q ))

	.dataa(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.datab(\master2_bridge|uart_module|transmitter|Add0~20_combout ),
	.datac(gnd),
	.datad(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector9~0 .lut_mask = 16'h4400;
defparam \master2_bridge|uart_module|transmitter|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N29
dffeas \master2_bridge|uart_module|transmitter|c_clocks[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|Selector7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_clocks[10] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Add0~22 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Add0~22_combout  = (\master2_bridge|uart_module|transmitter|c_clocks [11] & (!\master2_bridge|uart_module|transmitter|Add0~21 )) # (!\master2_bridge|uart_module|transmitter|c_clocks [11] & 
// ((\master2_bridge|uart_module|transmitter|Add0~21 ) # (GND)))
// \master2_bridge|uart_module|transmitter|Add0~23  = CARRY((!\master2_bridge|uart_module|transmitter|Add0~21 ) # (!\master2_bridge|uart_module|transmitter|c_clocks [11]))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|transmitter|c_clocks [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_bridge|uart_module|transmitter|Add0~21 ),
	.combout(\master2_bridge|uart_module|transmitter|Add0~22_combout ),
	.cout(\master2_bridge|uart_module|transmitter|Add0~23 ));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Add0~22 .lut_mask = 16'h3C3F;
defparam \master2_bridge|uart_module|transmitter|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N2
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector8~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector8~0_combout  = (\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & \master2_bridge|uart_module|transmitter|Add0~22_combout )

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datac(\master2_bridge|uart_module|transmitter|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector8~0 .lut_mask = 16'hC0C0;
defparam \master2_bridge|uart_module|transmitter|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N3
dffeas \master2_bridge|uart_module|transmitter|c_clocks[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|Selector7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_clocks[11] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N28
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Add0~24 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Add0~24_combout  = \master2_bridge|uart_module|transmitter|c_clocks [12] $ (!\master2_bridge|uart_module|transmitter|Add0~23 )

	.dataa(\master2_bridge|uart_module|transmitter|c_clocks [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\master2_bridge|uart_module|transmitter|Add0~23 ),
	.combout(\master2_bridge|uart_module|transmitter|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Add0~24 .lut_mask = 16'hA5A5;
defparam \master2_bridge|uart_module|transmitter|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector7~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector7~0_combout  = (!\master2_bridge|uart_module|transmitter|Equal0~3_combout  & (\master2_bridge|uart_module|transmitter|Add0~24_combout  & \master2_bridge|uart_module|transmitter|state.TX_IDLE~q ))

	.dataa(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.datab(\master2_bridge|uart_module|transmitter|Add0~24_combout ),
	.datac(gnd),
	.datad(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector7~0 .lut_mask = 16'h4400;
defparam \master2_bridge|uart_module|transmitter|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N27
dffeas \master2_bridge|uart_module|transmitter|c_clocks[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|Selector7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_clocks[12] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Equal0~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Equal0~0_combout  = (\master2_bridge|uart_module|transmitter|c_clocks [12] & (\master2_bridge|uart_module|transmitter|c_clocks [10] & (!\master2_bridge|uart_module|transmitter|c_clocks [9] & 
// !\master2_bridge|uart_module|transmitter|c_clocks [11])))

	.dataa(\master2_bridge|uart_module|transmitter|c_clocks [12]),
	.datab(\master2_bridge|uart_module|transmitter|c_clocks [10]),
	.datac(\master2_bridge|uart_module|transmitter|c_clocks [9]),
	.datad(\master2_bridge|uart_module|transmitter|c_clocks [11]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Equal0~0 .lut_mask = 16'h0008;
defparam \master2_bridge|uart_module|transmitter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Equal0~3 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Equal0~3_combout  = (\master2_bridge|uart_module|transmitter|c_clocks [0] & (\master2_bridge|uart_module|transmitter|Equal0~2_combout  & (\master2_bridge|uart_module|transmitter|Equal0~1_combout  & 
// \master2_bridge|uart_module|transmitter|Equal0~0_combout )))

	.dataa(\master2_bridge|uart_module|transmitter|c_clocks [0]),
	.datab(\master2_bridge|uart_module|transmitter|Equal0~2_combout ),
	.datac(\master2_bridge|uart_module|transmitter|Equal0~1_combout ),
	.datad(\master2_bridge|uart_module|transmitter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Equal0~3 .lut_mask = 16'h8000;
defparam \master2_bridge|uart_module|transmitter|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector1~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector1~0_combout  = (\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & (!\master2_bridge|uart_module|transmitter|Equal0~3_combout  & (\master2_bridge|uart_module|transmitter|state.TX_START~q ))) # 
// (!\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & ((\master2_bridge|u_en~q ) # ((!\master2_bridge|uart_module|transmitter|Equal0~3_combout  & \master2_bridge|uart_module|transmitter|state.TX_START~q ))))

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.datac(\master2_bridge|uart_module|transmitter|state.TX_START~q ),
	.datad(\master2_bridge|u_en~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector1~0 .lut_mask = 16'h7530;
defparam \master2_bridge|uart_module|transmitter|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \master2_bridge|uart_module|transmitter|state.TX_START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|state.TX_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|state.TX_START .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|state.TX_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|c_bits~2 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|c_bits~2_combout  = (\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & (\master2_bridge|uart_module|transmitter|state.TX_DATA~q  & ((!\master2_bridge|uart_module|transmitter|c_bits~0_combout )))) # 
// (!\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & (((\master2_bridge|u_en~q ))))

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_DATA~q ),
	.datab(\master2_bridge|u_en~q ),
	.datac(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datad(\master2_bridge|uart_module|transmitter|c_bits~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|c_bits~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_bits~2 .lut_mask = 16'h0CAC;
defparam \master2_bridge|uart_module|transmitter|c_bits~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|c_bits[1]~3 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|c_bits[1]~3_combout  = (\master2_bridge|uart_module|transmitter|c_bits~2_combout  & (\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & (\master2_bridge|uart_module|transmitter|c_bits [0] $ 
// (\master2_bridge|uart_module|transmitter|c_bits [1])))) # (!\master2_bridge|uart_module|transmitter|c_bits~2_combout  & (((\master2_bridge|uart_module|transmitter|c_bits [1]))))

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(\master2_bridge|uart_module|transmitter|c_bits [0]),
	.datac(\master2_bridge|uart_module|transmitter|c_bits [1]),
	.datad(\master2_bridge|uart_module|transmitter|c_bits~2_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|c_bits[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_bits[1]~3 .lut_mask = 16'h28F0;
defparam \master2_bridge|uart_module|transmitter|c_bits[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \master2_bridge|uart_module|transmitter|c_bits[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|c_bits[1]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_bits[1] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_bits[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|c_bits~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|c_bits~0_combout  = ((\master2_bridge|uart_module|transmitter|c_bits [2] & (\master2_bridge|uart_module|transmitter|c_bits [0] & \master2_bridge|uart_module|transmitter|c_bits [1]))) # 
// (!\master2_bridge|uart_module|transmitter|Equal0~3_combout )

	.dataa(\master2_bridge|uart_module|transmitter|c_bits [2]),
	.datab(\master2_bridge|uart_module|transmitter|c_bits [0]),
	.datac(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.datad(\master2_bridge|uart_module|transmitter|c_bits [1]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|c_bits~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_bits~0 .lut_mask = 16'h8F0F;
defparam \master2_bridge|uart_module|transmitter|c_bits~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector6~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector6~0_combout  = (\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & (\master2_bridge|uart_module|transmitter|c_bits [0] $ (!\master2_bridge|uart_module|transmitter|c_bits~0_combout )))

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(\master2_bridge|uart_module|transmitter|c_bits [0]),
	.datad(\master2_bridge|uart_module|transmitter|c_bits~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector6~0 .lut_mask = 16'hA00A;
defparam \master2_bridge|uart_module|transmitter|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|c_bits~1 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|c_bits~1_combout  = (\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & ((\master2_bridge|uart_module|transmitter|state.TX_DATA~q ))) # (!\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & 
// (\master2_bridge|u_en~q ))

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(\master2_bridge|u_en~q ),
	.datac(gnd),
	.datad(\master2_bridge|uart_module|transmitter|state.TX_DATA~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|c_bits~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_bits~1 .lut_mask = 16'hEE44;
defparam \master2_bridge|uart_module|transmitter|c_bits~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \master2_bridge|uart_module|transmitter|c_bits[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|c_bits~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_bits[0] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_bits[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|c_bits~4 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|c_bits~4_combout  = (\master2_bridge|uart_module|transmitter|c_bits [2]) # ((\master2_bridge|uart_module|transmitter|Equal0~3_combout  & (\master2_bridge|uart_module|transmitter|c_bits [0] & 
// \master2_bridge|uart_module|transmitter|c_bits [1])))

	.dataa(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.datab(\master2_bridge|uart_module|transmitter|c_bits [0]),
	.datac(\master2_bridge|uart_module|transmitter|c_bits [2]),
	.datad(\master2_bridge|uart_module|transmitter|c_bits [1]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|c_bits~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_bits~4 .lut_mask = 16'hF8F0;
defparam \master2_bridge|uart_module|transmitter|c_bits~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \master2_bridge|uart_module|transmitter|c_bits[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|c_bits~4_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|c_bits~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|c_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|c_bits[2] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|c_bits[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|state~13 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|state~13_combout  = (\master2_bridge|uart_module|transmitter|c_bits [2] & (\master2_bridge|uart_module|transmitter|c_bits [0] & (\master2_bridge|uart_module|transmitter|Equal0~3_combout  & 
// \master2_bridge|uart_module|transmitter|c_bits [1])))

	.dataa(\master2_bridge|uart_module|transmitter|c_bits [2]),
	.datab(\master2_bridge|uart_module|transmitter|c_bits [0]),
	.datac(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.datad(\master2_bridge|uart_module|transmitter|c_bits [1]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|state~13 .lut_mask = 16'h8000;
defparam \master2_bridge|uart_module|transmitter|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector3~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector3~0_combout  = (\master2_bridge|uart_module|transmitter|Equal0~3_combout  & ((\master2_bridge|uart_module|transmitter|state.TX_START~q ) # ((\master2_bridge|uart_module|transmitter|state.TX_DATA~q  & 
// !\master2_bridge|uart_module|transmitter|state~13_combout )))) # (!\master2_bridge|uart_module|transmitter|Equal0~3_combout  & (((\master2_bridge|uart_module|transmitter|state.TX_DATA~q  & !\master2_bridge|uart_module|transmitter|state~13_combout ))))

	.dataa(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.datab(\master2_bridge|uart_module|transmitter|state.TX_START~q ),
	.datac(\master2_bridge|uart_module|transmitter|state.TX_DATA~q ),
	.datad(\master2_bridge|uart_module|transmitter|state~13_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector3~0 .lut_mask = 16'h88F8;
defparam \master2_bridge|uart_module|transmitter|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N13
dffeas \master2_bridge|uart_module|transmitter|state.TX_DATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|state.TX_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|state.TX_DATA .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|state.TX_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector2~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector2~0_combout  = (\master2_bridge|uart_module|transmitter|state.TX_DATA~q  & ((\master2_bridge|uart_module|transmitter|state~13_combout ) # ((!\master2_bridge|uart_module|transmitter|Equal0~3_combout  & 
// \master2_bridge|uart_module|transmitter|state.TX_END~q )))) # (!\master2_bridge|uart_module|transmitter|state.TX_DATA~q  & (!\master2_bridge|uart_module|transmitter|Equal0~3_combout  & (\master2_bridge|uart_module|transmitter|state.TX_END~q )))

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_DATA~q ),
	.datab(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.datac(\master2_bridge|uart_module|transmitter|state.TX_END~q ),
	.datad(\master2_bridge|uart_module|transmitter|state~13_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector2~0 .lut_mask = 16'hBA30;
defparam \master2_bridge|uart_module|transmitter|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N11
dffeas \master2_bridge|uart_module|transmitter|state.TX_END (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|state.TX_END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|state.TX_END .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|state.TX_END .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector0~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector0~0_combout  = (\master2_bridge|uart_module|transmitter|state.TX_END~q  & (!\master2_bridge|uart_module|transmitter|Equal0~3_combout  & ((\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ) # 
// (\master2_bridge|u_en~q )))) # (!\master2_bridge|uart_module|transmitter|state.TX_END~q  & (((\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ) # (\master2_bridge|u_en~q ))))

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_END~q ),
	.datab(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.datac(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datad(\master2_bridge|u_en~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector0~0 .lut_mask = 16'h7770;
defparam \master2_bridge|uart_module|transmitter|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N23
dffeas \master2_bridge|uart_module|transmitter|state.TX_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|state.TX_IDLE .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|state.TX_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector20~1 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector20~1_combout  = (\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & (((!\master2_bridge|uart_module|transmitter|Equal0~3_combout  & \master2_bridge|uart_module|transmitter|state.TX_END~q )))) # 
// (!\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & (((!\master2_bridge|uart_module|transmitter|Equal0~3_combout  & \master2_bridge|uart_module|transmitter|state.TX_END~q )) # (!\master2_bridge|u_en~q )))

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(\master2_bridge|u_en~q ),
	.datac(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.datad(\master2_bridge|uart_module|transmitter|state.TX_END~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector20~1 .lut_mask = 16'h1F11;
defparam \master2_bridge|uart_module|transmitter|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector20~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector20~0_combout  = (\master2_bridge|uart_module|transmitter|state.TX_END~q ) # (((\master2_bridge|uart_module|transmitter|state.TX_START~q  & \master2_bridge|uart_module|transmitter|Equal0~3_combout )) # 
// (!\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ))

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_END~q ),
	.datab(\master2_bridge|uart_module|transmitter|state.TX_START~q ),
	.datac(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datad(\master2_bridge|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector20~0 .lut_mask = 16'hEFAF;
defparam \master2_bridge|uart_module|transmitter|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N26
cycloneive_lcell_comb \master2_bridge|master|Decoder0~5 (
// Equation(s):
// \master2_bridge|master|Decoder0~5_combout  = (!\master2_bridge|master|counter [2] & !\master2_bridge|master|counter [0])

	.dataa(gnd),
	.datab(\master2_bridge|master|counter [2]),
	.datac(gnd),
	.datad(\master2_bridge|master|counter [0]),
	.cin(gnd),
	.combout(\master2_bridge|master|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Decoder0~5 .lut_mask = 16'h0033;
defparam \master2_bridge|master|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y15_N27
dffeas \master2_bridge|master|rdata[0]_NEW_REG102 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Decoder0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[0]_OTERM103 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[0]_NEW_REG102 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[0]_NEW_REG102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N0
cycloneive_lcell_comb \master2_bridge|master|Selector0~1 (
// Equation(s):
// \master2_bridge|master|Selector0~1_combout  = (\master2_bridge|master|state.RDATA~q  & \bus_inst|rctrl_mux|Mux0~1_combout )

	.dataa(gnd),
	.datab(\master2_bridge|master|state.RDATA~q ),
	.datac(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_bridge|master|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Selector0~1 .lut_mask = 16'hC0C0;
defparam \master2_bridge|master|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N28
cycloneive_lcell_comb \master2_bridge|master|Decoder0~3 (
// Equation(s):
// \master2_bridge|master|Decoder0~3_combout  = (\master2_bridge|master|counter [1] & (\master2_bridge|master|Decoder0~0_combout  & (!\master2_bridge|master|counter [3] & \master2_bridge|master|Selector0~1_combout )))

	.dataa(\master2_bridge|master|counter [1]),
	.datab(\master2_bridge|master|Decoder0~0_combout ),
	.datac(\master2_bridge|master|counter [3]),
	.datad(\master2_bridge|master|Selector0~1_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Decoder0~3 .lut_mask = 16'h0800;
defparam \master2_bridge|master|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y16_N29
dffeas \master2_bridge|master|rdata[3]_NEW_REG94 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[3]_OTERM95 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[3]_NEW_REG94 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[3]_NEW_REG94 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N5
dffeas \master2_bridge|master|rdata[2]_NEW_REG106 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|rdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[2]_OTERM107 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[2]_NEW_REG106 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[2]_NEW_REG106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \slave1_inst|sp|srdata_OTERM9~feeder (
// Equation(s):
// \slave1_inst|sp|srdata_OTERM9~feeder_combout  = \slave1_inst|sp|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|srdata_OTERM9~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM9~feeder .lut_mask = 16'hF0F0;
defparam \slave1_inst|sp|srdata_OTERM9~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \slave1_inst|sp|srdata_NEW_REG8 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|srdata_OTERM9~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM9 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_NEW_REG8 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_NEW_REG8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \slave1_inst|sp|srdata_OTERM13~feeder (
// Equation(s):
// \slave1_inst|sp|srdata_OTERM13~feeder_combout  = \slave1_inst|sp|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|srdata_OTERM13~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM13~feeder .lut_mask = 16'hFF00;
defparam \slave1_inst|sp|srdata_OTERM13~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N19
dffeas \slave1_inst|sp|srdata_NEW_REG12 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|srdata_OTERM13~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM13 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_NEW_REG12 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_NEW_REG12 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \slave1_inst|sp|srdata_NEW_REG10 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|srdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM11 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_NEW_REG10 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_NEW_REG10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~1 (
// Equation(s):
// \slave1_inst|sp|smemwdata~1_combout  = (\slave1_inst|sp|mode~q  & \slave1_inst|sp|state.SREADY~q )

	.dataa(gnd),
	.datab(\slave1_inst|sp|mode~q ),
	.datac(gnd),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~1 .lut_mask = 16'hCC00;
defparam \slave1_inst|sp|smemwdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneive_lcell_comb \slave1_inst|sp|Selector17~0 (
// Equation(s):
// \slave1_inst|sp|Selector17~0_combout  = (\slave1_inst|sp|smemwen~q  & ((\slave1_inst|sp|state.SREADY~q ) # ((\slave1_inst|sp|state.WDATA~q ) # (\slave1_inst|sp|state.IDLE~q ))))

	.dataa(\slave1_inst|sp|smemwen~q ),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|state.WDATA~q ),
	.datad(\slave1_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector17~0 .lut_mask = 16'hAAA8;
defparam \slave1_inst|sp|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneive_lcell_comb \slave1_inst|sp|Selector17~1 (
// Equation(s):
// \slave1_inst|sp|Selector17~1_combout  = (\slave1_inst|sp|smemwdata~1_combout ) # ((\slave1_inst|sp|Selector17~0_combout ) # ((\slave1_inst|sp|Selector10~0_combout  & \slave1_inst|sp|Equal3~1_combout )))

	.dataa(\slave1_inst|sp|smemwdata~1_combout ),
	.datab(\slave1_inst|sp|Selector17~0_combout ),
	.datac(\slave1_inst|sp|Selector10~0_combout ),
	.datad(\slave1_inst|sp|Equal3~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector17~1 .lut_mask = 16'hFEEE;
defparam \slave1_inst|sp|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N31
dffeas \slave1_inst|sp|smemwen (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwen .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~3 (
// Equation(s):
// \slave1_inst|sp|Decoder1~3_combout  = (!\slave1_inst|sp|counter [0] & (!\slave1_inst|sp|counter [3] & (\slave1_inst|sp|Equal2~0_combout  & \slave1_inst|sp|Selector10~0_combout )))

	.dataa(\slave1_inst|sp|counter [0]),
	.datab(\slave1_inst|sp|counter [3]),
	.datac(\slave1_inst|sp|Equal2~0_combout ),
	.datad(\slave1_inst|sp|Selector10~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~3 .lut_mask = 16'h1000;
defparam \slave1_inst|sp|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \slave1_inst|sp|wdata~6 (
// Equation(s):
// \slave1_inst|sp|wdata~6_combout  = (\slave1_inst|sp|Equal1~1_combout  & ((\slave1_inst|sp|Decoder1~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~3_combout  & ((\slave1_inst|sp|wdata [0]))))) # 
// (!\slave1_inst|sp|Equal1~1_combout  & (((\slave1_inst|sp|wdata [0]))))

	.dataa(\slave1_inst|sp|Equal1~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|wdata [0]),
	.datad(\slave1_inst|sp|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~6 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \slave1_inst|sp|wdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~8 (
// Equation(s):
// \slave1_inst|sp|smemwdata~8_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [0])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\slave1_inst|sp|wdata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~8 .lut_mask = 16'hA0A0;
defparam \slave1_inst|sp|smemwdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \slave1_inst|sp|smemwdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~0_RESYN666 (
// Equation(s):
// \slave1_inst|sp|Decoder0~0_RESYN666_BDD667  = (!\slave1_inst|sp|counter [3] & (!\bus_inst|decoder|ssel [1] & (\bus_inst|decoder|slave_en~q  & !\bus_inst|decoder|ssel [0])))

	.dataa(\slave1_inst|sp|counter [3]),
	.datab(\bus_inst|decoder|ssel [1]),
	.datac(\bus_inst|decoder|slave_en~q ),
	.datad(\bus_inst|decoder|ssel [0]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~0_RESYN666_BDD667 ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~0_RESYN666 .lut_mask = 16'h0010;
defparam \slave1_inst|sp|Decoder0~0_RESYN666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~0 (
// Equation(s):
// \slave1_inst|sp|Decoder0~0_combout  = (\slave1_inst|sp|Equal2~0_combout  & (\bus_inst|mctrl_mux|out[0]~0_combout  & (\slave1_inst|sp|Decoder0~0_RESYN666_BDD667  & \slave1_inst|sp|WideOr8~0_combout )))

	.dataa(\slave1_inst|sp|Equal2~0_combout ),
	.datab(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|Decoder0~0_RESYN666_BDD667 ),
	.datad(\slave1_inst|sp|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~0 .lut_mask = 16'h8000;
defparam \slave1_inst|sp|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~1 (
// Equation(s):
// \slave1_inst|sp|Decoder0~1_combout  = (!\slave1_inst|sp|counter [0] & \slave1_inst|sp|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~1 .lut_mask = 16'h0F00;
defparam \slave1_inst|sp|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneive_lcell_comb \slave1_inst|sp|Selector28~0 (
// Equation(s):
// \slave1_inst|sp|Selector28~0_combout  = (\slave1_inst|sp|Equal1~1_combout  & ((\slave1_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~1_combout  & ((\slave1_inst|sp|addr [0]))))) # 
// (!\slave1_inst|sp|Equal1~1_combout  & (((\slave1_inst|sp|addr [0]))))

	.dataa(\slave1_inst|sp|Equal1~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|addr [0]),
	.datad(\slave1_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector28~0 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N29
dffeas \slave1_inst|sp|addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~0 (
// Equation(s):
// \slave1_inst|sp|smemaddr~0_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [0]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [0]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [0]),
	.datad(\slave1_inst|sp|addr [0]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~0 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \slave1_inst|sp|smemaddr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~2 (
// Equation(s):
// \slave1_inst|sp|Decoder0~2_combout  = (\slave1_inst|sp|counter [0] & \slave1_inst|sp|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~2 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneive_lcell_comb \slave1_inst|sp|Selector27~0 (
// Equation(s):
// \slave1_inst|sp|Selector27~0_combout  = (\slave1_inst|sp|Equal1~1_combout  & ((\slave1_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~2_combout  & ((\slave1_inst|sp|addr [1]))))) # 
// (!\slave1_inst|sp|Equal1~1_combout  & (((\slave1_inst|sp|addr [1]))))

	.dataa(\slave1_inst|sp|Equal1~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|addr [1]),
	.datad(\slave1_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector27~0 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N27
dffeas \slave1_inst|sp|addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~1 (
// Equation(s):
// \slave1_inst|sp|smemaddr~1_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [1]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [1]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [1]),
	.datad(\slave1_inst|sp|addr [1]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~1 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \slave1_inst|sp|smemaddr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector26~0 (
// Equation(s):
// \slave1_inst|sp|Selector26~0_combout  = (\slave1_inst|sp|Equal2~1_combout  & ((\slave1_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~1_combout  & ((\slave1_inst|sp|addr [2]))))) # 
// (!\slave1_inst|sp|Equal2~1_combout  & (((\slave1_inst|sp|addr [2]))))

	.dataa(\slave1_inst|sp|Equal2~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|addr [2]),
	.datad(\slave1_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector26~0 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N17
dffeas \slave1_inst|sp|addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~2 (
// Equation(s):
// \slave1_inst|sp|smemaddr~2_combout  = (\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|addr [2])) # (!\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|smemaddr [2])))

	.dataa(gnd),
	.datab(\slave1_inst|sp|addr [2]),
	.datac(\slave1_inst|sp|smemaddr [2]),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~2 .lut_mask = 16'hCCF0;
defparam \slave1_inst|sp|smemaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \slave1_inst|sp|smemaddr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneive_lcell_comb \slave1_inst|sp|Selector25~0 (
// Equation(s):
// \slave1_inst|sp|Selector25~0_combout  = (\slave1_inst|sp|Equal2~1_combout  & ((\slave1_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~2_combout  & ((\slave1_inst|sp|addr [3]))))) # 
// (!\slave1_inst|sp|Equal2~1_combout  & (((\slave1_inst|sp|addr [3]))))

	.dataa(\slave1_inst|sp|Equal2~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|addr [3]),
	.datad(\slave1_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector25~0 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N7
dffeas \slave1_inst|sp|addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~3 (
// Equation(s):
// \slave1_inst|sp|smemaddr~3_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [3]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [3]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [3]),
	.datad(\slave1_inst|sp|addr [3]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~3 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \slave1_inst|sp|smemaddr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~0 (
// Equation(s):
// \slave1_inst|sp|Decoder1~0_combout  = (\slave1_inst|sp|counter [2] & !\slave1_inst|sp|counter [1])

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [2]),
	.datac(\slave1_inst|sp|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~0 .lut_mask = 16'h0C0C;
defparam \slave1_inst|sp|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneive_lcell_comb \slave1_inst|sp|Selector24~0 (
// Equation(s):
// \slave1_inst|sp|Selector24~0_combout  = (\slave1_inst|sp|Decoder1~0_combout  & ((\slave1_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~1_combout  & ((\slave1_inst|sp|addr [4]))))) # 
// (!\slave1_inst|sp|Decoder1~0_combout  & (((\slave1_inst|sp|addr [4]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Decoder1~0_combout ),
	.datac(\slave1_inst|sp|addr [4]),
	.datad(\slave1_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector24~0 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N13
dffeas \slave1_inst|sp|addr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~4 (
// Equation(s):
// \slave1_inst|sp|smemaddr~4_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [4]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [4]))

	.dataa(\slave1_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave1_inst|sp|smemaddr [4]),
	.datad(\slave1_inst|sp|addr [4]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~4 .lut_mask = 16'hFA50;
defparam \slave1_inst|sp|smemaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N31
dffeas \slave1_inst|sp|smemaddr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cycloneive_lcell_comb \slave1_inst|sp|Selector23~0 (
// Equation(s):
// \slave1_inst|sp|Selector23~0_combout  = (\slave1_inst|sp|Decoder1~0_combout  & ((\slave1_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~2_combout  & ((\slave1_inst|sp|addr [5]))))) # 
// (!\slave1_inst|sp|Decoder1~0_combout  & (((\slave1_inst|sp|addr [5]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Decoder1~0_combout ),
	.datac(\slave1_inst|sp|addr [5]),
	.datad(\slave1_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector23~0 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N25
dffeas \slave1_inst|sp|addr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~5 (
// Equation(s):
// \slave1_inst|sp|smemaddr~5_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [5]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [5]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [5]),
	.datad(\slave1_inst|sp|addr [5]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~5 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \slave1_inst|sp|smemaddr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~2 (
// Equation(s):
// \slave1_inst|sp|Decoder1~2_combout  = (\slave1_inst|sp|counter [2] & \slave1_inst|sp|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [2]),
	.datad(\slave1_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~2 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneive_lcell_comb \slave1_inst|sp|Selector22~0 (
// Equation(s):
// \slave1_inst|sp|Selector22~0_combout  = (\slave1_inst|sp|Decoder1~2_combout  & ((\slave1_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~1_combout  & ((\slave1_inst|sp|addr [6]))))) # 
// (!\slave1_inst|sp|Decoder1~2_combout  & (((\slave1_inst|sp|addr [6]))))

	.dataa(\slave1_inst|sp|Decoder1~2_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|addr [6]),
	.datad(\slave1_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector22~0 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N5
dffeas \slave1_inst|sp|addr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~6 (
// Equation(s):
// \slave1_inst|sp|smemaddr~6_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [6]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [6]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [6]),
	.datad(\slave1_inst|sp|addr [6]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~6 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \slave1_inst|sp|smemaddr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \slave1_inst|sp|Selector21~0 (
// Equation(s):
// \slave1_inst|sp|Selector21~0_combout  = (\slave1_inst|sp|Equal3~0_combout  & ((\slave1_inst|sp|Decoder0~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~0_combout  & ((\slave1_inst|sp|addr [7]))))) # 
// (!\slave1_inst|sp|Equal3~0_combout  & (((\slave1_inst|sp|addr [7]))))

	.dataa(\slave1_inst|sp|Equal3~0_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|addr [7]),
	.datad(\slave1_inst|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector21~0 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \slave1_inst|sp|addr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~7 (
// Equation(s):
// \slave1_inst|sp|smemaddr~7_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [7]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [7]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [7]),
	.datad(\slave1_inst|sp|addr [7]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~7 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \slave1_inst|sp|smemaddr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~3 (
// Equation(s):
// \slave1_inst|sp|Decoder0~3_combout  = (\slave1_inst|sp|Equal2~0_combout  & (\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|state.ADDR~q ) # (!\slave1_inst|sp|state.IDLE~q ))))

	.dataa(\slave1_inst|sp|Equal2~0_combout ),
	.datab(\slave1_inst|sp|state.ADDR~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~3 .lut_mask = 16'h80A0;
defparam \slave1_inst|sp|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~4 (
// Equation(s):
// \slave1_inst|sp|Decoder0~4_combout  = (!\slave1_inst|sp|counter [2] & (!\slave1_inst|sp|counter [0] & (\slave1_inst|sp|counter [3] & \slave1_inst|sp|Decoder0~3_combout )))

	.dataa(\slave1_inst|sp|counter [2]),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(\slave1_inst|sp|counter [3]),
	.datad(\slave1_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~4 .lut_mask = 16'h1000;
defparam \slave1_inst|sp|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \slave1_inst|sp|Selector20~0 (
// Equation(s):
// \slave1_inst|sp|Selector20~0_combout  = (\slave1_inst|sp|counter [1] & (((\slave1_inst|sp|addr [8])))) # (!\slave1_inst|sp|counter [1] & ((\slave1_inst|sp|Decoder0~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # 
// (!\slave1_inst|sp|Decoder0~4_combout  & ((\slave1_inst|sp|addr [8])))))

	.dataa(\slave1_inst|sp|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|addr [8]),
	.datad(\slave1_inst|sp|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector20~0 .lut_mask = 16'hE4F0;
defparam \slave1_inst|sp|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \slave1_inst|sp|addr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[8] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~8 (
// Equation(s):
// \slave1_inst|sp|smemaddr~8_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [8]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [8]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [8]),
	.datad(\slave1_inst|sp|addr [8]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~8 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \slave1_inst|sp|smemaddr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[8] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \slave1_inst|sp|Selector19~0 (
// Equation(s):
// \slave1_inst|sp|Selector19~0_combout  = (!\slave1_inst|sp|counter [2] & (\slave1_inst|sp|counter [0] & (\slave1_inst|sp|counter [3] & !\slave1_inst|sp|counter [1])))

	.dataa(\slave1_inst|sp|counter [2]),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(\slave1_inst|sp|counter [3]),
	.datad(\slave1_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector19~0 .lut_mask = 16'h0040;
defparam \slave1_inst|sp|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \slave1_inst|sp|Selector19~1 (
// Equation(s):
// \slave1_inst|sp|Selector19~1_combout  = (\slave1_inst|sp|Selector19~0_combout  & ((\slave1_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~3_combout  & ((\slave1_inst|sp|addr [9]))))) # 
// (!\slave1_inst|sp|Selector19~0_combout  & (((\slave1_inst|sp|addr [9]))))

	.dataa(\slave1_inst|sp|Selector19~0_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|addr [9]),
	.datad(\slave1_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector19~1 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \slave1_inst|sp|addr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[9] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~9 (
// Equation(s):
// \slave1_inst|sp|smemaddr~9_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [9]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [9]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [9]),
	.datad(\slave1_inst|sp|addr [9]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~9 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \slave1_inst|sp|smemaddr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[9] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector18~0 (
// Equation(s):
// \slave1_inst|sp|Selector18~0_combout  = (\slave1_inst|sp|counter [1] & ((\slave1_inst|sp|Decoder0~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~4_combout  & ((\slave1_inst|sp|addr [10]))))) # (!\slave1_inst|sp|counter 
// [1] & (((\slave1_inst|sp|addr [10]))))

	.dataa(\slave1_inst|sp|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|addr [10]),
	.datad(\slave1_inst|sp|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector18~0 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \slave1_inst|sp|addr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[10] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~10 (
// Equation(s):
// \slave1_inst|sp|smemaddr~10_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [10]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [10]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [10]),
	.datad(\slave1_inst|sp|addr [10]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~10 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \slave1_inst|sp|smemaddr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[10] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~1 (
// Equation(s):
// \slave1_inst|sp|Decoder1~1_combout  = (\slave1_inst|sp|counter [0] & (!\slave1_inst|sp|counter [3] & (\slave1_inst|sp|Equal2~0_combout  & \slave1_inst|sp|Selector10~0_combout )))

	.dataa(\slave1_inst|sp|counter [0]),
	.datab(\slave1_inst|sp|counter [3]),
	.datac(\slave1_inst|sp|Equal2~0_combout ),
	.datad(\slave1_inst|sp|Selector10~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~1 .lut_mask = 16'h2000;
defparam \slave1_inst|sp|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \slave1_inst|sp|wdata~5 (
// Equation(s):
// \slave1_inst|sp|wdata~5_combout  = (\slave1_inst|sp|Equal1~1_combout  & ((\slave1_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~1_combout  & ((\slave1_inst|sp|wdata [1]))))) # 
// (!\slave1_inst|sp|Equal1~1_combout  & (((\slave1_inst|sp|wdata [1]))))

	.dataa(\slave1_inst|sp|Equal1~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|wdata [1]),
	.datad(\slave1_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~5 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \slave1_inst|sp|wdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~7 (
// Equation(s):
// \slave1_inst|sp|smemwdata~7_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [1]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~7 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \slave1_inst|sp|smemwdata[1]~feeder (
// Equation(s):
// \slave1_inst|sp|smemwdata[1]~feeder_combout  = \slave1_inst|sp|smemwdata~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1_inst|sp|smemwdata~7_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[1]~feeder .lut_mask = 16'hFF00;
defparam \slave1_inst|sp|smemwdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \slave1_inst|sp|smemwdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneive_lcell_comb \slave1_inst|sp|wdata~4 (
// Equation(s):
// \slave1_inst|sp|wdata~4_combout  = (\slave1_inst|sp|Equal2~1_combout  & ((\slave1_inst|sp|Decoder1~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~3_combout  & ((\slave1_inst|sp|wdata [2]))))) # 
// (!\slave1_inst|sp|Equal2~1_combout  & (((\slave1_inst|sp|wdata [2]))))

	.dataa(\slave1_inst|sp|Equal2~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|wdata [2]),
	.datad(\slave1_inst|sp|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~4 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N15
dffeas \slave1_inst|sp|wdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~6 (
// Equation(s):
// \slave1_inst|sp|smemwdata~6_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~6 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \slave1_inst|sp|smemwdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneive_lcell_comb \slave1_inst|sp|wdata~7 (
// Equation(s):
// \slave1_inst|sp|wdata~7_combout  = (\slave1_inst|sp|Equal2~1_combout  & ((\slave1_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~1_combout  & ((\slave1_inst|sp|wdata [3]))))) # 
// (!\slave1_inst|sp|Equal2~1_combout  & (((\slave1_inst|sp|wdata [3]))))

	.dataa(\slave1_inst|sp|Equal2~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|wdata [3]),
	.datad(\slave1_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~7 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N3
dffeas \slave1_inst|sp|wdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~9 (
// Equation(s):
// \slave1_inst|sp|smemwdata~9_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [3]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~9 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \slave1_inst|sp|smemwdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\slave1_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave1_inst|sp|smemwen~q ),
	.ena1(\slave1_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave1_inst|sp|smemwdata [3],\slave1_inst|sp|smemwdata [2],\slave1_inst|sp|smemwdata [1],\slave1_inst|sp|smemwdata [0]}),
	.portaaddr({\slave1_inst|sp|smemaddr [10],\slave1_inst|sp|smemaddr [9],\slave1_inst|sp|smemaddr [8],\slave1_inst|sp|smemaddr [7],\slave1_inst|sp|smemaddr [6],\slave1_inst|sp|smemaddr [5],\slave1_inst|sp|smemaddr [4],\slave1_inst|sp|smemaddr [3],\slave1_inst|sp|smemaddr [2],\slave1_inst|sp|smemaddr [1],
\slave1_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\slave1_inst|sp|smemaddr [10],\slave1_inst|sp|smemaddr [9],\slave1_inst|sp|smemaddr [8],\slave1_inst|sp|smemaddr [7],\slave1_inst|sp|smemaddr [6],\slave1_inst|sp|smemaddr [5],\slave1_inst|sp|smemaddr [4],\slave1_inst|sp|smemaddr [3],\slave1_inst|sp|smemaddr [2],\slave1_inst|sp|smemaddr [1],
\slave1_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ALTSYNCRAM";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \slave1_inst|sp|srdata_OTERM15_OTERM35_NEW_REG54 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM55 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM15_OTERM35_NEW_REG54 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM15_OTERM35_NEW_REG54 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \slave1_inst|sp|srdata_OTERM15_OTERM35_NEW_REG50 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sp|counter [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM51 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM15_OTERM35_NEW_REG50 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM15_OTERM35_NEW_REG50 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \slave1_inst|sp|srdata_OTERM15_OTERM35_NEW_REG52 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM53 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM15_OTERM35_NEW_REG52 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM15_OTERM35_NEW_REG52 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \slave1_inst|sp|srdata_OTERM15_OTERM33_NEW_REG66 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sp|counter [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM67 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM15_OTERM33_NEW_REG66 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM15_OTERM33_NEW_REG66 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM57_NEW_REG122 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM57_OTERM123 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM57_NEW_REG122 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM57_NEW_REG122 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM57_NEW_REG120 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM57_OTERM121 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM57_NEW_REG120 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM57_NEW_REG120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \slave1_inst|sp|Mux0~2 (
// Equation(s):
// \slave1_inst|sp|Mux0~2_combout  = (\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM67  & ((\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM51 ) # ((\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM57_OTERM121 )))) # (!\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM67  & 
// (!\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM51  & (\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM57_OTERM123 )))

	.dataa(\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM67 ),
	.datab(\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM51 ),
	.datac(\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM57_OTERM123 ),
	.datad(\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM57_OTERM121 ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Mux0~2 .lut_mask = 16'hBA98;
defparam \slave1_inst|sp|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \slave1_inst|sp|Mux0~3 (
// Equation(s):
// \slave1_inst|sp|Mux0~3_combout  = (\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM51  & ((\slave1_inst|sp|Mux0~2_combout  & (\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM55 )) # (!\slave1_inst|sp|Mux0~2_combout  & 
// ((\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM53 ))))) # (!\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM51  & (((\slave1_inst|sp|Mux0~2_combout ))))

	.dataa(\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM55 ),
	.datab(\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM51 ),
	.datac(\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM53 ),
	.datad(\slave1_inst|sp|Mux0~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Mux0~3 .lut_mask = 16'hBBC0;
defparam \slave1_inst|sp|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \slave1_inst|sp|srdata_OTERM15_NEW_REG30 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sp|counter [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM15_OTERM31 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM15_NEW_REG30 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM15_NEW_REG30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneive_lcell_comb \slave1_inst|sp|wdata~2 (
// Equation(s):
// \slave1_inst|sp|wdata~2_combout  = (\slave1_inst|sp|Decoder1~0_combout  & ((\slave1_inst|sp|Decoder1~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~3_combout  & ((\slave1_inst|sp|wdata [4]))))) # 
// (!\slave1_inst|sp|Decoder1~0_combout  & (((\slave1_inst|sp|wdata [4]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Decoder1~0_combout ),
	.datac(\slave1_inst|sp|wdata [4]),
	.datad(\slave1_inst|sp|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~2 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N9
dffeas \slave1_inst|sp|wdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~4 (
// Equation(s):
// \slave1_inst|sp|smemwdata~4_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [4]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~4 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \slave1_inst|sp|smemwdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \slave1_inst|sp|wdata~0 (
// Equation(s):
// \slave1_inst|sp|wdata~0_combout  = (\slave1_inst|sp|Decoder1~0_combout  & ((\slave1_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~1_combout  & ((\slave1_inst|sp|wdata [5]))))) # 
// (!\slave1_inst|sp|Decoder1~0_combout  & (((\slave1_inst|sp|wdata [5]))))

	.dataa(\slave1_inst|sp|Decoder1~0_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|wdata [5]),
	.datad(\slave1_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~0 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \slave1_inst|sp|wdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~2 (
// Equation(s):
// \slave1_inst|sp|smemwdata~2_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [5])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\slave1_inst|sp|wdata [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~2 .lut_mask = 16'hA0A0;
defparam \slave1_inst|sp|smemwdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \slave1_inst|sp|smemwdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \slave1_inst|sp|wdata~1 (
// Equation(s):
// \slave1_inst|sp|wdata~1_combout  = (\slave1_inst|sp|Decoder1~2_combout  & ((\slave1_inst|sp|Decoder1~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~3_combout  & ((\slave1_inst|sp|wdata [6]))))) # 
// (!\slave1_inst|sp|Decoder1~2_combout  & (((\slave1_inst|sp|wdata [6]))))

	.dataa(\slave1_inst|sp|Decoder1~2_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|wdata [6]),
	.datad(\slave1_inst|sp|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~1 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \slave1_inst|sp|wdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~3 (
// Equation(s):
// \slave1_inst|sp|smemwdata~3_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [6]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~3 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \slave1_inst|sp|smemwdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \slave1_inst|sp|wdata~3_RESYN622 (
// Equation(s):
// \slave1_inst|sp|wdata~3_RESYN622_BDD623  = (\slave1_inst|sp|Equal3~0_combout  & ((\slave1_inst|sp|counter [3] & (\slave1_inst|sp|wdata [7])) # (!\slave1_inst|sp|counter [3] & ((\bus_inst|wdata_mux|out[0]~0_combout ))))) # 
// (!\slave1_inst|sp|Equal3~0_combout  & (\slave1_inst|sp|wdata [7]))

	.dataa(\slave1_inst|sp|Equal3~0_combout ),
	.datab(\slave1_inst|sp|wdata [7]),
	.datac(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datad(\slave1_inst|sp|counter [3]),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~3_RESYN622_BDD623 ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~3_RESYN622 .lut_mask = 16'hCCE4;
defparam \slave1_inst|sp|wdata~3_RESYN622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \slave1_inst|sp|wdata~3 (
// Equation(s):
// \slave1_inst|sp|wdata~3_combout  = (\slave1_inst|sp|Selector10~0_combout  & ((\slave1_inst|sp|Equal2~0_combout  & ((\slave1_inst|sp|wdata~3_RESYN622_BDD623 ))) # (!\slave1_inst|sp|Equal2~0_combout  & (\slave1_inst|sp|wdata [7])))) # 
// (!\slave1_inst|sp|Selector10~0_combout  & (((\slave1_inst|sp|wdata [7]))))

	.dataa(\slave1_inst|sp|Selector10~0_combout ),
	.datab(\slave1_inst|sp|Equal2~0_combout ),
	.datac(\slave1_inst|sp|wdata [7]),
	.datad(\slave1_inst|sp|wdata~3_RESYN622_BDD623 ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~3 .lut_mask = 16'hF870;
defparam \slave1_inst|sp|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \slave1_inst|sp|wdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~5 (
// Equation(s):
// \slave1_inst|sp|smemwdata~5_combout  = (\slave1_inst|sp|wdata [7] & reset_sync[2])

	.dataa(gnd),
	.datab(\slave1_inst|sp|wdata [7]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~5 .lut_mask = 16'hC0C0;
defparam \slave1_inst|sp|smemwdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \slave1_inst|sp|smemwdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\slave1_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave1_inst|sp|smemwen~q ),
	.ena1(\slave1_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave1_inst|sp|smemwdata [7],\slave1_inst|sp|smemwdata [6],\slave1_inst|sp|smemwdata [5],\slave1_inst|sp|smemwdata [4]}),
	.portaaddr({\slave1_inst|sp|smemaddr [10],\slave1_inst|sp|smemaddr [9],\slave1_inst|sp|smemaddr [8],\slave1_inst|sp|smemaddr [7],\slave1_inst|sp|smemaddr [6],\slave1_inst|sp|smemaddr [5],\slave1_inst|sp|smemaddr [4],\slave1_inst|sp|smemaddr [3],\slave1_inst|sp|smemaddr [2],\slave1_inst|sp|smemaddr [1],
\slave1_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\slave1_inst|sp|smemaddr [10],\slave1_inst|sp|smemaddr [9],\slave1_inst|sp|smemaddr [8],\slave1_inst|sp|smemaddr [7],\slave1_inst|sp|smemaddr [6],\slave1_inst|sp|smemaddr [5],\slave1_inst|sp|smemaddr [4],\slave1_inst|sp|smemaddr [3],\slave1_inst|sp|smemaddr [2],\slave1_inst|sp|smemaddr [1],
\slave1_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ALTSYNCRAM";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 2047;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2048;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM73_NEW_REG130 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM73_OTERM131 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM73_NEW_REG130 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM73_NEW_REG130 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM73_NEW_REG128 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM73_OTERM129 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM73_NEW_REG128 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM73_NEW_REG128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \slave1_inst|sp|Mux0~0 (
// Equation(s):
// \slave1_inst|sp|Mux0~0_combout  = (\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM67  & (((\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM51 )))) # (!\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM67  & ((\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM51  & 
// ((\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM73_OTERM129 ))) # (!\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM51  & (\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM73_OTERM131 ))))

	.dataa(\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM67 ),
	.datab(\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM73_OTERM131 ),
	.datac(\slave1_inst|sp|srdata_OTERM15_OTERM35_OTERM51 ),
	.datad(\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM73_OTERM129 ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Mux0~0 .lut_mask = 16'hF4A4;
defparam \slave1_inst|sp|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \slave1_inst|sp|srdata_OTERM15_OTERM33_NEW_REG68 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM69 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM15_OTERM33_NEW_REG68 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM15_OTERM33_NEW_REG68 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \slave1_inst|sp|srdata_OTERM15_OTERM33_NEW_REG70 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM71 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM15_OTERM33_NEW_REG70 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM15_OTERM33_NEW_REG70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \slave1_inst|sp|Mux0~1 (
// Equation(s):
// \slave1_inst|sp|Mux0~1_combout  = (\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM67  & ((\slave1_inst|sp|Mux0~0_combout  & ((\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM71 ))) # (!\slave1_inst|sp|Mux0~0_combout  & 
// (\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM69 )))) # (!\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM67  & (\slave1_inst|sp|Mux0~0_combout ))

	.dataa(\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM67 ),
	.datab(\slave1_inst|sp|Mux0~0_combout ),
	.datac(\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM69 ),
	.datad(\slave1_inst|sp|srdata_OTERM15_OTERM33_OTERM71 ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Mux0~1 .lut_mask = 16'hEC64;
defparam \slave1_inst|sp|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \slave1_inst|sp|srdata~0 (
// Equation(s):
// \slave1_inst|sp|srdata~0_combout  = (\slave1_inst|sp|srdata_OTERM15_OTERM31  & ((\slave1_inst|sp|Mux0~1_combout ))) # (!\slave1_inst|sp|srdata_OTERM15_OTERM31  & (\slave1_inst|sp|Mux0~3_combout ))

	.dataa(gnd),
	.datab(\slave1_inst|sp|Mux0~3_combout ),
	.datac(\slave1_inst|sp|srdata_OTERM15_OTERM31 ),
	.datad(\slave1_inst|sp|Mux0~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|srdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|srdata~0 .lut_mask = 16'hFC0C;
defparam \slave1_inst|sp|srdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \slave1_inst|sp|srdata~1 (
// Equation(s):
// \slave1_inst|sp|srdata~1_combout  = (\slave1_inst|sp|srdata_OTERM9  & (((\slave1_inst|sp|srdata_OTERM11 )))) # (!\slave1_inst|sp|srdata_OTERM9  & ((\slave1_inst|sp|srdata_OTERM13  & ((\slave1_inst|sp|srdata~0_combout ))) # (!\slave1_inst|sp|srdata_OTERM13 
//  & (\slave1_inst|sp|srdata_OTERM11 ))))

	.dataa(\slave1_inst|sp|srdata_OTERM9 ),
	.datab(\slave1_inst|sp|srdata_OTERM13 ),
	.datac(\slave1_inst|sp|srdata_OTERM11 ),
	.datad(\slave1_inst|sp|srdata~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|srdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|srdata~1 .lut_mask = 16'hF4B0;
defparam \slave1_inst|sp|srdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \slave2_inst|sp|srdata_OTERM17~feeder (
// Equation(s):
// \slave2_inst|sp|srdata_OTERM17~feeder_combout  = \slave2_inst|sp|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave2_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|srdata_OTERM17~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM17~feeder .lut_mask = 16'hFF00;
defparam \slave2_inst|sp|srdata_OTERM17~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \slave2_inst|sp|srdata_NEW_REG16 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|srdata_OTERM17~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM17 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_NEW_REG16 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_NEW_REG16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \slave2_inst|sp|srdata_OTERM21~feeder (
// Equation(s):
// \slave2_inst|sp|srdata_OTERM21~feeder_combout  = \slave2_inst|sp|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|Selector15~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|srdata_OTERM21~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM21~feeder .lut_mask = 16'hF0F0;
defparam \slave2_inst|sp|srdata_OTERM21~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \slave2_inst|sp|srdata_NEW_REG20 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|srdata_OTERM21~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM21 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_NEW_REG20 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_NEW_REG20 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \slave2_inst|sp|srdata_NEW_REG18 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|srdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM19 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_NEW_REG18 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_NEW_REG18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \slave2_inst|sp|Selector17~0 (
// Equation(s):
// \slave2_inst|sp|Selector17~0_combout  = (\slave2_inst|sp|smemwen~q  & ((\slave2_inst|sp|state.SREADY~q ) # ((\slave2_inst|sp|state.WDATA~q ) # (\slave2_inst|sp|state.IDLE~q ))))

	.dataa(\slave2_inst|sp|smemwen~q ),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|state.WDATA~q ),
	.datad(\slave2_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector17~0 .lut_mask = 16'hAAA8;
defparam \slave2_inst|sp|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~1 (
// Equation(s):
// \slave2_inst|sp|smemwdata~1_combout  = (\slave2_inst|sp|state.SREADY~q  & \slave2_inst|sp|mode~q )

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(gnd),
	.datad(\slave2_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~1 .lut_mask = 16'hCC00;
defparam \slave2_inst|sp|smemwdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \slave2_inst|sp|Selector17~1 (
// Equation(s):
// \slave2_inst|sp|Selector17~1_combout  = (\slave2_inst|sp|Selector17~0_combout ) # ((\slave2_inst|sp|smemwdata~1_combout ) # ((\slave2_inst|sp|Equal3~1_combout  & \slave2_inst|sp|Selector10~0_combout )))

	.dataa(\slave2_inst|sp|Equal3~1_combout ),
	.datab(\slave2_inst|sp|Selector17~0_combout ),
	.datac(\slave2_inst|sp|Selector10~0_combout ),
	.datad(\slave2_inst|sp|smemwdata~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector17~1 .lut_mask = 16'hFFEC;
defparam \slave2_inst|sp|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \slave2_inst|sp|smemwen (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwen .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~1_RESYN694 (
// Equation(s):
// \slave2_inst|sp|Decoder1~1_RESYN694_BDD695  = (!\slave2_inst|sp|counter [4] & (\slave2_inst|sp|state.WDATA~q  & (!\slave2_inst|sp|counter [7] & !\slave2_inst|sp|prev_state.ADDR~q )))

	.dataa(\slave2_inst|sp|counter [4]),
	.datab(\slave2_inst|sp|state.WDATA~q ),
	.datac(\slave2_inst|sp|counter [7]),
	.datad(\slave2_inst|sp|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~1_RESYN694_BDD695 ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~1_RESYN694 .lut_mask = 16'h0004;
defparam \slave2_inst|sp|Decoder1~1_RESYN694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~1_RESYN698 (
// Equation(s):
// \slave2_inst|sp|Decoder1~1_RESYN698_BDD699  = (\bus_inst|decoder|ssel [0] & \bus_inst|decoder|slave_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|decoder|ssel [0]),
	.datad(\bus_inst|decoder|slave_en~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~1_RESYN698_BDD699 ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~1_RESYN698 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|Decoder1~1_RESYN698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~1_RESYN696 (
// Equation(s):
// \slave2_inst|sp|Decoder1~1_RESYN696_BDD697  = (!\slave2_inst|sp|counter [6] & (!\slave2_inst|sp|counter [3] & (!\bus_inst|decoder|ssel [1] & !\slave2_inst|sp|counter [5])))

	.dataa(\slave2_inst|sp|counter [6]),
	.datab(\slave2_inst|sp|counter [3]),
	.datac(\bus_inst|decoder|ssel [1]),
	.datad(\slave2_inst|sp|counter [5]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~1_RESYN696_BDD697 ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~1_RESYN696 .lut_mask = 16'h0001;
defparam \slave2_inst|sp|Decoder1~1_RESYN696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~1 (
// Equation(s):
// \slave2_inst|sp|Decoder1~1_combout  = (\slave2_inst|sp|Decoder1~1_RESYN694_BDD695  & (\slave2_inst|sp|Decoder1~1_RESYN698_BDD699  & (\slave2_inst|sp|Decoder1~1_RESYN696_BDD697  & \bus_inst|mctrl_mux|out[0]~0_combout )))

	.dataa(\slave2_inst|sp|Decoder1~1_RESYN694_BDD695 ),
	.datab(\slave2_inst|sp|Decoder1~1_RESYN698_BDD699 ),
	.datac(\slave2_inst|sp|Decoder1~1_RESYN696_BDD697 ),
	.datad(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~1 .lut_mask = 16'h8000;
defparam \slave2_inst|sp|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~5 (
// Equation(s):
// \slave2_inst|sp|Decoder1~5_combout  = (!\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Decoder1~1_combout  & !\slave2_inst|sp|counter [0]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|Decoder1~1_combout ),
	.datad(\slave2_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~5 .lut_mask = 16'h0030;
defparam \slave2_inst|sp|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneive_lcell_comb \slave2_inst|sp|wdata~6 (
// Equation(s):
// \slave2_inst|sp|wdata~6_combout  = (\slave2_inst|sp|counter [1] & (((\slave2_inst|sp|wdata [0])))) # (!\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Decoder1~5_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~5_combout  & 
// ((\slave2_inst|sp|wdata [0])))))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|wdata [0]),
	.datad(\slave2_inst|sp|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~6 .lut_mask = 16'hE4F0;
defparam \slave2_inst|sp|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \slave2_inst|sp|wdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~8 (
// Equation(s):
// \slave2_inst|sp|smemwdata~8_combout  = (reset_sync[2] & \slave2_inst|sp|wdata [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave2_inst|sp|wdata [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~8 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|smemwdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \slave2_inst|sp|smemwdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~0 (
// Equation(s):
// \slave2_inst|sp|Decoder0~0_combout  = (!\slave2_inst|sp|counter [2] & (!\slave2_inst|sp|counter [3] & (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|Selector7~2_combout )))

	.dataa(\slave2_inst|sp|counter [2]),
	.datab(\slave2_inst|sp|counter [3]),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|Selector7~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~0 .lut_mask = 16'h1000;
defparam \slave2_inst|sp|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~1 (
// Equation(s):
// \slave2_inst|sp|Decoder0~1_combout  = (!\slave2_inst|sp|counter [0] & \slave2_inst|sp|Decoder0~0_combout )

	.dataa(\slave2_inst|sp|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave2_inst|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~1 .lut_mask = 16'h5500;
defparam \slave2_inst|sp|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \slave2_inst|sp|Selector29~0 (
// Equation(s):
// \slave2_inst|sp|Selector29~0_combout  = (\slave2_inst|sp|counter [1] & (((\slave2_inst|sp|addr [0])))) # (!\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # 
// (!\slave2_inst|sp|Decoder0~1_combout  & ((\slave2_inst|sp|addr [0])))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(\slave2_inst|sp|addr [0]),
	.datad(\slave2_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector29~0 .lut_mask = 16'hE2F0;
defparam \slave2_inst|sp|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \slave2_inst|sp|addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~0 (
// Equation(s):
// \slave2_inst|sp|smemaddr~0_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [0]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [0]))

	.dataa(\slave2_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave2_inst|sp|smemaddr [0]),
	.datad(\slave2_inst|sp|addr [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~0 .lut_mask = 16'hFA50;
defparam \slave2_inst|sp|smemaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \slave2_inst|sp|smemaddr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~2 (
// Equation(s):
// \slave2_inst|sp|Decoder0~2_combout  = (!\slave2_inst|sp|counter [1] & \slave2_inst|sp|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|counter [1]),
	.datad(\slave2_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~2 .lut_mask = 16'h0F00;
defparam \slave2_inst|sp|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector28~0 (
// Equation(s):
// \slave2_inst|sp|Selector28~0_combout  = (\slave2_inst|sp|Decoder0~2_combout  & ((\slave2_inst|sp|Decoder0~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~0_combout  & ((\slave2_inst|sp|addr [1]))))) # 
// (!\slave2_inst|sp|Decoder0~2_combout  & (((\slave2_inst|sp|addr [1]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Decoder0~2_combout ),
	.datac(\slave2_inst|sp|addr [1]),
	.datad(\slave2_inst|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector28~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \slave2_inst|sp|addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~1 (
// Equation(s):
// \slave2_inst|sp|smemaddr~1_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [1]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [1]))

	.dataa(\slave2_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave2_inst|sp|smemaddr [1]),
	.datad(\slave2_inst|sp|addr [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~1 .lut_mask = 16'hFA50;
defparam \slave2_inst|sp|smemaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \slave2_inst|sp|smemaddr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \slave2_inst|sp|Selector27~0 (
// Equation(s):
// \slave2_inst|sp|Selector27~0_combout  = (\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~1_combout  & ((\slave2_inst|sp|addr [2]))))) # (!\slave2_inst|sp|counter 
// [1] & (((\slave2_inst|sp|addr [2]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(\slave2_inst|sp|addr [2]),
	.datad(\slave2_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector27~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \slave2_inst|sp|addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~2 (
// Equation(s):
// \slave2_inst|sp|smemaddr~2_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [2]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [2]))

	.dataa(\slave2_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave2_inst|sp|smemaddr [2]),
	.datad(\slave2_inst|sp|addr [2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~2 .lut_mask = 16'hFA50;
defparam \slave2_inst|sp|smemaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \slave2_inst|sp|smemaddr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \slave2_inst|sp|Selector26~0 (
// Equation(s):
// \slave2_inst|sp|Selector26~0_combout  = (\slave2_inst|sp|Equal3~0_combout  & ((\slave2_inst|sp|Decoder0~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~0_combout  & ((\slave2_inst|sp|addr [3]))))) # 
// (!\slave2_inst|sp|Equal3~0_combout  & (((\slave2_inst|sp|addr [3]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Equal3~0_combout ),
	.datac(\slave2_inst|sp|addr [3]),
	.datad(\slave2_inst|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector26~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \slave2_inst|sp|addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~3 (
// Equation(s):
// \slave2_inst|sp|smemaddr~3_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [3]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [3]))

	.dataa(\slave2_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave2_inst|sp|smemaddr [3]),
	.datad(\slave2_inst|sp|addr [3]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~3 .lut_mask = 16'hFA50;
defparam \slave2_inst|sp|smemaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \slave2_inst|sp|smemaddr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~3 (
// Equation(s):
// \slave2_inst|sp|Decoder0~3_combout  = (\slave2_inst|sp|Equal2~0_combout  & (\slave2_inst|sp|counter [2] & (!\slave2_inst|sp|counter [3] & \slave2_inst|sp|Selector7~2_combout )))

	.dataa(\slave2_inst|sp|Equal2~0_combout ),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|counter [3]),
	.datad(\slave2_inst|sp|Selector7~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~3 .lut_mask = 16'h0800;
defparam \slave2_inst|sp|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneive_lcell_comb \slave2_inst|sp|Selector25~0 (
// Equation(s):
// \slave2_inst|sp|Selector25~0_combout  = (\slave2_inst|sp|Equal1~1_combout  & ((\slave2_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~3_combout  & ((\slave2_inst|sp|addr [4]))))) # 
// (!\slave2_inst|sp|Equal1~1_combout  & (((\slave2_inst|sp|addr [4]))))

	.dataa(\slave2_inst|sp|Equal1~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [4]),
	.datad(\slave2_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector25~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N19
dffeas \slave2_inst|sp|addr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~4 (
// Equation(s):
// \slave2_inst|sp|smemaddr~4_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [4]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [4]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [4]),
	.datad(\slave2_inst|sp|addr [4]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~4 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N5
dffeas \slave2_inst|sp|smemaddr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneive_lcell_comb \slave2_inst|sp|Selector24~0 (
// Equation(s):
// \slave2_inst|sp|Selector24~0_combout  = (\slave2_inst|sp|Decoder0~3_combout  & ((\slave2_inst|sp|Decoder0~2_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave2_inst|sp|Decoder0~2_combout  & (\slave2_inst|sp|addr [5])))) # 
// (!\slave2_inst|sp|Decoder0~3_combout  & (((\slave2_inst|sp|addr [5]))))

	.dataa(\slave2_inst|sp|Decoder0~3_combout ),
	.datab(\slave2_inst|sp|Decoder0~2_combout ),
	.datac(\slave2_inst|sp|addr [5]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector24~0 .lut_mask = 16'hF870;
defparam \slave2_inst|sp|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N3
dffeas \slave2_inst|sp|addr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~5 (
// Equation(s):
// \slave2_inst|sp|smemaddr~5_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [5]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [5]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [5]),
	.datad(\slave2_inst|sp|addr [5]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~5 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N1
dffeas \slave2_inst|sp|smemaddr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~4 (
// Equation(s):
// \slave2_inst|sp|Decoder0~4_combout  = (\slave2_inst|sp|counter [1] & !\slave2_inst|sp|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|counter [1]),
	.datad(\slave2_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~4 .lut_mask = 16'h00F0;
defparam \slave2_inst|sp|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector23~0 (
// Equation(s):
// \slave2_inst|sp|Selector23~0_combout  = (\slave2_inst|sp|Decoder0~4_combout  & ((\slave2_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~3_combout  & ((\slave2_inst|sp|addr [6]))))) # 
// (!\slave2_inst|sp|Decoder0~4_combout  & (((\slave2_inst|sp|addr [6]))))

	.dataa(\slave2_inst|sp|Decoder0~4_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [6]),
	.datad(\slave2_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector23~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N21
dffeas \slave2_inst|sp|addr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~6 (
// Equation(s):
// \slave2_inst|sp|smemaddr~6_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [6]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [6]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [6]),
	.datad(\slave2_inst|sp|addr [6]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~6 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N11
dffeas \slave2_inst|sp|smemaddr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneive_lcell_comb \slave2_inst|sp|Selector22~0 (
// Equation(s):
// \slave2_inst|sp|Selector22~0_combout  = (\slave2_inst|sp|Equal3~0_combout  & ((\slave2_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~3_combout  & ((\slave2_inst|sp|addr [7]))))) # 
// (!\slave2_inst|sp|Equal3~0_combout  & (((\slave2_inst|sp|addr [7]))))

	.dataa(\slave2_inst|sp|Equal3~0_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [7]),
	.datad(\slave2_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector22~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N7
dffeas \slave2_inst|sp|addr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~7 (
// Equation(s):
// \slave2_inst|sp|smemaddr~7_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [7]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [7]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [7]),
	.datad(\slave2_inst|sp|addr [7]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~7 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N31
dffeas \slave2_inst|sp|smemaddr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~5 (
// Equation(s):
// \slave2_inst|sp|Decoder0~5_combout  = (\slave2_inst|sp|Equal2~0_combout  & (!\slave2_inst|sp|counter [2] & (\slave2_inst|sp|counter [3] & \slave2_inst|sp|Selector7~2_combout )))

	.dataa(\slave2_inst|sp|Equal2~0_combout ),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|counter [3]),
	.datad(\slave2_inst|sp|Selector7~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~5 .lut_mask = 16'h2000;
defparam \slave2_inst|sp|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneive_lcell_comb \slave2_inst|sp|Selector21~0 (
// Equation(s):
// \slave2_inst|sp|Selector21~0_combout  = (\slave2_inst|sp|Equal1~1_combout  & ((\slave2_inst|sp|Decoder0~5_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~5_combout  & ((\slave2_inst|sp|addr [8]))))) # 
// (!\slave2_inst|sp|Equal1~1_combout  & (((\slave2_inst|sp|addr [8]))))

	.dataa(\slave2_inst|sp|Equal1~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [8]),
	.datad(\slave2_inst|sp|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector21~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N13
dffeas \slave2_inst|sp|addr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[8] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~8 (
// Equation(s):
// \slave2_inst|sp|smemaddr~8_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [8]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [8]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [8]),
	.datad(\slave2_inst|sp|addr [8]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~8 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N9
dffeas \slave2_inst|sp|smemaddr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[8] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneive_lcell_comb \slave2_inst|sp|Selector20~0 (
// Equation(s):
// \slave2_inst|sp|Selector20~0_combout  = (\slave2_inst|sp|Decoder0~5_combout  & ((\slave2_inst|sp|Decoder0~2_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave2_inst|sp|Decoder0~2_combout  & (\slave2_inst|sp|addr [9])))) # 
// (!\slave2_inst|sp|Decoder0~5_combout  & (((\slave2_inst|sp|addr [9]))))

	.dataa(\slave2_inst|sp|Decoder0~5_combout ),
	.datab(\slave2_inst|sp|Decoder0~2_combout ),
	.datac(\slave2_inst|sp|addr [9]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector20~0 .lut_mask = 16'hF870;
defparam \slave2_inst|sp|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N17
dffeas \slave2_inst|sp|addr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[9] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~9 (
// Equation(s):
// \slave2_inst|sp|smemaddr~9_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [9]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [9]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [9]),
	.datad(\slave2_inst|sp|addr [9]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~9 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N27
dffeas \slave2_inst|sp|smemaddr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[9] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector19~0 (
// Equation(s):
// \slave2_inst|sp|Selector19~0_combout  = (\slave2_inst|sp|Decoder0~4_combout  & ((\slave2_inst|sp|Decoder0~5_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~5_combout  & ((\slave2_inst|sp|addr [10]))))) # 
// (!\slave2_inst|sp|Decoder0~4_combout  & (((\slave2_inst|sp|addr [10]))))

	.dataa(\slave2_inst|sp|Decoder0~4_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [10]),
	.datad(\slave2_inst|sp|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector19~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N25
dffeas \slave2_inst|sp|addr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[10] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~10 (
// Equation(s):
// \slave2_inst|sp|smemaddr~10_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [10]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [10]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [10]),
	.datad(\slave2_inst|sp|addr [10]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~10 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N23
dffeas \slave2_inst|sp|smemaddr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[10] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector18~0 (
// Equation(s):
// \slave2_inst|sp|Selector18~0_combout  = (\slave2_inst|sp|Equal3~0_combout  & ((\slave2_inst|sp|Decoder0~5_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~5_combout  & ((\slave2_inst|sp|addr [11]))))) # 
// (!\slave2_inst|sp|Equal3~0_combout  & (((\slave2_inst|sp|addr [11]))))

	.dataa(\slave2_inst|sp|Equal3~0_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [11]),
	.datad(\slave2_inst|sp|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector18~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N29
dffeas \slave2_inst|sp|addr[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[11] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~11 (
// Equation(s):
// \slave2_inst|sp|smemaddr~11_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [11]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [11]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [11]),
	.datad(\slave2_inst|sp|addr [11]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~11 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N15
dffeas \slave2_inst|sp|smemaddr[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[11] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \slave2_inst|sp|wdata~7 (
// Equation(s):
// \slave2_inst|sp|wdata~7_combout  = (\slave2_inst|sp|Decoder1~1_combout  & ((\slave2_inst|sp|Equal2~2_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave2_inst|sp|Equal2~2_combout  & (\slave2_inst|sp|wdata [3])))) # 
// (!\slave2_inst|sp|Decoder1~1_combout  & (((\slave2_inst|sp|wdata [3]))))

	.dataa(\slave2_inst|sp|Decoder1~1_combout ),
	.datab(\slave2_inst|sp|Equal2~2_combout ),
	.datac(\slave2_inst|sp|wdata [3]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~7 .lut_mask = 16'hF870;
defparam \slave2_inst|sp|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \slave2_inst|sp|wdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~9 (
// Equation(s):
// \slave2_inst|sp|smemwdata~9_combout  = (\slave2_inst|sp|wdata [3] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|wdata [3]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~9 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|smemwdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \slave2_inst|sp|smemwdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\slave2_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave2_inst|sp|smemwen~q ),
	.ena1(\slave2_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2_inst|sp|smemwdata [3],\slave2_inst|sp|smemwdata [0]}),
	.portaaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \slave2_inst|sp|srdata_OTERM23_OTERM41_NEW_REG78 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM79 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM23_OTERM41_NEW_REG78 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM23_OTERM41_NEW_REG78 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \slave2_inst|sp|srdata_OTERM23_OTERM41_NEW_REG74 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sp|counter [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM75 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM23_OTERM41_NEW_REG74 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM23_OTERM41_NEW_REG74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~3 (
// Equation(s):
// \slave2_inst|sp|Decoder1~3_combout  = (\slave2_inst|sp|counter [0] & (!\slave2_inst|sp|counter [1] & \slave2_inst|sp|Decoder1~1_combout ))

	.dataa(\slave2_inst|sp|counter [0]),
	.datab(gnd),
	.datac(\slave2_inst|sp|counter [1]),
	.datad(\slave2_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~3 .lut_mask = 16'h0A00;
defparam \slave2_inst|sp|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \slave2_inst|sp|wdata~4 (
// Equation(s):
// \slave2_inst|sp|wdata~4_combout  = (\slave2_inst|sp|counter [2] & (((\slave2_inst|sp|wdata [1])))) # (!\slave2_inst|sp|counter [2] & ((\slave2_inst|sp|Decoder1~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~3_combout  & 
// ((\slave2_inst|sp|wdata [1])))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|wdata [1]),
	.datad(\slave2_inst|sp|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~4 .lut_mask = 16'hE2F0;
defparam \slave2_inst|sp|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \slave2_inst|sp|wdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~6 (
// Equation(s):
// \slave2_inst|sp|smemwdata~6_combout  = (\slave2_inst|sp|wdata [1] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|wdata [1]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~6 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|smemwdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \slave2_inst|sp|smemwdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneive_lcell_comb \slave2_inst|sp|wdata~5 (
// Equation(s):
// \slave2_inst|sp|wdata~5_combout  = (\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Decoder1~5_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~5_combout  & ((\slave2_inst|sp|wdata [2]))))) # (!\slave2_inst|sp|counter [1] & 
// (((\slave2_inst|sp|wdata [2]))))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|wdata [2]),
	.datad(\slave2_inst|sp|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~5 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \slave2_inst|sp|wdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~7 (
// Equation(s):
// \slave2_inst|sp|smemwdata~7_combout  = (reset_sync[2] & \slave2_inst|sp|wdata [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave2_inst|sp|wdata [2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~7 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|smemwdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \slave2_inst|sp|smemwdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\slave2_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave2_inst|sp|smemwen~q ),
	.ena1(\slave2_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2_inst|sp|smemwdata [2],\slave2_inst|sp|smemwdata [1]}),
	.portaaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \slave2_inst|sp|srdata_OTERM23_OTERM41_NEW_REG76 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM77 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM23_OTERM41_NEW_REG76 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM23_OTERM41_NEW_REG76 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM81_NEW_REG140 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM81_OTERM141 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM81_NEW_REG140 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM81_NEW_REG140 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \slave2_inst|sp|srdata_OTERM23_OTERM39_NEW_REG82 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sp|counter [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM83 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM23_OTERM39_NEW_REG82 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM23_OTERM39_NEW_REG82 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM81_NEW_REG142 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM81_OTERM143 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM81_NEW_REG142 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM81_NEW_REG142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \slave2_inst|sp|Mux0~2 (
// Equation(s):
// \slave2_inst|sp|Mux0~2_combout  = (\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM75  & (((\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM83 )))) # (!\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM75  & ((\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM83  & 
// (\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM81_OTERM141 )) # (!\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM83  & ((\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM81_OTERM143 )))))

	.dataa(\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM81_OTERM141 ),
	.datab(\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM75 ),
	.datac(\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM83 ),
	.datad(\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM81_OTERM143 ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Mux0~2 .lut_mask = 16'hE3E0;
defparam \slave2_inst|sp|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \slave2_inst|sp|Mux0~3 (
// Equation(s):
// \slave2_inst|sp|Mux0~3_combout  = (\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM75  & ((\slave2_inst|sp|Mux0~2_combout  & (\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM79 )) # (!\slave2_inst|sp|Mux0~2_combout  & 
// ((\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM77 ))))) # (!\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM75  & (((\slave2_inst|sp|Mux0~2_combout ))))

	.dataa(\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM79 ),
	.datab(\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM75 ),
	.datac(\slave2_inst|sp|srdata_OTERM23_OTERM41_OTERM77 ),
	.datad(\slave2_inst|sp|Mux0~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Mux0~3 .lut_mask = 16'hBBC0;
defparam \slave2_inst|sp|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \slave2_inst|sp|srdata_OTERM23_NEW_REG36 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sp|counter [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM23_OTERM37 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM23_NEW_REG36 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM23_NEW_REG36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \slave2_inst|sp|wdata~1 (
// Equation(s):
// \slave2_inst|sp|wdata~1_combout  = (\slave2_inst|sp|counter [2] & ((\slave2_inst|sp|Decoder1~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~3_combout  & ((\slave2_inst|sp|wdata [5]))))) # (!\slave2_inst|sp|counter [2] & 
// (((\slave2_inst|sp|wdata [5]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|wdata [5]),
	.datad(\slave2_inst|sp|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~1 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \slave2_inst|sp|wdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~3 (
// Equation(s):
// \slave2_inst|sp|smemwdata~3_combout  = (\slave2_inst|sp|wdata [5] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|wdata [5]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~3 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|smemwdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \slave2_inst|sp|smemwdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~2 (
// Equation(s):
// \slave2_inst|sp|Decoder1~2_combout  = (\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Decoder1~1_combout  & !\slave2_inst|sp|counter [0]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|Decoder1~1_combout ),
	.datad(\slave2_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~2 .lut_mask = 16'h00C0;
defparam \slave2_inst|sp|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneive_lcell_comb \slave2_inst|sp|wdata~0 (
// Equation(s):
// \slave2_inst|sp|wdata~0_combout  = (\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Decoder1~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~2_combout  & ((\slave2_inst|sp|wdata [6]))))) # (!\slave2_inst|sp|counter [1] & 
// (((\slave2_inst|sp|wdata [6]))))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|wdata [6]),
	.datad(\slave2_inst|sp|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \slave2_inst|sp|wdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~2 (
// Equation(s):
// \slave2_inst|sp|smemwdata~2_combout  = (reset_sync[2] & \slave2_inst|sp|wdata [6])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\slave2_inst|sp|wdata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~2 .lut_mask = 16'hA0A0;
defparam \slave2_inst|sp|smemwdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \slave2_inst|sp|smemwdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\slave2_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave2_inst|sp|smemwen~q ),
	.ena1(\slave2_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2_inst|sp|smemwdata [6],\slave2_inst|sp|smemwdata [5]}),
	.portaaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM85~feeder (
// Equation(s):
// \slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM85~feeder_combout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM85~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM85~feeder .lut_mask = 16'hFF00;
defparam \slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM85~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \slave2_inst|sp|srdata_OTERM23_OTERM39_NEW_REG84 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM85~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM85 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM23_OTERM39_NEW_REG84 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM23_OTERM39_NEW_REG84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_lcell_comb \slave2_inst|sp|wdata~2 (
// Equation(s):
// \slave2_inst|sp|wdata~2_combout  = (\slave2_inst|sp|counter [1] & (((\slave2_inst|sp|wdata [4])))) # (!\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Decoder1~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~2_combout  & 
// ((\slave2_inst|sp|wdata [4])))))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|wdata [4]),
	.datad(\slave2_inst|sp|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~2 .lut_mask = 16'hE4F0;
defparam \slave2_inst|sp|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \slave2_inst|sp|wdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~4 (
// Equation(s):
// \slave2_inst|sp|smemwdata~4_combout  = (reset_sync[2] & \slave2_inst|sp|wdata [4])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\slave2_inst|sp|wdata [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~4 .lut_mask = 16'hA0A0;
defparam \slave2_inst|sp|smemwdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N31
dffeas \slave2_inst|sp|smemwdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~4 (
// Equation(s):
// \slave2_inst|sp|Decoder1~4_combout  = (\slave2_inst|sp|counter [2] & (\slave2_inst|sp|counter [1] & \slave2_inst|sp|counter [0]))

	.dataa(\slave2_inst|sp|counter [2]),
	.datab(gnd),
	.datac(\slave2_inst|sp|counter [1]),
	.datad(\slave2_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~4 .lut_mask = 16'hA000;
defparam \slave2_inst|sp|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \slave2_inst|sp|wdata~3 (
// Equation(s):
// \slave2_inst|sp|wdata~3_combout  = (\slave2_inst|sp|Decoder1~4_combout  & ((\slave2_inst|sp|Decoder1~1_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave2_inst|sp|Decoder1~1_combout  & (\slave2_inst|sp|wdata [7])))) # 
// (!\slave2_inst|sp|Decoder1~4_combout  & (((\slave2_inst|sp|wdata [7]))))

	.dataa(\slave2_inst|sp|Decoder1~4_combout ),
	.datab(\slave2_inst|sp|Decoder1~1_combout ),
	.datac(\slave2_inst|sp|wdata [7]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~3 .lut_mask = 16'hF870;
defparam \slave2_inst|sp|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \slave2_inst|sp|wdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~5 (
// Equation(s):
// \slave2_inst|sp|smemwdata~5_combout  = (reset_sync[2] & \slave2_inst|sp|wdata [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave2_inst|sp|wdata [7]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~5 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|smemwdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \slave2_inst|sp|smemwdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\slave2_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave2_inst|sp|smemwen~q ),
	.ena1(\slave2_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2_inst|sp|smemwdata [7],\slave2_inst|sp|smemwdata [4]}),
	.portaaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \slave2_inst|sp|srdata_OTERM23_OTERM39_NEW_REG86 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM87 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM23_OTERM39_NEW_REG86 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM23_OTERM39_NEW_REG86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \slave2_inst|sp|Mux0~0 (
// Equation(s):
// \slave2_inst|sp|Mux0~0_combout  = (\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|counter [2]) # ((\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout )))) # (!\slave2_inst|sp|counter [1] & (!\slave2_inst|sp|counter [2] & 
// ((\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Mux0~0 .lut_mask = 16'hB9A8;
defparam \slave2_inst|sp|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N21
dffeas \slave2_inst|sp|srdata_OTERM23_OTERM39_NEW_REG88 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM89 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM23_OTERM39_NEW_REG88 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM23_OTERM39_NEW_REG88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \slave2_inst|sp|Mux0~1 (
// Equation(s):
// \slave2_inst|sp|Mux0~1_combout  = (\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM83  & ((\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM89  & ((\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM87 ))) # (!\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM89  & 
// (\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM85 )))) # (!\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM83  & (((\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM89 ))))

	.dataa(\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM83 ),
	.datab(\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM85 ),
	.datac(\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM87 ),
	.datad(\slave2_inst|sp|srdata_OTERM23_OTERM39_OTERM89 ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Mux0~1 .lut_mask = 16'hF588;
defparam \slave2_inst|sp|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \slave2_inst|sp|srdata~0 (
// Equation(s):
// \slave2_inst|sp|srdata~0_combout  = (\slave2_inst|sp|srdata_OTERM23_OTERM37  & ((\slave2_inst|sp|Mux0~1_combout ))) # (!\slave2_inst|sp|srdata_OTERM23_OTERM37  & (\slave2_inst|sp|Mux0~3_combout ))

	.dataa(\slave2_inst|sp|Mux0~3_combout ),
	.datab(gnd),
	.datac(\slave2_inst|sp|srdata_OTERM23_OTERM37 ),
	.datad(\slave2_inst|sp|Mux0~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|srdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|srdata~0 .lut_mask = 16'hFA0A;
defparam \slave2_inst|sp|srdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \slave2_inst|sp|srdata~1 (
// Equation(s):
// \slave2_inst|sp|srdata~1_combout  = (\slave2_inst|sp|srdata_OTERM17  & (((\slave2_inst|sp|srdata_OTERM19 )))) # (!\slave2_inst|sp|srdata_OTERM17  & ((\slave2_inst|sp|srdata_OTERM21  & ((\slave2_inst|sp|srdata~0_combout ))) # 
// (!\slave2_inst|sp|srdata_OTERM21  & (\slave2_inst|sp|srdata_OTERM19 ))))

	.dataa(\slave2_inst|sp|srdata_OTERM17 ),
	.datab(\slave2_inst|sp|srdata_OTERM21 ),
	.datac(\slave2_inst|sp|srdata_OTERM19 ),
	.datad(\slave2_inst|sp|srdata~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|srdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|srdata~1 .lut_mask = 16'hF4B0;
defparam \slave2_inst|sp|srdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \slave3_bridge|slave|srdata_OTERM5~feeder (
// Equation(s):
// \slave3_bridge|slave|srdata_OTERM5~feeder_combout  = \slave3_bridge|slave|Selector15~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|Selector15~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_bridge|slave|srdata_OTERM5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_OTERM5~feeder .lut_mask = 16'hF0F0;
defparam \slave3_bridge|slave|srdata_OTERM5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \slave3_bridge|slave|srdata_NEW_REG4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|srdata_OTERM5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|srdata_OTERM5 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_NEW_REG4 .is_wysiwyg = "true";
defparam \slave3_bridge|slave|srdata_NEW_REG4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \slave3_bridge|slave|srdata_OTERM1~feeder (
// Equation(s):
// \slave3_bridge|slave|srdata_OTERM1~feeder_combout  = \slave3_bridge|slave|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|slave|counter [0]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|srdata_OTERM1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_OTERM1~feeder .lut_mask = 16'hFF00;
defparam \slave3_bridge|slave|srdata_OTERM1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \slave3_bridge|slave|srdata_NEW_REG0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|srdata_OTERM1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|srdata_OTERM1 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_NEW_REG0 .is_wysiwyg = "true";
defparam \slave3_bridge|slave|srdata_NEW_REG0 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \slave3_bridge|slave|srdata_NEW_REG2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|srdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|srdata_OTERM3 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_NEW_REG2 .is_wysiwyg = "true";
defparam \slave3_bridge|slave|srdata_NEW_REG2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N30
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|c_bits[0]~1 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|c_bits[0]~1_combout  = \slave3_bridge|uart_module|receiver|c_bits [0] $ (((\slave3_bridge|uart_module|receiver|state.RX_DATA~q  & \slave3_bridge|uart_module|receiver|Equal2~2_combout )))

	.dataa(\slave3_bridge|uart_module|receiver|state.RX_DATA~q ),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|receiver|c_bits [0]),
	.datad(\slave3_bridge|uart_module|receiver|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|c_bits[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_bits[0]~1 .lut_mask = 16'h5AF0;
defparam \slave3_bridge|uart_module|receiver|c_bits[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N31
dffeas \slave3_bridge|uart_module|receiver|c_bits[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|c_bits[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_bits[0] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_bits[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N20
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|c_bits[1]~2 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|c_bits[1]~2_combout  = \slave3_bridge|uart_module|receiver|c_bits [1] $ (((\slave3_bridge|uart_module|receiver|c_bits [0] & (\slave3_bridge|uart_module|receiver|Equal2~2_combout  & 
// \slave3_bridge|uart_module|receiver|state.RX_DATA~q ))))

	.dataa(\slave3_bridge|uart_module|receiver|c_bits [0]),
	.datab(\slave3_bridge|uart_module|receiver|Equal2~2_combout ),
	.datac(\slave3_bridge|uart_module|receiver|c_bits [1]),
	.datad(\slave3_bridge|uart_module|receiver|state.RX_DATA~q ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|c_bits[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_bits[1]~2 .lut_mask = 16'h78F0;
defparam \slave3_bridge|uart_module|receiver|c_bits[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N21
dffeas \slave3_bridge|uart_module|receiver|c_bits[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|c_bits[1]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_bits[1] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_bits[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N18
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|c_bits[2]~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|c_bits[2]~0_combout  = (\slave3_bridge|uart_module|receiver|state.RX_DATA~q  & \slave3_bridge|uart_module|receiver|Equal2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|receiver|state.RX_DATA~q ),
	.datad(\slave3_bridge|uart_module|receiver|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|c_bits[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_bits[2]~0 .lut_mask = 16'hF000;
defparam \slave3_bridge|uart_module|receiver|c_bits[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N30
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|c_bits[2]~3 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|c_bits[2]~3_combout  = \slave3_bridge|uart_module|receiver|c_bits [2] $ (((\slave3_bridge|uart_module|receiver|c_bits [0] & (\slave3_bridge|uart_module|receiver|c_bits [1] & 
// \slave3_bridge|uart_module|receiver|c_bits[2]~0_combout ))))

	.dataa(\slave3_bridge|uart_module|receiver|c_bits [0]),
	.datab(\slave3_bridge|uart_module|receiver|c_bits [1]),
	.datac(\slave3_bridge|uart_module|receiver|c_bits [2]),
	.datad(\slave3_bridge|uart_module|receiver|c_bits[2]~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|c_bits[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_bits[2]~3 .lut_mask = 16'h78F0;
defparam \slave3_bridge|uart_module|receiver|c_bits[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N31
dffeas \slave3_bridge|uart_module|receiver|c_bits[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|c_bits[2]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_bits[2] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_bits[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N12
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector2~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector2~0_combout  = (\slave3_bridge|uart_module|receiver|c_bits [0] & (\slave3_bridge|uart_module|receiver|Equal2~2_combout  & (\slave3_bridge|uart_module|receiver|c_bits [1] & 
// \slave3_bridge|uart_module|receiver|c_bits [2])))

	.dataa(\slave3_bridge|uart_module|receiver|c_bits [0]),
	.datab(\slave3_bridge|uart_module|receiver|Equal2~2_combout ),
	.datac(\slave3_bridge|uart_module|receiver|c_bits [1]),
	.datad(\slave3_bridge|uart_module|receiver|c_bits [2]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector2~0 .lut_mask = 16'h8000;
defparam \slave3_bridge|uart_module|receiver|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y34_N1
cycloneive_io_ibuf \GPIO_0_BRIDGE_S_RX~input (
	.i(GPIO_0_BRIDGE_S_RX),
	.ibar(gnd),
	.o(\GPIO_0_BRIDGE_S_RX~input_o ));
// synopsys translate_off
defparam \GPIO_0_BRIDGE_S_RX~input .bus_hold = "false";
defparam \GPIO_0_BRIDGE_S_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N0
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|rx_sync~feeder (
// Equation(s):
// \slave3_bridge|uart_module|receiver|rx_sync~feeder_combout  = \GPIO_0_BRIDGE_S_RX~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\GPIO_0_BRIDGE_S_RX~input_o ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|rx_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|rx_sync~feeder .lut_mask = 16'hFF00;
defparam \slave3_bridge|uart_module|receiver|rx_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N1
dffeas \slave3_bridge|uart_module|receiver|rx_sync (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|rx_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(reset_sync[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|rx_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|rx_sync .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|rx_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N6
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector5~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector5~0_combout  = (\slave3_bridge|uart_module|receiver|state.RX_DATA~q ) # ((\slave3_bridge|uart_module|receiver|state.RX_END~q ) # ((\slave3_bridge|uart_module|receiver|state.RX_START~q  & 
// !\slave3_bridge|uart_module|receiver|Equal0~3_combout )))

	.dataa(\slave3_bridge|uart_module|receiver|state.RX_DATA~q ),
	.datab(\slave3_bridge|uart_module|receiver|state.RX_START~q ),
	.datac(\slave3_bridge|uart_module|receiver|state.RX_END~q ),
	.datad(\slave3_bridge|uart_module|receiver|Equal0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector5~0 .lut_mask = 16'hFAFE;
defparam \slave3_bridge|uart_module|receiver|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N16
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Add0~14 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Add0~14_combout  = (\slave3_bridge|uart_module|receiver|c_clocks [7] & (!\slave3_bridge|uart_module|receiver|Add0~13 )) # (!\slave3_bridge|uart_module|receiver|c_clocks [7] & 
// ((\slave3_bridge|uart_module|receiver|Add0~13 ) # (GND)))
// \slave3_bridge|uart_module|receiver|Add0~15  = CARRY((!\slave3_bridge|uart_module|receiver|Add0~13 ) # (!\slave3_bridge|uart_module|receiver|c_clocks [7]))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|c_clocks [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|receiver|Add0~13 ),
	.combout(\slave3_bridge|uart_module|receiver|Add0~14_combout ),
	.cout(\slave3_bridge|uart_module|receiver|Add0~15 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Add0~14 .lut_mask = 16'h3C3F;
defparam \slave3_bridge|uart_module|receiver|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N18
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Add0~16 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Add0~16_combout  = (\slave3_bridge|uart_module|receiver|c_clocks [8] & (\slave3_bridge|uart_module|receiver|Add0~15  $ (GND))) # (!\slave3_bridge|uart_module|receiver|c_clocks [8] & 
// (!\slave3_bridge|uart_module|receiver|Add0~15  & VCC))
// \slave3_bridge|uart_module|receiver|Add0~17  = CARRY((\slave3_bridge|uart_module|receiver|c_clocks [8] & !\slave3_bridge|uart_module|receiver|Add0~15 ))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|c_clocks [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|receiver|Add0~15 ),
	.combout(\slave3_bridge|uart_module|receiver|Add0~16_combout ),
	.cout(\slave3_bridge|uart_module|receiver|Add0~17 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Add0~16 .lut_mask = 16'hC30C;
defparam \slave3_bridge|uart_module|receiver|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N0
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector8~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector8~0_combout  = (\slave3_bridge|uart_module|receiver|state.RX_IDLE~q  & \slave3_bridge|uart_module|receiver|Add0~16_combout )

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|receiver|Add0~16_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector8~0 .lut_mask = 16'hCC00;
defparam \slave3_bridge|uart_module|receiver|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N1
dffeas \slave3_bridge|uart_module|receiver|c_clocks[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|receiver|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_clocks[8] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N20
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Add0~18 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Add0~18_combout  = (\slave3_bridge|uart_module|receiver|c_clocks [9] & (!\slave3_bridge|uart_module|receiver|Add0~17 )) # (!\slave3_bridge|uart_module|receiver|c_clocks [9] & 
// ((\slave3_bridge|uart_module|receiver|Add0~17 ) # (GND)))
// \slave3_bridge|uart_module|receiver|Add0~19  = CARRY((!\slave3_bridge|uart_module|receiver|Add0~17 ) # (!\slave3_bridge|uart_module|receiver|c_clocks [9]))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|c_clocks [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|receiver|Add0~17 ),
	.combout(\slave3_bridge|uart_module|receiver|Add0~18_combout ),
	.cout(\slave3_bridge|uart_module|receiver|Add0~19 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Add0~18 .lut_mask = 16'h3C3F;
defparam \slave3_bridge|uart_module|receiver|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N12
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector7~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector7~0_combout  = (\slave3_bridge|uart_module|receiver|Selector5~0_combout  & ((\slave3_bridge|uart_module|receiver|Add0~18_combout ) # ((!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & 
// \slave3_bridge|uart_module|receiver|c_clocks [9])))) # (!\slave3_bridge|uart_module|receiver|Selector5~0_combout  & (!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & (\slave3_bridge|uart_module|receiver|c_clocks [9])))

	.dataa(\slave3_bridge|uart_module|receiver|Selector5~0_combout ),
	.datab(\slave3_bridge|uart_module|receiver|Selector4~0_combout ),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [9]),
	.datad(\slave3_bridge|uart_module|receiver|Add0~18_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector7~0 .lut_mask = 16'hBA30;
defparam \slave3_bridge|uart_module|receiver|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N13
dffeas \slave3_bridge|uart_module|receiver|c_clocks[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_clocks[9] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N24
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector6~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector6~0_combout  = (\slave3_bridge|uart_module|receiver|state.RX_START~q ) # ((!\slave3_bridge|uart_module|receiver|Equal2~2_combout  & ((\slave3_bridge|uart_module|receiver|state.RX_DATA~q ) # 
// (\slave3_bridge|uart_module|receiver|state.RX_END~q ))))

	.dataa(\slave3_bridge|uart_module|receiver|state.RX_DATA~q ),
	.datab(\slave3_bridge|uart_module|receiver|state.RX_START~q ),
	.datac(\slave3_bridge|uart_module|receiver|state.RX_END~q ),
	.datad(\slave3_bridge|uart_module|receiver|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector6~0 .lut_mask = 16'hCCFE;
defparam \slave3_bridge|uart_module|receiver|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N22
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Add0~20 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Add0~20_combout  = (\slave3_bridge|uart_module|receiver|c_clocks [10] & (\slave3_bridge|uart_module|receiver|Add0~19  $ (GND))) # (!\slave3_bridge|uart_module|receiver|c_clocks [10] & 
// (!\slave3_bridge|uart_module|receiver|Add0~19  & VCC))
// \slave3_bridge|uart_module|receiver|Add0~21  = CARRY((\slave3_bridge|uart_module|receiver|c_clocks [10] & !\slave3_bridge|uart_module|receiver|Add0~19 ))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|c_clocks [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|receiver|Add0~19 ),
	.combout(\slave3_bridge|uart_module|receiver|Add0~20_combout ),
	.cout(\slave3_bridge|uart_module|receiver|Add0~21 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Add0~20 .lut_mask = 16'hC30C;
defparam \slave3_bridge|uart_module|receiver|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N28
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector6~1 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector6~1_combout  = (\slave3_bridge|uart_module|receiver|Selector4~0_combout  & (\slave3_bridge|uart_module|receiver|Selector6~0_combout  & ((\slave3_bridge|uart_module|receiver|Add0~20_combout )))) # 
// (!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & ((\slave3_bridge|uart_module|receiver|c_clocks [10]) # ((\slave3_bridge|uart_module|receiver|Selector6~0_combout  & \slave3_bridge|uart_module|receiver|Add0~20_combout ))))

	.dataa(\slave3_bridge|uart_module|receiver|Selector4~0_combout ),
	.datab(\slave3_bridge|uart_module|receiver|Selector6~0_combout ),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [10]),
	.datad(\slave3_bridge|uart_module|receiver|Add0~20_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector6~1 .lut_mask = 16'hDC50;
defparam \slave3_bridge|uart_module|receiver|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N29
dffeas \slave3_bridge|uart_module|receiver|c_clocks[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_clocks[10] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N24
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Add0~22 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Add0~22_combout  = (\slave3_bridge|uart_module|receiver|c_clocks [11] & (!\slave3_bridge|uart_module|receiver|Add0~21 )) # (!\slave3_bridge|uart_module|receiver|c_clocks [11] & 
// ((\slave3_bridge|uart_module|receiver|Add0~21 ) # (GND)))
// \slave3_bridge|uart_module|receiver|Add0~23  = CARRY((!\slave3_bridge|uart_module|receiver|Add0~21 ) # (!\slave3_bridge|uart_module|receiver|c_clocks [11]))

	.dataa(\slave3_bridge|uart_module|receiver|c_clocks [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|receiver|Add0~21 ),
	.combout(\slave3_bridge|uart_module|receiver|Add0~22_combout ),
	.cout(\slave3_bridge|uart_module|receiver|Add0~23 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Add0~22 .lut_mask = 16'h5A5F;
defparam \slave3_bridge|uart_module|receiver|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N20
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector5~1 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector5~1_combout  = (\slave3_bridge|uart_module|receiver|Selector5~0_combout  & ((\slave3_bridge|uart_module|receiver|Add0~22_combout ) # ((!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & 
// \slave3_bridge|uart_module|receiver|c_clocks [11])))) # (!\slave3_bridge|uart_module|receiver|Selector5~0_combout  & (!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & (\slave3_bridge|uart_module|receiver|c_clocks [11])))

	.dataa(\slave3_bridge|uart_module|receiver|Selector5~0_combout ),
	.datab(\slave3_bridge|uart_module|receiver|Selector4~0_combout ),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [11]),
	.datad(\slave3_bridge|uart_module|receiver|Add0~22_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector5~1 .lut_mask = 16'hBA30;
defparam \slave3_bridge|uart_module|receiver|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N21
dffeas \slave3_bridge|uart_module|receiver|c_clocks[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_clocks[11] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N26
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Add0~24 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Add0~24_combout  = \slave3_bridge|uart_module|receiver|c_clocks [12] $ (!\slave3_bridge|uart_module|receiver|Add0~23 )

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|c_clocks [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(\slave3_bridge|uart_module|receiver|Add0~23 ),
	.combout(\slave3_bridge|uart_module|receiver|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Add0~24 .lut_mask = 16'hC3C3;
defparam \slave3_bridge|uart_module|receiver|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N8
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector4~1 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector4~1_combout  = (\slave3_bridge|uart_module|receiver|Add0~24_combout  & ((\slave3_bridge|uart_module|receiver|Selector6~0_combout ) # ((!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & 
// \slave3_bridge|uart_module|receiver|c_clocks [12])))) # (!\slave3_bridge|uart_module|receiver|Add0~24_combout  & (!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & (\slave3_bridge|uart_module|receiver|c_clocks [12])))

	.dataa(\slave3_bridge|uart_module|receiver|Add0~24_combout ),
	.datab(\slave3_bridge|uart_module|receiver|Selector4~0_combout ),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [12]),
	.datad(\slave3_bridge|uart_module|receiver|Selector6~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector4~1 .lut_mask = 16'hBA30;
defparam \slave3_bridge|uart_module|receiver|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N9
dffeas \slave3_bridge|uart_module|receiver|c_clocks[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_clocks[12] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N16
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Equal0~1 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Equal0~1_combout  = (\slave3_bridge|uart_module|receiver|c_clocks [9] & (\slave3_bridge|uart_module|receiver|c_clocks [11] & (!\slave3_bridge|uart_module|receiver|c_clocks [12] & 
// !\slave3_bridge|uart_module|receiver|c_clocks [10])))

	.dataa(\slave3_bridge|uart_module|receiver|c_clocks [9]),
	.datab(\slave3_bridge|uart_module|receiver|c_clocks [11]),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [12]),
	.datad(\slave3_bridge|uart_module|receiver|c_clocks [10]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Equal0~1 .lut_mask = 16'h0008;
defparam \slave3_bridge|uart_module|receiver|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N30
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Equal0~2 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Equal0~2_combout  = (\slave3_bridge|uart_module|receiver|c_clocks [5] & (!\slave3_bridge|uart_module|receiver|c_clocks [6] & (!\slave3_bridge|uart_module|receiver|c_clocks [4] & 
// \slave3_bridge|uart_module|receiver|c_clocks [3])))

	.dataa(\slave3_bridge|uart_module|receiver|c_clocks [5]),
	.datab(\slave3_bridge|uart_module|receiver|c_clocks [6]),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [4]),
	.datad(\slave3_bridge|uart_module|receiver|c_clocks [3]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Equal0~2 .lut_mask = 16'h0200;
defparam \slave3_bridge|uart_module|receiver|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N10
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Equal0~3 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Equal0~3_combout  = (\slave3_bridge|uart_module|receiver|Equal0~1_combout  & (\slave3_bridge|uart_module|receiver|Equal0~0_combout  & (!\slave3_bridge|uart_module|receiver|c_clocks [2] & 
// \slave3_bridge|uart_module|receiver|Equal0~2_combout )))

	.dataa(\slave3_bridge|uart_module|receiver|Equal0~1_combout ),
	.datab(\slave3_bridge|uart_module|receiver|Equal0~0_combout ),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [2]),
	.datad(\slave3_bridge|uart_module|receiver|Equal0~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Equal0~3 .lut_mask = 16'h0800;
defparam \slave3_bridge|uart_module|receiver|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N28
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector1~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector1~0_combout  = (\slave3_bridge|uart_module|receiver|state.RX_IDLE~q  & (((\slave3_bridge|uart_module|receiver|state.RX_START~q  & !\slave3_bridge|uart_module|receiver|Equal0~3_combout )))) # 
// (!\slave3_bridge|uart_module|receiver|state.RX_IDLE~q  & (((\slave3_bridge|uart_module|receiver|state.RX_START~q  & !\slave3_bridge|uart_module|receiver|Equal0~3_combout )) # (!\slave3_bridge|uart_module|receiver|rx_sync~q )))

	.dataa(\slave3_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.datab(\slave3_bridge|uart_module|receiver|rx_sync~q ),
	.datac(\slave3_bridge|uart_module|receiver|state.RX_START~q ),
	.datad(\slave3_bridge|uart_module|receiver|Equal0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector1~0 .lut_mask = 16'h11F1;
defparam \slave3_bridge|uart_module|receiver|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N29
dffeas \slave3_bridge|uart_module|receiver|state.RX_START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|state.RX_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|state.RX_START .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|state.RX_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N8
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector3~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector3~0_combout  = (\slave3_bridge|uart_module|receiver|Selector2~0_combout  & (\slave3_bridge|uart_module|receiver|state.RX_START~q  & ((\slave3_bridge|uart_module|receiver|Equal0~3_combout )))) # 
// (!\slave3_bridge|uart_module|receiver|Selector2~0_combout  & ((\slave3_bridge|uart_module|receiver|state.RX_DATA~q ) # ((\slave3_bridge|uart_module|receiver|state.RX_START~q  & \slave3_bridge|uart_module|receiver|Equal0~3_combout ))))

	.dataa(\slave3_bridge|uart_module|receiver|Selector2~0_combout ),
	.datab(\slave3_bridge|uart_module|receiver|state.RX_START~q ),
	.datac(\slave3_bridge|uart_module|receiver|state.RX_DATA~q ),
	.datad(\slave3_bridge|uart_module|receiver|Equal0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector3~0 .lut_mask = 16'hDC50;
defparam \slave3_bridge|uart_module|receiver|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N9
dffeas \slave3_bridge|uart_module|receiver|state.RX_DATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|state.RX_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|state.RX_DATA .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|state.RX_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N4
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector2~1 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector2~1_combout  = (\slave3_bridge|uart_module|receiver|state.RX_DATA~q  & ((\slave3_bridge|uart_module|receiver|Selector2~0_combout ) # ((!\slave3_bridge|uart_module|receiver|Equal2~2_combout  & 
// \slave3_bridge|uart_module|receiver|state.RX_END~q )))) # (!\slave3_bridge|uart_module|receiver|state.RX_DATA~q  & (!\slave3_bridge|uart_module|receiver|Equal2~2_combout  & (\slave3_bridge|uart_module|receiver|state.RX_END~q )))

	.dataa(\slave3_bridge|uart_module|receiver|state.RX_DATA~q ),
	.datab(\slave3_bridge|uart_module|receiver|Equal2~2_combout ),
	.datac(\slave3_bridge|uart_module|receiver|state.RX_END~q ),
	.datad(\slave3_bridge|uart_module|receiver|Selector2~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector2~1 .lut_mask = 16'hBA30;
defparam \slave3_bridge|uart_module|receiver|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N5
dffeas \slave3_bridge|uart_module|receiver|state.RX_END (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|state.RX_END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|state.RX_END .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|state.RX_END .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N22
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector0~2 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector0~2_combout  = (\slave3_bridge|uart_module|receiver|Equal2~2_combout  & (!\slave3_bridge|uart_module|receiver|state.RX_END~q  & ((\slave3_bridge|uart_module|receiver|state.RX_IDLE~q ) # 
// (!\slave3_bridge|uart_module|receiver|rx_sync~q )))) # (!\slave3_bridge|uart_module|receiver|Equal2~2_combout  & (((\slave3_bridge|uart_module|receiver|state.RX_IDLE~q ) # (!\slave3_bridge|uart_module|receiver|rx_sync~q ))))

	.dataa(\slave3_bridge|uart_module|receiver|Equal2~2_combout ),
	.datab(\slave3_bridge|uart_module|receiver|state.RX_END~q ),
	.datac(\slave3_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.datad(\slave3_bridge|uart_module|receiver|rx_sync~q ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector0~2 .lut_mask = 16'h7077;
defparam \slave3_bridge|uart_module|receiver|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N23
dffeas \slave3_bridge|uart_module|receiver|state.RX_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|state.RX_IDLE .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|state.RX_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N2
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector4~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector4~0_combout  = (\slave3_bridge|uart_module|receiver|state.RX_IDLE~q ) # (!\slave3_bridge|uart_module|receiver|rx_sync~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.datad(\slave3_bridge|uart_module|receiver|rx_sync~q ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector4~0 .lut_mask = 16'hF0FF;
defparam \slave3_bridge|uart_module|receiver|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N28
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector16~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector16~0_combout  = (!\slave3_bridge|uart_module|receiver|c_clocks [0] & \slave3_bridge|uart_module|receiver|state.RX_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [0]),
	.datad(\slave3_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector16~0 .lut_mask = 16'h0F00;
defparam \slave3_bridge|uart_module|receiver|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N29
dffeas \slave3_bridge|uart_module|receiver|c_clocks[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|receiver|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_clocks[0] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N2
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Add0~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Add0~1  = CARRY(\slave3_bridge|uart_module|receiver|c_clocks [0])

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|c_clocks [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\slave3_bridge|uart_module|receiver|Add0~1 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Add0~0 .lut_mask = 16'h33CC;
defparam \slave3_bridge|uart_module|receiver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N4
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Add0~2 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Add0~2_combout  = (\slave3_bridge|uart_module|receiver|c_clocks [1] & (!\slave3_bridge|uart_module|receiver|Add0~1 )) # (!\slave3_bridge|uart_module|receiver|c_clocks [1] & ((\slave3_bridge|uart_module|receiver|Add0~1 ) 
// # (GND)))
// \slave3_bridge|uart_module|receiver|Add0~3  = CARRY((!\slave3_bridge|uart_module|receiver|Add0~1 ) # (!\slave3_bridge|uart_module|receiver|c_clocks [1]))

	.dataa(\slave3_bridge|uart_module|receiver|c_clocks [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|receiver|Add0~1 ),
	.combout(\slave3_bridge|uart_module|receiver|Add0~2_combout ),
	.cout(\slave3_bridge|uart_module|receiver|Add0~3 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Add0~2 .lut_mask = 16'h5A5F;
defparam \slave3_bridge|uart_module|receiver|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N30
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector15~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector15~0_combout  = (\slave3_bridge|uart_module|receiver|Add0~2_combout  & \slave3_bridge|uart_module|receiver|state.RX_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|receiver|Add0~2_combout ),
	.datad(\slave3_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector15~0 .lut_mask = 16'hF000;
defparam \slave3_bridge|uart_module|receiver|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N31
dffeas \slave3_bridge|uart_module|receiver|c_clocks[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|receiver|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_clocks[1] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N6
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Add0~4 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Add0~4_combout  = (\slave3_bridge|uart_module|receiver|c_clocks [2] & (\slave3_bridge|uart_module|receiver|Add0~3  $ (GND))) # (!\slave3_bridge|uart_module|receiver|c_clocks [2] & 
// (!\slave3_bridge|uart_module|receiver|Add0~3  & VCC))
// \slave3_bridge|uart_module|receiver|Add0~5  = CARRY((\slave3_bridge|uart_module|receiver|c_clocks [2] & !\slave3_bridge|uart_module|receiver|Add0~3 ))

	.dataa(\slave3_bridge|uart_module|receiver|c_clocks [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|receiver|Add0~3 ),
	.combout(\slave3_bridge|uart_module|receiver|Add0~4_combout ),
	.cout(\slave3_bridge|uart_module|receiver|Add0~5 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Add0~4 .lut_mask = 16'hA50A;
defparam \slave3_bridge|uart_module|receiver|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N4
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector14~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector14~0_combout  = (\slave3_bridge|uart_module|receiver|Selector4~0_combout  & (\slave3_bridge|uart_module|receiver|Add0~4_combout  & ((\slave3_bridge|uart_module|receiver|Selector5~0_combout )))) # 
// (!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & ((\slave3_bridge|uart_module|receiver|c_clocks [2]) # ((\slave3_bridge|uart_module|receiver|Add0~4_combout  & \slave3_bridge|uart_module|receiver|Selector5~0_combout ))))

	.dataa(\slave3_bridge|uart_module|receiver|Selector4~0_combout ),
	.datab(\slave3_bridge|uart_module|receiver|Add0~4_combout ),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [2]),
	.datad(\slave3_bridge|uart_module|receiver|Selector5~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector14~0 .lut_mask = 16'hDC50;
defparam \slave3_bridge|uart_module|receiver|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N5
dffeas \slave3_bridge|uart_module|receiver|c_clocks[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_clocks[2] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N8
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Add0~6 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Add0~6_combout  = (\slave3_bridge|uart_module|receiver|c_clocks [3] & (!\slave3_bridge|uart_module|receiver|Add0~5 )) # (!\slave3_bridge|uart_module|receiver|c_clocks [3] & ((\slave3_bridge|uart_module|receiver|Add0~5 ) 
// # (GND)))
// \slave3_bridge|uart_module|receiver|Add0~7  = CARRY((!\slave3_bridge|uart_module|receiver|Add0~5 ) # (!\slave3_bridge|uart_module|receiver|c_clocks [3]))

	.dataa(\slave3_bridge|uart_module|receiver|c_clocks [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|receiver|Add0~5 ),
	.combout(\slave3_bridge|uart_module|receiver|Add0~6_combout ),
	.cout(\slave3_bridge|uart_module|receiver|Add0~7 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Add0~6 .lut_mask = 16'h5A5F;
defparam \slave3_bridge|uart_module|receiver|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N26
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector17~2 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector17~2_combout  = (!\slave3_bridge|uart_module|receiver|state.RX_END~q  & !\slave3_bridge|uart_module|receiver|state.RX_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|receiver|state.RX_END~q ),
	.datad(\slave3_bridge|uart_module|receiver|state.RX_DATA~q ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector17~2 .lut_mask = 16'h000F;
defparam \slave3_bridge|uart_module|receiver|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N18
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector13~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector13~0_combout  = (\slave3_bridge|uart_module|receiver|Equal0~3_combout  & (((!\slave3_bridge|uart_module|receiver|Selector17~2_combout  & !\slave3_bridge|uart_module|receiver|Equal2~2_combout )))) # 
// (!\slave3_bridge|uart_module|receiver|Equal0~3_combout  & ((\slave3_bridge|uart_module|receiver|state.RX_START~q ) # ((!\slave3_bridge|uart_module|receiver|Selector17~2_combout  & !\slave3_bridge|uart_module|receiver|Equal2~2_combout ))))

	.dataa(\slave3_bridge|uart_module|receiver|Equal0~3_combout ),
	.datab(\slave3_bridge|uart_module|receiver|state.RX_START~q ),
	.datac(\slave3_bridge|uart_module|receiver|Selector17~2_combout ),
	.datad(\slave3_bridge|uart_module|receiver|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector13~0 .lut_mask = 16'h444F;
defparam \slave3_bridge|uart_module|receiver|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N2
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector13~1 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector13~1_combout  = (\slave3_bridge|uart_module|receiver|Add0~6_combout  & ((\slave3_bridge|uart_module|receiver|Selector13~0_combout ) # ((!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & 
// \slave3_bridge|uart_module|receiver|c_clocks [3])))) # (!\slave3_bridge|uart_module|receiver|Add0~6_combout  & (!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & (\slave3_bridge|uart_module|receiver|c_clocks [3])))

	.dataa(\slave3_bridge|uart_module|receiver|Add0~6_combout ),
	.datab(\slave3_bridge|uart_module|receiver|Selector4~0_combout ),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [3]),
	.datad(\slave3_bridge|uart_module|receiver|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector13~1 .lut_mask = 16'hBA30;
defparam \slave3_bridge|uart_module|receiver|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N3
dffeas \slave3_bridge|uart_module|receiver|c_clocks[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_clocks[3] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N10
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Add0~8 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Add0~8_combout  = (\slave3_bridge|uart_module|receiver|c_clocks [4] & (\slave3_bridge|uart_module|receiver|Add0~7  $ (GND))) # (!\slave3_bridge|uart_module|receiver|c_clocks [4] & 
// (!\slave3_bridge|uart_module|receiver|Add0~7  & VCC))
// \slave3_bridge|uart_module|receiver|Add0~9  = CARRY((\slave3_bridge|uart_module|receiver|c_clocks [4] & !\slave3_bridge|uart_module|receiver|Add0~7 ))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|c_clocks [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|receiver|Add0~7 ),
	.combout(\slave3_bridge|uart_module|receiver|Add0~8_combout ),
	.cout(\slave3_bridge|uart_module|receiver|Add0~9 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Add0~8 .lut_mask = 16'hC30C;
defparam \slave3_bridge|uart_module|receiver|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N14
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector12~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector12~0_combout  = (\slave3_bridge|uart_module|receiver|Add0~8_combout  & ((\slave3_bridge|uart_module|receiver|Selector6~0_combout ) # ((!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & 
// \slave3_bridge|uart_module|receiver|c_clocks [4])))) # (!\slave3_bridge|uart_module|receiver|Add0~8_combout  & (!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & (\slave3_bridge|uart_module|receiver|c_clocks [4])))

	.dataa(\slave3_bridge|uart_module|receiver|Add0~8_combout ),
	.datab(\slave3_bridge|uart_module|receiver|Selector4~0_combout ),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [4]),
	.datad(\slave3_bridge|uart_module|receiver|Selector6~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector12~0 .lut_mask = 16'hBA30;
defparam \slave3_bridge|uart_module|receiver|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N15
dffeas \slave3_bridge|uart_module|receiver|c_clocks[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_clocks[4] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N12
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Add0~10 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Add0~10_combout  = (\slave3_bridge|uart_module|receiver|c_clocks [5] & (!\slave3_bridge|uart_module|receiver|Add0~9 )) # (!\slave3_bridge|uart_module|receiver|c_clocks [5] & ((\slave3_bridge|uart_module|receiver|Add0~9 
// ) # (GND)))
// \slave3_bridge|uart_module|receiver|Add0~11  = CARRY((!\slave3_bridge|uart_module|receiver|Add0~9 ) # (!\slave3_bridge|uart_module|receiver|c_clocks [5]))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|c_clocks [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|receiver|Add0~9 ),
	.combout(\slave3_bridge|uart_module|receiver|Add0~10_combout ),
	.cout(\slave3_bridge|uart_module|receiver|Add0~11 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Add0~10 .lut_mask = 16'h3C3F;
defparam \slave3_bridge|uart_module|receiver|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N26
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector11~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector11~0_combout  = (\slave3_bridge|uart_module|receiver|Add0~10_combout  & ((\slave3_bridge|uart_module|receiver|Selector5~0_combout ) # ((!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & 
// \slave3_bridge|uart_module|receiver|c_clocks [5])))) # (!\slave3_bridge|uart_module|receiver|Add0~10_combout  & (!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & (\slave3_bridge|uart_module|receiver|c_clocks [5])))

	.dataa(\slave3_bridge|uart_module|receiver|Add0~10_combout ),
	.datab(\slave3_bridge|uart_module|receiver|Selector4~0_combout ),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [5]),
	.datad(\slave3_bridge|uart_module|receiver|Selector5~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector11~0 .lut_mask = 16'hBA30;
defparam \slave3_bridge|uart_module|receiver|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N27
dffeas \slave3_bridge|uart_module|receiver|c_clocks[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_clocks[5] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N14
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Add0~12 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Add0~12_combout  = (\slave3_bridge|uart_module|receiver|c_clocks [6] & (\slave3_bridge|uart_module|receiver|Add0~11  $ (GND))) # (!\slave3_bridge|uart_module|receiver|c_clocks [6] & 
// (!\slave3_bridge|uart_module|receiver|Add0~11  & VCC))
// \slave3_bridge|uart_module|receiver|Add0~13  = CARRY((\slave3_bridge|uart_module|receiver|c_clocks [6] & !\slave3_bridge|uart_module|receiver|Add0~11 ))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|c_clocks [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_bridge|uart_module|receiver|Add0~11 ),
	.combout(\slave3_bridge|uart_module|receiver|Add0~12_combout ),
	.cout(\slave3_bridge|uart_module|receiver|Add0~13 ));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Add0~12 .lut_mask = 16'hC30C;
defparam \slave3_bridge|uart_module|receiver|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N18
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector10~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector10~0_combout  = (\slave3_bridge|uart_module|receiver|Add0~12_combout  & ((\slave3_bridge|uart_module|receiver|Selector6~0_combout ) # ((!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & 
// \slave3_bridge|uart_module|receiver|c_clocks [6])))) # (!\slave3_bridge|uart_module|receiver|Add0~12_combout  & (!\slave3_bridge|uart_module|receiver|Selector4~0_combout  & (\slave3_bridge|uart_module|receiver|c_clocks [6])))

	.dataa(\slave3_bridge|uart_module|receiver|Add0~12_combout ),
	.datab(\slave3_bridge|uart_module|receiver|Selector4~0_combout ),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [6]),
	.datad(\slave3_bridge|uart_module|receiver|Selector6~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector10~0 .lut_mask = 16'hBA30;
defparam \slave3_bridge|uart_module|receiver|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N19
dffeas \slave3_bridge|uart_module|receiver|c_clocks[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_clocks[6] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N10
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector9~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector9~0_combout  = (\slave3_bridge|uart_module|receiver|Add0~14_combout  & \slave3_bridge|uart_module|receiver|state.RX_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|receiver|Add0~14_combout ),
	.datad(\slave3_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector9~0 .lut_mask = 16'hF000;
defparam \slave3_bridge|uart_module|receiver|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N11
dffeas \slave3_bridge|uart_module|receiver|c_clocks[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|receiver|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|c_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|c_clocks[7] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|c_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N22
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Equal0~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Equal0~0_combout  = (!\slave3_bridge|uart_module|receiver|c_clocks [7] & (\slave3_bridge|uart_module|receiver|c_clocks [1] & (!\slave3_bridge|uart_module|receiver|c_clocks [8] & 
// \slave3_bridge|uart_module|receiver|c_clocks [0])))

	.dataa(\slave3_bridge|uart_module|receiver|c_clocks [7]),
	.datab(\slave3_bridge|uart_module|receiver|c_clocks [1]),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [8]),
	.datad(\slave3_bridge|uart_module|receiver|c_clocks [0]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Equal0~0 .lut_mask = 16'h0400;
defparam \slave3_bridge|uart_module|receiver|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N0
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Equal2~1 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Equal2~1_combout  = (!\slave3_bridge|uart_module|receiver|c_clocks [5] & (\slave3_bridge|uart_module|receiver|c_clocks [6] & (\slave3_bridge|uart_module|receiver|c_clocks [4] & 
// !\slave3_bridge|uart_module|receiver|c_clocks [3])))

	.dataa(\slave3_bridge|uart_module|receiver|c_clocks [5]),
	.datab(\slave3_bridge|uart_module|receiver|c_clocks [6]),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [4]),
	.datad(\slave3_bridge|uart_module|receiver|c_clocks [3]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Equal2~1 .lut_mask = 16'h0040;
defparam \slave3_bridge|uart_module|receiver|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N6
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Equal2~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Equal2~0_combout  = (!\slave3_bridge|uart_module|receiver|c_clocks [9] & (\slave3_bridge|uart_module|receiver|c_clocks [10] & (\slave3_bridge|uart_module|receiver|c_clocks [12] & 
// !\slave3_bridge|uart_module|receiver|c_clocks [11])))

	.dataa(\slave3_bridge|uart_module|receiver|c_clocks [9]),
	.datab(\slave3_bridge|uart_module|receiver|c_clocks [10]),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [12]),
	.datad(\slave3_bridge|uart_module|receiver|c_clocks [11]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Equal2~0 .lut_mask = 16'h0040;
defparam \slave3_bridge|uart_module|receiver|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N24
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Equal2~2 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Equal2~2_combout  = (\slave3_bridge|uart_module|receiver|Equal0~0_combout  & (\slave3_bridge|uart_module|receiver|Equal2~1_combout  & (\slave3_bridge|uart_module|receiver|c_clocks [2] & 
// \slave3_bridge|uart_module|receiver|Equal2~0_combout )))

	.dataa(\slave3_bridge|uart_module|receiver|Equal0~0_combout ),
	.datab(\slave3_bridge|uart_module|receiver|Equal2~1_combout ),
	.datac(\slave3_bridge|uart_module|receiver|c_clocks [2]),
	.datad(\slave3_bridge|uart_module|receiver|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Equal2~2 .lut_mask = 16'h8000;
defparam \slave3_bridge|uart_module|receiver|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N16
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector17~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector17~0_combout  = (\slave3_bridge|uart_module|receiver|ready~q  & (((\slave3_bridge|uart_module|receiver|state.RX_END~q ) # (\slave3_bridge|uart_module|receiver|state.RX_DATA~q )) # 
// (!\slave3_bridge|uart_module|receiver|state.RX_IDLE~q )))

	.dataa(\slave3_bridge|uart_module|receiver|state.RX_IDLE~q ),
	.datab(\slave3_bridge|uart_module|receiver|ready~q ),
	.datac(\slave3_bridge|uart_module|receiver|state.RX_END~q ),
	.datad(\slave3_bridge|uart_module|receiver|state.RX_DATA~q ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector17~0 .lut_mask = 16'hCCC4;
defparam \slave3_bridge|uart_module|receiver|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N14
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Selector17~1 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Selector17~1_combout  = (\slave3_bridge|uart_module|receiver|Selector17~0_combout ) # ((\slave3_bridge|uart_module|receiver|Equal2~2_combout  & \slave3_bridge|uart_module|receiver|state.RX_END~q ))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|Equal2~2_combout ),
	.datac(\slave3_bridge|uart_module|receiver|state.RX_END~q ),
	.datad(\slave3_bridge|uart_module|receiver|Selector17~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Selector17~1 .lut_mask = 16'hFFC0;
defparam \slave3_bridge|uart_module|receiver|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N15
dffeas \slave3_bridge|uart_module|receiver|ready (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|ready .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N18
cycloneive_lcell_comb \slave3_bridge|prev_u_rx_ready~0 (
// Equation(s):
// \slave3_bridge|prev_u_rx_ready~0_combout  = (reset_sync[2] & \slave3_bridge|uart_module|receiver|ready~q )

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|receiver|ready~q ),
	.cin(gnd),
	.combout(\slave3_bridge|prev_u_rx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|prev_u_rx_ready~0 .lut_mask = 16'hCC00;
defparam \slave3_bridge|prev_u_rx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N19
dffeas \slave3_bridge|prev_u_rx_ready (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|prev_u_rx_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|prev_u_rx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|prev_u_rx_ready .is_wysiwyg = "true";
defparam \slave3_bridge|prev_u_rx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N10
cycloneive_lcell_comb \slave3_bridge|rdata_received~2 (
// Equation(s):
// \slave3_bridge|rdata_received~2_combout  = (\slave3_bridge|state.IDLE~q  & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|state.IDLE~q ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|rdata_received~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|rdata_received~2 .lut_mask = 16'hF000;
defparam \slave3_bridge|rdata_received~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cycloneive_lcell_comb \slave3_bridge|rdata_received~3 (
// Equation(s):
// \slave3_bridge|rdata_received~3_combout  = ((\slave3_bridge|uart_module|receiver|ready~q  & (!\slave3_bridge|prev_u_rx_ready~q  & \slave3_bridge|state.RDATA~q ))) # (!\slave3_bridge|rdata_received~2_combout )

	.dataa(\slave3_bridge|uart_module|receiver|ready~q ),
	.datab(\slave3_bridge|prev_u_rx_ready~q ),
	.datac(\slave3_bridge|state.RDATA~q ),
	.datad(\slave3_bridge|rdata_received~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|rdata_received~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|rdata_received~3 .lut_mask = 16'h20FF;
defparam \slave3_bridge|rdata_received~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N14
cycloneive_lcell_comb \slave3_bridge|rdata_received~4 (
// Equation(s):
// \slave3_bridge|rdata_received~4_combout  = (\slave3_bridge|rdata_received~3_combout  & (\slave3_bridge|state.IDLE~q  & (reset_sync[2]))) # (!\slave3_bridge|rdata_received~3_combout  & (((\slave3_bridge|rdata_received~q ))))

	.dataa(\slave3_bridge|state.IDLE~q ),
	.datab(reset_sync[2]),
	.datac(\slave3_bridge|rdata_received~q ),
	.datad(\slave3_bridge|rdata_received~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|rdata_received~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|rdata_received~4 .lut_mask = 16'h88F0;
defparam \slave3_bridge|rdata_received~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N15
dffeas \slave3_bridge|rdata_received (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|rdata_received~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|rdata_received~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|rdata_received .is_wysiwyg = "true";
defparam \slave3_bridge|rdata_received .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N16
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Decoder0~3 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Decoder0~3_combout  = (\slave3_bridge|uart_module|receiver|c_bits [0] & (\slave3_bridge|uart_module|receiver|c_bits [1] & (\slave3_bridge|uart_module|receiver|c_bits [2] & 
// \slave3_bridge|uart_module|receiver|c_bits[2]~0_combout )))

	.dataa(\slave3_bridge|uart_module|receiver|c_bits [0]),
	.datab(\slave3_bridge|uart_module|receiver|c_bits [1]),
	.datac(\slave3_bridge|uart_module|receiver|c_bits [2]),
	.datad(\slave3_bridge|uart_module|receiver|c_bits[2]~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Decoder0~3 .lut_mask = 16'h8000;
defparam \slave3_bridge|uart_module|receiver|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N0
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|temp_data[7]~3 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|temp_data[7]~3_combout  = (\slave3_bridge|uart_module|receiver|Decoder0~3_combout  & (\slave3_bridge|uart_module|receiver|rx_sync~q )) # (!\slave3_bridge|uart_module|receiver|Decoder0~3_combout  & 
// ((\slave3_bridge|uart_module|receiver|temp_data [7])))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|rx_sync~q ),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [7]),
	.datad(\slave3_bridge|uart_module|receiver|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|temp_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[7]~3 .lut_mask = 16'hCCF0;
defparam \slave3_bridge|uart_module|receiver|temp_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N1
dffeas \slave3_bridge|uart_module|receiver|temp_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|temp_data[7]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[7] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N28
cycloneive_lcell_comb \slave3_bridge|latched_rdata~3 (
// Equation(s):
// \slave3_bridge|latched_rdata~3_combout  = (\slave3_bridge|uart_module|receiver|temp_data [7] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [7]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|latched_rdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|latched_rdata~3 .lut_mask = 16'hF000;
defparam \slave3_bridge|latched_rdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N29
dffeas \slave3_bridge|latched_rdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|latched_rdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\slave3_bridge|state.IDLE~q ),
	.sload(gnd),
	.ena(\slave3_bridge|rdata_received~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|latched_rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|latched_rdata[7] .is_wysiwyg = "true";
defparam \slave3_bridge|latched_rdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[7]~6 (
// Equation(s):
// \slave3_bridge|sp_memrdata[7]~6_combout  = (\slave3_bridge|state.RDATA~q  & ((\slave3_bridge|rdata_received~q  & ((\slave3_bridge|latched_rdata [7]))) # (!\slave3_bridge|rdata_received~q  & (\slave3_bridge|uart_module|receiver|temp_data [7]))))

	.dataa(\slave3_bridge|rdata_received~q ),
	.datab(\slave3_bridge|uart_module|receiver|temp_data [7]),
	.datac(\slave3_bridge|state.RDATA~q ),
	.datad(\slave3_bridge|latched_rdata [7]),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[7]~6 .lut_mask = 16'hE040;
defparam \slave3_bridge|sp_memrdata[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N30
cycloneive_lcell_comb \slave3_bridge|lmem_wen (
// Equation(s):
// \slave3_bridge|lmem_wen~combout  = (!\slave3_bridge|slave|smemaddr [11] & \slave3_bridge|slave|smemwen~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|smemaddr [11]),
	.datad(\slave3_bridge|slave|smemwen~q ),
	.cin(gnd),
	.combout(\slave3_bridge|lmem_wen~combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|lmem_wen .lut_mask = 16'h0F00;
defparam \slave3_bridge|lmem_wen .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N12
cycloneive_lcell_comb \slave3_bridge|lmem_ren (
// Equation(s):
// \slave3_bridge|lmem_ren~combout  = (!\slave3_bridge|slave|smemaddr [11] & \slave3_bridge|slave|smemren~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|smemaddr [11]),
	.datad(\slave3_bridge|slave|smemren~q ),
	.cin(gnd),
	.combout(\slave3_bridge|lmem_ren~combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|lmem_ren .lut_mask = 16'h0F00;
defparam \slave3_bridge|lmem_ren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
cycloneive_lcell_comb \slave3_bridge|slave|Decoder0~7 (
// Equation(s):
// \slave3_bridge|slave|Decoder0~7_combout  = (\slave3_bridge|slave|counter [2] & !\slave3_bridge|slave|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|counter [2]),
	.datad(\slave3_bridge|slave|counter [1]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Decoder0~7 .lut_mask = 16'h00F0;
defparam \slave3_bridge|slave|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneive_lcell_comb \slave3_bridge|slave|Decoder1~0 (
// Equation(s):
// \slave3_bridge|slave|Decoder1~0_combout  = (!\slave3_bridge|slave|counter [3] & (!\slave3_bridge|slave|counter [0] & (\slave3_bridge|slave|Equal2~0_combout  & \slave3_bridge|slave|Selector10~0_combout )))

	.dataa(\slave3_bridge|slave|counter [3]),
	.datab(\slave3_bridge|slave|counter [0]),
	.datac(\slave3_bridge|slave|Equal2~0_combout ),
	.datad(\slave3_bridge|slave|Selector10~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Decoder1~0 .lut_mask = 16'h1000;
defparam \slave3_bridge|slave|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
cycloneive_lcell_comb \slave3_bridge|slave|wdata~4 (
// Equation(s):
// \slave3_bridge|slave|wdata~4_combout  = (\slave3_bridge|slave|Decoder0~7_combout  & ((\slave3_bridge|slave|Decoder1~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Decoder1~0_combout  & ((\slave3_bridge|slave|wdata [4]))))) 
// # (!\slave3_bridge|slave|Decoder0~7_combout  & (((\slave3_bridge|slave|wdata [4]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_bridge|slave|Decoder0~7_combout ),
	.datac(\slave3_bridge|slave|wdata [4]),
	.datad(\slave3_bridge|slave|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|wdata~4 .lut_mask = 16'hB8F0;
defparam \slave3_bridge|slave|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N17
dffeas \slave3_bridge|slave|wdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|wdata[4] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N14
cycloneive_lcell_comb \slave3_bridge|slave|smemwdata~6 (
// Equation(s):
// \slave3_bridge|slave|smemwdata~6_combout  = (\slave3_bridge|slave|wdata [4] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|wdata [4]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemwdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata~6 .lut_mask = 16'hF000;
defparam \slave3_bridge|slave|smemwdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N15
dffeas \slave3_bridge|slave|smemwdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemwdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|slave|smemwdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata[4] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
cycloneive_lcell_comb \slave3_bridge|slave|Decoder0~4 (
// Equation(s):
// \slave3_bridge|slave|Decoder0~4_combout  = (!\slave3_bridge|slave|counter [3] & (!\slave3_bridge|slave|counter [0] & (\slave3_bridge|slave|Equal2~0_combout  & \slave3_bridge|slave|Selector7~2_combout )))

	.dataa(\slave3_bridge|slave|counter [3]),
	.datab(\slave3_bridge|slave|counter [0]),
	.datac(\slave3_bridge|slave|Equal2~0_combout ),
	.datad(\slave3_bridge|slave|Selector7~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Decoder0~4 .lut_mask = 16'h1000;
defparam \slave3_bridge|slave|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
cycloneive_lcell_comb \slave3_bridge|slave|Selector29~0 (
// Equation(s):
// \slave3_bridge|slave|Selector29~0_combout  = (\slave3_bridge|slave|Equal1~1_combout  & ((\slave3_bridge|slave|Decoder0~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Decoder0~4_combout  & ((\slave3_bridge|slave|addr 
// [0]))))) # (!\slave3_bridge|slave|Equal1~1_combout  & (((\slave3_bridge|slave|addr [0]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_bridge|slave|Equal1~1_combout ),
	.datac(\slave3_bridge|slave|addr [0]),
	.datad(\slave3_bridge|slave|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector29~0 .lut_mask = 16'hB8F0;
defparam \slave3_bridge|slave|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N23
dffeas \slave3_bridge|slave|addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|addr[0] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N4
cycloneive_lcell_comb \slave3_bridge|slave|smemaddr~6 (
// Equation(s):
// \slave3_bridge|slave|smemaddr~6_combout  = (\slave3_bridge|slave|state.SREADY~q  & ((\slave3_bridge|slave|addr [0]))) # (!\slave3_bridge|slave|state.SREADY~q  & (\slave3_bridge|slave|smemaddr [0]))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.SREADY~q ),
	.datac(\slave3_bridge|slave|smemaddr [0]),
	.datad(\slave3_bridge|slave|addr [0]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr~6 .lut_mask = 16'hFC30;
defparam \slave3_bridge|slave|smemaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N5
dffeas \slave3_bridge|slave|smemaddr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemaddr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr[0] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
cycloneive_lcell_comb \slave3_bridge|slave|Decoder0~3 (
// Equation(s):
// \slave3_bridge|slave|Decoder0~3_combout  = (!\slave3_bridge|slave|counter [3] & (\slave3_bridge|slave|counter [0] & (\slave3_bridge|slave|Equal2~0_combout  & \slave3_bridge|slave|Selector7~2_combout )))

	.dataa(\slave3_bridge|slave|counter [3]),
	.datab(\slave3_bridge|slave|counter [0]),
	.datac(\slave3_bridge|slave|Equal2~0_combout ),
	.datad(\slave3_bridge|slave|Selector7~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Decoder0~3 .lut_mask = 16'h4000;
defparam \slave3_bridge|slave|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
cycloneive_lcell_comb \slave3_bridge|slave|Selector28~0 (
// Equation(s):
// \slave3_bridge|slave|Selector28~0_combout  = (\slave3_bridge|slave|Equal1~1_combout  & ((\slave3_bridge|slave|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Decoder0~3_combout  & ((\slave3_bridge|slave|addr 
// [1]))))) # (!\slave3_bridge|slave|Equal1~1_combout  & (((\slave3_bridge|slave|addr [1]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_bridge|slave|Equal1~1_combout ),
	.datac(\slave3_bridge|slave|addr [1]),
	.datad(\slave3_bridge|slave|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector28~0 .lut_mask = 16'hB8F0;
defparam \slave3_bridge|slave|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N15
dffeas \slave3_bridge|slave|addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|addr[1] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N10
cycloneive_lcell_comb \slave3_bridge|slave|smemaddr~4 (
// Equation(s):
// \slave3_bridge|slave|smemaddr~4_combout  = (\slave3_bridge|slave|state.SREADY~q  & ((\slave3_bridge|slave|addr [1]))) # (!\slave3_bridge|slave|state.SREADY~q  & (\slave3_bridge|slave|smemaddr [1]))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.SREADY~q ),
	.datac(\slave3_bridge|slave|smemaddr [1]),
	.datad(\slave3_bridge|slave|addr [1]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr~4 .lut_mask = 16'hFC30;
defparam \slave3_bridge|slave|smemaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N11
dffeas \slave3_bridge|slave|smemaddr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemaddr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr[1] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N28
cycloneive_lcell_comb \slave3_bridge|slave|Decoder0~5 (
// Equation(s):
// \slave3_bridge|slave|Decoder0~5_combout  = (!\slave3_bridge|slave|counter [2] & \slave3_bridge|slave|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|counter [2]),
	.datad(\slave3_bridge|slave|counter [1]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Decoder0~5 .lut_mask = 16'h0F00;
defparam \slave3_bridge|slave|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneive_lcell_comb \slave3_bridge|slave|Selector27~0 (
// Equation(s):
// \slave3_bridge|slave|Selector27~0_combout  = (\slave3_bridge|slave|Decoder0~5_combout  & ((\slave3_bridge|slave|Decoder0~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Decoder0~4_combout  & ((\slave3_bridge|slave|addr 
// [2]))))) # (!\slave3_bridge|slave|Decoder0~5_combout  & (((\slave3_bridge|slave|addr [2]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_bridge|slave|Decoder0~5_combout ),
	.datac(\slave3_bridge|slave|addr [2]),
	.datad(\slave3_bridge|slave|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector27~0 .lut_mask = 16'hB8F0;
defparam \slave3_bridge|slave|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N21
dffeas \slave3_bridge|slave|addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|addr[2] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N8
cycloneive_lcell_comb \slave3_bridge|slave|smemaddr~5 (
// Equation(s):
// \slave3_bridge|slave|smemaddr~5_combout  = (\slave3_bridge|slave|state.SREADY~q  & ((\slave3_bridge|slave|addr [2]))) # (!\slave3_bridge|slave|state.SREADY~q  & (\slave3_bridge|slave|smemaddr [2]))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.SREADY~q ),
	.datac(\slave3_bridge|slave|smemaddr [2]),
	.datad(\slave3_bridge|slave|addr [2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr~5 .lut_mask = 16'hFC30;
defparam \slave3_bridge|slave|smemaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N9
dffeas \slave3_bridge|slave|smemaddr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemaddr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr[2] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneive_lcell_comb \slave3_bridge|slave|Decoder0~6 (
// Equation(s):
// \slave3_bridge|slave|Decoder0~6_combout  = (!\slave3_bridge|slave|counter [3] & (\slave3_bridge|slave|Equal2~0_combout  & (\slave3_bridge|slave|WideOr8~0_combout  & \bus_inst|decoder|mvalid_decoder|out3~0_combout )))

	.dataa(\slave3_bridge|slave|counter [3]),
	.datab(\slave3_bridge|slave|Equal2~0_combout ),
	.datac(\slave3_bridge|slave|WideOr8~0_combout ),
	.datad(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Decoder0~6 .lut_mask = 16'h4000;
defparam \slave3_bridge|slave|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cycloneive_lcell_comb \slave3_bridge|slave|Selector26~0 (
// Equation(s):
// \slave3_bridge|slave|Selector26~0_combout  = (\slave3_bridge|slave|Decoder0~6_combout  & ((\slave3_bridge|slave|Equal2~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Equal2~1_combout  & ((\slave3_bridge|slave|addr [3]))))) 
// # (!\slave3_bridge|slave|Decoder0~6_combout  & (((\slave3_bridge|slave|addr [3]))))

	.dataa(\slave3_bridge|slave|Decoder0~6_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_bridge|slave|addr [3]),
	.datad(\slave3_bridge|slave|Equal2~1_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector26~0 .lut_mask = 16'hD8F0;
defparam \slave3_bridge|slave|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N3
dffeas \slave3_bridge|slave|addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|addr[3] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N26
cycloneive_lcell_comb \slave3_bridge|slave|smemaddr~7 (
// Equation(s):
// \slave3_bridge|slave|smemaddr~7_combout  = (\slave3_bridge|slave|state.SREADY~q  & ((\slave3_bridge|slave|addr [3]))) # (!\slave3_bridge|slave|state.SREADY~q  & (\slave3_bridge|slave|smemaddr [3]))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.SREADY~q ),
	.datac(\slave3_bridge|slave|smemaddr [3]),
	.datad(\slave3_bridge|slave|addr [3]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr~7 .lut_mask = 16'hFC30;
defparam \slave3_bridge|slave|smemaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N27
dffeas \slave3_bridge|slave|smemaddr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemaddr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr[3] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
cycloneive_lcell_comb \slave3_bridge|slave|Selector25~0 (
// Equation(s):
// \slave3_bridge|slave|Selector25~0_combout  = (\slave3_bridge|slave|Decoder0~7_combout  & ((\slave3_bridge|slave|Decoder0~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Decoder0~4_combout  & ((\slave3_bridge|slave|addr 
// [4]))))) # (!\slave3_bridge|slave|Decoder0~7_combout  & (((\slave3_bridge|slave|addr [4]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_bridge|slave|Decoder0~7_combout ),
	.datac(\slave3_bridge|slave|addr [4]),
	.datad(\slave3_bridge|slave|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector25~0 .lut_mask = 16'hB8F0;
defparam \slave3_bridge|slave|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N29
dffeas \slave3_bridge|slave|addr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|addr[4] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
cycloneive_lcell_comb \slave3_bridge|slave|smemaddr~10 (
// Equation(s):
// \slave3_bridge|slave|smemaddr~10_combout  = (\slave3_bridge|slave|state.SREADY~q  & ((\slave3_bridge|slave|addr [4]))) # (!\slave3_bridge|slave|state.SREADY~q  & (\slave3_bridge|slave|smemaddr [4]))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.SREADY~q ),
	.datac(\slave3_bridge|slave|smemaddr [4]),
	.datad(\slave3_bridge|slave|addr [4]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr~10 .lut_mask = 16'hFC30;
defparam \slave3_bridge|slave|smemaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N13
dffeas \slave3_bridge|slave|smemaddr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemaddr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr[4] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
cycloneive_lcell_comb \slave3_bridge|slave|Selector24~0 (
// Equation(s):
// \slave3_bridge|slave|Selector24~0_combout  = (\slave3_bridge|slave|Decoder0~7_combout  & ((\slave3_bridge|slave|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Decoder0~3_combout  & ((\slave3_bridge|slave|addr 
// [5]))))) # (!\slave3_bridge|slave|Decoder0~7_combout  & (((\slave3_bridge|slave|addr [5]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_bridge|slave|Decoder0~7_combout ),
	.datac(\slave3_bridge|slave|addr [5]),
	.datad(\slave3_bridge|slave|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector24~0 .lut_mask = 16'hB8F0;
defparam \slave3_bridge|slave|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N31
dffeas \slave3_bridge|slave|addr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|addr[5] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneive_lcell_comb \slave3_bridge|slave|smemaddr~9 (
// Equation(s):
// \slave3_bridge|slave|smemaddr~9_combout  = (\slave3_bridge|slave|state.SREADY~q  & (\slave3_bridge|slave|addr [5])) # (!\slave3_bridge|slave|state.SREADY~q  & ((\slave3_bridge|slave|smemaddr [5])))

	.dataa(\slave3_bridge|slave|addr [5]),
	.datab(gnd),
	.datac(\slave3_bridge|slave|smemaddr [5]),
	.datad(\slave3_bridge|slave|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr~9 .lut_mask = 16'hAAF0;
defparam \slave3_bridge|slave|smemaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \slave3_bridge|slave|smemaddr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemaddr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr[5] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
cycloneive_lcell_comb \slave3_bridge|slave|Decoder1~3 (
// Equation(s):
// \slave3_bridge|slave|Decoder1~3_combout  = (\slave3_bridge|slave|counter [2] & \slave3_bridge|slave|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|counter [2]),
	.datad(\slave3_bridge|slave|counter [1]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Decoder1~3 .lut_mask = 16'hF000;
defparam \slave3_bridge|slave|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneive_lcell_comb \slave3_bridge|slave|Selector23~0 (
// Equation(s):
// \slave3_bridge|slave|Selector23~0_combout  = (\slave3_bridge|slave|Decoder1~3_combout  & ((\slave3_bridge|slave|Decoder0~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Decoder0~4_combout  & ((\slave3_bridge|slave|addr 
// [6]))))) # (!\slave3_bridge|slave|Decoder1~3_combout  & (((\slave3_bridge|slave|addr [6]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_bridge|slave|Decoder1~3_combout ),
	.datac(\slave3_bridge|slave|addr [6]),
	.datad(\slave3_bridge|slave|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector23~0 .lut_mask = 16'hB8F0;
defparam \slave3_bridge|slave|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N19
dffeas \slave3_bridge|slave|addr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|addr[6] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneive_lcell_comb \slave3_bridge|slave|smemaddr~8 (
// Equation(s):
// \slave3_bridge|slave|smemaddr~8_combout  = (\slave3_bridge|slave|state.SREADY~q  & ((\slave3_bridge|slave|addr [6]))) # (!\slave3_bridge|slave|state.SREADY~q  & (\slave3_bridge|slave|smemaddr [6]))

	.dataa(\slave3_bridge|slave|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave3_bridge|slave|smemaddr [6]),
	.datad(\slave3_bridge|slave|addr [6]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr~8 .lut_mask = 16'hFA50;
defparam \slave3_bridge|slave|smemaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N27
dffeas \slave3_bridge|slave|smemaddr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemaddr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr[6] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cycloneive_lcell_comb \slave3_bridge|slave|Selector22~0 (
// Equation(s):
// \slave3_bridge|slave|Selector22~0_combout  = (\slave3_bridge|slave|Decoder0~6_combout  & ((\slave3_bridge|slave|Equal3~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Equal3~0_combout  & ((\slave3_bridge|slave|addr [7]))))) 
// # (!\slave3_bridge|slave|Decoder0~6_combout  & (((\slave3_bridge|slave|addr [7]))))

	.dataa(\slave3_bridge|slave|Decoder0~6_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_bridge|slave|addr [7]),
	.datad(\slave3_bridge|slave|Equal3~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector22~0 .lut_mask = 16'hD8F0;
defparam \slave3_bridge|slave|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N7
dffeas \slave3_bridge|slave|addr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|addr[7] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N24
cycloneive_lcell_comb \slave3_bridge|slave|smemaddr~11 (
// Equation(s):
// \slave3_bridge|slave|smemaddr~11_combout  = (\slave3_bridge|slave|state.SREADY~q  & ((\slave3_bridge|slave|addr [7]))) # (!\slave3_bridge|slave|state.SREADY~q  & (\slave3_bridge|slave|smemaddr [7]))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.SREADY~q ),
	.datac(\slave3_bridge|slave|smemaddr [7]),
	.datad(\slave3_bridge|slave|addr [7]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr~11 .lut_mask = 16'hFC30;
defparam \slave3_bridge|slave|smemaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N25
dffeas \slave3_bridge|slave|smemaddr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemaddr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr[7] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cycloneive_lcell_comb \slave3_bridge|slave|Decoder0~2 (
// Equation(s):
// \slave3_bridge|slave|Decoder0~2_combout  = (!\slave3_bridge|slave|counter [0] & \slave3_bridge|slave|Decoder0~0_combout )

	.dataa(\slave3_bridge|slave|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|slave|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Decoder0~2 .lut_mask = 16'h5500;
defparam \slave3_bridge|slave|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneive_lcell_comb \slave3_bridge|slave|Selector21~0 (
// Equation(s):
// \slave3_bridge|slave|Selector21~0_combout  = (\slave3_bridge|slave|counter [1] & (((\slave3_bridge|slave|addr [8])))) # (!\slave3_bridge|slave|counter [1] & ((\slave3_bridge|slave|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # 
// (!\slave3_bridge|slave|Decoder0~2_combout  & ((\slave3_bridge|slave|addr [8])))))

	.dataa(\slave3_bridge|slave|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_bridge|slave|addr [8]),
	.datad(\slave3_bridge|slave|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector21~0 .lut_mask = 16'hE4F0;
defparam \slave3_bridge|slave|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N29
dffeas \slave3_bridge|slave|addr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|addr[8] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N6
cycloneive_lcell_comb \slave3_bridge|slave|smemaddr~3 (
// Equation(s):
// \slave3_bridge|slave|smemaddr~3_combout  = (\slave3_bridge|slave|state.SREADY~q  & ((\slave3_bridge|slave|addr [8]))) # (!\slave3_bridge|slave|state.SREADY~q  & (\slave3_bridge|slave|smemaddr [8]))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.SREADY~q ),
	.datac(\slave3_bridge|slave|smemaddr [8]),
	.datad(\slave3_bridge|slave|addr [8]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr~3 .lut_mask = 16'hFC30;
defparam \slave3_bridge|slave|smemaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N7
dffeas \slave3_bridge|slave|smemaddr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemaddr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemaddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr[8] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemaddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N28
cycloneive_lcell_comb \slave3_bridge|slave|Decoder0~1 (
// Equation(s):
// \slave3_bridge|slave|Decoder0~1_combout  = (\slave3_bridge|slave|counter [0] & !\slave3_bridge|slave|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|counter [0]),
	.datad(\slave3_bridge|slave|counter [1]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Decoder0~1 .lut_mask = 16'h00F0;
defparam \slave3_bridge|slave|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N2
cycloneive_lcell_comb \slave3_bridge|slave|Selector20~0 (
// Equation(s):
// \slave3_bridge|slave|Selector20~0_combout  = (\slave3_bridge|slave|Decoder0~1_combout  & ((\slave3_bridge|slave|Decoder0~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Decoder0~0_combout  & ((\slave3_bridge|slave|addr 
// [9]))))) # (!\slave3_bridge|slave|Decoder0~1_combout  & (((\slave3_bridge|slave|addr [9]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_bridge|slave|Decoder0~1_combout ),
	.datac(\slave3_bridge|slave|addr [9]),
	.datad(\slave3_bridge|slave|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector20~0 .lut_mask = 16'hB8F0;
defparam \slave3_bridge|slave|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N3
dffeas \slave3_bridge|slave|addr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|addr[9] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N14
cycloneive_lcell_comb \slave3_bridge|slave|smemaddr~1 (
// Equation(s):
// \slave3_bridge|slave|smemaddr~1_combout  = (\slave3_bridge|slave|state.SREADY~q  & ((\slave3_bridge|slave|addr [9]))) # (!\slave3_bridge|slave|state.SREADY~q  & (\slave3_bridge|slave|smemaddr [9]))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.SREADY~q ),
	.datac(\slave3_bridge|slave|smemaddr [9]),
	.datad(\slave3_bridge|slave|addr [9]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr~1 .lut_mask = 16'hFC30;
defparam \slave3_bridge|slave|smemaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N15
dffeas \slave3_bridge|slave|smemaddr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemaddr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemaddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr[9] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemaddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneive_lcell_comb \slave3_bridge|slave|Selector19~0 (
// Equation(s):
// \slave3_bridge|slave|Selector19~0_combout  = (\slave3_bridge|slave|counter [1] & ((\slave3_bridge|slave|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Decoder0~2_combout  & ((\slave3_bridge|slave|addr [10]))))) # 
// (!\slave3_bridge|slave|counter [1] & (((\slave3_bridge|slave|addr [10]))))

	.dataa(\slave3_bridge|slave|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_bridge|slave|addr [10]),
	.datad(\slave3_bridge|slave|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Selector19~0 .lut_mask = 16'hD8F0;
defparam \slave3_bridge|slave|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N25
dffeas \slave3_bridge|slave|addr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|addr[10] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N0
cycloneive_lcell_comb \slave3_bridge|slave|smemaddr~2 (
// Equation(s):
// \slave3_bridge|slave|smemaddr~2_combout  = (\slave3_bridge|slave|state.SREADY~q  & ((\slave3_bridge|slave|addr [10]))) # (!\slave3_bridge|slave|state.SREADY~q  & (\slave3_bridge|slave|smemaddr [10]))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|state.SREADY~q ),
	.datac(\slave3_bridge|slave|smemaddr [10]),
	.datad(\slave3_bridge|slave|addr [10]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr~2 .lut_mask = 16'hFC30;
defparam \slave3_bridge|slave|smemaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N1
dffeas \slave3_bridge|slave|smemaddr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemaddr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemaddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemaddr[10] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemaddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
cycloneive_lcell_comb \slave3_bridge|slave|Decoder1~2 (
// Equation(s):
// \slave3_bridge|slave|Decoder1~2_combout  = (!\slave3_bridge|slave|counter [3] & (\slave3_bridge|slave|Equal2~0_combout  & (\slave3_bridge|slave|counter [0] & \slave3_bridge|slave|Selector10~0_combout )))

	.dataa(\slave3_bridge|slave|counter [3]),
	.datab(\slave3_bridge|slave|Equal2~0_combout ),
	.datac(\slave3_bridge|slave|counter [0]),
	.datad(\slave3_bridge|slave|Selector10~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Decoder1~2 .lut_mask = 16'h4000;
defparam \slave3_bridge|slave|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneive_lcell_comb \slave3_bridge|slave|wdata~7 (
// Equation(s):
// \slave3_bridge|slave|wdata~7_combout  = (\slave3_bridge|slave|Decoder0~7_combout  & ((\slave3_bridge|slave|Decoder1~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Decoder1~2_combout  & ((\slave3_bridge|slave|wdata [5]))))) 
// # (!\slave3_bridge|slave|Decoder0~7_combout  & (((\slave3_bridge|slave|wdata [5]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_bridge|slave|Decoder0~7_combout ),
	.datac(\slave3_bridge|slave|wdata [5]),
	.datad(\slave3_bridge|slave|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|wdata~7 .lut_mask = 16'hB8F0;
defparam \slave3_bridge|slave|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N1
dffeas \slave3_bridge|slave|wdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|wdata[5] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N6
cycloneive_lcell_comb \slave3_bridge|slave|smemwdata~9 (
// Equation(s):
// \slave3_bridge|slave|smemwdata~9_combout  = (\slave3_bridge|slave|wdata [5] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|wdata [5]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemwdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata~9 .lut_mask = 16'hF000;
defparam \slave3_bridge|slave|smemwdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N7
dffeas \slave3_bridge|slave|smemwdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemwdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|slave|smemwdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata[5] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
cycloneive_lcell_comb \slave3_bridge|slave|wdata~6 (
// Equation(s):
// \slave3_bridge|slave|wdata~6_combout  = (\slave3_bridge|slave|Decoder1~3_combout  & ((\slave3_bridge|slave|Decoder1~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Decoder1~0_combout  & ((\slave3_bridge|slave|wdata [6]))))) 
// # (!\slave3_bridge|slave|Decoder1~3_combout  & (((\slave3_bridge|slave|wdata [6]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_bridge|slave|Decoder1~3_combout ),
	.datac(\slave3_bridge|slave|wdata [6]),
	.datad(\slave3_bridge|slave|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|wdata~6 .lut_mask = 16'hB8F0;
defparam \slave3_bridge|slave|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N5
dffeas \slave3_bridge|slave|wdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|wdata[6] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N20
cycloneive_lcell_comb \slave3_bridge|slave|smemwdata~8 (
// Equation(s):
// \slave3_bridge|slave|smemwdata~8_combout  = (\slave3_bridge|slave|wdata [6] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|wdata [6]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemwdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata~8 .lut_mask = 16'hF000;
defparam \slave3_bridge|slave|smemwdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N21
dffeas \slave3_bridge|slave|smemwdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemwdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|slave|smemwdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata[6] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneive_lcell_comb \slave3_bridge|slave|Decoder1~1 (
// Equation(s):
// \slave3_bridge|slave|Decoder1~1_combout  = (!\slave3_bridge|slave|counter [3] & (\slave3_bridge|slave|Equal2~0_combout  & \slave3_bridge|slave|Selector10~0_combout ))

	.dataa(\slave3_bridge|slave|counter [3]),
	.datab(\slave3_bridge|slave|Equal2~0_combout ),
	.datac(gnd),
	.datad(\slave3_bridge|slave|Selector10~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Decoder1~1 .lut_mask = 16'h4400;
defparam \slave3_bridge|slave|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cycloneive_lcell_comb \slave3_bridge|slave|wdata~5 (
// Equation(s):
// \slave3_bridge|slave|wdata~5_combout  = (\slave3_bridge|slave|Decoder1~1_combout  & ((\slave3_bridge|slave|Equal3~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Equal3~0_combout  & ((\slave3_bridge|slave|wdata [7]))))) # 
// (!\slave3_bridge|slave|Decoder1~1_combout  & (((\slave3_bridge|slave|wdata [7]))))

	.dataa(\slave3_bridge|slave|Decoder1~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_bridge|slave|wdata [7]),
	.datad(\slave3_bridge|slave|Equal3~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|wdata~5 .lut_mask = 16'hD8F0;
defparam \slave3_bridge|slave|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N5
dffeas \slave3_bridge|slave|wdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|wdata[7] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N18
cycloneive_lcell_comb \slave3_bridge|slave|smemwdata~7 (
// Equation(s):
// \slave3_bridge|slave|smemwdata~7_combout  = (\slave3_bridge|slave|wdata [7] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|wdata [7]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemwdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata~7 .lut_mask = 16'hF000;
defparam \slave3_bridge|slave|smemwdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N19
dffeas \slave3_bridge|slave|smemwdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemwdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|slave|smemwdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata[7] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemwdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\slave3_bridge|lmem_wen~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave3_bridge|lmem_wen~combout ),
	.ena1(\slave3_bridge|lmem_ren~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave3_bridge|slave|smemwdata [7],\slave3_bridge|slave|smemwdata [6],\slave3_bridge|slave|smemwdata [5],\slave3_bridge|slave|smemwdata [4]}),
	.portaaddr({\slave3_bridge|slave|smemaddr [10],\slave3_bridge|slave|smemaddr [9],\slave3_bridge|slave|smemaddr [8],\slave3_bridge|slave|smemaddr [7],\slave3_bridge|slave|smemaddr [6],\slave3_bridge|slave|smemaddr [5],\slave3_bridge|slave|smemaddr [4],\slave3_bridge|slave|smemaddr [3],
\slave3_bridge|slave|smemaddr [2],\slave3_bridge|slave|smemaddr [1],\slave3_bridge|slave|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\slave3_bridge|slave|smemaddr [10],\slave3_bridge|slave|smemaddr [9],\slave3_bridge|slave|smemaddr [8],\slave3_bridge|slave|smemaddr [7],\slave3_bridge|slave|smemaddr [6],\slave3_bridge|slave|smemaddr [5],\slave3_bridge|slave|smemaddr [4],\slave3_bridge|slave|smemaddr [3],
\slave3_bridge|slave|smemaddr [2],\slave3_bridge|slave|smemaddr [1],\slave3_bridge|slave|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ALTSYNCRAM";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 2047;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2048;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[7]~7 (
// Equation(s):
// \slave3_bridge|sp_memrdata[7]~7_combout  = (\slave3_bridge|sp_memrdata[7]~6_combout ) # ((\slave3_bridge|state.LOCAL~q  & (!\slave3_bridge|state.RDATA~q  & \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\slave3_bridge|sp_memrdata[7]~6_combout ),
	.datab(\slave3_bridge|state.LOCAL~q ),
	.datac(\slave3_bridge|state.RDATA~q ),
	.datad(\slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[7]~7 .lut_mask = 16'hAEAA;
defparam \slave3_bridge|sp_memrdata[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \slave3_bridge|slave|srdata_OTERM7_OTERM27_NEW_REG64 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|sp_memrdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM65 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM27_NEW_REG64 .is_wysiwyg = "true";
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM27_NEW_REG64 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N5
dffeas \slave3_bridge|slave|srdata_OTERM7_OTERM27_NEW_REG58 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|slave|counter [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM59 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM27_NEW_REG58 .is_wysiwyg = "true";
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM27_NEW_REG58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N22
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Decoder0~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Decoder0~0_combout  = (!\slave3_bridge|uart_module|receiver|c_bits [0] & (\slave3_bridge|uart_module|receiver|c_bits [1] & (\slave3_bridge|uart_module|receiver|c_bits [2] & 
// \slave3_bridge|uart_module|receiver|c_bits[2]~0_combout )))

	.dataa(\slave3_bridge|uart_module|receiver|c_bits [0]),
	.datab(\slave3_bridge|uart_module|receiver|c_bits [1]),
	.datac(\slave3_bridge|uart_module|receiver|c_bits [2]),
	.datad(\slave3_bridge|uart_module|receiver|c_bits[2]~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Decoder0~0 .lut_mask = 16'h4000;
defparam \slave3_bridge|uart_module|receiver|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N30
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|temp_data[6]~0 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|temp_data[6]~0_combout  = (\slave3_bridge|uart_module|receiver|Decoder0~0_combout  & (\slave3_bridge|uart_module|receiver|rx_sync~q )) # (!\slave3_bridge|uart_module|receiver|Decoder0~0_combout  & 
// ((\slave3_bridge|uart_module|receiver|temp_data [6])))

	.dataa(\slave3_bridge|uart_module|receiver|rx_sync~q ),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [6]),
	.datad(\slave3_bridge|uart_module|receiver|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|temp_data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[6]~0 .lut_mask = 16'hAAF0;
defparam \slave3_bridge|uart_module|receiver|temp_data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N31
dffeas \slave3_bridge|uart_module|receiver|temp_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|temp_data[6]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[6] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N12
cycloneive_lcell_comb \slave3_bridge|latched_rdata~0 (
// Equation(s):
// \slave3_bridge|latched_rdata~0_combout  = (\slave3_bridge|uart_module|receiver|temp_data [6] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [6]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|latched_rdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|latched_rdata~0 .lut_mask = 16'hF000;
defparam \slave3_bridge|latched_rdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N13
dffeas \slave3_bridge|latched_rdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|latched_rdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\slave3_bridge|state.IDLE~q ),
	.sload(gnd),
	.ena(\slave3_bridge|rdata_received~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|latched_rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|latched_rdata[6] .is_wysiwyg = "true";
defparam \slave3_bridge|latched_rdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N26
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[6]~0 (
// Equation(s):
// \slave3_bridge|sp_memrdata[6]~0_combout  = (\slave3_bridge|state.RDATA~q  & ((\slave3_bridge|rdata_received~q  & (\slave3_bridge|latched_rdata [6])) # (!\slave3_bridge|rdata_received~q  & ((\slave3_bridge|uart_module|receiver|temp_data [6])))))

	.dataa(\slave3_bridge|latched_rdata [6]),
	.datab(\slave3_bridge|rdata_received~q ),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [6]),
	.datad(\slave3_bridge|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[6]~0 .lut_mask = 16'hB800;
defparam \slave3_bridge|sp_memrdata[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[6]~1 (
// Equation(s):
// \slave3_bridge|sp_memrdata[6]~1_combout  = (\slave3_bridge|sp_memrdata[6]~0_combout ) # ((\slave3_bridge|state.LOCAL~q  & (!\slave3_bridge|state.RDATA~q  & \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\slave3_bridge|sp_memrdata[6]~0_combout ),
	.datab(\slave3_bridge|state.LOCAL~q ),
	.datac(\slave3_bridge|state.RDATA~q ),
	.datad(\slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[6]~1 .lut_mask = 16'hAEAA;
defparam \slave3_bridge|sp_memrdata[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N3
dffeas \slave3_bridge|slave|srdata_OTERM7_OTERM27_NEW_REG60 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|sp_memrdata[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM61 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM27_NEW_REG60 .is_wysiwyg = "true";
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM27_NEW_REG60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N28
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Decoder0~1 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Decoder0~1_combout  = (\slave3_bridge|uart_module|receiver|c_bits [0] & (!\slave3_bridge|uart_module|receiver|c_bits [1] & (\slave3_bridge|uart_module|receiver|c_bits [2] & 
// \slave3_bridge|uart_module|receiver|c_bits[2]~0_combout )))

	.dataa(\slave3_bridge|uart_module|receiver|c_bits [0]),
	.datab(\slave3_bridge|uart_module|receiver|c_bits [1]),
	.datac(\slave3_bridge|uart_module|receiver|c_bits [2]),
	.datad(\slave3_bridge|uart_module|receiver|c_bits[2]~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Decoder0~1 .lut_mask = 16'h2000;
defparam \slave3_bridge|uart_module|receiver|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N4
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|temp_data[5]~1 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|temp_data[5]~1_combout  = (\slave3_bridge|uart_module|receiver|Decoder0~1_combout  & (\slave3_bridge|uart_module|receiver|rx_sync~q )) # (!\slave3_bridge|uart_module|receiver|Decoder0~1_combout  & 
// ((\slave3_bridge|uart_module|receiver|temp_data [5])))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|rx_sync~q ),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [5]),
	.datad(\slave3_bridge|uart_module|receiver|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|temp_data[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[5]~1 .lut_mask = 16'hCCF0;
defparam \slave3_bridge|uart_module|receiver|temp_data[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N5
dffeas \slave3_bridge|uart_module|receiver|temp_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|temp_data[5]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[5] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
cycloneive_lcell_comb \slave3_bridge|latched_rdata~1 (
// Equation(s):
// \slave3_bridge|latched_rdata~1_combout  = (reset_sync[2] & \slave3_bridge|uart_module|receiver|temp_data [5])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|receiver|temp_data [5]),
	.cin(gnd),
	.combout(\slave3_bridge|latched_rdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|latched_rdata~1 .lut_mask = 16'hCC00;
defparam \slave3_bridge|latched_rdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N23
dffeas \slave3_bridge|latched_rdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|latched_rdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\slave3_bridge|state.IDLE~q ),
	.sload(gnd),
	.ena(\slave3_bridge|rdata_received~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|latched_rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|latched_rdata[5] .is_wysiwyg = "true";
defparam \slave3_bridge|latched_rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N16
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[5]~2 (
// Equation(s):
// \slave3_bridge|sp_memrdata[5]~2_combout  = (\slave3_bridge|state.RDATA~q  & ((\slave3_bridge|rdata_received~q  & (\slave3_bridge|latched_rdata [5])) # (!\slave3_bridge|rdata_received~q  & ((\slave3_bridge|uart_module|receiver|temp_data [5])))))

	.dataa(\slave3_bridge|latched_rdata [5]),
	.datab(\slave3_bridge|rdata_received~q ),
	.datac(\slave3_bridge|state.RDATA~q ),
	.datad(\slave3_bridge|uart_module|receiver|temp_data [5]),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[5]~2 .lut_mask = 16'hB080;
defparam \slave3_bridge|sp_memrdata[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[5]~3 (
// Equation(s):
// \slave3_bridge|sp_memrdata[5]~3_combout  = (\slave3_bridge|sp_memrdata[5]~2_combout ) # ((\slave3_bridge|state.LOCAL~q  & (!\slave3_bridge|state.RDATA~q  & \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\slave3_bridge|sp_memrdata[5]~2_combout ),
	.datab(\slave3_bridge|state.LOCAL~q ),
	.datac(\slave3_bridge|state.RDATA~q ),
	.datad(\slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[5]~3 .lut_mask = 16'hAEAA;
defparam \slave3_bridge|sp_memrdata[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N9
dffeas \slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM63_NEW_REG136 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|sp_memrdata[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM63_OTERM137 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM63_NEW_REG136 .is_wysiwyg = "true";
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM63_NEW_REG136 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N9
dffeas \slave3_bridge|slave|srdata_OTERM7_OTERM29_NEW_REG42 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|slave|counter [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM43 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM29_NEW_REG42 .is_wysiwyg = "true";
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM29_NEW_REG42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N12
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Decoder0~2 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Decoder0~2_combout  = (!\slave3_bridge|uart_module|receiver|c_bits [0] & (!\slave3_bridge|uart_module|receiver|c_bits [1] & (\slave3_bridge|uart_module|receiver|c_bits [2] & 
// \slave3_bridge|uart_module|receiver|c_bits[2]~0_combout )))

	.dataa(\slave3_bridge|uart_module|receiver|c_bits [0]),
	.datab(\slave3_bridge|uart_module|receiver|c_bits [1]),
	.datac(\slave3_bridge|uart_module|receiver|c_bits [2]),
	.datad(\slave3_bridge|uart_module|receiver|c_bits[2]~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Decoder0~2 .lut_mask = 16'h1000;
defparam \slave3_bridge|uart_module|receiver|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N26
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|temp_data[4]~2 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|temp_data[4]~2_combout  = (\slave3_bridge|uart_module|receiver|Decoder0~2_combout  & (\slave3_bridge|uart_module|receiver|rx_sync~q )) # (!\slave3_bridge|uart_module|receiver|Decoder0~2_combout  & 
// ((\slave3_bridge|uart_module|receiver|temp_data [4])))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|rx_sync~q ),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [4]),
	.datad(\slave3_bridge|uart_module|receiver|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|temp_data[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[4]~2 .lut_mask = 16'hCCF0;
defparam \slave3_bridge|uart_module|receiver|temp_data[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N27
dffeas \slave3_bridge|uart_module|receiver|temp_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|temp_data[4]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[4] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N4
cycloneive_lcell_comb \slave3_bridge|latched_rdata~2 (
// Equation(s):
// \slave3_bridge|latched_rdata~2_combout  = (\slave3_bridge|uart_module|receiver|temp_data [4] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [4]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|latched_rdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|latched_rdata~2 .lut_mask = 16'hF000;
defparam \slave3_bridge|latched_rdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N5
dffeas \slave3_bridge|latched_rdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|latched_rdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\slave3_bridge|state.IDLE~q ),
	.sload(gnd),
	.ena(\slave3_bridge|rdata_received~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|latched_rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|latched_rdata[4] .is_wysiwyg = "true";
defparam \slave3_bridge|latched_rdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[4]~4 (
// Equation(s):
// \slave3_bridge|sp_memrdata[4]~4_combout  = (\slave3_bridge|state.RDATA~q  & ((\slave3_bridge|rdata_received~q  & (\slave3_bridge|latched_rdata [4])) # (!\slave3_bridge|rdata_received~q  & ((\slave3_bridge|uart_module|receiver|temp_data [4])))))

	.dataa(\slave3_bridge|rdata_received~q ),
	.datab(\slave3_bridge|latched_rdata [4]),
	.datac(\slave3_bridge|state.RDATA~q ),
	.datad(\slave3_bridge|uart_module|receiver|temp_data [4]),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[4]~4 .lut_mask = 16'hD080;
defparam \slave3_bridge|sp_memrdata[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[4]~5 (
// Equation(s):
// \slave3_bridge|sp_memrdata[4]~5_combout  = (\slave3_bridge|sp_memrdata[4]~4_combout ) # ((\slave3_bridge|state.LOCAL~q  & (!\slave3_bridge|state.RDATA~q  & \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout )))

	.dataa(\slave3_bridge|sp_memrdata[4]~4_combout ),
	.datab(\slave3_bridge|state.LOCAL~q ),
	.datac(\slave3_bridge|state.RDATA~q ),
	.datad(\slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[4]~5 .lut_mask = 16'hAEAA;
defparam \slave3_bridge|sp_memrdata[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N11
dffeas \slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM63_NEW_REG138 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|sp_memrdata[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM63_OTERM139 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM63_NEW_REG138 .is_wysiwyg = "true";
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM63_NEW_REG138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneive_lcell_comb \slave3_bridge|slave|Mux0~0 (
// Equation(s):
// \slave3_bridge|slave|Mux0~0_combout  = (\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM59  & (((\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM43 )))) # (!\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM59  & 
// ((\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM43  & (\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM63_OTERM137 )) # (!\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM43  & ((\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM63_OTERM139 )))))

	.dataa(\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM63_OTERM137 ),
	.datab(\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM59 ),
	.datac(\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM43 ),
	.datad(\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM63_OTERM139 ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Mux0~0 .lut_mask = 16'hE3E0;
defparam \slave3_bridge|slave|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneive_lcell_comb \slave3_bridge|slave|Mux0~1 (
// Equation(s):
// \slave3_bridge|slave|Mux0~1_combout  = (\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM59  & ((\slave3_bridge|slave|Mux0~0_combout  & (\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM65 )) # (!\slave3_bridge|slave|Mux0~0_combout  & 
// ((\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM61 ))))) # (!\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM59  & (((\slave3_bridge|slave|Mux0~0_combout ))))

	.dataa(\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM65 ),
	.datab(\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM59 ),
	.datac(\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM61 ),
	.datad(\slave3_bridge|slave|Mux0~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Mux0~1 .lut_mask = 16'hBBC0;
defparam \slave3_bridge|slave|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N31
dffeas \slave3_bridge|slave|srdata_OTERM7_NEW_REG24 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|slave|counter [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|srdata_OTERM7_OTERM25 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_OTERM7_NEW_REG24 .is_wysiwyg = "true";
defparam \slave3_bridge|slave|srdata_OTERM7_NEW_REG24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N24
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Decoder0~7 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Decoder0~7_combout  = (\slave3_bridge|uart_module|receiver|c_bits [0] & (\slave3_bridge|uart_module|receiver|c_bits [1] & (!\slave3_bridge|uart_module|receiver|c_bits [2] & 
// \slave3_bridge|uart_module|receiver|c_bits[2]~0_combout )))

	.dataa(\slave3_bridge|uart_module|receiver|c_bits [0]),
	.datab(\slave3_bridge|uart_module|receiver|c_bits [1]),
	.datac(\slave3_bridge|uart_module|receiver|c_bits [2]),
	.datad(\slave3_bridge|uart_module|receiver|c_bits[2]~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Decoder0~7 .lut_mask = 16'h0800;
defparam \slave3_bridge|uart_module|receiver|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N2
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|temp_data[3]~7 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|temp_data[3]~7_combout  = (\slave3_bridge|uart_module|receiver|Decoder0~7_combout  & (\slave3_bridge|uart_module|receiver|rx_sync~q )) # (!\slave3_bridge|uart_module|receiver|Decoder0~7_combout  & 
// ((\slave3_bridge|uart_module|receiver|temp_data [3])))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|rx_sync~q ),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [3]),
	.datad(\slave3_bridge|uart_module|receiver|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|temp_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[3]~7 .lut_mask = 16'hCCF0;
defparam \slave3_bridge|uart_module|receiver|temp_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N3
dffeas \slave3_bridge|uart_module|receiver|temp_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|temp_data[3]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[3] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N2
cycloneive_lcell_comb \slave3_bridge|latched_rdata~7 (
// Equation(s):
// \slave3_bridge|latched_rdata~7_combout  = (\slave3_bridge|uart_module|receiver|temp_data [3] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [3]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|latched_rdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|latched_rdata~7 .lut_mask = 16'hF000;
defparam \slave3_bridge|latched_rdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N3
dffeas \slave3_bridge|latched_rdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|latched_rdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\slave3_bridge|state.IDLE~q ),
	.sload(gnd),
	.ena(\slave3_bridge|rdata_received~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|latched_rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|latched_rdata[3] .is_wysiwyg = "true";
defparam \slave3_bridge|latched_rdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[3]~14 (
// Equation(s):
// \slave3_bridge|sp_memrdata[3]~14_combout  = (\slave3_bridge|state.RDATA~q  & ((\slave3_bridge|rdata_received~q  & (\slave3_bridge|latched_rdata [3])) # (!\slave3_bridge|rdata_received~q  & ((\slave3_bridge|uart_module|receiver|temp_data [3])))))

	.dataa(\slave3_bridge|latched_rdata [3]),
	.datab(\slave3_bridge|uart_module|receiver|temp_data [3]),
	.datac(\slave3_bridge|state.RDATA~q ),
	.datad(\slave3_bridge|rdata_received~q ),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[3]~14 .lut_mask = 16'hA0C0;
defparam \slave3_bridge|sp_memrdata[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cycloneive_lcell_comb \slave3_bridge|slave|wdata~0 (
// Equation(s):
// \slave3_bridge|slave|wdata~0_combout  = (\slave3_bridge|slave|Equal1~1_combout  & ((\slave3_bridge|slave|Decoder1~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Decoder1~0_combout  & ((\slave3_bridge|slave|wdata [0]))))) # 
// (!\slave3_bridge|slave|Equal1~1_combout  & (((\slave3_bridge|slave|wdata [0]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_bridge|slave|Equal1~1_combout ),
	.datac(\slave3_bridge|slave|wdata [0]),
	.datad(\slave3_bridge|slave|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|wdata~0 .lut_mask = 16'hB8F0;
defparam \slave3_bridge|slave|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N9
dffeas \slave3_bridge|slave|wdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|wdata[0] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N22
cycloneive_lcell_comb \slave3_bridge|slave|smemwdata~2 (
// Equation(s):
// \slave3_bridge|slave|smemwdata~2_combout  = (\slave3_bridge|slave|wdata [0] & reset_sync[2])

	.dataa(\slave3_bridge|slave|wdata [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemwdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata~2 .lut_mask = 16'hAA00;
defparam \slave3_bridge|slave|smemwdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N23
dffeas \slave3_bridge|slave|smemwdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemwdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|slave|smemwdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata[0] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneive_lcell_comb \slave3_bridge|slave|wdata~3 (
// Equation(s):
// \slave3_bridge|slave|wdata~3_combout  = (\slave3_bridge|slave|Decoder1~2_combout  & ((\slave3_bridge|slave|Equal1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Equal1~1_combout  & ((\slave3_bridge|slave|wdata [1]))))) # 
// (!\slave3_bridge|slave|Decoder1~2_combout  & (((\slave3_bridge|slave|wdata [1]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_bridge|slave|Decoder1~2_combout ),
	.datac(\slave3_bridge|slave|wdata [1]),
	.datad(\slave3_bridge|slave|Equal1~1_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|wdata~3 .lut_mask = 16'hB8F0;
defparam \slave3_bridge|slave|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \slave3_bridge|slave|wdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|wdata[1] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N2
cycloneive_lcell_comb \slave3_bridge|slave|smemwdata~5 (
// Equation(s):
// \slave3_bridge|slave|smemwdata~5_combout  = (\slave3_bridge|slave|wdata [1] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|wdata [1]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemwdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata~5 .lut_mask = 16'hF000;
defparam \slave3_bridge|slave|smemwdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N3
dffeas \slave3_bridge|slave|smemwdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemwdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|slave|smemwdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata[1] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
cycloneive_lcell_comb \slave3_bridge|slave|wdata~2 (
// Equation(s):
// \slave3_bridge|slave|wdata~2_combout  = (\slave3_bridge|slave|Decoder0~5_combout  & ((\slave3_bridge|slave|Decoder1~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Decoder1~0_combout  & ((\slave3_bridge|slave|wdata [2]))))) 
// # (!\slave3_bridge|slave|Decoder0~5_combout  & (((\slave3_bridge|slave|wdata [2]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_bridge|slave|Decoder0~5_combout ),
	.datac(\slave3_bridge|slave|wdata [2]),
	.datad(\slave3_bridge|slave|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|wdata~2 .lut_mask = 16'hB8F0;
defparam \slave3_bridge|slave|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N3
dffeas \slave3_bridge|slave|wdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|wdata[2] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cycloneive_lcell_comb \slave3_bridge|slave|smemwdata~4 (
// Equation(s):
// \slave3_bridge|slave|smemwdata~4_combout  = (\slave3_bridge|slave|wdata [2] & reset_sync[2])

	.dataa(\slave3_bridge|slave|wdata [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemwdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata~4 .lut_mask = 16'hAA00;
defparam \slave3_bridge|slave|smemwdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N1
dffeas \slave3_bridge|slave|smemwdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemwdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|slave|smemwdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata[2] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
cycloneive_lcell_comb \slave3_bridge|slave|wdata~1 (
// Equation(s):
// \slave3_bridge|slave|wdata~1_combout  = (\slave3_bridge|slave|Decoder1~1_combout  & ((\slave3_bridge|slave|Equal2~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_bridge|slave|Equal2~1_combout  & ((\slave3_bridge|slave|wdata [3]))))) # 
// (!\slave3_bridge|slave|Decoder1~1_combout  & (((\slave3_bridge|slave|wdata [3]))))

	.dataa(\slave3_bridge|slave|Decoder1~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_bridge|slave|wdata [3]),
	.datad(\slave3_bridge|slave|Equal2~1_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|wdata~1 .lut_mask = 16'hD8F0;
defparam \slave3_bridge|slave|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N31
dffeas \slave3_bridge|slave|wdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|wdata[3] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
cycloneive_lcell_comb \slave3_bridge|slave|smemwdata~3 (
// Equation(s):
// \slave3_bridge|slave|smemwdata~3_combout  = (\slave3_bridge|slave|wdata [3] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|slave|wdata [3]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|slave|smemwdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata~3 .lut_mask = 16'hF000;
defparam \slave3_bridge|slave|smemwdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N25
dffeas \slave3_bridge|slave|smemwdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|slave|smemwdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|slave|smemwdata~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|smemwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|smemwdata[3] .is_wysiwyg = "true";
defparam \slave3_bridge|slave|smemwdata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\slave3_bridge|lmem_wen~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave3_bridge|lmem_wen~combout ),
	.ena1(\slave3_bridge|lmem_ren~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave3_bridge|slave|smemwdata [3],\slave3_bridge|slave|smemwdata [2],\slave3_bridge|slave|smemwdata [1],\slave3_bridge|slave|smemwdata [0]}),
	.portaaddr({\slave3_bridge|slave|smemaddr [10],\slave3_bridge|slave|smemaddr [9],\slave3_bridge|slave|smemaddr [8],\slave3_bridge|slave|smemaddr [7],\slave3_bridge|slave|smemaddr [6],\slave3_bridge|slave|smemaddr [5],\slave3_bridge|slave|smemaddr [4],\slave3_bridge|slave|smemaddr [3],
\slave3_bridge|slave|smemaddr [2],\slave3_bridge|slave|smemaddr [1],\slave3_bridge|slave|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\slave3_bridge|slave|smemaddr [10],\slave3_bridge|slave|smemaddr [9],\slave3_bridge|slave|smemaddr [8],\slave3_bridge|slave|smemaddr [7],\slave3_bridge|slave|smemaddr [6],\slave3_bridge|slave|smemaddr [5],\slave3_bridge|slave|smemaddr [4],\slave3_bridge|slave|smemaddr [3],
\slave3_bridge|slave|smemaddr [2],\slave3_bridge|slave|smemaddr [1],\slave3_bridge|slave|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ALTSYNCRAM";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[3]~15 (
// Equation(s):
// \slave3_bridge|sp_memrdata[3]~15_combout  = (\slave3_bridge|sp_memrdata[3]~14_combout ) # ((!\slave3_bridge|state.RDATA~q  & (\slave3_bridge|state.LOCAL~q  & \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\slave3_bridge|state.RDATA~q ),
	.datab(\slave3_bridge|state.LOCAL~q ),
	.datac(\slave3_bridge|sp_memrdata[3]~14_combout ),
	.datad(\slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[3]~15 .lut_mask = 16'hF4F0;
defparam \slave3_bridge|sp_memrdata[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N5
dffeas \slave3_bridge|slave|srdata_OTERM7_OTERM29_NEW_REG48 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|sp_memrdata[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM49 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM29_NEW_REG48 .is_wysiwyg = "true";
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM29_NEW_REG48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N20
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Decoder0~4 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Decoder0~4_combout  = (\slave3_bridge|uart_module|receiver|c_bits [0] & (!\slave3_bridge|uart_module|receiver|c_bits [1] & (!\slave3_bridge|uart_module|receiver|c_bits [2] & 
// \slave3_bridge|uart_module|receiver|c_bits[2]~0_combout )))

	.dataa(\slave3_bridge|uart_module|receiver|c_bits [0]),
	.datab(\slave3_bridge|uart_module|receiver|c_bits [1]),
	.datac(\slave3_bridge|uart_module|receiver|c_bits [2]),
	.datad(\slave3_bridge|uart_module|receiver|c_bits[2]~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Decoder0~4 .lut_mask = 16'h0200;
defparam \slave3_bridge|uart_module|receiver|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N6
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|temp_data[1]~4 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|temp_data[1]~4_combout  = (\slave3_bridge|uart_module|receiver|Decoder0~4_combout  & (\slave3_bridge|uart_module|receiver|rx_sync~q )) # (!\slave3_bridge|uart_module|receiver|Decoder0~4_combout  & 
// ((\slave3_bridge|uart_module|receiver|temp_data [1])))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|rx_sync~q ),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [1]),
	.datad(\slave3_bridge|uart_module|receiver|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|temp_data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[1]~4 .lut_mask = 16'hCCF0;
defparam \slave3_bridge|uart_module|receiver|temp_data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N7
dffeas \slave3_bridge|uart_module|receiver|temp_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|temp_data[1]~4_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[1] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N8
cycloneive_lcell_comb \slave3_bridge|latched_rdata~4 (
// Equation(s):
// \slave3_bridge|latched_rdata~4_combout  = (reset_sync[2] & \slave3_bridge|uart_module|receiver|temp_data [1])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|receiver|temp_data [1]),
	.cin(gnd),
	.combout(\slave3_bridge|latched_rdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|latched_rdata~4 .lut_mask = 16'hCC00;
defparam \slave3_bridge|latched_rdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N9
dffeas \slave3_bridge|latched_rdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|latched_rdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\slave3_bridge|state.IDLE~q ),
	.sload(gnd),
	.ena(\slave3_bridge|rdata_received~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|latched_rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|latched_rdata[1] .is_wysiwyg = "true";
defparam \slave3_bridge|latched_rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[1]~8 (
// Equation(s):
// \slave3_bridge|sp_memrdata[1]~8_combout  = (\slave3_bridge|state.RDATA~q  & ((\slave3_bridge|rdata_received~q  & (\slave3_bridge|latched_rdata [1])) # (!\slave3_bridge|rdata_received~q  & ((\slave3_bridge|uart_module|receiver|temp_data [1])))))

	.dataa(\slave3_bridge|latched_rdata [1]),
	.datab(\slave3_bridge|uart_module|receiver|temp_data [1]),
	.datac(\slave3_bridge|state.RDATA~q ),
	.datad(\slave3_bridge|rdata_received~q ),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[1]~8 .lut_mask = 16'hA0C0;
defparam \slave3_bridge|sp_memrdata[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[1]~9 (
// Equation(s):
// \slave3_bridge|sp_memrdata[1]~9_combout  = (\slave3_bridge|sp_memrdata[1]~8_combout ) # ((!\slave3_bridge|state.RDATA~q  & (\slave3_bridge|state.LOCAL~q  & \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\slave3_bridge|state.RDATA~q ),
	.datab(\slave3_bridge|state.LOCAL~q ),
	.datac(\slave3_bridge|sp_memrdata[1]~8_combout ),
	.datad(\slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[1]~9 .lut_mask = 16'hF4F0;
defparam \slave3_bridge|sp_memrdata[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N1
dffeas \slave3_bridge|slave|srdata_OTERM7_OTERM29_NEW_REG44 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|sp_memrdata[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM45 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM29_NEW_REG44 .is_wysiwyg = "true";
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM29_NEW_REG44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N14
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Decoder0~5 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Decoder0~5_combout  = (!\slave3_bridge|uart_module|receiver|c_bits [0] & (\slave3_bridge|uart_module|receiver|c_bits [1] & (!\slave3_bridge|uart_module|receiver|c_bits [2] & 
// \slave3_bridge|uart_module|receiver|c_bits[2]~0_combout )))

	.dataa(\slave3_bridge|uart_module|receiver|c_bits [0]),
	.datab(\slave3_bridge|uart_module|receiver|c_bits [1]),
	.datac(\slave3_bridge|uart_module|receiver|c_bits [2]),
	.datad(\slave3_bridge|uart_module|receiver|c_bits[2]~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Decoder0~5 .lut_mask = 16'h0400;
defparam \slave3_bridge|uart_module|receiver|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N4
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|temp_data[2]~5 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|temp_data[2]~5_combout  = (\slave3_bridge|uart_module|receiver|Decoder0~5_combout  & (\slave3_bridge|uart_module|receiver|rx_sync~q )) # (!\slave3_bridge|uart_module|receiver|Decoder0~5_combout  & 
// ((\slave3_bridge|uart_module|receiver|temp_data [2])))

	.dataa(\slave3_bridge|uart_module|receiver|rx_sync~q ),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [2]),
	.datad(\slave3_bridge|uart_module|receiver|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|temp_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[2]~5 .lut_mask = 16'hAAF0;
defparam \slave3_bridge|uart_module|receiver|temp_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N5
dffeas \slave3_bridge|uart_module|receiver|temp_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|temp_data[2]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[2] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N0
cycloneive_lcell_comb \slave3_bridge|latched_rdata~5 (
// Equation(s):
// \slave3_bridge|latched_rdata~5_combout  = (reset_sync[2] & \slave3_bridge|uart_module|receiver|temp_data [2])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\slave3_bridge|uart_module|receiver|temp_data [2]),
	.cin(gnd),
	.combout(\slave3_bridge|latched_rdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|latched_rdata~5 .lut_mask = 16'hCC00;
defparam \slave3_bridge|latched_rdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N1
dffeas \slave3_bridge|latched_rdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|latched_rdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\slave3_bridge|state.IDLE~q ),
	.sload(gnd),
	.ena(\slave3_bridge|rdata_received~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|latched_rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|latched_rdata[2] .is_wysiwyg = "true";
defparam \slave3_bridge|latched_rdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N30
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[2]~10 (
// Equation(s):
// \slave3_bridge|sp_memrdata[2]~10_combout  = (\slave3_bridge|state.RDATA~q  & ((\slave3_bridge|rdata_received~q  & (\slave3_bridge|latched_rdata [2])) # (!\slave3_bridge|rdata_received~q  & ((\slave3_bridge|uart_module|receiver|temp_data [2])))))

	.dataa(\slave3_bridge|state.RDATA~q ),
	.datab(\slave3_bridge|latched_rdata [2]),
	.datac(\slave3_bridge|rdata_received~q ),
	.datad(\slave3_bridge|uart_module|receiver|temp_data [2]),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[2]~10 .lut_mask = 16'h8A80;
defparam \slave3_bridge|sp_memrdata[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N0
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[2]~11 (
// Equation(s):
// \slave3_bridge|sp_memrdata[2]~11_combout  = (\slave3_bridge|sp_memrdata[2]~10_combout ) # ((\slave3_bridge|state.LOCAL~q  & (!\slave3_bridge|state.RDATA~q  & \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\slave3_bridge|state.LOCAL~q ),
	.datab(\slave3_bridge|state.RDATA~q ),
	.datac(\slave3_bridge|sp_memrdata[2]~10_combout ),
	.datad(\slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[2]~11 .lut_mask = 16'hF2F0;
defparam \slave3_bridge|sp_memrdata[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N1
dffeas \slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM47_NEW_REG124 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|sp_memrdata[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM47_OTERM125 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM47_NEW_REG124 .is_wysiwyg = "true";
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM47_NEW_REG124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N10
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|Decoder0~6 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|Decoder0~6_combout  = (!\slave3_bridge|uart_module|receiver|c_bits [0] & (!\slave3_bridge|uart_module|receiver|c_bits [1] & (!\slave3_bridge|uart_module|receiver|c_bits [2] & 
// \slave3_bridge|uart_module|receiver|c_bits[2]~0_combout )))

	.dataa(\slave3_bridge|uart_module|receiver|c_bits [0]),
	.datab(\slave3_bridge|uart_module|receiver|c_bits [1]),
	.datac(\slave3_bridge|uart_module|receiver|c_bits [2]),
	.datad(\slave3_bridge|uart_module|receiver|c_bits[2]~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|Decoder0~6 .lut_mask = 16'h0100;
defparam \slave3_bridge|uart_module|receiver|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N8
cycloneive_lcell_comb \slave3_bridge|uart_module|receiver|temp_data[0]~6 (
// Equation(s):
// \slave3_bridge|uart_module|receiver|temp_data[0]~6_combout  = (\slave3_bridge|uart_module|receiver|Decoder0~6_combout  & (\slave3_bridge|uart_module|receiver|rx_sync~q )) # (!\slave3_bridge|uart_module|receiver|Decoder0~6_combout  & 
// ((\slave3_bridge|uart_module|receiver|temp_data [0])))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|receiver|rx_sync~q ),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [0]),
	.datad(\slave3_bridge|uart_module|receiver|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|receiver|temp_data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[0]~6 .lut_mask = 16'hCCF0;
defparam \slave3_bridge|uart_module|receiver|temp_data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N9
dffeas \slave3_bridge|uart_module|receiver|temp_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|receiver|temp_data[0]~6_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|receiver|temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|receiver|temp_data[0] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|receiver|temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N6
cycloneive_lcell_comb \slave3_bridge|latched_rdata~6 (
// Equation(s):
// \slave3_bridge|latched_rdata~6_combout  = (\slave3_bridge|uart_module|receiver|temp_data [0] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [0]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_bridge|latched_rdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|latched_rdata~6 .lut_mask = 16'hF000;
defparam \slave3_bridge|latched_rdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N7
dffeas \slave3_bridge|latched_rdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|latched_rdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\slave3_bridge|state.IDLE~q ),
	.sload(gnd),
	.ena(\slave3_bridge|rdata_received~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|latched_rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|latched_rdata[0] .is_wysiwyg = "true";
defparam \slave3_bridge|latched_rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N20
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[0]~12 (
// Equation(s):
// \slave3_bridge|sp_memrdata[0]~12_combout  = (\slave3_bridge|state.RDATA~q  & ((\slave3_bridge|rdata_received~q  & (\slave3_bridge|latched_rdata [0])) # (!\slave3_bridge|rdata_received~q  & ((\slave3_bridge|uart_module|receiver|temp_data [0])))))

	.dataa(\slave3_bridge|latched_rdata [0]),
	.datab(\slave3_bridge|rdata_received~q ),
	.datac(\slave3_bridge|uart_module|receiver|temp_data [0]),
	.datad(\slave3_bridge|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[0]~12 .lut_mask = 16'hB800;
defparam \slave3_bridge|sp_memrdata[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
cycloneive_lcell_comb \slave3_bridge|sp_memrdata[0]~13 (
// Equation(s):
// \slave3_bridge|sp_memrdata[0]~13_combout  = (\slave3_bridge|sp_memrdata[0]~12_combout ) # ((\slave3_bridge|state.LOCAL~q  & (!\slave3_bridge|state.RDATA~q  & \slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\slave3_bridge|state.LOCAL~q ),
	.datab(\slave3_bridge|state.RDATA~q ),
	.datac(\slave3_bridge|sp_memrdata[0]~12_combout ),
	.datad(\slave3_bridge|local_mem|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\slave3_bridge|sp_memrdata[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|sp_memrdata[0]~13 .lut_mask = 16'hF2F0;
defparam \slave3_bridge|sp_memrdata[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N29
dffeas \slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM47_NEW_REG126 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|sp_memrdata[0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM47_OTERM127 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM47_NEW_REG126 .is_wysiwyg = "true";
defparam \slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM47_NEW_REG126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneive_lcell_comb \slave3_bridge|slave|Mux0~2 (
// Equation(s):
// \slave3_bridge|slave|Mux0~2_combout  = (\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM59  & ((\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM47_OTERM125 ) # ((\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM43 )))) # 
// (!\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM59  & (((!\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM43  & \slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM47_OTERM127 ))))

	.dataa(\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM47_OTERM125 ),
	.datab(\slave3_bridge|slave|srdata_OTERM7_OTERM27_OTERM59 ),
	.datac(\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM43 ),
	.datad(\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM47_OTERM127 ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Mux0~2 .lut_mask = 16'hCBC8;
defparam \slave3_bridge|slave|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
cycloneive_lcell_comb \slave3_bridge|slave|Mux0~3 (
// Equation(s):
// \slave3_bridge|slave|Mux0~3_combout  = (\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM43  & ((\slave3_bridge|slave|Mux0~2_combout  & (\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM49 )) # (!\slave3_bridge|slave|Mux0~2_combout  & 
// ((\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM45 ))))) # (!\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM43  & (((\slave3_bridge|slave|Mux0~2_combout ))))

	.dataa(\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM49 ),
	.datab(\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM45 ),
	.datac(\slave3_bridge|slave|srdata_OTERM7_OTERM29_OTERM43 ),
	.datad(\slave3_bridge|slave|Mux0~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|Mux0~3 .lut_mask = 16'hAFC0;
defparam \slave3_bridge|slave|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneive_lcell_comb \slave3_bridge|slave|srdata~0 (
// Equation(s):
// \slave3_bridge|slave|srdata~0_combout  = (\slave3_bridge|slave|srdata_OTERM7_OTERM25  & (\slave3_bridge|slave|Mux0~1_combout )) # (!\slave3_bridge|slave|srdata_OTERM7_OTERM25  & ((\slave3_bridge|slave|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\slave3_bridge|slave|Mux0~1_combout ),
	.datac(\slave3_bridge|slave|srdata_OTERM7_OTERM25 ),
	.datad(\slave3_bridge|slave|Mux0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|srdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|srdata~0 .lut_mask = 16'hCFC0;
defparam \slave3_bridge|slave|srdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \slave3_bridge|slave|srdata~1 (
// Equation(s):
// \slave3_bridge|slave|srdata~1_combout  = (\slave3_bridge|slave|srdata_OTERM5  & ((\slave3_bridge|slave|srdata_OTERM1  & (\slave3_bridge|slave|srdata_OTERM3 )) # (!\slave3_bridge|slave|srdata_OTERM1  & ((\slave3_bridge|slave|srdata~0_combout ))))) # 
// (!\slave3_bridge|slave|srdata_OTERM5  & (((\slave3_bridge|slave|srdata_OTERM3 ))))

	.dataa(\slave3_bridge|slave|srdata_OTERM5 ),
	.datab(\slave3_bridge|slave|srdata_OTERM1 ),
	.datac(\slave3_bridge|slave|srdata_OTERM3 ),
	.datad(\slave3_bridge|slave|srdata~0_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|slave|srdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|slave|srdata~1 .lut_mask = 16'hF2D0;
defparam \slave3_bridge|slave|srdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \bus_inst|rdata_mux|Mux0~0 (
// Equation(s):
// \bus_inst|rdata_mux|Mux0~0_combout  = (\bus_inst|decoder|ssel [0] & (!\bus_inst|decoder|ssel [1] & (\slave2_inst|sp|srdata~1_combout ))) # (!\bus_inst|decoder|ssel [0] & (\bus_inst|decoder|ssel [1] & ((\slave3_bridge|slave|srdata~1_combout ))))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|ssel [1]),
	.datac(\slave2_inst|sp|srdata~1_combout ),
	.datad(\slave3_bridge|slave|srdata~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|rdata_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rdata_mux|Mux0~0 .lut_mask = 16'h6420;
defparam \bus_inst|rdata_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \bus_inst|rdata_mux|Mux0~1 (
// Equation(s):
// \bus_inst|rdata_mux|Mux0~1_combout  = (\bus_inst|rdata_mux|Mux0~0_combout ) # ((\slave1_inst|sp|srdata~1_combout  & (\bus_inst|decoder|ssel [0] $ (!\bus_inst|decoder|ssel [1]))))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|ssel [1]),
	.datac(\slave1_inst|sp|srdata~1_combout ),
	.datad(\bus_inst|rdata_mux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|rdata_mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rdata_mux|Mux0~1 .lut_mask = 16'hFF90;
defparam \bus_inst|rdata_mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \master2_bridge|master|rdata[3]_NEW_REG92 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|rdata_mux|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[3]_OTERM93 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[3]_NEW_REG92 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[3]_NEW_REG92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N4
cycloneive_lcell_comb \master2_bridge|master|rdata~4 (
// Equation(s):
// \master2_bridge|master|rdata~4_combout  = (\master2_bridge|master|rdata[0]_OTERM103  & ((\master2_bridge|master|rdata[3]_OTERM95  & ((\master2_bridge|master|rdata[3]_OTERM93 ))) # (!\master2_bridge|master|rdata[3]_OTERM95  & 
// (\master2_bridge|master|rdata[2]_OTERM107 )))) # (!\master2_bridge|master|rdata[0]_OTERM103  & (((\master2_bridge|master|rdata[2]_OTERM107 ))))

	.dataa(\master2_bridge|master|rdata[0]_OTERM103 ),
	.datab(\master2_bridge|master|rdata[3]_OTERM95 ),
	.datac(\master2_bridge|master|rdata[2]_OTERM107 ),
	.datad(\master2_bridge|master|rdata[3]_OTERM93 ),
	.cin(gnd),
	.combout(\master2_bridge|master|rdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|rdata~4 .lut_mask = 16'hF870;
defparam \master2_bridge|master|rdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N18
cycloneive_lcell_comb \master2_bridge|u_din~5 (
// Equation(s):
// \master2_bridge|u_din~5_combout  = (\master2_bridge|master|rdata~4_combout  & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|master|rdata~4_combout ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|u_din~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|u_din~5 .lut_mask = 16'hF000;
defparam \master2_bridge|u_din~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N2
cycloneive_lcell_comb \master2_bridge|u_din~1 (
// Equation(s):
// \master2_bridge|u_din~1_combout  = ((!\master2_bridge|master|state.IDLE~q  & (\master2_bridge|expect_rdata~q  & !\master2_bridge|prev_m_ready~q ))) # (!reset_sync[2])

	.dataa(\master2_bridge|master|state.IDLE~q ),
	.datab(\master2_bridge|expect_rdata~q ),
	.datac(\master2_bridge|prev_m_ready~q ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|u_din~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|u_din~1 .lut_mask = 16'h04FF;
defparam \master2_bridge|u_din~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N19
dffeas \master2_bridge|u_din[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|u_din~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|u_din [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|u_din[2] .is_wysiwyg = "true";
defparam \master2_bridge|u_din[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|data[2]~feeder (
// Equation(s):
// \master2_bridge|uart_module|transmitter|data[2]~feeder_combout  = \master2_bridge|u_din [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|u_din [2]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|data[2]~feeder .lut_mask = 16'hFF00;
defparam \master2_bridge|uart_module|transmitter|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|data[7]~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|data[7]~0_combout  = (!\master2_bridge|uart_module|transmitter|state.TX_IDLE~q  & \master2_bridge|u_en~q )

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|u_en~q ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|data[7]~0 .lut_mask = 16'h5500;
defparam \master2_bridge|uart_module|transmitter|data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N23
dffeas \master2_bridge|uart_module|transmitter|data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|data[2] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N22
cycloneive_lcell_comb \master2_bridge|master|Decoder0~6 (
// Equation(s):
// \master2_bridge|master|Decoder0~6_combout  = (!\master2_bridge|master|counter [2] & \master2_bridge|master|counter [0])

	.dataa(gnd),
	.datab(\master2_bridge|master|counter [2]),
	.datac(gnd),
	.datad(\master2_bridge|master|counter [0]),
	.cin(gnd),
	.combout(\master2_bridge|master|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Decoder0~6 .lut_mask = 16'h3300;
defparam \master2_bridge|master|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y15_N23
dffeas \master2_bridge|master|rdata[3]_NEW_REG96 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Decoder0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[3]_OTERM97 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[3]_NEW_REG96 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[3]_NEW_REG96 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N9
dffeas \master2_bridge|master|rdata[3]_NEW_REG90 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|rdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[3]_OTERM91 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[3]_NEW_REG90 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[3]_NEW_REG90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N8
cycloneive_lcell_comb \master2_bridge|master|rdata~7 (
// Equation(s):
// \master2_bridge|master|rdata~7_combout  = (\master2_bridge|master|rdata[3]_OTERM97  & ((\master2_bridge|master|rdata[3]_OTERM95  & ((\master2_bridge|master|rdata[3]_OTERM93 ))) # (!\master2_bridge|master|rdata[3]_OTERM95  & 
// (\master2_bridge|master|rdata[3]_OTERM91 )))) # (!\master2_bridge|master|rdata[3]_OTERM97  & (((\master2_bridge|master|rdata[3]_OTERM91 ))))

	.dataa(\master2_bridge|master|rdata[3]_OTERM97 ),
	.datab(\master2_bridge|master|rdata[3]_OTERM95 ),
	.datac(\master2_bridge|master|rdata[3]_OTERM91 ),
	.datad(\master2_bridge|master|rdata[3]_OTERM93 ),
	.cin(gnd),
	.combout(\master2_bridge|master|rdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|rdata~7 .lut_mask = 16'hF870;
defparam \master2_bridge|master|rdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N0
cycloneive_lcell_comb \master2_bridge|u_din~8 (
// Equation(s):
// \master2_bridge|u_din~8_combout  = (\master2_bridge|master|rdata~7_combout  & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|master|rdata~7_combout ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|u_din~8_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|u_din~8 .lut_mask = 16'hF000;
defparam \master2_bridge|u_din~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N1
dffeas \master2_bridge|u_din[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|u_din~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|u_din [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|u_din[3] .is_wysiwyg = "true";
defparam \master2_bridge|u_din[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N5
dffeas \master2_bridge|uart_module|transmitter|data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|u_din [3]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|uart_module|transmitter|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|data[3] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N21
dffeas \master2_bridge|master|rdata[1]_NEW_REG104 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|rdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[1]_OTERM105 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[1]_NEW_REG104 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[1]_NEW_REG104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N30
cycloneive_lcell_comb \master2_bridge|master|Decoder0~1 (
// Equation(s):
// \master2_bridge|master|Decoder0~1_combout  = (!\master2_bridge|master|counter [1] & (\master2_bridge|master|Decoder0~0_combout  & (!\master2_bridge|master|counter [3] & \master2_bridge|master|Selector0~1_combout )))

	.dataa(\master2_bridge|master|counter [1]),
	.datab(\master2_bridge|master|Decoder0~0_combout ),
	.datac(\master2_bridge|master|counter [3]),
	.datad(\master2_bridge|master|Selector0~1_combout ),
	.cin(gnd),
	.combout(\master2_bridge|master|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Decoder0~1 .lut_mask = 16'h0400;
defparam \master2_bridge|master|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y16_N31
dffeas \master2_bridge|master|rdata[0]_NEW_REG100 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[0]_OTERM101 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[0]_NEW_REG100 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[0]_NEW_REG100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N20
cycloneive_lcell_comb \master2_bridge|master|rdata~5 (
// Equation(s):
// \master2_bridge|master|rdata~5_combout  = (\master2_bridge|master|rdata[3]_OTERM97  & ((\master2_bridge|master|rdata[0]_OTERM101  & (\master2_bridge|master|rdata[3]_OTERM93 )) # (!\master2_bridge|master|rdata[0]_OTERM101  & 
// ((\master2_bridge|master|rdata[1]_OTERM105 ))))) # (!\master2_bridge|master|rdata[3]_OTERM97  & (((\master2_bridge|master|rdata[1]_OTERM105 ))))

	.dataa(\master2_bridge|master|rdata[3]_OTERM97 ),
	.datab(\master2_bridge|master|rdata[3]_OTERM93 ),
	.datac(\master2_bridge|master|rdata[1]_OTERM105 ),
	.datad(\master2_bridge|master|rdata[0]_OTERM101 ),
	.cin(gnd),
	.combout(\master2_bridge|master|rdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|rdata~5 .lut_mask = 16'hD8F0;
defparam \master2_bridge|master|rdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N30
cycloneive_lcell_comb \master2_bridge|u_din~6 (
// Equation(s):
// \master2_bridge|u_din~6_combout  = (\master2_bridge|master|rdata~5_combout  & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|master|rdata~5_combout ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|u_din~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|u_din~6 .lut_mask = 16'hF000;
defparam \master2_bridge|u_din~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N31
dffeas \master2_bridge|u_din[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|u_din~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|u_din [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|u_din[1] .is_wysiwyg = "true";
defparam \master2_bridge|u_din[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|data[1]~feeder (
// Equation(s):
// \master2_bridge|uart_module|transmitter|data[1]~feeder_combout  = \master2_bridge|u_din [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|u_din [1]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|data[1]~feeder .lut_mask = 16'hFF00;
defparam \master2_bridge|uart_module|transmitter|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N25
dffeas \master2_bridge|uart_module|transmitter|data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|data[1] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N25
dffeas \master2_bridge|master|rdata[0]_NEW_REG98 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|rdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[0]_OTERM99 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[0]_NEW_REG98 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[0]_NEW_REG98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N24
cycloneive_lcell_comb \master2_bridge|master|rdata~6 (
// Equation(s):
// \master2_bridge|master|rdata~6_combout  = (\master2_bridge|master|rdata[0]_OTERM103  & ((\master2_bridge|master|rdata[0]_OTERM101  & (\master2_bridge|master|rdata[3]_OTERM93 )) # (!\master2_bridge|master|rdata[0]_OTERM101  & 
// ((\master2_bridge|master|rdata[0]_OTERM99 ))))) # (!\master2_bridge|master|rdata[0]_OTERM103  & (((\master2_bridge|master|rdata[0]_OTERM99 ))))

	.dataa(\master2_bridge|master|rdata[0]_OTERM103 ),
	.datab(\master2_bridge|master|rdata[3]_OTERM93 ),
	.datac(\master2_bridge|master|rdata[0]_OTERM99 ),
	.datad(\master2_bridge|master|rdata[0]_OTERM101 ),
	.cin(gnd),
	.combout(\master2_bridge|master|rdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|rdata~6 .lut_mask = 16'hD8F0;
defparam \master2_bridge|master|rdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N16
cycloneive_lcell_comb \master2_bridge|u_din~7 (
// Equation(s):
// \master2_bridge|u_din~7_combout  = (\master2_bridge|master|rdata~6_combout  & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_bridge|master|rdata~6_combout ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_bridge|u_din~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|u_din~7 .lut_mask = 16'hF000;
defparam \master2_bridge|u_din~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N17
dffeas \master2_bridge|u_din[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|u_din~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|u_din [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|u_din[0] .is_wysiwyg = "true";
defparam \master2_bridge|u_din[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N13
dffeas \master2_bridge|uart_module|transmitter|data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|u_din [0]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|uart_module|transmitter|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|data[0] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N12
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Mux0~2 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Mux0~2_combout  = (\master2_bridge|uart_module|transmitter|c_bits [0] & ((\master2_bridge|uart_module|transmitter|data [1]) # ((\master2_bridge|uart_module|transmitter|c_bits [1])))) # 
// (!\master2_bridge|uart_module|transmitter|c_bits [0] & (((\master2_bridge|uart_module|transmitter|data [0] & !\master2_bridge|uart_module|transmitter|c_bits [1]))))

	.dataa(\master2_bridge|uart_module|transmitter|c_bits [0]),
	.datab(\master2_bridge|uart_module|transmitter|data [1]),
	.datac(\master2_bridge|uart_module|transmitter|data [0]),
	.datad(\master2_bridge|uart_module|transmitter|c_bits [1]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Mux0~2 .lut_mask = 16'hAAD8;
defparam \master2_bridge|uart_module|transmitter|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Mux0~3 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Mux0~3_combout  = (\master2_bridge|uart_module|transmitter|c_bits [1] & ((\master2_bridge|uart_module|transmitter|Mux0~2_combout  & ((\master2_bridge|uart_module|transmitter|data [3]))) # 
// (!\master2_bridge|uart_module|transmitter|Mux0~2_combout  & (\master2_bridge|uart_module|transmitter|data [2])))) # (!\master2_bridge|uart_module|transmitter|c_bits [1] & (((\master2_bridge|uart_module|transmitter|Mux0~2_combout ))))

	.dataa(\master2_bridge|uart_module|transmitter|data [2]),
	.datab(\master2_bridge|uart_module|transmitter|c_bits [1]),
	.datac(\master2_bridge|uart_module|transmitter|data [3]),
	.datad(\master2_bridge|uart_module|transmitter|Mux0~2_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Mux0~3 .lut_mask = 16'hF388;
defparam \master2_bridge|uart_module|transmitter|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N6
cycloneive_lcell_comb \master2_bridge|master|Decoder0~2 (
// Equation(s):
// \master2_bridge|master|Decoder0~2_combout  = (\master2_bridge|master|counter [2] & \master2_bridge|master|counter [0])

	.dataa(gnd),
	.datab(\master2_bridge|master|counter [2]),
	.datac(gnd),
	.datad(\master2_bridge|master|counter [0]),
	.cin(gnd),
	.combout(\master2_bridge|master|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Decoder0~2 .lut_mask = 16'hCC00;
defparam \master2_bridge|master|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y15_N7
dffeas \master2_bridge|master|rdata[7]_NEW_REG110 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[7]_OTERM111 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[7]_NEW_REG110 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[7]_NEW_REG110 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N19
dffeas \master2_bridge|master|rdata[5]_NEW_REG118 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|rdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[5]_OTERM119 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[5]_NEW_REG118 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[5]_NEW_REG118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N18
cycloneive_lcell_comb \master2_bridge|master|rdata~0 (
// Equation(s):
// \master2_bridge|master|rdata~0_combout  = (\master2_bridge|master|rdata[7]_OTERM111  & ((\master2_bridge|master|rdata[0]_OTERM101  & (\master2_bridge|master|rdata[3]_OTERM93 )) # (!\master2_bridge|master|rdata[0]_OTERM101  & 
// ((\master2_bridge|master|rdata[5]_OTERM119 ))))) # (!\master2_bridge|master|rdata[7]_OTERM111  & (((\master2_bridge|master|rdata[5]_OTERM119 ))))

	.dataa(\master2_bridge|master|rdata[7]_OTERM111 ),
	.datab(\master2_bridge|master|rdata[3]_OTERM93 ),
	.datac(\master2_bridge|master|rdata[5]_OTERM119 ),
	.datad(\master2_bridge|master|rdata[0]_OTERM101 ),
	.cin(gnd),
	.combout(\master2_bridge|master|rdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|rdata~0 .lut_mask = 16'hD8F0;
defparam \master2_bridge|master|rdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N14
cycloneive_lcell_comb \master2_bridge|u_din~0 (
// Equation(s):
// \master2_bridge|u_din~0_combout  = (reset_sync[2] & \master2_bridge|master|rdata~0_combout )

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\master2_bridge|master|rdata~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|u_din~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|u_din~0 .lut_mask = 16'hCC00;
defparam \master2_bridge|u_din~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N15
dffeas \master2_bridge|u_din[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|u_din~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|u_din [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|u_din[5] .is_wysiwyg = "true";
defparam \master2_bridge|u_din[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|data[5]~feeder (
// Equation(s):
// \master2_bridge|uart_module|transmitter|data[5]~feeder_combout  = \master2_bridge|u_din [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|u_din [5]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|data[5]~feeder .lut_mask = 16'hFF00;
defparam \master2_bridge|uart_module|transmitter|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N19
dffeas \master2_bridge|uart_module|transmitter|data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|data[5] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N13
dffeas \master2_bridge|master|rdata[7]_NEW_REG108 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|rdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[7]_OTERM109 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[7]_NEW_REG108 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[7]_NEW_REG108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N12
cycloneive_lcell_comb \master2_bridge|master|rdata~3 (
// Equation(s):
// \master2_bridge|master|rdata~3_combout  = (\master2_bridge|master|rdata[7]_OTERM111  & ((\master2_bridge|master|rdata[3]_OTERM95  & ((\master2_bridge|master|rdata[3]_OTERM93 ))) # (!\master2_bridge|master|rdata[3]_OTERM95  & 
// (\master2_bridge|master|rdata[7]_OTERM109 )))) # (!\master2_bridge|master|rdata[7]_OTERM111  & (((\master2_bridge|master|rdata[7]_OTERM109 ))))

	.dataa(\master2_bridge|master|rdata[7]_OTERM111 ),
	.datab(\master2_bridge|master|rdata[3]_OTERM95 ),
	.datac(\master2_bridge|master|rdata[7]_OTERM109 ),
	.datad(\master2_bridge|master|rdata[3]_OTERM93 ),
	.cin(gnd),
	.combout(\master2_bridge|master|rdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|rdata~3 .lut_mask = 16'hF870;
defparam \master2_bridge|master|rdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N4
cycloneive_lcell_comb \master2_bridge|u_din~4 (
// Equation(s):
// \master2_bridge|u_din~4_combout  = (reset_sync[2] & \master2_bridge|master|rdata~3_combout )

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\master2_bridge|master|rdata~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|u_din~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|u_din~4 .lut_mask = 16'hCC00;
defparam \master2_bridge|u_din~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N5
dffeas \master2_bridge|u_din[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|u_din~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|u_din [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|u_din[7] .is_wysiwyg = "true";
defparam \master2_bridge|u_din[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N9
dffeas \master2_bridge|uart_module|transmitter|data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|u_din [7]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|uart_module|transmitter|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|data[7] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N10
cycloneive_lcell_comb \master2_bridge|master|Decoder0~4 (
// Equation(s):
// \master2_bridge|master|Decoder0~4_combout  = (\master2_bridge|master|counter [2] & !\master2_bridge|master|counter [0])

	.dataa(gnd),
	.datab(\master2_bridge|master|counter [2]),
	.datac(gnd),
	.datad(\master2_bridge|master|counter [0]),
	.cin(gnd),
	.combout(\master2_bridge|master|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|Decoder0~4 .lut_mask = 16'h00CC;
defparam \master2_bridge|master|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y15_N11
dffeas \master2_bridge|master|rdata[4]_NEW_REG114 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[4]_OTERM115 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[4]_NEW_REG114 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[4]_NEW_REG114 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N29
dffeas \master2_bridge|master|rdata[6]_NEW_REG116 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|rdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[6]_OTERM117 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[6]_NEW_REG116 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[6]_NEW_REG116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N28
cycloneive_lcell_comb \master2_bridge|master|rdata~1 (
// Equation(s):
// \master2_bridge|master|rdata~1_combout  = (\master2_bridge|master|rdata[4]_OTERM115  & ((\master2_bridge|master|rdata[3]_OTERM95  & ((\master2_bridge|master|rdata[3]_OTERM93 ))) # (!\master2_bridge|master|rdata[3]_OTERM95  & 
// (\master2_bridge|master|rdata[6]_OTERM117 )))) # (!\master2_bridge|master|rdata[4]_OTERM115  & (((\master2_bridge|master|rdata[6]_OTERM117 ))))

	.dataa(\master2_bridge|master|rdata[4]_OTERM115 ),
	.datab(\master2_bridge|master|rdata[3]_OTERM95 ),
	.datac(\master2_bridge|master|rdata[6]_OTERM117 ),
	.datad(\master2_bridge|master|rdata[3]_OTERM93 ),
	.cin(gnd),
	.combout(\master2_bridge|master|rdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|rdata~1 .lut_mask = 16'hF870;
defparam \master2_bridge|master|rdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N10
cycloneive_lcell_comb \master2_bridge|u_din~2 (
// Equation(s):
// \master2_bridge|u_din~2_combout  = (reset_sync[2] & \master2_bridge|master|rdata~1_combout )

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\master2_bridge|master|rdata~1_combout ),
	.cin(gnd),
	.combout(\master2_bridge|u_din~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|u_din~2 .lut_mask = 16'hCC00;
defparam \master2_bridge|u_din~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N11
dffeas \master2_bridge|u_din[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|u_din~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|u_din [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|u_din[6] .is_wysiwyg = "true";
defparam \master2_bridge|u_din[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N10
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|data[6]~feeder (
// Equation(s):
// \master2_bridge|uart_module|transmitter|data[6]~feeder_combout  = \master2_bridge|u_din [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_bridge|u_din [6]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|data[6]~feeder .lut_mask = 16'hFF00;
defparam \master2_bridge|uart_module|transmitter|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N11
dffeas \master2_bridge|uart_module|transmitter|data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|uart_module|transmitter|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|data[6] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N17
dffeas \master2_bridge|master|rdata[4]_NEW_REG112 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|master|rdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|master|rdata[4]_OTERM113 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|master|rdata[4]_NEW_REG112 .is_wysiwyg = "true";
defparam \master2_bridge|master|rdata[4]_NEW_REG112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N16
cycloneive_lcell_comb \master2_bridge|master|rdata~2 (
// Equation(s):
// \master2_bridge|master|rdata~2_combout  = (\master2_bridge|master|rdata[4]_OTERM115  & ((\master2_bridge|master|rdata[0]_OTERM101  & (\master2_bridge|master|rdata[3]_OTERM93 )) # (!\master2_bridge|master|rdata[0]_OTERM101  & 
// ((\master2_bridge|master|rdata[4]_OTERM113 ))))) # (!\master2_bridge|master|rdata[4]_OTERM115  & (((\master2_bridge|master|rdata[4]_OTERM113 ))))

	.dataa(\master2_bridge|master|rdata[4]_OTERM115 ),
	.datab(\master2_bridge|master|rdata[3]_OTERM93 ),
	.datac(\master2_bridge|master|rdata[4]_OTERM113 ),
	.datad(\master2_bridge|master|rdata[0]_OTERM101 ),
	.cin(gnd),
	.combout(\master2_bridge|master|rdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|master|rdata~2 .lut_mask = 16'hD8F0;
defparam \master2_bridge|master|rdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N6
cycloneive_lcell_comb \master2_bridge|u_din~3 (
// Equation(s):
// \master2_bridge|u_din~3_combout  = (reset_sync[2] & \master2_bridge|master|rdata~2_combout )

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\master2_bridge|master|rdata~2_combout ),
	.cin(gnd),
	.combout(\master2_bridge|u_din~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|u_din~3 .lut_mask = 16'hCC00;
defparam \master2_bridge|u_din~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N7
dffeas \master2_bridge|u_din[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|u_din~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|u_din [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|u_din[4] .is_wysiwyg = "true";
defparam \master2_bridge|u_din[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N21
dffeas \master2_bridge|uart_module|transmitter|data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_bridge|u_din [4]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_bridge|uart_module|transmitter|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|data[4] .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Mux0~0 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Mux0~0_combout  = (\master2_bridge|uart_module|transmitter|c_bits [1] & ((\master2_bridge|uart_module|transmitter|data [6]) # ((\master2_bridge|uart_module|transmitter|c_bits [0])))) # 
// (!\master2_bridge|uart_module|transmitter|c_bits [1] & (((\master2_bridge|uart_module|transmitter|data [4] & !\master2_bridge|uart_module|transmitter|c_bits [0]))))

	.dataa(\master2_bridge|uart_module|transmitter|data [6]),
	.datab(\master2_bridge|uart_module|transmitter|c_bits [1]),
	.datac(\master2_bridge|uart_module|transmitter|data [4]),
	.datad(\master2_bridge|uart_module|transmitter|c_bits [0]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Mux0~0 .lut_mask = 16'hCCB8;
defparam \master2_bridge|uart_module|transmitter|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Mux0~1 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Mux0~1_combout  = (\master2_bridge|uart_module|transmitter|c_bits [0] & ((\master2_bridge|uart_module|transmitter|Mux0~0_combout  & ((\master2_bridge|uart_module|transmitter|data [7]))) # 
// (!\master2_bridge|uart_module|transmitter|Mux0~0_combout  & (\master2_bridge|uart_module|transmitter|data [5])))) # (!\master2_bridge|uart_module|transmitter|c_bits [0] & (((\master2_bridge|uart_module|transmitter|Mux0~0_combout ))))

	.dataa(\master2_bridge|uart_module|transmitter|c_bits [0]),
	.datab(\master2_bridge|uart_module|transmitter|data [5]),
	.datac(\master2_bridge|uart_module|transmitter|data [7]),
	.datad(\master2_bridge|uart_module|transmitter|Mux0~0_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Mux0~1 .lut_mask = 16'hF588;
defparam \master2_bridge|uart_module|transmitter|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N16
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector20~2 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector20~2_combout  = (\master2_bridge|uart_module|transmitter|c_bits [2] & ((\master2_bridge|uart_module|transmitter|Mux0~1_combout ))) # (!\master2_bridge|uart_module|transmitter|c_bits [2] & 
// (\master2_bridge|uart_module|transmitter|Mux0~3_combout ))

	.dataa(gnd),
	.datab(\master2_bridge|uart_module|transmitter|Mux0~3_combout ),
	.datac(\master2_bridge|uart_module|transmitter|Mux0~1_combout ),
	.datad(\master2_bridge|uart_module|transmitter|c_bits [2]),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector20~2 .lut_mask = 16'hF0CC;
defparam \master2_bridge|uart_module|transmitter|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector20~3 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector20~3_combout  = (\master2_bridge|uart_module|transmitter|state.TX_DATA~q  & ((\master2_bridge|uart_module|transmitter|state~13_combout  & (!\master2_bridge|uart_module|transmitter|tx~q )) # 
// (!\master2_bridge|uart_module|transmitter|state~13_combout  & ((\master2_bridge|uart_module|transmitter|Selector20~2_combout )))))

	.dataa(\master2_bridge|uart_module|transmitter|state.TX_DATA~q ),
	.datab(\master2_bridge|uart_module|transmitter|tx~q ),
	.datac(\master2_bridge|uart_module|transmitter|Selector20~2_combout ),
	.datad(\master2_bridge|uart_module|transmitter|state~13_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector20~3 .lut_mask = 16'h22A0;
defparam \master2_bridge|uart_module|transmitter|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \master2_bridge|uart_module|transmitter|Selector20~4 (
// Equation(s):
// \master2_bridge|uart_module|transmitter|Selector20~4_combout  = (!\master2_bridge|uart_module|transmitter|Selector20~1_combout  & (!\master2_bridge|uart_module|transmitter|Selector20~3_combout  & ((\master2_bridge|uart_module|transmitter|tx~q ) # 
// (!\master2_bridge|uart_module|transmitter|Selector20~0_combout ))))

	.dataa(\master2_bridge|uart_module|transmitter|Selector20~1_combout ),
	.datab(\master2_bridge|uart_module|transmitter|Selector20~0_combout ),
	.datac(\master2_bridge|uart_module|transmitter|tx~q ),
	.datad(\master2_bridge|uart_module|transmitter|Selector20~3_combout ),
	.cin(gnd),
	.combout(\master2_bridge|uart_module|transmitter|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|Selector20~4 .lut_mask = 16'h0051;
defparam \master2_bridge|uart_module|transmitter|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \master2_bridge|uart_module|transmitter|tx (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_bridge|uart_module|transmitter|Selector20~4_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_bridge|uart_module|transmitter|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_bridge|uart_module|transmitter|tx .is_wysiwyg = "true";
defparam \master2_bridge|uart_module|transmitter|tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector22~1_RESYN672 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector22~1_RESYN672_BDD673  = (\slave3_bridge|uart_module|transmitter|state.TX_END~q ) # (!\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q )

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|state.TX_END~q ),
	.datac(\slave3_bridge|uart_module|transmitter|state.TX_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector22~1_RESYN672_BDD673 ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector22~1_RESYN672 .lut_mask = 16'hCFCF;
defparam \slave3_bridge|uart_module|transmitter|Selector22~1_RESYN672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N20
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector22~1_RESYN670 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector22~1_RESYN670_BDD671  = (\slave3_bridge|uart_module|transmitter|state.TX_START~q ) # ((\slave3_bridge|uart_module|transmitter|Equal1~1_combout  & \slave3_bridge|uart_module|transmitter|state.TX_DATA~q ))

	.dataa(\slave3_bridge|uart_module|transmitter|state.TX_START~q ),
	.datab(\slave3_bridge|uart_module|transmitter|Equal1~1_combout ),
	.datac(\slave3_bridge|uart_module|transmitter|state.TX_DATA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector22~1_RESYN670_BDD671 ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector22~1_RESYN670 .lut_mask = 16'hEAEA;
defparam \slave3_bridge|uart_module|transmitter|Selector22~1_RESYN670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N14
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector22~1 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector22~1_combout  = (!\slave3_bridge|uart_module|transmitter|tx~q  & ((\slave3_bridge|uart_module|transmitter|Selector22~1_RESYN672_BDD673 ) # ((\slave3_bridge|uart_module|transmitter|Selector22~1_RESYN670_BDD671 
//  & \slave3_bridge|uart_module|transmitter|Equal0~3_combout ))))

	.dataa(\slave3_bridge|uart_module|transmitter|tx~q ),
	.datab(\slave3_bridge|uart_module|transmitter|Selector22~1_RESYN672_BDD673 ),
	.datac(\slave3_bridge|uart_module|transmitter|Selector22~1_RESYN670_BDD671 ),
	.datad(\slave3_bridge|uart_module|transmitter|Equal0~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector22~1 .lut_mask = 16'h5444;
defparam \slave3_bridge|uart_module|transmitter|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y22_N12
cycloneive_lcell_comb \slave3_bridge|Selector6~0 (
// Equation(s):
// \slave3_bridge|Selector6~0_combout  = (\slave3_bridge|state.WSEND~q  & (((\slave3_bridge|slave|smemwdata [7])))) # (!\slave3_bridge|state.WSEND~q  & (!\slave3_bridge|state.RSEND~q  & (\slave3_bridge|u_din [18])))

	.dataa(\slave3_bridge|state.RSEND~q ),
	.datab(\slave3_bridge|state.WSEND~q ),
	.datac(\slave3_bridge|u_din [18]),
	.datad(\slave3_bridge|slave|smemwdata [7]),
	.cin(gnd),
	.combout(\slave3_bridge|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector6~0 .lut_mask = 16'hDC10;
defparam \slave3_bridge|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y22_N13
dffeas \slave3_bridge|u_din[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [18]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[18] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y23_N9
dffeas \slave3_bridge|uart_module|transmitter|data[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|u_din [18]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[18] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N28
cycloneive_lcell_comb \slave3_bridge|Selector5~0 (
// Equation(s):
// \slave3_bridge|Selector5~0_combout  = (\slave3_bridge|state.WSEND~q ) # ((\slave3_bridge|u_din [19] & !\slave3_bridge|state.RSEND~q ))

	.dataa(\slave3_bridge|state.WSEND~q ),
	.datab(gnd),
	.datac(\slave3_bridge|u_din [19]),
	.datad(\slave3_bridge|state.RSEND~q ),
	.cin(gnd),
	.combout(\slave3_bridge|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector5~0 .lut_mask = 16'hAAFA;
defparam \slave3_bridge|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N29
dffeas \slave3_bridge|u_din[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [19]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[19] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N10
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|data[19]~feeder (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|data[19]~feeder_combout  = \slave3_bridge|u_din [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|u_din [19]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|data[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[19]~feeder .lut_mask = 16'hFF00;
defparam \slave3_bridge|uart_module|transmitter|data[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N11
dffeas \slave3_bridge|uart_module|transmitter|data[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|data[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[19] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N8
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector22~4 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector22~4_combout  = (\slave3_bridge|uart_module|transmitter|c_bits [0] & ((\slave3_bridge|uart_module|transmitter|data [19]))) # (!\slave3_bridge|uart_module|transmitter|c_bits [0] & 
// (\slave3_bridge|uart_module|transmitter|data [18]))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [0]),
	.datac(\slave3_bridge|uart_module|transmitter|data [18]),
	.datad(\slave3_bridge|uart_module|transmitter|data [19]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector22~4 .lut_mask = 16'hFC30;
defparam \slave3_bridge|uart_module|transmitter|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y22_N0
cycloneive_lcell_comb \slave3_bridge|Selector8~0 (
// Equation(s):
// \slave3_bridge|Selector8~0_combout  = (\slave3_bridge|state.WSEND~q  & (((\slave3_bridge|slave|smemwdata [5])))) # (!\slave3_bridge|state.WSEND~q  & (!\slave3_bridge|state.RSEND~q  & (\slave3_bridge|u_din [16])))

	.dataa(\slave3_bridge|state.RSEND~q ),
	.datab(\slave3_bridge|state.WSEND~q ),
	.datac(\slave3_bridge|u_din [16]),
	.datad(\slave3_bridge|slave|smemwdata [5]),
	.cin(gnd),
	.combout(\slave3_bridge|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector8~0 .lut_mask = 16'hDC10;
defparam \slave3_bridge|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y22_N1
dffeas \slave3_bridge|u_din[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [16]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[16] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y23_N7
dffeas \slave3_bridge|uart_module|transmitter|data[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|u_din [16]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[16] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y22_N10
cycloneive_lcell_comb \slave3_bridge|Selector7~0 (
// Equation(s):
// \slave3_bridge|Selector7~0_combout  = (\slave3_bridge|state.WSEND~q  & (\slave3_bridge|slave|smemwdata [6])) # (!\slave3_bridge|state.WSEND~q  & (((\slave3_bridge|u_din [17] & !\slave3_bridge|state.RSEND~q ))))

	.dataa(\slave3_bridge|slave|smemwdata [6]),
	.datab(\slave3_bridge|state.WSEND~q ),
	.datac(\slave3_bridge|u_din [17]),
	.datad(\slave3_bridge|state.RSEND~q ),
	.cin(gnd),
	.combout(\slave3_bridge|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector7~0 .lut_mask = 16'h88B8;
defparam \slave3_bridge|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y22_N11
dffeas \slave3_bridge|u_din[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [17]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[17] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N28
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|data[17]~feeder (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|data[17]~feeder_combout  = \slave3_bridge|u_din [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|u_din [17]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|data[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[17]~feeder .lut_mask = 16'hFF00;
defparam \slave3_bridge|uart_module|transmitter|data[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N29
dffeas \slave3_bridge|uart_module|transmitter|data[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|data[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[17] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N6
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector22~5 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector22~5_combout  = (\slave3_bridge|uart_module|transmitter|c_bits [0] & ((\slave3_bridge|uart_module|transmitter|data [17]))) # (!\slave3_bridge|uart_module|transmitter|c_bits [0] & 
// (\slave3_bridge|uart_module|transmitter|data [16]))

	.dataa(gnd),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [0]),
	.datac(\slave3_bridge|uart_module|transmitter|data [16]),
	.datad(\slave3_bridge|uart_module|transmitter|data [17]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector22~5 .lut_mask = 16'hFC30;
defparam \slave3_bridge|uart_module|transmitter|Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N12
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector22~6 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector22~6_combout  = (!\slave3_bridge|uart_module|transmitter|c_bits [3] & ((\slave3_bridge|uart_module|transmitter|c_bits [1] & (\slave3_bridge|uart_module|transmitter|Selector22~4_combout )) # 
// (!\slave3_bridge|uart_module|transmitter|c_bits [1] & ((\slave3_bridge|uart_module|transmitter|Selector22~5_combout )))))

	.dataa(\slave3_bridge|uart_module|transmitter|c_bits [3]),
	.datab(\slave3_bridge|uart_module|transmitter|Selector22~4_combout ),
	.datac(\slave3_bridge|uart_module|transmitter|c_bits [1]),
	.datad(\slave3_bridge|uart_module|transmitter|Selector22~5_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector22~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector22~6 .lut_mask = 16'h4540;
defparam \slave3_bridge|uart_module|transmitter|Selector22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N8
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector22~7 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector22~7_combout  = (\slave3_bridge|uart_module|transmitter|state.TX_DATA~q  & (((\slave3_bridge|uart_module|transmitter|Selector22~6_combout  & !\slave3_bridge|uart_module|transmitter|c_bits [2])) # 
// (!\slave3_bridge|uart_module|transmitter|c_bits [4])))

	.dataa(\slave3_bridge|uart_module|transmitter|Selector22~6_combout ),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [4]),
	.datac(\slave3_bridge|uart_module|transmitter|state.TX_DATA~q ),
	.datad(\slave3_bridge|uart_module|transmitter|c_bits [2]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector22~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector22~7 .lut_mask = 16'h30B0;
defparam \slave3_bridge|uart_module|transmitter|Selector22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N30
cycloneive_lcell_comb \slave3_bridge|u_din~0 (
// Equation(s):
// \slave3_bridge|u_din~0_combout  = (reset_sync[2] & \slave3_bridge|slave|smemaddr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_bridge|slave|smemaddr [9]),
	.cin(gnd),
	.combout(\slave3_bridge|u_din~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|u_din~0 .lut_mask = 16'hF000;
defparam \slave3_bridge|u_din~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N2
cycloneive_lcell_comb \slave3_bridge|u_din~1 (
// Equation(s):
// \slave3_bridge|u_din~1_combout  = (\slave3_bridge|state.WSEND~q ) # ((\slave3_bridge|state.RSEND~q ) # (!reset_sync[2]))

	.dataa(\slave3_bridge|state.WSEND~q ),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_bridge|state.RSEND~q ),
	.cin(gnd),
	.combout(\slave3_bridge|u_din~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|u_din~1 .lut_mask = 16'hFFAF;
defparam \slave3_bridge|u_din~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N31
dffeas \slave3_bridge|u_din[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|u_din~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[9] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y22_N9
dffeas \slave3_bridge|uart_module|transmitter|data[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|u_din [9]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[9] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N16
cycloneive_lcell_comb \slave3_bridge|u_din~2 (
// Equation(s):
// \slave3_bridge|u_din~2_combout  = (\slave3_bridge|slave|smemaddr [10] & reset_sync[2])

	.dataa(gnd),
	.datab(\slave3_bridge|slave|smemaddr [10]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_bridge|u_din~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|u_din~2 .lut_mask = 16'hC0C0;
defparam \slave3_bridge|u_din~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N17
dffeas \slave3_bridge|u_din[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|u_din~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[10] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N10
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|data[10]~feeder (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|data[10]~feeder_combout  = \slave3_bridge|u_din [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|u_din [10]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[10]~feeder .lut_mask = 16'hFF00;
defparam \slave3_bridge|uart_module|transmitter|data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N11
dffeas \slave3_bridge|uart_module|transmitter|data[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|data[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[10] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N26
cycloneive_lcell_comb \slave3_bridge|u_din~3 (
// Equation(s):
// \slave3_bridge|u_din~3_combout  = (\slave3_bridge|slave|smemaddr [8] & reset_sync[2])

	.dataa(gnd),
	.datab(\slave3_bridge|slave|smemaddr [8]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_bridge|u_din~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|u_din~3 .lut_mask = 16'hC0C0;
defparam \slave3_bridge|u_din~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N27
dffeas \slave3_bridge|u_din[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|u_din~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[8] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y22_N5
dffeas \slave3_bridge|uart_module|transmitter|data[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|u_din [8]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[8] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N4
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Mux0~0 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Mux0~0_combout  = (\slave3_bridge|uart_module|transmitter|c_bits [1] & ((\slave3_bridge|uart_module|transmitter|data [10]) # ((\slave3_bridge|uart_module|transmitter|c_bits [0])))) # 
// (!\slave3_bridge|uart_module|transmitter|c_bits [1] & (((\slave3_bridge|uart_module|transmitter|data [8] & !\slave3_bridge|uart_module|transmitter|c_bits [0]))))

	.dataa(\slave3_bridge|uart_module|transmitter|data [10]),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [1]),
	.datac(\slave3_bridge|uart_module|transmitter|data [8]),
	.datad(\slave3_bridge|uart_module|transmitter|c_bits [0]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Mux0~0 .lut_mask = 16'hCCB8;
defparam \slave3_bridge|uart_module|transmitter|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N0
cycloneive_lcell_comb \slave3_bridge|Selector13~0 (
// Equation(s):
// \slave3_bridge|Selector13~0_combout  = (\slave3_bridge|state.WSEND~q  & (\slave3_bridge|slave|smemwdata [0])) # (!\slave3_bridge|state.WSEND~q  & (((\slave3_bridge|u_din [11] & !\slave3_bridge|state.RSEND~q ))))

	.dataa(\slave3_bridge|state.WSEND~q ),
	.datab(\slave3_bridge|slave|smemwdata [0]),
	.datac(\slave3_bridge|u_din [11]),
	.datad(\slave3_bridge|state.RSEND~q ),
	.cin(gnd),
	.combout(\slave3_bridge|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector13~0 .lut_mask = 16'h88D8;
defparam \slave3_bridge|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N1
dffeas \slave3_bridge|u_din[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[11] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y22_N13
dffeas \slave3_bridge|uart_module|transmitter|data[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|u_din [11]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[11] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N12
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Mux0~1 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Mux0~1_combout  = (\slave3_bridge|uart_module|transmitter|Mux0~0_combout  & (((\slave3_bridge|uart_module|transmitter|data [11]) # (!\slave3_bridge|uart_module|transmitter|c_bits [0])))) # 
// (!\slave3_bridge|uart_module|transmitter|Mux0~0_combout  & (\slave3_bridge|uart_module|transmitter|data [9] & ((\slave3_bridge|uart_module|transmitter|c_bits [0]))))

	.dataa(\slave3_bridge|uart_module|transmitter|data [9]),
	.datab(\slave3_bridge|uart_module|transmitter|Mux0~0_combout ),
	.datac(\slave3_bridge|uart_module|transmitter|data [11]),
	.datad(\slave3_bridge|uart_module|transmitter|c_bits [0]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Mux0~1 .lut_mask = 16'hE2CC;
defparam \slave3_bridge|uart_module|transmitter|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N24
cycloneive_lcell_comb \slave3_bridge|u_din~4 (
// Equation(s):
// \slave3_bridge|u_din~4_combout  = (reset_sync[2] & \slave3_bridge|slave|smemaddr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_bridge|slave|smemaddr [1]),
	.cin(gnd),
	.combout(\slave3_bridge|u_din~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|u_din~4 .lut_mask = 16'hF000;
defparam \slave3_bridge|u_din~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N25
dffeas \slave3_bridge|u_din[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|u_din~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[1] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N30
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|data[1]~feeder (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|data[1]~feeder_combout  = \slave3_bridge|u_din [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|u_din [1]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[1]~feeder .lut_mask = 16'hFF00;
defparam \slave3_bridge|uart_module|transmitter|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N31
dffeas \slave3_bridge|uart_module|transmitter|data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[1] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N18
cycloneive_lcell_comb \slave3_bridge|u_din~5 (
// Equation(s):
// \slave3_bridge|u_din~5_combout  = (reset_sync[2] & \slave3_bridge|slave|smemaddr [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_bridge|slave|smemaddr [2]),
	.cin(gnd),
	.combout(\slave3_bridge|u_din~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|u_din~5 .lut_mask = 16'hF000;
defparam \slave3_bridge|u_din~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N19
dffeas \slave3_bridge|u_din[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|u_din~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[2] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N22
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|data[2]~feeder (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|data[2]~feeder_combout  = \slave3_bridge|u_din [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|u_din [2]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[2]~feeder .lut_mask = 16'hFF00;
defparam \slave3_bridge|uart_module|transmitter|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N23
dffeas \slave3_bridge|uart_module|transmitter|data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[2] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N8
cycloneive_lcell_comb \slave3_bridge|u_din~6 (
// Equation(s):
// \slave3_bridge|u_din~6_combout  = (\slave3_bridge|slave|smemaddr [0] & reset_sync[2])

	.dataa(gnd),
	.datab(\slave3_bridge|slave|smemaddr [0]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_bridge|u_din~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|u_din~6 .lut_mask = 16'hC0C0;
defparam \slave3_bridge|u_din~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N9
dffeas \slave3_bridge|u_din[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|u_din~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[0] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y22_N19
dffeas \slave3_bridge|uart_module|transmitter|data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|u_din [0]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[0] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N18
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Mux0~2 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Mux0~2_combout  = (\slave3_bridge|uart_module|transmitter|c_bits [1] & ((\slave3_bridge|uart_module|transmitter|data [2]) # ((\slave3_bridge|uart_module|transmitter|c_bits [0])))) # 
// (!\slave3_bridge|uart_module|transmitter|c_bits [1] & (((\slave3_bridge|uart_module|transmitter|data [0] & !\slave3_bridge|uart_module|transmitter|c_bits [0]))))

	.dataa(\slave3_bridge|uart_module|transmitter|data [2]),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [1]),
	.datac(\slave3_bridge|uart_module|transmitter|data [0]),
	.datad(\slave3_bridge|uart_module|transmitter|c_bits [0]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Mux0~2 .lut_mask = 16'hCCB8;
defparam \slave3_bridge|uart_module|transmitter|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N14
cycloneive_lcell_comb \slave3_bridge|u_din~7 (
// Equation(s):
// \slave3_bridge|u_din~7_combout  = (reset_sync[2] & \slave3_bridge|slave|smemaddr [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_bridge|slave|smemaddr [3]),
	.cin(gnd),
	.combout(\slave3_bridge|u_din~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|u_din~7 .lut_mask = 16'hF000;
defparam \slave3_bridge|u_din~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N15
dffeas \slave3_bridge|u_din[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|u_din~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[3] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y22_N15
dffeas \slave3_bridge|uart_module|transmitter|data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|u_din [3]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[3] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N14
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Mux0~3 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Mux0~3_combout  = (\slave3_bridge|uart_module|transmitter|Mux0~2_combout  & (((\slave3_bridge|uart_module|transmitter|data [3]) # (!\slave3_bridge|uart_module|transmitter|c_bits [0])))) # 
// (!\slave3_bridge|uart_module|transmitter|Mux0~2_combout  & (\slave3_bridge|uart_module|transmitter|data [1] & ((\slave3_bridge|uart_module|transmitter|c_bits [0]))))

	.dataa(\slave3_bridge|uart_module|transmitter|data [1]),
	.datab(\slave3_bridge|uart_module|transmitter|Mux0~2_combout ),
	.datac(\slave3_bridge|uart_module|transmitter|data [3]),
	.datad(\slave3_bridge|uart_module|transmitter|c_bits [0]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Mux0~3 .lut_mask = 16'hE2CC;
defparam \slave3_bridge|uart_module|transmitter|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y22_N2
cycloneive_lcell_comb \slave3_bridge|Selector9~0 (
// Equation(s):
// \slave3_bridge|Selector9~0_combout  = (\slave3_bridge|state.WSEND~q  & (\slave3_bridge|slave|smemwdata [4])) # (!\slave3_bridge|state.WSEND~q  & (((\slave3_bridge|u_din [15] & !\slave3_bridge|state.RSEND~q ))))

	.dataa(\slave3_bridge|slave|smemwdata [4]),
	.datab(\slave3_bridge|state.WSEND~q ),
	.datac(\slave3_bridge|u_din [15]),
	.datad(\slave3_bridge|state.RSEND~q ),
	.cin(gnd),
	.combout(\slave3_bridge|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector9~0 .lut_mask = 16'h88B8;
defparam \slave3_bridge|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y22_N3
dffeas \slave3_bridge|u_din[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[15] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y22_N27
dffeas \slave3_bridge|uart_module|transmitter|data[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|u_din [15]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[15] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N2
cycloneive_lcell_comb \slave3_bridge|Selector10~0 (
// Equation(s):
// \slave3_bridge|Selector10~0_combout  = (\slave3_bridge|state.WSEND~q  & (\slave3_bridge|slave|smemwdata [3])) # (!\slave3_bridge|state.WSEND~q  & (((!\slave3_bridge|state.RSEND~q  & \slave3_bridge|u_din [14]))))

	.dataa(\slave3_bridge|slave|smemwdata [3]),
	.datab(\slave3_bridge|state.RSEND~q ),
	.datac(\slave3_bridge|u_din [14]),
	.datad(\slave3_bridge|state.WSEND~q ),
	.cin(gnd),
	.combout(\slave3_bridge|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector10~0 .lut_mask = 16'hAA30;
defparam \slave3_bridge|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N3
dffeas \slave3_bridge|u_din[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[14] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y22_N29
dffeas \slave3_bridge|uart_module|transmitter|data[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|u_din [14]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[14] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N20
cycloneive_lcell_comb \slave3_bridge|Selector12~0 (
// Equation(s):
// \slave3_bridge|Selector12~0_combout  = (\slave3_bridge|state.WSEND~q  & (\slave3_bridge|slave|smemwdata [1])) # (!\slave3_bridge|state.WSEND~q  & (((\slave3_bridge|u_din [12] & !\slave3_bridge|state.RSEND~q ))))

	.dataa(\slave3_bridge|state.WSEND~q ),
	.datab(\slave3_bridge|slave|smemwdata [1]),
	.datac(\slave3_bridge|u_din [12]),
	.datad(\slave3_bridge|state.RSEND~q ),
	.cin(gnd),
	.combout(\slave3_bridge|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector12~0 .lut_mask = 16'h88D8;
defparam \slave3_bridge|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N21
dffeas \slave3_bridge|u_din[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[12] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y22_N17
dffeas \slave3_bridge|uart_module|transmitter|data[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|u_din [12]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[12] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N6
cycloneive_lcell_comb \slave3_bridge|Selector11~0 (
// Equation(s):
// \slave3_bridge|Selector11~0_combout  = (\slave3_bridge|state.WSEND~q  & (\slave3_bridge|slave|smemwdata [2])) # (!\slave3_bridge|state.WSEND~q  & (((\slave3_bridge|u_din [13] & !\slave3_bridge|state.RSEND~q ))))

	.dataa(\slave3_bridge|state.WSEND~q ),
	.datab(\slave3_bridge|slave|smemwdata [2]),
	.datac(\slave3_bridge|u_din [13]),
	.datad(\slave3_bridge|state.RSEND~q ),
	.cin(gnd),
	.combout(\slave3_bridge|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|Selector11~0 .lut_mask = 16'h88D8;
defparam \slave3_bridge|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N7
dffeas \slave3_bridge|u_din[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[13] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N24
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|data[13]~feeder (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|data[13]~feeder_combout  = \slave3_bridge|u_din [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|u_din [13]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[13]~feeder .lut_mask = 16'hFF00;
defparam \slave3_bridge|uart_module|transmitter|data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N25
dffeas \slave3_bridge|uart_module|transmitter|data[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[13] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N16
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Mux0~4 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Mux0~4_combout  = (\slave3_bridge|uart_module|transmitter|c_bits [0] & ((\slave3_bridge|uart_module|transmitter|c_bits [1]) # ((\slave3_bridge|uart_module|transmitter|data [13])))) # 
// (!\slave3_bridge|uart_module|transmitter|c_bits [0] & (!\slave3_bridge|uart_module|transmitter|c_bits [1] & (\slave3_bridge|uart_module|transmitter|data [12])))

	.dataa(\slave3_bridge|uart_module|transmitter|c_bits [0]),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [1]),
	.datac(\slave3_bridge|uart_module|transmitter|data [12]),
	.datad(\slave3_bridge|uart_module|transmitter|data [13]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Mux0~4 .lut_mask = 16'hBA98;
defparam \slave3_bridge|uart_module|transmitter|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N28
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Mux0~5 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Mux0~5_combout  = (\slave3_bridge|uart_module|transmitter|c_bits [1] & ((\slave3_bridge|uart_module|transmitter|Mux0~4_combout  & (\slave3_bridge|uart_module|transmitter|data [15])) # 
// (!\slave3_bridge|uart_module|transmitter|Mux0~4_combout  & ((\slave3_bridge|uart_module|transmitter|data [14]))))) # (!\slave3_bridge|uart_module|transmitter|c_bits [1] & (((\slave3_bridge|uart_module|transmitter|Mux0~4_combout ))))

	.dataa(\slave3_bridge|uart_module|transmitter|data [15]),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [1]),
	.datac(\slave3_bridge|uart_module|transmitter|data [14]),
	.datad(\slave3_bridge|uart_module|transmitter|Mux0~4_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Mux0~5 .lut_mask = 16'hBBC0;
defparam \slave3_bridge|uart_module|transmitter|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N22
cycloneive_lcell_comb \slave3_bridge|u_din~8 (
// Equation(s):
// \slave3_bridge|u_din~8_combout  = (reset_sync[2] & \slave3_bridge|slave|smemaddr [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_bridge|slave|smemaddr [6]),
	.cin(gnd),
	.combout(\slave3_bridge|u_din~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|u_din~8 .lut_mask = 16'hF000;
defparam \slave3_bridge|u_din~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N23
dffeas \slave3_bridge|u_din[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|u_din~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[6] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N6
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|data[6]~feeder (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|data[6]~feeder_combout  = \slave3_bridge|u_din [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|u_din [6]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[6]~feeder .lut_mask = 16'hFF00;
defparam \slave3_bridge|uart_module|transmitter|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N7
dffeas \slave3_bridge|uart_module|transmitter|data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[6] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N10
cycloneive_lcell_comb \slave3_bridge|u_din~11 (
// Equation(s):
// \slave3_bridge|u_din~11_combout  = (reset_sync[2] & \slave3_bridge|slave|smemaddr [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_bridge|slave|smemaddr [7]),
	.cin(gnd),
	.combout(\slave3_bridge|u_din~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|u_din~11 .lut_mask = 16'hF000;
defparam \slave3_bridge|u_din~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N11
dffeas \slave3_bridge|u_din[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|u_din~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[7] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y22_N1
dffeas \slave3_bridge|uart_module|transmitter|data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|u_din [7]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[7] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N12
cycloneive_lcell_comb \slave3_bridge|u_din~10 (
// Equation(s):
// \slave3_bridge|u_din~10_combout  = (\slave3_bridge|slave|smemaddr [4] & reset_sync[2])

	.dataa(gnd),
	.datab(\slave3_bridge|slave|smemaddr [4]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_bridge|u_din~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|u_din~10 .lut_mask = 16'hC0C0;
defparam \slave3_bridge|u_din~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N13
dffeas \slave3_bridge|u_din[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|u_din~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[4] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y22_N21
dffeas \slave3_bridge|uart_module|transmitter|data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_bridge|u_din [4]),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[4] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N4
cycloneive_lcell_comb \slave3_bridge|u_din~9 (
// Equation(s):
// \slave3_bridge|u_din~9_combout  = (\slave3_bridge|slave|smemaddr [5] & reset_sync[2])

	.dataa(\slave3_bridge|slave|smemaddr [5]),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_bridge|u_din~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|u_din~9 .lut_mask = 16'hA0A0;
defparam \slave3_bridge|u_din~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N5
dffeas \slave3_bridge|u_din[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|u_din~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|u_din~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|u_din [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|u_din[5] .is_wysiwyg = "true";
defparam \slave3_bridge|u_din[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N2
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|data[5]~feeder (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|data[5]~feeder_combout  = \slave3_bridge|u_din [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_bridge|u_din [5]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[5]~feeder .lut_mask = 16'hFF00;
defparam \slave3_bridge|uart_module|transmitter|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N3
dffeas \slave3_bridge|uart_module|transmitter|data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_bridge|uart_module|transmitter|data[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|data[5] .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N20
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Mux0~6 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Mux0~6_combout  = (\slave3_bridge|uart_module|transmitter|c_bits [0] & ((\slave3_bridge|uart_module|transmitter|c_bits [1]) # ((\slave3_bridge|uart_module|transmitter|data [5])))) # 
// (!\slave3_bridge|uart_module|transmitter|c_bits [0] & (!\slave3_bridge|uart_module|transmitter|c_bits [1] & (\slave3_bridge|uart_module|transmitter|data [4])))

	.dataa(\slave3_bridge|uart_module|transmitter|c_bits [0]),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [1]),
	.datac(\slave3_bridge|uart_module|transmitter|data [4]),
	.datad(\slave3_bridge|uart_module|transmitter|data [5]),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Mux0~6 .lut_mask = 16'hBA98;
defparam \slave3_bridge|uart_module|transmitter|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N0
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Mux0~7 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Mux0~7_combout  = (\slave3_bridge|uart_module|transmitter|c_bits [1] & ((\slave3_bridge|uart_module|transmitter|Mux0~6_combout  & ((\slave3_bridge|uart_module|transmitter|data [7]))) # 
// (!\slave3_bridge|uart_module|transmitter|Mux0~6_combout  & (\slave3_bridge|uart_module|transmitter|data [6])))) # (!\slave3_bridge|uart_module|transmitter|c_bits [1] & (((\slave3_bridge|uart_module|transmitter|Mux0~6_combout ))))

	.dataa(\slave3_bridge|uart_module|transmitter|data [6]),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [1]),
	.datac(\slave3_bridge|uart_module|transmitter|data [7]),
	.datad(\slave3_bridge|uart_module|transmitter|Mux0~6_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Mux0~7 .lut_mask = 16'hF388;
defparam \slave3_bridge|uart_module|transmitter|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N2
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector22~2 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector22~2_combout  = (\slave3_bridge|uart_module|transmitter|c_bits [3] & (((\slave3_bridge|uart_module|transmitter|Mux0~5_combout )) # (!\slave3_bridge|uart_module|transmitter|c_bits [2]))) # 
// (!\slave3_bridge|uart_module|transmitter|c_bits [3] & (\slave3_bridge|uart_module|transmitter|c_bits [2] & ((\slave3_bridge|uart_module|transmitter|Mux0~7_combout ))))

	.dataa(\slave3_bridge|uart_module|transmitter|c_bits [3]),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [2]),
	.datac(\slave3_bridge|uart_module|transmitter|Mux0~5_combout ),
	.datad(\slave3_bridge|uart_module|transmitter|Mux0~7_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector22~2 .lut_mask = 16'hE6A2;
defparam \slave3_bridge|uart_module|transmitter|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N0
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector22~3 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector22~3_combout  = (\slave3_bridge|uart_module|transmitter|c_bits [2] & (((\slave3_bridge|uart_module|transmitter|Selector22~2_combout )))) # (!\slave3_bridge|uart_module|transmitter|c_bits [2] & 
// ((\slave3_bridge|uart_module|transmitter|Selector22~2_combout  & (\slave3_bridge|uart_module|transmitter|Mux0~1_combout )) # (!\slave3_bridge|uart_module|transmitter|Selector22~2_combout  & ((\slave3_bridge|uart_module|transmitter|Mux0~3_combout )))))

	.dataa(\slave3_bridge|uart_module|transmitter|Mux0~1_combout ),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [2]),
	.datac(\slave3_bridge|uart_module|transmitter|Mux0~3_combout ),
	.datad(\slave3_bridge|uart_module|transmitter|Selector22~2_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector22~3 .lut_mask = 16'hEE30;
defparam \slave3_bridge|uart_module|transmitter|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N18
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector22~8 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector22~8_combout  = ((\slave3_bridge|uart_module|transmitter|Selector22~7_combout  & ((\slave3_bridge|uart_module|transmitter|c_bits [4]) # (\slave3_bridge|uart_module|transmitter|Selector22~3_combout )))) # 
// (!\slave3_bridge|uart_module|transmitter|Selector9~0_combout )

	.dataa(\slave3_bridge|uart_module|transmitter|Selector9~0_combout ),
	.datab(\slave3_bridge|uart_module|transmitter|c_bits [4]),
	.datac(\slave3_bridge|uart_module|transmitter|Selector22~7_combout ),
	.datad(\slave3_bridge|uart_module|transmitter|Selector22~3_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector22~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector22~8 .lut_mask = 16'hF5D5;
defparam \slave3_bridge|uart_module|transmitter|Selector22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N10
cycloneive_lcell_comb \slave3_bridge|uart_module|transmitter|Selector22~9 (
// Equation(s):
// \slave3_bridge|uart_module|transmitter|Selector22~9_combout  = (!\slave3_bridge|uart_module|transmitter|Selector22~1_combout  & (!\slave3_bridge|uart_module|transmitter|Selector22~8_combout  & ((\slave3_bridge|uart_module|transmitter|Equal0~3_combout ) # 
// (!\slave3_bridge|uart_module|transmitter|state.TX_END~q ))))

	.dataa(\slave3_bridge|uart_module|transmitter|Equal0~3_combout ),
	.datab(\slave3_bridge|uart_module|transmitter|state.TX_END~q ),
	.datac(\slave3_bridge|uart_module|transmitter|Selector22~1_combout ),
	.datad(\slave3_bridge|uart_module|transmitter|Selector22~8_combout ),
	.cin(gnd),
	.combout(\slave3_bridge|uart_module|transmitter|Selector22~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|Selector22~9 .lut_mask = 16'h000B;
defparam \slave3_bridge|uart_module|transmitter|Selector22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N11
dffeas \slave3_bridge|uart_module|transmitter|tx (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_bridge|uart_module|transmitter|Selector22~9_combout ),
	.asdata(vcc),
	.clrn(\reset_sync[2]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_bridge|uart_module|transmitter|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_bridge|uart_module|transmitter|tx .is_wysiwyg = "true";
defparam \slave3_bridge|uart_module|transmitter|tx .power_up = "low";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign GPIO_0_BRIDGE_M_TX = \GPIO_0_BRIDGE_M_TX~output_o ;

assign GPIO_0_BRIDGE_S_TX = \GPIO_0_BRIDGE_S_TX~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
