<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">qsfp_xcvr_test_xcvr_native_s10_htile_1</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments></interconnectAssignments>
    <className>qsfp_xcvr_test_xcvr_native_s10_htile_1</className>
    <version>1.0</version>
    <name>qsfp_xcvr_test_xcvr_native_s10_htile_1</name>
    <uniqueName>qsfp_xcvr_test_xcvr_native_s10_htile_1</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">qsfp_xcvr_test_xcvr_native_s10_htile_1</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>adapter_ehip_mode</name>
            <value>disable_hip</value>
          </parameter>
          <parameter>
            <name>adme_data_rate</name>
            <value>25781250000</value>
          </parameter>
          <parameter>
            <name>adme_enable_bg_cal</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>adme_pma_mode</name>
            <value>basic</value>
          </parameter>
          <parameter>
            <name>adme_prot_mode</name>
            <value>basic_enh</value>
          </parameter>
          <parameter>
            <name>adme_tx_power_mode</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>anlg_link</name>
            <value>sr</value>
          </parameter>
          <parameter>
            <name>anlg_voltage</name>
            <value>1_1V</value>
          </parameter>
          <parameter>
            <name>autowarn_fm_power_params_powerup</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>avmm_ehip_mode</name>
            <value>disable_hip</value>
          </parameter>
          <parameter>
            <name>base_device</name>
            <value>ND5EXPT_45</value>
          </parameter>
          <parameter>
            <name>bonded_mode</name>
            <value>not_bonded</value>
          </parameter>
          <parameter>
            <name>can_gen_exdesign_basic_enh</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>can_gen_exdesign_basic_std</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>can_gen_exdesign_cpri_auto</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>can_gen_exdesign_pcie_pipe</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>can_gen_exdesign_pcs_direct</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cannot_gen_exdesign_gen_msg</name>
            <value> IP configuration with GXT channel is currently not supported for a design example</value>
          </parameter>
          <parameter>
            <name>cannot_gen_exdesign_msg</name>
            <value>Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.</value>
          </parameter>
          <parameter>
            <name>cannot_gen_exdesign_prot_msg</name>
            <value>A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" &amp;&amp; "Selected CDR reference clock frequency"=="644.531250"</value>
          </parameter>
          <parameter>
            <name>cdr_pll_analog_mode</name>
            <value>user_custom</value>
          </parameter>
          <parameter>
            <name>cdr_pll_atb_select_control</name>
            <value>atb_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_auto_reset_on</name>
            <value>auto_reset_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_bandwidth_range_high</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_bandwidth_range_low</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_bbpd_data_pattern_filter_select</name>
            <value>bbpd_data_pat_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_bti_protected</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cdr_pll_bw_mode</name>
            <value>mid_bw</value>
          </parameter>
          <parameter>
            <name>cdr_pll_bypass_a_edge</name>
            <value>bypass_a_edge_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_cal_vco_count_length</name>
            <value>sel_8b_count</value>
          </parameter>
          <parameter>
            <name>cdr_pll_cdr_d2a_enb</name>
            <value>bti_d2a_disable</value>
          </parameter>
          <parameter>
            <name>cdr_pll_cdr_odi_select</name>
            <value>sel_cdr</value>
          </parameter>
          <parameter>
            <name>cdr_pll_cdr_phaselock_mode</name>
            <value>no_ignore_lock</value>
          </parameter>
          <parameter>
            <name>cdr_pll_cdr_powerdown_mode</name>
            <value>power_up</value>
          </parameter>
          <parameter>
            <name>cdr_pll_cgb_div</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_current_dn_pd</name>
            <value>cp_current_pd_dn_setting3</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_current_dn_trim</name>
            <value>cp_current_trimming_dn_setting0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_current_pfd</name>
            <value>cp_current_pfd_setting1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_current_up_pd</name>
            <value>cp_current_pd_up_setting3</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_current_up_trim</name>
            <value>cp_current_trimming_up_setting0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_dn_pd_trim_double</name>
            <value>normal_dn_trim_current</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_replicate</name>
            <value>disable_replica_bias_ctrl</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_testmode</name>
            <value>cp_test_disable</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_up_pd_trim_double</name>
            <value>normal_up_trim_current</value>
          </parameter>
          <parameter>
            <name>cdr_pll_chgpmp_vccreg</name>
            <value>vreg_fw0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_clk0_dfe_tfall_adj</name>
            <value>clk0_dfe_tf0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_clk0_dfe_trise_adj</name>
            <value>clk0_dfe_tr0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_clk180_dfe_tfall_adj</name>
            <value>clk180_dfe_tf0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_clk180_dfe_trise_adj</name>
            <value>clk180_dfe_tr0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_clk270_dfe_tfall_adj</name>
            <value>clk270_dfe_tf0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_clk270_dfe_trise_adj</name>
            <value>clk270_dfe_tr0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_clk90_dfe_tfall_adj</name>
            <value>clk90_dfe_tf0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_clk90_dfe_trise_adj</name>
            <value>clk90_dfe_tr0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_clklow_mux_select</name>
            <value>clklow_mux_cdr_fbclk</value>
          </parameter>
          <parameter>
            <name>cdr_pll_datarate_bps</name>
            <value>25781250000</value>
          </parameter>
          <parameter>
            <name>cdr_pll_diag_loopback_enable</name>
            <value>no_diag_rev_loopback</value>
          </parameter>
          <parameter>
            <name>cdr_pll_direct_fb</name>
            <value>direct_fb</value>
          </parameter>
          <parameter>
            <name>cdr_pll_disable_up_dn</name>
            <value>normal_mode</value>
          </parameter>
          <parameter>
            <name>cdr_pll_enable_idle_rx_channel_support</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_max_cmu_out_freq</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_max_m_counter</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_max_pfd</name>
            <value>350000000</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_max_ref</name>
            <value>800000000</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_max_vco</name>
            <value>14150000000</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_min_gt_channel</name>
            <value>8700000000</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_min_pfd</name>
            <value>25000000</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_min_ref</name>
            <value>25000000</value>
          </parameter>
          <parameter>
            <name>cdr_pll_f_min_vco</name>
            <value>7000000000</value>
          </parameter>
          <parameter>
            <name>cdr_pll_fref_clklow_div</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>cdr_pll_fref_mux_select</name>
            <value>fref_mux_cdr_refclk</value>
          </parameter>
          <parameter>
            <name>cdr_pll_gpon_lck2ref_control</name>
            <value>gpon_lck2ref_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>cdr_pll_iqclk_sel</name>
            <value>power_down</value>
          </parameter>
          <parameter>
            <name>cdr_pll_is_cascaded_pll</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cdr_pll_lck2ref_delay_control</name>
            <value>lck2ref_delay_2</value>
          </parameter>
          <parameter>
            <name>cdr_pll_lf_resistor_pd</name>
            <value>lf_pd_setting3</value>
          </parameter>
          <parameter>
            <name>cdr_pll_lf_resistor_pfd</name>
            <value>lf_pfd_setting3</value>
          </parameter>
          <parameter>
            <name>cdr_pll_lf_ripple_cap</name>
            <value>lf_no_ripple</value>
          </parameter>
          <parameter>
            <name>cdr_pll_loop_filter_bias_select</name>
            <value>lpflt_bias_7</value>
          </parameter>
          <parameter>
            <name>cdr_pll_loopback_mode</name>
            <value>loopback_disabled</value>
          </parameter>
          <parameter>
            <name>cdr_pll_lpd_counter</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_lpfd_counter</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>cdr_pll_ltd_ltr_micro_controller_select</name>
            <value>ltd_ltr_pcs</value>
          </parameter>
          <parameter>
            <name>cdr_pll_mcnt_div</name>
            <value>20</value>
          </parameter>
          <parameter>
            <name>cdr_pll_n_counter</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>cdr_pll_ncnt_div</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>cdr_pll_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>cdr_pll_out_freq</name>
            <value>12890625000</value>
          </parameter>
          <parameter>
            <name>cdr_pll_pcie_gen</name>
            <value>non_pcie</value>
          </parameter>
          <parameter>
            <name>cdr_pll_pd_fastlock_mode</name>
            <value>fast_lock_disable</value>
          </parameter>
          <parameter>
            <name>cdr_pll_pd_l_counter</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_pfd_l_counter</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>cdr_pll_pm_cr2_rx_path_cdr_clock_enable</name>
            <value>cdr_clock_disable</value>
          </parameter>
          <parameter>
            <name>cdr_pll_pm_cr2_tx_rx_uc_dyn_reconfig</name>
            <value>uc_dyn_reconfig_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_pma_width</name>
            <value>64</value>
          </parameter>
          <parameter>
            <name>cdr_pll_position</name>
            <value>position0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_power_mode</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>cdr_pll_powermode_ac_bbpd</name>
            <value>bbpd_ac_on</value>
          </parameter>
          <parameter>
            <name>cdr_pll_powermode_ac_rvcotop</name>
            <value>rvcotop_ac_div1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_powermode_ac_txpll</name>
            <value>txpll_ac_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_powermode_dc_bbpd</name>
            <value>bbpd_dc_on</value>
          </parameter>
          <parameter>
            <name>cdr_pll_powermode_dc_rvcotop</name>
            <value>rvcotop_dc_div1</value>
          </parameter>
          <parameter>
            <name>cdr_pll_powermode_dc_txpll</name>
            <value>powerdown_txpll</value>
          </parameter>
          <parameter>
            <name>cdr_pll_primary_use</name>
            <value>cdr</value>
          </parameter>
          <parameter>
            <name>cdr_pll_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>cdr_pll_reference_clock_frequency</name>
            <value>644531250</value>
          </parameter>
          <parameter>
            <name>cdr_pll_requires_gt_capable_channel</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>cdr_pll_reverse_serial_loopback</name>
            <value>no_loopback</value>
          </parameter>
          <parameter>
            <name>cdr_pll_rstb</name>
            <value>cdr_lf_reset_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_rx_pin_as_refclk_mode</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cdr_pll_set_cdr_input_freq_range</name>
            <value>149</value>
          </parameter>
          <parameter>
            <name>cdr_pll_set_cdr_v2i_enable</name>
            <value>enable_v2i_bias</value>
          </parameter>
          <parameter>
            <name>cdr_pll_set_cdr_vco_reset</name>
            <value>vco_normal</value>
          </parameter>
          <parameter>
            <name>cdr_pll_set_cdr_vco_speed</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>cdr_pll_set_cdr_vco_speed_fix</name>
            <value>120</value>
          </parameter>
          <parameter>
            <name>cdr_pll_set_cdr_vco_speed_pciegen3</name>
            <value>cdr_vco_max_speedbin_pciegen3</value>
          </parameter>
          <parameter>
            <name>cdr_pll_side</name>
            <value>side_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>cdr_pll_speed_grade</name>
            <value>e2</value>
          </parameter>
          <parameter>
            <name>cdr_pll_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>cdr_pll_top_or_bottom</name>
            <value>top_or_bot_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_tx_pll_prot_mode</name>
            <value>txpll_unused</value>
          </parameter>
          <parameter>
            <name>cdr_pll_txpll_hclk_driver_enable</name>
            <value>hclk_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_uc_ro_cal</name>
            <value>uc_ro_cal_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_uc_ro_cal_status</name>
            <value>uc_ro_sta_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_vco_bypass</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cdr_pll_vco_freq</name>
            <value>12890625000</value>
          </parameter>
          <parameter>
            <name>cdr_pll_vco_overrange_voltage</name>
            <value>vco_overrange_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_vco_underrange_voltage</name>
            <value>vco_underange_off</value>
          </parameter>
          <parameter>
            <name>cdr_pll_vreg_output</name>
            <value>vccdreg_nominal</value>
          </parameter>
          <parameter>
            <name>cdr_refclk_cnt</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>cdr_refclk_select</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>channel_type</name>
            <value>GXT</value>
          </parameter>
          <parameter>
            <name>channels</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>core_speedgrade</name>
            <value>e2</value>
          </parameter>
          <parameter>
            <name>core_speedgrade_no_temp</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>data_rate_bps</name>
            <value>25781250000</value>
          </parameter>
          <parameter>
            <name>datapath_select</name>
            <value>Enhanced</value>
          </parameter>
          <parameter>
            <name>dbg_capability_reg_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>dbg_ctrl_soft_logic_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>dbg_embedded_debug_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>dbg_odi_soft_logic_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>dbg_prbs_soft_logic_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>dbg_stat_soft_logic_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>dbg_user_identifier</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>delay_measurement_clkout2_sel</name>
            <value>clock_delay_measurement_clkout</value>
          </parameter>
          <parameter>
            <name>delay_measurement_clkout_sel</name>
            <value>clock_delay_measurement_clkout</value>
          </parameter>
          <parameter>
            <name>design_environment</name>
            <value>QSYS</value>
          </parameter>
          <parameter>
            <name>design_example_filename</name>
            <value>top</value>
          </parameter>
          <parameter>
            <name>design_example_tx_pll_kind</name>
            <value>altera_xcvr_atx_pll_s10_htile</value>
          </parameter>
          <parameter>
            <name>device</name>
            <value>1SG280HU2F50E2VG</value>
          </parameter>
          <parameter>
            <name>device_die_revisions</name>
            <value>HSSI_CRETE2E_REVB,MAIN_ND5_REVC</value>
          </parameter>
          <parameter>
            <name>device_die_types</name>
            <value>HSSI_CRETE2E,MAIN_ND5</value>
          </parameter>
          <parameter>
            <name>device_family</name>
            <value>Stratix 10</value>
          </parameter>
          <parameter>
            <name>device_revision</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>disable_bg_cal</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>disable_digital_reset_sequencer</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>disable_reset_sequencer</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>display_std_rx_pld_adapt_width</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>display_std_tx_pld_adapt_width</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>duplex_mode</name>
            <value>duplex</value>
          </parameter>
          <parameter>
            <name>early_spd_chng_t1</name>
            <value>60</value>
          </parameter>
          <parameter>
            <name>early_spd_chng_t2</name>
            <value>150</value>
          </parameter>
          <parameter>
            <name>early_spd_chng_t3</name>
            <value>1000</value>
          </parameter>
          <parameter>
            <name>enable_advanced_avmm_options</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_advanced_options</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_advanced_user_mode</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_background_cal</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_background_cal_gui</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_backup_pma_adapt_modes</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_bg_cal_debug</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_calibration</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_channel_powerdown</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_de_hardware_debug</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_debug_options</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_debug_ports</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_direct_reset_control</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_double_rate_transfer</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_early_spd_chng</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ehip</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_eios_rx_protect</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_enh</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_fast_sim</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_hard_reset</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_hip</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_insert_eios_err</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_internal_options</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_mac_total_control</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_manual_bonding_settings</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_multi_profile</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_pcs_dir</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_physical_bonding_clocks</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_clock_delay_measurement</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_krfec_rx_enh_frame</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_krfec_rx_enh_frame_diag_status</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_krfec_tx_enh_frame</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_latency_measurement</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_clkout2</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_clkout2_hioint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_clkout_hioint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_data_valid</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_bitslip</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_blk_lock</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_clr_errblk_count</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_crc32_err</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_frame</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_frame_diag_status</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_frame_lock</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_highber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_enh_highber_clr_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_fifo_align_clr</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_fifo_del</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_fifo_empty</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_fifo_full</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_fifo_insert</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_fifo_latency_adj_ena</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_fifo_pempty</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_fifo_pfull</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_fifo_rd_en</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_is_lockedtodata</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_is_lockedtoref</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_pcs_fifo_empty</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_pcs_fifo_full</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_pma_clkslip</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_pma_iqtxrx_clkout</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_pma_qpipulldn</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_polinv</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_seriallpbken</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_bitrev_ena</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_bitslip</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_bitslipboundarysel</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_byterev_ena</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_rmfifo_empty</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_rmfifo_full</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_signaldetect</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_wa_a1a2size</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_rx_std_wa_patternalign</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_clkout2</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_clkout2_hioint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_clkout_hioint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_dll_lock</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_enh_bitslip</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_enh_frame</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_enh_frame_burst_en</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_enh_frame_diag_status</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_fifo_empty</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_fifo_full</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_fifo_latency_adj_ena</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_fifo_pempty</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_fifo_pfull</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pcs_fifo_empty</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pcs_fifo_full</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pma_elecidle</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pma_iqtxrx_clkout</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pma_qpipulldn</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pma_qpipullup</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pma_rxfound</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_pma_txdetectrx</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_polinv</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_port_tx_std_bitslipboundarysel</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ports_adaptation</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ports_pipe_hclk</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ports_pipe_rx_elecidle</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ports_pipe_sw</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ports_rx_manual_cdr_mode</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ports_rx_prbs</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_qpi_async_transfer</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_qpi_mode</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_rcfg_tx_digitalreset_release_ctrl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_rx_fast_pipeln_reg</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_simple_interface</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_split_interface</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_std</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_transparent_pcs</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_tx_coreclkin2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_tx_fast_pipeln_reg</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_tx_x2_coreclkin_port</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_workaround_rules</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_advanced_user_mode</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_low_latency_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_pcs_pma_width</name>
            <value>64</value>
          </parameter>
          <parameter>
            <name>enh_pld_pcs_width</name>
            <value>64</value>
          </parameter>
          <parameter>
            <name>enh_rx_64b66b_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rx_bitslip_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rx_blksync_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rx_crcchk_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rx_descram_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rx_dispchk_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rx_frmsync_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rx_frmsync_mfrm_length</name>
            <value>2048</value>
          </parameter>
          <parameter>
            <name>enh_rx_krfec_err_mark_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_rx_krfec_err_mark_type</name>
            <value>10G</value>
          </parameter>
          <parameter>
            <name>enh_rx_polinv_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_64b66b_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_bitslip_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_crcerr_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_crcgen_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_dispgen_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_frmgen_burst_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_frmgen_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_frmgen_mfrm_length</name>
            <value>2048</value>
          </parameter>
          <parameter>
            <name>enh_tx_krfec_burst_err_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_krfec_burst_err_len</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enh_tx_polinv_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_randomdispbit_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_scram_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_scram_seed</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enh_tx_sh_err</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>fifo_depth_message</name>
            <value></value>
          </parameter>
          <parameter>
            <name>generate_add_hdl_instance_example</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>generate_docs</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>hip_cal_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hip_channels</name>
            <value>x1</value>
          </parameter>
          <parameter>
            <name>hip_mode</name>
            <value>disable_hip</value>
          </parameter>
          <parameter>
            <name>hip_prot_mode</name>
            <value>gen1</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_advanced_user_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_align_del</name>
            <value>align_del_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_ber_bit_err_total_cnt</name>
            <value>bit_err_total_cnt_10g</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_ber_clken</name>
            <value>ber_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_ber_xus_timer_window</name>
            <value>19530</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_bitslip_mode</name>
            <value>bitslip_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_bitslip_type</name>
            <value>bitslip_comb</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_bitslip_wait_cnt</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_bitslip_wait_type</name>
            <value>bitslip_cnt</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_bypass</name>
            <value>blksync_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_clken</name>
            <value>blksync_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt</name>
            <value>enum_invalid_sh_cnt_10g</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock</name>
            <value>knum_sh_cnt_postlock_10g</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock</name>
            <value>knum_sh_cnt_prelock_10g</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_blksync_pipeln</name>
            <value>blksync_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_clr_errblk_cnt_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_control_del</name>
            <value>control_del_none</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_crcchk_bypass</name>
            <value>crcchk_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_crcchk_clken</name>
            <value>crcchk_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_crcchk_inv</name>
            <value>crcchk_inv_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_crcchk_pipeln</name>
            <value>crcchk_pipeln_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_crcflag_pipeln</name>
            <value>crcflag_pipeln_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_ctrl_bit_reverse</name>
            <value>ctrl_bit_reverse_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_data_bit_reverse</name>
            <value>data_bit_reverse_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_dec64b66b_clken</name>
            <value>dec64b66b_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass</name>
            <value>dec_64b66b_rxsm_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_descrm_bypass</name>
            <value>descrm_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_descrm_clken</name>
            <value>descrm_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_descrm_mode</name>
            <value>async</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_descrm_pipeln</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_dft_clk_out_sel</name>
            <value>rx_master_clk</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_dis_signal_ok</name>
            <value>dis_signal_ok_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_dispchk_bypass</name>
            <value>dispchk_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_empty_flag_type</name>
            <value>empty_rd_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_fast_path</name>
            <value>fast_path_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_fec_clken</name>
            <value>fec_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_fec_enable</name>
            <value>fec_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_fifo_double_read</name>
            <value>fifo_double_read_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_fifo_stop_rd</name>
            <value>n_rd_empty</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_fifo_stop_wr</name>
            <value>n_wr_full</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_force_align</name>
            <value>force_align_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_bypass</name>
            <value>frmsync_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_clken</name>
            <value>frmsync_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_enum_scrm</name>
            <value>enum_scrm_default</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_enum_sync</name>
            <value>enum_sync_default</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_flag_type</name>
            <value>location_only</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_knum_sync</name>
            <value>knum_sync_default</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_mfrm_length</name>
            <value>2048</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_frmsync_pipeln</name>
            <value>frmsync_pipeln_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_full_flag_type</name>
            <value>full_wr_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_gb_rx_idwidth</name>
            <value>idwidth_64</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_gb_rx_odwidth</name>
            <value>odwidth_64</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_gbexp_clken</name>
            <value>gbexp_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_low_latency_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_lpbk_mode</name>
            <value>lpbk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_master_clk_sel</name>
            <value>master_rx_pma_clk</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_pempty_flag_type</name>
            <value>pempty_rd_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_pfull_flag_type</name>
            <value>pfull_wr_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_phcomp_rd_del</name>
            <value>phcomp_rd_del2</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_pld_if_type</name>
            <value>reg</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_prot_mode</name>
            <value>basic_mode</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rand_clken</name>
            <value>rand_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rd_clk_sel</name>
            <value>rd_rx_pma_clk</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rdfifo_clken</name>
            <value>rdfifo_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_fifo_write_ctrl</name>
            <value>blklock_stops</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_scrm_width</name>
            <value>bit64</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_sh_location</name>
            <value>msb</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_signal_ok_sel</name>
            <value>synchronized_ver</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_sm_bypass</name>
            <value>rx_sm_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_sm_hiber</name>
            <value>rx_sm_hiber_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_sm_pipeln</name>
            <value>rx_sm_pipeln_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_testbus_sel</name>
            <value>rx_fifo_testbus1</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rx_true_b2b</name>
            <value>b2b</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rxfifo_empty</name>
            <value>empty_default</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rxfifo_full</name>
            <value>full_default</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rxfifo_mode</name>
            <value>register_mode</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rxfifo_pempty</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_rxfifo_pfull</name>
            <value>23</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_stretch_num_stages</name>
            <value>one_stage</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_test_mode</name>
            <value>test_off</value>
          </parameter>
          <parameter>
            <name>hssi_10g_rx_pcs_wrfifo_clken</name>
            <value>wrfifo_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_advanced_user_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_bitslip_en</name>
            <value>bitslip_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_bonding_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_bonding_dft_val</name>
            <value>dft_0</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_comp_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_compin_sel</name>
            <value>compin_master</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_crcgen_bypass</name>
            <value>crcgen_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_crcgen_clken</name>
            <value>crcgen_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_crcgen_err</name>
            <value>crcgen_err_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_crcgen_inv</name>
            <value>crcgen_inv_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_ctrl_bit_reverse</name>
            <value>ctrl_bit_reverse_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_ctrl_plane_bonding</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_data_bit_reverse</name>
            <value>data_bit_reverse_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_dft_clk_out_sel</name>
            <value>tx_master_clk</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_dispgen_bypass</name>
            <value>dispgen_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_dispgen_clken</name>
            <value>dispgen_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_dispgen_err</name>
            <value>dispgen_err_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_dispgen_pipeln</name>
            <value>dispgen_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_distdwn_bypass_pipeln</name>
            <value>distdwn_bypass_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_distdwn_master</name>
            <value>distdwn_master_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_distup_bypass_pipeln</name>
            <value>distup_bypass_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_distup_master</name>
            <value>distup_master_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_dv_bond</name>
            <value>dv_bond_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_empty_flag_type</name>
            <value>empty_rd_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_enc64b66b_txsm_clken</name>
            <value>enc64b66b_txsm_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_enc_64b66b_txsm_bypass</name>
            <value>enc_64b66b_txsm_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_fastpath</name>
            <value>fastpath_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_fec_clken</name>
            <value>fec_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_fec_enable</name>
            <value>fec_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_fifo_double_write</name>
            <value>fifo_double_write_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_fifo_reg_fast</name>
            <value>fifo_reg_fast_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_fifo_stop_rd</name>
            <value>n_rd_empty</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_fifo_stop_wr</name>
            <value>n_wr_full</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_frmgen_burst</name>
            <value>frmgen_burst_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_frmgen_bypass</name>
            <value>frmgen_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_frmgen_clken</name>
            <value>frmgen_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_frmgen_mfrm_length</name>
            <value>2048</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_frmgen_pipeln</name>
            <value>frmgen_pipeln_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_frmgen_pyld_ins</name>
            <value>frmgen_pyld_ins_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_frmgen_wordslip</name>
            <value>frmgen_wordslip_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_full_flag_type</name>
            <value>full_wr_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_gb_pipeln_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_gb_tx_idwidth</name>
            <value>idwidth_64</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_gb_tx_odwidth</name>
            <value>odwidth_64</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_gbred_clken</name>
            <value>gbred_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_indv</name>
            <value>indv_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_low_latency_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_master_clk_sel</name>
            <value>master_tx_pma_clk</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_pempty_flag_type</name>
            <value>pempty_rd_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_pfull_flag_type</name>
            <value>pfull_wr_side</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_phcomp_rd_del</name>
            <value>phcomp_rd_del2</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_pld_if_type</name>
            <value>reg</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_prot_mode</name>
            <value>basic_mode</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_pseudo_random</name>
            <value>all_0</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_pseudo_seed_a</name>
            <value>288230376151711743</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_pseudo_seed_b</name>
            <value>288230376151711743</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_random_disp</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_rdfifo_clken</name>
            <value>rdfifo_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_scrm_bypass</name>
            <value>scrm_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_scrm_clken</name>
            <value>scrm_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_scrm_mode</name>
            <value>async</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_scrm_pipeln</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_sh_err</name>
            <value>sh_err_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_sop_mark</name>
            <value>sop_mark_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_stretch_num_stages</name>
            <value>one_stage</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_test_mode</name>
            <value>test_off</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_tx_scrm_err</name>
            <value>scrm_err_dis</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_tx_scrm_width</name>
            <value>bit64</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_tx_sh_location</name>
            <value>msb</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_tx_sm_bypass</name>
            <value>tx_sm_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_tx_sm_pipeln</name>
            <value>tx_sm_pipeln_en</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_tx_testbus_sel</name>
            <value>tx_fifo_testbus1</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_txfifo_empty</name>
            <value>empty_default</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_txfifo_full</name>
            <value>full_default</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_txfifo_mode</name>
            <value>register_mode</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_txfifo_pempty</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_txfifo_pfull</name>
            <value>11</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_wr_clk_sel</name>
            <value>wr_tx_pma_clk</value>
          </parameter>
          <parameter>
            <name>hssi_10g_tx_pcs_wrfifo_clken</name>
            <value>wrfifo_clk_en</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_auto_error_replacement</name>
            <value>dis_err_replace</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_auto_speed_nego</name>
            <value>dis_asn</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_bit_reversal</name>
            <value>dis_bit_reversal</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_bonding_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_bonding_dft_val</name>
            <value>dft_0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_bypass_pipeline_reg</name>
            <value>dis_bypass_pipeline</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_byte_deserializer</name>
            <value>dis_bds</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask</name>
            <value>dis_rxvalid_mask</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clkcmp_pattern_n</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clkcmp_pattern_p</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_bds_dec_asn</name>
            <value>en_bds_dec_asn_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_cdr_eidle</name>
            <value>en_cdr_eidle_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk</name>
            <value>en_dw_pc_wrclk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_dw_rm_rd</name>
            <value>en_dw_rm_rdclk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_dw_rm_wr</name>
            <value>en_dw_rm_wrclk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_dw_wa</name>
            <value>en_dw_wa_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_pc_rdclk</name>
            <value>en_pc_rdclk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk</name>
            <value>en_sw_pc_wrclk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_sw_rm_rd</name>
            <value>en_sw_rm_rdclk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_sw_rm_wr</name>
            <value>en_sw_rm_wrclk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_gate_sw_wa</name>
            <value>en_sw_wa_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_clock_observation_in_pld_core</name>
            <value>internal_sw_wa_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_ctrl_plane_bonding_compensation</name>
            <value>dis_compensation</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_ctrl_plane_bonding_consumption</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_ctrl_plane_bonding_distribution</name>
            <value>not_master_chnl_distr</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_eidle_entry_eios</name>
            <value>dis_eidle_eios</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_eidle_entry_iei</name>
            <value>dis_eidle_iei</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_eidle_entry_sd</name>
            <value>dis_eidle_sd</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_eightb_tenb_decoder</name>
            <value>en_8b10b_ibm</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_err_flags_sel</name>
            <value>err_flags_wa</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_fixed_pat_det</name>
            <value>dis_fixed_patdet</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_fixed_pat_num</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_force_signal_detect</name>
            <value>en_force_signal_detect</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_gen3_clk_en</name>
            <value>disable_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_gen3_rx_clk_sel</name>
            <value>rcvd_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_gen3_tx_clk_sel</name>
            <value>tx_pma_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_hip_mode</name>
            <value>dis_hip</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_ibm_invalid_code</name>
            <value>dis_ibm_invalid_code</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_invalid_code_flag_only</name>
            <value>dis_invalid_code_only</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_pad_or_edb_error_replace</name>
            <value>replace_edb</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_pcs_bypass</name>
            <value>dis_pcs_bypass</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_phase_comp_rdptr</name>
            <value>disable_rdptr</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_phase_compensation_fifo</name>
            <value>register_fifo</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_pipe_if_enable</name>
            <value>dis_pipe_rx</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_pma_dw</name>
            <value>ten_bit</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_polinv_8b10b_dec</name>
            <value>dis_polinv_8b10b_dec</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_prot_mode</name>
            <value>disabled_prot_mode</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rate_match</name>
            <value>dis_rm</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rate_match_del_thres</name>
            <value>dis_rm_del_thres</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rate_match_empty_thres</name>
            <value>dis_rm_empty_thres</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rate_match_full_thres</name>
            <value>dis_rm_full_thres</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rate_match_ins_thres</name>
            <value>dis_rm_ins_thres</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rate_match_start_thres</name>
            <value>dis_rm_start_thres</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rx_clk2</name>
            <value>rcvd_clk_clk2</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rx_clk_free_running</name>
            <value>en_rx_clk_free_run</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rx_pcs_urst</name>
            <value>en_rx_pcs_urst</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rx_rcvd_clk</name>
            <value>rcvd_clk_rcvd_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rx_rd_clk</name>
            <value>rx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rx_refclk</name>
            <value>dis_refclk_sel</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_rx_wr_clk</name>
            <value>rx_clk2_div_1_2_4</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_symbol_swap</name>
            <value>dis_symbol_swap</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_sync_sm_idle_eios</name>
            <value>dis_syncsm_idle</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_test_bus_sel</name>
            <value>tx_testbus</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_tx_rx_parallel_loopback</name>
            <value>dis_plpbk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_boundary_lock_ctrl</name>
            <value>sync_sm</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_clk_slip_spacing</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_det_latency_sync_status_beh</name>
            <value>dont_care_assert_sync</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_disp_err_flag</name>
            <value>en_disp_err_flag</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_kchar</name>
            <value>dis_kchar</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_pd</name>
            <value>wa_pd_10</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_pd_data</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_pd_polarity</name>
            <value>dont_care_both_pol</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_pld_controlled</name>
            <value>dis_pld_ctrl</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_renumber_data</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_rgnumber_data</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_rknumber_data</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_rosnumber_data</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_rvnumber_data</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wa_sync_sm_ctrl</name>
            <value>gige_sync_sm</value>
          </parameter>
          <parameter>
            <name>hssi_8g_rx_pcs_wait_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_auto_speed_nego_gen2</name>
            <value>dis_asn_g2</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_bit_reversal</name>
            <value>dis_bit_reversal</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_bonding_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_bonding_dft_val</name>
            <value>dft_0</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_bypass_pipeline_reg</name>
            <value>dis_bypass_pipeline</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_byte_serializer</name>
            <value>dis_bs</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_clock_gate_bs_enc</name>
            <value>en_bs_enc_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_clock_gate_dw_fifowr</name>
            <value>en_dw_fifowr_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_clock_gate_fiford</name>
            <value>en_fiford_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_clock_gate_sw_fifowr</name>
            <value>en_sw_fifowr_clk_gating</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_clock_observation_in_pld_core</name>
            <value>internal_refclk_b</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_ctrl_plane_bonding_compensation</name>
            <value>dis_compensation</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_ctrl_plane_bonding_consumption</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_ctrl_plane_bonding_distribution</name>
            <value>not_master_chnl_distr</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_data_selection_8b10b_encoder_input</name>
            <value>normal_data_path</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_dynamic_clk_switch</name>
            <value>dis_dyn_clk_switch</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_eightb_tenb_disp_ctrl</name>
            <value>dis_disp_ctrl</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_eightb_tenb_encoder</name>
            <value>en_8b10b_ibm</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_force_echar</name>
            <value>dis_force_echar</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_force_kchar</name>
            <value>dis_force_kchar</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_gen3_tx_clk_sel</name>
            <value>dis_tx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel</name>
            <value>dis_tx_pipe_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_hip_mode</name>
            <value>dis_hip</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_pcs_bypass</name>
            <value>dis_pcs_bypass</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_phase_comp_rdptr</name>
            <value>disable_rdptr</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_phase_compensation_fifo</name>
            <value>register_fifo</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_phfifo_write_clk_sel</name>
            <value>tx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_pma_dw</name>
            <value>ten_bit</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_prot_mode</name>
            <value>disabled_prot_mode</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_refclk_b_clk_sel</name>
            <value>tx_pma_clock</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_revloop_back_rm</name>
            <value>dis_rev_loopback_rx_rm</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_symbol_swap</name>
            <value>dis_symbol_swap</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_tx_bitslip</name>
            <value>dis_tx_bitslip</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_tx_compliance_controlled_disparity</name>
            <value>dis_txcompliance</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_tx_fast_pld_reg</name>
            <value>dis_tx_fast_pld_reg</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_txclk_freerun</name>
            <value>en_freerun_tx</value>
          </parameter>
          <parameter>
            <name>hssi_8g_tx_pcs_txpcs_urst</name>
            <value>en_txpcs_urst</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_adapter_lpbk_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_aib_lpbk_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_align_del</name>
            <value>align_del_dis</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_asn_bypass_clock_gate</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_asn_bypass_pma_pcie_sw_done</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_asn_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_asn_wait_for_clock_gate_cnt</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_asn_wait_for_dll_reset_cnt</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_asn_wait_for_fifo_flush_cnt</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_asn_wait_for_pma_pcie_sw_done_cnt</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_async_direct_hip_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_bonding_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_bonding_dft_val</name>
            <value>dft_0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_chnl_bonding</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_clock_del_measure_enable</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_comp_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_compin_sel</name>
            <value>compin_master</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_control_del</name>
            <value>control_del_none</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_ctrl_plane_bonding</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_datapath_mapping_mode</name>
            <value>map_10g_2x2x_2x1x_fifo</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_ds_bypass_pipeln</name>
            <value>ds_bypass_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_ds_last_chnl</name>
            <value>ds_last_chnl</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_ds_master</name>
            <value>ds_master_en</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_duplex_mode</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_dyn_clk_sw_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_fifo_double_write</name>
            <value>fifo_double_write_en</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_fifo_mode</name>
            <value>phase_comp</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_fifo_rd_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_fifo_rd_clk_sel</name>
            <value>fifo_rd_pma_aib_rx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_fifo_stop_rd</name>
            <value>rd_empty</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_fifo_stop_wr</name>
            <value>n_wr_full</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_fifo_width</name>
            <value>fifo_double_width</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_fifo_wr_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_fifo_wr_clk_sel</name>
            <value>fifo_wr_pld_pcs_rx_clk_out</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_force_align</name>
            <value>force_align_dis</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_free_run_div_clk</name>
            <value>out_of_reset_sync</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_fsr_pld_10g_rx_crc32_err_rst_val</name>
            <value>reset_to_zero_crc32</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_fsr_pld_8g_sigdet_out_rst_val</name>
            <value>reset_to_zero_sigdet</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_fsr_pld_ltd_b_rst_val</name>
            <value>reset_to_one_ltdb</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_fsr_pld_ltr_rst_val</name>
            <value>reset_to_zero_ltr</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_fsr_pld_rx_fifo_align_clr_rst_val</name>
            <value>reset_to_zero_alignclr</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_hd_hssiadapt_aib_hssi_pld_sclk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_hd_hssiadapt_aib_hssi_rx_sr_clk_in_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_hd_hssiadapt_csr_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_hd_hssiadapt_hip_aib_clk_2x_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_hd_hssiadapt_hip_aib_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_hd_hssiadapt_pld_pcs_rx_clk_out_hz</name>
            <value>402832031</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_hd_hssiadapt_pld_pma_hclk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_hd_hssiadapt_pma_aib_rx_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_hd_hssiadapt_speed_grade</name>
            <value>dash_2</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_hip_mode</name>
            <value>disable_hip</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_hrdrst_dcd_cal_done_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_hrdrst_rst_sm_dis</name>
            <value>enable_rx_rst_sm</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_hrdrst_rx_osc_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_hrdrst_user_ctl_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_indv</name>
            <value>indv_en</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_internal_clk1_sel</name>
            <value>pld_pma_tx_clk_out_clk1</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_internal_clk1_sel0</name>
            <value>pma_clks_or_txfifowr_post_ct_or_txfiford_pre_or_post_ct_mux_clk1_mux0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_internal_clk1_sel1</name>
            <value>pma_clks_or_txfiford_pre_or_post_ct_mux_clk1_mux1</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_internal_clk1_sel2</name>
            <value>pma_clks_or_txfiford_pre_ct_mux_clk1_mux2</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_internal_clk1_sel3</name>
            <value>pma_clks_clk1_mux3</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_internal_clk2_sel</name>
            <value>pld_pma_tx_clk_out_clk2</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_internal_clk2_sel0</name>
            <value>pma_clks_or_rxfiford_post_ct_or_rxfifowr_pre_or_post_ct_mux_clk2_mux0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_internal_clk2_sel1</name>
            <value>pma_clks_or_rxfifowr_pre_or_post_ct_mux_clk2_mux1</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_internal_clk2_sel2</name>
            <value>pma_clks_or_rxfifowr_pre_ct_mux_clk2_mux2</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_internal_clk2_sel3</name>
            <value>pma_clks_clk2_mux3</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_loopback_mode</name>
            <value>loopback_disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_osc_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_phcomp_rd_del</name>
            <value>phcomp_rd_del3</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_pipe_mode</name>
            <value>disable_pipe</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_pma_aib_rx_clk_expected_setting</name>
            <value>x2</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_pma_coreclkin_sel</name>
            <value>pma_coreclkin_pld_sel</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_pma_hclk_scg_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_powerdown_mode</name>
            <value>powerup</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_10g_krfec_rx_diag_data_status_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_adp_go_b4txeq_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_datapath_tb_sel</name>
            <value>cp_bond</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_eq_iteration</name>
            <value>cycles_32</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_fifo_power_mode</name>
            <value>full_width_full_depth</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_fifo_read_latency_adjust</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_fifo_write_latency_adjust</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_invalid_no_change</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_osc_clock_setting</name>
            <value>osc_clk_div_by1</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_parity_sel</name>
            <value>func_sel</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_pcs_testbus_sel</name>
            <value>direct_tr_tb_bit0_sel</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_pcspma_testbus_sel</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_pld_8g_a1a2_k1k2_flag_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_pld_8g_wa_boundary_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_pld_pma_pcie_sw_done_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_pld_pma_reser_in_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_pld_pma_testbus_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_pld_test_data_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_pma_rstn_cycles</name>
            <value>four_cycles</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_pma_rstn_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_post_cursor_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_pre_cursor_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_rmfflag_stretch_enable</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_rmfflag_stretch_num_stages</name>
            <value>rmfflag_two_stage</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_rxeq_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_txeq_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_txeq_time</name>
            <value>64</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_use_rxvalid_for_rxeq</name>
            <value>rxvalid</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rx_usertest_sel</name>
            <value>direct_tr_usertest3_sel</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rxfifo_empty</name>
            <value>empty_default</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rxfifo_full</name>
            <value>full_dw</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rxfifo_mode</name>
            <value>rxphase_comp</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rxfifo_pempty</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rxfifo_pfull</name>
            <value>5</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rxfiford_post_ct_sel</name>
            <value>rxfiford_sclk_post_ct</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rxfiford_to_aib_sel</name>
            <value>rxfiford_sclk_to_aib</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rxfifowr_post_ct_sel</name>
            <value>rxfifowr_sclk_post_ct</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_rxfifowr_pre_ct_sel</name>
            <value>rxfifowr_sclk_pre_ct</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_slv_asn_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_stretch_num_stages</name>
            <value>seven_stage</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_txeq_clk_scg_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_txeq_clk_sel</name>
            <value>txeq_pld_pcs_rx_clk_out</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_txeq_mode</name>
            <value>eq_disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_txeq_rst_sel</name>
            <value>txeq_pcs_rx_pld_rst_n</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_txfiford_post_ct_sel</name>
            <value>txfiford_sclk_post_ct</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_txfiford_pre_ct_sel</name>
            <value>txfiford_sclk_pre_ct</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_txfifowr_from_aib_sel</name>
            <value>txfifowr_sclk_from_aib</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_txfifowr_post_ct_sel</name>
            <value>txfifowr_sclk_post_ct</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_us_bypass_pipeln</name>
            <value>us_bypass_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_us_last_chnl</name>
            <value>us_last_chnl</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_us_master</name>
            <value>us_master_en</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_word_align_enable</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_rx_word_mark</name>
            <value>wm_en</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_aib_clk_sel</name>
            <value>aib_clk_pma_aib_tx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_bonding_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_bonding_dft_val</name>
            <value>dft_0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_chnl_bonding</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_comp_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_compin_sel</name>
            <value>compin_master</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_ctrl_plane_bonding</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_datapath_mapping_mode</name>
            <value>map_10g_2x2x_2x1x_fifo</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_ds_bypass_pipeln</name>
            <value>ds_bypass_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_ds_last_chnl</name>
            <value>ds_last_chnl</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_ds_master</name>
            <value>ds_master_en</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_duplex_mode</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_dv_gating</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_dyn_clk_sw_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fifo_double_read</name>
            <value>fifo_double_read_en</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fifo_mode</name>
            <value>phase_comp</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fifo_rd_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fifo_rd_clk_sel</name>
            <value>fifo_rd_pld_pcs_tx_clk_out</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fifo_ready_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fifo_stop_rd</name>
            <value>rd_empty</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fifo_stop_wr</name>
            <value>wr_full</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fifo_width</name>
            <value>fifo_double_width</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fifo_wr_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_free_run_div_clk</name>
            <value>out_of_reset_sync</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fsr_hip_fsr_in_bit0_rst_val</name>
            <value>reset_to_one_hfsrin0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fsr_hip_fsr_in_bit1_rst_val</name>
            <value>reset_to_one_hfsrin1</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fsr_hip_fsr_in_bit2_rst_val</name>
            <value>reset_to_one_hfsrin2</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fsr_hip_fsr_in_bit3_rst_val</name>
            <value>reset_to_zero_hfsrin3</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fsr_hip_fsr_out_bit0_rst_val</name>
            <value>reset_to_one_hfsrout0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fsr_hip_fsr_out_bit1_rst_val</name>
            <value>reset_to_one_hfsrout1</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fsr_hip_fsr_out_bit2_rst_val</name>
            <value>reset_to_zero_hfsrout2</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fsr_hip_fsr_out_bit3_rst_val</name>
            <value>reset_to_zero_hfsrout3</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fsr_mask_tx_pll_rst_val</name>
            <value>reset_to_zero_maskpll</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_fsr_pld_txelecidle_rst_val</name>
            <value>reset_to_zero_txelec</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hd_hssiadapt_aib_hssi_pld_sclk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hd_hssiadapt_aib_hssi_tx_sr_clk_in_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hd_hssiadapt_aib_hssi_tx_transfer_clk_hz</name>
            <value>805664062</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hd_hssiadapt_csr_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hd_hssiadapt_hip_aib_clk_2x_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hd_hssiadapt_hip_aib_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hd_hssiadapt_hip_aib_txeq_clk_out_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hd_hssiadapt_pld_pcs_tx_clk_out_hz</name>
            <value>402832031</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hd_hssiadapt_pld_pma_hclk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hd_hssiadapt_pma_aib_tx_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hd_hssiadapt_speed_grade</name>
            <value>dash_2</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hip_mode</name>
            <value>disable_hip</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hip_osc_clk_scg_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hrdrst_align_bypass</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hrdrst_dcd_cal_done_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hrdrst_dll_lock_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hrdrst_rst_sm_dis</name>
            <value>enable_tx_rst_sm</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hrdrst_rx_osc_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_hrdrst_user_ctl_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_indv</name>
            <value>indv_en</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_loopback_mode</name>
            <value>loopback_disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_osc_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_phcomp_rd_del</name>
            <value>phcomp_rd_del2</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_pipe_mode</name>
            <value>disable_pipe</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_pma_aib_tx_clk_expected_setting</name>
            <value>x2</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_powerdown_mode</name>
            <value>powerup</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_presethint_bypass</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_qpi_sr_enable</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_rxqpi_pullup_rst_val</name>
            <value>reset_to_zero_rxqpi</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_stretch_num_stages</name>
            <value>seven_stage</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_tx_datapath_tb_sel</name>
            <value>cp_bond</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_tx_fastbond_wren</name>
            <value>wren_ds_del2_us_del2</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_tx_fifo_power_mode</name>
            <value>full_width_full_depth</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_tx_fifo_read_latency_adjust</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_tx_fifo_write_latency_adjust</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_tx_osc_clock_setting</name>
            <value>osc_clk_div_by1</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_tx_qpi_mode_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_tx_rev_lpbk</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_tx_usertest_sel</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_txfifo_empty</name>
            <value>empty_default</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_txfifo_full</name>
            <value>full_dw</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_txfifo_mode</name>
            <value>txphase_comp</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_txfifo_pempty</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_txfifo_pfull</name>
            <value>5</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_txqpi_pulldn_rst_val</name>
            <value>reset_to_zero_txqpid</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_txqpi_pullup_rst_val</name>
            <value>reset_to_zero_txqpiu</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_us_last_chnl</name>
            <value>us_last_chnl</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_us_master</name>
            <value>us_master_en</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_word_align</name>
            <value>wa_en</value>
          </parameter>
          <parameter>
            <name>hssi_adapt_tx_word_align_enable</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_datasel_gr0</name>
            <value>aib_datasel0_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_datasel_gr1</name>
            <value>aib_datasel1_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_datasel_gr2</name>
            <value>aib_datasel2_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_ddrctrl_gr0</name>
            <value>aib_ddr0_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_ddrctrl_gr1</name>
            <value>aib_ddr1_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_iinasyncen</name>
            <value>aib_inasyncen_setting2</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_iinclken</name>
            <value>aib_inclken_setting3</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_outctrl_gr0</name>
            <value>aib_outen0_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_outctrl_gr1</name>
            <value>aib_outen1_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_outctrl_gr2</name>
            <value>aib_outen2_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_outctrl_gr3</name>
            <value>aib_outen3_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_outndrv_r12</name>
            <value>aib_ndrv12_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_outndrv_r56</name>
            <value>aib_ndrv56_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_outndrv_r78</name>
            <value>aib_ndrv78_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_outpdrv_r12</name>
            <value>aib_pdrv12_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_outpdrv_r56</name>
            <value>aib_pdrv56_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_outpdrv_r78</name>
            <value>aib_pdrv78_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_red_rx_shiften</name>
            <value>aib_red_rx_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_clkdiv</name>
            <value>aib_rx_clkdiv_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_byp</name>
            <value>aib_rx_dcc_byp_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_byp_iocsr_unused</name>
            <value>aib_rx_dcc_byp_disable_iocsr_unused</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_cont_cal</name>
            <value>aib_rx_dcc_cal_cont</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_cont_cal_iocsr_unused</name>
            <value>aib_rx_dcc_cal_single_iocsr_unused</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_dft</name>
            <value>aib_rx_dcc_dft_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_dft_sel</name>
            <value>aib_rx_dcc_dft_mode0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_dll_entest</name>
            <value>aib_rx_dcc_dll_test_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_dy_ctl_static</name>
            <value>aib_rx_dcc_dy_ctl_static_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_dy_ctlsel</name>
            <value>aib_rx_dcc_dy_ctlsel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_en</name>
            <value>aib_rx_dcc_enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_en_iocsr_unused</name>
            <value>aib_rx_dcc_disable_iocsr_unused</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_manual_dn</name>
            <value>aib_rx_dcc_manual_dn0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_manual_up</name>
            <value>aib_rx_dcc_manual_up0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_rst_prgmnvrt</name>
            <value>aib_rx_dcc_st_rst_prgmnvrt_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_st_core_dn_prgmnvrt</name>
            <value>aib_rx_dcc_st_core_dn_prgmnvrt_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_st_core_up_prgmnvrt</name>
            <value>aib_rx_dcc_st_core_up_prgmnvrt_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_st_core_updnen</name>
            <value>aib_rx_dcc_st_core_updnen_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_st_dftmuxsel</name>
            <value>aib_rx_dcc_st_dftmuxsel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_st_dly_pst</name>
            <value>aib_rx_dcc_st_dly_pst_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_st_en</name>
            <value>aib_rx_dcc_st_en_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_st_lockreq_muxsel</name>
            <value>aib_rx_dcc_st_lockreq_muxsel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_st_new_dll</name>
            <value>aib_rx_dcc_new_dll_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_st_new_dll2</name>
            <value>aib_rx_dcc_new_dll2_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_st_rst</name>
            <value>aib_rx_dcc_st_rst_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_dcc_test_clk_pll_en_n</name>
            <value>aib_rx_dcc_test_clk_pll_en_n_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_halfcode</name>
            <value>aib_rx_halfcode_enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_aib_rx_selflock</name>
            <value>aib_rx_selflock_enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_dft_hssitestip_dll_dcc_en</name>
            <value>disable_dft</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_op_mode</name>
            <value>rx_dcc_enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_powermode_ac</name>
            <value>rxdatapath_high_speed_pwr</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_powermode_dc</name>
            <value>powerup</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_redundancy_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_rx_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_datasel_gr0</name>
            <value>aib_datasel0_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_datasel_gr1</name>
            <value>aib_datasel1_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_datasel_gr2</name>
            <value>aib_datasel2_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_clkdiv</name>
            <value>aib_dllstr_align_clkdiv_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_dcc_dll_dft_sel</name>
            <value>aib_dllstr_align_dcc_dll_dft_sel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_dft_ch_muxsel</name>
            <value>aib_dllstr_align_dft_ch_muxsel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_dly_pst</name>
            <value>aib_dllstr_align_dly_pst_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_dy_ctl_static</name>
            <value>aib_dllstr_align_dy_ctl_static_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_dy_ctlsel</name>
            <value>aib_dllstr_align_dy_ctlsel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_entest</name>
            <value>aib_dllstr_align_test_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_halfcode</name>
            <value>aib_dllstr_align_halfcode_enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_selflock</name>
            <value>aib_dllstr_align_selflock_enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_st_core_dn_prgmnvrt</name>
            <value>aib_dllstr_align_st_core_dn_prgmnvrt_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_st_core_up_prgmnvrt</name>
            <value>aib_dllstr_align_st_core_up_prgmnvrt_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_st_core_updnen</name>
            <value>aib_dllstr_align_st_core_updnen_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_st_dftmuxsel</name>
            <value>aib_dllstr_align_st_dftmuxsel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_st_en</name>
            <value>aib_dllstr_align_st_en_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_st_lockreq_muxsel</name>
            <value>aib_dllstr_align_st_lockreq_muxsel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_st_new_dll</name>
            <value>aib_dllstr_align_new_dll_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_st_new_dll2</name>
            <value>aib_dllstr_align_new_dll2_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_st_rst</name>
            <value>aib_dllstr_align_st_rst_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_st_rst_prgmnvrt</name>
            <value>aib_dllstr_align_st_rst_prgmnvrt_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_dllstr_align_test_clk_pll_en_n</name>
            <value>aib_dllstr_align_test_clk_pll_en_n_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_inctrl_gr0</name>
            <value>aib_inctrl0_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_inctrl_gr1</name>
            <value>aib_inctrl1_setting3</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_inctrl_gr2</name>
            <value>aib_inctrl2_setting2</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_inctrl_gr3</name>
            <value>aib_inctrl3_setting2</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_outctrl_gr0</name>
            <value>aib_outen0_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_outctrl_gr1</name>
            <value>aib_outen1_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_outctrl_gr2</name>
            <value>aib_outen2_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_outndrv_r12</name>
            <value>aib_ndrv12_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_outndrv_r34</name>
            <value>aib_ndrv34_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_outndrv_r56</name>
            <value>aib_ndrv56_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_outndrv_r78</name>
            <value>aib_ndrv78_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_outpdrv_r12</name>
            <value>aib_pdrv12_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_outpdrv_r34</name>
            <value>aib_pdrv34_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_outpdrv_r56</name>
            <value>aib_pdrv56_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_outpdrv_r78</name>
            <value>aib_pdrv78_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_red_dirclkn_shiften</name>
            <value>aib_red_dirclkn_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_red_dirclkp_shiften</name>
            <value>aib_red_dirclkp_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_red_drx_shiften</name>
            <value>aib_red_drx_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_red_dtx_shiften</name>
            <value>aib_red_dtx_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_red_pinp_shiften</name>
            <value>aib_red_pinp_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_red_rx_shiften</name>
            <value>aib_red_rx_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_red_tx_shiften</name>
            <value>aib_red_tx_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_red_txferclkout_shiften</name>
            <value>aib_red_txferclkout_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_aib_red_txferclkoutn_shiften</name>
            <value>aib_red_txferclkoutn_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_dfd_dll_dcc_en</name>
            <value>disable_dfd</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_dft_hssitestip_dll_dcc_en</name>
            <value>disable_dft</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_op_mode</name>
            <value>tx_dll_enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_powermode_ac</name>
            <value>txdatapath_high_speed_pwr</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_powermode_dc</name>
            <value>powerup</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_redundancy_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_aibcr_tx_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_ber_margining_ctrl</name>
            <value>aib_ber_margining_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_datasel_gr0</name>
            <value>aib_datasel0_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_datasel_gr1</name>
            <value>aib_datasel1_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_datasel_gr2</name>
            <value>aib_datasel2_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_clkdiv</name>
            <value>aib_dllstr_align_clkdiv_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_dly_pst</name>
            <value>aib_dllstr_align_dly_pst_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_dy_ctl_static</name>
            <value>aib_dllstr_align_dy_ctl_static_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_dy_ctlsel</name>
            <value>aib_dllstr_align_dy_ctlsel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_entest</name>
            <value>aib_dllstr_align_test_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_halfcode</name>
            <value>aib_dllstr_align_halfcode_enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_selflock</name>
            <value>aib_dllstr_align_selflock_enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_st_core_dn_prgmnvrt</name>
            <value>aib_dllstr_align_st_core_dn_prgmnvrt_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_st_core_up_prgmnvrt</name>
            <value>aib_dllstr_align_st_core_up_prgmnvrt_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_st_core_updnen</name>
            <value>aib_dllstr_align_st_core_updnen_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_st_dftmuxsel</name>
            <value>aib_dllstr_align_st_dftmuxsel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_st_en</name>
            <value>aib_dllstr_align_st_en_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_st_hps_ctrl_en</name>
            <value>aib_dllstr_align_hps_ctrl_en_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_st_lockreq_muxsel</name>
            <value>aib_dllstr_align_st_lockreq_muxsel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_st_new_dll</name>
            <value>aib_dllstr_align_new_dll_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_st_rst</name>
            <value>aib_dllstr_align_st_rst_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_st_rst_prgmnvrt</name>
            <value>aib_dllstr_align_st_rst_prgmnvrt_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_dllstr_align_test_clk_pll_en_n</name>
            <value>aib_dllstr_align_test_clk_pll_en_n_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_inctrl_gr0</name>
            <value>aib_inctrl0_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_inctrl_gr1</name>
            <value>aib_inctrl1_setting3</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_inctrl_gr2</name>
            <value>aib_inctrl2_setting2</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_inctrl_gr3</name>
            <value>aib_inctrl3_setting3</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_outctrl_gr0</name>
            <value>aib_outen0_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_outctrl_gr1</name>
            <value>aib_outen1_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_outctrl_gr2</name>
            <value>aib_outen2_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_outndrv_r12</name>
            <value>aib_ndrv12_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_outndrv_r34</name>
            <value>aib_ndrv34_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_outndrv_r56</name>
            <value>aib_ndrv56_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_outndrv_r78</name>
            <value>aib_ndrv78_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_outpdrv_r12</name>
            <value>aib_pdrv12_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_outpdrv_r34</name>
            <value>aib_pdrv34_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_outpdrv_r56</name>
            <value>aib_pdrv56_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_outpdrv_r78</name>
            <value>aib_pdrv78_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_aib_red_shift_en</name>
            <value>aib_red_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_dft_hssitestip_dll_dcc_en</name>
            <value>disable_dft</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_op_mode</name>
            <value>rx_dll_enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_powerdown_mode</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_powermode_ac</name>
            <value>rxdatapath_high_speed_pwr</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_powermode_dc</name>
            <value>powerup</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_powermode_freq_hz_aib_hssi_rx_transfer_clk</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_redundancy_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_rx_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_datasel_gr0</name>
            <value>aib_datasel0_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_datasel_gr1</name>
            <value>aib_datasel1_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_datasel_gr2</name>
            <value>aib_datasel2_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_datasel_gr3</name>
            <value>aib_datasel3_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_ddrctrl_gr0</name>
            <value>aib_ddr0_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_hssi_tx_transfer_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_iinasyncen</name>
            <value>aib_inasyncen_setting2</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_iinclken</name>
            <value>aib_inclken_setting3</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_outctrl_gr0</name>
            <value>aib_outen0_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_outctrl_gr1</name>
            <value>aib_outen1_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_outctrl_gr2</name>
            <value>aib_outen2_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_outctrl_gr3</name>
            <value>aib_outen3_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_outndrv_r34</name>
            <value>aib_ndrv34_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_outndrv_r56</name>
            <value>aib_ndrv56_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_outpdrv_r34</name>
            <value>aib_pdrv34_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_outpdrv_r56</name>
            <value>aib_pdrv56_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_red_dirclkn_shiften</name>
            <value>aib_red_dirclkn_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_red_dirclkp_shiften</name>
            <value>aib_red_dirclkp_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_red_drx_shiften</name>
            <value>aib_red_drx_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_red_dtx_shiften</name>
            <value>aib_red_dtx_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_red_pout_shiften</name>
            <value>aib_red_pout_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_red_rx_shiften</name>
            <value>aib_red_rx_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_red_tx_shiften</name>
            <value>aib_red_tx_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_red_txferclkout_shiften</name>
            <value>aib_red_txferclkout_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_red_txferclkoutn_shiften</name>
            <value>aib_red_txferclkoutn_shift_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_clkdiv</name>
            <value>aib_tx_clkdiv_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_byp</name>
            <value>aib_tx_dcc_byp_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_byp_iocsr_unused</name>
            <value>aib_tx_dcc_byp_disable_iocsr_unused</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_cont_cal</name>
            <value>aib_tx_dcc_cal_cont</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_cont_cal_iocsr_unused</name>
            <value>aib_tx_dcc_cal_single_iocsr_unused</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_dft</name>
            <value>aib_tx_dcc_dft_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_dft_sel</name>
            <value>aib_tx_dcc_dft_mode0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_dll_dft_sel</name>
            <value>aib_tx_dcc_dll_dft_sel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_dll_entest</name>
            <value>aib_tx_dcc_dll_test_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_dy_ctl_static</name>
            <value>aib_tx_dcc_dy_ctl_static_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_dy_ctlsel</name>
            <value>aib_tx_dcc_dy_ctlsel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_en</name>
            <value>aib_tx_dcc_enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_en_iocsr_unused</name>
            <value>aib_tx_dcc_disable_iocsr_unused</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_manual_dn</name>
            <value>aib_tx_dcc_manual_dn0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_manual_up</name>
            <value>aib_tx_dcc_manual_up0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_rst_prgmnvrt</name>
            <value>aib_tx_dcc_st_rst_prgmnvrt_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_st_core_dn_prgmnvrt</name>
            <value>aib_tx_dcc_st_core_dn_prgmnvrt_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_st_core_up_prgmnvrt</name>
            <value>aib_tx_dcc_st_core_up_prgmnvrt_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_st_core_updnen</name>
            <value>aib_tx_dcc_st_core_updnen_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_st_dftmuxsel</name>
            <value>aib_tx_dcc_st_dftmuxsel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_st_dly_pst</name>
            <value>aib_tx_dcc_st_dly_pst_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_st_en</name>
            <value>aib_tx_dcc_st_en_setting1</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_st_hps_ctrl_en</name>
            <value>aib_tx_dcc_hps_ctrl_en_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_st_lockreq_muxsel</name>
            <value>aib_tx_dcc_st_lockreq_muxsel_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_st_new_dll</name>
            <value>aib_tx_dcc_new_dll_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_st_rst</name>
            <value>aib_tx_dcc_st_rst_setting0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_dcc_test_clk_pll_en_n</name>
            <value>aib_tx_dcc_test_clk_pll_en_n_disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_halfcode</name>
            <value>aib_tx_halfcode_enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_aib_tx_selflock</name>
            <value>aib_tx_selflock_enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_dfd_dll_dcc_en</name>
            <value>disable_dfd</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_dft_hssitestip_dll_dcc_en</name>
            <value>disable_dft</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_op_mode</name>
            <value>tx_dcc_enable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_powerdown_mode</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_powermode_ac</name>
            <value>txdatapath_high_speed_pwr</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_powermode_dc</name>
            <value>powerup</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_powermode_freq_hz_aib_hssi_tx_transfer_clk</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_redundancy_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_aibnd_tx_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_calibration_type</name>
            <value>one_time</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_func_mode</name>
            <value>c3adpt_pmadir</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_avmm_clk_dcg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_avmm_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_avmm_osc_clock_setting</name>
            <value>osc_clk_div_by1</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_avmm_testbus_sel</name>
            <value>avmm1_transfer_testbus</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_hip_mode</name>
            <value>disable_hip</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_nfhssi_calibratio_feature_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_osc_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_read_blocking_enable</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_sr_hip_mode</name>
            <value>disable_hip</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_sr_powerdown_mode</name>
            <value>powerup</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_sr_sr_free_run_div_clk</name>
            <value>out_of_reset_sync</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_sr_sr_hip_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_sr_sr_osc_clk_div_sel</name>
            <value>non_div</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_sr_sr_osc_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_sr_sr_parity_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_sr_sr_reserved_in_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_sr_sr_reserved_out_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_sr_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_uc_blocking_enable</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_hssiadapt_write_resp_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_pcs_arbiter_ctrl</name>
            <value>avmm1_arbiter_uc_sel</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_pcs_cal_done</name>
            <value>avmm1_cal_done_deassert</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_pcs_cal_reserved</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_pcs_calibration_feature_en</name>
            <value>avmm1_pcs_calibration_en</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_pcs_hip_cal_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_pldadapt_avmm_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_pldadapt_avmm_osc_clock_setting</name>
            <value>osc_clk_div_by1</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_pldadapt_avmm_testbus_sel</name>
            <value>avmm1_transfer_testbus</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_pldadapt_gate_dis</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_pldadapt_hip_mode</name>
            <value>disable_hip</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_pldadapt_nfhssi_calibratio_feature_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_pldadapt_osc_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_pldadapt_read_blocking_enable</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_pldadapt_uc_blocking_enable</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_avmm1_if_topology</name>
            <value>disabled_block</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_asn_clk_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_asn_enable</name>
            <value>dis_asn</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_block_sel</name>
            <value>eight_g_pcs</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_bypass_early_eios</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_bypass_pcie_switch</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_bypass_pma_ltr</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_bypass_pma_sw_done</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_bypass_ppm_lock</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_bypass_txdetectrx</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_cdr_control</name>
            <value>dis_cdr_ctrl</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_cid_enable</name>
            <value>dis_cid_mode</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_cp_cons_sel</name>
            <value>cp_cons_master</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_cp_dwn_mstr</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_cp_up_mstr</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ctrl_plane_bonding</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_data_mask_count</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_data_mask_count_multi</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_dft_observation_clock_selection</name>
            <value>dft_clk_obsrv_tx0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_early_eios_counter</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_force_freqdet</name>
            <value>force_freqdet_dis</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_free_run_clk_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ignore_sigdet_g23</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_pc_en_counter</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_pc_rst_counter</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_pcie_hip_mode</name>
            <value>hip_disable</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ph_fifo_reg_mode</name>
            <value>phfifo_reg_mode_dis</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_phfifo_flush_wait</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_pipe_if_g3pcs</name>
            <value>pipe_if_8gpcs</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_pma_done_counter</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_pma_if_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_pma_if_dft_val</name>
            <value>dft_0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ppm_cnt_rst</name>
            <value>ppm_cnt_rst_dis</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ppm_deassert_early</name>
            <value>deassert_early_dis</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ppm_det_buckets</name>
            <value>ppm_300_100_bucket</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ppm_gen1_2_cnt</name>
            <value>cnt_32k</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ppm_post_eidle_delay</name>
            <value>cnt_200_cycles</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_ppmsel</name>
            <value>ppmsel_1000</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_prot_mode</name>
            <value>other_protocols</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_rxvalid_mask</name>
            <value>rxvalid_mask_dis</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_sigdet_wait_counter</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_sigdet_wait_counter_multi</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_sim_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_testout_sel</name>
            <value>ppm_det_test</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_wait_clk_on_off_timer</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_wait_pipe_synchronizing</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pcs_pma_interface_wait_send_syncp_fbkp</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_common_pld_pcs_interface_dft_clk_out_en</name>
            <value>dft_clk_out_disable</value>
          </parameter>
          <parameter>
            <name>hssi_common_pld_pcs_interface_dft_clk_out_sel</name>
            <value>teng_rx_dft_clk</value>
          </parameter>
          <parameter>
            <name>hssi_common_pld_pcs_interface_hrdrstctrl_en</name>
            <value>hrst_dis</value>
          </parameter>
          <parameter>
            <name>hssi_common_pld_pcs_interface_pcs_testbus_block_sel</name>
            <value>pma_if</value>
          </parameter>
          <parameter>
            <name>hssi_common_pld_pcs_interface_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_common_pld_pcs_interface_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_fifo_rx_pcs_double_read_mode</name>
            <value>double_read_dis</value>
          </parameter>
          <parameter>
            <name>hssi_fifo_rx_pcs_prot_mode</name>
            <value>teng_mode</value>
          </parameter>
          <parameter>
            <name>hssi_fifo_rx_pcs_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_fifo_tx_pcs_double_write_mode</name>
            <value>double_write_dis</value>
          </parameter>
          <parameter>
            <name>hssi_fifo_tx_pcs_prot_mode</name>
            <value>teng_mode</value>
          </parameter>
          <parameter>
            <name>hssi_fifo_tx_pcs_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_block_sync</name>
            <value>bypass_block_sync</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_block_sync_sm</name>
            <value>disable_blk_sync_sm</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_lpbk_force</name>
            <value>lpbk_frce_dis</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_mode</name>
            <value>disable_pcs</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_rate_match_fifo</name>
            <value>bypass_rm_fifo</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_rate_match_fifo_latency</name>
            <value>low_latency</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_reverse_lpbk</name>
            <value>rev_lpbk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_rx_b4gb_par_lpbk</name>
            <value>b4gb_par_lpbk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_rx_force_balign</name>
            <value>dis_force_balign</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_rx_ins_del_one_skip</name>
            <value>ins_del_one_skip_dis</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_rx_num_fixed_pat</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_rx_test_out_sel</name>
            <value>rx_test_out0</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_rx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_tx_pcs_mode</name>
            <value>disable_pcs</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_tx_pcs_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_tx_pcs_reverse_lpbk</name>
            <value>rev_lpbk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_tx_pcs_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_tx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_tx_pcs_tx_bitslip</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_gen3_tx_pcs_tx_gbox_byp</name>
            <value>bypass_gbox</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_blksync_cor_en</name>
            <value>detect</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_bypass_gb</name>
            <value>bypass_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_clr_ctrl</name>
            <value>both_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_ctrl_bit_reverse</name>
            <value>ctrl_bit_reverse_en</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_data_bit_reverse</name>
            <value>data_bit_reverse_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_dv_start</name>
            <value>with_blklock</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_err_mark_type</name>
            <value>err_mark_10g</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_error_marking_en</name>
            <value>err_mark_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_low_latency_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_lpbk_mode</name>
            <value>lpbk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_parity_invalid_enum</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_parity_valid_num</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_blksync</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_descrm</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_errcorrect</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_errtrap_ind</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_errtrap_lfsr</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_errtrap_loc</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_errtrap_pat</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_gearbox</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_syndrm</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_pipeln_trans_dec</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_prot_mode</name>
            <value>disable_mode</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_receive_order</name>
            <value>receive_lsb</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_rx_testbus_sel</name>
            <value>overall</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_signal_ok_en</name>
            <value>sig_ok_en</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_rx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_burst_err</name>
            <value>burst_err_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_burst_err_len</name>
            <value>burst_err_len1</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_ctrl_bit_reverse</name>
            <value>ctrl_bit_reverse_en</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_data_bit_reverse</name>
            <value>data_bit_reverse_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_enc_frame_query</name>
            <value>enc_query_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_low_latency_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_pipeln_encoder</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_pipeln_scrambler</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_prot_mode</name>
            <value>disable_mode</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_transcode_err</name>
            <value>trans_err_dis</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_transmit_order</name>
            <value>transmit_lsb</value>
          </parameter>
          <parameter>
            <name>hssi_krfec_tx_pcs_tx_testbus_sel</name>
            <value>overall</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_elec_idle_delay_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_error_replace_pad</name>
            <value>replace_edb</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_hip_mode</name>
            <value>dis_hip</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_ind_error_reporting</name>
            <value>dis_ind_error_reporting</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_phystatus_delay_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_phystatus_rst_toggle</name>
            <value>dis_phystatus_rst_toggle</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_pipe_byte_de_serializer_en</name>
            <value>dont_care_bds</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_prot_mode</name>
            <value>disabled_prot_mode</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rpre_emph_a_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rpre_emph_b_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rpre_emph_c_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rpre_emph_d_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rpre_emph_e_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rvod_sel_a_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rvod_sel_b_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rvod_sel_c_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rvod_sel_d_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rvod_sel_e_val</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rx_pipe_enable</name>
            <value>dis_pipe_rx</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_rxdetect_bypass</name>
            <value>dis_rxdetect_bypass</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_tx_pipe_enable</name>
            <value>dis_pipe_tx</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen1_2_txswing</name>
            <value>dis_txswing</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_bypass_rx_detection_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_bypass_rx_preset</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_bypass_rx_preset_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_bypass_tx_coefficent</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_bypass_tx_coefficent_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_elecidle_delay_g3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_ind_error_reporting</name>
            <value>dis_ind_error_reporting</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_mode</name>
            <value>disable_pcs</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_phy_status_delay_g12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_phy_status_delay_g3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_phystatus_rst_toggle_g12</name>
            <value>dis_phystatus_rst_toggle</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_phystatus_rst_toggle_g3</name>
            <value>dis_phystatus_rst_toggle_g3</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_rate_match_pad_insertion</name>
            <value>dis_rm_fifo_pad_ins</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_pipe_gen3_test_out_sel</name>
            <value>disable_test_out</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_aib_clk1_sel</name>
            <value>aib_clk1_pld_pcs_rx_clk_out</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_aib_clk2_sel</name>
            <value>aib_clk2_pld_pma_clkdiv_rx_user</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_asn_bypass_pma_pcie_sw_done</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_asn_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_asn_wait_for_dll_reset_cnt</name>
            <value>64</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_asn_wait_for_fifo_flush_cnt</name>
            <value>64</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_asn_wait_for_pma_pcie_sw_done_cnt</name>
            <value>64</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_bonding_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_bonding_dft_val</name>
            <value>dft_0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_chnl_bonding</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_clock_del_measure_enable</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_comp_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_compin_sel</name>
            <value>compin_master</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_ctrl_plane_bonding</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_datarate_bps</name>
            <value>25781250000</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_ds_bypass_pipeln</name>
            <value>ds_bypass_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_ds_last_chnl</name>
            <value>ds_last_chnl</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_ds_master</name>
            <value>ds_master_en</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_duplex_mode</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_dv_mode</name>
            <value>dv_mode_dis</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fifo_double_read</name>
            <value>fifo_double_read_en</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fifo_mode</name>
            <value>phase_comp</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fifo_rd_clk_ins_sm_scg_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fifo_rd_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fifo_rd_clk_sel</name>
            <value>fifo_rd_clk_pld_rx_clk1</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fifo_stop_rd</name>
            <value>rd_empty</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fifo_stop_wr</name>
            <value>n_wr_full</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fifo_width</name>
            <value>fifo_double_width</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fifo_wr_clk_del_sm_scg_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fifo_wr_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fifo_wr_clk_sel</name>
            <value>fifo_wr_clk_rx_transfer_clk</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_free_run_div_clk</name>
            <value>out_of_reset_sync</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fsr_pld_10g_rx_crc32_err_rst_val</name>
            <value>reset_to_zero_crc32</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fsr_pld_8g_sigdet_out_rst_val</name>
            <value>reset_to_zero_sigdet</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fsr_pld_ltd_b_rst_val</name>
            <value>reset_to_one_ltdb</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fsr_pld_ltr_rst_val</name>
            <value>reset_to_zero_ltr</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_fsr_pld_rx_fifo_align_clr_rst_val</name>
            <value>reset_to_zero_alignclr</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_gb_rx_idwidth</name>
            <value>idwidth_64</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_gb_rx_odwidth</name>
            <value>odwidth_64</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hdpldadapt_aib_fabric_pld_pma_hclk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hdpldadapt_aib_fabric_rx_sr_clk_in_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hdpldadapt_aib_fabric_rx_transfer_clk_hz</name>
            <value>805664062</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hdpldadapt_csr_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hdpldadapt_pld_avmm1_clk_rowclk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hdpldadapt_pld_avmm2_clk_rowclk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hdpldadapt_pld_rx_clk1_dcm_hz</name>
            <value>402832031</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hdpldadapt_pld_rx_clk1_rowclk_hz</name>
            <value>402832031</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hdpldadapt_pld_sclk1_rowclk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hdpldadapt_pld_sclk2_rowclk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hdpldadapt_speed_grade</name>
            <value>dash_2</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hdpldadapt_sr_sr_testbus_sel</name>
            <value>ssr_testbus</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hip_mode</name>
            <value>disable_hip</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hrdrst_align_bypass</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hrdrst_dll_lock_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hrdrst_rst_sm_dis</name>
            <value>enable_rx_rst_sm</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hrdrst_rx_osc_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_hrdrst_user_ctl_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_indv</name>
            <value>indv_en</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_internal_clk1_sel1</name>
            <value>pma_clks_or_txfiford_post_ct_mux_clk1_mux1</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_internal_clk1_sel2</name>
            <value>pma_clks_clk1_mux2</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_internal_clk2_sel1</name>
            <value>pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_internal_clk2_sel2</name>
            <value>pma_clks_clk2_mux2</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_is_paired_with</name>
            <value>other</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_loopback_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_low_latency_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_lpbk_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_osc_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_phcomp_rd_del</name>
            <value>phcomp_rd_del2</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_pipe_enable</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_pipe_mode</name>
            <value>disable_pipe</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_pld_clk1_delay_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_pld_clk1_delay_sel</name>
            <value>delay_path13</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_pld_clk1_inv_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_pld_clk1_sel</name>
            <value>pld_clk1_dcm</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_pma_hclk_scg_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_powerdown_mode</name>
            <value>powerup</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_powermode_dc</name>
            <value>powerdown</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_powermode_freq_hz_aib_fabric_rx_sr_clk_in</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_powermode_freq_hz_pld_rx_clk1_dcm</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_datapath_tb_sel</name>
            <value>cp_bond</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_fastbond_rden</name>
            <value>rden_ds_fast_us_fast</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_fastbond_wren</name>
            <value>wren_ds_del_us_del</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_fifo_power_mode</name>
            <value>full_width_ps_dw</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_fifo_read_latency_adjust</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_fifo_write_ctrl</name>
            <value>blklock_ignore</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_fifo_write_latency_adjust</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_osc_clock_setting</name>
            <value>osc_clk_div_by1</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_pld_8g_eidleinfersel_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_pld_pma_eye_monitor_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_pld_pma_pcie_switch_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_pld_pma_reser_out_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_prbs_flags_sr_enable</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_true_b2b</name>
            <value>b2b</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rx_usertest_sel</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rxfifo_empty</name>
            <value>empty_dw</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rxfifo_full</name>
            <value>full_pc_dw</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rxfifo_mode</name>
            <value>rxphase_comp</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rxfifo_pempty</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rxfifo_pfull</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rxfiford_post_ct_sel</name>
            <value>rxfiford_sclk_post_ct</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_rxfifowr_post_ct_sel</name>
            <value>rxfifowr_sclk_post_ct</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_sclk_sel</name>
            <value>sclk1_rowclk</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_stretch_num_stages</name>
            <value>two_stage</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_txfiford_post_ct_sel</name>
            <value>txfiford_sclk_post_ct</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_txfifowr_post_ct_sel</name>
            <value>txfifowr_sclk_post_ct</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_us_bypass_pipeln</name>
            <value>us_bypass_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_us_last_chnl</name>
            <value>us_last_chnl</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_us_master</name>
            <value>us_master_en</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_word_align</name>
            <value>wa_en</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_rx_word_align_enable</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_aib_clk1_sel</name>
            <value>aib_clk1_pld_pcs_tx_clk_out</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_aib_clk2_sel</name>
            <value>aib_clk2_pld_pma_clkdiv_tx_user</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_bonding_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_bonding_dft_val</name>
            <value>dft_0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_chnl_bonding</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_comp_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_compin_sel</name>
            <value>compin_master</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_ctrl_plane_bonding</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_datarate_bps</name>
            <value>25781250000</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_ds_bypass_pipeln</name>
            <value>ds_bypass_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_ds_last_chnl</name>
            <value>ds_last_chnl</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_ds_master</name>
            <value>ds_master_en</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_duplex_mode</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_dv_bond</name>
            <value>dv_bond_dis</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_dv_gen</name>
            <value>dv_gen_dis</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fifo_double_write</name>
            <value>fifo_double_write_en</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fifo_mode</name>
            <value>phase_comp</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fifo_rd_clk_frm_gen_scg_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fifo_rd_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fifo_rd_clk_sel</name>
            <value>fifo_rd_pma_aib_tx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fifo_stop_rd</name>
            <value>rd_empty</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fifo_stop_wr</name>
            <value>wr_full</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fifo_width</name>
            <value>fifo_double_width</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fifo_wr_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fpll_shared_direct_async_in_sel</name>
            <value>fpll_shared_direct_async_in_rowclk</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_frmgen_burst</name>
            <value>frmgen_burst_dis</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_frmgen_bypass</name>
            <value>frmgen_bypass_en</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_frmgen_mfrm_length</name>
            <value>2048</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_frmgen_pipeln</name>
            <value>frmgen_pipeln_en</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_frmgen_pyld_ins</name>
            <value>frmgen_pyld_ins_dis</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_frmgen_wordslip</name>
            <value>frmgen_wordslip_dis</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fsr_hip_fsr_in_bit0_rst_val</name>
            <value>reset_to_one_hfsrin0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fsr_hip_fsr_in_bit1_rst_val</name>
            <value>reset_to_one_hfsrin1</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fsr_hip_fsr_in_bit2_rst_val</name>
            <value>reset_to_one_hfsrin2</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fsr_hip_fsr_in_bit3_rst_val</name>
            <value>reset_to_zero_hfsrin3</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fsr_hip_fsr_out_bit0_rst_val</name>
            <value>reset_to_one_hfsrout0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fsr_hip_fsr_out_bit1_rst_val</name>
            <value>reset_to_one_hfsrout1</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fsr_hip_fsr_out_bit2_rst_val</name>
            <value>reset_to_zero_hfsrout2</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fsr_hip_fsr_out_bit3_rst_val</name>
            <value>reset_to_zero_hfsrout3</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fsr_mask_tx_pll_rst_val</name>
            <value>reset_to_zero_maskpll</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_fsr_pld_txelecidle_rst_val</name>
            <value>reset_to_zero_txelec</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_gb_tx_idwidth</name>
            <value>idwidth_64</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_gb_tx_odwidth</name>
            <value>odwidth_64</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hdpldadapt_aib_fabric_pld_pma_hclk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz</name>
            <value>805664062</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hdpldadapt_aib_fabric_tx_sr_clk_in_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hdpldadapt_csr_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hdpldadapt_pld_avmm1_clk_rowclk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hdpldadapt_pld_avmm2_clk_rowclk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hdpldadapt_pld_sclk1_rowclk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hdpldadapt_pld_sclk2_rowclk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hdpldadapt_pld_tx_clk1_dcm_hz</name>
            <value>402832031</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hdpldadapt_pld_tx_clk1_rowclk_hz</name>
            <value>402832031</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hdpldadapt_pld_tx_clk2_dcm_hz</name>
            <value>805664062</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hdpldadapt_pld_tx_clk2_rowclk_hz</name>
            <value>805664062</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hdpldadapt_speed_grade</name>
            <value>dash_2</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hdpldadapt_sr_sr_testbus_sel</name>
            <value>ssr_testbus</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hip_mode</name>
            <value>disable_hip</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hip_osc_clk_scg_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hrdrst_dcd_cal_done_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hrdrst_rst_sm_dis</name>
            <value>enable_tx_rst_sm</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hrdrst_rx_osc_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_hrdrst_user_ctl_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_indv</name>
            <value>indv_en</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_is_paired_with</name>
            <value>other</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_loopback_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_low_latency_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_osc_clk_scg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_phcomp_rd_del</name>
            <value>phcomp_rd_del3</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_pipe_mode</name>
            <value>disable_pipe</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_pld_clk1_delay_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_pld_clk1_delay_sel</name>
            <value>delay_path15</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_pld_clk1_inv_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_pld_clk1_sel</name>
            <value>pld_clk1_dcm</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_pld_clk2_sel</name>
            <value>pld_clk2_dcm</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_pma_aib_tx_clk_expected_setting</name>
            <value>x2</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_powerdown_mode</name>
            <value>powerup</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_powermode_dc</name>
            <value>powerdown</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_powermode_freq_hz_aib_fabric_rx_sr_clk_in</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_powermode_freq_hz_pld_tx_clk1_dcm</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_sh_err</name>
            <value>sh_err_dis</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_stretch_num_stages</name>
            <value>two_stage</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_tx_datapath_tb_sel</name>
            <value>cp_bond</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_tx_fastbond_rden</name>
            <value>rden_ds_fast_us_fast</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_tx_fastbond_wren</name>
            <value>wren_ds_fast_us_fast</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_tx_fifo_power_mode</name>
            <value>full_width_ps_dw</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_tx_fifo_read_latency_adjust</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_tx_fifo_write_latency_adjust</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_tx_hip_aib_ssr_in_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_tx_osc_clock_setting</name>
            <value>osc_clk_div_by1</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_tx_pld_10g_tx_bitslip_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_tx_pld_8g_tx_boundary_sel_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_tx_pld_pma_fpll_cnt_sel_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_tx_pld_pma_fpll_num_phase_shifts_polling_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_tx_usertest_sel</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_txfifo_empty</name>
            <value>empty_default</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_txfifo_full</name>
            <value>full_pc_dw</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_txfifo_mode</name>
            <value>txphase_comp</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_txfifo_pempty</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_txfifo_pfull</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_us_bypass_pipeln</name>
            <value>us_bypass_pipeln_dis</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_us_last_chnl</name>
            <value>us_last_chnl</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_us_master</name>
            <value>us_master_en</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_word_align_enable</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_pldadapt_tx_word_mark</name>
            <value>wm_en</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_block_sel</name>
            <value>ten_g_pcs</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_clkslip_sel</name>
            <value>pld</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_master_clk_sel</name>
            <value>master_rx_pma_clk</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_pldif_datawidth_mode</name>
            <value>pldif_data_10bit</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_pma_dw_rx</name>
            <value>pma_64b_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_pma_if_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_pma_if_dft_val</name>
            <value>dft_0</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_prbs9_dwidth</name>
            <value>prbs9_64b</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_prbs_clken</name>
            <value>prbs_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_prbs_ver</name>
            <value>prbs_off</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_prot_mode_rx</name>
            <value>teng_basic_mode_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion</name>
            <value>rx_dyn_polinv_dis</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_lpbk_en</name>
            <value>lpbk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok</name>
            <value>force_sig_ok</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_prbs_mask</name>
            <value>prbsmask128</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_prbs_mode</name>
            <value>teng_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel</name>
            <value>sel_sig_det</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_static_polarity_inversion</name>
            <value>rx_stat_polinv_dis</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en</name>
            <value>uhsif_lpbk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pcs_pma_interface_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_g3pcs_prot_mode</name>
            <value>disabled_prot_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_g3pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx</name>
            <value>disabled_prot_mode_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_krfec_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode</name>
            <value>tx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs10g_advanced_user_mode_rx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs10g_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs10g_ctrl_plane_bonding_rx</name>
            <value>individual_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs10g_fifo_mode_rx</name>
            <value>reg_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs10g_low_latency_en_rx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs10g_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs10g_pma_dw_rx</name>
            <value>pma_64b_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs10g_prot_mode_rx</name>
            <value>basic_mode_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs10g_shared_fifo_width_rx</name>
            <value>single_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs10g_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs10g_test_bus_mode</name>
            <value>rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs8g_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs8g_ctrl_plane_bonding_rx</name>
            <value>individual_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs8g_fifo_mode_rx</name>
            <value>reg_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs8g_hip_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs8g_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs8g_pma_dw_rx</name>
            <value>pma_10b_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs8g_prot_mode_rx</name>
            <value>disabled_prot_mode_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs8g_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_clklow_clk_hz</name>
            <value>322265625</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_ctrl_plane_bonding_rx</name>
            <value>individual_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_fref_clk_hz</name>
            <value>322265625</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_frequency_rules_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_func_mode</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_hclk_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_hip_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_hrdrstctl_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_low_latency_en_rx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_operating_voltage</name>
            <value>standard</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pcs_ac_pwr_rules_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pcs_pair_ac_pwr_uw_per_mhz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pcs_rx_ac_pwr_uw_per_mhz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pcs_rx_pwr_scaling_clk</name>
            <value>pma_rx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pld_8g_refclk_dig_nonatpg_mode_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pld_fifo_mode_rx</name>
            <value>reg_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pld_if_hrdrstctl_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pld_if_prot_mode_rx</name>
            <value>teng_reg_mode_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pld_if_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pld_pcs_refclk_dig_nonatpg_mode_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pld_rx_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pma_dw_rx</name>
            <value>pma_64b_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pma_if_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pma_if_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pma_if_pma_dw_rx</name>
            <value>pma_64b_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pma_if_prot_mode_rx</name>
            <value>teng_basic_mode_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pma_if_sim_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pma_if_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_pma_rx_clk_hz</name>
            <value>402832031</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_prot_mode_rx</name>
            <value>basic_10gpcs_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_share_fifo_mem_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_share_fifo_mem_prot_mode_rx</name>
            <value>teng_mode_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_share_fifo_mem_shared_fifo_width_rx</name>
            <value>single_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_share_fifo_mem_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_shared_fifo_width_rx</name>
            <value>single_rx</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_speed_grade</name>
            <value>e2</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_hd_pcs_channel_transparent_pcs_rx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_pcs_rx_block_sel</name>
            <value>teng</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel</name>
            <value>teng_clk_out</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_pcs_rx_clk_sel</name>
            <value>pcs_rx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en</name>
            <value>hip_rx_disable</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_pcs_rx_output_sel</name>
            <value>teng_output</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_rx_pld_pcs_interface_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_bypass_pma_txelecidle</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_master_clk_sel</name>
            <value>master_tx_pma_clk</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx</name>
            <value>other_prot_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_pldif_datawidth_mode</name>
            <value>pldif_data_10bit</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_pma_dw_tx</name>
            <value>pma_64b_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_pma_if_dft_en</name>
            <value>dft_dis</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_pmagate_en</name>
            <value>pmagate_dis</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_prbs9_dwidth</name>
            <value>prbs9_64b</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_prbs_clken</name>
            <value>prbs_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_prbs_gen_pat</name>
            <value>prbs_gen_dis</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_prot_mode_tx</name>
            <value>teng_basic_mode_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_sq_wave_num</name>
            <value>sq_wave_default</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_sqwgen_clken</name>
            <value>sqwgen_clk_dis</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion</name>
            <value>tx_dyn_polinv_dis</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_tx_pma_data_sel</name>
            <value>ten_g_pcs</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_tx_static_polarity_inversion</name>
            <value>tx_stat_polinv_dis</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock</name>
            <value>uhsif_filt_stepsz_b4lock_2</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock</name>
            <value>uhsif_filt_cntthr_b4lock_8</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period</name>
            <value>uhsif_dcn_test_period_4</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable</name>
            <value>uhsif_dcn_test_mode_disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh</name>
            <value>uhsif_dzt_cnt_thr_2</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable</name>
            <value>uhsif_dzt_disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window</name>
            <value>uhsif_dzt_obr_win_16</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size</name>
            <value>uhsif_dzt_skipsz_4</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel</name>
            <value>uhsif_index_cram</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin</name>
            <value>uhsif_dcn_margin_2</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control</name>
            <value>uhsif_dft_dz_det_val_0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control</name>
            <value>uhsif_dft_up_val_0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_enable</name>
            <value>uhsif_disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock</name>
            <value>uhsif_lkd_segsz_aflock_512</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock</name>
            <value>uhsif_lkd_segsz_b4lock_16</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_g3pcs_prot_mode</name>
            <value>disabled_prot_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_g3pcs_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx</name>
            <value>disabled_prot_mode_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_krfec_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs10g_advanced_user_mode_tx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs10g_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs10g_ctrl_plane_bonding_tx</name>
            <value>individual_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs10g_fifo_mode_tx</name>
            <value>reg_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs10g_low_latency_en_tx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs10g_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs10g_pma_dw_tx</name>
            <value>pma_64b_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs10g_prot_mode_tx</name>
            <value>basic_mode_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs10g_shared_fifo_width_tx</name>
            <value>single_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs10g_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs8g_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs8g_ctrl_plane_bonding_tx</name>
            <value>individual_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs8g_fifo_mode_tx</name>
            <value>reg_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs8g_hip_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs8g_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs8g_pma_dw_tx</name>
            <value>pma_10b_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs8g_prot_mode_tx</name>
            <value>disabled_prot_mode_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs8g_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_ctrl_plane_bonding_tx</name>
            <value>individual_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_frequency_rules_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_func_mode</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_hclk_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_hip_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_hrdrstctl_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_low_latency_en_tx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pcs_tx_ac_pwr_uw_per_mhz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pcs_tx_pwr_scaling_clk</name>
            <value>pma_tx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pld_8g_refclk_dig_nonatpg_mode_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pld_fifo_mode_tx</name>
            <value>reg_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pld_if_hrdrstctl_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pld_if_prot_mode_tx</name>
            <value>teng_reg_mode_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pld_if_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pld_pcs_refclk_dig_nonatpg_mode_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pld_tx_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pld_uhsif_tx_clk_hz</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pma_dw_tx</name>
            <value>pma_64b_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pma_if_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pma_if_ctrl_plane_bonding</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pma_if_lpbk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pma_if_pma_dw_tx</name>
            <value>pma_64b_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pma_if_prot_mode_tx</name>
            <value>teng_basic_mode_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pma_if_sim_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pma_if_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_pma_tx_clk_hz</name>
            <value>402832031</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_prot_mode_tx</name>
            <value>basic_10gpcs_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_share_fifo_mem_channel_operation_mode</name>
            <value>tx_rx_pair_enabled</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_share_fifo_mem_prot_mode_tx</name>
            <value>teng_mode_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_share_fifo_mem_shared_fifo_width_tx</name>
            <value>single_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_share_fifo_mem_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_shared_fifo_width_tx</name>
            <value>single_tx</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_speed_grade</name>
            <value>e2</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_hd_pcs_channel_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel</name>
            <value>teng_clk_out</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_clk_source</name>
            <value>teng</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_data_source</name>
            <value>hip_disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en</name>
            <value>delay1_clk_disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel</name>
            <value>pcs_tx_clk</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl</name>
            <value>delay1_path0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel</name>
            <value>one_ff_delay</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en</name>
            <value>delay2_clk_disable</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl</name>
            <value>delay2_path0</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_pcs_tx_output_sel</name>
            <value>teng_output</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_reconfig_settings</name>
            <value>{}</value>
          </parameter>
          <parameter>
            <name>hssi_tx_pld_pcs_interface_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>l_adapt_mode_dfe</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_adapt_mode_dfe_auto</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_adapt_mode_manual</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_channels</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_crete_nf</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_channel_bonding</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_frequency_rules</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_enable_loopback_mode</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_pcs_bonding</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_pcs_channel</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_enable_pma_bonding</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_pma_channel</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_enable_rx_enh</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_enable_rx_pcs_dir</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_rx_pma_div_clkout</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_enable_rx_std</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_std_pipe</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_tx_enh</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_enable_tx_pcs_dir</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_enable_tx_pma_div_clkout</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_enable_tx_std</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_num_rx_digitalreset</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_num_tx_digitalreset</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_pcs_channel_enable_hard_reset</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_pcs_channel_hip_en</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_pcs_pma_width</name>
            <value>64</value>
          </parameter>
          <parameter>
            <name>l_pipe_early_spd_chng</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_pll_settings</name>
            <value>339.226974 {refclk 339.226974 m 19 n 1 lpfd 2 lpd 1 fvco 12890.625} 678.453947 {refclk 678.453947 m 19 n 2 lpfd 2 lpd 1 fvco 12890.625} 322.265625 {refclk 322.265625 m 20 n 1 lpfd 2 lpd 1 fvco 12890.625} 644.531250 {refclk 644.531250 m 20 n 2 lpfd 2 lpd 1 fvco 12890.625} 306.919643 {refclk 306.919643 m 21 n 1 lpfd 2 lpd 1 fvco 12890.625} 613.839286 {refclk 613.839286 m 21 n 2 lpfd 2 lpd 1 fvco 12890.625} 292.968750 {refclk 292.968750 m 22 n 1 lpfd 2 lpd 1 fvco 12890.625} 585.937500 {refclk 585.937500 m 22 n 2 lpfd 2 lpd 1 fvco 12890.625} 280.230978 {refclk 280.230978 m 23 n 1 lpfd 2 lpd 1 fvco 12890.625} 560.461957 {refclk 560.461957 m 23 n 2 lpfd 2 lpd 1 fvco 12890.625} 268.554688 {refclk 268.554688 m 24 n 1 lpfd 2 lpd 1 fvco 12890.625} 537.109375 {refclk 537.109375 m 24 n 2 lpfd 2 lpd 1 fvco 12890.625} 257.812500 {refclk 257.812500 m 25 n 1 lpfd 2 lpd 1 fvco 12890.625} 515.625000 {refclk 515.625000 m 25 n 2 lpfd 2 lpd 1 fvco 12890.625} 247.896635 {refclk 247.896635 m 26 n 1 lpfd 2 lpd 1 fvco 12890.625} 495.793269 {refclk 495.793269 m 26 n 2 lpfd 2 lpd 1 fvco 12890.625} 238.715278 {refclk 238.715278 m 27 n 1 lpfd 2 lpd 1 fvco 12890.625} 477.430556 {refclk 477.430556 m 27 n 2 lpfd 2 lpd 1 fvco 12890.625} 230.189732 {refclk 230.189732 m 28 n 1 lpfd 2 lpd 1 fvco 12890.625} 460.379464 {refclk 460.379464 m 28 n 2 lpfd 2 lpd 1 fvco 12890.625} 222.252155 {refclk 222.252155 m 29 n 1 lpfd 2 lpd 1 fvco 12890.625} 444.504310 {refclk 444.504310 m 29 n 2 lpfd 2 lpd 1 fvco 12890.625} 214.843750 {refclk 214.843750 m 30 n 1 lpfd 2 lpd 1 fvco 12890.625} 429.687500 {refclk 429.687500 m 30 n 2 lpfd 2 lpd 1 fvco 12890.625} 207.913306 {refclk 207.913306 m 31 n 1 lpfd 2 lpd 1 fvco 12890.625} 415.826613 {refclk 415.826613 m 31 n 2 lpfd 2 lpd 1 fvco 12890.625} 201.416016 {refclk 201.416016 m 32 n 1 lpfd 2 lpd 1 fvco 12890.625} 402.832031 {refclk 402.832031 m 32 n 2 lpfd 2 lpd 1 fvco 12890.625} 195.312500 {refclk 195.312500 m 33 n 1 lpfd 2 lpd 1 fvco 12890.625} 390.625000 {refclk 390.625000 m 33 n 2 lpfd 2 lpd 1 fvco 12890.625} 781.250000 {refclk 781.250000 m 33 n 4 lpfd 2 lpd 1 fvco 12890.625} 189.568015 {refclk 189.568015 m 34 n 1 lpfd 2 lpd 1 fvco 12890.625} 379.136029 {refclk 379.136029 m 34 n 2 lpfd 2 lpd 1 fvco 12890.625} 758.272059 {refclk 758.272059 m 34 n 4 lpfd 2 lpd 1 fvco 12890.625} 184.151786 {refclk 184.151786 m 35 n 1 lpfd 2 lpd 1 fvco 12890.625} 368.303571 {refclk 368.303571 m 35 n 2 lpfd 2 lpd 1 fvco 12890.625} 736.607143 {refclk 736.607143 m 35 n 4 lpfd 2 lpd 1 fvco 12890.625} 179.036458 {refclk 179.036458 m 36 n 1 lpfd 2 lpd 1 fvco 12890.625} 358.072917 {refclk 358.072917 m 36 n 2 lpfd 2 lpd 1 fvco 12890.625} 716.145833 {refclk 716.145833 m 36 n 4 lpfd 2 lpd 1 fvco 12890.625} 174.197635 {refclk 174.197635 m 37 n 1 lpfd 2 lpd 1 fvco 12890.625} 348.395270 {refclk 348.395270 m 37 n 2 lpfd 2 lpd 1 fvco 12890.625} 696.790541 {refclk 696.790541 m 37 n 4 lpfd 2 lpd 1 fvco 12890.625} 169.613487 {refclk 169.613487 m 38 n 1 lpfd 2 lpd 1 fvco 12890.625} 165.264423 {refclk 165.264423 m 39 n 1 lpfd 2 lpd 1 fvco 12890.625} 330.528846 {refclk 330.528846 m 39 n 2 lpfd 2 lpd 1 fvco 12890.625} 661.057692 {refclk 661.057692 m 39 n 4 lpfd 2 lpd 1 fvco 12890.625} 161.132812 {refclk 161.132812 m 40 n 1 lpfd 2 lpd 1 fvco 12890.625} 157.202744 {refclk 157.202744 m 41 n 1 lpfd 2 lpd 1 fvco 12890.625} 314.405488 {refclk 314.405488 m 41 n 2 lpfd 2 lpd 1 fvco 12890.625} 628.810976 {refclk 628.810976 m 41 n 4 lpfd 2 lpd 1 fvco 12890.625} 153.459821 {refclk 153.459821 m 42 n 1 lpfd 2 lpd 1 fvco 12890.625} 149.890988 {refclk 149.890988 m 43 n 1 lpfd 2 lpd 1 fvco 12890.625} 299.781977 {refclk 299.781977 m 43 n 2 lpfd 2 lpd 1 fvco 12890.625} 599.563953 {refclk 599.563953 m 43 n 4 lpfd 2 lpd 1 fvco 12890.625} 146.484375 {refclk 146.484375 m 44 n 1 lpfd 2 lpd 1 fvco 12890.625} 143.229167 {refclk 143.229167 m 45 n 1 lpfd 2 lpd 1 fvco 12890.625} 286.458333 {refclk 286.458333 m 45 n 2 lpfd 2 lpd 1 fvco 12890.625} 572.916667 {refclk 572.916667 m 45 n 4 lpfd 2 lpd 1 fvco 12890.625} 140.115489 {refclk 140.115489 m 46 n 1 lpfd 2 lpd 1 fvco 12890.625} 137.134309 {refclk 137.134309 m 47 n 1 lpfd 2 lpd 1 fvco 12890.625} 274.268617 {refclk 274.268617 m 47 n 2 lpfd 2 lpd 1 fvco 12890.625} 548.537234 {refclk 548.537234 m 47 n 4 lpfd 2 lpd 1 fvco 12890.625} 134.277344 {refclk 134.277344 m 48 n 1 lpfd 2 lpd 1 fvco 12890.625} 131.536990 {refclk 131.536990 m 49 n 1 lpfd 2 lpd 1 fvco 12890.625} 263.073980 {refclk 263.073980 m 49 n 2 lpfd 2 lpd 1 fvco 12890.625} 526.147959 {refclk 526.147959 m 49 n 4 lpfd 2 lpd 1 fvco 12890.625} 128.906250 {refclk 128.906250 m 50 n 1 lpfd 2 lpd 1 fvco 12890.625} 126.378676 {refclk 126.378676 m 51 n 1 lpfd 2 lpd 1 fvco 12890.625} 252.757353 {refclk 252.757353 m 51 n 2 lpfd 2 lpd 1 fvco 12890.625} 505.514706 {refclk 505.514706 m 51 n 4 lpfd 2 lpd 1 fvco 12890.625} 123.948317 {refclk 123.948317 m 52 n 1 lpfd 2 lpd 1 fvco 12890.625} 121.609670 {refclk 121.609670 m 53 n 1 lpfd 2 lpd 1 fvco 12890.625} 243.219340 {refclk 243.219340 m 53 n 2 lpfd 2 lpd 1 fvco 12890.625} 486.438679 {refclk 486.438679 m 53 n 4 lpfd 2 lpd 1 fvco 12890.625} 119.357639 {refclk 119.357639 m 54 n 1 lpfd 2 lpd 1 fvco 12890.625} 117.187500 {refclk 117.187500 m 55 n 1 lpfd 2 lpd 1 fvco 12890.625} 234.375000 {refclk 234.375000 m 55 n 2 lpfd 2 lpd 1 fvco 12890.625} 468.750000 {refclk 468.750000 m 55 n 4 lpfd 2 lpd 1 fvco 12890.625} 115.094866 {refclk 115.094866 m 56 n 1 lpfd 2 lpd 1 fvco 12890.625} 113.075658 {refclk 113.075658 m 57 n 1 lpfd 2 lpd 1 fvco 12890.625} 226.151316 {refclk 226.151316 m 57 n 2 lpfd 2 lpd 1 fvco 12890.625} 452.302632 {refclk 452.302632 m 57 n 4 lpfd 2 lpd 1 fvco 12890.625} 111.126078 {refclk 111.126078 m 58 n 1 lpfd 2 lpd 1 fvco 12890.625} 109.242585 {refclk 109.242585 m 59 n 1 lpfd 2 lpd 1 fvco 12890.625} 218.485169 {refclk 218.485169 m 59 n 2 lpfd 2 lpd 1 fvco 12890.625} 436.970339 {refclk 436.970339 m 59 n 4 lpfd 2 lpd 1 fvco 12890.625} 107.421875 {refclk 107.421875 m 60 n 1 lpfd 2 lpd 1 fvco 12890.625} 105.660861 {refclk 105.660861 m 61 n 1 lpfd 2 lpd 1 fvco 12890.625} 211.321721 {refclk 211.321721 m 61 n 2 lpfd 2 lpd 1 fvco 12890.625} 422.643443 {refclk 422.643443 m 61 n 4 lpfd 2 lpd 1 fvco 12890.625} 103.956653 {refclk 103.956653 m 62 n 1 lpfd 2 lpd 1 fvco 12890.625} 102.306548 {refclk 102.306548 m 63 n 1 lpfd 2 lpd 1 fvco 12890.625} 204.613095 {refclk 204.613095 m 63 n 2 lpfd 2 lpd 1 fvco 12890.625} 409.226190 {refclk 409.226190 m 63 n 4 lpfd 2 lpd 1 fvco 12890.625} 100.708008 {refclk 100.708008 m 64 n 1 lpfd 2 lpd 1 fvco 12890.625} 99.158654 {refclk 99.158654 m 65 n 1 lpfd 2 lpd 1 fvco 12890.625} 198.317308 {refclk 198.317308 m 65 n 2 lpfd 2 lpd 1 fvco 12890.625} 396.634615 {refclk 396.634615 m 65 n 4 lpfd 2 lpd 1 fvco 12890.625} 793.269231 {refclk 793.269231 m 65 n 8 lpfd 2 lpd 1 fvco 12890.625} 97.656250 {refclk 97.656250 m 66 n 1 lpfd 2 lpd 1 fvco 12890.625} 96.198694 {refclk 96.198694 m 67 n 1 lpfd 2 lpd 1 fvco 12890.625} 192.397388 {refclk 192.397388 m 67 n 2 lpfd 2 lpd 1 fvco 12890.625} 384.794776 {refclk 384.794776 m 67 n 4 lpfd 2 lpd 1 fvco 12890.625} 769.589552 {refclk 769.589552 m 67 n 8 lpfd 2 lpd 1 fvco 12890.625} 94.784007 {refclk 94.784007 m 68 n 1 lpfd 2 lpd 1 fvco 12890.625} 93.410326 {refclk 93.410326 m 69 n 1 lpfd 2 lpd 1 fvco 12890.625} 186.820652 {refclk 186.820652 m 69 n 2 lpfd 2 lpd 1 fvco 12890.625} 373.641304 {refclk 373.641304 m 69 n 4 lpfd 2 lpd 1 fvco 12890.625} 747.282609 {refclk 747.282609 m 69 n 8 lpfd 2 lpd 1 fvco 12890.625} 92.075893 {refclk 92.075893 m 70 n 1 lpfd 2 lpd 1 fvco 12890.625} 90.779049 {refclk 90.779049 m 71 n 1 lpfd 2 lpd 1 fvco 12890.625} 181.558099 {refclk 181.558099 m 71 n 2 lpfd 2 lpd 1 fvco 12890.625} 363.116197 {refclk 363.116197 m 71 n 4 lpfd 2 lpd 1 fvco 12890.625} 726.232394 {refclk 726.232394 m 71 n 8 lpfd 2 lpd 1 fvco 12890.625} 89.518229 {refclk 89.518229 m 72 n 1 lpfd 2 lpd 1 fvco 12890.625} 88.291952 {refclk 88.291952 m 73 n 1 lpfd 2 lpd 1 fvco 12890.625} 176.583904 {refclk 176.583904 m 73 n 2 lpfd 2 lpd 1 fvco 12890.625} 353.167808 {refclk 353.167808 m 73 n 4 lpfd 2 lpd 1 fvco 12890.625} 706.335616 {refclk 706.335616 m 73 n 8 lpfd 2 lpd 1 fvco 12890.625} 87.098818 {refclk 87.098818 m 74 n 1 lpfd 2 lpd 1 fvco 12890.625} 85.937500 {refclk 85.937500 m 75 n 1 lpfd 2 lpd 1 fvco 12890.625} 171.875000 {refclk 171.875000 m 75 n 2 lpfd 2 lpd 1 fvco 12890.625} 343.750000 {refclk 343.750000 m 75 n 4 lpfd 2 lpd 1 fvco 12890.625} 687.500000 {refclk 687.500000 m 75 n 8 lpfd 2 lpd 1 fvco 12890.625} 84.806743 {refclk 84.806743 m 76 n 1 lpfd 2 lpd 1 fvco 12890.625} 83.705357 {refclk 83.705357 m 77 n 1 lpfd 2 lpd 1 fvco 12890.625} 167.410714 {refclk 167.410714 m 77 n 2 lpfd 2 lpd 1 fvco 12890.625} 334.821429 {refclk 334.821429 m 77 n 4 lpfd 2 lpd 1 fvco 12890.625} 669.642857 {refclk 669.642857 m 77 n 8 lpfd 2 lpd 1 fvco 12890.625} 82.632212 {refclk 82.632212 m 78 n 1 lpfd 2 lpd 1 fvco 12890.625} 81.586234 {refclk 81.586234 m 79 n 1 lpfd 2 lpd 1 fvco 12890.625} 163.172468 {refclk 163.172468 m 79 n 2 lpfd 2 lpd 1 fvco 12890.625} 326.344937 {refclk 326.344937 m 79 n 4 lpfd 2 lpd 1 fvco 12890.625} 652.689873 {refclk 652.689873 m 79 n 8 lpfd 2 lpd 1 fvco 12890.625} 80.566406 {refclk 80.566406 m 80 n 1 lpfd 2 lpd 1 fvco 12890.625} 79.571759 {refclk 79.571759 m 81 n 1 lpfd 2 lpd 1 fvco 12890.625} 159.143519 {refclk 159.143519 m 81 n 2 lpfd 2 lpd 1 fvco 12890.625} 318.287037 {refclk 318.287037 m 81 n 4 lpfd 2 lpd 1 fvco 12890.625} 636.574074 {refclk 636.574074 m 81 n 8 lpfd 2 lpd 1 fvco 12890.625} 78.601372 {refclk 78.601372 m 82 n 1 lpfd 2 lpd 1 fvco 12890.625} 77.654367 {refclk 77.654367 m 83 n 1 lpfd 2 lpd 1 fvco 12890.625} 155.308735 {refclk 155.308735 m 83 n 2 lpfd 2 lpd 1 fvco 12890.625} 310.617470 {refclk 310.617470 m 83 n 4 lpfd 2 lpd 1 fvco 12890.625} 621.234940 {refclk 621.234940 m 83 n 8 lpfd 2 lpd 1 fvco 12890.625} 76.729911 {refclk 76.729911 m 84 n 1 lpfd 2 lpd 1 fvco 12890.625} 75.827206 {refclk 75.827206 m 85 n 1 lpfd 2 lpd 1 fvco 12890.625} 151.654412 {refclk 151.654412 m 85 n 2 lpfd 2 lpd 1 fvco 12890.625} 303.308824 {refclk 303.308824 m 85 n 4 lpfd 2 lpd 1 fvco 12890.625} 606.617647 {refclk 606.617647 m 85 n 8 lpfd 2 lpd 1 fvco 12890.625} 74.945494 {refclk 74.945494 m 86 n 1 lpfd 2 lpd 1 fvco 12890.625} 74.084052 {refclk 74.084052 m 87 n 1 lpfd 2 lpd 1 fvco 12890.625} 148.168103 {refclk 148.168103 m 87 n 2 lpfd 2 lpd 1 fvco 12890.625} 296.336207 {refclk 296.336207 m 87 n 4 lpfd 2 lpd 1 fvco 12890.625} 592.672414 {refclk 592.672414 m 87 n 8 lpfd 2 lpd 1 fvco 12890.625} 73.242188 {refclk 73.242188 m 88 n 1 lpfd 2 lpd 1 fvco 12890.625} 72.419242 {refclk 72.419242 m 89 n 1 lpfd 2 lpd 1 fvco 12890.625} 144.838483 {refclk 144.838483 m 89 n 2 lpfd 2 lpd 1 fvco 12890.625} 289.676966 {refclk 289.676966 m 89 n 4 lpfd 2 lpd 1 fvco 12890.625} 579.353933 {refclk 579.353933 m 89 n 8 lpfd 2 lpd 1 fvco 12890.625} 71.614583 {refclk 71.614583 m 90 n 1 lpfd 2 lpd 1 fvco 12890.625} 70.827610 {refclk 70.827610 m 91 n 1 lpfd 2 lpd 1 fvco 12890.625} 141.655220 {refclk 141.655220 m 91 n 2 lpfd 2 lpd 1 fvco 12890.625} 283.310440 {refclk 283.310440 m 91 n 4 lpfd 2 lpd 1 fvco 12890.625} 566.620879 {refclk 566.620879 m 91 n 8 lpfd 2 lpd 1 fvco 12890.625} 70.057745 {refclk 70.057745 m 92 n 1 lpfd 2 lpd 1 fvco 12890.625} 69.304435 {refclk 69.304435 m 93 n 1 lpfd 2 lpd 1 fvco 12890.625} 138.608871 {refclk 138.608871 m 93 n 2 lpfd 2 lpd 1 fvco 12890.625} 277.217742 {refclk 277.217742 m 93 n 4 lpfd 2 lpd 1 fvco 12890.625} 554.435484 {refclk 554.435484 m 93 n 8 lpfd 2 lpd 1 fvco 12890.625} 68.567154 {refclk 68.567154 m 94 n 1 lpfd 2 lpd 1 fvco 12890.625} 67.845395 {refclk 67.845395 m 95 n 1 lpfd 2 lpd 1 fvco 12890.625} 135.690789 {refclk 135.690789 m 95 n 2 lpfd 2 lpd 1 fvco 12890.625} 271.381579 {refclk 271.381579 m 95 n 4 lpfd 2 lpd 1 fvco 12890.625} 542.763158 {refclk 542.763158 m 95 n 8 lpfd 2 lpd 1 fvco 12890.625} 67.138672 {refclk 67.138672 m 96 n 1 lpfd 2 lpd 1 fvco 12890.625} 66.446521 {refclk 66.446521 m 97 n 1 lpfd 2 lpd 1 fvco 12890.625} 132.893041 {refclk 132.893041 m 97 n 2 lpfd 2 lpd 1 fvco 12890.625} 265.786082 {refclk 265.786082 m 97 n 4 lpfd 2 lpd 1 fvco 12890.625} 531.572165 {refclk 531.572165 m 97 n 8 lpfd 2 lpd 1 fvco 12890.625} 65.768495 {refclk 65.768495 m 98 n 1 lpfd 2 lpd 1 fvco 12890.625} 65.104167 {refclk 65.104167 m 99 n 1 lpfd 2 lpd 1 fvco 12890.625} 130.208333 {refclk 130.208333 m 99 n 2 lpfd 2 lpd 1 fvco 12890.625} 260.416667 {refclk 260.416667 m 99 n 4 lpfd 2 lpd 1 fvco 12890.625} 520.833333 {refclk 520.833333 m 99 n 8 lpfd 2 lpd 1 fvco 12890.625} 64.453125 {refclk 64.453125 m 100 n 1 lpfd 2 lpd 1 fvco 12890.625} 63.814975 {refclk 63.814975 m 101 n 1 lpfd 2 lpd 1 fvco 12890.625} 127.629950 {refclk 127.629950 m 101 n 2 lpfd 2 lpd 1 fvco 12890.625} 255.259901 {refclk 255.259901 m 101 n 4 lpfd 2 lpd 1 fvco 12890.625} 510.519802 {refclk 510.519802 m 101 n 8 lpfd 2 lpd 1 fvco 12890.625} 63.189338 {refclk 63.189338 m 102 n 1 lpfd 2 lpd 1 fvco 12890.625} 62.575850 {refclk 62.575850 m 103 n 1 lpfd 2 lpd 1 fvco 12890.625} 125.151699 {refclk 125.151699 m 103 n 2 lpfd 2 lpd 1 fvco 12890.625} 250.303398 {refclk 250.303398 m 103 n 4 lpfd 2 lpd 1 fvco 12890.625} 500.606796 {refclk 500.606796 m 103 n 8 lpfd 2 lpd 1 fvco 12890.625} 61.974159 {refclk 61.974159 m 104 n 1 lpfd 2 lpd 1 fvco 12890.625} 61.383929 {refclk 61.383929 m 105 n 1 lpfd 2 lpd 1 fvco 12890.625} 122.767857 {refclk 122.767857 m 105 n 2 lpfd 2 lpd 1 fvco 12890.625} 245.535714 {refclk 245.535714 m 105 n 4 lpfd 2 lpd 1 fvco 12890.625} 491.071429 {refclk 491.071429 m 105 n 8 lpfd 2 lpd 1 fvco 12890.625} 60.804835 {refclk 60.804835 m 106 n 1 lpfd 2 lpd 1 fvco 12890.625} 60.236565 {refclk 60.236565 m 107 n 1 lpfd 2 lpd 1 fvco 12890.625} 120.473131 {refclk 120.473131 m 107 n 2 lpfd 2 lpd 1 fvco 12890.625} 240.946262 {refclk 240.946262 m 107 n 4 lpfd 2 lpd 1 fvco 12890.625} 481.892523 {refclk 481.892523 m 107 n 8 lpfd 2 lpd 1 fvco 12890.625} 59.678819 {refclk 59.678819 m 108 n 1 lpfd 2 lpd 1 fvco 12890.625} 59.131307 {refclk 59.131307 m 109 n 1 lpfd 2 lpd 1 fvco 12890.625} 118.262615 {refclk 118.262615 m 109 n 2 lpfd 2 lpd 1 fvco 12890.625} 236.525229 {refclk 236.525229 m 109 n 4 lpfd 2 lpd 1 fvco 12890.625} 473.050459 {refclk 473.050459 m 109 n 8 lpfd 2 lpd 1 fvco 12890.625} 58.593750 {refclk 58.593750 m 110 n 1 lpfd 2 lpd 1 fvco 12890.625} 58.065878 {refclk 58.065878 m 111 n 1 lpfd 2 lpd 1 fvco 12890.625} 116.131757 {refclk 116.131757 m 111 n 2 lpfd 2 lpd 1 fvco 12890.625} 232.263514 {refclk 232.263514 m 111 n 4 lpfd 2 lpd 1 fvco 12890.625} 464.527027 {refclk 464.527027 m 111 n 8 lpfd 2 lpd 1 fvco 12890.625} 57.547433 {refclk 57.547433 m 112 n 1 lpfd 2 lpd 1 fvco 12890.625} 57.038164 {refclk 57.038164 m 113 n 1 lpfd 2 lpd 1 fvco 12890.625} 114.076327 {refclk 114.076327 m 113 n 2 lpfd 2 lpd 1 fvco 12890.625} 228.152655 {refclk 228.152655 m 113 n 4 lpfd 2 lpd 1 fvco 12890.625} 456.305310 {refclk 456.305310 m 113 n 8 lpfd 2 lpd 1 fvco 12890.625} 56.537829 {refclk 56.537829 m 114 n 1 lpfd 2 lpd 1 fvco 12890.625} 56.046196 {refclk 56.046196 m 115 n 1 lpfd 2 lpd 1 fvco 12890.625} 112.092391 {refclk 112.092391 m 115 n 2 lpfd 2 lpd 1 fvco 12890.625} 224.184783 {refclk 224.184783 m 115 n 4 lpfd 2 lpd 1 fvco 12890.625} 448.369565 {refclk 448.369565 m 115 n 8 lpfd 2 lpd 1 fvco 12890.625} 55.563039 {refclk 55.563039 m 116 n 1 lpfd 2 lpd 1 fvco 12890.625} 55.088141 {refclk 55.088141 m 117 n 1 lpfd 2 lpd 1 fvco 12890.625} 110.176282 {refclk 110.176282 m 117 n 2 lpfd 2 lpd 1 fvco 12890.625} 220.352564 {refclk 220.352564 m 117 n 4 lpfd 2 lpd 1 fvco 12890.625} 440.705128 {refclk 440.705128 m 117 n 8 lpfd 2 lpd 1 fvco 12890.625} 54.621292 {refclk 54.621292 m 118 n 1 lpfd 2 lpd 1 fvco 12890.625} 54.162290 {refclk 54.162290 m 119 n 1 lpfd 2 lpd 1 fvco 12890.625} 108.324580 {refclk 108.324580 m 119 n 2 lpfd 2 lpd 1 fvco 12890.625} 216.649160 {refclk 216.649160 m 119 n 4 lpfd 2 lpd 1 fvco 12890.625} 433.298319 {refclk 433.298319 m 119 n 8 lpfd 2 lpd 1 fvco 12890.625} 53.710938 {refclk 53.710938 m 120 n 1 lpfd 2 lpd 1 fvco 12890.625} 53.267045 {refclk 53.267045 m 121 n 1 lpfd 2 lpd 1 fvco 12890.625} 106.534091 {refclk 106.534091 m 121 n 2 lpfd 2 lpd 1 fvco 12890.625} 213.068182 {refclk 213.068182 m 121 n 4 lpfd 2 lpd 1 fvco 12890.625} 426.136364 {refclk 426.136364 m 121 n 8 lpfd 2 lpd 1 fvco 12890.625} 52.830430 {refclk 52.830430 m 122 n 1 lpfd 2 lpd 1 fvco 12890.625} 52.400915 {refclk 52.400915 m 123 n 1 lpfd 2 lpd 1 fvco 12890.625} 104.801829 {refclk 104.801829 m 123 n 2 lpfd 2 lpd 1 fvco 12890.625} 209.603659 {refclk 209.603659 m 123 n 4 lpfd 2 lpd 1 fvco 12890.625} 419.207317 {refclk 419.207317 m 123 n 8 lpfd 2 lpd 1 fvco 12890.625} 51.978327 {refclk 51.978327 m 124 n 1 lpfd 2 lpd 1 fvco 12890.625} 51.562500 {refclk 51.562500 m 125 n 1 lpfd 2 lpd 1 fvco 12890.625} 103.125000 {refclk 103.125000 m 125 n 2 lpfd 2 lpd 1 fvco 12890.625} 206.250000 {refclk 206.250000 m 125 n 4 lpfd 2 lpd 1 fvco 12890.625} 412.500000 {refclk 412.500000 m 125 n 8 lpfd 2 lpd 1 fvco 12890.625} 51.153274 {refclk 51.153274 m 126 n 1 lpfd 2 lpd 1 fvco 12890.625} 50.750492 {refclk 50.750492 m 127 n 1 lpfd 2 lpd 1 fvco 12890.625} 101.500984 {refclk 101.500984 m 127 n 2 lpfd 2 lpd 1 fvco 12890.625} 203.001969 {refclk 203.001969 m 127 n 4 lpfd 2 lpd 1 fvco 12890.625} 406.003937 {refclk 406.003937 m 127 n 8 lpfd 2 lpd 1 fvco 12890.625} allowed_ranges {50.750492 51.153274 51.562500 51.978327 52.400915 52.830430 53.267045 53.710938 54.162290 54.621292 55.088141 55.563039 56.046196 56.537829 57.038164 57.547433 58.065878 58.593750 59.131307 59.678819 60.236565 60.804835 61.383929 61.974159 62.575850 63.189338 63.814975 64.453125 65.104167 65.768495 66.446521 67.138672 67.845395 68.567154 69.304435 70.057745 70.827610 71.614583 72.419242 73.242188 74.084052 74.945494 75.827206 76.729911 77.654367 78.601372 79.571759 80.566406 81.586234 82.632212 83.705357 84.806743 85.937500 87.098818 88.291952 89.518229 90.779049 92.075893 93.410326 94.784007 96.198694 97.656250 99.158654 100.708008 101.500984 102.306548 103.125000 103.956653 104.801829 105.660861 106.534091 107.421875 108.324580 109.242585 110.176282 111.126078 112.092391 113.075658 114.076327 115.094866 116.131757 117.187500 118.262615 119.357639 120.473131 121.609670 122.767857 123.948317 125.151699 126.378676 127.629950 128.906250 130.208333 131.536990 132.893041 134.277344 135.690789 137.134309 138.608871 140.115489 141.655220 143.229167 144.838483 146.484375 148.168103 149.890988 151.654412 153.459821 155.308735 157.202744 159.143519 161.132812 163.172468 165.264423 167.410714 169.613487 171.875000 174.197635 176.583904 179.036458 181.558099 184.151786 186.820652 189.568015 192.397388 195.312500 198.317308 201.416016 203.001969 204.613095 206.250000 207.913306 209.603659 211.321721 213.068182 214.843750 216.649160 218.485169 220.352564 222.252155 224.184783 226.151316 228.152655 230.189732 232.263514 234.375000 236.525229 238.715278 240.946262 243.219340 245.535714 247.896635 250.303398 252.757353 255.259901 257.812500 260.416667 263.073980 265.786082 268.554688 271.381579 274.268617 277.217742 280.230978 283.310440 286.458333 289.676966 292.968750 296.336207 299.781977 303.308824 306.919643 310.617470 314.405488 318.287037 322.265625 326.344937 330.528846 334.821429 339.226974 343.750000 348.395270 353.167808 358.072917 363.116197 368.303571 373.641304 379.136029 384.794776 390.625000 396.634615 402.832031 406.003937 409.226190 412.500000 415.826613 419.207317 422.643443 426.136364 429.687500 433.298319 436.970339 440.705128 444.504310 448.369565 452.302632 456.305310 460.379464 464.527027 468.750000 473.050459 477.430556 481.892523 486.438679 491.071429 495.793269 500.606796 505.514706 510.519802 515.625000 520.833333 526.147959 531.572165 537.109375 542.763158 548.537234 554.435484 560.461957 566.620879 572.916667 579.353933 585.937500 592.672414 599.563953 606.617647 613.839286 621.234940 628.810976 636.574074 644.531250 652.689873 661.057692 669.642857 678.453947 687.500000 696.790541 706.335616 716.145833 726.232394 736.607143 747.282609 758.272059 769.589552 781.250000 793.269231}</value>
          </parameter>
          <parameter>
            <name>l_pll_settings_key</name>
            <value>644.531250</value>
          </parameter>
          <parameter>
            <name>l_protocol_mode</name>
            <value>basic_enh</value>
          </parameter>
          <parameter>
            <name>l_rcfg_addr_bits</name>
            <value>11</value>
          </parameter>
          <parameter>
            <name>l_rcfg_datapath_message</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_rcfg_ifaces</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_release_aib_reset_first</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_rx_adapt_pcs_width</name>
            <value>64</value>
          </parameter>
          <parameter>
            <name>l_rx_core_aib_indv</name>
            <value>indv_en</value>
          </parameter>
          <parameter>
            <name>l_rx_fifo_transfer_mode</name>
            <value>x2</value>
          </parameter>
          <parameter>
            <name>l_rx_hssi_aib_indv</name>
            <value>indv_en</value>
          </parameter>
          <parameter>
            <name>l_rx_pma_optimal_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>l_rx_transfer_clk_hz</name>
            <value>805664062</value>
          </parameter>
          <parameter>
            <name>l_split_iface</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l_std_rx_field_width</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>l_std_rx_pld_pcs_width</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>l_std_rx_word_count</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_std_rx_word_width</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>l_std_tx_field_width</name>
            <value>11</value>
          </parameter>
          <parameter>
            <name>l_std_tx_pld_pcs_width</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>l_std_tx_word_count</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>l_std_tx_word_width</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>l_tile_type</name>
            <value>htile</value>
          </parameter>
          <parameter>
            <name>l_tx_adapt_pcs_width</name>
            <value>64</value>
          </parameter>
          <parameter>
            <name>l_tx_core_aib_indv</name>
            <value>indv_en</value>
          </parameter>
          <parameter>
            <name>l_tx_fifo_transfer_mode</name>
            <value>x2</value>
          </parameter>
          <parameter>
            <name>l_tx_hssi_aib_indv</name>
            <value>indv_en</value>
          </parameter>
          <parameter>
            <name>l_tx_pma_optimal_atom_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>l_tx_pma_optimal_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>l_tx_transfer_clk_hz</name>
            <value>805664062</value>
          </parameter>
          <parameter>
            <name>lcl_enable_fast_sim_option</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>loopback_tx_clk_sel</name>
            <value>internal_clk</value>
          </parameter>
          <parameter>
            <name>manual_pcs_bonding_comp_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>manual_pcs_bonding_mode</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>manual_rx_core_aib_bonding_comp_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>manual_rx_core_aib_bonding_mode</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>manual_rx_core_aib_indv</name>
            <value>indv_en</value>
          </parameter>
          <parameter>
            <name>manual_rx_hssi_aib_bonding_comp_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>manual_rx_hssi_aib_bonding_mode</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>manual_rx_hssi_aib_indv</name>
            <value>indv_en</value>
          </parameter>
          <parameter>
            <name>manual_tx_core_aib_bonding_comp_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>manual_tx_core_aib_bonding_mode</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>manual_tx_core_aib_indv</name>
            <value>indv_en</value>
          </parameter>
          <parameter>
            <name>manual_tx_hssi_aib_bonding_comp_cnt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>manual_tx_hssi_aib_bonding_mode</name>
            <value>individual</value>
          </parameter>
          <parameter>
            <name>manual_tx_hssi_aib_indv</name>
            <value>indv_en</value>
          </parameter>
          <parameter>
            <name>message_level</name>
            <value>error</value>
          </parameter>
          <parameter>
            <name>number_physical_bonding_clocks</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>osc_clk_divider</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>ovrd_rx_dv_mode</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>ovrd_tx_dv_mode</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>parallel_loopback_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pcie_rate_match</name>
            <value>Bypass</value>
          </parameter>
          <parameter>
            <name>pcs_bonding_master</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pcs_direct_width</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>pcs_reset_sequencing_mode</name>
            <value>not_bonded</value>
          </parameter>
          <parameter>
            <name>pcs_speedgrade</name>
            <value>e2</value>
          </parameter>
          <parameter>
            <name>pll_select</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>plls</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adapt_mode</name>
            <value>ctle_dfe</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ac_ctle_cal_win</name>
            <value>radp_ac_ctle_cal_win_4</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ac_ctle_cocurrent_mode_sel</name>
            <value>radp_ac_ctle_cocurrent_mode_sel_mode_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ac_ctle_en</name>
            <value>radp_ac_ctle_en_enable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ac_ctle_hold_en</name>
            <value>radp_ac_ctle_hold_en_not_hold</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ac_ctle_initial_load</name>
            <value>radp_ac_ctle_initial_load_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ac_ctle_initial_value</name>
            <value>radp_ac_ctle_initial_value_12</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ac_ctle_mode_sel</name>
            <value>radp_ac_ctle_mode_sel_concurrent</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ac_ctle_ph1_win</name>
            <value>radp_ac_ctle_ph1_win_2p19</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_adapt_control_sel</name>
            <value>radp_adapt_control_sel_from_cram</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_adapt_start</name>
            <value>radp_adapt_start_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_bist_datapath_en</name>
            <value>radp_bist_datapath_en_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_bist_errcount_rstn</name>
            <value>radp_bist_errcount_rstn_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_bist_mode_sel</name>
            <value>radp_bist_mode_sel_prbs31</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_clkgate_enb</name>
            <value>radp_clkgate_enb_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_clkout_div_sel</name>
            <value>radp_clkout_div_sel_div2_4cycle</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_bypass_ac</name>
            <value>radp_ctle_bypass_ac_not_bypass</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_ctle_bypass_dc</name>
            <value>radp_ctle_bypass_dc_not_bypass</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dc_ctle_accum_depth</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dc_ctle_en</name>
            <value>radp_dc_ctle_en_enable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dc_ctle_hold_en</name>
            <value>radp_dc_ctle_hold_en_not_hold</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dc_ctle_initial_load</name>
            <value>radp_dc_ctle_initial_load_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dc_ctle_initial_value</name>
            <value>radp_dc_ctle_initial_value_32</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dc_ctle_mode0_win_size</name>
            <value>radp_dc_ctle_mode0_win_size_4_taps</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dc_ctle_mode0_win_start</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dc_ctle_mode1_h1_ratio</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dc_ctle_mode2_h2_limit</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dc_ctle_mode_sel</name>
            <value>radp_dc_ctle_mode_sel_mode_2</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dc_ctle_onetime</name>
            <value>radp_dc_ctle_onetime_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dc_ctle_onetime_threshold</name>
            <value>radp_dc_ctle_onetime_threshold_256</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_accum_depth</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_en</name>
            <value>radp_dfe_en_enable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_fxtap_bypass</name>
            <value>radp_dfe_fxtap_bypass_not_bypass</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_hold_en</name>
            <value>radp_dfe_hold_en_not_hold</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_hold_sel</name>
            <value>radp_dfe_hold_sel_no</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_onetime</name>
            <value>radp_dfe_onetime_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_onetime_threshold</name>
            <value>radp_dfe_onetime_threshold_2048</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_tap1_initial_load</name>
            <value>radp_dfe_tap1_initial_load_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_tap1_initial_value</name>
            <value>radp_dfe_tap1_initial_value_16</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dfe_tap_sel_en</name>
            <value>radp_dfe_tap_sel_en_no</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dlev_accum_depth</name>
            <value>6</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dlev_bypass</name>
            <value>radp_dlev_bypass_not_bypass</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dlev_en</name>
            <value>radp_dlev_en_enable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dlev_hold_en</name>
            <value>radp_dlev_hold_en_not_hold</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dlev_initial_load</name>
            <value>radp_dlev_initial_load_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dlev_initial_value</name>
            <value>radp_dlev_initial_value_38</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dlev_onetime</name>
            <value>radp_dlev_onetime_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dlev_onetime_threshold</name>
            <value>radp_dlev_onetime_threshold_4096</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_dlev_sel</name>
            <value>radp_dlev_sel_mux</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_force_freqlock</name>
            <value>radp_force_freqlock_use</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_frame_capture</name>
            <value>radp_frame_capture_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_frame_en</name>
            <value>radp_frame_en_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_frame_odi_sel</name>
            <value>radp_frame_odi_sel_deser_err</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_frame_out_sel</name>
            <value>radp_frame_out_sel_select_a</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_load_sig_sel</name>
            <value>radp_load_sig_sel_from_interanl</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_oc_accum_depth</name>
            <value>11</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_oc_bypass</name>
            <value>radp_oc_bypass_bypass</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_oc_en</name>
            <value>radp_oc_en_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_oc_hold_en</name>
            <value>radp_oc_hold_en_not_hold</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_oc_initial_load</name>
            <value>radp_oc_initial_load_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_oc_initial_sign</name>
            <value>radp_oc_initial_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_oc_initial_value</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_oc_onetime</name>
            <value>radp_oc_onetime_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_oc_onetime_threshold</name>
            <value>radp_oc_onetime_threshold_1024</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_odi_bit_sel</name>
            <value>radp_odi_bit_sel_all_bits</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_odi_control_sel</name>
            <value>radp_odi_control_sel_from_cram</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_odi_count_threshold</name>
            <value>radp_odi_count_threshold_1e6</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_odi_dfe_spec_en</name>
            <value>radp_odi_dfe_spec_en_enable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_odi_dlev_sel</name>
            <value>radp_odi_dlev_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_odi_en</name>
            <value>radp_odi_en_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_odi_mode</name>
            <value>radp_odi_mode_detect_errdata</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_odi_rstn</name>
            <value>radp_odi_rstn_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_odi_spec_sel</name>
            <value>radp_odi_spec_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_odi_start</name>
            <value>radp_odi_start_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_pat_dlev_sign_avg_win</name>
            <value>radp_pat_dlev_sign_avg_win_2x</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_pat_dlev_sign_force</name>
            <value>radp_pat_dlev_sign_force_determined_by_cram</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_pat_dlev_sign_value</name>
            <value>radp_pat_dlev_sign_value_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_pat_spec_sign_avg_win</name>
            <value>radp_pat_spec_sign_avg_win_256</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_pat_spec_sign_force</name>
            <value>radp_pat_spec_sign_force_generated_internally</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_pat_spec_sign_value</name>
            <value>radp_pat_spec_sign_value_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_pat_trans_filter</name>
            <value>radp_pat_trans_filter_5</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_pat_trans_only_en</name>
            <value>radp_pat_trans_only_en_enable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_pcie_adp_bypass</name>
            <value>radp_pcie_adp_bypass_no</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_pcie_eqz</name>
            <value>radp_pcie_eqz_non_pcie_mode</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_pcie_hold_sel</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_pcs_option</name>
            <value>radp_pcs_option_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_po_actslp_ratio</name>
            <value>radp_po_actslp_ratio_10_percent</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_po_en</name>
            <value>radp_po_en_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_po_gb_act2slp</name>
            <value>radp_po_gb_act2slp_288ns</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_po_gb_slp2act</name>
            <value>radp_po_gb_slp2act_288ns</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_po_initwait</name>
            <value>radp_po_initwait_10sec</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_po_sleep_win</name>
            <value>radp_po_sleep_win_2_sec</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_po_startpos</name>
            <value>radp_po_startpos_6ov7</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_reserved</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_rstn</name>
            <value>radp_rstn_1</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_status_sel</name>
            <value>radp_status_sel_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_tx_accum_depth</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_tx_adp_accumulate</name>
            <value>radp_tx_adp_accumulate_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_tx_adp_en</name>
            <value>radp_tx_adp_en_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_tx_up_dn_flip</name>
            <value>radp_tx_up_dn_flip_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_accum_depth</name>
            <value>9</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_bypass</name>
            <value>radp_vga_bypass_not_bypass</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_ctle_low_limit</name>
            <value>radp_vga_ctle_low_limit_4</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_dlev_offset</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_dlev_target</name>
            <value>25</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_en</name>
            <value>radp_vga_en_enalbe</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_hold_en</name>
            <value>radp_vga_hold_en_not_hold</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_initial_load</name>
            <value>radp_vga_initial_load_0</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_initial_value</name>
            <value>radp_vga_initial_value_16</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_onetime</name>
            <value>radp_vga_onetime_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_adp_vga_onetime_threshold</name>
            <value>radp_vga_onetime_threshold_512</value>
          </parameter>
          <parameter>
            <name>pma_adapt_advanced_mode</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_adapt_datarate_bps</name>
            <value>25781250000</value>
          </parameter>
          <parameter>
            <name>pma_adapt_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_adapt_odi_mode</name>
            <value>odi_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_offset_mode</name>
            <value>offset_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_adapt_power_mode</name>
            <value>powsav_disable</value>
          </parameter>
          <parameter>
            <name>pma_adapt_powermode_ac_adaptation</name>
            <value>adapt_ac_off</value>
          </parameter>
          <parameter>
            <name>pma_adapt_powermode_ac_deser_adapt</name>
            <value>adapt_deser_ac_off</value>
          </parameter>
          <parameter>
            <name>pma_adapt_powermode_ac_dfe_adapt</name>
            <value>adapt_dfe_ac_off</value>
          </parameter>
          <parameter>
            <name>pma_adapt_powermode_dc_adaptation</name>
            <value>powerdown_adapt</value>
          </parameter>
          <parameter>
            <name>pma_adapt_powermode_dc_deser_adapt</name>
            <value>powerdown_adapt_deser</value>
          </parameter>
          <parameter>
            <name>pma_adapt_powermode_dc_dfe_adapt</name>
            <value>powerdown_adapt_dfe</value>
          </parameter>
          <parameter>
            <name>pma_adapt_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>pma_adapt_sequencer_rx_path_rstn_overrideb</name>
            <value>use_sequencer</value>
          </parameter>
          <parameter>
            <name>pma_adapt_sequencer_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_adapt_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_adapt_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_inclk0_logical_to_physical_mapping</name>
            <value>ref_iqclk0</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_inclk1_logical_to_physical_mapping</name>
            <value>ref_iqclk0</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_inclk2_logical_to_physical_mapping</name>
            <value>ref_iqclk0</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_inclk3_logical_to_physical_mapping</name>
            <value>ref_iqclk0</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_inclk4_logical_to_physical_mapping</name>
            <value>ref_iqclk0</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_pm_cr_tx_rx_cdr_clkin_scratch0_src</name>
            <value>cdr_clkin_scratch0_src_refclk_iqclk</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_pm_cr_tx_rx_cdr_clkin_scratch1_src</name>
            <value>cdr_clkin_scratch1_src_refclk_iqclk</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_pm_cr_tx_rx_cdr_clkin_scratch2_src</name>
            <value>cdr_clkin_scratch2_src_refclk_iqclk</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_pm_cr_tx_rx_cdr_clkin_scratch3_src</name>
            <value>cdr_clkin_scratch3_src_refclk_iqclk</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_pm_cr_tx_rx_cdr_clkin_scratch4_src</name>
            <value>cdr_clkin_scratch4_src_refclk_iqclk</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_pm_cr_tx_rx_scratch0_src</name>
            <value>scratch0_power_down</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_pm_cr_tx_rx_scratch1_src</name>
            <value>scratch1_power_down</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_pm_cr_tx_rx_scratch2_src</name>
            <value>scratch2_power_down</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_pm_cr_tx_rx_scratch3_src</name>
            <value>scratch3_power_down</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_pm_cr_tx_rx_scratch4_src</name>
            <value>scratch4_power_down</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_powerdown_mode</name>
            <value>powerup</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_receiver_detect_src</name>
            <value>iqclk_src</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_refclk_select</name>
            <value>ref_iqclk0</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_xmux_refclk_src</name>
            <value>refclk_iqclk</value>
          </parameter>
          <parameter>
            <name>pma_cdr_refclk_xpm_iqref_mux_iqclk_sel</name>
            <value>power_down</value>
          </parameter>
          <parameter>
            <name>pma_cgb_bitslip_enable</name>
            <value>disable_bitslip</value>
          </parameter>
          <parameter>
            <name>pma_cgb_bonding_mode</name>
            <value>bond_off</value>
          </parameter>
          <parameter>
            <name>pma_cgb_bti_protected</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_cgb_cgb_bti_en</name>
            <value>cgb_bti_disable</value>
          </parameter>
          <parameter>
            <name>pma_cgb_cgb_power_down</name>
            <value>normal_cgb</value>
          </parameter>
          <parameter>
            <name>pma_cgb_datarate_bps</name>
            <value>25781250000</value>
          </parameter>
          <parameter>
            <name>pma_cgb_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_cgb_input_select_gen3</name>
            <value>not_used</value>
          </parameter>
          <parameter>
            <name>pma_cgb_input_select_x1</name>
            <value>fpll_bot</value>
          </parameter>
          <parameter>
            <name>pma_cgb_input_select_xn</name>
            <value>not_used</value>
          </parameter>
          <parameter>
            <name>pma_cgb_observe_cgb_clocks</name>
            <value>observe_nothing</value>
          </parameter>
          <parameter>
            <name>pma_cgb_pcie_gen</name>
            <value>non_pcie</value>
          </parameter>
          <parameter>
            <name>pma_cgb_pcie_gen3_bitwidth</name>
            <value>pciegen3_wide</value>
          </parameter>
          <parameter>
            <name>pma_cgb_power_rail_er</name>
            <value>1120</value>
          </parameter>
          <parameter>
            <name>pma_cgb_powermode_ac_cgb</name>
            <value>cgb_ac_off</value>
          </parameter>
          <parameter>
            <name>pma_cgb_powermode_dc_cgb</name>
            <value>powerdown_cgb</value>
          </parameter>
          <parameter>
            <name>pma_cgb_prot_mode</name>
            <value>basic_tx</value>
          </parameter>
          <parameter>
            <name>pma_cgb_scratch0_x1_clock_src</name>
            <value>not_used</value>
          </parameter>
          <parameter>
            <name>pma_cgb_scratch1_x1_clock_src</name>
            <value>not_used</value>
          </parameter>
          <parameter>
            <name>pma_cgb_scratch2_x1_clock_src</name>
            <value>not_used</value>
          </parameter>
          <parameter>
            <name>pma_cgb_scratch3_x1_clock_src</name>
            <value>not_used</value>
          </parameter>
          <parameter>
            <name>pma_cgb_select_done_master_or_slave</name>
            <value>choose_slave_pcie_sw_done</value>
          </parameter>
          <parameter>
            <name>pma_cgb_ser_mode</name>
            <value>sixty_four_bit</value>
          </parameter>
          <parameter>
            <name>pma_cgb_ser_powerdown</name>
            <value>normal_poweron_ser</value>
          </parameter>
          <parameter>
            <name>pma_cgb_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_cgb_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_cgb_tx_ucontrol_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_cgb_tx_ucontrol_pcie</name>
            <value>gen1</value>
          </parameter>
          <parameter>
            <name>pma_cgb_tx_ucontrol_reset</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_cgb_uc_cgb_vreg_boost</name>
            <value>no_voltage_boost</value>
          </parameter>
          <parameter>
            <name>pma_cgb_uc_vcc_setting</name>
            <value>vcc_setting2</value>
          </parameter>
          <parameter>
            <name>pma_cgb_vccdreg_output</name>
            <value>vccdreg_nominal</value>
          </parameter>
          <parameter>
            <name>pma_cgb_vreg_sel_ref</name>
            <value>sel_vccer_4ref</value>
          </parameter>
          <parameter>
            <name>pma_cgb_x1_clock_source_sel</name>
            <value>lcpll_top</value>
          </parameter>
          <parameter>
            <name>pma_cgb_x1_div_m_sel</name>
            <value>divbypass</value>
          </parameter>
          <parameter>
            <name>pma_cgb_xn_clock_source_sel</name>
            <value>sel_cgb_loc</value>
          </parameter>
          <parameter>
            <name>pma_mode</name>
            <value>basic</value>
          </parameter>
          <parameter>
            <name>pma_pcie_gen_switch_rx_path_pcie_gen_switch_en</name>
            <value>bypass_pcie_switch</value>
          </parameter>
          <parameter>
            <name>pma_pcie_gen_switch_rx_pci_switch_dly</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_pcie_gen_switch_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_reset_sequencer_rx_path_rstn_overrideb</name>
            <value>use_sequencer</value>
          </parameter>
          <parameter>
            <name>pma_reset_sequencer_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_reset_sequencer_xrx_path_uc_cal_clk_bypass</name>
            <value>cal_clk_0</value>
          </parameter>
          <parameter>
            <name>pma_reset_sequencer_xrx_path_uc_cal_enable</name>
            <value>rx_cal_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_act_isource_disable</name>
            <value>isrc_dis</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_advanced_mode</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_bodybias_enable</name>
            <value>bodybias_en</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_bodybias_select</name>
            <value>bodybias_sel1</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_bypass_ctle_rf_cal</name>
            <value>use_dprio_rfcal</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_clk_divrx_en</name>
            <value>normal_clk</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_const_gm_en</name>
            <value>cgm_en_2</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_ctle_ac_gain</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_ctle_eq_gain</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_ctle_hires_bypass</name>
            <value>ctle_hires_en</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_ctle_oc_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_ctle_oc_ib_sel</name>
            <value>ib_oc_bw3</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_ctle_oc_sign</name>
            <value>add_i_2_p_eq</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_ctle_rf_cal</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_ctle_tia_isel</name>
            <value>ib_tia_bw3</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_datarate_bps</name>
            <value>25781250000</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_dfe_err_cal_en</name>
            <value>dfe_err_cal_enb</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_dfe_err_sw_togg</name>
            <value>dfe_err_tog_a</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_dfe_h1_cal_en</name>
            <value>dfe_h1_cal_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_dfe_h1_sw_togg</name>
            <value>dfe_h1_tog_neg</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_diag_lp_en</name>
            <value>dlp_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_eq_bw_sel</name>
            <value>eq_bw_3</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_eq_cdgen_sel</name>
            <value>eq_cdgen_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_eq_isel</name>
            <value>eq_isel_1</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_eq_sel</name>
            <value>eq_sel_3</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_link</name>
            <value>link_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_loopback_modes</name>
            <value>lpbk_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_offset_cancellation_coarse</name>
            <value>coarse_setting_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_offset_rx_cal_en</name>
            <value>rx_oc_dis</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pdb_rx</name>
            <value>normal_rx_on</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_analog_mode</name>
            <value>user_custom</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_bti_protected</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_datarate_bps</name>
            <value>25781250000</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_datawidth</name>
            <value>64</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_gt_enabled</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_io_std</name>
            <value>io_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_jtag_hys</name>
            <value>hys_increase_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_jtag_lp</name>
            <value>lp_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_link</name>
            <value>sr</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_pma_rx_divclk_hz</name>
            <value>402832031</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_power_mode</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_power_rail_eht</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_power_rail_er</name>
            <value>1120</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_speed_grade</name>
            <value>e2</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_tile_type</name>
            <value>h</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_uc_cal_clk_bypass</name>
            <value>cal_clk_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_uc_cal_enable</name>
            <value>rx_cal_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_uc_cru_rstb</name>
            <value>cdr_lf_reset_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_uc_pcie_sw</name>
            <value>uc_pcie_gen1</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_rx_path_uc_rx_rstb</name>
            <value>rx_reset_on</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_tx_rx_cvp_mode</name>
            <value>cvp_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_tx_rx_pcie_gen</name>
            <value>non_pcie</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_tx_rx_pcie_gen_bitwidth</name>
            <value>pcie_gen3_32b</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_tx_rx_testmux_select</name>
            <value>setting0</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_tx_rx_uc_odi_eye_left</name>
            <value>uc_odi_eye_left_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_tx_rx_uc_odi_eye_right</name>
            <value>uc_odi_eye_right_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_pm_cr2_tx_rx_uc_rx_cal</name>
            <value>uc_rx_cal_on</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_power_mode</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_power_rail_er</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_powermode_ac_aoc</name>
            <value>aoc_pwr_ac_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_powermode_ac_ctle</name>
            <value>ctle_pwr_ac4</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_powermode_ac_vcm</name>
            <value>vcm_pwr_ac3</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_powermode_ac_vga</name>
            <value>vga_pwr_ac_full</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_powermode_dc_aoc</name>
            <value>powerdown_aoc</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_powermode_dc_ctle</name>
            <value>ctle_pwr_dc1</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_powermode_dc_vcm</name>
            <value>vcm_pwr_dc3</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_powermode_dc_vga</name>
            <value>vga_pwr_dc_full</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_qpi_afe_en</name>
            <value>ctle_mode_en</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_qpi_enable</name>
            <value>non_qpi_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_refclk_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_reserve_rx_channel</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_rx_afe_oc_mode</name>
            <value>normal_op</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_rx_aoc_doc</name>
            <value>lower_dac_l0</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_rx_atb_select</name>
            <value>atb_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_rx_lfeq_enable</name>
            <value>rx_lfeq_enable</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_rx_ltr_load_init</name>
            <value>rx_load_original</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_rx_oc_or_lfeq_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_rx_pin_as_refclk_mode</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_rx_refclk_divider</name>
            <value>bypass_divider</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_rx_vga_oc_en</name>
            <value>vga_cal_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_sel_vcm_ctle</name>
            <value>vocm_eq_fixed</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_sel_vcm_tia</name>
            <value>vocm_tia_fixed</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_term_sel</name>
            <value>r_r4</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_term_sync_bypass</name>
            <value>bypass_termsync</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_term_tri_enable</name>
            <value>disable_tri</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_tia_sel</name>
            <value>tia_sel_1</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_vcm_cal_i</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_vcm_current_add</name>
            <value>vcm_current_3</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_vcm_sel</name>
            <value>vcm_l0</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_vcm_sel_vccref</name>
            <value>6</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_vga_dc_gain</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_vga_halfbw_en</name>
            <value>vga_half_bw_disabled</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_vga_ib_max_en</name>
            <value>vga_ib_max_enable</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_vga_mode</name>
            <value>vga_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_xcdr_deser_xcdr_cdr_d2a_enb</name>
            <value>bti_d2a_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_buf_xrx_path_xcdr_deser_xcdr_loopback_mode</name>
            <value>loopback_disabled</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_bitslip_bypass</name>
            <value>bs_bypass_yes</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_bti_protected</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_clkdiv_source</name>
            <value>vco_bypass_normal</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_clkdivrx_user_mode</name>
            <value>clkdivrx_user_clkdiv_div2</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_datarate_bps</name>
            <value>25781250000</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_deser_aib_dftppm_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_deser_aibck_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_deser_aibck_x1</name>
            <value>normal</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_deser_factor</name>
            <value>deser_64b</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_deser_powerdown</name>
            <value>deser_power_up</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_force_adaptation_outputs</name>
            <value>normal_outputs</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_force_clkdiv_for_testing</name>
            <value>normal_clkdiv</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_odi_adapt_bti_en</name>
            <value>deser_bti_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_pcie_g3_hclk_en</name>
            <value>disable_hclk_div2</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_pm_cr2_tx_rx_pcie_gen</name>
            <value>non_pcie</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_pm_cr2_tx_rx_pcie_gen_bitwidth</name>
            <value>pcie_gen3_32b</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_powermode_ac_deser</name>
            <value>deser_ac_64b_nobs</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_powermode_ac_deser_bs</name>
            <value>deser_ac_bs_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_powermode_dc_deser</name>
            <value>deser_dc_64b_nobs</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_powermode_dc_deser_bs</name>
            <value>powerdown_deser_bs</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_rst_n_adapt_odi</name>
            <value>no_rst_adapt_odi</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_sd_clk</name>
            <value>sd_clk_disabled</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_deser_tdr_mode</name>
            <value>select_bbpd_data</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_adapt_bti_en</name>
            <value>adapt_bti_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_atb_select</name>
            <value>atb_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_bti_protected</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_datarate_bps</name>
            <value>25781250000</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_dfe_bti_en</name>
            <value>dfe_bti_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_dfe_mode</name>
            <value>dfe_tap1_15</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_dft_en</name>
            <value>dft_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_dft_hilospeed_sel</name>
            <value>dft_osc_lospeed_path</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_dft_osc_sel</name>
            <value>dft_osc_even</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_h1edge_bti_en</name>
            <value>h1edge_bti_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_latch_xcouple_disable</name>
            <value>latch_xcouple_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_cdr0e</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_cdr0e_sgn</name>
            <value>oc_sa_cdr0e_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_cdr0o</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_cdr0o_sgn</name>
            <value>oc_sa_cdr0o_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_cdrne</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_cdrne_sgn</name>
            <value>oc_sa_cdrne_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_cdrno</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_cdrno_sgn</name>
            <value>oc_sa_cdrno_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_cdrpe</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_cdrpe_sgn</name>
            <value>oc_sa_cdrpe_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_cdrpo</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_cdrpo_sgn</name>
            <value>oc_sa_cdrpo_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_dne</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_dne_sgn</name>
            <value>oc_sa_dne_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_dno</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_dno_sgn</name>
            <value>oc_sa_dno_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_dpe</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_dpe_sgn</name>
            <value>oc_sa_dpe_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_dpo</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_dpo_sgn</name>
            <value>oc_sa_dpo_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_odie</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_odie_sgn</name>
            <value>oc_sa_odie_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_odio</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_odio_sgn</name>
            <value>oc_sa_odio_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_vrefe</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_vrefe_sgn</name>
            <value>oc_sa_vrefe_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_vrefo</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_oc_sa_vrefo_sgn</name>
            <value>oc_sa_vrefo_sgn_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_odi_bti_en</name>
            <value>odi_bti_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_odi_dlev_sign</name>
            <value>odi_dlev_pos</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_odi_h1_sign</name>
            <value>odi_h1_pos</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_pdb</name>
            <value>dfe_enable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_pdb_edge_pre_h1</name>
            <value>cdr_pre_h1_enable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_pdb_edge_pst_h1</name>
            <value>cdr_pst_h1_enable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_pdb_tap_10t15</name>
            <value>tap10t15_dfe_enable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_pdb_tap_4t9</name>
            <value>tap4t9_dfe_enable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_pdb_tapsum</name>
            <value>tapsum_enable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_power_mode</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_powermode_ac_dfe</name>
            <value>ac_cdr_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_powermode_dc_dfe</name>
            <value>powerdown_dfe</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_sel_oc_en</name>
            <value>off_canc_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_sel_probe_tstmx</name>
            <value>probe_tstmx_none</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap10_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap10_sgn</name>
            <value>tap10_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap11_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap11_sgn</name>
            <value>tap11_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap12_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap12_sgn</name>
            <value>tap12_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap13_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap13_sgn</name>
            <value>tap13_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap14_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap14_sgn</name>
            <value>tap14_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap15_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap15_sgn</name>
            <value>tap15_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap1_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap1_sgn</name>
            <value>tap1_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap2_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap2_sgn</name>
            <value>tap2_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap3_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap3_sgn</name>
            <value>tap3_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap4_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap4_sgn</name>
            <value>tap4_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap5_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap5_sgn</name>
            <value>tap5_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap6_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap6_sgn</name>
            <value>tap6_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap7_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap7_sgn</name>
            <value>tap7_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap8_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap8_sgn</name>
            <value>tap8_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap9_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tap9_sgn</name>
            <value>tap9_sign_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_tapsum_bw_sel</name>
            <value>tapsum_hibw</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_vref_coeff</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_rx_dfe_xrx_path_xcdr_deser_xcdr_cdr_d2a_enb</name>
            <value>bti_d2a_disable</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_datarate_bps</name>
            <value>25781250000</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_enable_cdr_lpbk</name>
            <value>disable_lpbk</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_monitor_bw_sel</name>
            <value>bw_1</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_phase_steps_64_vs_128</name>
            <value>phase_steps_64</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_phase_steps_sel</name>
            <value>step33</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_power_mode</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_step_ctrl_sel</name>
            <value>dprio_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_vert_threshold</name>
            <value>vert_0</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_vreg_voltage_sel</name>
            <value>vreg1</value>
          </parameter>
          <parameter>
            <name>pma_rx_odi_xrx_path_x119_rx_path_rstn_overrideb</name>
            <value>use_sequencer</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_link</name>
            <value>sr</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_power_mode</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_powermode_ac_sd</name>
            <value>ac_off_sd</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_powermode_dc_sd</name>
            <value>powerdown_sd</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_prot_mode</name>
            <value>basic_rx</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_sd_output_off</name>
            <value>clk_divrx_2</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_sd_output_on</name>
            <value>force_sd_output_on</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_sd_pdb</name>
            <value>sd_off</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_sd_threshold</name>
            <value>sdlv_3</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_rx_sd_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_bti_protected</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_calibration_en</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_calibration_resistor_value</name>
            <value>res_setting0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_cdr_cp_calibration_en</name>
            <value>cdr_cp_cal_disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_chgpmp_current_dn_trim</name>
            <value>cp_current_trimming_dn_setting0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_chgpmp_current_up_trim</name>
            <value>cp_current_trimming_up_setting0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_chgpmp_dn_trim_double</name>
            <value>normal_dn_trim_current</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_chgpmp_up_trim_double</name>
            <value>normal_up_trim_current</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_compensation_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_compensation_posttap_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_cpen_ctrl</name>
            <value>cp_l1</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_data_dcc_setting</name>
            <value>ddcc_disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_datarate_bps</name>
            <value>25781250000</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_dcc_finestep_enin</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_dcd_clk_div_ctrl</name>
            <value>dcd_ck_div128</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_dcd_detection_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_dft_sel</name>
            <value>dft_disabled</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_correction_bandwidth</name>
            <value>dcc_bw_2</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_correction_bandwidth_dn</name>
            <value>dcd_bw_dn_2</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_correction_reference1</name>
            <value>dcc_ref1_4</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_correction_reference2</name>
            <value>dcc_ref2_2</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_correction_reset_n</name>
            <value>reset</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_cp_comp_en</name>
            <value>cp_comp_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_detector_cp_cal</name>
            <value>dcd_cp_cal_disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_detector_sa_cal</name>
            <value>dcd_sa_cal_disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_input_polarity</name>
            <value>dcc_input_pos</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_setting</name>
            <value>dcc_t32</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_duty_cycle_setting_aux</name>
            <value>dcc2_t32</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_enable_idle_tx_channel_support</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_idle_ctrl</name>
            <value>id_cpen_on</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_jtag_drv_sel</name>
            <value>drv1</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_jtag_lp</name>
            <value>lp_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_link</name>
            <value>link_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_low_power_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_lst</name>
            <value>atb_disabled</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pcie_gen</name>
            <value>non_pcie</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_analog_mode</name>
            <value>user_custom</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_bonding_mode</name>
            <value>x1_non_bonded</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_calibration_en</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_clock_divider_ratio</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_datarate_bps</name>
            <value>25781250000</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_datawidth</name>
            <value>64</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_gt_enabled</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_link</name>
            <value>sr</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_optimal</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_pma_tx_divclk_hz</name>
            <value>402832031</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_power_mode</name>
            <value>high_perf</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_power_rail_eht</name>
            <value>1800</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_power_rail_et</name>
            <value>1120</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_prot_mode</name>
            <value>basic_tx</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_speed_grade</name>
            <value>e2</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_swing_level</name>
            <value>hv</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_tile_type</name>
            <value>h</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_path_tx_pll_clk_hz</name>
            <value>12890625000</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pm_cr2_tx_rx_mcgb_location_for_pcie</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_power_rail_er</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_powermode_ac_post_tap</name>
            <value>tx_post_tap_ac_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_powermode_ac_pre_tap</name>
            <value>tx_pre_tap_ac_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_powermode_ac_tx_vod_no_jitcomp</name>
            <value>tx_vod_no_jitcomp_ac_l0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_powermode_ac_tx_vod_w_jitcomp</name>
            <value>tx_vod_w_jitcomp_ac_l31</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_powermode_dc_post_tap</name>
            <value>powerdown_tx_post_tap</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_powermode_dc_pre_tap</name>
            <value>powerdown_tx_pre_tap</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_powermode_dc_tx_vod_no_jitcomp</name>
            <value>powerdown_tx_vod_no_jitcomp</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_powermode_dc_tx_vod_w_jitcomp</name>
            <value>tx_vod_w_jitcomp_dc_l31</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pre_emp_sign_1st_post_tap</name>
            <value>fir_post_1t_neg</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pre_emp_sign_pre_tap_1t</name>
            <value>fir_pre_1t_neg</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_prot_mode</name>
            <value>basic_tx</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_res_cal_local</name>
            <value>non_local</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_reserve_tx_channel</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_rx_det</name>
            <value>mode_0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_rx_det_output_sel</name>
            <value>rx_det_pcie_out</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_rx_det_pdb</name>
            <value>rx_det_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_sense_amp_offset_cal_curr_n</name>
            <value>sa_os_cal_in_0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_sense_amp_offset_cal_curr_p</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_ser_powerdown</name>
            <value>normal_ser_on</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_slew_rate_ctrl</name>
            <value>slew_r5</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_swing_level</name>
            <value>hv</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_term_code</name>
            <value>rterm_code0</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_term_n_tune</name>
            <value>rterm_n7</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_term_p_tune</name>
            <value>rterm_p7</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_term_sel</name>
            <value>r_r2</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_tri_driver</name>
            <value>tri_driver_disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_tx_po_status</name>
            <value>tx_on</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_tx_powerdown</name>
            <value>normal_tx_on</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_tx_rst_enable</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_uc_gen3</name>
            <value>gen3_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_uc_gen4</name>
            <value>gen4_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_uc_tx_cal</name>
            <value>uc_tx_cal_on</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_uc_vcc_setting</name>
            <value>vcc_setting2</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_user_fir_coeff_ctrl_sel</name>
            <value>ram_ctl</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_vod_output_swing_ctrl</name>
            <value>31</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_vreg_output</name>
            <value>vccdreg_nominal</value>
          </parameter>
          <parameter>
            <name>pma_tx_buf_xtx_path_xcgb_tx_ucontrol_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_sequencer_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_tx_sequencer_tx_path_rstn_overrideb</name>
            <value>use_sequencer</value>
          </parameter>
          <parameter>
            <name>pma_tx_sequencer_xrx_path_uc_cal_clk_bypass</name>
            <value>cal_clk_0</value>
          </parameter>
          <parameter>
            <name>pma_tx_sequencer_xtx_path_xcgb_tx_ucontrol_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_bonding_mode</name>
            <value>bond_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_bti_protected</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_clk_divtx_deskew</name>
            <value>deskew_delay0</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_control_clks_divtx_aibtx</name>
            <value>no_dft_control_clkdivtx_clkaibtx</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_datarate_bps</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_duty_cycle_correction_mode_ctrl</name>
            <value>dcc_disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_initial_settings</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_pcie_gen</name>
            <value>non_pcie</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_power_rail_er</name>
            <value>1120</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_powermode_ac_ser</name>
            <value>ac_clk_divtx_user_2_jitcomp1p1</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_powermode_dc_ser</name>
            <value>dc_clk_divtx_user_2_jitcomp1p1</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_prot_mode</name>
            <value>basic_tx</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_ser_aibck_enable</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_ser_aibck_x1_override</name>
            <value>normal</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_ser_clk_divtx_user_sel</name>
            <value>divtx_user_2</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_ser_clk_mon</name>
            <value>disable_clk_mon</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_ser_dftppm_clkselect</name>
            <value>aib_dftppm</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_ser_in_jitcomp</name>
            <value>jitcomp_on</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_ser_powerdown</name>
            <value>normal_poweron_ser</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_ser_preset_bti_en</name>
            <value>ser_preset_bti_disable</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_uc_vcc_setting</name>
            <value>vcc_setting2</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_xtx_path_xchnseq_txpath_chnseq_idle_direct_on</name>
            <value>cgb_idle_direct_off</value>
          </parameter>
          <parameter>
            <name>pma_tx_ser_xtx_path_xtx_idle_ctrl</name>
            <value>id_cpen_on</value>
          </parameter>
          <parameter>
            <name>pma_txpath_chnsequencer_pcie_gen</name>
            <value>non_pcie</value>
          </parameter>
          <parameter>
            <name>pma_txpath_chnsequencer_prot_mode</name>
            <value>basic_tx</value>
          </parameter>
          <parameter>
            <name>pma_txpath_chnsequencer_silicon_rev</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>pma_txpath_chnsequencer_sup_mode</name>
            <value>sup_off</value>
          </parameter>
          <parameter>
            <name>pma_txpath_chnsequencer_txpath_chnseq_enable</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>pma_txpath_chnsequencer_txpath_chnseq_idle_direct_on</name>
            <value>cgb_idle_direct_off</value>
          </parameter>
          <parameter>
            <name>pma_txpath_chnsequencer_txpath_chnseq_stage_select</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pma_txpath_chnsequencer_txpath_chnseq_wakeup_bypass</name>
            <value>bypass_off</value>
          </parameter>
          <parameter>
            <name>protocol_mode</name>
            <value>basic_enh</value>
          </parameter>
          <parameter>
            <name>qsf_assignments_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>qsf_assignments_list</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_debug</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_emb_strm_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>rcfg_enable_avmm_busy_port</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_file_prefix</name>
            <value>altera_xcvr_rcfg_10</value>
          </parameter>
          <parameter>
            <name>rcfg_files_as_common_package</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_h_file_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_iface_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_jtag_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>rcfg_mif_file_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_multi_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_param_labels</name>
            <value>rcfg_debug,Enable dynamic reconfiguration,Enable Native PHY Debug Master Endpoint,Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE,Enable avmm_busy port,Enable capability registers,Set user-defined IP identifier,Enable control and status registers,Protocol support mode,Transceiver channel type,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable double rate transfer mode,Enable background calibration,Enable direct reset control,Disable reset sequencer,Disable digital reset sequencer,TX channel bonding mode,PCS TX channel bonding master,PCS reset sequence,PCS TX channel bonding mode,PCS TX bonding compensation counter,TX HSSI AIB bonding mode,TX HSSI AIB compensation counter,TX Core AIB bonding mode,TX Core AIB compensation counter,RX HSSI AIB bonding mode,RX HSSI AIB compensation counter,RX Core AIB bonding mode,RX Core AIB compensation counter,TX HSSI AIB sychronous bonding setting,TX Core AIB sychronous bonding setting,RX HSSI AIB sychronous bonding setting,RX Core AIB sychronous bonding setting,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Number of physical bonding clock ports to use.,Enable QPI mode,Use asynchronous QPI signals,Enable tx_pma_qpipullup port,Enable tx_pma_qpipulldn port,Enable tx_pma_rxfound port,Enable rx_pma_qpipulldn port,Enable tx_pma_txdetectrx port,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable PRBS verifier control and status ports,Enable rx_seriallpbken port,Standard PCS / PMA interface width,Enable 'Standard PCS' low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,PCIe channel HIP mode,PCIe HIP protocol mode,Number of PCIe HIP channels,Enable Ethernet Hard IP Support,Ethernet channel AVMM HIP mode,Ethernet channel Adapter HIP mode,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable 'Enhanced PCS' low latency mode,Enable 'Enhanced PCS' advanced user mode,Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R &amp; FEC),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Enable TX fast pipeline registers,Enable RX fast pipeline registers,Parallel loopback mode,Parallel loopback mode TX clock source selection,Enable PCS reset status ports,TX Core Interface FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_fifo_full port,Enable tx_fifo_empty port,Enable tx_fifo_pfull port,Enable tx_fifo_pempty port,Enable tx_pcs_fifo_full port,Enable tx_pcs_fifo_empty port,Enable tx_dll_lock port,RX PCS-Core Interface FIFO mode (PCS FIFO-Core FIFO),RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_data_valid port,Enable rx_fifo_full port,Enable rx_fifo_empty port,Enable rx_fifo_pfull port,Enable rx_fifo_pempty port,Enable rx_fifo_del port (10GBASE-R),Enable rx_fifo_insert port (10GBASE-R),Enable rx_fifo_rd_en port,Enable rx_fifo_align_clr port (Interlaken),Enable rx_pcs_fifo_full port,Enable rx_pcs_fifo_empty port,Selected tx_clkout clock source,Enable tx_clkout2 port,Selected tx_clkout2 clock source,Enable tx_clkout_hioint port,Enable tx_clkout2_hioint port,TX pma_div_clkout division factor,Selected tx_coreclkin clock network,Selected TX PCS bonding clock network,Selected rx_clkout clock source,Enable rx_clkout2 port,Selected rx_clkout2 clock source,Enable rx_clkout_hioint port,Enable rx_clkout2_hioint port,RX pma_div_clkout division factor,Selected rx_coreclkin clock network,OSC clock division factor,Enable TX FIFO latency adjustment port,Enable RX FIFO latency adjustment port,Enable latency measurement ports,Enable clock delay measurement ports,Selected delay_measurement_clkout clock source,Selected delay_measurement_clkout2 clock source,Enable TX Data Valid Gen manual setting,Generate TX Data Valid by Core AIB FIFO,Enable RX Data Valid Rcv manual setting,Consume RX Data Valid by Core AIB FIFO,Enable prbs soft accumulators,Enable rcfg_tx_digitalreset_release_ctrl port,VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Enable adaptation control ports,TX PMA analog mode rules,RX PMA analog mode rules,Use default TX PMA analog settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Slew Rate Control,On-Chip Termination,High Speed Compensation,RX adaptation mode,RX On-chip Termination,CTLE AC Gain,CTLE EQ Gain,VGA DC Gain</value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals0</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals1</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals2</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals3</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals4</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals5</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals6</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_param_vals7</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_params</name>
            <value>rcfg_debug,rcfg_enable,rcfg_jtag_enable,rcfg_separate_avmm_busy,rcfg_enable_avmm_busy_port,set_capability_reg_enable,set_user_identifier,set_csr_soft_logic_enable,support_mode,channel_type,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_double_rate_transfer,enable_background_cal_gui,enable_direct_reset_control,disable_reset_sequencer,disable_digital_reset_sequencer,bonded_mode,set_pcs_bonding_master,pcs_reset_sequencing_mode,manual_pcs_bonding_mode,manual_pcs_bonding_comp_cnt,manual_tx_hssi_aib_bonding_mode,manual_tx_hssi_aib_bonding_comp_cnt,manual_tx_core_aib_bonding_mode,manual_tx_core_aib_bonding_comp_cnt,manual_rx_hssi_aib_bonding_mode,manual_rx_hssi_aib_bonding_comp_cnt,manual_rx_core_aib_bonding_mode,manual_rx_core_aib_bonding_comp_cnt,manual_tx_hssi_aib_indv,manual_tx_core_aib_indv,manual_rx_hssi_aib_indv,manual_rx_core_aib_indv,tx_pma_clk_div,plls,pll_select,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,number_physical_bonding_clocks,enable_qpi_mode,enable_qpi_async_transfer,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_rxfound,enable_port_rx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_prbs,enable_port_rx_seriallpbken,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,hip_mode,hip_prot_mode,hip_channels,enable_ehip,avmm_ehip_mode,adapter_ehip_mode,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_rx_elecidle,enable_ports_pipe_hclk,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_advanced_user_mode,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_tx_fast_pipeln_reg,enable_rx_fast_pipeln_reg,parallel_loopback_mode,loopback_tx_clk_sel,enable_debug_ports,tx_fifo_mode,tx_fifo_pfull,tx_fifo_pempty,enable_port_tx_fifo_full,enable_port_tx_fifo_empty,enable_port_tx_fifo_pfull,enable_port_tx_fifo_pempty,enable_port_tx_pcs_fifo_full,enable_port_tx_pcs_fifo_empty,enable_port_tx_dll_lock,rx_fifo_mode,rx_fifo_pfull,rx_fifo_pempty,rx_fifo_align_del,rx_fifo_control_del,enable_port_rx_data_valid,enable_port_rx_fifo_full,enable_port_rx_fifo_empty,enable_port_rx_fifo_pfull,enable_port_rx_fifo_pempty,enable_port_rx_fifo_del,enable_port_rx_fifo_insert,enable_port_rx_fifo_rd_en,enable_port_rx_fifo_align_clr,enable_port_rx_pcs_fifo_full,enable_port_rx_pcs_fifo_empty,tx_clkout_sel,enable_port_tx_clkout2,tx_clkout2_sel,enable_port_tx_clkout_hioint,enable_port_tx_clkout2_hioint,tx_pma_div_clkout_divider,tx_coreclkin_clock_network,tx_pcs_bonding_clock_network,rx_clkout_sel,enable_port_rx_clkout2,rx_clkout2_sel,enable_port_rx_clkout_hioint,enable_port_rx_clkout2_hioint,rx_pma_div_clkout_divider,rx_coreclkin_clock_network,osc_clk_divider,enable_port_tx_fifo_latency_adj_ena,enable_port_rx_fifo_latency_adj_ena,enable_port_latency_measurement,enable_port_clock_delay_measurement,delay_measurement_clkout_sel,delay_measurement_clkout2_sel,ovrd_tx_dv_mode,usr_tx_dv_mode,ovrd_rx_dv_mode,usr_rx_dv_mode,set_prbs_soft_logic_enable,enable_rcfg_tx_digitalreset_release_ctrl,anlg_voltage,anlg_link,enable_ports_adaptation,tx_pma_analog_mode,rx_pma_analog_mode,tx_pma_optimal_settings,tx_pma_output_swing_ctrl,tx_pma_pre_emp_sign_pre_tap_1t,tx_pma_pre_emp_switching_ctrl_pre_tap_1t,tx_pma_pre_emp_sign_1st_post_tap,tx_pma_pre_emp_switching_ctrl_1st_post_tap,tx_pma_slew_rate_ctrl,tx_pma_term_sel,tx_pma_compensation_en,rx_pma_adapt_mode,rx_pma_term_sel,rx_ctle_ac_gain,rx_ctle_eq_gain,rx_vga_dc_gain</value>
          </parameter>
          <parameter>
            <name>rcfg_profile_cnt</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data0</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data1</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data2</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data3</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data4</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data5</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data6</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_data7</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_profile_select</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>rcfg_reduced_files_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_param_vals0</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_param_vals1</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_param_vals2</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_param_vals3</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_param_vals4</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_param_vals5</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_param_vals6</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_param_vals7</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_params</name>
            <value>enable_multi_profile,dbg_embedded_debug_enable,dbg_capability_reg_enable,dbg_user_identifier,dbg_stat_soft_logic_enable,dbg_ctrl_soft_logic_enable,l_tx_transfer_clk_hz,l_rx_transfer_clk_hz,enable_background_cal,l_tx_fifo_transfer_mode,l_rx_fifo_transfer_mode,l_num_tx_digitalreset,l_num_rx_digitalreset,l_enable_channel_bonding,l_enable_pma_bonding,l_enable_pcs_bonding,l_tx_hssi_aib_indv,l_tx_core_aib_indv,l_rx_hssi_aib_indv,l_rx_core_aib_indv,display_std_tx_pld_adapt_width,display_std_rx_pld_adapt_width,datapath_select</value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_profile_data0</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_profile_data1</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_profile_data2</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_profile_data3</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_profile_data4</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_profile_data5</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_profile_data6</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_sdc_derived_profile_data7</name>
            <value></value>
          </parameter>
          <parameter>
            <name>rcfg_separate_avmm_busy</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_shared</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_sv_file_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_txt_file_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rcfg_use_clk_reset_only</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>reduced_reset_sim_time</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rx_clkout2_sel</name>
            <value>pma_div_clkout</value>
          </parameter>
          <parameter>
            <name>rx_clkout_sel</name>
            <value>pcs_clkout</value>
          </parameter>
          <parameter>
            <name>rx_coreclkin_clock_network</name>
            <value>dedicated</value>
          </parameter>
          <parameter>
            <name>rx_ctle_ac_gain</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rx_ctle_eq_gain</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rx_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>rx_fifo_align_del</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rx_fifo_control_del</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rx_fifo_mode</name>
            <value>Phase compensation</value>
          </parameter>
          <parameter>
            <name>rx_fifo_pempty</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>rx_fifo_pfull</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>rx_pma_adapt_mode</name>
            <value>ctle_dfe</value>
          </parameter>
          <parameter>
            <name>rx_pma_adapt_start_gui</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rx_pma_analog_mode</name>
            <value>user_custom</value>
          </parameter>
          <parameter>
            <name>rx_pma_div_clkout_divider</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>rx_pma_optimal_settings</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>rx_pma_term_sel</name>
            <value>r_r2</value>
          </parameter>
          <parameter>
            <name>rx_ppm_detect_threshold</name>
            <value>1000</value>
          </parameter>
          <parameter>
            <name>rx_vga_dc_gain</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_capability_reg_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>set_cdr_refclk_freq</name>
            <value>644.531250</value>
          </parameter>
          <parameter>
            <name>set_cdr_refclk_receiver_detect_src</name>
            <value>iqclk</value>
          </parameter>
          <parameter>
            <name>set_csr_soft_logic_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>set_data_rate</name>
            <value>25781.25</value>
          </parameter>
          <parameter>
            <name>set_embedded_debug_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_enable_calibration</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>set_enable_eios_rx_protect</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_hip_cal_en</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_odi_soft_logic_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_pcs_bonding_master</name>
            <value>Auto</value>
          </parameter>
          <parameter>
            <name>set_prbs_soft_logic_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>set_rcfg_emb_strm_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_user_identifier</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>silicon_revision</name>
            <value>14nm5bcr2eb</value>
          </parameter>
          <parameter>
            <name>std_low_latency_bypass_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_pcs_pma_width</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>std_rx_8b10b_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_bitrev_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_byte_deser_mode</name>
            <value>Disabled</value>
          </parameter>
          <parameter>
            <name>std_rx_byterev_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_polinv_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_rmfifo_mode</name>
            <value>disabled</value>
          </parameter>
          <parameter>
            <name>std_rx_rmfifo_pattern_n</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_rmfifo_pattern_p</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_fast_sync_status_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_mode</name>
            <value>bitslip</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_pattern</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_pattern_len</name>
            <value>7</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_renumber</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_rgnumber</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_rknumber</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>std_rx_word_aligner_rvnumber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_tx_8b10b_disp_ctrl_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_tx_8b10b_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_tx_bitrev_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_tx_bitslip_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_tx_byte_ser_mode</name>
            <value>Disabled</value>
          </parameter>
          <parameter>
            <name>std_tx_byterev_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>std_tx_polinv_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>support_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>suppress_design_example_messages</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>tile_type_suffix</name>
            <value></value>
          </parameter>
          <parameter>
            <name>tx_clkout2_sel</name>
            <value>pma_div_clkout</value>
          </parameter>
          <parameter>
            <name>tx_clkout_sel</name>
            <value>pcs_clkout</value>
          </parameter>
          <parameter>
            <name>tx_coreclkin_clock_network</name>
            <value>dedicated</value>
          </parameter>
          <parameter>
            <name>tx_enable</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>tx_fifo_mode</name>
            <value>Phase compensation</value>
          </parameter>
          <parameter>
            <name>tx_fifo_pempty</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>tx_fifo_pfull</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>tx_output_swing_message</name>
            <value></value>
          </parameter>
          <parameter>
            <name>tx_pcs_bonding_clock_network</name>
            <value>dedicated</value>
          </parameter>
          <parameter>
            <name>tx_pll_refclk</name>
            <value>125.0</value>
          </parameter>
          <parameter>
            <name>tx_pll_type</name>
            <value>ATX</value>
          </parameter>
          <parameter>
            <name>tx_pma_analog_mode</name>
            <value>user_custom</value>
          </parameter>
          <parameter>
            <name>tx_pma_clk_div</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>tx_pma_compensation_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>tx_pma_div_clkout_divider</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>tx_pma_optimal_settings</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>tx_pma_output_swing_ctrl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>tx_pma_pre_emp_sign_1st_post_tap</name>
            <value>negative</value>
          </parameter>
          <parameter>
            <name>tx_pma_pre_emp_sign_pre_tap_1t</name>
            <value>negative</value>
          </parameter>
          <parameter>
            <name>tx_pma_pre_emp_switching_ctrl_1st_post_tap</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>tx_pma_pre_emp_switching_ctrl_pre_tap_1t</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>tx_pma_slew_rate_ctrl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>tx_pma_term_sel</name>
            <value>r_r1</value>
          </parameter>
          <parameter>
            <name>use_rx_clkout2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>use_tx_clkout2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>usr_rx_dv_mode</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>usr_tx_dv_mode</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>validation_rule_select</name>
            <value></value>
          </parameter>
          <parameter>
            <name>xcvr_speedgrade</name>
            <value>e2</value>
          </parameter>
          <parameter>
            <name>xcvr_speedgrade_no_temp</name>
            <value>2</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_xcvr_native_s10_htile</className>
        <version>19.3.0</version>
        <name>qsfp_xcvr_test_xcvr_native_s10_htile_1</name>
        <uniqueName>qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y</uniqueName>
        <nonce>0</nonce>
        <incidentConnections></incidentConnections>
        <path>qsfp_xcvr_test_xcvr_native_s10_htile_1.qsfp_xcvr_test_xcvr_native_s10_htile_1</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>