Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,111
design__inferred_latch__count,0
design__instance__count,66870
design__instance__area,373651
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,592
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2836
design__max_cap_violation__count__corner:nom_tt_025C_1v80,163
power__internal__total,0.014788287691771984
power__switching__total,0.023409366607666016
power__leakage__total,3.049962629120273E-7
power__total,0.03819796070456505
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5853530048575589
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.6135286896625688
timing__hold__ws__corner:nom_tt_025C_1v80,0.20214341883642184
timing__setup__ws__corner:nom_tt_025C_1v80,11.883127707070756
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.202143
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,24.825605
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,4348
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2836
design__max_cap_violation__count__corner:nom_ss_100C_1v60,167
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.730658887407728
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7466454332806458
timing__hold__ws__corner:nom_ss_100C_1v60,0.8139320559032835
timing__setup__ws__corner:nom_ss_100C_1v60,-6.311531032011173
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-18.49244365534724
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-6.311531032011173
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.813932
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,3
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,11.363579
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,218
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2836
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,162
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.5084818265922625
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.5370825047831185
timing__hold__ws__corner:nom_ff_n40C_1v95,-0.00007049916405754997
timing__setup__ws__corner:nom_ff_n40C_1v95,19.172649788241607
timing__hold__tns__corner:nom_ff_n40C_1v95,-0.00007049916405754997
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,-0.00007049916405754997
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,1
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,-0.000070
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,1
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,30.243059
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,5332
design__max_fanout_violation__count,2836
design__max_cap_violation__count,213
clock__skew__worst_hold,-0.46632410364198684
clock__skew__worst_setup,0.47854188632892425
timing__hold__ws,-0.032299164257390114
timing__setup__ws,-7.92015009327539
timing__hold__tns,-0.032299164257390114
timing__setup__tns,-23.413414092438725
timing__hold__wns,-0.032299164257390114
timing__setup__wns,-7.92015009327539
timing__hold_vio__count,2
timing__hold_r2r__ws,-0.032299
timing__hold_r2r_vio__count,2
timing__setup_vio__count,9
timing__setup_r2r__ws,10.121390
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 800.0
design__core__bbox,5.52 10.88 794.42 788.8
design__io,107
design__die__area,640000
design__core__area,613701
design__instance__count__stdcell,66870
design__instance__area__stdcell,373651
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.608848
design__instance__utilization__stdcell,0.608848
design__instance__count__class:buffer,6
design__instance__count__class:inverter,3465
design__instance__count__class:sequential_cell,3355
design__instance__count__class:multi_input_combinational_cell,17338
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,38595
design__instance__count__class:tap_cell,8784
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,105
design__io__hpwl,6870782
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.27299E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,4049
design__instance__count__class:clock_buffer,450
design__instance__count__class:clock_inverter,252
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1293
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
design__instance__count__class:antenna_cell,29171
antenna_diodes_count,25
route__net,28622
route__net__special,2
route__drc_errors__iter:1,36437
route__wirelength__iter:1,1737855
route__drc_errors__iter:2,21769
route__wirelength__iter:2,1725307
route__drc_errors__iter:3,20381
route__wirelength__iter:3,1721641
route__drc_errors__iter:4,6055
route__wirelength__iter:4,1719410
route__drc_errors__iter:5,1852
route__wirelength__iter:5,1719395
route__drc_errors__iter:6,836
route__wirelength__iter:6,1719382
route__drc_errors__iter:7,489
route__wirelength__iter:7,1719234
route__drc_errors__iter:8,336
route__wirelength__iter:8,1719284
route__drc_errors__iter:9,234
route__wirelength__iter:9,1719165
route__drc_errors__iter:10,138
route__wirelength__iter:10,1719117
route__drc_errors__iter:11,17
route__wirelength__iter:11,1719102
route__drc_errors__iter:12,0
route__wirelength__iter:12,1719120
route__drc_errors,0
route__wirelength,1719120
route__vias,306560
route__vias__singlecut,306560
route__vias__multicut,0
design__disconnected_pin__count,27
design__critical_disconnected_pin__count,0
route__wirelength__max,2806.86
timing__unannotated_net__count__corner:nom_tt_025C_1v80,456
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,456
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,456
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,442
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2836
design__max_cap_violation__count__corner:min_tt_025C_1v80,108
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5361513607060308
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5464574503127998
timing__hold__ws__corner:min_tt_025C_1v80,0.24206370926189152
timing__setup__ws__corner:min_tt_025C_1v80,12.884774500929757
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.242064
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,25.631151
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,456
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,3177
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2836
design__max_cap_violation__count__corner:min_ss_100C_1v60,115
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6811709167300511
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.705944656046791
timing__hold__ws__corner:min_ss_100C_1v60,0.8412244472449204
timing__setup__ws__corner:min_ss_100C_1v60,-4.593356935935356
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-13.159774087371668
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-4.593356935935356
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.841224
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,3
timing__setup_r2r__ws__corner:min_ss_100C_1v60,12.713816
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,456
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,123
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2836
design__max_cap_violation__count__corner:min_ff_n40C_1v95,108
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.46632410364198684
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.47854188632892425
timing__hold__ws__corner:min_ff_n40C_1v95,0.02980094033672399
timing__setup__ws__corner:min_ff_n40C_1v95,19.804599409872036
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.029801
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,30.734179
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,456
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,844
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2836
design__max_cap_violation__count__corner:max_tt_025C_1v80,202
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.638807247402883
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.705433065262575
timing__hold__ws__corner:max_tt_025C_1v80,0.1643027982394971
timing__setup__ws__corner:max_tt_025C_1v80,10.9354963735119
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.164303
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,24.095602
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,456
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,5332
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2836
design__max_cap_violation__count__corner:max_ss_100C_1v60,213
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7965326401692691
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.853607209077983
timing__hold__ws__corner:max_ss_100C_1v60,0.776330133263404
timing__setup__ws__corner:max_ss_100C_1v60,-7.92015009327539
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-23.413414092438725
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-7.92015009327539
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.776330
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,3
timing__setup_r2r__ws__corner:max_ss_100C_1v60,10.121390
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,456
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,326
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2836
design__max_cap_violation__count__corner:max_ff_n40C_1v95,198
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.5601635980286436
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.6146036076254117
timing__hold__ws__corner:max_ff_n40C_1v95,-0.032299164257390114
timing__setup__ws__corner:max_ff_n40C_1v95,18.552260697248943
timing__hold__tns__corner:max_ff_n40C_1v95,-0.032299164257390114
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,-0.032299164257390114
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,1
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,-0.032299
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,1
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,29.784946
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,456
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,456
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79877
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79987
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.00123079
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0010837
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.000125828
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0010837
design_powergrid__voltage__worst,0.0010837
design_powergrid__voltage__worst__net:vccd1,1.79877
design_powergrid__drop__worst,0.00123079
design_powergrid__drop__worst__net:vccd1,0.00123079
design_powergrid__voltage__worst__net:vssd1,0.0010837
design_powergrid__drop__worst__net:vssd1,0.0010837
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0001269999999999999970058672804640309550450183451175689697265625
ir__drop__worst,0.00122999999999999997356281422611345988116227090358734130859375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
