{"timestamp": "2025-08-03T12:01:08.104263", "file_path": "designs/simple_8bit_adder.v", "filename": "simple_8bit_adder.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 837}
