L 1 "..\source\lcd_func.c"
N#include "lcd_func.h"
L 1 "..\include\lcd_func.h" 1
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __LCD_FUNC_H
N#define __LCD_FUNC_H
N
N/* Includes ------------------------------------------------------------------*/
N
N#include "stm32f10x_lib.h"
L 1 "..\include\stm32f10x_lib.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_lib.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file includes the peripherals header files in the
N*                      user application.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_LIB_H
N#define __STM32F10x_LIB_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
L 1 "..\include\stm32f10x_map.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_map.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the peripheral register's definitions,
N*                      bits definitions and memory mapping.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_MAP_H
N#define __STM32F10x_MAP_H
N
N#ifndef EXT
N  #define EXT extern
N#endif /* EXT */
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_conf.h"
L 1 "..\include\stm32f10x_conf.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_conf.h
N* Author             : MCD Application Team
N* Version            : V1.0.1
N* Date               : 09/26/2008
N* Description        : Library configuration file.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_CONF_H
N#define __STM32F10x_CONF_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_type.h"
L 1 "..\include\stm32f10x_type.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_type.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the common data types used for the
N*                      STM32F10x firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_TYPE_H
N#define __STM32F10x_TYPE_H
N
N/* Includes ------------------------------------------------------------------*/
N/* Exported types ------------------------------------------------------------*/
Ntypedef signed long  s32;
Ntypedef signed short s16;
Ntypedef signed char  s8;
N
Ntypedef signed long  const sc32;  /* Read Only */
Ntypedef signed short const sc16;  /* Read Only */
Ntypedef signed char  const sc8;   /* Read Only */
N
Ntypedef volatile signed long  vs32;
Ntypedef volatile signed short vs16;
Ntypedef volatile signed char  vs8;
N
Ntypedef volatile signed long  const vsc32;  /* Read Only */
Ntypedef volatile signed short const vsc16;  /* Read Only */
Ntypedef volatile signed char  const vsc8;   /* Read Only */
N
Ntypedef unsigned long  u32;
Ntypedef unsigned short u16;
Ntypedef unsigned char  u8;
N
Ntypedef unsigned long  const uc32;  /* Read Only */
Ntypedef unsigned short const uc16;  /* Read Only */
Ntypedef unsigned char  const uc8;   /* Read Only */
N
Ntypedef volatile unsigned long  vu32;
Ntypedef volatile unsigned short vu16;
Ntypedef volatile unsigned char  vu8;
N
Ntypedef volatile unsigned long  const vuc32;  /* Read Only */
Ntypedef volatile unsigned short const vuc16;  /* Read Only */
Ntypedef volatile unsigned char  const vuc8;   /* Read Only */
N
Ntypedef enum {FALSE = 0, TRUE = !FALSE} bool;
N
Ntypedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;
N
Ntypedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
N#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
N
Ntypedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
N
N#define U8_MAX     ((u8)255)
N#define S8_MAX     ((s8)127)
N#define S8_MIN     ((s8)-128)
N#define U16_MAX    ((u16)65535u)
N#define S16_MAX    ((s16)32767)
N#define S16_MIN    ((s16)-32768)
N#define U32_MAX    ((u32)4294967295uL)
N#define S32_MAX    ((s32)2147483647)
N#define S32_MIN    ((s32)-2147483648)
N
N/* Exported constants --------------------------------------------------------*/
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
N
N#endif /* __STM32F10x_TYPE_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 22 "..\include\stm32f10x_conf.h" 2
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/* Uncomment the line below to compile the library in DEBUG mode, this will expanse
N   the "assert_param" macro in the firmware library code (see "Exported macro"
N   section below) */
N/* #define DEBUG    1*/
N
N/* Comment the line below to disable the specific peripheral inclusion */
N/************************************* ADC ************************************/
N#define _ADC
N#define _ADC1
N#define _ADC2
N#define _ADC3
N
N/************************************* BKP ************************************/
N#define _BKP
N
N/************************************* CAN ************************************/
N#define _CAN
N
N/************************************* CRC ************************************/
N#define _CRC
N
N/************************************* DAC ************************************/
N#define _DAC
N
N/************************************* DBGMCU *********************************/
N#define _DBGMCU
N
N/************************************* DMA ************************************/
N#define _DMA
N#define _DMA1_Channel1
N#define _DMA1_Channel2
N#define _DMA1_Channel3
N#define _DMA1_Channel4
N#define _DMA1_Channel5
N#define _DMA1_Channel6
N#define _DMA1_Channel7
N#define _DMA2_Channel1
N#define _DMA2_Channel2
N#define _DMA2_Channel3
N#define _DMA2_Channel4
N#define _DMA2_Channel5
N
N/************************************* EXTI ***********************************/
N#define _EXTI
N
N/************************************* FLASH and Option Bytes *****************/
N#define _FLASH
N/* Uncomment the line below to enable FLASH program/erase/protections functions,
N   otherwise only FLASH configuration (latency, prefetch, half cycle) functions
N   are enabled */
N/* #define _FLASH_PROG */
N
N/************************************* FSMC ***********************************/
N#define _FSMC
N
N/************************************* GPIO ***********************************/
N#define _GPIO
N#define _GPIOA
N#define _GPIOB
N#define _GPIOC
N#define _GPIOD
N#define _GPIOE
N#define _GPIOF
N#define _GPIOG
N#define _AFIO
N
N/************************************* I2C ************************************/
N#define _I2C
N#define _I2C1
N#define _I2C2
N
N/************************************* IWDG ***********************************/
N#define _IWDG
N
N/************************************* NVIC ***********************************/
N#define _NVIC
N
N/************************************* PWR ************************************/
N#define _PWR
N
N/************************************* RCC ************************************/
N#define _RCC
N
N/************************************* RTC ************************************/
N#define _RTC
N
N/************************************* SDIO ***********************************/
N#define _SDIO
N
N/************************************* SPI ************************************/
N#define _SPI
N#define _SPI1
N#define _SPI2
N#define _SPI3
N
N/************************************* SysTick ********************************/
N#define _SysTick
N
N/************************************* TIM ************************************/
N#define _TIM
N#define _TIM1
N#define _TIM2
N#define _TIM3
N#define _TIM4
N#define _TIM5
N#define _TIM6
N#define _TIM7
N#define _TIM8
N
N/************************************* USART **********************************/
N#define _USART
N#define _USART1
N#define _USART2
N#define _USART3
N#define _UART4
N#define _UART5
N
N/************************************* WWDG ***********************************/
N#define _WWDG
N
N/* In the following line adjust the value of External High Speed oscillator (HSE)
N   used in your application */
N#define HSE_Value    ((u32)8000000) /* Value of the External oscillator in Hz*/
N
N/* Exported macro ------------------------------------------------------------*/
N#ifdef  DEBUG
S/*******************************************************************************
S* Macro Name     : assert_param
S* Description    : The assert_param macro is used for function's parameters check.
S*                  It is used only if the library is compiled in DEBUG mode.
S* Input          : - expr: If expr is false, it calls assert_failed function
S*                    which reports the name of the source file and the source
S*                    line number of the call that failed.
S*                    If expr is true, it returns no value.
S* Return         : None
S*******************************************************************************/
S#define assert_param(expr) ((expr) ? (void)0 : assert_failed((u8 *)__FILE__, __LINE__))
S/* Exported functions ------------------------------------------------------- */
Svoid assert_failed(u8* file, u32 line);
N#else
N#define assert_param(expr) ((void)0)
N#endif /* DEBUG */
N
N#endif /* __STM32F10x_CONF_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 27 "..\include\stm32f10x_map.h" 2
N#include "stm32f10x_type.h"
N#include "cortexm3_macro.h"
L 1 "..\include\cortexm3_macro.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : cortexm3_macro.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : Header file for cortexm3_macro.s.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __CORTEXM3_MACRO_H
N#define __CORTEXM3_MACRO_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_type.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid __WFI(void);
Nvoid __WFE(void);
Nvoid __SEV(void);
Nvoid __ISB(void);
Nvoid __DSB(void);
Nvoid __DMB(void);
Nvoid __SVC(void);
Nu32 __MRS_CONTROL(void);
Nvoid __MSR_CONTROL(u32 Control);
Nu32 __MRS_PSP(void);
Nvoid __MSR_PSP(u32 TopOfProcessStack);
Nu32 __MRS_MSP(void);
Nvoid __MSR_MSP(u32 TopOfMainStack);
Nvoid __RESETPRIMASK(void);
Nvoid __SETPRIMASK(void);
Nu32 __READ_PRIMASK(void);
Nvoid __RESETFAULTMASK(void);
Nvoid __SETFAULTMASK(void);
Nu32 __READ_FAULTMASK(void);
Nvoid __BASEPRICONFIG(u32 NewPriority);
Nu32 __GetBASEPRI(void);
Nu16 __REV_HalfWord(u16 Data);
Nu32 __REV_Word(u32 Data);
N
N#endif /* __CORTEXM3_MACRO_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 29 "..\include\stm32f10x_map.h" 2
N
N/* Exported types ------------------------------------------------------------*/
N/******************************************************************************/
N/*                         Peripheral registers structures                    */
N/******************************************************************************/
N
N/*------------------------ Analog to Digital Converter -----------------------*/
Ntypedef struct
N{
N  vu32 SR;
N  vu32 CR1;
N  vu32 CR2;
N  vu32 SMPR1;
N  vu32 SMPR2;
N  vu32 JOFR1;
N  vu32 JOFR2;
N  vu32 JOFR3;
N  vu32 JOFR4;
N  vu32 HTR;
N  vu32 LTR;
N  vu32 SQR1;
N  vu32 SQR2;
N  vu32 SQR3;
N  vu32 JSQR;
N  vu32 JDR1;
N  vu32 JDR2;
N  vu32 JDR3;
N  vu32 JDR4;
N  vu32 DR;
N} ADC_TypeDef;
N
N/*------------------------ Backup Registers ----------------------------------*/
Ntypedef struct
N{
N  u32  RESERVED0;
N  vu16 DR1;
N  u16  RESERVED1;
N  vu16 DR2;
N  u16  RESERVED2;
N  vu16 DR3;
N  u16  RESERVED3;
N  vu16 DR4;
N  u16  RESERVED4;
N  vu16 DR5;
N  u16  RESERVED5;
N  vu16 DR6;
N  u16  RESERVED6;
N  vu16 DR7;
N  u16  RESERVED7;
N  vu16 DR8;
N  u16  RESERVED8;
N  vu16 DR9;
N  u16  RESERVED9;
N  vu16 DR10;
N  u16  RESERVED10; 
N  vu16 RTCCR;
N  u16  RESERVED11;
N  vu16 CR;
N  u16  RESERVED12;
N  vu16 CSR;
N  u16  RESERVED13[5];
N  vu16 DR11;
N  u16  RESERVED14;
N  vu16 DR12;
N  u16  RESERVED15;
N  vu16 DR13;
N  u16  RESERVED16;
N  vu16 DR14;
N  u16  RESERVED17;
N  vu16 DR15;
N  u16  RESERVED18;
N  vu16 DR16;
N  u16  RESERVED19;
N  vu16 DR17;
N  u16  RESERVED20;
N  vu16 DR18;
N  u16  RESERVED21;
N  vu16 DR19;
N  u16  RESERVED22;
N  vu16 DR20;
N  u16  RESERVED23;
N  vu16 DR21;
N  u16  RESERVED24;
N  vu16 DR22;
N  u16  RESERVED25;
N  vu16 DR23;
N  u16  RESERVED26;
N  vu16 DR24;
N  u16  RESERVED27;
N  vu16 DR25;
N  u16  RESERVED28;
N  vu16 DR26;
N  u16  RESERVED29;
N  vu16 DR27;
N  u16  RESERVED30;
N  vu16 DR28;
N  u16  RESERVED31;
N  vu16 DR29;
N  u16  RESERVED32;
N  vu16 DR30;
N  u16  RESERVED33; 
N  vu16 DR31;
N  u16  RESERVED34;
N  vu16 DR32;
N  u16  RESERVED35;
N  vu16 DR33;
N  u16  RESERVED36;
N  vu16 DR34;
N  u16  RESERVED37;
N  vu16 DR35;
N  u16  RESERVED38;
N  vu16 DR36;
N  u16  RESERVED39;
N  vu16 DR37;
N  u16  RESERVED40;
N  vu16 DR38;
N  u16  RESERVED41;
N  vu16 DR39;
N  u16  RESERVED42;
N  vu16 DR40;
N  u16  RESERVED43;
N  vu16 DR41;
N  u16  RESERVED44;
N  vu16 DR42;
N  u16  RESERVED45;    
N} BKP_TypeDef;
N
N/*------------------------ Controller Area Network ---------------------------*/
Ntypedef struct
N{
N  vu32 TIR;
N  vu32 TDTR;
N  vu32 TDLR;
N  vu32 TDHR;
N} CAN_TxMailBox_TypeDef;
N
Ntypedef struct
N{
N  vu32 RIR;
N  vu32 RDTR;
N  vu32 RDLR;
N  vu32 RDHR;
N} CAN_FIFOMailBox_TypeDef;
N
Ntypedef struct
N{
N  vu32 FR1;
N  vu32 FR2;
N} CAN_FilterRegister_TypeDef;
N
Ntypedef struct
N{
N  vu32 MCR;
N  vu32 MSR;
N  vu32 TSR;
N  vu32 RF0R;
N  vu32 RF1R;
N  vu32 IER;
N  vu32 ESR;
N  vu32 BTR;
N  u32  RESERVED0[88];
N  CAN_TxMailBox_TypeDef sTxMailBox[3];
N  CAN_FIFOMailBox_TypeDef sFIFOMailBox[2];
N  u32  RESERVED1[12];
N  vu32 FMR;
N  vu32 FM1R;
N  u32  RESERVED2;
N  vu32 FS1R;
N  u32  RESERVED3;
N  vu32 FFA1R;
N  u32  RESERVED4;
N  vu32 FA1R;
N  u32  RESERVED5[8];
N  CAN_FilterRegister_TypeDef sFilterRegister[14];
N} CAN_TypeDef;
N
N/*------------------------ CRC calculation unit ------------------------------*/
Ntypedef struct
N{
N  vu32 DR;
N  vu8  IDR;
N  u8   RESERVED0;
N  u16  RESERVED1;
N  vu32 CR;
N} CRC_TypeDef;
N
N
N/*------------------------ Digital to Analog Converter -----------------------*/
Ntypedef struct
N{
N  vu32 CR;
N  vu32 SWTRIGR;
N  vu32 DHR12R1;
N  vu32 DHR12L1;
N  vu32 DHR8R1;
N  vu32 DHR12R2;
N  vu32 DHR12L2;
N  vu32 DHR8R2;
N  vu32 DHR12RD;
N  vu32 DHR12LD;
N  vu32 DHR8RD;
N  vu32 DOR1;
N  vu32 DOR2;
N} DAC_TypeDef;
N
N/*------------------------ Debug MCU -----------------------------------------*/
Ntypedef struct
N{
N  vu32 IDCODE;
N  vu32 CR;	
N}DBGMCU_TypeDef;
N
N/*------------------------ DMA Controller ------------------------------------*/
Ntypedef struct
N{
N  vu32 CCR;
N  vu32 CNDTR;
N  vu32 CPAR;
N  vu32 CMAR;
N} DMA_Channel_TypeDef;
N
Ntypedef struct
N{
N  vu32 ISR;
N  vu32 IFCR;
N} DMA_TypeDef;
N
N/*------------------------ External Interrupt/Event Controller ---------------*/
Ntypedef struct
N{
N  vu32 IMR;
N  vu32 EMR;
N  vu32 RTSR;
N  vu32 FTSR;
N  vu32 SWIER;
N  vu32 PR;
N} EXTI_TypeDef;
N
N/*------------------------ FLASH and Option Bytes Registers ------------------*/
Ntypedef struct
N{
N  vu32 ACR;
N  vu32 KEYR;
N  vu32 OPTKEYR;
N  vu32 SR;
N  vu32 CR;
N  vu32 AR;
N  vu32 RESERVED;
N  vu32 OBR;
N  vu32 WRPR;
N} FLASH_TypeDef;
N
Ntypedef struct
N{
N  vu16 RDP;
N  vu16 USER;
N  vu16 Data0;
N  vu16 Data1;
N  vu16 WRP0;
N  vu16 WRP1;
N  vu16 WRP2;
N  vu16 WRP3;
N} OB_TypeDef;
N
N/*------------------------ Flexible Static Memory Controller -----------------*/
Ntypedef struct
N{
N  vu32 BTCR[8];   
N} FSMC_Bank1_TypeDef; 
N
Ntypedef struct
N{
N  vu32 BWTR[7];
N} FSMC_Bank1E_TypeDef;
N
Ntypedef struct
N{
N  vu32 PCR2;
N  vu32 SR2;
N  vu32 PMEM2;
N  vu32 PATT2;
N  u32  RESERVED0;   
N  vu32 ECCR2; 
N} FSMC_Bank2_TypeDef;  
N
Ntypedef struct
N{
N  vu32 PCR3;
N  vu32 SR3;
N  vu32 PMEM3;
N  vu32 PATT3;
N  u32  RESERVED0;   
N  vu32 ECCR3; 
N} FSMC_Bank3_TypeDef; 
N
Ntypedef struct
N{
N  vu32 PCR4;
N  vu32 SR4;
N  vu32 PMEM4;
N  vu32 PATT4;
N  vu32 PIO4; 
N} FSMC_Bank4_TypeDef; 
N
N/*------------------------ General Purpose and Alternate Function IO ---------*/
Ntypedef struct
N{
N  vu32 CRL;
N  vu32 CRH;
N  vu32 IDR;
N  vu32 ODR;
N  vu32 BSRR;
N  vu32 BRR;
N  vu32 LCKR;
N} GPIO_TypeDef;
N
Ntypedef struct
N{
N  vu32 EVCR;
N  vu32 MAPR;
N  vu32 EXTICR[4];
N} AFIO_TypeDef;
N
N/*------------------------ Inter-integrated Circuit Interface ----------------*/
Ntypedef struct
N{
N  vu16 CR1;
N  u16  RESERVED0;
N  vu16 CR2;
N  u16  RESERVED1;
N  vu16 OAR1;
N  u16  RESERVED2;
N  vu16 OAR2;
N  u16  RESERVED3;
N  vu16 DR;
N  u16  RESERVED4;
N  vu16 SR1;
N  u16  RESERVED5;
N  vu16 SR2;
N  u16  RESERVED6;
N  vu16 CCR;
N  u16  RESERVED7;
N  vu16 TRISE;
N  u16  RESERVED8;
N} I2C_TypeDef;
N
N/*------------------------ Independent WATCHDOG ------------------------------*/
Ntypedef struct
N{
N  vu32 KR;
N  vu32 PR;
N  vu32 RLR;
N  vu32 SR;
N} IWDG_TypeDef;
N
N/*------------------------ Nested Vectored Interrupt Controller --------------*/
Ntypedef struct
N{
N  vu32 ISER[2];
N  u32  RESERVED0[30];
N  vu32 ICER[2];
N  u32  RSERVED1[30];
N  vu32 ISPR[2];
N  u32  RESERVED2[30];
N  vu32 ICPR[2];
N  u32  RESERVED3[30];
N  vu32 IABR[2];
N  u32  RESERVED4[62];
N  vu32 IPR[15];
N} NVIC_TypeDef;
N
Ntypedef struct
N{
N  vuc32 CPUID;
N  vu32 ICSR;
N  vu32 VTOR;
N  vu32 AIRCR;
N  vu32 SCR;
N  vu32 CCR;
N  vu32 SHPR[3];
N  vu32 SHCSR;
N  vu32 CFSR;
N  vu32 HFSR;
N  vu32 DFSR;
N  vu32 MMFAR;
N  vu32 BFAR;
N  vu32 AFSR;
N} SCB_TypeDef;
N
N/*------------------------ Power Control -------------------------------------*/
Ntypedef struct
N{
N  vu32 CR;
N  vu32 CSR;
N} PWR_TypeDef;
N
N/*------------------------ Reset and Clock Control ---------------------------*/
Ntypedef struct
N{
N  vu32 CR;
N  vu32 CFGR;
N  vu32 CIR;
N  vu32 APB2RSTR;
N  vu32 APB1RSTR;
N  vu32 AHBENR;
N  vu32 APB2ENR;
N  vu32 APB1ENR;
N  vu32 BDCR;
N  vu32 CSR;
N} RCC_TypeDef;
N
N/*------------------------ Real-Time Clock -----------------------------------*/
Ntypedef struct
N{
N  vu16 CRH;
N  u16  RESERVED0;
N  vu16 CRL;
N  u16  RESERVED1;
N  vu16 PRLH;
N  u16  RESERVED2;
N  vu16 PRLL;
N  u16  RESERVED3;
N  vu16 DIVH;
N  u16  RESERVED4;
N  vu16 DIVL;
N  u16  RESERVED5;
N  vu16 CNTH;
N  u16  RESERVED6;
N  vu16 CNTL;
N  u16  RESERVED7;
N  vu16 ALRH;
N  u16  RESERVED8;
N  vu16 ALRL;
N  u16  RESERVED9;
N} RTC_TypeDef;
N
N/*------------------------ SD host Interface ---------------------------------*/
Ntypedef struct
N{
N  vu32 POWER;
N  vu32 CLKCR;
N  vu32 ARG;
N  vu32 CMD;
N  vuc32 RESPCMD;
N  vuc32 RESP1;
N  vuc32 RESP2;
N  vuc32 RESP3;
N  vuc32 RESP4;
N  vu32 DTIMER;
N  vu32 DLEN;
N  vu32 DCTRL;
N  vuc32 DCOUNT;
N  vuc32 STA;
N  vu32 ICR;
N  vu32 MASK;
N  u32  RESERVED0[2];
N  vuc32 FIFOCNT;
N  u32  RESERVED1[13];
N  vu32 FIFO;
N} SDIO_TypeDef;
N
N/*------------------------ Serial Peripheral Interface -----------------------*/
Ntypedef struct
N{
N  vu16 CR1;
N  u16  RESERVED0;
N  vu16 CR2;
N  u16  RESERVED1;
N  vu16 SR;
N  u16  RESERVED2;
N  vu16 DR;
N  u16  RESERVED3;
N  vu16 CRCPR;
N  u16  RESERVED4;
N  vu16 RXCRCR;
N  u16  RESERVED5;
N  vu16 TXCRCR;
N  u16  RESERVED6;
N  vu16 I2SCFGR;
N  u16  RESERVED7;
N  vu16 I2SPR;
N  u16  RESERVED8;  
N} SPI_TypeDef;
N
N/*------------------------ SystemTick ----------------------------------------*/
Ntypedef struct
N{
N  vu32 CTRL;
N  vu32 LOAD;
N  vu32 VAL;
N  vuc32 CALIB;
N} SysTick_TypeDef;
N
N/*------------------------ TIM -----------------------------------------------*/
Ntypedef struct
N{
N  vu16 CR1;
N  u16  RESERVED0;
N  vu16 CR2;
N  u16  RESERVED1;
N  vu16 SMCR;
N  u16  RESERVED2;
N  vu16 DIER;
N  u16  RESERVED3;
N  vu16 SR;
N  u16  RESERVED4;
N  vu16 EGR;
N  u16  RESERVED5;
N  vu16 CCMR1;
N  u16  RESERVED6;
N  vu16 CCMR2;
N  u16  RESERVED7;
N  vu16 CCER;
N  u16  RESERVED8;
N  vu16 CNT;
N  u16  RESERVED9;
N  vu16 PSC;
N  u16  RESERVED10;
N  vu16 ARR;
N  u16  RESERVED11;
N  vu16 RCR;
N  u16  RESERVED12;
N  vu16 CCR1;
N  u16  RESERVED13;
N  vu16 CCR2;
N  u16  RESERVED14;
N  vu16 CCR3;
N  u16  RESERVED15;
N  vu16 CCR4;
N  u16  RESERVED16;
N  vu16 BDTR;
N  u16  RESERVED17;
N  vu16 DCR;
N  u16  RESERVED18;
N  vu16 DMAR;
N  u16  RESERVED19;
N} TIM_TypeDef;
N
N/*----------------- Universal Synchronous Asynchronous Receiver Transmitter --*/
Ntypedef struct
N{
N  vu16 SR;
N  u16  RESERVED0;
N  vu16 DR;
N  u16  RESERVED1;
N  vu16 BRR;
N  u16  RESERVED2;
N  vu16 CR1;
N  u16  RESERVED3;
N  vu16 CR2;
N  u16  RESERVED4;
N  vu16 CR3;
N  u16  RESERVED5;
N  vu16 GTPR;
N  u16  RESERVED6;
N} USART_TypeDef;
N
N/*------------------------ Window WATCHDOG -----------------------------------*/
Ntypedef struct
N{
N  vu32 CR;
N  vu32 CFR;
N  vu32 SR;
N} WWDG_TypeDef;
N
N/******************************************************************************/
N/*                         Peripheral memory map                              */
N/******************************************************************************/
N/* Peripheral and SRAM base address in the alias region */
N#define PERIPH_BB_BASE        ((u32)0x42000000)
N#define SRAM_BB_BASE          ((u32)0x22000000)
N
N/* Peripheral and SRAM base address in the bit-band region */
N#define SRAM_BASE             ((u32)0x20000000)
N#define PERIPH_BASE           ((u32)0x40000000)
N
N/* FSMC registers base address */
N#define FSMC_R_BASE           ((u32)0xA0000000)
N
N/* Peripheral memory map */
N#define APB1PERIPH_BASE       PERIPH_BASE
N#define APB2PERIPH_BASE       (PERIPH_BASE + 0x10000)
N#define AHBPERIPH_BASE        (PERIPH_BASE + 0x20000)
N
N#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)
N#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)
N#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)
N#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00)
N#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)
N#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)
N#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)
N#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)
N#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)
N#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)
N#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)
N#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)
N#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)
N#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)
N#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)
N#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)
N#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)
N#define CAN_BASE              (APB1PERIPH_BASE + 0x6400)
N#define BKP_BASE              (APB1PERIPH_BASE + 0x6C00)
N#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)
N#define DAC_BASE              (APB1PERIPH_BASE + 0x7400)
N
N#define AFIO_BASE             (APB2PERIPH_BASE + 0x0000)
N#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400)
N#define GPIOA_BASE            (APB2PERIPH_BASE + 0x0800)
N#define GPIOB_BASE            (APB2PERIPH_BASE + 0x0C00)
N#define GPIOC_BASE            (APB2PERIPH_BASE + 0x1000)
N#define GPIOD_BASE            (APB2PERIPH_BASE + 0x1400)
N#define GPIOE_BASE            (APB2PERIPH_BASE + 0x1800)
N#define GPIOF_BASE            (APB2PERIPH_BASE + 0x1C00)
N#define GPIOG_BASE            (APB2PERIPH_BASE + 0x2000)
N#define ADC1_BASE             (APB2PERIPH_BASE + 0x2400)
N#define ADC2_BASE             (APB2PERIPH_BASE + 0x2800)
N#define TIM1_BASE             (APB2PERIPH_BASE + 0x2C00)
N#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)
N#define TIM8_BASE             (APB2PERIPH_BASE + 0x3400)
N#define USART1_BASE           (APB2PERIPH_BASE + 0x3800)
N#define ADC3_BASE             (APB2PERIPH_BASE + 0x3C00)
N
N#define SDIO_BASE             (PERIPH_BASE + 0x18000)
N
N#define DMA1_BASE             (AHBPERIPH_BASE + 0x0000)
N#define DMA1_Channel1_BASE    (AHBPERIPH_BASE + 0x0008)
N#define DMA1_Channel2_BASE    (AHBPERIPH_BASE + 0x001C)
N#define DMA1_Channel3_BASE    (AHBPERIPH_BASE + 0x0030)
N#define DMA1_Channel4_BASE    (AHBPERIPH_BASE + 0x0044)
N#define DMA1_Channel5_BASE    (AHBPERIPH_BASE + 0x0058)
N#define DMA1_Channel6_BASE    (AHBPERIPH_BASE + 0x006C)
N#define DMA1_Channel7_BASE    (AHBPERIPH_BASE + 0x0080)
N#define DMA2_BASE             (AHBPERIPH_BASE + 0x0400)
N#define DMA2_Channel1_BASE    (AHBPERIPH_BASE + 0x0408)
N#define DMA2_Channel2_BASE    (AHBPERIPH_BASE + 0x041C)
N#define DMA2_Channel3_BASE    (AHBPERIPH_BASE + 0x0430)
N#define DMA2_Channel4_BASE    (AHBPERIPH_BASE + 0x0444)
N#define DMA2_Channel5_BASE    (AHBPERIPH_BASE + 0x0458)
N#define RCC_BASE              (AHBPERIPH_BASE + 0x1000)
N#define CRC_BASE              (AHBPERIPH_BASE + 0x3000)
N
N/* Flash registers base address */
N#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x2000)
N/* Flash Option Bytes base address */
N#define OB_BASE               ((u32)0x1FFFF800)
N
N/* FSMC Bankx registers base address */
N#define FSMC_Bank1_R_BASE     (FSMC_R_BASE + 0x0000)
N#define FSMC_Bank1E_R_BASE    (FSMC_R_BASE + 0x0104)
N#define FSMC_Bank2_R_BASE     (FSMC_R_BASE + 0x0060)
N#define FSMC_Bank3_R_BASE     (FSMC_R_BASE + 0x0080)
N#define FSMC_Bank4_R_BASE     (FSMC_R_BASE + 0x00A0)
N
N/* Debug MCU registers base address */
N#define DBGMCU_BASE          ((u32)0xE0042000)
N
N/* System Control Space memory map */
N#define SCS_BASE              ((u32)0xE000E000)
N
N#define SysTick_BASE          (SCS_BASE + 0x0010)
N#define NVIC_BASE             (SCS_BASE + 0x0100)
N#define SCB_BASE              (SCS_BASE + 0x0D00)
N
N/******************************************************************************/
N/*                         Peripheral declaration                             */
N/******************************************************************************/
N
N/*------------------------ Non Debug Mode ------------------------------------*/
N#ifndef DEBUG
N#ifdef _TIM2
N  #define TIM2                ((TIM_TypeDef *) TIM2_BASE)
N#endif /*_TIM2 */
N
N#ifdef _TIM3
N  #define TIM3                ((TIM_TypeDef *) TIM3_BASE)
N#endif /*_TIM3 */
N
N#ifdef _TIM4
N  #define TIM4                ((TIM_TypeDef *) TIM4_BASE)
N#endif /*_TIM4 */
N
N#ifdef _TIM5
N  #define TIM5                ((TIM_TypeDef *) TIM5_BASE)
N#endif /*_TIM5 */
N
N#ifdef _TIM6
N  #define TIM6                ((TIM_TypeDef *) TIM6_BASE)
N#endif /*_TIM6 */
N
N#ifdef _TIM7
N  #define TIM7                ((TIM_TypeDef *) TIM7_BASE)
N#endif /*_TIM7 */
N
N#ifdef _RTC
N  #define RTC                 ((RTC_TypeDef *) RTC_BASE)
N#endif /*_RTC */
N
N#ifdef _WWDG
N  #define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
N#endif /*_WWDG */
N
N#ifdef _IWDG
N  #define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
N#endif /*_IWDG */
N
N#ifdef _SPI2
N  #define SPI2                ((SPI_TypeDef *) SPI2_BASE)
N#endif /*_SPI2 */
N
N#ifdef _SPI3
N  #define SPI3                ((SPI_TypeDef *) SPI3_BASE)
N#endif /*_SPI3 */
N
N#ifdef _USART2
N  #define USART2              ((USART_TypeDef *) USART2_BASE)
N#endif /*_USART2 */
N
N#ifdef _USART3
N  #define USART3              ((USART_TypeDef *) USART3_BASE)
N#endif /*_USART3 */
N
N#ifdef _UART4
N  #define UART4              ((USART_TypeDef *) UART4_BASE)
N#endif /*_UART4 */
N
N#ifdef _UART5
N  #define UART5              ((USART_TypeDef *) UART5_BASE)
N#endif /*_USART5 */
N
N#ifdef _I2C1
N  #define I2C1                ((I2C_TypeDef *) I2C1_BASE)
N#endif /*_I2C1 */
N
N#ifdef _I2C2
N  #define I2C2                ((I2C_TypeDef *) I2C2_BASE)
N#endif /*_I2C2 */
N
N#ifdef _CAN
N  #define CAN                 ((CAN_TypeDef *) CAN_BASE)
N#endif /*_CAN */
N
N#ifdef _BKP
N  #define BKP                 ((BKP_TypeDef *) BKP_BASE)
N#endif /*_BKP */
N
N#ifdef _PWR
N  #define PWR                 ((PWR_TypeDef *) PWR_BASE)
N#endif /*_PWR */
N
N#ifdef _DAC
N  #define DAC                 ((DAC_TypeDef *) DAC_BASE)
N#endif /*_DAC */
N
N#ifdef _AFIO
N  #define AFIO                ((AFIO_TypeDef *) AFIO_BASE)
N#endif /*_AFIO */
N
N#ifdef _EXTI
N  #define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
N#endif /*_EXTI */
N
N#ifdef _GPIOA
N  #define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
N#endif /*_GPIOA */
N
N#ifdef _GPIOB
N  #define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
N#endif /*_GPIOB */
N
N#ifdef _GPIOC
N  #define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
N#endif /*_GPIOC */
N
N#ifdef _GPIOD
N  #define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
N#endif /*_GPIOD */
N
N#ifdef _GPIOE
N  #define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)
N#endif /*_GPIOE */
N
N#ifdef _GPIOF
N  #define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
N#endif /*_GPIOF */
N
N#ifdef _GPIOG
N  #define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)
N#endif /*_GPIOG */
N
N#ifdef _ADC1
N  #define ADC1                ((ADC_TypeDef *) ADC1_BASE)
N#endif /*_ADC1 */
N
N#ifdef _ADC2
N  #define ADC2                ((ADC_TypeDef *) ADC2_BASE)
N#endif /*_ADC2 */
N
N#ifdef _TIM1
N  #define TIM1                ((TIM_TypeDef *) TIM1_BASE)
N#endif /*_TIM1 */
N
N#ifdef _SPI1
N  #define SPI1                ((SPI_TypeDef *) SPI1_BASE)
N#endif /*_SPI1 */
N
N#ifdef _TIM8
N  #define TIM8                ((TIM_TypeDef *) TIM8_BASE)
N#endif /*_TIM8 */
N
N#ifdef _USART1
N  #define USART1              ((USART_TypeDef *) USART1_BASE)
N#endif /*_USART1 */
N
N#ifdef _ADC3
N  #define ADC3                ((ADC_TypeDef *) ADC3_BASE)
N#endif /*_ADC3 */
N
N#ifdef _SDIO
N  #define SDIO                ((SDIO_TypeDef *) SDIO_BASE)
N#endif /*_SDIO */
N
N#ifdef _DMA
N  #define DMA1                ((DMA_TypeDef *) DMA1_BASE)
N  #define DMA2                ((DMA_TypeDef *) DMA2_BASE)
N#endif /*_DMA */
N
N#ifdef _DMA1_Channel1
N  #define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
N#endif /*_DMA1_Channel1 */
N
N#ifdef _DMA1_Channel2
N  #define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
N#endif /*_DMA1_Channel2 */
N
N#ifdef _DMA1_Channel3
N  #define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
N#endif /*_DMA1_Channel3 */
N
N#ifdef _DMA1_Channel4
N  #define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
N#endif /*_DMA1_Channel4 */
N
N#ifdef _DMA1_Channel5
N  #define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
N#endif /*_DMA1_Channel5 */
N
N#ifdef _DMA1_Channel6
N  #define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
N#endif /*_DMA1_Channel6 */
N
N#ifdef _DMA1_Channel7
N  #define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
N#endif /*_DMA1_Channel7 */
N
N#ifdef _DMA2_Channel1
N  #define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
N#endif /*_DMA2_Channel1 */
N
N#ifdef _DMA2_Channel2
N  #define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)
N#endif /*_DMA2_Channel2 */
N
N#ifdef _DMA2_Channel3
N  #define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)
N#endif /*_DMA2_Channel3 */
N
N#ifdef _DMA2_Channel4
N  #define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)
N#endif /*_DMA2_Channel4 */
N
N#ifdef _DMA2_Channel5
N  #define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
N#endif /*_DMA2_Channel5 */
N
N#ifdef _RCC
N  #define RCC                 ((RCC_TypeDef *) RCC_BASE)
N#endif /*_RCC */
N
N#ifdef _CRC
N  #define CRC                 ((CRC_TypeDef *) CRC_BASE)
N#endif /*_CRC */
N
N#ifdef _FLASH
N  #define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
N  #define OB                  ((OB_TypeDef *) OB_BASE) 
N#endif /*_FLASH */
N
N#ifdef _FSMC
N  #define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
N  #define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
N  #define FSMC_Bank2          ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)
N  #define FSMC_Bank3          ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)
N  #define FSMC_Bank4          ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)
N#endif /*_FSMC */
N
N#ifdef _DBGMCU
N  #define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)
N#endif /*_DBGMCU */
N
N#ifdef _SysTick
N  #define SysTick             ((SysTick_TypeDef *) SysTick_BASE)
N#endif /*_SysTick */
N
N#ifdef _NVIC
N  #define NVIC                ((NVIC_TypeDef *) NVIC_BASE)
N  #define SCB                 ((SCB_TypeDef *) SCB_BASE)  
N#endif /*_NVIC */
N
N/*------------------------ Debug Mode ----------------------------------------*/
N#else   /* DEBUG */
S#ifdef _TIM2
S  EXT TIM_TypeDef             *TIM2;
S#endif /*_TIM2 */
S
S#ifdef _TIM3
S  EXT TIM_TypeDef             *TIM3;
S#endif /*_TIM3 */
S
S#ifdef _TIM4
S  EXT TIM_TypeDef             *TIM4;
S#endif /*_TIM4 */
S
S#ifdef _TIM5
S  EXT TIM_TypeDef             *TIM5;
S#endif /*_TIM5 */
S
S#ifdef _TIM6
S  EXT TIM_TypeDef             *TIM6;
S#endif /*_TIM6 */
S
S#ifdef _TIM7
S  EXT TIM_TypeDef             *TIM7;
S#endif /*_TIM7 */
S
S#ifdef _RTC
S  EXT RTC_TypeDef             *RTC;
S#endif /*_RTC */
S
S#ifdef _WWDG
S  EXT WWDG_TypeDef            *WWDG;
S#endif /*_WWDG */
S
S#ifdef _IWDG
S  EXT IWDG_TypeDef            *IWDG;
S#endif /*_IWDG */
S
S#ifdef _SPI2
S  EXT SPI_TypeDef             *SPI2;
S#endif /*_SPI2 */
S
S#ifdef _SPI3
S  EXT SPI_TypeDef             *SPI3;
S#endif /*_SPI3 */
S
S#ifdef _USART2
S  EXT USART_TypeDef           *USART2;
S#endif /*_USART2 */
S
S#ifdef _USART3
S  EXT USART_TypeDef           *USART3;
S#endif /*_USART3 */
S
S#ifdef _UART4
S  EXT USART_TypeDef           *UART4;
S#endif /*_UART4 */
S
S#ifdef _UART5
S  EXT USART_TypeDef           *UART5;
S#endif /*_UART5 */
S
S#ifdef _I2C1
S  EXT I2C_TypeDef             *I2C1;
S#endif /*_I2C1 */
S
S#ifdef _I2C2
S  EXT I2C_TypeDef             *I2C2;
S#endif /*_I2C2 */
S
S#ifdef _CAN
S  EXT CAN_TypeDef             *CAN;
S#endif /*_CAN */
S
S#ifdef _BKP
S  EXT BKP_TypeDef             *BKP;
S#endif /*_BKP */
S
S#ifdef _PWR
S  EXT PWR_TypeDef             *PWR;
S#endif /*_PWR */
S
S#ifdef _DAC
S  EXT DAC_TypeDef             *DAC;
S#endif /*_DAC */
S
S#ifdef _AFIO
S  EXT AFIO_TypeDef            *AFIO;
S#endif /*_AFIO */
S
S#ifdef _EXTI
S  EXT EXTI_TypeDef            *EXTI;
S#endif /*_EXTI */
S
S#ifdef _GPIOA
S  EXT GPIO_TypeDef            *GPIOA;
S#endif /*_GPIOA */
S
S#ifdef _GPIOB
S  EXT GPIO_TypeDef            *GPIOB;
S#endif /*_GPIOB */
S
S#ifdef _GPIOC
S  EXT GPIO_TypeDef            *GPIOC;
S#endif /*_GPIOC */
S
S#ifdef _GPIOD
S  EXT GPIO_TypeDef            *GPIOD;
S#endif /*_GPIOD */
S
S#ifdef _GPIOE
S  EXT GPIO_TypeDef            *GPIOE;
S#endif /*_GPIOE */
S
S#ifdef _GPIOF
S  EXT GPIO_TypeDef            *GPIOF;
S#endif /*_GPIOF */
S
S#ifdef _GPIOG
S  EXT GPIO_TypeDef            *GPIOG;
S#endif /*_GPIOG */
S
S#ifdef _ADC1
S  EXT ADC_TypeDef             *ADC1;
S#endif /*_ADC1 */
S
S#ifdef _ADC2
S  EXT ADC_TypeDef             *ADC2;
S#endif /*_ADC2 */
S
S#ifdef _TIM1
S  EXT TIM_TypeDef             *TIM1;
S#endif /*_TIM1 */
S
S#ifdef _SPI1
S  EXT SPI_TypeDef             *SPI1;
S#endif /*_SPI1 */
S
S#ifdef _TIM8
S  EXT TIM_TypeDef             *TIM8;
S#endif /*_TIM8 */
S
S#ifdef _USART1
S  EXT USART_TypeDef           *USART1;
S#endif /*_USART1 */
S
S#ifdef _ADC3
S  EXT ADC_TypeDef             *ADC3;
S#endif /*_ADC3 */
S
S#ifdef _SDIO
S  EXT SDIO_TypeDef            *SDIO;
S#endif /*_SDIO */
S
S#ifdef _DMA
S  EXT DMA_TypeDef             *DMA1;
S  EXT DMA_TypeDef             *DMA2;
S#endif /*_DMA */
S
S#ifdef _DMA1_Channel1
S  EXT DMA_Channel_TypeDef     *DMA1_Channel1;
S#endif /*_DMA1_Channel1 */
S
S#ifdef _DMA1_Channel2
S  EXT DMA_Channel_TypeDef     *DMA1_Channel2;
S#endif /*_DMA1_Channel2 */
S
S#ifdef _DMA1_Channel3
S  EXT DMA_Channel_TypeDef     *DMA1_Channel3;
S#endif /*_DMA1_Channel3 */
S
S#ifdef _DMA1_Channel4
S  EXT DMA_Channel_TypeDef     *DMA1_Channel4;
S#endif /*_DMA1_Channel4 */
S
S#ifdef _DMA1_Channel5
S  EXT DMA_Channel_TypeDef     *DMA1_Channel5;
S#endif /*_DMA1_Channel5 */
S
S#ifdef _DMA1_Channel6
S  EXT DMA_Channel_TypeDef     *DMA1_Channel6;
S#endif /*_DMA1_Channel6 */
S
S#ifdef _DMA1_Channel7
S  EXT DMA_Channel_TypeDef     *DMA1_Channel7;
S#endif /*_DMA1_Channel7 */
S
S#ifdef _DMA2_Channel1
S  EXT DMA_Channel_TypeDef     *DMA2_Channel1;
S#endif /*_DMA2_Channel1 */
S
S#ifdef _DMA2_Channel2
S  EXT DMA_Channel_TypeDef     *DMA2_Channel2;
S#endif /*_DMA2_Channel2 */
S
S#ifdef _DMA2_Channel3
S  EXT DMA_Channel_TypeDef     *DMA2_Channel3;
S#endif /*_DMA2_Channel3 */
S
S#ifdef _DMA2_Channel4
S  EXT DMA_Channel_TypeDef     *DMA2_Channel4;
S#endif /*_DMA2_Channel4 */
S
S#ifdef _DMA2_Channel5
S  EXT DMA_Channel_TypeDef     *DMA2_Channel5;
S#endif /*_DMA2_Channel5 */
S
S#ifdef _RCC
S  EXT RCC_TypeDef             *RCC;
S#endif /*_RCC */
S
S#ifdef _CRC
S  EXT CRC_TypeDef             *CRC;
S#endif /*_CRC */
S
S#ifdef _FLASH
S  EXT FLASH_TypeDef            *FLASH;
S  EXT OB_TypeDef               *OB;  
S#endif /*_FLASH */
S
S#ifdef _FSMC
S  EXT FSMC_Bank1_TypeDef      *FSMC_Bank1;
S  EXT FSMC_Bank1E_TypeDef     *FSMC_Bank1E;
S  EXT FSMC_Bank2_TypeDef      *FSMC_Bank2;
S  EXT FSMC_Bank3_TypeDef      *FSMC_Bank3;
S  EXT FSMC_Bank4_TypeDef      *FSMC_Bank4;
S#endif /*_FSMC */
S
S#ifdef _DBGMCU
S  EXT DBGMCU_TypeDef          *DBGMCU;
S#endif /*_DBGMCU */
S
S#ifdef _SysTick
S  EXT SysTick_TypeDef         *SysTick;
S#endif /*_SysTick */
S
S#ifdef _NVIC
S  EXT NVIC_TypeDef            *NVIC;
S  EXT SCB_TypeDef             *SCB;
S#endif /*_NVIC */
S
N#endif  /* DEBUG */
N
N/* Exported constants --------------------------------------------------------*/
N/******************************************************************************/
N/*                                                                            */
N/*                          CRC calculation unit                              */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for CRC_DR register  *********************/
N#define  CRC_DR_DR                           ((u32)0xFFFFFFFF) /* Data register bits */
N
N
N/*******************  Bit definition for CRC_IDR register  ********************/
N#define  CRC_IDR_IDR                         ((u8)0xFF)        /* General-purpose 8-bit data register bits */
N
N
N/********************  Bit definition for CRC_CR register  ********************/
N#define  CRC_CR_RESET                        ((u8)0x01)        /* RESET bit */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                             Power Control                                  */
N/*                                                                            */
N/******************************************************************************/
N
N/********************  Bit definition for PWR_CR register  ********************/
N#define  PWR_CR_LPDS                         ((u16)0x0001)     /* Low-Power Deepsleep */
N#define  PWR_CR_PDDS                         ((u16)0x0002)     /* Power Down Deepsleep */
N#define  PWR_CR_CWUF                         ((u16)0x0004)     /* Clear Wakeup Flag */
N#define  PWR_CR_CSBF                         ((u16)0x0008)     /* Clear Standby Flag */
N#define  PWR_CR_PVDE                         ((u16)0x0010)     /* Power Voltage Detector Enable */
N
N#define  PWR_CR_PLS                          ((u16)0x00E0)     /* PLS[2:0] bits (PVD Level Selection) */
N#define  PWR_CR_PLS_0                        ((u16)0x0020)     /* Bit 0 */
N#define  PWR_CR_PLS_1                        ((u16)0x0040)     /* Bit 1 */
N#define  PWR_CR_PLS_2                        ((u16)0x0080)     /* Bit 2 */
N
N/* PVD level configuration */
N#define  PWR_CR_PLS_2V2                      ((u16)0x0000)     /* PVD level 2.2V */
N#define  PWR_CR_PLS_2V3                      ((u16)0x0020)     /* PVD level 2.3V */
N#define  PWR_CR_PLS_2V4                      ((u16)0x0040)     /* PVD level 2.4V */
N#define  PWR_CR_PLS_2V5                      ((u16)0x0060)     /* PVD level 2.5V */
N#define  PWR_CR_PLS_2V6                      ((u16)0x0080)     /* PVD level 2.6V */
N#define  PWR_CR_PLS_2V7                      ((u16)0x00A0)     /* PVD level 2.7V */
N#define  PWR_CR_PLS_2V8                      ((u16)0x00C0)     /* PVD level 2.8V */
N#define  PWR_CR_PLS_2V9                      ((u16)0x00E0)     /* PVD level 2.9V */
N
N#define  PWR_CR_DBP                          ((u16)0x0100)     /* Disable Backup Domain write protection */
N
N
N/*******************  Bit definition for PWR_CSR register  ********************/
N#define  PWR_CSR_WUF                         ((u16)0x0001)     /* Wakeup Flag */
N#define  PWR_CSR_SBF                         ((u16)0x0002)     /* Standby Flag */
N#define  PWR_CSR_PVDO                        ((u16)0x0004)     /* PVD Output */
N#define  PWR_CSR_EWUP                        ((u16)0x0100)     /* Enable WKUP pin */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                            Backup registers                                */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for BKP_DR1 register  ********************/
N#define  BKP_DR1_D                           ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR2 register  ********************/
N#define  BKP_DR2_D                           ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR3 register  ********************/
N#define  BKP_DR3_D                           ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR4 register  ********************/
N#define  BKP_DR4_D                           ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR5 register  ********************/
N#define  BKP_DR5_D                           ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR6 register  ********************/
N#define  BKP_DR6_D                           ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR7 register  ********************/
N#define  BKP_DR7_D                           ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR8 register  ********************/
N#define  BKP_DR8_D                           ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR9 register  ********************/
N#define  BKP_DR9_D                           ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR10 register  *******************/
N#define  BKP_DR10_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR11 register  *******************/
N#define  BKP_DR11_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR12 register  *******************/
N#define  BKP_DR12_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR13 register  *******************/
N#define  BKP_DR13_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR14 register  *******************/
N#define  BKP_DR14_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR15 register  *******************/
N#define  BKP_DR15_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR16 register  *******************/
N#define  BKP_DR16_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR17 register  *******************/
N#define  BKP_DR17_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/******************  Bit definition for BKP_DR18 register  ********************/
N#define  BKP_DR18_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR19 register  *******************/
N#define  BKP_DR19_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR20 register  *******************/
N#define  BKP_DR20_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR21 register  *******************/
N#define  BKP_DR21_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR22 register  *******************/
N#define  BKP_DR22_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR23 register  *******************/
N#define  BKP_DR23_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR24 register  *******************/
N#define  BKP_DR24_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR25 register  *******************/
N#define  BKP_DR25_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR26 register  *******************/
N#define  BKP_DR26_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR27 register  *******************/
N#define  BKP_DR27_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR28 register  *******************/
N#define  BKP_DR28_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR29 register  *******************/
N#define  BKP_DR29_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR30 register  *******************/
N#define  BKP_DR30_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR31 register  *******************/
N#define  BKP_DR31_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR32 register  *******************/
N#define  BKP_DR32_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR33 register  *******************/
N#define  BKP_DR33_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR34 register  *******************/
N#define  BKP_DR34_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR35 register  *******************/
N#define  BKP_DR35_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR36 register  *******************/
N#define  BKP_DR36_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR37 register  *******************/
N#define  BKP_DR37_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR38 register  *******************/
N#define  BKP_DR38_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR39 register  *******************/
N#define  BKP_DR39_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR40 register  *******************/
N#define  BKP_DR40_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR41 register  *******************/
N#define  BKP_DR41_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/*******************  Bit definition for BKP_DR42 register  *******************/
N#define  BKP_DR42_D                          ((u16)0xFFFF)     /* Backup data */
N
N
N/******************  Bit definition for BKP_RTCCR register  *******************/
N#define  BKP_RTCCR_CAL                       ((u16)0x007F)     /* Calibration value */
N#define  BKP_RTCCR_CCO                       ((u16)0x0080)     /* Calibration Clock Output */
N#define  BKP_RTCCR_ASOE                      ((u16)0x0100)     /* Alarm or Second Output Enable */
N#define  BKP_RTCCR_ASOS                      ((u16)0x0200)     /* Alarm or Second Output Selection */
N
N
N/********************  Bit definition for BKP_CR register  ********************/
N#define  BKP_CR_TPE                          ((u8)0x01)        /* TAMPER pin enable */
N#define  BKP_CR_TPAL                         ((u8)0x02)        /* TAMPER pin active level */
N
N
N/*******************  Bit definition for BKP_CSR register  ********************/
N#define  BKP_CSR_CTE                         ((u16)0x0001)     /* Clear Tamper event */
N#define  BKP_CSR_CTI                         ((u16)0x0002)     /* Clear Tamper Interrupt */
N#define  BKP_CSR_TPIE                        ((u16)0x0004)     /* TAMPER Pin interrupt enable */
N#define  BKP_CSR_TEF                         ((u16)0x0100)     /* Tamper Event Flag */
N#define  BKP_CSR_TIF                         ((u16)0x0200)     /* Tamper Interrupt Flag */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                         Reset and Clock Control                            */
N/*                                                                            */
N/******************************************************************************/
N
N
N/********************  Bit definition for RCC_CR register  ********************/
N#define  RCC_CR_HSION                        ((u32)0x00000001)        /* Internal High Speed clock enable */
N#define  RCC_CR_HSIRDY                       ((u32)0x00000002)        /* Internal High Speed clock ready flag */
N#define  RCC_CR_HSITRIM                      ((u32)0x000000F8)        /* Internal High Speed clock trimming */
N#define  RCC_CR_HSICAL                       ((u32)0x0000FF00)        /* Internal High Speed clock Calibration */
N#define  RCC_CR_HSEON                        ((u32)0x00010000)        /* External High Speed clock enable */
N#define  RCC_CR_HSERDY                       ((u32)0x00020000)        /* External High Speed clock ready flag */
N#define  RCC_CR_HSEBYP                       ((u32)0x00040000)        /* External High Speed clock Bypass */
N#define  RCC_CR_CSSON                        ((u32)0x00080000)        /* Clock Security System enable */
N#define  RCC_CR_PLLON                        ((u32)0x01000000)        /* PLL enable */
N#define  RCC_CR_PLLRDY                       ((u32)0x02000000)        /* PLL clock ready flag */
N
N
N/*******************  Bit definition for RCC_CFGR register  *******************/
N#define  RCC_CFGR_SW                         ((u32)0x00000003)        /* SW[1:0] bits (System clock Switch) */
N#define  RCC_CFGR_SW_0                       ((u32)0x00000001)        /* Bit 0 */
N#define  RCC_CFGR_SW_1                       ((u32)0x00000002)        /* Bit 1 */
N
N/* SW configuration */
N#define  RCC_CFGR_SW_HSI                     ((u32)0x00000000)        /* HSI selected as system clock */
N#define  RCC_CFGR_SW_HSE                     ((u32)0x00000001)        /* HSE selected as system clock */
N#define  RCC_CFGR_SW_PLL                     ((u32)0x00000002)        /* PLL selected as system clock */
N
N#define  RCC_CFGR_SWS                        ((u32)0x0000000C)        /* SWS[1:0] bits (System Clock Switch Status) */
N#define  RCC_CFGR_SWS_0                      ((u32)0x00000004)        /* Bit 0 */
N#define  RCC_CFGR_SWS_1                      ((u32)0x00000008)        /* Bit 1 */
N
N/* SWS configuration */
N#define  RCC_CFGR_SWS_HSI                    ((u32)0x00000000)        /* HSI oscillator used as system clock */
N#define  RCC_CFGR_SWS_HSE                    ((u32)0x00000004)        /* HSE oscillator used as system clock */
N#define  RCC_CFGR_SWS_PLL                    ((u32)0x00000008)        /* PLL used as system clock */
N
N#define  RCC_CFGR_HPRE                       ((u32)0x000000F0)        /* HPRE[3:0] bits (AHB prescaler) */
N#define  RCC_CFGR_HPRE_0                     ((u32)0x00000010)        /* Bit 0 */
N#define  RCC_CFGR_HPRE_1                     ((u32)0x00000020)        /* Bit 1 */
N#define  RCC_CFGR_HPRE_2                     ((u32)0x00000040)        /* Bit 2 */
N#define  RCC_CFGR_HPRE_3                     ((u32)0x00000080)        /* Bit 3 */
N
N/* HPRE configuration */
N#define  RCC_CFGR_HPRE_DIV1                  ((u32)0x00000000)        /* SYSCLK not divided */
N#define  RCC_CFGR_HPRE_DIV2                  ((u32)0x00000080)        /* SYSCLK divided by 2 */
N#define  RCC_CFGR_HPRE_DIV4                  ((u32)0x00000090)        /* SYSCLK divided by 4 */
N#define  RCC_CFGR_HPRE_DIV8                  ((u32)0x000000A0)        /* SYSCLK divided by 8 */
N#define  RCC_CFGR_HPRE_DIV16                 ((u32)0x000000B0)        /* SYSCLK divided by 16 */
N#define  RCC_CFGR_HPRE_DIV64                 ((u32)0x000000C0)        /* SYSCLK divided by 64 */
N#define  RCC_CFGR_HPRE_DIV128                ((u32)0x000000D0)        /* SYSCLK divided by 128 */
N#define  RCC_CFGR_HPRE_DIV256                ((u32)0x000000E0)        /* SYSCLK divided by 256 */
N#define  RCC_CFGR_HPRE_DIV512                ((u32)0x000000F0)        /* SYSCLK divided by 512 */
N
N#define  RCC_CFGR_PPRE1                      ((u32)0x00000700)        /* PRE1[2:0] bits (APB1 prescaler) */
N#define  RCC_CFGR_PPRE1_0                    ((u32)0x00000100)        /* Bit 0 */
N#define  RCC_CFGR_PPRE1_1                    ((u32)0x00000200)        /* Bit 1 */
N#define  RCC_CFGR_PPRE1_2                    ((u32)0x00000400)        /* Bit 2 */
N
N/* PPRE1 configuration */
N#define  RCC_CFGR_PPRE1_DIV1                 ((u32)0x00000000)        /* HCLK not divided */
N#define  RCC_CFGR_PPRE1_DIV2                 ((u32)0x00000400)        /* HCLK divided by 2 */
N#define  RCC_CFGR_PPRE1_DIV4                 ((u32)0x00000500)        /* HCLK divided by 4 */
N#define  RCC_CFGR_PPRE1_DIV8                 ((u32)0x00000600)        /* HCLK divided by 8 */
N#define  RCC_CFGR_PPRE1_DIV16                ((u32)0x00000700)        /* HCLK divided by 16 */
N
N#define  RCC_CFGR_PPRE2                      ((u32)0x00003800)        /* PRE2[2:0] bits (APB2 prescaler) */
N#define  RCC_CFGR_PPRE2_0                    ((u32)0x00000800)        /* Bit 0 */
N#define  RCC_CFGR_PPRE2_1                    ((u32)0x00001000)        /* Bit 1 */
N#define  RCC_CFGR_PPRE2_2                    ((u32)0x00002000)        /* Bit 2 */
N
N/* PPRE2 configuration */
N#define  RCC_CFGR_PPRE2_DIV1                 ((u32)0x00000000)        /* HCLK not divided */
N#define  RCC_CFGR_PPRE2_DIV2                 ((u32)0x00002000)        /* HCLK divided by 2 */
N#define  RCC_CFGR_PPRE2_DIV4                 ((u32)0x00002800)        /* HCLK divided by 4 */
N#define  RCC_CFGR_PPRE2_DIV8                 ((u32)0x00003000)        /* HCLK divided by 8 */
N#define  RCC_CFGR_PPRE2_DIV16                ((u32)0x00003800)        /* HCLK divided by 16 */
N
N#define  RCC_CFGR_ADCPRE                     ((u32)0x0000C000)        /* ADCPRE[1:0] bits (ADC prescaler) */
N#define  RCC_CFGR_ADCPRE_0                   ((u32)0x00004000)        /* Bit 0 */
N#define  RCC_CFGR_ADCPRE_1                   ((u32)0x00008000)        /* Bit 1 */
N
N/* ADCPPRE configuration */
N#define  RCC_CFGR_ADCPRE_DIV2                ((u32)0x00000000)        /* PCLK2 divided by 2 */
N#define  RCC_CFGR_ADCPRE_DIV4                ((u32)0x00004000)        /* PCLK2 divided by 4 */
N#define  RCC_CFGR_ADCPRE_DIV6                ((u32)0x00008000)        /* PCLK2 divided by 6 */
N#define  RCC_CFGR_ADCPRE_DIV8                ((u32)0x0000C000)        /* PCLK2 divided by 8 */
N
N#define  RCC_CFGR_PLLSRC                     ((u32)0x00010000)        /* PLL entry clock source */
N#define  RCC_CFGR_PLLXTPRE                   ((u32)0x00020000)        /* HSE divider for PLL entry */
N
N#define  RCC_CFGR_PLLMULL                    ((u32)0x003C0000)        /* PLLMUL[3:0] bits (PLL multiplication factor) */
N#define  RCC_CFGR_PLLMULL_0                  ((u32)0x00040000)        /* Bit 0 */
N#define  RCC_CFGR_PLLMULL_1                  ((u32)0x00080000)        /* Bit 1 */
N#define  RCC_CFGR_PLLMULL_2                  ((u32)0x00100000)        /* Bit 2 */
N#define  RCC_CFGR_PLLMULL_3                  ((u32)0x00200000)        /* Bit 3 */
N
N/* PLLMUL configuration */
N#define  RCC_CFGR_PLLMULL2                   ((u32)0x00000000)        /* PLL input clock*2 */
N#define  RCC_CFGR_PLLMULL3                   ((u32)0x00040000)        /* PLL input clock*3 */
N#define  RCC_CFGR_PLLMULL4                   ((u32)0x00080000)        /* PLL input clock*4 */
N#define  RCC_CFGR_PLLMULL5                   ((u32)0x000C0000)        /* PLL input clock*5 */
N#define  RCC_CFGR_PLLMULL6                   ((u32)0x00100000)        /* PLL input clock*6 */
N#define  RCC_CFGR_PLLMULL7                   ((u32)0x00140000)        /* PLL input clock*7 */
N#define  RCC_CFGR_PLLMULL8                   ((u32)0x00180000)        /* PLL input clock*8 */
N#define  RCC_CFGR_PLLMULL9                   ((u32)0x001C0000)        /* PLL input clock*9 */
N#define  RCC_CFGR_PLLMULL10                  ((u32)0x00200000)        /* PLL input clock10 */
N#define  RCC_CFGR_PLLMULL11                  ((u32)0x00240000)        /* PLL input clock*11 */
N#define  RCC_CFGR_PLLMULL12                  ((u32)0x00280000)        /* PLL input clock*12 */
N#define  RCC_CFGR_PLLMULL13                  ((u32)0x002C0000)        /* PLL input clock*13 */
N#define  RCC_CFGR_PLLMULL14                  ((u32)0x00300000)        /* PLL input clock*14 */
N#define  RCC_CFGR_PLLMULL15                  ((u32)0x00340000)        /* PLL input clock*15 */
N#define  RCC_CFGR_PLLMULL16                  ((u32)0x00380000)        /* PLL input clock*16 */
N
N#define  RCC_CFGR_USBPRE                     ((u32)0x00400000)        /* USB prescaler */
N
N#define  RCC_CFGR_MCO                        ((u32)0x07000000)        /* MCO[2:0] bits (Microcontroller Clock Output) */
N#define  RCC_CFGR_MCO_0                      ((u32)0x01000000)        /* Bit 0 */
N#define  RCC_CFGR_MCO_1                      ((u32)0x02000000)        /* Bit 1 */
N#define  RCC_CFGR_MCO_2                      ((u32)0x04000000)        /* Bit 2 */
N
N/* MCO configuration */
N#define  RCC_CFGR_MCO_NOCLOCK                ((u32)0x00000000)        /* No clock */
N#define  RCC_CFGR_MCO_SYSCLK                 ((u32)0x04000000)        /* System clock selected */
N#define  RCC_CFGR_MCO_HSI                    ((u32)0x05000000)        /* Internal 8 MHz RC oscillator clock selected */
N#define  RCC_CFGR_MCO_HSE                    ((u32)0x06000000)        /* External 1-25 MHz oscillator clock selected */
N#define  RCC_CFGR_MCO_PLL                    ((u32)0x07000000)        /* PLL clock divided by 2 selected*/
N
N
N/*******************  Bit definition for RCC_CIR register  ********************/
N#define  RCC_CIR_LSIRDYF                     ((u32)0x00000001)        /* LSI Ready Interrupt flag */
N#define  RCC_CIR_LSERDYF                     ((u32)0x00000002)        /* LSE Ready Interrupt flag */
N#define  RCC_CIR_HSIRDYF                     ((u32)0x00000004)        /* HSI Ready Interrupt flag */
N#define  RCC_CIR_HSERDYF                     ((u32)0x00000008)        /* HSE Ready Interrupt flag */
N#define  RCC_CIR_PLLRDYF                     ((u32)0x00000010)        /* PLL Ready Interrupt flag */
N#define  RCC_CIR_CSSF                        ((u32)0x00000080)        /* Clock Security System Interrupt flag */
N#define  RCC_CIR_LSIRDYIE                    ((u32)0x00000100)        /* LSI Ready Interrupt Enable */
N#define  RCC_CIR_LSERDYIE                    ((u32)0x00000200)        /* LSE Ready Interrupt Enable */
N#define  RCC_CIR_HSIRDYIE                    ((u32)0x00000400)        /* HSI Ready Interrupt Enable */
N#define  RCC_CIR_HSERDYIE                    ((u32)0x00000800)        /* HSE Ready Interrupt Enable */
N#define  RCC_CIR_PLLRDYIE                    ((u32)0x00001000)        /* PLL Ready Interrupt Enable */
N#define  RCC_CIR_LSIRDYC                     ((u32)0x00010000)        /* LSI Ready Interrupt Clear */
N#define  RCC_CIR_LSERDYC                     ((u32)0x00020000)        /* LSE Ready Interrupt Clear */
N#define  RCC_CIR_HSIRDYC                     ((u32)0x00040000)        /* HSI Ready Interrupt Clear */
N#define  RCC_CIR_HSERDYC                     ((u32)0x00080000)        /* HSE Ready Interrupt Clear */
N#define  RCC_CIR_PLLRDYC                     ((u32)0x00100000)        /* PLL Ready Interrupt Clear */
N#define  RCC_CIR_CSSC                        ((u32)0x00800000)        /* Clock Security System Interrupt Clear */
N
N
N/*****************  Bit definition for RCC_APB2RSTR register  *****************/
N#define  RCC_APB2RSTR_AFIORST                ((u16)0x0001)            /* Alternate Function I/O reset */
N#define  RCC_APB2RSTR_IOPARST                ((u16)0x0004)            /* I/O port A reset */
N#define  RCC_APB2RSTR_IOPBRST                ((u16)0x0008)            /* IO port B reset */
N#define  RCC_APB2RSTR_IOPCRST                ((u16)0x0010)            /* IO port C reset */
N#define  RCC_APB2RSTR_IOPDRST                ((u16)0x0020)            /* IO port D reset */
N#define  RCC_APB2RSTR_IOPERST                ((u16)0x0040)            /* IO port E reset */
N#define  RCC_APB2RSTR_IOPFRST                ((u16)0x0080)            /* IO port F reset */
N#define  RCC_APB2RSTR_IOPGRST                ((u16)0x0100)            /* IO port G reset */
N#define  RCC_APB2RSTR_ADC1RST                ((u16)0x0200)            /* ADC 1 interface reset */
N#define  RCC_APB2RSTR_ADC2RST                ((u16)0x0400)            /* ADC 2 interface reset */
N#define  RCC_APB2RSTR_TIM1RST                ((u16)0x0800)            /* TIM1 Timer reset */
N#define  RCC_APB2RSTR_SPI1RST                ((u16)0x1000)            /* SPI 1 reset */
N#define  RCC_APB2RSTR_TIM8RST                ((u16)0x2000)            /* TIM8 Timer reset */
N#define  RCC_APB2RSTR_USART1RST              ((u16)0x4000)            /* USART1 reset */
N#define  RCC_APB2RSTR_ADC3RST                ((u16)0x8000)            /* ADC3 interface reset */
N
N
N/*****************  Bit definition for RCC_APB1RSTR register  *****************/
N#define  RCC_APB1RSTR_TIM2RST                ((u32)0x00000001)        /* Timer 2 reset */
N#define  RCC_APB1RSTR_TIM3RST                ((u32)0x00000002)        /* Timer 3 reset */
N#define  RCC_APB1RSTR_TIM4RST                ((u32)0x00000004)        /* Timer 4 reset */
N#define  RCC_APB1RSTR_TIM5RST                ((u32)0x00000008)        /* Timer 5 reset */
N#define  RCC_APB1RSTR_TIM6RST                ((u32)0x00000010)        /* Timer 6 reset */
N#define  RCC_APB1RSTR_TIM7RST                ((u32)0x00000020)        /* Timer 7 reset */
N#define  RCC_APB1RSTR_WWDGRST                ((u32)0x00000800)        /* Window Watchdog reset */
N#define  RCC_APB1RSTR_SPI2RST                ((u32)0x00004000)        /* SPI 2 reset */
N#define  RCC_APB1RSTR_SPI3RST                ((u32)0x00008000)        /* SPI 3 reset */
N#define  RCC_APB1RSTR_USART2RST              ((u32)0x00020000)        /* USART 2 reset */
N#define  RCC_APB1RSTR_USART3RST              ((u32)0x00040000)        /* RUSART 3 reset */
N#define  RCC_APB1RSTR_UART4RST               ((u32)0x00080000)        /* USART 4 reset */
N#define  RCC_APB1RSTR_UART5RST               ((u32)0x00100000)        /* USART 5 reset */
N#define  RCC_APB1RSTR_I2C1RST                ((u32)0x00200000)        /* I2C 1 reset */
N#define  RCC_APB1RSTR_I2C2RST                ((u32)0x00400000)        /* I2C 2 reset */
N#define  RCC_APB1RSTR_USBRST                 ((u32)0x00800000)        /* USB reset */
N#define  RCC_APB1RSTR_CANRST                 ((u32)0x02000000)        /* CAN reset */
N#define  RCC_APB1RSTR_BKPRST                 ((u32)0x08000000)        /* Backup interface reset */
N#define  RCC_APB1RSTR_PWRRST                 ((u32)0x10000000)        /* Power interface reset */
N#define  RCC_APB1RSTR_DACRST                 ((u32)0x20000000)        /* DAC interface reset */
N
N
N/******************  Bit definition for RCC_AHBENR register  ******************/
N#define  RCC_AHBENR_DMA1EN                   ((u16)0x0001)            /* DMA1 clock enable */
N#define  RCC_AHBENR_DMA2EN                   ((u16)0x0002)            /* DMA2 clock enable */
N#define  RCC_AHBENR_SRAMEN                   ((u16)0x0004)            /* SRAM interface clock enable */
N#define  RCC_AHBENR_FLITFEN                  ((u16)0x0010)            /* FLITF clock enable */
N#define  RCC_AHBENR_CRCEN                    ((u16)0x0040)            /* CRC clock enable */
N#define  RCC_AHBENR_FSMCEN                   ((u16)0x0100)            /* FSMC clock enable */
N#define  RCC_AHBENR_SDIOEN                   ((u16)0x0400)            /* SDIO clock enable */
N
N
N/******************  Bit definition for RCC_APB2ENR register  *****************/
N#define  RCC_APB2ENR_AFIOEN                  ((u16)0x0001)            /* Alternate Function I/O clock enable */
N#define  RCC_APB2ENR_IOPAEN                  ((u16)0x0004)            /* I/O port A clock enable */
N#define  RCC_APB2ENR_IOPBEN                  ((u16)0x0008)            /* I/O port B clock enable */
N#define  RCC_APB2ENR_IOPCEN                  ((u16)0x0010)            /* I/O port C clock enable */
N#define  RCC_APB2ENR_IOPDEN                  ((u16)0x0020)            /* I/O port D clock enable */
N#define  RCC_APB2ENR_IOPEEN                  ((u16)0x0040)            /* I/O port E clock enable */
N#define  RCC_APB2ENR_IOPFEN                  ((u16)0x0080)            /* I/O port F clock enable */
N#define  RCC_APB2ENR_IOPGEN                  ((u16)0x0100)            /* I/O port G clock enable */
N#define  RCC_APB2ENR_ADC1EN                  ((u16)0x0200)            /* ADC 1 interface clock enable */
N#define  RCC_APB2ENR_ADC2EN                  ((u16)0x0400)            /* ADC 2 interface clock enable */
N#define  RCC_APB2ENR_TIM1EN                  ((u16)0x0800)            /* TIM1 Timer clock enable */
N#define  RCC_APB2ENR_SPI1EN                  ((u16)0x1000)            /* SPI 1 clock enable */
N#define  RCC_APB2ENR_TIM8EN                  ((u16)0x2000)            /* TIM8 Timer clock enable */
N#define  RCC_APB2ENR_USART1EN                ((u16)0x4000)            /* USART1 clock enable */
N#define  RCC_APB2ENR_ADC3EN                  ((u16)0x8000)            /* DMA1 clock enable */
N
N
N/*****************  Bit definition for RCC_APB1ENR register  ******************/
N#define  RCC_APB1ENR_TIM2EN                  ((u32)0x00000001)        /* Timer 2 clock enabled*/
N#define  RCC_APB1ENR_TIM3EN                  ((u32)0x00000002)        /* Timer 3 clock enable */
N#define  RCC_APB1ENR_TIM4EN                  ((u32)0x00000004)        /* Timer 4 clock enable */
N#define  RCC_APB1ENR_TIM5EN                  ((u32)0x00000008)        /* Timer 5 clock enable */
N#define  RCC_APB1ENR_TIM6EN                  ((u32)0x00000010)        /* Timer 6 clock enable */
N#define  RCC_APB1ENR_TIM7EN                  ((u32)0x00000020)        /* Timer 7 clock enable */
N#define  RCC_APB1ENR_WWDGEN                  ((u32)0x00000800)        /* Window Watchdog clock enable */
N#define  RCC_APB1ENR_SPI2EN                  ((u32)0x00004000)        /* SPI 2 clock enable */
N#define  RCC_APB1ENR_SPI3EN                  ((u32)0x00008000)        /* SPI 3 clock enable */
N#define  RCC_APB1ENR_USART2EN                ((u32)0x00020000)        /* USART 2 clock enable */
N#define  RCC_APB1ENR_USART3EN                ((u32)0x00040000)        /* USART 3 clock enable */
N#define  RCC_APB1ENR_UART4EN                 ((u32)0x00080000)        /* USART 4 clock enable */
N#define  RCC_APB1ENR_UART5EN                 ((u32)0x00100000)        /* USART 5 clock enable */
N#define  RCC_APB1ENR_I2C1EN                  ((u32)0x00200000)        /* I2C 1 clock enable */
N#define  RCC_APB1ENR_I2C2EN                  ((u32)0x00400000)        /* I2C 2 clock enable */
N#define  RCC_APB1ENR_USBEN                   ((u32)0x00800000)        /* USB clock enable */
N#define  RCC_APB1ENR_CANEN                   ((u32)0x02000000)        /* CAN clock enable */
N#define  RCC_APB1ENR_BKPEN                   ((u32)0x08000000)        /* Backup interface clock enable */
N#define  RCC_APB1ENR_PWREN                   ((u32)0x10000000)        /* Power interface clock enable */
N#define  RCC_APB1ENR_DACEN                   ((u32)0x20000000)        /* DAC interface clock enable */
N
N
N/*******************  Bit definition for RCC_BDCR register  *******************/
N#define  RCC_BDCR_LSEON                      ((u32)0x00000001)        /* External Low Speed oscillator enable */
N#define  RCC_BDCR_LSERDY                     ((u32)0x00000002)        /* External Low Speed oscillator Ready */
N#define  RCC_BDCR_LSEBYP                     ((u32)0x00000004)        /* External Low Speed oscillator Bypass */
N
N#define  RCC_BDCR_RTCSEL                     ((u32)0x00000300)        /* RTCSEL[1:0] bits (RTC clock source selection) */
N#define  RCC_BDCR_RTCSEL_0                   ((u32)0x00000100)        /* Bit 0 */
N#define  RCC_BDCR_RTCSEL_1                   ((u32)0x00000200)        /* Bit 1 */
N/* RTC congiguration */
N#define  RCC_BDCR_RTCSEL_NOCLOCK             ((u32)0x00000000)        /* No clock */
N#define  RCC_BDCR_RTCSEL_LSE                 ((u32)0x00000100)        /* LSE oscillator clock used as RTC clock */
N#define  RCC_BDCR_RTCSEL_LSI                 ((u32)0x00000200)        /* LSI oscillator clock used as RTC clock */
N#define  RCC_BDCR_RTCSEL_HSE                 ((u32)0x00000300)        /* HSE oscillator clock divided by 128 used as RTC clock */
N
N#define  RCC_BDCR_RTCEN                      ((u32)0x00008000)        /* RTC clock enable */
N#define  RCC_BDCR_BDRST                      ((u32)0x00010000)        /* Backup domain software reset  */
N
N
N/*******************  Bit definition for RCC_CSR register  ********************/  
N#define  RCC_CSR_LSION                       ((u32)0x00000001)        /* Internal Low Speed oscillator enable */
N#define  RCC_CSR_LSIRDY                      ((u32)0x00000002)        /* Internal Low Speed oscillator Ready */
N#define  RCC_CSR_RMVF                        ((u32)0x01000000)        /* Remove reset flag */
N#define  RCC_CSR_PINRSTF                     ((u32)0x04000000)        /* PIN reset flag */
N#define  RCC_CSR_PORRSTF                     ((u32)0x08000000)        /* POR/PDR reset flag */
N#define  RCC_CSR_SFTRSTF                     ((u32)0x10000000)        /* Software Reset flag */
N#define  RCC_CSR_IWDGRSTF                    ((u32)0x20000000)        /* Independent Watchdog reset flag */
N#define  RCC_CSR_WWDGRSTF                    ((u32)0x40000000)        /* Window watchdog reset flag */
N#define  RCC_CSR_LPWRRSTF                    ((u32)0x80000000)        /* Low-Power reset flag */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                General Purpose and Alternate Function IO                   */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for GPIO_CRL register  *******************/
N#define  GPIO_CRL_MODE                       ((u32)0x33333333)        /* Port x mode bits */
N
N#define  GPIO_CRL_MODE0                      ((u32)0x00000003)        /* MODE0[1:0] bits (Port x mode bits, pin 0) */
N#define  GPIO_CRL_MODE0_0                    ((u32)0x00000001)        /* Bit 0 */
N#define  GPIO_CRL_MODE0_1                    ((u32)0x00000002)        /* Bit 1 */
N
N#define  GPIO_CRL_MODE1                      ((u32)0x00000030)        /* MODE1[1:0] bits (Port x mode bits, pin 1) */
N#define  GPIO_CRL_MODE1_0                    ((u32)0x00000010)        /* Bit 0 */
N#define  GPIO_CRL_MODE1_1                    ((u32)0x00000020)        /* Bit 1 */
N
N#define  GPIO_CRL_MODE2                      ((u32)0x00000300)        /* MODE2[1:0] bits (Port x mode bits, pin 2) */
N#define  GPIO_CRL_MODE2_0                    ((u32)0x00000100)        /* Bit 0 */
N#define  GPIO_CRL_MODE2_1                    ((u32)0x00000200)        /* Bit 1 */
N
N#define  GPIO_CRL_MODE3                      ((u32)0x00003000)        /* MODE3[1:0] bits (Port x mode bits, pin 3) */
N#define  GPIO_CRL_MODE3_0                    ((u32)0x00001000)        /* Bit 0 */
N#define  GPIO_CRL_MODE3_1                    ((u32)0x00002000)        /* Bit 1 */
N
N#define  GPIO_CRL_MODE4                      ((u32)0x00030000)        /* MODE4[1:0] bits (Port x mode bits, pin 4) */
N#define  GPIO_CRL_MODE4_0                    ((u32)0x00010000)        /* Bit 0 */
N#define  GPIO_CRL_MODE4_1                    ((u32)0x00020000)        /* Bit 1 */
N
N#define  GPIO_CRL_MODE5                      ((u32)0x00300000)        /* MODE5[1:0] bits (Port x mode bits, pin 5) */
N#define  GPIO_CRL_MODE5_0                    ((u32)0x00100000)        /* Bit 0 */
N#define  GPIO_CRL_MODE5_1                    ((u32)0x00200000)        /* Bit 1 */
N
N#define  GPIO_CRL_MODE6                      ((u32)0x03000000)        /* MODE6[1:0] bits (Port x mode bits, pin 6) */
N#define  GPIO_CRL_MODE6_0                    ((u32)0x01000000)        /* Bit 0 */
N#define  GPIO_CRL_MODE6_1                    ((u32)0x02000000)        /* Bit 1 */
N
N#define  GPIO_CRL_MODE7                      ((u32)0x30000000)        /* MODE7[1:0] bits (Port x mode bits, pin 7) */
N#define  GPIO_CRL_MODE7_0                    ((u32)0x10000000)        /* Bit 0 */
N#define  GPIO_CRL_MODE7_1                    ((u32)0x20000000)        /* Bit 1 */
N
N
N#define  GPIO_CRL_CNF                        ((u32)0xCCCCCCCC)        /* Port x configuration bits */
N
N#define  GPIO_CRL_CNF0                       ((u32)0x0000000C)        /* CNF0[1:0] bits (Port x configuration bits, pin 0) */
N#define  GPIO_CRL_CNF0_0                     ((u32)0x00000004)        /* Bit 0 */
N#define  GPIO_CRL_CNF0_1                     ((u32)0x00000008)        /* Bit 1 */
N
N#define  GPIO_CRL_CNF1                       ((u32)0x000000C0)        /* CNF1[1:0] bits (Port x configuration bits, pin 1) */
N#define  GPIO_CRL_CNF1_0                     ((u32)0x00000040)        /* Bit 0 */
N#define  GPIO_CRL_CNF1_1                     ((u32)0x00000080)        /* Bit 1 */
N
N#define  GPIO_CRL_CNF2                       ((u32)0x00000C00)        /* CNF2[1:0] bits (Port x configuration bits, pin 2) */
N#define  GPIO_CRL_CNF2_0                     ((u32)0x00000400)        /* Bit 0 */
N#define  GPIO_CRL_CNF2_1                     ((u32)0x00000800)        /* Bit 1 */
N
N#define  GPIO_CRL_CNF3                       ((u32)0x0000C000)        /* CNF3[1:0] bits (Port x configuration bits, pin 3) */
N#define  GPIO_CRL_CNF3_0                     ((u32)0x00004000)        /* Bit 0 */
N#define  GPIO_CRL_CNF3_1                     ((u32)0x00008000)        /* Bit 1 */
N
N#define  GPIO_CRL_CNF4                       ((u32)0x000C0000)        /* CNF4[1:0] bits (Port x configuration bits, pin 4) */
N#define  GPIO_CRL_CNF4_0                     ((u32)0x00040000)        /* Bit 0 */
N#define  GPIO_CRL_CNF4_1                     ((u32)0x00080000)        /* Bit 1 */
N
N#define  GPIO_CRL_CNF5                       ((u32)0x00C00000)        /* CNF5[1:0] bits (Port x configuration bits, pin 5) */
N#define  GPIO_CRL_CNF5_0                     ((u32)0x00400000)        /* Bit 0 */
N#define  GPIO_CRL_CNF5_1                     ((u32)0x00800000)        /* Bit 1 */
N
N#define  GPIO_CRL_CNF6                       ((u32)0x0C000000)        /* CNF6[1:0] bits (Port x configuration bits, pin 6) */
N#define  GPIO_CRL_CNF6_0                     ((u32)0x04000000)        /* Bit 0 */
N#define  GPIO_CRL_CNF6_1                     ((u32)0x08000000)        /* Bit 1 */
N
N#define  GPIO_CRL_CNF7                       ((u32)0xC0000000)        /* CNF7[1:0] bits (Port x configuration bits, pin 7) */
N#define  GPIO_CRL_CNF7_0                     ((u32)0x40000000)        /* Bit 0 */
N#define  GPIO_CRL_CNF7_1                     ((u32)0x80000000)        /* Bit 1 */
N
N
N/*******************  Bit definition for GPIO_CRH register  *******************/
N#define  GPIO_CRH_MODE                       ((u32)0x33333333)        /* Port x mode bits */
N
N#define  GPIO_CRH_MODE8                      ((u32)0x00000003)        /* MODE8[1:0] bits (Port x mode bits, pin 8) */
N#define  GPIO_CRH_MODE8_0                    ((u32)0x00000001)        /* Bit 0 */
N#define  GPIO_CRH_MODE8_1                    ((u32)0x00000002)        /* Bit 1 */
N
N#define  GPIO_CRH_MODE9                      ((u32)0x00000030)        /* MODE9[1:0] bits (Port x mode bits, pin 9) */
N#define  GPIO_CRH_MODE9_0                    ((u32)0x00000010)        /* Bit 0 */
N#define  GPIO_CRH_MODE9_1                    ((u32)0x00000020)        /* Bit 1 */
N
N#define  GPIO_CRH_MODE10                     ((u32)0x00000300)        /* MODE10[1:0] bits (Port x mode bits, pin 10) */
N#define  GPIO_CRH_MODE10_0                   ((u32)0x00000100)        /* Bit 0 */
N#define  GPIO_CRH_MODE10_1                   ((u32)0x00000200)        /* Bit 1 */
N
N#define  GPIO_CRH_MODE11                     ((u32)0x00003000)        /* MODE11[1:0] bits (Port x mode bits, pin 11) */
N#define  GPIO_CRH_MODE11_0                   ((u32)0x00001000)        /* Bit 0 */
N#define  GPIO_CRH_MODE11_1                   ((u32)0x00002000)        /* Bit 1 */
N
N#define  GPIO_CRH_MODE12                     ((u32)0x00030000)        /* MODE12[1:0] bits (Port x mode bits, pin 12) */
N#define  GPIO_CRH_MODE12_0                   ((u32)0x00010000)        /* Bit 0 */
N#define  GPIO_CRH_MODE12_1                   ((u32)0x00020000)        /* Bit 1 */
N
N#define  GPIO_CRH_MODE13                     ((u32)0x00300000)        /* MODE13[1:0] bits (Port x mode bits, pin 13) */
N#define  GPIO_CRH_MODE13_0                   ((u32)0x00100000)        /* Bit 0 */
N#define  GPIO_CRH_MODE13_1                   ((u32)0x00200000)        /* Bit 1 */
N
N#define  GPIO_CRH_MODE14                     ((u32)0x03000000)        /* MODE14[1:0] bits (Port x mode bits, pin 14) */
N#define  GPIO_CRH_MODE14_0                   ((u32)0x01000000)        /* Bit 0 */
N#define  GPIO_CRH_MODE14_1                   ((u32)0x02000000)        /* Bit 1 */
N
N#define  GPIO_CRH_MODE15                     ((u32)0x30000000)        /* MODE15[1:0] bits (Port x mode bits, pin 15) */
N#define  GPIO_CRH_MODE15_0                   ((u32)0x10000000)        /* Bit 0 */
N#define  GPIO_CRH_MODE15_1                   ((u32)0x20000000)        /* Bit 1 */
N
N
N#define  GPIO_CRH_CNF                        ((u32)0xCCCCCCCC)        /* Port x configuration bits */
N
N#define  GPIO_CRH_CNF8                       ((u32)0x0000000C)        /* CNF8[1:0] bits (Port x configuration bits, pin 8) */
N#define  GPIO_CRH_CNF8_0                     ((u32)0x00000004)        /* Bit 0 */
N#define  GPIO_CRH_CNF8_1                     ((u32)0x00000008)        /* Bit 1 */
N
N#define  GPIO_CRH_CNF9                       ((u32)0x000000C0)        /* CNF9[1:0] bits (Port x configuration bits, pin 9) */
N#define  GPIO_CRH_CNF9_0                     ((u32)0x00000040)        /* Bit 0 */
N#define  GPIO_CRH_CNF9_1                     ((u32)0x00000080)        /* Bit 1 */
N
N#define  GPIO_CRH_CNF10                      ((u32)0x00000C00)        /* CNF10[1:0] bits (Port x configuration bits, pin 10) */
N#define  GPIO_CRH_CNF10_0                    ((u32)0x00000400)        /* Bit 0 */
N#define  GPIO_CRH_CNF10_1                    ((u32)0x00000800)        /* Bit 1 */
N
N#define  GPIO_CRH_CNF11                      ((u32)0x0000C000)        /* CNF11[1:0] bits (Port x configuration bits, pin 11) */
N#define  GPIO_CRH_CNF11_0                    ((u32)0x00004000)        /* Bit 0 */
N#define  GPIO_CRH_CNF11_1                    ((u32)0x00008000)        /* Bit 1 */
N
N#define  GPIO_CRH_CNF12                      ((u32)0x000C0000)        /* CNF12[1:0] bits (Port x configuration bits, pin 12) */
N#define  GPIO_CRH_CNF12_0                    ((u32)0x00040000)        /* Bit 0 */
N#define  GPIO_CRH_CNF12_1                    ((u32)0x00080000)        /* Bit 1 */
N
N#define  GPIO_CRH_CNF13                      ((u32)0x00C00000)        /* CNF13[1:0] bits (Port x configuration bits, pin 13) */
N#define  GPIO_CRH_CNF13_0                    ((u32)0x00400000)        /* Bit 0 */
N#define  GPIO_CRH_CNF13_1                    ((u32)0x00800000)        /* Bit 1 */
N
N#define  GPIO_CRH_CNF14                      ((u32)0x0C000000)        /* CNF14[1:0] bits (Port x configuration bits, pin 14) */
N#define  GPIO_CRH_CNF14_0                    ((u32)0x04000000)        /* Bit 0 */
N#define  GPIO_CRH_CNF14_1                    ((u32)0x08000000)        /* Bit 1 */
N
N#define  GPIO_CRH_CNF15                      ((u32)0xC0000000)        /* CNF15[1:0] bits (Port x configuration bits, pin 15) */
N#define  GPIO_CRH_CNF15_0                    ((u32)0x40000000)        /* Bit 0 */
N#define  GPIO_CRH_CNF15_1                    ((u32)0x80000000)        /* Bit 1 */
N
N
N/*******************  Bit definition for GPIO_IDR register  *******************/
N#define GPIO_IDR_IDR0                        ((u16)0x0001)            /* Port input data, bit 0 */
N#define GPIO_IDR_IDR1                        ((u16)0x0002)            /* Port input data, bit 1 */
N#define GPIO_IDR_IDR2                        ((u16)0x0004)            /* Port input data, bit 2 */
N#define GPIO_IDR_IDR3                        ((u16)0x0008)            /* Port input data, bit 3 */
N#define GPIO_IDR_IDR4                        ((u16)0x0010)            /* Port input data, bit 4 */
N#define GPIO_IDR_IDR5                        ((u16)0x0020)            /* Port input data, bit 5 */
N#define GPIO_IDR_IDR6                        ((u16)0x0040)            /* Port input data, bit 6 */
N#define GPIO_IDR_IDR7                        ((u16)0x0080)            /* Port input data, bit 7 */
N#define GPIO_IDR_IDR8                        ((u16)0x0100)            /* Port input data, bit 8 */
N#define GPIO_IDR_IDR9                        ((u16)0x0200)            /* Port input data, bit 9 */
N#define GPIO_IDR_IDR10                       ((u16)0x0400)            /* Port input data, bit 10 */
N#define GPIO_IDR_IDR11                       ((u16)0x0800)            /* Port input data, bit 11 */
N#define GPIO_IDR_IDR12                       ((u16)0x1000)            /* Port input data, bit 12 */
N#define GPIO_IDR_IDR13                       ((u16)0x2000)            /* Port input data, bit 13 */
N#define GPIO_IDR_IDR14                       ((u16)0x4000)            /* Port input data, bit 14 */
N#define GPIO_IDR_IDR15                       ((u16)0x8000)            /* Port input data, bit 15 */
N
N
N/*******************  Bit definition for GPIO_ODR register  *******************/
N#define GPIO_ODR_ODR0                        ((u16)0x0001)            /* Port output data, bit 0 */
N#define GPIO_ODR_ODR1                        ((u16)0x0002)            /* Port output data, bit 1 */
N#define GPIO_ODR_ODR2                        ((u16)0x0004)            /* Port output data, bit 2 */
N#define GPIO_ODR_ODR3                        ((u16)0x0008)            /* Port output data, bit 3 */
N#define GPIO_ODR_ODR4                        ((u16)0x0010)            /* Port output data, bit 4 */
N#define GPIO_ODR_ODR5                        ((u16)0x0020)            /* Port output data, bit 5 */
N#define GPIO_ODR_ODR6                        ((u16)0x0040)            /* Port output data, bit 6 */
N#define GPIO_ODR_ODR7                        ((u16)0x0080)            /* Port output data, bit 7 */
N#define GPIO_ODR_ODR8                        ((u16)0x0100)            /* Port output data, bit 8 */
N#define GPIO_ODR_ODR9                        ((u16)0x0200)            /* Port output data, bit 9 */
N#define GPIO_ODR_ODR10                       ((u16)0x0400)            /* Port output data, bit 10 */
N#define GPIO_ODR_ODR11                       ((u16)0x0800)            /* Port output data, bit 11 */
N#define GPIO_ODR_ODR12                       ((u16)0x1000)            /* Port output data, bit 12 */
N#define GPIO_ODR_ODR13                       ((u16)0x2000)            /* Port output data, bit 13 */
N#define GPIO_ODR_ODR14                       ((u16)0x4000)            /* Port output data, bit 14 */
N#define GPIO_ODR_ODR15                       ((u16)0x8000)            /* Port output data, bit 15 */
N
N
N/******************  Bit definition for GPIO_BSRR register  *******************/
N#define GPIO_BSRR_BS0                        ((u32)0x00000001)        /* Port x Set bit 0 */
N#define GPIO_BSRR_BS1                        ((u32)0x00000002)        /* Port x Set bit 1 */
N#define GPIO_BSRR_BS2                        ((u32)0x00000004)        /* Port x Set bit 2 */
N#define GPIO_BSRR_BS3                        ((u32)0x00000008)        /* Port x Set bit 3 */
N#define GPIO_BSRR_BS4                        ((u32)0x00000010)        /* Port x Set bit 4 */
N#define GPIO_BSRR_BS5                        ((u32)0x00000020)        /* Port x Set bit 5 */
N#define GPIO_BSRR_BS6                        ((u32)0x00000040)        /* Port x Set bit 6 */
N#define GPIO_BSRR_BS7                        ((u32)0x00000080)        /* Port x Set bit 7 */
N#define GPIO_BSRR_BS8                        ((u32)0x00000100)        /* Port x Set bit 8 */
N#define GPIO_BSRR_BS9                        ((u32)0x00000200)        /* Port x Set bit 9 */
N#define GPIO_BSRR_BS10                       ((u32)0x00000400)        /* Port x Set bit 10 */
N#define GPIO_BSRR_BS11                       ((u32)0x00000800)        /* Port x Set bit 11 */
N#define GPIO_BSRR_BS12                       ((u32)0x00001000)        /* Port x Set bit 12 */
N#define GPIO_BSRR_BS13                       ((u32)0x00002000)        /* Port x Set bit 13 */
N#define GPIO_BSRR_BS14                       ((u32)0x00004000)        /* Port x Set bit 14 */
N#define GPIO_BSRR_BS15                       ((u32)0x00008000)        /* Port x Set bit 15 */
N
N#define GPIO_BSRR_BR0                        ((u32)0x00010000)        /* Port x Reset bit 0 */
N#define GPIO_BSRR_BR1                        ((u32)0x00020000)        /* Port x Reset bit 1 */
N#define GPIO_BSRR_BR2                        ((u32)0x00040000)        /* Port x Reset bit 2 */
N#define GPIO_BSRR_BR3                        ((u32)0x00080000)        /* Port x Reset bit 3 */
N#define GPIO_BSRR_BR4                        ((u32)0x00100000)        /* Port x Reset bit 4 */
N#define GPIO_BSRR_BR5                        ((u32)0x00200000)        /* Port x Reset bit 5 */
N#define GPIO_BSRR_BR6                        ((u32)0x00400000)        /* Port x Reset bit 6 */
N#define GPIO_BSRR_BR7                        ((u32)0x00800000)        /* Port x Reset bit 7 */
N#define GPIO_BSRR_BR8                        ((u32)0x01000000)        /* Port x Reset bit 8 */
N#define GPIO_BSRR_BR9                        ((u32)0x02000000)        /* Port x Reset bit 9 */
N#define GPIO_BSRR_BR10                       ((u32)0x04000000)        /* Port x Reset bit 10 */
N#define GPIO_BSRR_BR11                       ((u32)0x08000000)        /* Port x Reset bit 11 */
N#define GPIO_BSRR_BR12                       ((u32)0x10000000)        /* Port x Reset bit 12 */
N#define GPIO_BSRR_BR13                       ((u32)0x20000000)        /* Port x Reset bit 13 */
N#define GPIO_BSRR_BR14                       ((u32)0x40000000)        /* Port x Reset bit 14 */
N#define GPIO_BSRR_BR15                       ((u32)0x80000000)        /* Port x Reset bit 15 */
N
N
N/*******************  Bit definition for GPIO_BRR register  *******************/
N#define GPIO_BRR_BR0                         ((u16)0x0001)            /* Port x Reset bit 0 */
N#define GPIO_BRR_BR1                         ((u16)0x0002)            /* Port x Reset bit 1 */
N#define GPIO_BRR_BR2                         ((u16)0x0004)            /* Port x Reset bit 2 */
N#define GPIO_BRR_BR3                         ((u16)0x0008)            /* Port x Reset bit 3 */
N#define GPIO_BRR_BR4                         ((u16)0x0010)            /* Port x Reset bit 4 */
N#define GPIO_BRR_BR5                         ((u16)0x0020)            /* Port x Reset bit 5 */
N#define GPIO_BRR_BR6                         ((u16)0x0040)            /* Port x Reset bit 6 */
N#define GPIO_BRR_BR7                         ((u16)0x0080)            /* Port x Reset bit 7 */
N#define GPIO_BRR_BR8                         ((u16)0x0100)            /* Port x Reset bit 8 */
N#define GPIO_BRR_BR9                         ((u16)0x0200)            /* Port x Reset bit 9 */
N#define GPIO_BRR_BR10                        ((u16)0x0400)            /* Port x Reset bit 10 */
N#define GPIO_BRR_BR11                        ((u16)0x0800)            /* Port x Reset bit 11 */
N#define GPIO_BRR_BR12                        ((u16)0x1000)            /* Port x Reset bit 12 */
N#define GPIO_BRR_BR13                        ((u16)0x2000)            /* Port x Reset bit 13 */
N#define GPIO_BRR_BR14                        ((u16)0x4000)            /* Port x Reset bit 14 */
N#define GPIO_BRR_BR15                        ((u16)0x8000)            /* Port x Reset bit 15 */
N
N
N/******************  Bit definition for GPIO_LCKR register  *******************/
N#define GPIO_LCKR_LCK0                       ((u32)0x00000001)        /* Port x Lock bit 0 */
N#define GPIO_LCKR_LCK1                       ((u32)0x00000002)        /* Port x Lock bit 1 */
N#define GPIO_LCKR_LCK2                       ((u32)0x00000004)        /* Port x Lock bit 2 */
N#define GPIO_LCKR_LCK3                       ((u32)0x00000008)        /* Port x Lock bit 3 */
N#define GPIO_LCKR_LCK4                       ((u32)0x00000010)        /* Port x Lock bit 4 */
N#define GPIO_LCKR_LCK5                       ((u32)0x00000020)        /* Port x Lock bit 5 */
N#define GPIO_LCKR_LCK6                       ((u32)0x00000040)        /* Port x Lock bit 6 */
N#define GPIO_LCKR_LCK7                       ((u32)0x00000080)        /* Port x Lock bit 7 */
N#define GPIO_LCKR_LCK8                       ((u32)0x00000100)        /* Port x Lock bit 8 */
N#define GPIO_LCKR_LCK9                       ((u32)0x00000200)        /* Port x Lock bit 9 */
N#define GPIO_LCKR_LCK10                      ((u32)0x00000400)        /* Port x Lock bit 10 */
N#define GPIO_LCKR_LCK11                      ((u32)0x00000800)        /* Port x Lock bit 11 */
N#define GPIO_LCKR_LCK12                      ((u32)0x00001000)        /* Port x Lock bit 12 */
N#define GPIO_LCKR_LCK13                      ((u32)0x00002000)        /* Port x Lock bit 13 */
N#define GPIO_LCKR_LCK14                      ((u32)0x00004000)        /* Port x Lock bit 14 */
N#define GPIO_LCKR_LCK15                      ((u32)0x00008000)        /* Port x Lock bit 15 */
N#define GPIO_LCKR_LCKK                       ((u32)0x00010000)        /* Lock key */
N
N
N/*----------------------------------------------------------------------------*/
N
N
N/******************  Bit definition for AFIO_EVCR register  *******************/
N#define AFIO_EVCR_PIN                        ((u8)0x0F)               /* PIN[3:0] bits (Pin selection) */
N#define AFIO_EVCR_PIN_0                      ((u8)0x01)               /* Bit 0 */
N#define AFIO_EVCR_PIN_1                      ((u8)0x02)               /* Bit 1 */
N#define AFIO_EVCR_PIN_2                      ((u8)0x04)               /* Bit 2 */
N#define AFIO_EVCR_PIN_3                      ((u8)0x08)               /* Bit 3 */
N
N/* PIN configuration */
N#define AFIO_EVCR_PIN_PX0                    ((u8)0x00)               /* Pin 0 selected */
N#define AFIO_EVCR_PIN_PX1                    ((u8)0x01)               /* Pin 1 selected */
N#define AFIO_EVCR_PIN_PX2                    ((u8)0x02)               /* Pin 2 selected */
N#define AFIO_EVCR_PIN_PX3                    ((u8)0x03)               /* Pin 3 selected */
N#define AFIO_EVCR_PIN_PX4                    ((u8)0x04)               /* Pin 4 selected */
N#define AFIO_EVCR_PIN_PX5                    ((u8)0x05)               /* Pin 5 selected */
N#define AFIO_EVCR_PIN_PX6                    ((u8)0x06)               /* Pin 6 selected */
N#define AFIO_EVCR_PIN_PX7                    ((u8)0x07)               /* Pin 7 selected */
N#define AFIO_EVCR_PIN_PX8                    ((u8)0x08)               /* Pin 8 selected */
N#define AFIO_EVCR_PIN_PX9                    ((u8)0x09)               /* Pin 9 selected */
N#define AFIO_EVCR_PIN_PX10                   ((u8)0x0A)               /* Pin 10 selected */
N#define AFIO_EVCR_PIN_PX11                   ((u8)0x0B)               /* Pin 11 selected */
N#define AFIO_EVCR_PIN_PX12                   ((u8)0x0C)               /* Pin 12 selected */
N#define AFIO_EVCR_PIN_PX13                   ((u8)0x0D)               /* Pin 13 selected */
N#define AFIO_EVCR_PIN_PX14                   ((u8)0x0E)               /* Pin 14 selected */
N#define AFIO_EVCR_PIN_PX15                   ((u8)0x0F)               /* Pin 15 selected */
N
N#define AFIO_EVCR_PORT                       ((u8)0x70)               /* PORT[2:0] bits (Port selection) */
N#define AFIO_EVCR_PORT_0                     ((u8)0x10)               /* Bit 0 */
N#define AFIO_EVCR_PORT_1                     ((u8)0x20)               /* Bit 1 */
N#define AFIO_EVCR_PORT_2                     ((u8)0x40)               /* Bit 2 */
N
N/* PORT configuration */
N#define AFIO_EVCR_PORT_PA                    ((u8)0x00)               /* Port A selected */
N#define AFIO_EVCR_PORT_PB                    ((u8)0x10)               /* Port B selected */
N#define AFIO_EVCR_PORT_PC                    ((u8)0x20)               /* Port C selected */
N#define AFIO_EVCR_PORT_PD                    ((u8)0x30)               /* Port D selected */
N#define AFIO_EVCR_PORT_PE                    ((u8)0x40)               /* Port E selected */
N
N#define AFIO_EVCR_EVOE                       ((u8)0x80)               /* Event Output Enable */
N
N
N/******************  Bit definition for AFIO_MAPR register  *******************/
N#define AFIO_MAPR_SPI1 _REMAP                ((u32)0x00000001)        /* SPI1 remapping */
N#define AFIO_MAPR_I2C1_REMAP                 ((u32)0x00000002)        /* I2C1 remapping */
N#define AFIO_MAPR_USART1_REMAP               ((u32)0x00000004)        /* USART1 remapping */
N#define AFIO_MAPR_USART2_REMAP               ((u32)0x00000008)        /* USART2 remapping */
N
N#define AFIO_MAPR_USART3_REMAP               ((u32)0x00000030)        /* USART3_REMAP[1:0] bits (USART3 remapping) */
N#define AFIO_MAPR_USART3_REMAP_0             ((u32)0x00000010)        /* Bit 0 */
N#define AFIO_MAPR_USART3_REMAP_1             ((u32)0x00000020)        /* Bit 1 */
N
N/* USART3_REMAP configuration */
N#define AFIO_MAPR_USART3_REMAP_NOREMAP       ((u32)0x00000000)        /* No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14) */
N#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP  ((u32)0x00000010)        /* Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14) */
N#define AFIO_MAPR_USART3_REMAP_FULLREMAP     ((u32)0x00000030)        /* Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12) */
N
N#define AFIO_MAPR_TIM1_REMAP                 ((u32)0x000000C0)        /* TIM1_REMAP[1:0] bits (TIM1 remapping) */
N#define AFIO_MAPR_TIM1_REMAP_0               ((u32)0x00000040)        /* Bit 0 */
N#define AFIO_MAPR_TIM1_REMAP_1               ((u32)0x00000080)        /* Bit 1 */
N
N/* TIM1_REMAP configuration */
N#define AFIO_MAPR_TIM1_REMAP_NOREMAP         ((u32)0x00000000)        /* No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) */
N#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP    ((u32)0x00000040)        /* Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) */
N#define AFIO_MAPR_TIM1_REMAP_FULLREMAP       ((u32)0x000000C0)        /* Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) */
N
N#define AFIO_MAPR_TIM2_REMAP                 ((u32)0x00000300)        /* TIM2_REMAP[1:0] bits (TIM2 remapping) */
N#define AFIO_MAPR_TIM2_REMAP_0               ((u32)0x00000100)        /* Bit 0 */
N#define AFIO_MAPR_TIM2_REMAP_1               ((u32)0x00000200)        /* Bit 1 */
N
N/* TIM2_REMAP configuration */
N#define AFIO_MAPR_TIM2_REMAP_NOREMAP         ((u32)0x00000000)        /* No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) */
N#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1   ((u32)0x00000100)        /* Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) */
N#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2   ((u32)0x00000200)        /* Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) */
N#define AFIO_MAPR_TIM2_REMAP_FULLREMAP       ((u32)0x00000300)        /* Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) */
N
N#define AFIO_MAPR_TIM3_REMAP                 ((u32)0x00000C00)        /* TIM3_REMAP[1:0] bits (TIM3 remapping) */
N#define AFIO_MAPR_TIM3_REMAP_0               ((u32)0x00000400)        /* Bit 0 */
N#define AFIO_MAPR_TIM3_REMAP_1               ((u32)0x00000800)        /* Bit 1 */
N
N/* TIM3_REMAP configuration */
N#define AFIO_MAPR_TIM3_REMAP_NOREMAP         ((u32)0x00000000)        /* No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) */
N#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP    ((u32)0x00000800)        /* Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) */
N#define AFIO_MAPR_TIM3_REMAP_FULLREMAP       ((u32)0x00000C00)        /* Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) */
N
N#define AFIO_MAPR_TIM4_REMAP                 ((u32)0x00001000)        /* Port D0/Port D1 mapping on OSC_IN/OSC_OUT */
N
N#define AFIO_MAPR_CAN_REMAP                  ((u32)0x00006000)        /* CAN_REMAP[1:0] bits (CAN Alternate function remapping) */
N#define AFIO_MAPR_CAN_REMAP_0                ((u32)0x00002000)        /* Bit 0 */
N#define AFIO_MAPR_CAN_REMAP_1                ((u32)0x00004000)        /* Bit 1 */
N
N/* CAN_REMAP configuration */
N#define AFIO_MAPR_CAN_REMAP_REMAP1           ((u32)0x00000000)        /* CANRX mapped to PA11, CANTX mapped to PA12 */
N#define AFIO_MAPR_CAN_REMAP_REMAP2           ((u32)0x00004000)        /* CANRX mapped to PB8, CANTX mapped to PB9 */
N#define AFIO_MAPR_CAN_REMAP_REMAP3           ((u32)0x00006000)        /* CANRX mapped to PD0, CANTX mapped to PD1 */
N
N#define AFIO_MAPR_PD01_REMAP                 ((u32)0x00008000)        /* Port D0/Port D1 mapping on OSC_IN/OSC_OUT */
N#define AFIO_MAPR_TIM5CH4_IREMAP             ((u32)0x00010000)        /* TIM5 Channel4 Internal Remap */
N#define AFIO_MAPR_ADC1_ETRGINJ_REMAP         ((u32)0x00020000)        /* ADC 1 External Trigger Injected Conversion remapping */
N#define AFIO_MAPR_ADC1_ETRGREG_REMAP         ((u32)0x00040000)        /* ADC 1 External Trigger Regular Conversion remapping */
N#define AFIO_MAPR_ADC2_ETRGINJ_REMAP         ((u32)0x00080000)        /* ADC 2 External Trigger Injected Conversion remapping */
N#define AFIO_MAPR_ADC2_ETRGREG_REMAP         ((u32)0x00100000)        /* ADC 2 External Trigger Regular Conversion remapping */
N
N#define AFIO_MAPR_SWJ_CFG                    ((u32)0x07000000)        /* SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) */
N#define AFIO_MAPR_SWJ_CFG_0                  ((u32)0x01000000)        /* Bit 0 */
N#define AFIO_MAPR_SWJ_CFG_1                  ((u32)0x02000000)        /* Bit 1 */
N#define AFIO_MAPR_SWJ_CFG_2                  ((u32)0x04000000)        /* Bit 2 */
N
N/* SWJ_CFG configuration */
N#define AFIO_MAPR_SWJ_CFG_RESET              ((u32)0x00000000)        /* Full SWJ (JTAG-DP + SW-DP) : Reset State */
N#define AFIO_MAPR_SWJ_CFG_NOJNTRST           ((u32)0x01000000)        /* Full SWJ (JTAG-DP + SW-DP) but without JNTRST */
N#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE        ((u32)0x02000000)        /* JTAG-DP Disabled and SW-DP Enabled */
N#define AFIO_MAPR_SWJ_CFG_DISABLE            ((u32)0x04000000)        /* JTAG-DP Disabled and SW-DP Disabled */
N
N
N/*****************  Bit definition for AFIO_EXTICR1 register  *****************/
N#define AFIO_EXTICR1_EXTI0                   ((u16)0x000F)            /* EXTI 0 configuration */
N#define AFIO_EXTICR1_EXTI1                   ((u16)0x00F0)            /* EXTI 1 configuration */
N#define AFIO_EXTICR1_EXTI2                   ((u16)0x0F00)            /* EXTI 2 configuration */
N#define AFIO_EXTICR1_EXTI3                   ((u16)0xF000)            /* EXTI 3 configuration */
N
N/* EXTI0 configuration */
N#define AFIO_EXTICR1_EXTI0_PA                ((u16)0x0000)            /* PA[0] pin */
N#define AFIO_EXTICR1_EXTI0_PB                ((u16)0x0001)            /* PB[0] pin */
N#define AFIO_EXTICR1_EXTI0_PC                ((u16)0x0002)            /* PC[0] pin */
N#define AFIO_EXTICR1_EXTI0_PD                ((u16)0x0003)            /* PD[0] pin */
N#define AFIO_EXTICR1_EXTI0_PE                ((u16)0x0004)            /* PE[0] pin */
N#define AFIO_EXTICR1_EXTI0_PF                ((u16)0x0005)            /* PF[0] pin */
N#define AFIO_EXTICR1_EXTI0_PG                ((u16)0x0006)            /* PG[0] pin */
N
N/* EXTI1 configuration */
N#define AFIO_EXTICR1_EXTI1_PA                ((u16)0x0000)            /* PA[1] pin */
N#define AFIO_EXTICR1_EXTI1_PB                ((u16)0x0010)            /* PB[1] pin */
N#define AFIO_EXTICR1_EXTI1_PC                ((u16)0x0020)            /* PC[1] pin */
N#define AFIO_EXTICR1_EXTI1_PD                ((u16)0x0030)            /* PD[1] pin */
N#define AFIO_EXTICR1_EXTI1_PE                ((u16)0x0040)            /* PE[1] pin */
N#define AFIO_EXTICR1_EXTI1_PF                ((u16)0x0050)            /* PF[1] pin */
N#define AFIO_EXTICR1_EXTI1_PG                ((u16)0x0060)            /* PG[1] pin */
N
N/* EXTI2 configuration */  
N#define AFIO_EXTICR1_EXTI2_PA                ((u16)0x0000)            /* PA[2] pin */
N#define AFIO_EXTICR1_EXTI2_PB                ((u16)0x0100)            /* PB[2] pin */
N#define AFIO_EXTICR1_EXTI2_PC                ((u16)0x0200)            /* PC[2] pin */
N#define AFIO_EXTICR1_EXTI2_PD                ((u16)0x0300)            /* PD[2] pin */
N#define AFIO_EXTICR1_EXTI2_PE                ((u16)0x0400)            /* PE[2] pin */
N#define AFIO_EXTICR1_EXTI2_PF                ((u16)0x0500)            /* PF[2] pin */
N#define AFIO_EXTICR1_EXTI2_PG                ((u16)0x0600)            /* PG[2] pin */
N
N/* EXTI3 configuration */
N#define AFIO_EXTICR1_EXTI3_PA                ((u16)0x0000)            /* PA[3] pin */
N#define AFIO_EXTICR1_EXTI3_PB                ((u16)0x1000)            /* PB[3] pin */
N#define AFIO_EXTICR1_EXTI3_PC                ((u16)0x2000)            /* PC[3] pin */
N#define AFIO_EXTICR1_EXTI3_PD                ((u16)0x3000)            /* PD[3] pin */
N#define AFIO_EXTICR1_EXTI3_PE                ((u16)0x4000)            /* PE[3] pin */
N#define AFIO_EXTICR1_EXTI3_PF                ((u16)0x5000)            /* PF[3] pin */
N#define AFIO_EXTICR1_EXTI3_PG                ((u16)0x6000)            /* PG[3] pin */
N
N
N/*****************  Bit definition for AFIO_EXTICR2 register  *****************/
N#define AFIO_EXTICR2_EXTI4                   ((u16)0x000F)            /* EXTI 4 configuration */
N#define AFIO_EXTICR2_EXTI5                   ((u16)0x00F0)            /* EXTI 5 configuration */
N#define AFIO_EXTICR2_EXTI6                   ((u16)0x0F00)            /* EXTI 6 configuration */
N#define AFIO_EXTICR2_EXTI7                   ((u16)0xF000)            /* EXTI 7 configuration */
N
N/* EXTI4 configuration */
N#define AFIO_EXTICR2_EXTI4_PA                ((u16)0x0000)            /* PA[4] pin */
N#define AFIO_EXTICR2_EXTI4_PB                ((u16)0x0001)            /* PB[4] pin */
N#define AFIO_EXTICR2_EXTI4_PC                ((u16)0x0002)            /* PC[4] pin */
N#define AFIO_EXTICR2_EXTI4_PD                ((u16)0x0003)            /* PD[4] pin */
N#define AFIO_EXTICR2_EXTI4_PE                ((u16)0x0004)            /* PE[4] pin */
N#define AFIO_EXTICR2_EXTI4_PF                ((u16)0x0005)            /* PF[4] pin */
N#define AFIO_EXTICR2_EXTI4_PG                ((u16)0x0006)            /* PG[4] pin */
N
N/* EXTI5 configuration */
N#define AFIO_EXTICR2_EXTI5_PA                ((u16)0x0000)            /* PA[5] pin */
N#define AFIO_EXTICR2_EXTI5_PB                ((u16)0x0010)            /* PB[5] pin */
N#define AFIO_EXTICR2_EXTI5_PC                ((u16)0x0020)            /* PC[5] pin */
N#define AFIO_EXTICR2_EXTI5_PD                ((u16)0x0030)            /* PD[5] pin */
N#define AFIO_EXTICR2_EXTI5_PE                ((u16)0x0040)            /* PE[5] pin */
N#define AFIO_EXTICR2_EXTI5_PF                ((u16)0x0050)            /* PF[5] pin */
N#define AFIO_EXTICR2_EXTI5_PG                ((u16)0x0060)            /* PG[5] pin */
N
N/* EXTI6 configuration */  
N#define AFIO_EXTICR2_EXTI6_PA                ((u16)0x0000)            /* PA[6] pin */
N#define AFIO_EXTICR2_EXTI6_PB                ((u16)0x0100)            /* PB[6] pin */
N#define AFIO_EXTICR2_EXTI6_PC                ((u16)0x0200)            /* PC[6] pin */
N#define AFIO_EXTICR2_EXTI6_PD                ((u16)0x0300)            /* PD[6] pin */
N#define AFIO_EXTICR2_EXTI6_PE                ((u16)0x0400)            /* PE[6] pin */
N#define AFIO_EXTICR2_EXTI6_PF                ((u16)0x0500)            /* PF[6] pin */
N#define AFIO_EXTICR2_EXTI6_PG                ((u16)0x0600)            /* PG[6] pin */
N
N/* EXTI7 configuration */
N#define AFIO_EXTICR2_EXTI7_PA                ((u16)0x0000)            /* PA[7] pin */
N#define AFIO_EXTICR2_EXTI7_PB                ((u16)0x1000)            /* PB[7] pin */
N#define AFIO_EXTICR2_EXTI7_PC                ((u16)0x2000)            /* PC[7] pin */
N#define AFIO_EXTICR2_EXTI7_PD                ((u16)0x3000)            /* PD[7] pin */
N#define AFIO_EXTICR2_EXTI7_PE                ((u16)0x4000)            /* PE[7] pin */
N#define AFIO_EXTICR2_EXTI7_PF                ((u16)0x5000)            /* PF[7] pin */
N#define AFIO_EXTICR2_EXTI7_PG                ((u16)0x6000)            /* PG[7] pin */
N
N
N/*****************  Bit definition for AFIO_EXTICR3 register  *****************/
N#define AFIO_EXTICR3_EXTI8                   ((u16)0x000F)            /* EXTI 8 configuration */
N#define AFIO_EXTICR3_EXTI9                   ((u16)0x00F0)            /* EXTI 9 configuration */
N#define AFIO_EXTICR3_EXTI10                  ((u16)0x0F00)            /* EXTI 10 configuration */
N#define AFIO_EXTICR3_EXTI11                  ((u16)0xF000)            /* EXTI 11 configuration */
N
N/* EXTI8 configuration */
N#define AFIO_EXTICR3_EXTI8_PA                ((u16)0x0000)            /* PA[8] pin */
N#define AFIO_EXTICR3_EXTI8_PB                ((u16)0x0001)            /* PB[8] pin */
N#define AFIO_EXTICR3_EXTI8_PC                ((u16)0x0002)            /* PC[8] pin */
N#define AFIO_EXTICR3_EXTI8_PD                ((u16)0x0003)            /* PD[8] pin */
N#define AFIO_EXTICR3_EXTI8_PE                ((u16)0x0004)            /* PE[8] pin */
N#define AFIO_EXTICR3_EXTI8_PF                ((u16)0x0005)            /* PF[8] pin */
N#define AFIO_EXTICR3_EXTI8_PG                ((u16)0x0006)            /* PG[8] pin */
N
N/* EXTI9 configuration */
N#define AFIO_EXTICR3_EXTI9_PA                ((u16)0x0000)            /* PA[9] pin */
N#define AFIO_EXTICR3_EXTI9_PB                ((u16)0x0010)            /* PB[9] pin */
N#define AFIO_EXTICR3_EXTI9_PC                ((u16)0x0020)            /* PC[9] pin */
N#define AFIO_EXTICR3_EXTI9_PD                ((u16)0x0030)            /* PD[9] pin */
N#define AFIO_EXTICR3_EXTI9_PE                ((u16)0x0040)            /* PE[9] pin */
N#define AFIO_EXTICR3_EXTI9_PF                ((u16)0x0050)            /* PF[9] pin */
N#define AFIO_EXTICR3_EXTI9_PG                ((u16)0x0060)            /* PG[9] pin */
N
N/* EXTI10 configuration */  
N#define AFIO_EXTICR3_EXTI10_PA               ((u16)0x0000)            /* PA[10] pin */
N#define AFIO_EXTICR3_EXTI10_PB               ((u16)0x0100)            /* PB[10] pin */
N#define AFIO_EXTICR3_EXTI10_PC               ((u16)0x0200)            /* PC[10] pin */
N#define AFIO_EXTICR3_EXTI10_PD               ((u16)0x0300)            /* PD[10] pin */
N#define AFIO_EXTICR3_EXTI10_PE               ((u16)0x0400)            /* PE[10] pin */
N#define AFIO_EXTICR3_EXTI10_PF               ((u16)0x0500)            /* PF[10] pin */
N#define AFIO_EXTICR3_EXTI10_PG               ((u16)0x0600)            /* PG[10] pin */
N
N/* EXTI11 configuration */
N#define AFIO_EXTICR3_EXTI11_PA               ((u16)0x0000)            /* PA[11] pin */
N#define AFIO_EXTICR3_EXTI11_PB               ((u16)0x1000)            /* PB[11] pin */
N#define AFIO_EXTICR3_EXTI11_PC               ((u16)0x2000)            /* PC[11] pin */
N#define AFIO_EXTICR3_EXTI11_PD               ((u16)0x3000)            /* PD[11] pin */
N#define AFIO_EXTICR3_EXTI11_PE               ((u16)0x4000)            /* PE[11] pin */
N#define AFIO_EXTICR3_EXTI11_PF               ((u16)0x5000)            /* PF[11] pin */
N#define AFIO_EXTICR3_EXTI11_PG               ((u16)0x6000)            /* PG[11] pin */
N
N
N/*****************  Bit definition for AFIO_EXTICR4 register  *****************/
N#define AFIO_EXTICR4_EXTI12                  ((u16)0x000F)            /* EXTI 12 configuration */
N#define AFIO_EXTICR4_EXTI13                  ((u16)0x00F0)            /* EXTI 13 configuration */
N#define AFIO_EXTICR4_EXTI14                  ((u16)0x0F00)            /* EXTI 14 configuration */
N#define AFIO_EXTICR4_EXTI15                  ((u16)0xF000)            /* EXTI 15 configuration */
N
N/* EXTI12 configuration */
N#define AFIO_EXTICR4_EXTI12_PA               ((u16)0x0000)            /* PA[12] pin */
N#define AFIO_EXTICR4_EXTI12_PB               ((u16)0x0001)            /* PB[12] pin */
N#define AFIO_EXTICR4_EXTI12_PC               ((u16)0x0002)            /* PC[12] pin */
N#define AFIO_EXTICR4_EXTI12_PD               ((u16)0x0003)            /* PD[12] pin */
N#define AFIO_EXTICR4_EXTI12_PE               ((u16)0x0004)            /* PE[12] pin */
N#define AFIO_EXTICR4_EXTI12_PF               ((u16)0x0005)            /* PF[12] pin */
N#define AFIO_EXTICR4_EXTI12_PG               ((u16)0x0006)            /* PG[12] pin */
N
N/* EXTI13 configuration */
N#define AFIO_EXTICR4_EXTI13_PA               ((u16)0x0000)            /* PA[13] pin */
N#define AFIO_EXTICR4_EXTI13_PB               ((u16)0x0010)            /* PB[13] pin */
N#define AFIO_EXTICR4_EXTI13_PC               ((u16)0x0020)            /* PC[13] pin */
N#define AFIO_EXTICR4_EXTI13_PD               ((u16)0x0030)            /* PD[13] pin */
N#define AFIO_EXTICR4_EXTI13_PE               ((u16)0x0040)            /* PE[13] pin */
N#define AFIO_EXTICR4_EXTI13_PF               ((u16)0x0050)            /* PF[13] pin */
N#define AFIO_EXTICR4_EXTI13_PG               ((u16)0x0060)            /* PG[13] pin */
N
N/* EXTI14 configuration */  
N#define AFIO_EXTICR4_EXTI14_PA               ((u16)0x0000)            /* PA[14] pin */
N#define AFIO_EXTICR4_EXTI14_PB               ((u16)0x0100)            /* PB[14] pin */
N#define AFIO_EXTICR4_EXTI14_PC               ((u16)0x0200)            /* PC[14] pin */
N#define AFIO_EXTICR4_EXTI14_PD               ((u16)0x0300)            /* PD[14] pin */
N#define AFIO_EXTICR4_EXTI14_PE               ((u16)0x0400)            /* PE[14] pin */
N#define AFIO_EXTICR4_EXTI14_PF               ((u16)0x0500)            /* PF[14] pin */
N#define AFIO_EXTICR4_EXTI14_PG               ((u16)0x0600)            /* PG[14] pin */
N
N/* EXTI15 configuration */
N#define AFIO_EXTICR4_EXTI15_PA               ((u16)0x0000)            /* PA[15] pin */
N#define AFIO_EXTICR4_EXTI15_PB               ((u16)0x1000)            /* PB[15] pin */
N#define AFIO_EXTICR4_EXTI15_PC               ((u16)0x2000)            /* PC[15] pin */
N#define AFIO_EXTICR4_EXTI15_PD               ((u16)0x3000)            /* PD[15] pin */
N#define AFIO_EXTICR4_EXTI15_PE               ((u16)0x4000)            /* PE[15] pin */
N#define AFIO_EXTICR4_EXTI15_PF               ((u16)0x5000)            /* PF[15] pin */
N#define AFIO_EXTICR4_EXTI15_PG               ((u16)0x6000)            /* PG[15] pin */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                               SystemTick                                   */
N/*                                                                            */
N/******************************************************************************/
N
N/*****************  Bit definition for SysTick_CTRL register  *****************/
N#define  SysTick_CTRL_ENABLE                 ((u32)0x00000001)        /* Counter enable */
N#define  SysTick_CTRL_TICKINT                ((u32)0x00000002)        /* Counting down to 0 pends the SysTick handler */
N#define  SysTick_CTRL_CLKSOURCE              ((u32)0x00000004)        /* Clock source */
N#define  SysTick_CTRL_COUNTFLAG              ((u32)0x00010000)        /* Count Flag */
N
N
N/*****************  Bit definition for SysTick_LOAD register  *****************/
N#define  SysTick_LOAD_RELOAD                 ((u32)0x00FFFFFF)        /* Value to load into the SysTick Current Value Register when the counter reaches 0 */
N
N
N/*****************  Bit definition for SysTick_VAL register  ******************/
N#define  SysTick_VAL_CURRENT                 ((u32)0x00FFFFFF)        /* Current value at the time the register is accessed */
N
N
N/*****************  Bit definition for SysTick_CALIB register  ****************/
N#define  SysTick_CALIB_TENMS                 ((u32)0x00FFFFFF)        /* Reload value to use for 10ms timing */
N#define  SysTick_CALIB_SKEW                  ((u32)0x40000000)        /* Calibration value is not exactly 10 ms */
N#define  SysTick_CALIB_NOREF                 ((u32)0x80000000)        /* The reference clock is not provided */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                  Nested Vectored Interrupt Controller                      */
N/*                                                                            */
N/******************************************************************************/
N
N/******************  Bit definition for NVIC_ISER register  *******************/
N#define  NVIC_ISER_SETENA                    ((u32)0xFFFFFFFF)        /* Interrupt set enable bits */
N#define  NVIC_ISER_SETENA_0                  ((u32)0x00000001)        /* bit 0 */
N#define  NVIC_ISER_SETENA_1                  ((u32)0x00000002)        /* bit 1 */
N#define  NVIC_ISER_SETENA_2                  ((u32)0x00000004)        /* bit 2 */
N#define  NVIC_ISER_SETENA_3                  ((u32)0x00000008)        /* bit 3 */
N#define  NVIC_ISER_SETENA_4                  ((u32)0x00000010)        /* bit 4 */
N#define  NVIC_ISER_SETENA_5                  ((u32)0x00000020)        /* bit 5 */
N#define  NVIC_ISER_SETENA_6                  ((u32)0x00000040)        /* bit 6 */
N#define  NVIC_ISER_SETENA_7                  ((u32)0x00000080)        /* bit 7 */
N#define  NVIC_ISER_SETENA_8                  ((u32)0x00000100)        /* bit 8 */
N#define  NVIC_ISER_SETENA_9                  ((u32)0x00000200)        /* bit 9 */
N#define  NVIC_ISER_SETENA_10                 ((u32)0x00000400)        /* bit 10 */
N#define  NVIC_ISER_SETENA_11                 ((u32)0x00000800)        /* bit 11 */
N#define  NVIC_ISER_SETENA_12                 ((u32)0x00001000)        /* bit 12 */
N#define  NVIC_ISER_SETENA_13                 ((u32)0x00002000)        /* bit 13 */
N#define  NVIC_ISER_SETENA_14                 ((u32)0x00004000)        /* bit 14 */
N#define  NVIC_ISER_SETENA_15                 ((u32)0x00008000)        /* bit 15 */
N#define  NVIC_ISER_SETENA_16                 ((u32)0x00010000)        /* bit 16 */
N#define  NVIC_ISER_SETENA_17                 ((u32)0x00020000)        /* bit 17 */
N#define  NVIC_ISER_SETENA_18                 ((u32)0x00040000)        /* bit 18 */
N#define  NVIC_ISER_SETENA_19                 ((u32)0x00080000)        /* bit 19 */
N#define  NVIC_ISER_SETENA_20                 ((u32)0x00100000)        /* bit 20 */
N#define  NVIC_ISER_SETENA_21                 ((u32)0x00200000)        /* bit 21 */
N#define  NVIC_ISER_SETENA_22                 ((u32)0x00400000)        /* bit 22 */
N#define  NVIC_ISER_SETENA_23                 ((u32)0x00800000)        /* bit 23 */
N#define  NVIC_ISER_SETENA_24                 ((u32)0x01000000)        /* bit 24 */
N#define  NVIC_ISER_SETENA_25                 ((u32)0x02000000)        /* bit 25 */
N#define  NVIC_ISER_SETENA_26                 ((u32)0x04000000)        /* bit 26 */
N#define  NVIC_ISER_SETENA_27                 ((u32)0x08000000)        /* bit 27 */
N#define  NVIC_ISER_SETENA_28                 ((u32)0x10000000)        /* bit 28 */
N#define  NVIC_ISER_SETENA_29                 ((u32)0x20000000)        /* bit 29 */
N#define  NVIC_ISER_SETENA_30                 ((u32)0x40000000)        /* bit 30 */
N#define  NVIC_ISER_SETENA_31                 ((u32)0x80000000)        /* bit 31 */
N
N
N
N/******************  Bit definition for NVIC_ICER register  *******************/
N#define  NVIC_ICER_CLRENA                   ((u32)0xFFFFFFFF)        /* Interrupt clear-enable bits */
N#define  NVIC_ICER_CLRENA_0                  ((u32)0x00000001)        /* bit 0 */
N#define  NVIC_ICER_CLRENA_1                  ((u32)0x00000002)        /* bit 1 */
N#define  NVIC_ICER_CLRENA_2                  ((u32)0x00000004)        /* bit 2 */
N#define  NVIC_ICER_CLRENA_3                  ((u32)0x00000008)        /* bit 3 */
N#define  NVIC_ICER_CLRENA_4                  ((u32)0x00000010)        /* bit 4 */
N#define  NVIC_ICER_CLRENA_5                  ((u32)0x00000020)        /* bit 5 */
N#define  NVIC_ICER_CLRENA_6                  ((u32)0x00000040)        /* bit 6 */
N#define  NVIC_ICER_CLRENA_7                  ((u32)0x00000080)        /* bit 7 */
N#define  NVIC_ICER_CLRENA_8                  ((u32)0x00000100)        /* bit 8 */
N#define  NVIC_ICER_CLRENA_9                  ((u32)0x00000200)        /* bit 9 */
N#define  NVIC_ICER_CLRENA_10                 ((u32)0x00000400)        /* bit 10 */
N#define  NVIC_ICER_CLRENA_11                 ((u32)0x00000800)        /* bit 11 */
N#define  NVIC_ICER_CLRENA_12                 ((u32)0x00001000)        /* bit 12 */
N#define  NVIC_ICER_CLRENA_13                 ((u32)0x00002000)        /* bit 13 */
N#define  NVIC_ICER_CLRENA_14                 ((u32)0x00004000)        /* bit 14 */
N#define  NVIC_ICER_CLRENA_15                 ((u32)0x00008000)        /* bit 15 */
N#define  NVIC_ICER_CLRENA_16                 ((u32)0x00010000)        /* bit 16 */
N#define  NVIC_ICER_CLRENA_17                 ((u32)0x00020000)        /* bit 17 */
N#define  NVIC_ICER_CLRENA_18                 ((u32)0x00040000)        /* bit 18 */
N#define  NVIC_ICER_CLRENA_19                 ((u32)0x00080000)        /* bit 19 */
N#define  NVIC_ICER_CLRENA_20                 ((u32)0x00100000)        /* bit 20 */
N#define  NVIC_ICER_CLRENA_21                 ((u32)0x00200000)        /* bit 21 */
N#define  NVIC_ICER_CLRENA_22                 ((u32)0x00400000)        /* bit 22 */
N#define  NVIC_ICER_CLRENA_23                 ((u32)0x00800000)        /* bit 23 */
N#define  NVIC_ICER_CLRENA_24                 ((u32)0x01000000)        /* bit 24 */
N#define  NVIC_ICER_CLRENA_25                 ((u32)0x02000000)        /* bit 25 */
N#define  NVIC_ICER_CLRENA_26                 ((u32)0x04000000)        /* bit 26 */
N#define  NVIC_ICER_CLRENA_27                 ((u32)0x08000000)        /* bit 27 */
N#define  NVIC_ICER_CLRENA_28                 ((u32)0x10000000)        /* bit 28 */
N#define  NVIC_ICER_CLRENA_29                 ((u32)0x20000000)        /* bit 29 */
N#define  NVIC_ICER_CLRENA_30                 ((u32)0x40000000)        /* bit 30 */
N#define  NVIC_ICER_CLRENA_31                 ((u32)0x80000000)        /* bit 31 */
N
N
N/******************  Bit definition for NVIC_ISPR register  *******************/
N#define  NVIC_ISPR_SETPEND                   ((u32)0xFFFFFFFF)        /* Interrupt set-pending bits */
N#define  NVIC_ISPR_SETPEND_0                 ((u32)0x00000001)        /* bit 0 */
N#define  NVIC_ISPR_SETPEND_1                 ((u32)0x00000002)        /* bit 1 */
N#define  NVIC_ISPR_SETPEND_2                 ((u32)0x00000004)        /* bit 2 */
N#define  NVIC_ISPR_SETPEND_3                 ((u32)0x00000008)        /* bit 3 */
N#define  NVIC_ISPR_SETPEND_4                 ((u32)0x00000010)        /* bit 4 */
N#define  NVIC_ISPR_SETPEND_5                 ((u32)0x00000020)        /* bit 5 */
N#define  NVIC_ISPR_SETPEND_6                 ((u32)0x00000040)        /* bit 6 */
N#define  NVIC_ISPR_SETPEND_7                 ((u32)0x00000080)        /* bit 7 */
N#define  NVIC_ISPR_SETPEND_8                 ((u32)0x00000100)        /* bit 8 */
N#define  NVIC_ISPR_SETPEND_9                 ((u32)0x00000200)        /* bit 9 */
N#define  NVIC_ISPR_SETPEND_10                ((u32)0x00000400)        /* bit 10 */
N#define  NVIC_ISPR_SETPEND_11                ((u32)0x00000800)        /* bit 11 */
N#define  NVIC_ISPR_SETPEND_12                ((u32)0x00001000)        /* bit 12 */
N#define  NVIC_ISPR_SETPEND_13                ((u32)0x00002000)        /* bit 13 */
N#define  NVIC_ISPR_SETPEND_14                ((u32)0x00004000)        /* bit 14 */
N#define  NVIC_ISPR_SETPEND_15                ((u32)0x00008000)        /* bit 15 */
N#define  NVIC_ISPR_SETPEND_16                ((u32)0x00010000)        /* bit 16 */
N#define  NVIC_ISPR_SETPEND_17                ((u32)0x00020000)        /* bit 17 */
N#define  NVIC_ISPR_SETPEND_18                ((u32)0x00040000)        /* bit 18 */
N#define  NVIC_ISPR_SETPEND_19                ((u32)0x00080000)        /* bit 19 */
N#define  NVIC_ISPR_SETPEND_20                ((u32)0x00100000)        /* bit 20 */
N#define  NVIC_ISPR_SETPEND_21                ((u32)0x00200000)        /* bit 21 */
N#define  NVIC_ISPR_SETPEND_22                ((u32)0x00400000)        /* bit 22 */
N#define  NVIC_ISPR_SETPEND_23                ((u32)0x00800000)        /* bit 23 */
N#define  NVIC_ISPR_SETPEND_24                ((u32)0x01000000)        /* bit 24 */
N#define  NVIC_ISPR_SETPEND_25                ((u32)0x02000000)        /* bit 25 */
N#define  NVIC_ISPR_SETPEND_26                ((u32)0x04000000)        /* bit 26 */
N#define  NVIC_ISPR_SETPEND_27                ((u32)0x08000000)        /* bit 27 */
N#define  NVIC_ISPR_SETPEND_28                ((u32)0x10000000)        /* bit 28 */
N#define  NVIC_ISPR_SETPEND_29                ((u32)0x20000000)        /* bit 29 */
N#define  NVIC_ISPR_SETPEND_30                ((u32)0x40000000)        /* bit 30 */
N#define  NVIC_ISPR_SETPEND_31                ((u32)0x80000000)        /* bit 31 */
N
N
N/******************  Bit definition for NVIC_ICPR register  *******************/
N#define  NVIC_ICPR_CLRPEND                   ((u32)0xFFFFFFFF)        /* Interrupt clear-pending bits */
N#define  NVIC_ICPR_CLRPEND_0                 ((u32)0x00000001)        /* bit 0 */
N#define  NVIC_ICPR_CLRPEND_1                 ((u32)0x00000002)        /* bit 1 */
N#define  NVIC_ICPR_CLRPEND_2                 ((u32)0x00000004)        /* bit 2 */
N#define  NVIC_ICPR_CLRPEND_3                 ((u32)0x00000008)        /* bit 3 */
N#define  NVIC_ICPR_CLRPEND_4                 ((u32)0x00000010)        /* bit 4 */
N#define  NVIC_ICPR_CLRPEND_5                 ((u32)0x00000020)        /* bit 5 */
N#define  NVIC_ICPR_CLRPEND_6                 ((u32)0x00000040)        /* bit 6 */
N#define  NVIC_ICPR_CLRPEND_7                 ((u32)0x00000080)        /* bit 7 */
N#define  NVIC_ICPR_CLRPEND_8                 ((u32)0x00000100)        /* bit 8 */
N#define  NVIC_ICPR_CLRPEND_9                 ((u32)0x00000200)        /* bit 9 */
N#define  NVIC_ICPR_CLRPEND_10                ((u32)0x00000400)        /* bit 10 */
N#define  NVIC_ICPR_CLRPEND_11                ((u32)0x00000800)        /* bit 11 */
N#define  NVIC_ICPR_CLRPEND_12                ((u32)0x00001000)        /* bit 12 */
N#define  NVIC_ICPR_CLRPEND_13                ((u32)0x00002000)        /* bit 13 */
N#define  NVIC_ICPR_CLRPEND_14                ((u32)0x00004000)        /* bit 14 */
N#define  NVIC_ICPR_CLRPEND_15                ((u32)0x00008000)        /* bit 15 */
N#define  NVIC_ICPR_CLRPEND_16                ((u32)0x00010000)        /* bit 16 */
N#define  NVIC_ICPR_CLRPEND_17                ((u32)0x00020000)        /* bit 17 */
N#define  NVIC_ICPR_CLRPEND_18                ((u32)0x00040000)        /* bit 18 */
N#define  NVIC_ICPR_CLRPEND_19                ((u32)0x00080000)        /* bit 19 */
N#define  NVIC_ICPR_CLRPEND_20                ((u32)0x00100000)        /* bit 20 */
N#define  NVIC_ICPR_CLRPEND_21                ((u32)0x00200000)        /* bit 21 */
N#define  NVIC_ICPR_CLRPEND_22                ((u32)0x00400000)        /* bit 22 */
N#define  NVIC_ICPR_CLRPEND_23                ((u32)0x00800000)        /* bit 23 */
N#define  NVIC_ICPR_CLRPEND_24                ((u32)0x01000000)        /* bit 24 */
N#define  NVIC_ICPR_CLRPEND_25                ((u32)0x02000000)        /* bit 25 */
N#define  NVIC_ICPR_CLRPEND_26                ((u32)0x04000000)        /* bit 26 */
N#define  NVIC_ICPR_CLRPEND_27                ((u32)0x08000000)        /* bit 27 */
N#define  NVIC_ICPR_CLRPEND_28                ((u32)0x10000000)        /* bit 28 */
N#define  NVIC_ICPR_CLRPEND_29                ((u32)0x20000000)        /* bit 29 */
N#define  NVIC_ICPR_CLRPEND_30                ((u32)0x40000000)        /* bit 30 */
N#define  NVIC_ICPR_CLRPEND_31                ((u32)0x80000000)        /* bit 31 */
N
N
N/******************  Bit definition for NVIC_IABR register  *******************/
N#define  NVIC_IABR_ACTIVE                    ((u32)0xFFFFFFFF)        /* Interrupt active flags */
N#define  NVIC_IABR_ACTIVE_0                  ((u32)0x00000001)        /* bit 0 */
N#define  NVIC_IABR_ACTIVE_1                  ((u32)0x00000002)        /* bit 1 */
N#define  NVIC_IABR_ACTIVE_2                  ((u32)0x00000004)        /* bit 2 */
N#define  NVIC_IABR_ACTIVE_3                  ((u32)0x00000008)        /* bit 3 */
N#define  NVIC_IABR_ACTIVE_4                  ((u32)0x00000010)        /* bit 4 */
N#define  NVIC_IABR_ACTIVE_5                  ((u32)0x00000020)        /* bit 5 */
N#define  NVIC_IABR_ACTIVE_6                  ((u32)0x00000040)        /* bit 6 */
N#define  NVIC_IABR_ACTIVE_7                  ((u32)0x00000080)        /* bit 7 */
N#define  NVIC_IABR_ACTIVE_8                  ((u32)0x00000100)        /* bit 8 */
N#define  NVIC_IABR_ACTIVE_9                  ((u32)0x00000200)        /* bit 9 */
N#define  NVIC_IABR_ACTIVE_10                 ((u32)0x00000400)        /* bit 10 */
N#define  NVIC_IABR_ACTIVE_11                 ((u32)0x00000800)        /* bit 11 */
N#define  NVIC_IABR_ACTIVE_12                 ((u32)0x00001000)        /* bit 12 */
N#define  NVIC_IABR_ACTIVE_13                 ((u32)0x00002000)        /* bit 13 */
N#define  NVIC_IABR_ACTIVE_14                 ((u32)0x00004000)        /* bit 14 */
N#define  NVIC_IABR_ACTIVE_15                 ((u32)0x00008000)        /* bit 15 */
N#define  NVIC_IABR_ACTIVE_16                 ((u32)0x00010000)        /* bit 16 */
N#define  NVIC_IABR_ACTIVE_17                 ((u32)0x00020000)        /* bit 17 */
N#define  NVIC_IABR_ACTIVE_18                 ((u32)0x00040000)        /* bit 18 */
N#define  NVIC_IABR_ACTIVE_19                 ((u32)0x00080000)        /* bit 19 */
N#define  NVIC_IABR_ACTIVE_20                 ((u32)0x00100000)        /* bit 20 */
N#define  NVIC_IABR_ACTIVE_21                 ((u32)0x00200000)        /* bit 21 */
N#define  NVIC_IABR_ACTIVE_22                 ((u32)0x00400000)        /* bit 22 */
N#define  NVIC_IABR_ACTIVE_23                 ((u32)0x00800000)        /* bit 23 */
N#define  NVIC_IABR_ACTIVE_24                 ((u32)0x01000000)        /* bit 24 */
N#define  NVIC_IABR_ACTIVE_25                 ((u32)0x02000000)        /* bit 25 */
N#define  NVIC_IABR_ACTIVE_26                 ((u32)0x04000000)        /* bit 26 */
N#define  NVIC_IABR_ACTIVE_27                 ((u32)0x08000000)        /* bit 27 */
N#define  NVIC_IABR_ACTIVE_28                 ((u32)0x10000000)        /* bit 28 */
N#define  NVIC_IABR_ACTIVE_29                 ((u32)0x20000000)        /* bit 29 */
N#define  NVIC_IABR_ACTIVE_30                 ((u32)0x40000000)        /* bit 30 */
N#define  NVIC_IABR_ACTIVE_31                 ((u32)0x80000000)        /* bit 31 */
N
N
N/******************  Bit definition for NVIC_PRI0 register  *******************/
N#define  NVIC_IPR0_PRI_0                     ((u32)0x000000FF)        /* Priority of interrupt 0 */
N#define  NVIC_IPR0_PRI_1                     ((u32)0x0000FF00)        /* Priority of interrupt 1 */
N#define  NVIC_IPR0_PRI_2                     ((u32)0x00FF0000)        /* Priority of interrupt 2 */
N#define  NVIC_IPR0_PRI_3                     ((u32)0xFF000000)        /* Priority of interrupt 3 */
N
N
N/******************  Bit definition for NVIC_PRI1 register  *******************/
N#define  NVIC_IPR1_PRI_4                     ((u32)0x000000FF)        /* Priority of interrupt 4 */
N#define  NVIC_IPR1_PRI_5                     ((u32)0x0000FF00)        /* Priority of interrupt 5 */
N#define  NVIC_IPR1_PRI_6                     ((u32)0x00FF0000)        /* Priority of interrupt 6 */
N#define  NVIC_IPR1_PRI_7                     ((u32)0xFF000000)        /* Priority of interrupt 7 */
N
N
N/******************  Bit definition for NVIC_PRI2 register  *******************/
N#define  NVIC_IPR2_PRI_8                     ((u32)0x000000FF)        /* Priority of interrupt 8 */
N#define  NVIC_IPR2_PRI_9                     ((u32)0x0000FF00)        /* Priority of interrupt 9 */
N#define  NVIC_IPR2_PRI_10                    ((u32)0x00FF0000)        /* Priority of interrupt 10 */
N#define  NVIC_IPR2_PRI_11                    ((u32)0xFF000000)        /* Priority of interrupt 11 */
N
N
N/******************  Bit definition for NVIC_PRI3 register  *******************/
N#define  NVIC_IPR3_PRI_12                    ((u32)0x000000FF)        /* Priority of interrupt 12 */
N#define  NVIC_IPR3_PRI_13                    ((u32)0x0000FF00)        /* Priority of interrupt 13 */
N#define  NVIC_IPR3_PRI_14                    ((u32)0x00FF0000)        /* Priority of interrupt 14 */
N#define  NVIC_IPR3_PRI_15                    ((u32)0xFF000000)        /* Priority of interrupt 15 */
N
N
N/******************  Bit definition for NVIC_PRI4 register  *******************/
N#define  NVIC_IPR4_PRI_16                    ((u32)0x000000FF)        /* Priority of interrupt 16 */
N#define  NVIC_IPR4_PRI_17                    ((u32)0x0000FF00)        /* Priority of interrupt 17 */
N#define  NVIC_IPR4_PRI_18                    ((u32)0x00FF0000)        /* Priority of interrupt 18 */
N#define  NVIC_IPR4_PRI_19                    ((u32)0xFF000000)        /* Priority of interrupt 19 */
N
N
N/******************  Bit definition for NVIC_PRI5 register  *******************/
N#define  NVIC_IPR5_PRI_20                    ((u32)0x000000FF)        /* Priority of interrupt 20 */
N#define  NVIC_IPR5_PRI_21                    ((u32)0x0000FF00)        /* Priority of interrupt 21 */
N#define  NVIC_IPR5_PRI_22                    ((u32)0x00FF0000)        /* Priority of interrupt 22 */
N#define  NVIC_IPR5_PRI_23                    ((u32)0xFF000000)        /* Priority of interrupt 23 */
N
N
N/******************  Bit definition for NVIC_PRI6 register  *******************/
N#define  NVIC_IPR6_PRI_24                    ((u32)0x000000FF)        /* Priority of interrupt 24 */
N#define  NVIC_IPR6_PRI_25                    ((u32)0x0000FF00)        /* Priority of interrupt 25 */
N#define  NVIC_IPR6_PRI_26                    ((u32)0x00FF0000)        /* Priority of interrupt 26 */
N#define  NVIC_IPR6_PRI_27                    ((u32)0xFF000000)        /* Priority of interrupt 27 */
N
N
N/******************  Bit definition for NVIC_PRI7 register  *******************/
N#define  NVIC_IPR7_PRI_28                    ((u32)0x000000FF)        /* Priority of interrupt 28 */
N#define  NVIC_IPR7_PRI_29                    ((u32)0x0000FF00)        /* Priority of interrupt 29 */
N#define  NVIC_IPR7_PRI_30                    ((u32)0x00FF0000)        /* Priority of interrupt 30 */
N#define  NVIC_IPR7_PRI_31                    ((u32)0xFF000000)        /* Priority of interrupt 31 */
N
N
N/******************  Bit definition for SCB_CPUID register  *******************/
N#define  SCB_CPUID_REVISION                  ((u32)0x0000000F)        /* Implementation defined revision number */
N#define  SCB_CPUID_PARTNO                    ((u32)0x0000FFF0)        /* Number of processor within family */
N#define  SCB_CPUID_Constant                  ((u32)0x000F0000)        /* Reads as 0x0F */
N#define  SCB_CPUID_VARIANT                   ((u32)0x00F00000)        /* Implementation defined variant number */
N#define  SCB_CPUID_IMPLEMENTER               ((u32)0xFF000000)        /* Implementer code. ARM is 0x41 */
N
N
N/*******************  Bit definition for SCB_ICSR register  *******************/
N#define  SCB_ICSR_VECTACTIVE                 ((u32)0x000001FF)        /* Active ISR number field */
N#define  SCB_ICSR_RETTOBASE                  ((u32)0x00000800)        /* All active exceptions minus the IPSR_current_exception yields the empty set */
N#define  SCB_ICSR_VECTPENDING                ((u32)0x003FF000)        /* Pending ISR number field */
N#define  SCB_ICSR_ISRPENDING                 ((u32)0x00400000)        /* Interrupt pending flag */
N#define  SCB_ICSR_ISRPREEMPT                 ((u32)0x00800000)        /* It indicates that a pending interrupt becomes active in the next running cycle */
N#define  SCB_ICSR_PENDSTCLR                  ((u32)0x02000000)        /* Clear pending SysTick bit */
N#define  SCB_ICSR_PENDSTSET                  ((u32)0x04000000)        /* Set pending SysTick bit */
N#define  SCB_ICSR_PENDSVCLR                  ((u32)0x08000000)        /* Clear pending pendSV bit */
N#define  SCB_ICSR_PENDSVSET                  ((u32)0x10000000)        /* Set pending pendSV bit */
N#define  SCB_ICSR_NMIPENDSET                 ((u32)0x80000000)        /* Set pending NMI bit */
N
N
N/*******************  Bit definition for SCB_VTOR register  *******************/
N#define  SCB_VTOR_TBLOFF                     ((u32)0x1FFFFF80)        /* Vector table base offset field */
N#define  SCB_VTOR_TBLBASE                    ((u32)0x20000000)        /* Table base in code(0) or RAM(1) */
N
N
N/******************  Bit definition for SCB_AIRCR register  *******************/
N#define  SCB_AIRCR_VECTRESET                 ((u32)0x00000001)        /* System Reset bit */
N#define  SCB_AIRCR_VECTCLRACTIVE             ((u32)0x00000002)        /* Clear active vector bit */
N#define  SCB_AIRCR_SYSRESETREQ               ((u32)0x00000004)        /* Requests chip control logic to generate a reset */
N
N#define  SCB_AIRCR_PRIGROUP                  ((u32)0x00000700)        /* PRIGROUP[2:0] bits (Priority group) */
N#define  SCB_AIRCR_PRIGROUP_0                ((u32)0x00000100)        /* Bit 0 */
N#define  SCB_AIRCR_PRIGROUP_1                ((u32)0x00000200)        /* Bit 1 */
N#define  SCB_AIRCR_PRIGROUP_2                ((u32)0x00000400)        /* Bit 2  */
N
N/* prority group configuration */
N#define  SCB_AIRCR_PRIGROUP0                 ((u32)0x00000000)        /* Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) */
N#define  SCB_AIRCR_PRIGROUP1                 ((u32)0x00000100)        /* Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) */
N#define  SCB_AIRCR_PRIGROUP2                 ((u32)0x00000200)        /* Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) */
N#define  SCB_AIRCR_PRIGROUP3                 ((u32)0x00000300)        /* Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) */
N#define  SCB_AIRCR_PRIGROUP4                 ((u32)0x00000400)        /* Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) */
N#define  SCB_AIRCR_PRIGROUP5                 ((u32)0x00000500)        /* Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) */
N#define  SCB_AIRCR_PRIGROUP6                 ((u32)0x00000600)        /* Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) */
N#define  SCB_AIRCR_PRIGROUP7                 ((u32)0x00000700)        /* Priority group=7 (no pre-emption priority, 8 bits of subpriority) */
N
N#define  SCB_AIRCR_ENDIANESS                 ((u32)0x00008000)        /* Data endianness bit */
N#define  SCB_AIRCR_VECTKEY                   ((u32)0xFFFF0000)        /* Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) */
N
N
N/*******************  Bit definition for SCB_SCR register  ********************/
N#define  SCB_SCR_SLEEPONEXIT                 ((u8)0x02)               /* Sleep on exit bit */
N#define  SCB_SCR_SLEEPDEEP                   ((u8)0x04)               /* Sleep deep bit */
N#define  SCB_SCR_SEVONPEND                   ((u8)0x10)               /* Wake up from WFE */
N
N
N/********************  Bit definition for SCB_CCR register  *******************/
N#define  SCB_CCR_NONBASETHRDENA              ((u16)0x0001)            /* Thread mode can be entered from any level in Handler mode by controlled return value */
N#define  SCB_CCR_USERSETMPEND                ((u16)0x0002)            /* Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception */
N#define  SCB_CCR_UNALIGN_TRP                 ((u16)0x0008)            /* Trap for unaligned access */
N#define  SCB_CCR_DIV_0_TRP                   ((u16)0x0010)            /* Trap on Divide by 0 */
N#define  SCB_CCR_BFHFNMIGN                   ((u16)0x0100)            /* Handlers running at priority -1 and -2 */
N#define  SCB_CCR_STKALIGN                    ((u16)0x0200)            /* On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned */
N
N
N/*******************  Bit definition for SCB_SHPR register ********************/
N#define  SCB_SHPR_PRI_N                      ((u32)0x000000FF)        /* Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor */
N#define  SCB_SHPR_PRI_N1                     ((u32)0x0000FF00)        /* Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved */
N#define  SCB_SHPR_PRI_N2                     ((u32)0x00FF0000)        /* Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV */
N#define  SCB_SHPR_PRI_N3                     ((u32)0xFF000000)        /* Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick */
N
N
N/******************  Bit definition for SCB_SHCSR register  *******************/
N#define  SCB_SHCSR_MEMFAULTACT               ((u32)0x00000001)        /* MemManage is active */
N#define  SCB_SHCSR_BUSFAULTACT               ((u32)0x00000002)        /* BusFault is active */
N#define  SCB_SHCSR_USGFAULTACT               ((u32)0x00000008)        /* UsageFault is active */
N#define  SCB_SHCSR_SVCALLACT                 ((u32)0x00000080)        /* SVCall is active */
N#define  SCB_SHCSR_MONITORACT                ((u32)0x00000100)        /* Monitor is active */
N#define  SCB_SHCSR_PENDSVACT                 ((u32)0x00000400)        /* PendSV is active */
N#define  SCB_SHCSR_SYSTICKACT                ((u32)0x00000800)        /* SysTick is active */
N#define  SCB_SHCSR_USGFAULTPENDED            ((u32)0x00001000)        /* Usage Fault is pended */
N#define  SCB_SHCSR_MEMFAULTPENDED            ((u32)0x00002000)        /* MemManage is pended */
N#define  SCB_SHCSR_BUSFAULTPENDED            ((u32)0x00004000)        /* Bus Fault is pended */
N#define  SCB_SHCSR_SVCALLPENDED              ((u32)0x00008000)        /* SVCall is pended */
N#define  SCB_SHCSR_MEMFAULTENA               ((u32)0x00010000)        /* MemManage enable */
N#define  SCB_SHCSR_BUSFAULTENA               ((u32)0x00020000)        /* Bus Fault enable */
N#define  SCB_SHCSR_USGFAULTENA               ((u32)0x00040000)        /* UsageFault enable */
N
N
N/*******************  Bit definition for SCB_CFSR register  *******************/
N/* MFSR */
N#define  SCB_CFSR_IACCVIOL                   ((u32)0x00000001)        /* Instruction access violation */
N#define  SCB_CFSR_DACCVIOL                   ((u32)0x00000002)        /* Data access violation */
N#define  SCB_CFSR_MUNSTKERR                  ((u32)0x00000008)        /* Unstacking error */
N#define  SCB_CFSR_MSTKERR                    ((u32)0x00000010)        /* Stacking error */
N#define  SCB_CFSR_MMARVALID                  ((u32)0x00000080)        /* Memory Manage Address Register address valid flag */
N/* BFSR */
N#define  SCB_CFSR_IBUSERR                    ((u32)0x00000100)        /* Instruction bus error flag */
N#define  SCB_CFSR_PRECISERR                  ((u32)0x00000200)        /* Precise data bus error */
N#define  SCB_CFSR_IMPRECISERR                ((u32)0x00000400)        /* Imprecise data bus error */
N#define  SCB_CFSR_UNSTKERR                   ((u32)0x00000800)        /* Unstacking error */
N#define  SCB_CFSR_STKERR                     ((u32)0x00001000)        /* Stacking error */
N#define  SCB_CFSR_BFARVALID                  ((u32)0x00008000)        /* Bus Fault Address Register address valid flag */
N/* UFSR */
N#define  SCB_CFSR_UNDEFINSTR                 ((u32)0x00010000)        /* The processor attempt to excecute an undefined instruction */
N#define  SCB_CFSR_INVSTATE                   ((u32)0x00020000)        /* Invalid combination of EPSR and instruction */
N#define  SCB_CFSR_INVPC                      ((u32)0x00040000)        /* Attempt to load EXC_RETURN into pc illegally */
N#define  SCB_CFSR_NOCP                       ((u32)0x00080000)        /* Attempt to use a coprocessor instruction */
N#define  SCB_CFSR_UNALIGNED                  ((u32)0x01000000)        /* Fault occurs when there is an attempt to make an unaligned memory access */
N#define  SCB_CFSR_DIVBYZERO                  ((u32)0x02000000)        /* Fault occurs when SDIV or DIV instruction is used with a divisor of 0 */
N
N
N/*******************  Bit definition for SCB_HFSR register  *******************/
N#define  SCB_HFSR_VECTTBL                    ((u32)0x00000002)        /* Fault occures because of vector table read on exception processing */
N#define  SCB_HFSR_FORCED                     ((u32)0x40000000)        /* Hard Fault activated when a configurable Fault was received and cannot activate */
N#define  SCB_HFSR_DEBUGEVT                   ((u32)0x80000000)        /* Fault related to debug */
N
N
N/*******************  Bit definition for SCB_DFSR register  *******************/
N#define  SCB_DFSR_HALTED                     ((u8)0x01)               /* Halt request flag */
N#define  SCB_DFSR_BKPT                       ((u8)0x02)               /* BKPT flag */
N#define  SCB_DFSR_DWTTRAP                    ((u8)0x04)               /* Data Watchpoint and Trace (DWT) flag */
N#define  SCB_DFSR_VCATCH                     ((u8)0x08)               /* Vector catch flag */
N#define  SCB_DFSR_EXTERNAL                   ((u8)0x10)               /* External debug request flag */
N
N
N/*******************  Bit definition for SCB_MMFAR register  ******************/
N#define  SCB_MMFAR_ADDRESS                   ((u32)0xFFFFFFFF)        /* Mem Manage fault address field */
N
N
N/*******************  Bit definition for SCB_BFAR register  *******************/
N#define  SCB_BFAR_ADDRESS                    ((u32)0xFFFFFFFF)        /* Bus fault address field */
N
N
N/*******************  Bit definition for SCB_afsr register  *******************/
N#define  SCB_AFSR_IMPDEF                     ((u32)0xFFFFFFFF)        /* Implementation defined */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                    External Interrupt/Event Controller                     */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for EXTI_IMR register  *******************/
N#define  EXTI_IMR_MR0                        ((u32)0x00000001)        /* Interrupt Mask on line 0 */
N#define  EXTI_IMR_MR1                        ((u32)0x00000002)        /* Interrupt Mask on line 1 */
N#define  EXTI_IMR_MR2                        ((u32)0x00000004)        /* Interrupt Mask on line 2 */
N#define  EXTI_IMR_MR3                        ((u32)0x00000008)        /* Interrupt Mask on line 3 */
N#define  EXTI_IMR_MR4                        ((u32)0x00000010)        /* Interrupt Mask on line 4 */
N#define  EXTI_IMR_MR5                        ((u32)0x00000020)        /* Interrupt Mask on line 5 */
N#define  EXTI_IMR_MR6                        ((u32)0x00000040)        /* Interrupt Mask on line 6 */
N#define  EXTI_IMR_MR7                        ((u32)0x00000080)        /* Interrupt Mask on line 7 */
N#define  EXTI_IMR_MR8                        ((u32)0x00000100)        /* Interrupt Mask on line 8 */
N#define  EXTI_IMR_MR9                        ((u32)0x00000200)        /* Interrupt Mask on line 9 */
N#define  EXTI_IMR_MR10                       ((u32)0x00000400)        /* Interrupt Mask on line 10 */
N#define  EXTI_IMR_MR11                       ((u32)0x00000800)        /* Interrupt Mask on line 11 */
N#define  EXTI_IMR_MR12                       ((u32)0x00001000)        /* Interrupt Mask on line 12 */
N#define  EXTI_IMR_MR13                       ((u32)0x00002000)        /* Interrupt Mask on line 13 */
N#define  EXTI_IMR_MR14                       ((u32)0x00004000)        /* Interrupt Mask on line 14 */
N#define  EXTI_IMR_MR15                       ((u32)0x00008000)        /* Interrupt Mask on line 15 */
N#define  EXTI_IMR_MR16                       ((u32)0x00010000)        /* Interrupt Mask on line 16 */
N#define  EXTI_IMR_MR17                       ((u32)0x00020000)        /* Interrupt Mask on line 17 */
N#define  EXTI_IMR_MR18                       ((u32)0x00040000)        /* Interrupt Mask on line 18 */
N
N
N/*******************  Bit definition for EXTI_EMR register  *******************/
N#define  EXTI_EMR_MR0                        ((u32)0x00000001)        /* Event Mask on line 0 */
N#define  EXTI_EMR_MR1                        ((u32)0x00000002)        /* Event Mask on line 1 */
N#define  EXTI_EMR_MR2                        ((u32)0x00000004)        /* Event Mask on line 2 */
N#define  EXTI_EMR_MR3                        ((u32)0x00000008)        /* Event Mask on line 3 */
N#define  EXTI_EMR_MR4                        ((u32)0x00000010)        /* Event Mask on line 4 */
N#define  EXTI_EMR_MR5                        ((u32)0x00000020)        /* Event Mask on line 5 */
N#define  EXTI_EMR_MR6                        ((u32)0x00000040)        /* Event Mask on line 6 */
N#define  EXTI_EMR_MR7                        ((u32)0x00000080)        /* Event Mask on line 7 */
N#define  EXTI_EMR_MR8                        ((u32)0x00000100)        /* Event Mask on line 8 */
N#define  EXTI_EMR_MR9                        ((u32)0x00000200)        /* Event Mask on line 9 */
N#define  EXTI_EMR_MR10                       ((u32)0x00000400)        /* Event Mask on line 10 */
N#define  EXTI_EMR_MR11                       ((u32)0x00000800)        /* Event Mask on line 11 */
N#define  EXTI_EMR_MR12                       ((u32)0x00001000)        /* Event Mask on line 12 */
N#define  EXTI_EMR_MR13                       ((u32)0x00002000)        /* Event Mask on line 13 */
N#define  EXTI_EMR_MR14                       ((u32)0x00004000)        /* Event Mask on line 14 */
N#define  EXTI_EMR_MR15                       ((u32)0x00008000)        /* Event Mask on line 15 */
N#define  EXTI_EMR_MR16                       ((u32)0x00010000)        /* Event Mask on line 16 */
N#define  EXTI_EMR_MR17                       ((u32)0x00020000)        /* Event Mask on line 17 */
N#define  EXTI_EMR_MR18                       ((u32)0x00040000)        /* Event Mask on line 18 */
N
N
N/******************  Bit definition for EXTI_RTSR register  *******************/
N#define  EXTI_RTSR_TR0                       ((u32)0x00000001)        /* Rising trigger event configuration bit of line 0 */
N#define  EXTI_RTSR_TR1                       ((u32)0x00000002)        /* Rising trigger event configuration bit of line 1 */
N#define  EXTI_RTSR_TR2                       ((u32)0x00000004)        /* Rising trigger event configuration bit of line 2 */
N#define  EXTI_RTSR_TR3                       ((u32)0x00000008)        /* Rising trigger event configuration bit of line 3 */
N#define  EXTI_RTSR_TR4                       ((u32)0x00000010)        /* Rising trigger event configuration bit of line 4 */
N#define  EXTI_RTSR_TR5                       ((u32)0x00000020)        /* Rising trigger event configuration bit of line 5 */
N#define  EXTI_RTSR_TR6                       ((u32)0x00000040)        /* Rising trigger event configuration bit of line 6 */
N#define  EXTI_RTSR_TR7                       ((u32)0x00000080)        /* Rising trigger event configuration bit of line 7 */
N#define  EXTI_RTSR_TR8                       ((u32)0x00000100)        /* Rising trigger event configuration bit of line 8 */
N#define  EXTI_RTSR_TR9                       ((u32)0x00000200)        /* Rising trigger event configuration bit of line 9 */
N#define  EXTI_RTSR_TR10                      ((u32)0x00000400)        /* Rising trigger event configuration bit of line 10 */
N#define  EXTI_RTSR_TR11                      ((u32)0x00000800)        /* Rising trigger event configuration bit of line 11 */
N#define  EXTI_RTSR_TR12                      ((u32)0x00001000)        /* Rising trigger event configuration bit of line 12 */
N#define  EXTI_RTSR_TR13                      ((u32)0x00002000)        /* Rising trigger event configuration bit of line 13 */
N#define  EXTI_RTSR_TR14                      ((u32)0x00004000)        /* Rising trigger event configuration bit of line 14 */
N#define  EXTI_RTSR_TR15                      ((u32)0x00008000)        /* Rising trigger event configuration bit of line 15 */
N#define  EXTI_RTSR_TR16                      ((u32)0x00010000)        /* Rising trigger event configuration bit of line 16 */
N#define  EXTI_RTSR_TR17                      ((u32)0x00020000)        /* Rising trigger event configuration bit of line 17 */
N#define  EXTI_RTSR_TR18                      ((u32)0x00040000)        /* Rising trigger event configuration bit of line 18 */
N
N
N/******************  Bit definition for EXTI_FTSR register  *******************/
N#define  EXTI_FTSR_TR0                       ((u32)0x00000001)        /* Falling trigger event configuration bit of line 0 */
N#define  EXTI_FTSR_TR1                       ((u32)0x00000002)        /* Falling trigger event configuration bit of line 1 */
N#define  EXTI_FTSR_TR2                       ((u32)0x00000004)        /* Falling trigger event configuration bit of line 2 */
N#define  EXTI_FTSR_TR3                       ((u32)0x00000008)        /* Falling trigger event configuration bit of line 3 */
N#define  EXTI_FTSR_TR4                       ((u32)0x00000010)        /* Falling trigger event configuration bit of line 4 */
N#define  EXTI_FTSR_TR5                       ((u32)0x00000020)        /* Falling trigger event configuration bit of line 5 */
N#define  EXTI_FTSR_TR6                       ((u32)0x00000040)        /* Falling trigger event configuration bit of line 6 */
N#define  EXTI_FTSR_TR7                       ((u32)0x00000080)        /* Falling trigger event configuration bit of line 7 */
N#define  EXTI_FTSR_TR8                       ((u32)0x00000100)        /* Falling trigger event configuration bit of line 8 */
N#define  EXTI_FTSR_TR9                       ((u32)0x00000200)        /* Falling trigger event configuration bit of line 9 */
N#define  EXTI_FTSR_TR10                      ((u32)0x00000400)        /* Falling trigger event configuration bit of line 10 */
N#define  EXTI_FTSR_TR11                      ((u32)0x00000800)        /* Falling trigger event configuration bit of line 11 */
N#define  EXTI_FTSR_TR12                      ((u32)0x00001000)        /* Falling trigger event configuration bit of line 12 */
N#define  EXTI_FTSR_TR13                      ((u32)0x00002000)        /* Falling trigger event configuration bit of line 13 */
N#define  EXTI_FTSR_TR14                      ((u32)0x00004000)        /* Falling trigger event configuration bit of line 14 */
N#define  EXTI_FTSR_TR15                      ((u32)0x00008000)        /* Falling trigger event configuration bit of line 15 */
N#define  EXTI_FTSR_TR16                      ((u32)0x00010000)        /* Falling trigger event configuration bit of line 16 */
N#define  EXTI_FTSR_TR17                      ((u32)0x00020000)        /* Falling trigger event configuration bit of line 17 */
N#define  EXTI_FTSR_TR18                      ((u32)0x00040000)        /* Falling trigger event configuration bit of line 18 */
N
N
N/******************  Bit definition for EXTI_SWIER register  ******************/
N#define  EXTI_SWIER_SWIER0                   ((u32)0x00000001)        /* Software Interrupt on line 0 */
N#define  EXTI_SWIER_SWIER1                   ((u32)0x00000002)        /* Software Interrupt on line 1 */
N#define  EXTI_SWIER_SWIER2                   ((u32)0x00000004)        /* Software Interrupt on line 2 */
N#define  EXTI_SWIER_SWIER3                   ((u32)0x00000008)        /* Software Interrupt on line 3 */
N#define  EXTI_SWIER_SWIER4                   ((u32)0x00000010)        /* Software Interrupt on line 4 */
N#define  EXTI_SWIER_SWIER5                   ((u32)0x00000020)        /* Software Interrupt on line 5 */
N#define  EXTI_SWIER_SWIER6                   ((u32)0x00000040)        /* Software Interrupt on line 6 */
N#define  EXTI_SWIER_SWIER7                   ((u32)0x00000080)        /* Software Interrupt on line 7 */
N#define  EXTI_SWIER_SWIER8                   ((u32)0x00000100)        /* Software Interrupt on line 8 */
N#define  EXTI_SWIER_SWIER9                   ((u32)0x00000200)        /* Software Interrupt on line 9 */
N#define  EXTI_SWIER_SWIER10                  ((u32)0x00000400)        /* Software Interrupt on line 10 */
N#define  EXTI_SWIER_SWIER11                  ((u32)0x00000800)        /* Software Interrupt on line 11 */
N#define  EXTI_SWIER_SWIER12                  ((u32)0x00001000)        /* Software Interrupt on line 12 */
N#define  EXTI_SWIER_SWIER13                  ((u32)0x00002000)        /* Software Interrupt on line 13 */
N#define  EXTI_SWIER_SWIER14                  ((u32)0x00004000)        /* Software Interrupt on line 14 */
N#define  EXTI_SWIER_SWIER15                  ((u32)0x00008000)        /* Software Interrupt on line 15 */
N#define  EXTI_SWIER_SWIER16                  ((u32)0x00010000)        /* Software Interrupt on line 16 */
N#define  EXTI_SWIER_SWIER17                  ((u32)0x00020000)        /* Software Interrupt on line 17 */
N#define  EXTI_SWIER_SWIER18                  ((u32)0x00040000)        /* Software Interrupt on line 18 */
N
N
N/*******************  Bit definition for EXTI_PR register  ********************/
N#define  EXTI_PR_PR0                         ((u32)0x00000001)        /* Pending bit 0 */
N#define  EXTI_PR_PR1                         ((u32)0x00000002)        /* Pending bit 1 */
N#define  EXTI_PR_PR2                         ((u32)0x00000004)        /* Pending bit 2 */
N#define  EXTI_PR_PR3                         ((u32)0x00000008)        /* Pending bit 3 */
N#define  EXTI_PR_PR4                         ((u32)0x00000010)        /* Pending bit 4 */
N#define  EXTI_PR_PR5                         ((u32)0x00000020)        /* Pending bit 5 */
N#define  EXTI_PR_PR6                         ((u32)0x00000040)        /* Pending bit 6 */
N#define  EXTI_PR_PR7                         ((u32)0x00000080)        /* Pending bit 7 */
N#define  EXTI_PR_PR8                         ((u32)0x00000100)        /* Pending bit 8 */
N#define  EXTI_PR_PR9                         ((u32)0x00000200)        /* Pending bit 9 */
N#define  EXTI_PR_PR10                        ((u32)0x00000400)        /* Pending bit 10 */
N#define  EXTI_PR_PR11                        ((u32)0x00000800)        /* Pending bit 11 */
N#define  EXTI_PR_PR12                        ((u32)0x00001000)        /* Pending bit 12 */
N#define  EXTI_PR_PR13                        ((u32)0x00002000)        /* Pending bit 13 */
N#define  EXTI_PR_PR14                        ((u32)0x00004000)        /* Pending bit 14 */
N#define  EXTI_PR_PR15                        ((u32)0x00008000)        /* Pending bit 15 */
N#define  EXTI_PR_PR16                        ((u32)0x00010000)        /* Pending bit 16 */
N#define  EXTI_PR_PR17                        ((u32)0x00020000)        /* Pending bit 17 */
N#define  EXTI_PR_PR18                        ((u32)0x00040000)        /* Trigger request occurred on the external interrupt line 18 */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                             DMA Controller                                 */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for DMA_ISR register  ********************/
N#define  DMA_ISR_GIF1                        ((u32)0x00000001)        /* Channel 1 Global interrupt flag */
N#define  DMA_ISR_TCIF1                       ((u32)0x00000002)        /* Channel 1 Transfer Complete flag */
N#define  DMA_ISR_HTIF1                       ((u32)0x00000004)        /* Channel 1 Half Transfer flag */
N#define  DMA_ISR_TEIF1                       ((u32)0x00000008)        /* Channel 1 Transfer Error flag */
N#define  DMA_ISR_GIF2                        ((u32)0x00000010)        /* Channel 2 Global interrupt flag */
N#define  DMA_ISR_TCIF2                       ((u32)0x00000020)        /* Channel 2 Transfer Complete flag */
N#define  DMA_ISR_HTIF2                       ((u32)0x00000040)        /* Channel 2 Half Transfer flag */
N#define  DMA_ISR_TEIF2                       ((u32)0x00000080)        /* Channel 2 Transfer Error flag */
N#define  DMA_ISR_GIF3                        ((u32)0x00000100)        /* Channel 3 Global interrupt flag */
N#define  DMA_ISR_TCIF3                       ((u32)0x00000200)        /* Channel 3 Transfer Complete flag */
N#define  DMA_ISR_HTIF3                       ((u32)0x00000400)        /* Channel 3 Half Transfer flag */
N#define  DMA_ISR_TEIF3                       ((u32)0x00000800)        /* Channel 3 Transfer Error flag */
N#define  DMA_ISR_GIF4                        ((u32)0x00001000)        /* Channel 4 Global interrupt flag */
N#define  DMA_ISR_TCIF4                       ((u32)0x00002000)        /* Channel 4 Transfer Complete flag */
N#define  DMA_ISR_HTIF4                       ((u32)0x00004000)        /* Channel 4 Half Transfer flag */
N#define  DMA_ISR_TEIF4                       ((u32)0x00008000)        /* Channel 4 Transfer Error flag */
N#define  DMA_ISR_GIF5                        ((u32)0x00010000)        /* Channel 5 Global interrupt flag */
N#define  DMA_ISR_TCIF5                       ((u32)0x00020000)        /* Channel 5 Transfer Complete flag */
N#define  DMA_ISR_HTIF5                       ((u32)0x00040000)        /* Channel 5 Half Transfer flag */
N#define  DMA_ISR_TEIF5                       ((u32)0x00080000)        /* Channel 5 Transfer Error flag */
N#define  DMA_ISR_GIF6                        ((u32)0x00100000)        /* Channel 6 Global interrupt flag */
N#define  DMA_ISR_TCIF6                       ((u32)0x00200000)        /* Channel 6 Transfer Complete flag */
N#define  DMA_ISR_HTIF6                       ((u32)0x00400000)        /* Channel 6 Half Transfer flag */
N#define  DMA_ISR_TEIF6                       ((u32)0x00800000)        /* Channel 6 Transfer Error flag */
N#define  DMA_ISR_GIF7                        ((u32)0x01000000)        /* Channel 7 Global interrupt flag */
N#define  DMA_ISR_TCIF7                       ((u32)0x02000000)        /* Channel 7 Transfer Complete flag */
N#define  DMA_ISR_HTIF7                       ((u32)0x04000000)        /* Channel 7 Half Transfer flag */
N#define  DMA_ISR_TEIF7                       ((u32)0x08000000)        /* Channel 7 Transfer Error flag */
N
N
N/*******************  Bit definition for DMA_IFCR register  *******************/
N#define  DMA_IFCR_CGIF1                      ((u32)0x00000001)        /* Channel 1 Global interrupt clearr */
N#define  DMA_IFCR_CTCIF1                     ((u32)0x00000002)        /* Channel 1 Transfer Complete clear */
N#define  DMA_IFCR_CHTIF1                     ((u32)0x00000004)        /* Channel 1 Half Transfer clear */
N#define  DMA_IFCR_CTEIF1                     ((u32)0x00000008)        /* Channel 1 Transfer Error clear */
N#define  DMA_IFCR_CGIF2                      ((u32)0x00000010)        /* Channel 2 Global interrupt clear */
N#define  DMA_IFCR_CTCIF2                     ((u32)0x00000020)        /* Channel 2 Transfer Complete clear */
N#define  DMA_IFCR_CHTIF2                     ((u32)0x00000040)        /* Channel 2 Half Transfer clear */
N#define  DMA_IFCR_CTEIF2                     ((u32)0x00000080)        /* Channel 2 Transfer Error clear */
N#define  DMA_IFCR_CGIF3                      ((u32)0x00000100)        /* Channel 3 Global interrupt clear */
N#define  DMA_IFCR_CTCIF3                     ((u32)0x00000200)        /* Channel 3 Transfer Complete clear */
N#define  DMA_IFCR_CHTIF3                     ((u32)0x00000400)        /* Channel 3 Half Transfer clear */
N#define  DMA_IFCR_CTEIF3                     ((u32)0x00000800)        /* Channel 3 Transfer Error clear */
N#define  DMA_IFCR_CGIF4                      ((u32)0x00001000)        /* Channel 4 Global interrupt clear */
N#define  DMA_IFCR_CTCIF4                     ((u32)0x00002000)        /* Channel 4 Transfer Complete clear */
N#define  DMA_IFCR_CHTIF4                     ((u32)0x00004000)        /* Channel 4 Half Transfer clear */
N#define  DMA_IFCR_CTEIF4                     ((u32)0x00008000)        /* Channel 4 Transfer Error clear */
N#define  DMA_IFCR_CGIF5                      ((u32)0x00010000)        /* Channel 5 Global interrupt clear */
N#define  DMA_IFCR_CTCIF5                     ((u32)0x00020000)        /* Channel 5 Transfer Complete clear */
N#define  DMA_IFCR_CHTIF5                     ((u32)0x00040000)        /* Channel 5 Half Transfer clear */
N#define  DMA_IFCR_CTEIF5                     ((u32)0x00080000)        /* Channel 5 Transfer Error clear */
N#define  DMA_IFCR_CGIF6                      ((u32)0x00100000)        /* Channel 6 Global interrupt clear */
N#define  DMA_IFCR_CTCIF6                     ((u32)0x00200000)        /* Channel 6 Transfer Complete clear */
N#define  DMA_IFCR_CHTIF6                     ((u32)0x00400000)        /* Channel 6 Half Transfer clear */
N#define  DMA_IFCR_CTEIF6                     ((u32)0x00800000)        /* Channel 6 Transfer Error clear */
N#define  DMA_IFCR_CGIF7                      ((u32)0x01000000)        /* Channel 7 Global interrupt clear */
N#define  DMA_IFCR_CTCIF7                     ((u32)0x02000000)        /* Channel 7 Transfer Complete clear */
N#define  DMA_IFCR_CHTIF7                     ((u32)0x04000000)        /* Channel 7 Half Transfer clear */
N#define  DMA_IFCR_CTEIF7                     ((u32)0x08000000)        /* Channel 7 Transfer Error clear */
N
N
N/*******************  Bit definition for DMA_CCR1 register  *******************/
N#define  DMA_CCR1_EN                         ((u16)0x0001)            /* Channel enable*/
N#define  DMA_CCR1_TCIE                       ((u16)0x0002)            /* Transfer complete interrupt enable */
N#define  DMA_CCR1_HTIE                       ((u16)0x0004)            /* Half Transfer interrupt enable */
N#define  DMA_CCR1_TEIE                       ((u16)0x0008)            /* Transfer error interrupt enable */
N#define  DMA_CCR1_DIR                        ((u16)0x0010)            /* Data transfer direction */
N#define  DMA_CCR1_CIRC                       ((u16)0x0020)            /* Circular mode */
N#define  DMA_CCR1_PINC                       ((u16)0x0040)            /* Peripheral increment mode */
N#define  DMA_CCR1_MINC                       ((u16)0x0080)            /* Memory increment mode */
N
N#define  DMA_CCR1_PSIZE                      ((u16)0x0300)            /* PSIZE[1:0] bits (Peripheral size) */
N#define  DMA_CCR1_PSIZE_0                    ((u16)0x0100)            /* Bit 0 */
N#define  DMA_CCR1_PSIZE_1                    ((u16)0x0200)            /* Bit 1 */
N
N#define  DMA_CCR1_MSIZE                      ((u16)0x0C00)            /* MSIZE[1:0] bits (Memory size) */
N#define  DMA_CCR1_MSIZE_0                    ((u16)0x0400)            /* Bit 0 */
N#define  DMA_CCR1_MSIZE_1                    ((u16)0x0800)            /* Bit 1 */
N
N#define  DMA_CCR1_PL                         ((u16)0x3000)            /* PL[1:0] bits(Channel Priority level) */
N#define  DMA_CCR1_PL_0                       ((u16)0x1000)            /* Bit 0 */
N#define  DMA_CCR1_PL_1                       ((u16)0x2000)            /* Bit 1 */
N
N#define  DMA_CCR1_MEM2MEM                    ((u16)0x4000)            /* Memory to memory mode */
N
N
N/*******************  Bit definition for DMA_CCR2 register  *******************/
N#define  DMA_CCR2_EN                         ((u16)0x0001)            /* Channel enable */
N#define  DMA_CCR2_TCIE                       ((u16)0x0002)            /* ransfer complete interrupt enable */
N#define  DMA_CCR2_HTIE                       ((u16)0x0004)            /* Half Transfer interrupt enable */
N#define  DMA_CCR2_TEIE                       ((u16)0x0008)            /* Transfer error interrupt enable */
N#define  DMA_CCR2_DIR                        ((u16)0x0010)            /* Data transfer direction */
N#define  DMA_CCR2_CIRC                       ((u16)0x0020)            /* Circular mode */
N#define  DMA_CCR2_PINC                       ((u16)0x0040)            /* Peripheral increment mode */
N#define  DMA_CCR2_MINC                       ((u16)0x0080)            /* Memory increment mode */
N
N#define  DMA_CCR2_PSIZE                      ((u16)0x0300)            /* PSIZE[1:0] bits (Peripheral size) */
N#define  DMA_CCR2_PSIZE_0                    ((u16)0x0100)            /* Bit 0 */
N#define  DMA_CCR2_PSIZE_1                    ((u16)0x0200)            /* Bit 1 */
N
N#define  DMA_CCR2_MSIZE                      ((u16)0x0C00)            /* MSIZE[1:0] bits (Memory size) */
N#define  DMA_CCR2_MSIZE_0                    ((u16)0x0400)            /* Bit 0 */
N#define  DMA_CCR2_MSIZE_1                    ((u16)0x0800)            /* Bit 1 */
N
N#define  DMA_CCR2_PL                         ((u16)0x3000)            /* PL[1:0] bits (Channel Priority level) */
N#define  DMA_CCR2_PL_0                       ((u16)0x1000)            /* Bit 0 */
N#define  DMA_CCR2_PL_1                       ((u16)0x2000)            /* Bit 1 */
N
N#define  DMA_CCR2_MEM2MEM                    ((u16)0x4000)            /* Memory to memory mode */
N
N
N/*******************  Bit definition for DMA_CCR3 register  *******************/
N#define  DMA_CCR3_EN                         ((u16)0x0001)            /* Channel enable */
N#define  DMA_CCR3_TCIE                       ((u16)0x0002)            /* Transfer complete interrupt enable */
N#define  DMA_CCR3_HTIE                       ((u16)0x0004)            /* Half Transfer interrupt enable */
N#define  DMA_CCR3_TEIE                       ((u16)0x0008)            /* Transfer error interrupt enable */
N#define  DMA_CCR3_DIR                        ((u16)0x0010)            /* Data transfer direction */
N#define  DMA_CCR3_CIRC                       ((u16)0x0020)            /* Circular mode */
N#define  DMA_CCR3_PINC                       ((u16)0x0040)            /* Peripheral increment mode */
N#define  DMA_CCR3_MINC                       ((u16)0x0080)            /* Memory increment mode */
N
N#define  DMA_CCR3_PSIZE                      ((u16)0x0300)            /* PSIZE[1:0] bits (Peripheral size) */
N#define  DMA_CCR3_PSIZE_0                    ((u16)0x0100)            /* Bit 0 */
N#define  DMA_CCR3_PSIZE_1                    ((u16)0x0200)            /* Bit 1 */
N
N#define  DMA_CCR3_MSIZE                      ((u16)0x0C00)            /* MSIZE[1:0] bits (Memory size) */
N#define  DMA_CCR3_MSIZE_0                    ((u16)0x0400)            /* Bit 0 */
N#define  DMA_CCR3_MSIZE_1                    ((u16)0x0800)            /* Bit 1 */
N
N#define  DMA_CCR3_PL                         ((u16)0x3000)            /* PL[1:0] bits (Channel Priority level) */
N#define  DMA_CCR3_PL_0                       ((u16)0x1000)            /* Bit 0 */
N#define  DMA_CCR3_PL_1                       ((u16)0x2000)            /* Bit 1 */
N
N#define  DMA_CCR3_MEM2MEM                    ((u16)0x4000)            /* Memory to memory mode */
N
N
N/*******************  Bit definition for DMA_CCR4 register  *******************/
N#define  DMA_CCR4_EN                         ((u16)0x0001)            /* Channel enable */
N#define  DMA_CCR4_TCIE                       ((u16)0x0002)            /* Transfer complete interrupt enable */
N#define  DMA_CCR4_HTIE                       ((u16)0x0004)            /* Half Transfer interrupt enable */
N#define  DMA_CCR4_TEIE                       ((u16)0x0008)            /* Transfer error interrupt enable */
N#define  DMA_CCR4_DIR                        ((u16)0x0010)            /* Data transfer direction */
N#define  DMA_CCR4_CIRC                       ((u16)0x0020)            /* Circular mode */
N#define  DMA_CCR4_PINC                       ((u16)0x0040)            /* Peripheral increment mode */
N#define  DMA_CCR4_MINC                       ((u16)0x0080)            /* Memory increment mode */
N
N#define  DMA_CCR4_PSIZE                      ((u16)0x0300)            /* PSIZE[1:0] bits (Peripheral size) */
N#define  DMA_CCR4_PSIZE_0                    ((u16)0x0100)            /* Bit 0 */
N#define  DMA_CCR4_PSIZE_1                    ((u16)0x0200)            /* Bit 1 */
N
N#define  DMA_CCR4_MSIZE                      ((u16)0x0C00)            /* MSIZE[1:0] bits (Memory size) */
N#define  DMA_CCR4_MSIZE_0                    ((u16)0x0400)            /* Bit 0 */
N#define  DMA_CCR4_MSIZE_1                    ((u16)0x0800)            /* Bit 1 */
N
N#define  DMA_CCR4_PL                         ((u16)0x3000)            /* PL[1:0] bits (Channel Priority level) */
N#define  DMA_CCR4_PL_0                       ((u16)0x1000)            /* Bit 0 */
N#define  DMA_CCR4_PL_1                       ((u16)0x2000)            /* Bit 1 */
N
N#define  DMA_CCR4_MEM2MEM                    ((u16)0x4000)            /* Memory to memory mode */
N
N
N/******************  Bit definition for DMA_CCR5 register  *******************/
N#define  DMA_CCR5_EN                         ((u16)0x0001)            /* Channel enable */
N#define  DMA_CCR5_TCIE                       ((u16)0x0002)            /* Transfer complete interrupt enable */
N#define  DMA_CCR5_HTIE                       ((u16)0x0004)            /* Half Transfer interrupt enable */
N#define  DMA_CCR5_TEIE                       ((u16)0x0008)            /* Transfer error interrupt enable */
N#define  DMA_CCR5_DIR                        ((u16)0x0010)            /* Data transfer direction */
N#define  DMA_CCR5_CIRC                       ((u16)0x0020)            /* Circular mode */
N#define  DMA_CCR5_PINC                       ((u16)0x0040)            /* Peripheral increment mode */
N#define  DMA_CCR5_MINC                       ((u16)0x0080)            /* Memory increment mode */
N
N#define  DMA_CCR5_PSIZE                      ((u16)0x0300)            /* PSIZE[1:0] bits (Peripheral size) */
N#define  DMA_CCR5_PSIZE_0                    ((u16)0x0100)            /* Bit 0 */
N#define  DMA_CCR5_PSIZE_1                    ((u16)0x0200)            /* Bit 1 */
N
N#define  DMA_CCR5_MSIZE                      ((u16)0x0C00)            /* MSIZE[1:0] bits (Memory size) */
N#define  DMA_CCR5_MSIZE_0                    ((u16)0x0400)            /* Bit 0 */
N#define  DMA_CCR5_MSIZE_1                    ((u16)0x0800)            /* Bit 1 */
N
N#define  DMA_CCR5_PL                         ((u16)0x3000)            /* PL[1:0] bits (Channel Priority level) */
N#define  DMA_CCR5_PL_0                       ((u16)0x1000)            /* Bit 0 */
N#define  DMA_CCR5_PL_1                       ((u16)0x2000)            /* Bit 1 */
N
N#define  DMA_CCR5_MEM2MEM                    ((u16)0x4000)            /* Memory to memory mode enable */
N
N
N/*******************  Bit definition for DMA_CCR6 register  *******************/
N#define  DMA_CCR6_EN                         ((u16)0x0001)            /* Channel enable */
N#define  DMA_CCR6_TCIE                       ((u16)0x0002)            /* Transfer complete interrupt enable */
N#define  DMA_CCR6_HTIE                       ((u16)0x0004)            /* Half Transfer interrupt enable */
N#define  DMA_CCR6_TEIE                       ((u16)0x0008)            /* Transfer error interrupt enable */
N#define  DMA_CCR6_DIR                        ((u16)0x0010)            /* Data transfer direction */
N#define  DMA_CCR6_CIRC                       ((u16)0x0020)            /* Circular mode */
N#define  DMA_CCR6_PINC                       ((u16)0x0040)            /* Peripheral increment mode */
N#define  DMA_CCR6_MINC                       ((u16)0x0080)            /* Memory increment mode */
N
N#define  DMA_CCR6_PSIZE                      ((u16)0x0300)            /* PSIZE[1:0] bits (Peripheral size) */
N#define  DMA_CCR6_PSIZE_0                    ((u16)0x0100)            /* Bit 0 */
N#define  DMA_CCR6_PSIZE_1                    ((u16)0x0200)            /* Bit 1 */
N
N#define  DMA_CCR6_MSIZE                      ((u16)0x0C00)            /* MSIZE[1:0] bits (Memory size) */
N#define  DMA_CCR6_MSIZE_0                    ((u16)0x0400)            /* Bit 0 */
N#define  DMA_CCR6_MSIZE_1                    ((u16)0x0800)            /* Bit 1 */
N
N#define  DMA_CCR6_PL                         ((u16)0x3000)            /* PL[1:0] bits (Channel Priority level) */
N#define  DMA_CCR6_PL_0                       ((u16)0x1000)            /* Bit 0 */
N#define  DMA_CCR6_PL_1                       ((u16)0x2000)            /* Bit 1 */
N
N#define  DMA_CCR6_MEM2MEM                    ((u16)0x4000)            /* Memory to memory mode */
N
N
N/*******************  Bit definition for DMA_CCR7 register  *******************/
N#define  DMA_CCR7_EN                         ((u16)0x0001)            /* Channel enable */
N#define  DMA_CCR7_TCIE                       ((u16)0x0002)            /* Transfer complete interrupt enable */
N#define  DMA_CCR7_HTIE                       ((u16)0x0004)            /* Half Transfer interrupt enable */
N#define  DMA_CCR7_TEIE                       ((u16)0x0008)            /* Transfer error interrupt enable */
N#define  DMA_CCR7_DIR                        ((u16)0x0010)            /* Data transfer direction */
N#define  DMA_CCR7_CIRC                       ((u16)0x0020)            /* Circular mode */
N#define  DMA_CCR7_PINC                       ((u16)0x0040)            /* Peripheral increment mode */
N#define  DMA_CCR7_MINC                       ((u16)0x0080)            /* Memory increment mode */
N
N#define  DMA_CCR7_PSIZE            ,         ((u16)0x0300)            /* PSIZE[1:0] bits (Peripheral size) */
N#define  DMA_CCR7_PSIZE_0                    ((u16)0x0100)            /* Bit 0 */
N#define  DMA_CCR7_PSIZE_1                    ((u16)0x0200)            /* Bit 1 */
N
N#define  DMA_CCR7_MSIZE                      ((u16)0x0C00)            /* MSIZE[1:0] bits (Memory size) */
N#define  DMA_CCR7_MSIZE_0                    ((u16)0x0400)            /* Bit 0 */
N#define  DMA_CCR7_MSIZE_1                    ((u16)0x0800)            /* Bit 1 */
N
N#define  DMA_CCR7_PL                         ((u16)0x3000)            /* PL[1:0] bits (Channel Priority level) */
N#define  DMA_CCR7_PL_0                       ((u16)0x1000)            /* Bit 0 */
N#define  DMA_CCR7_PL_1                       ((u16)0x2000)            /* Bit 1 */
N
N#define  DMA_CCR7_MEM2MEM                    ((u16)0x4000)            /* Memory to memory mode enable */
N
N
N/******************  Bit definition for DMA_CNDTR1 register  ******************/
N#define  DMA_CNDTR1_NDT                      ((u16)0xFFFF)            /* Number of data to Transfer */
N
N
N/******************  Bit definition for DMA_CNDTR2 register  ******************/
N#define  DMA_CNDTR2_NDT                      ((u16)0xFFFF)            /* Number of data to Transfer */
N
N
N/******************  Bit definition for DMA_CNDTR3 register  ******************/
N#define  DMA_CNDTR3_NDT                      ((u16)0xFFFF)            /* Number of data to Transfer */
N
N
N/******************  Bit definition for DMA_CNDTR4 register  ******************/
N#define  DMA_CNDTR4_NDT                      ((u16)0xFFFF)            /* Number of data to Transfer */
N
N
N/******************  Bit definition for DMA_CNDTR5 register  ******************/
N#define  DMA_CNDTR5_NDT                      ((u16)0xFFFF)            /* Number of data to Transfer */
N
N
N/******************  Bit definition for DMA_CNDTR6 register  ******************/
N#define  DMA_CNDTR6_NDT                      ((u16)0xFFFF)            /* Number of data to Transfer */
N
N
N/******************  Bit definition for DMA_CNDTR7 register  ******************/
N#define  DMA_CNDTR7_NDT                      ((u16)0xFFFF)            /* Number of data to Transfer */
N
N
N/******************  Bit definition for DMA_CPAR1 register  *******************/
N#define  DMA_CPAR1_PA                        ((u32)0xFFFFFFFF)        /* Peripheral Address */
N
N
N/******************  Bit definition for DMA_CPAR2 register  *******************/
N#define  DMA_CPAR2_PA                        ((u32)0xFFFFFFFF)        /* Peripheral Address */
N
N
N/******************  Bit definition for DMA_CPAR3 register  *******************/
N#define  DMA_CPAR3_PA                        ((u32)0xFFFFFFFF)        /* Peripheral Address */
N
N
N/******************  Bit definition for DMA_CPAR4 register  *******************/
N#define  DMA_CPAR4_PA                        ((u32)0xFFFFFFFF)        /* Peripheral Address */
N
N
N/******************  Bit definition for DMA_CPAR5 register  *******************/
N#define  DMA_CPAR5_PA                        ((u32)0xFFFFFFFF)        /* Peripheral Address */
N
N
N/******************  Bit definition for DMA_CPAR6 register  *******************/
N#define  DMA_CPAR6_PA                        ((u32)0xFFFFFFFF)        /* Peripheral Address */
N
N
N/******************  Bit definition for DMA_CPAR7 register  *******************/
N#define  DMA_CPAR7_PA                        ((u32)0xFFFFFFFF)        /* Peripheral Address */
N
N
N/******************  Bit definition for DMA_CMAR1 register  *******************/
N#define  DMA_CMAR1_MA                        ((u32)0xFFFFFFFF)        /* Memory Address */
N
N
N/******************  Bit definition for DMA_CMAR2 register  *******************/
N#define  DMA_CMAR2_MA                        ((u32)0xFFFFFFFF)        /* Memory Address */
N
N
N/******************  Bit definition for DMA_CMAR3 register  *******************/
N#define  DMA_CMAR3_MA                        ((u32)0xFFFFFFFF)        /* Memory Address */
N
N
N/******************  Bit definition for DMA_CMAR4 register  *******************/
N#define  DMA_CMAR4_MA                        ((u32)0xFFFFFFFF)        /* Memory Address */
N
N
N/******************  Bit definition for DMA_CMAR5 register  *******************/
N#define  DMA_CMAR5_MA                        ((u32)0xFFFFFFFF)        /* Memory Address */
N
N
N/******************  Bit definition for DMA_CMAR6 register  *******************/
N#define  DMA_CMAR6_MA                        ((u32)0xFFFFFFFF)        /* Memory Address */
N
N
N/******************  Bit definition for DMA_CMAR7 register  *******************/
N#define  DMA_CMAR7_MA                        ((u32)0xFFFFFFFF)        /* Memory Address */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                        Analog to Digital Converter                         */
N/*                                                                            */
N/******************************************************************************/
N
N/********************  Bit definition for ADC_SR register  ********************/
N#define  ADC_SR_AWD                          ((u8)0x01)               /* Analog watchdog flag */
N#define  ADC_SR_EOC                          ((u8)0x02)               /* End of conversion */
N#define  ADC_SR_JEOC                         ((u8)0x04)               /* Injected channel end of conversion */
N#define  ADC_SR_JSTRT                        ((u8)0x08)               /* Injected channel Start flag */
N#define  ADC_SR_STRT                         ((u8)0x10)               /* Regular channel Start flag */
N
N
N/*******************  Bit definition for ADC_CR1 register  ********************/
N#define  ADC_CR1_AWDCH                       ((u32)0x0000001F)        /* AWDCH[4:0] bits (Analog watchdog channel select bits) */
N#define  ADC_CR1_AWDCH_0                     ((u32)0x00000001)        /* Bit 0 */
N#define  ADC_CR1_AWDCH_1                     ((u32)0x00000002)        /* Bit 1 */
N#define  ADC_CR1_AWDCH_2                     ((u32)0x00000004)        /* Bit 2 */
N#define  ADC_CR1_AWDCH_3                     ((u32)0x00000008)        /* Bit 3 */
N#define  ADC_CR1_AWDCH_4                     ((u32)0x00000010)        /* Bit 4 */
N
N#define  ADC_CR1_EOCIE                       ((u32)0x00000020)        /* Interrupt enable for EOC */
N#define  ADC_CR1_AWDIE                       ((u32)0x00000040)        /* AAnalog Watchdog interrupt enable */
N#define  ADC_CR1_JEOCIE                      ((u32)0x00000080)        /* Interrupt enable for injected channels */
N#define  ADC_CR1_SCAN                        ((u32)0x00000100)        /* Scan mode */
N#define  ADC_CR1_AWDSGL                      ((u32)0x00000200)        /* Enable the watchdog on a single channel in scan mode */
N#define  ADC_CR1_JAUTO                       ((u32)0x00000400)        /* Automatic injected group conversion */
N#define  ADC_CR1_DISCEN                      ((u32)0x00000800)        /* Discontinuous mode on regular channels */
N#define  ADC_CR1_JDISCEN                     ((u32)0x00001000)        /* Discontinuous mode on injected channels */
N
N#define  ADC_CR1_DISCNUM                     ((u32)0x0000E000)        /* DISCNUM[2:0] bits (Discontinuous mode channel count) */
N#define  ADC_CR1_DISCNUM_0                   ((u32)0x00002000)        /* Bit 0 */
N#define  ADC_CR1_DISCNUM_1                   ((u32)0x00004000)        /* Bit 1 */
N#define  ADC_CR1_DISCNUM_2                   ((u32)0x00008000)        /* Bit 2 */
N
N#define  ADC_CR1_DUALMOD                     ((u32)0x000F0000)        /* DUALMOD[3:0] bits (Dual mode selection) */
N#define  ADC_CR1_DUALMOD_0                   ((u32)0x00010000)        /* Bit 0 */
N#define  ADC_CR1_DUALMOD_1                   ((u32)0x00020000)        /* Bit 1 */
N#define  ADC_CR1_DUALMOD_2                   ((u32)0x00040000)        /* Bit 2 */
N#define  ADC_CR1_DUALMOD_3                   ((u32)0x00080000)        /* Bit 3 */
N
N#define  ADC_CR1_JAWDEN                      ((u32)0x00400000)        /* Analog watchdog enable on injected channels */
N#define  ADC_CR1_AWDEN                       ((u32)0x00800000)        /* Analog watchdog enable on regular channels */
N
N  
N/*******************  Bit definition for ADC_CR2 register  ********************/
N#define  ADC_CR2_ADON                        ((u32)0x00000001)        /* A/D Converter ON / OFF */
N#define  ADC_CR2_CONT                        ((u32)0x00000002)        /* Continuous Conversion */
N#define  ADC_CR2_CAL                         ((u32)0x00000004)        /* A/D Calibration */
N#define  ADC_CR2_RSTCAL                      ((u32)0x00000008)        /* Reset Calibration */
N#define  ADC_CR2_DMA                         ((u32)0x00000100)        /* Direct Memory access mode */
N#define  ADC_CR2_ALIGN                       ((u32)0x00000800)        /* Data Alignment */
N
N#define  ADC_CR2_JEXTSEL                     ((u32)0x00007000)        /* JEXTSEL[2:0] bits (External event select for injected group) */
N#define  ADC_CR2_JEXTSEL_0                   ((u32)0x00001000)        /* Bit 0 */
N#define  ADC_CR2_JEXTSEL_1                   ((u32)0x00002000)        /* Bit 1 */
N#define  ADC_CR2_JEXTSEL_2                   ((u32)0x00004000)        /* Bit 2 */
N
N#define  ADC_CR2_JEXTTRIG                    ((u32)0x00008000)        /* External Trigger Conversion mode for injected channels */
N
N#define  ADC_CR2_EXTSEL                      ((u32)0x000E0000)        /* EXTSEL[2:0] bits (External Event Select for regular group) */
N#define  ADC_CR2_EXTSEL_0                    ((u32)0x00020000)        /* Bit 0 */
N#define  ADC_CR2_EXTSEL_1                    ((u32)0x00040000)        /* Bit 1 */
N#define  ADC_CR2_EXTSEL_2                    ((u32)0x00080000)        /* Bit 2 */
N
N#define  ADC_CR2_EXTTRIG                     ((u32)0x00100000)        /* External Trigger Conversion mode for regular channels */
N#define  ADC_CR2_JSWSTART                    ((u32)0x00200000)        /* Start Conversion of injected channels */
N#define  ADC_CR2_SWSTART                     ((u32)0x00400000)        /* Start Conversion of regular channels */
N#define  ADC_CR2_TSVREFE                     ((u32)0x00800000)        /* Temperature Sensor and VREFINT Enable */
N
N
N/******************  Bit definition for ADC_SMPR1 register  *******************/
N#define  ADC_SMPR1_SMP10                     ((u32)0x00000007)        /* SMP10[2:0] bits (Channel 10 Sample time selection) */
N#define  ADC_SMPR1_SMP10_0                   ((u32)0x00000001)        /* Bit 0 */
N#define  ADC_SMPR1_SMP10_1                   ((u32)0x00000002)        /* Bit 1 */
N#define  ADC_SMPR1_SMP10_2                   ((u32)0x00000004)        /* Bit 2 */
N
N#define  ADC_SMPR1_SMP11                     ((u32)0x00000038)        /* SMP11[2:0] bits (Channel 11 Sample time selection) */
N#define  ADC_SMPR1_SMP11_0                   ((u32)0x00000008)        /* Bit 0 */
N#define  ADC_SMPR1_SMP11_1                   ((u32)0x00000010)        /* Bit 1 */
N#define  ADC_SMPR1_SMP11_2                   ((u32)0x00000020)        /* Bit 2 */
N
N#define  ADC_SMPR1_SMP12                     ((u32)0x000001C0)        /* SMP12[2:0] bits (Channel 12 Sample time selection) */
N#define  ADC_SMPR1_SMP12_0                   ((u32)0x00000040)        /* Bit 0 */
N#define  ADC_SMPR1_SMP12_1                   ((u32)0x00000080)        /* Bit 1 */
N#define  ADC_SMPR1_SMP12_2                   ((u32)0x00000100)        /* Bit 2 */
N
N#define  ADC_SMPR1_SMP13                     ((u32)0x00000E00)        /* SMP13[2:0] bits (Channel 13 Sample time selection) */
N#define  ADC_SMPR1_SMP13_0                   ((u32)0x00000200)        /* Bit 0 */
N#define  ADC_SMPR1_SMP13_1                   ((u32)0x00000400)        /* Bit 1 */
N#define  ADC_SMPR1_SMP13_2                   ((u32)0x00000800)        /* Bit 2 */
N
N#define  ADC_SMPR1_SMP14                     ((u32)0x00007000)        /* SMP14[2:0] bits (Channel 14 Sample time selection) */
N#define  ADC_SMPR1_SMP14_0                   ((u32)0x00001000)        /* Bit 0 */
N#define  ADC_SMPR1_SMP14_1                   ((u32)0x00002000)        /* Bit 1 */
N#define  ADC_SMPR1_SMP14_2                   ((u32)0x00004000)        /* Bit 2 */
N
N#define  ADC_SMPR1_SMP15                     ((u32)0x00038000)        /* SMP15[2:0] bits (Channel 15 Sample time selection) */
N#define  ADC_SMPR1_SMP15_0                   ((u32)0x00008000)        /* Bit 0 */
N#define  ADC_SMPR1_SMP15_1                   ((u32)0x00010000)        /* Bit 1 */
N#define  ADC_SMPR1_SMP15_2                   ((u32)0x00020000)        /* Bit 2 */
N
N#define  ADC_SMPR1_SMP16                     ((u32)0x001C0000)        /* SMP16[2:0] bits (Channel 16 Sample time selection) */
N#define  ADC_SMPR1_SMP16_0                   ((u32)0x00040000)        /* Bit 0 */
N#define  ADC_SMPR1_SMP16_1                   ((u32)0x00080000)        /* Bit 1 */
N#define  ADC_SMPR1_SMP16_2                   ((u32)0x00100000)        /* Bit 2 */
N
N#define  ADC_SMPR1_SMP17                     ((u32)0x00E00000)        /* SMP17[2:0] bits (Channel 17 Sample time selection) */
N#define  ADC_SMPR1_SMP17_0                   ((u32)0x00200000)        /* Bit 0 */
N#define  ADC_SMPR1_SMP17_1                   ((u32)0x00400000)        /* Bit 1 */
N#define  ADC_SMPR1_SMP17_2                   ((u32)0x00800000)        /* Bit 2 */
N
N
N/******************  Bit definition for ADC_SMPR2 register  *******************/
N#define  ADC_SMPR2_SMP0                      ((u32)0x00000007)        /* SMP0[2:0] bits (Channel 0 Sample time selection) */
N#define  ADC_SMPR2_SMP0_0                    ((u32)0x00000001)        /* Bit 0 */
N#define  ADC_SMPR2_SMP0_1                    ((u32)0x00000002)        /* Bit 1 */
N#define  ADC_SMPR2_SMP0_2                    ((u32)0x00000004)        /* Bit 2 */
N
N#define  ADC_SMPR2_SMP1                      ((u32)0x00000038)        /* SMP1[2:0] bits (Channel 1 Sample time selection) */
N#define  ADC_SMPR2_SMP1_0                    ((u32)0x00000008)        /* Bit 0 */
N#define  ADC_SMPR2_SMP1_1                    ((u32)0x00000010)        /* Bit 1 */
N#define  ADC_SMPR2_SMP1_2                    ((u32)0x00000020)        /* Bit 2 */
N
N#define  ADC_SMPR2_SMP2                      ((u32)0x000001C0)        /* SMP2[2:0] bits (Channel 2 Sample time selection) */
N#define  ADC_SMPR2_SMP2_0                    ((u32)0x00000040)        /* Bit 0 */
N#define  ADC_SMPR2_SMP2_1                    ((u32)0x00000080)        /* Bit 1 */
N#define  ADC_SMPR2_SMP2_2                    ((u32)0x00000100)        /* Bit 2 */
N
N#define  ADC_SMPR2_SMP3                      ((u32)0x00000E00)        /* SMP3[2:0] bits (Channel 3 Sample time selection) */
N#define  ADC_SMPR2_SMP3_0                    ((u32)0x00000200)        /* Bit 0 */
N#define  ADC_SMPR2_SMP3_1                    ((u32)0x00000400)        /* Bit 1 */
N#define  ADC_SMPR2_SMP3_2                    ((u32)0x00000800)        /* Bit 2 */
N
N#define  ADC_SMPR2_SMP4                      ((u32)0x00007000)        /* SMP4[2:0] bits (Channel 4 Sample time selection) */
N#define  ADC_SMPR2_SMP4_0                    ((u32)0x00001000)        /* Bit 0 */
N#define  ADC_SMPR2_SMP4_1                    ((u32)0x00002000)        /* Bit 1 */
N#define  ADC_SMPR2_SMP4_2                    ((u32)0x00004000)        /* Bit 2 */
N
N#define  ADC_SMPR2_SMP5                      ((u32)0x00038000)        /* SMP5[2:0] bits (Channel 5 Sample time selection) */
N#define  ADC_SMPR2_SMP5_0                    ((u32)0x00008000)        /* Bit 0 */
N#define  ADC_SMPR2_SMP5_1                    ((u32)0x00010000)        /* Bit 1 */
N#define  ADC_SMPR2_SMP5_2                    ((u32)0x00020000)        /* Bit 2 */
N
N#define  ADC_SMPR2_SMP6                      ((u32)0x001C0000)        /* SMP6[2:0] bits (Channel 6 Sample time selection) */
N#define  ADC_SMPR2_SMP6_0                    ((u32)0x00040000)        /* Bit 0 */
N#define  ADC_SMPR2_SMP6_1                    ((u32)0x00080000)        /* Bit 1 */
N#define  ADC_SMPR2_SMP6_2                    ((u32)0x00100000)        /* Bit 2 */
N
N#define  ADC_SMPR2_SMP7                      ((u32)0x00E00000)        /* SMP7[2:0] bits (Channel 7 Sample time selection) */
N#define  ADC_SMPR2_SMP7_0                    ((u32)0x00200000)        /* Bit 0 */
N#define  ADC_SMPR2_SMP7_1                    ((u32)0x00400000)        /* Bit 1 */
N#define  ADC_SMPR2_SMP7_2                    ((u32)0x00800000)        /* Bit 2 */
N
N#define  ADC_SMPR2_SMP8                      ((u32)0x07000000)        /* SMP8[2:0] bits (Channel 8 Sample time selection) */
N#define  ADC_SMPR2_SMP8_0                    ((u32)0x01000000)        /* Bit 0 */
N#define  ADC_SMPR2_SMP8_1                    ((u32)0x02000000)        /* Bit 1 */
N#define  ADC_SMPR2_SMP8_2                    ((u32)0x04000000)        /* Bit 2 */
N
N#define  ADC_SMPR2_SMP9                      ((u32)0x38000000)        /* SMP9[2:0] bits (Channel 9 Sample time selection) */
N#define  ADC_SMPR2_SMP9_0                    ((u32)0x08000000)        /* Bit 0 */
N#define  ADC_SMPR2_SMP9_1                    ((u32)0x10000000)        /* Bit 1 */
N#define  ADC_SMPR2_SMP9_2                    ((u32)0x20000000)        /* Bit 2 */
N
N
N/******************  Bit definition for ADC_JOFR1 register  *******************/
N#define  ADC_JOFR1_JOFFSET1                  ((u16)0x0FFF)            /* Data offset for injected channel 1 */
N
N
N/******************  Bit definition for ADC_JOFR2 register  *******************/
N#define  ADC_JOFR2_JOFFSET2                  ((u16)0x0FFF)            /* Data offset for injected channel 2 */
N
N
N/******************  Bit definition for ADC_JOFR3 register  *******************/
N#define  ADC_JOFR3_JOFFSET3                  ((u16)0x0FFF)            /* Data offset for injected channel 3 */
N
N
N/******************  Bit definition for ADC_JOFR4 register  *******************/
N#define  ADC_JOFR4_JOFFSET4                  ((u16)0x0FFF)            /* Data offset for injected channel 4 */
N
N
N/*******************  Bit definition for ADC_HTR register  ********************/
N#define  ADC_HTR_HT                          ((u16)0x0FFF)            /* Analog watchdog high threshold */
N
N
N/*******************  Bit definition for ADC_LTR register  ********************/
N#define  ADC_LTR_LT                          ((u16)0x0FFF)            /* Analog watchdog low threshold */
N
N
N/*******************  Bit definition for ADC_SQR1 register  *******************/
N#define  ADC_SQR1_SQ13                       ((u32)0x0000001F)        /* SQ13[4:0] bits (13th conversion in regular sequence) */
N#define  ADC_SQR1_SQ13_0                     ((u32)0x00000001)        /* Bit 0 */
N#define  ADC_SQR1_SQ13_1                     ((u32)0x00000002)        /* Bit 1 */
N#define  ADC_SQR1_SQ13_2                     ((u32)0x00000004)        /* Bit 2 */
N#define  ADC_SQR1_SQ13_3                     ((u32)0x00000008)        /* Bit 3 */
N#define  ADC_SQR1_SQ13_4                     ((u32)0x00000010)        /* Bit 4 */
N
N#define  ADC_SQR1_SQ14                       ((u32)0x000003E0)        /* SQ14[4:0] bits (14th conversion in regular sequence) */
N#define  ADC_SQR1_SQ14_0                     ((u32)0x00000020)        /* Bit 0 */
N#define  ADC_SQR1_SQ14_1                     ((u32)0x00000040)        /* Bit 1 */
N#define  ADC_SQR1_SQ14_2                     ((u32)0x00000080)        /* Bit 2 */
N#define  ADC_SQR1_SQ14_3                     ((u32)0x00000100)        /* Bit 3 */
N#define  ADC_SQR1_SQ14_4                     ((u32)0x00000200)        /* Bit 4 */
N
N#define  ADC_SQR1_SQ15                       ((u32)0x00007C00)        /* SQ15[4:0] bits (15th conversion in regular sequence) */
N#define  ADC_SQR1_SQ15_0                     ((u32)0x00000400)        /* Bit 0 */
N#define  ADC_SQR1_SQ15_1                     ((u32)0x00000800)        /* Bit 1 */
N#define  ADC_SQR1_SQ15_2                     ((u32)0x00001000)        /* Bit 2 */
N#define  ADC_SQR1_SQ15_3                     ((u32)0x00002000)        /* Bit 3 */
N#define  ADC_SQR1_SQ15_4                     ((u32)0x00004000)        /* Bit 4 */
N
N#define  ADC_SQR1_SQ16                       ((u32)0x000F8000)        /* SQ16[4:0] bits (16th conversion in regular sequence) */
N#define  ADC_SQR1_SQ16_0                     ((u32)0x00008000)        /* Bit 0 */
N#define  ADC_SQR1_SQ16_1                     ((u32)0x00010000)        /* Bit 1 */
N#define  ADC_SQR1_SQ16_2                     ((u32)0x00020000)        /* Bit 2 */
N#define  ADC_SQR1_SQ16_3                     ((u32)0x00040000)        /* Bit 3 */
N#define  ADC_SQR1_SQ16_4                     ((u32)0x00080000)        /* Bit 4 */
N
N#define  ADC_SQR1_L                          ((u32)0x00F00000)        /* L[3:0] bits (Regular channel sequence length) */
N#define  ADC_SQR1_L_0                        ((u32)0x00100000)        /* Bit 0 */
N#define  ADC_SQR1_L_1                        ((u32)0x00200000)        /* Bit 1 */
N#define  ADC_SQR1_L_2                        ((u32)0x00400000)        /* Bit 2 */
N#define  ADC_SQR1_L_3                        ((u32)0x00800000)        /* Bit 3 */
N
N
N/*******************  Bit definition for ADC_SQR2 register  *******************/
N#define  ADC_SQR2_SQ7                        ((u32)0x0000001F)        /* SQ7[4:0] bits (7th conversion in regular sequence) */
N#define  ADC_SQR2_SQ7_0                      ((u32)0x00000001)        /* Bit 0 */
N#define  ADC_SQR2_SQ7_1                      ((u32)0x00000002)        /* Bit 1 */
N#define  ADC_SQR2_SQ7_2                      ((u32)0x00000004)        /* Bit 2 */
N#define  ADC_SQR2_SQ7_3                      ((u32)0x00000008)        /* Bit 3 */
N#define  ADC_SQR2_SQ7_4                      ((u32)0x00000010)        /* Bit 4 */
N
N#define  ADC_SQR2_SQ8                        ((u32)0x000003E0)        /* SQ8[4:0] bits (8th conversion in regular sequence) */
N#define  ADC_SQR2_SQ8_0                      ((u32)0x00000020)        /* Bit 0 */
N#define  ADC_SQR2_SQ8_1                      ((u32)0x00000040)        /* Bit 1 */
N#define  ADC_SQR2_SQ8_2                      ((u32)0x00000080)        /* Bit 2 */
N#define  ADC_SQR2_SQ8_3                      ((u32)0x00000100)        /* Bit 3 */
N#define  ADC_SQR2_SQ8_4                      ((u32)0x00000200)        /* Bit 4 */
N
N#define  ADC_SQR2_SQ9                        ((u32)0x00007C00)        /* SQ9[4:0] bits (9th conversion in regular sequence) */
N#define  ADC_SQR2_SQ9_0                      ((u32)0x00000400)        /* Bit 0 */
N#define  ADC_SQR2_SQ9_1                      ((u32)0x00000800)        /* Bit 1 */
N#define  ADC_SQR2_SQ9_2                      ((u32)0x00001000)        /* Bit 2 */
N#define  ADC_SQR2_SQ9_3                      ((u32)0x00002000)        /* Bit 3 */
N#define  ADC_SQR2_SQ9_4                      ((u32)0x00004000)        /* Bit 4 */
N
N#define  ADC_SQR2_SQ10                       ((u32)0x000F8000)        /* SQ10[4:0] bits (10th conversion in regular sequence) */
N#define  ADC_SQR2_SQ10_0                     ((u32)0x00008000)        /* Bit 0 */
N#define  ADC_SQR2_SQ10_1                     ((u32)0x00010000)        /* Bit 1 */
N#define  ADC_SQR2_SQ10_2                     ((u32)0x00020000)        /* Bit 2 */
N#define  ADC_SQR2_SQ10_3                     ((u32)0x00040000)        /* Bit 3 */
N#define  ADC_SQR2_SQ10_4                     ((u32)0x00080000)        /* Bit 4 */
N
N#define  ADC_SQR2_SQ11                       ((u32)0x01F00000)        /* SQ11[4:0] bits (11th conversion in regular sequence) */
N#define  ADC_SQR2_SQ11_0                     ((u32)0x00100000)        /* Bit 0 */
N#define  ADC_SQR2_SQ11_1                     ((u32)0x00200000)        /* Bit 1 */
N#define  ADC_SQR2_SQ11_2                     ((u32)0x00400000)        /* Bit 2 */
N#define  ADC_SQR2_SQ11_3                     ((u32)0x00800000)        /* Bit 3 */
N#define  ADC_SQR2_SQ11_4                     ((u32)0x01000000)        /* Bit 4 */
N
N#define  ADC_SQR2_SQ12                       ((u32)0x3E000000)        /* SQ12[4:0] bits (12th conversion in regular sequence) */
N#define  ADC_SQR2_SQ12_0                     ((u32)0x02000000)        /* Bit 0 */
N#define  ADC_SQR2_SQ12_1                     ((u32)0x04000000)        /* Bit 1 */
N#define  ADC_SQR2_SQ12_2                     ((u32)0x08000000)        /* Bit 2 */
N#define  ADC_SQR2_SQ12_3                     ((u32)0x10000000)        /* Bit 3 */
N#define  ADC_SQR2_SQ12_4                     ((u32)0x20000000)        /* Bit 4 */
N
N
N/*******************  Bit definition for ADC_SQR3 register  *******************/
N#define  ADC_SQR3_SQ1                        ((u32)0x0000001F)        /* SQ1[4:0] bits (1st conversion in regular sequence) */
N#define  ADC_SQR3_SQ1_0                      ((u32)0x00000001)        /* Bit 0 */
N#define  ADC_SQR3_SQ1_1                      ((u32)0x00000002)        /* Bit 1 */
N#define  ADC_SQR3_SQ1_2                      ((u32)0x00000004)        /* Bit 2 */
N#define  ADC_SQR3_SQ1_3                      ((u32)0x00000008)        /* Bit 3 */
N#define  ADC_SQR3_SQ1_4                      ((u32)0x00000010)        /* Bit 4 */
N
N#define  ADC_SQR3_SQ2                        ((u32)0x000003E0)        /* SQ2[4:0] bits (2nd conversion in regular sequence) */
N#define  ADC_SQR3_SQ2_0                      ((u32)0x00000020)        /* Bit 0 */
N#define  ADC_SQR3_SQ2_1                      ((u32)0x00000040)        /* Bit 1 */
N#define  ADC_SQR3_SQ2_2                      ((u32)0x00000080)        /* Bit 2 */
N#define  ADC_SQR3_SQ2_3                      ((u32)0x00000100)        /* Bit 3 */
N#define  ADC_SQR3_SQ2_4                      ((u32)0x00000200)        /* Bit 4 */
N
N#define  ADC_SQR3_SQ3                        ((u32)0x00007C00)        /* SQ3[4:0] bits (3rd conversion in regular sequence) */
N#define  ADC_SQR3_SQ3_0                      ((u32)0x00000400)        /* Bit 0 */
N#define  ADC_SQR3_SQ3_1                      ((u32)0x00000800)        /* Bit 1 */
N#define  ADC_SQR3_SQ3_2                      ((u32)0x00001000)        /* Bit 2 */
N#define  ADC_SQR3_SQ3_3                      ((u32)0x00002000)        /* Bit 3 */
N#define  ADC_SQR3_SQ3_4                      ((u32)0x00004000)        /* Bit 4 */
N
N#define  ADC_SQR3_SQ4                        ((u32)0x000F8000)        /* SQ4[4:0] bits (4th conversion in regular sequence) */
N#define  ADC_SQR3_SQ4_0                      ((u32)0x00008000)        /* Bit 0 */
N#define  ADC_SQR3_SQ4_1                      ((u32)0x00010000)        /* Bit 1 */
N#define  ADC_SQR3_SQ4_2                      ((u32)0x00020000)        /* Bit 2 */
N#define  ADC_SQR3_SQ4_3                      ((u32)0x00040000)        /* Bit 3 */
N#define  ADC_SQR3_SQ4_4                      ((u32)0x00080000)        /* Bit 4 */
N
N#define  ADC_SQR3_SQ5                        ((u32)0x01F00000)        /* SQ5[4:0] bits (5th conversion in regular sequence) */
N#define  ADC_SQR3_SQ5_0                      ((u32)0x00100000)        /* Bit 0 */
N#define  ADC_SQR3_SQ5_1                      ((u32)0x00200000)        /* Bit 1 */
N#define  ADC_SQR3_SQ5_2                      ((u32)0x00400000)        /* Bit 2 */
N#define  ADC_SQR3_SQ5_3                      ((u32)0x00800000)        /* Bit 3 */
N#define  ADC_SQR3_SQ5_4                      ((u32)0x01000000)        /* Bit 4 */
N
N#define  ADC_SQR3_SQ6                        ((u32)0x3E000000)        /* SQ6[4:0] bits (6th conversion in regular sequence) */
N#define  ADC_SQR3_SQ6_0                      ((u32)0x02000000)        /* Bit 0 */
N#define  ADC_SQR3_SQ6_1                      ((u32)0x04000000)        /* Bit 1 */
N#define  ADC_SQR3_SQ6_2                      ((u32)0x08000000)        /* Bit 2 */
N#define  ADC_SQR3_SQ6_3                      ((u32)0x10000000)        /* Bit 3 */
N#define  ADC_SQR3_SQ6_4                      ((u32)0x20000000)        /* Bit 4 */
N
N
N/*******************  Bit definition for ADC_JSQR register  *******************/
N#define  ADC_JSQR_JSQ1                       ((u32)0x0000001F)        /* JSQ1[4:0] bits (1st conversion in injected sequence) */  
N#define  ADC_JSQR_JSQ1_0                     ((u32)0x00000001)        /* Bit 0 */
N#define  ADC_JSQR_JSQ1_1                     ((u32)0x00000002)        /* Bit 1 */
N#define  ADC_JSQR_JSQ1_2                     ((u32)0x00000004)        /* Bit 2 */
N#define  ADC_JSQR_JSQ1_3                     ((u32)0x00000008)        /* Bit 3 */
N#define  ADC_JSQR_JSQ1_4                     ((u32)0x00000010)        /* Bit 4 */
N
N#define  ADC_JSQR_JSQ2                       ((u32)0x000003E0)        /* JSQ2[4:0] bits (2nd conversion in injected sequence) */
N#define  ADC_JSQR_JSQ2_0                     ((u32)0x00000020)        /* Bit 0 */
N#define  ADC_JSQR_JSQ2_1                     ((u32)0x00000040)        /* Bit 1 */
N#define  ADC_JSQR_JSQ2_2                     ((u32)0x00000080)        /* Bit 2 */
N#define  ADC_JSQR_JSQ2_3                     ((u32)0x00000100)        /* Bit 3 */
N#define  ADC_JSQR_JSQ2_4                     ((u32)0x00000200)        /* Bit 4 */
N
N#define  ADC_JSQR_JSQ3                       ((u32)0x00007C00)        /* JSQ3[4:0] bits (3rd conversion in injected sequence) */
N#define  ADC_JSQR_JSQ3_0                     ((u32)0x00000400)        /* Bit 0 */
N#define  ADC_JSQR_JSQ3_1                     ((u32)0x00000800)        /* Bit 1 */
N#define  ADC_JSQR_JSQ3_2                     ((u32)0x00001000)        /* Bit 2 */
N#define  ADC_JSQR_JSQ3_3                     ((u32)0x00002000)        /* Bit 3 */
N#define  ADC_JSQR_JSQ3_4                     ((u32)0x00004000)        /* Bit 4 */
N
N#define  ADC_JSQR_JSQ4                       ((u32)0x000F8000)        /* JSQ4[4:0] bits (4th conversion in injected sequence) */
N#define  ADC_JSQR_JSQ4_0                     ((u32)0x00008000)        /* Bit 0 */
N#define  ADC_JSQR_JSQ4_1                     ((u32)0x00010000)        /* Bit 1 */
N#define  ADC_JSQR_JSQ4_2                     ((u32)0x00020000)        /* Bit 2 */
N#define  ADC_JSQR_JSQ4_3                     ((u32)0x00040000)        /* Bit 3 */
N#define  ADC_JSQR_JSQ4_4                     ((u32)0x00080000)        /* Bit 4 */
N
N#define  ADC_JSQR_JL                         ((u32)0x00300000)        /* JL[1:0] bits (Injected Sequence length) */
N#define  ADC_JSQR_JL_0                       ((u32)0x00100000)        /* Bit 0 */
N#define  ADC_JSQR_JL_1                       ((u32)0x00200000)        /* Bit 1 */
N
N
N/*******************  Bit definition for ADC_JDR1 register  *******************/
N#define  ADC_JDR1_JDATA                      ((u16)0xFFFF)            /* Injected data */
N
N
N/*******************  Bit definition for ADC_JDR2 register  *******************/
N#define  ADC_JDR2_JDATA                      ((u16)0xFFFF)            /* Injected data */
N
N
N/*******************  Bit definition for ADC_JDR3 register  *******************/
N#define  ADC_JDR3_JDATA                      ((u16)0xFFFF)            /* Injected data */
N
N
N/*******************  Bit definition for ADC_JDR4 register  *******************/
N#define  ADC_JDR4_JDATA                      ((u16)0xFFFF)            /* Injected data */
N
N
N/********************  Bit definition for ADC_DR register  ********************/
N#define  ADC_DR_DATA                         ((u32)0x0000FFFF)        /* Regular data */
N#define  ADC_DR_ADC2DATA                     ((u32)0xFFFF0000)        /* ADC2 data */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                      Digital to Analog Converter                           */
N/*                                                                            */
N/******************************************************************************/
N
N/********************  Bit definition for DAC_CR register  ********************/
N#define  DAC_CR_EN1                          ((u32)0x00000001)        /* DAC channel1 enable */
N#define  DAC_CR_BOFF1                        ((u32)0x00000002)        /* DAC channel1 output buffer disable */
N#define  DAC_CR_TEN1                         ((u32)0x00000004)        /* DAC channel1 Trigger enable */
N
N#define  DAC_CR_TSEL1                        ((u32)0x00000038)        /* TSEL1[2:0] (DAC channel1 Trigger selection) */
N#define  DAC_CR_TSEL1_0                      ((u32)0x00000008)        /* Bit 0 */
N#define  DAC_CR_TSEL1_1                      ((u32)0x00000010)        /* Bit 1 */
N#define  DAC_CR_TSEL1_2                      ((u32)0x00000020)        /* Bit 2 */
N
N#define  DAC_CR_WAVE1                        ((u32)0x000000C0)        /* WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
N#define  DAC_CR_WAVE1_0                      ((u32)0x00000040)        /* Bit 0 */
N#define  DAC_CR_WAVE1_1                      ((u32)0x00000080)        /* Bit 1 */
N
N#define  DAC_CR_MAMP1                        ((u32)0x00000F00)        /* MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
N#define  DAC_CR_MAMP1_0                      ((u32)0x00000100)        /* Bit 0 */
N#define  DAC_CR_MAMP1_1                      ((u32)0x00000200)        /* Bit 1 */
N#define  DAC_CR_MAMP1_2                      ((u32)0x00000400)        /* Bit 2 */
N#define  DAC_CR_MAMP1_3                      ((u32)0x00000800)        /* Bit 3 */
N
N#define  DAC_CR_DMAEN1                       ((u32)0x00001000)        /* DAC channel1 DMA enable */
N#define  DAC_CR_EN2                          ((u32)0x00010000)        /* DAC channel2 enable */
N#define  DAC_CR_BOFF2                        ((u32)0x00020000)        /* DAC channel2 output buffer disable */
N#define  DAC_CR_TEN2                         ((u32)0x00040000)        /* DAC channel2 Trigger enable */
N
N#define  DAC_CR_TSEL2                        ((u32)0x00380000)        /* TSEL2[2:0] (DAC channel2 Trigger selection) */
N#define  DAC_CR_TSEL2_0                      ((u32)0x00080000)        /* Bit 0 */
N#define  DAC_CR_TSEL2_1                      ((u32)0x00100000)        /* Bit 1 */
N#define  DAC_CR_TSEL2_2                      ((u32)0x00200000)        /* Bit 2 */
N
N#define  DAC_CR_WAVE2                        ((u32)0x00C00000)        /* WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
N#define  DAC_CR_WAVE2_0                      ((u32)0x00400000)        /* Bit 0 */
N#define  DAC_CR_WAVE2_1                      ((u32)0x00800000)        /* Bit 1 */
N
N#define  DAC_CR_MAMP2                        ((u32)0x0F000000)        /* MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
N#define  DAC_CR_MAMP2_0                      ((u32)0x01000000)        /* Bit 0 */
N#define  DAC_CR_MAMP2_1                      ((u32)0x02000000)        /* Bit 1 */
N#define  DAC_CR_MAMP2_2                      ((u32)0x04000000)        /* Bit 2 */
N#define  DAC_CR_MAMP2_3                      ((u32)0x08000000)        /* Bit 3 */
N
N#define  DAC_CR_DMAEN2                       ((u32)0x10000000)        /* DAC channel2 DMA enabled */
N
N
N/*****************  Bit definition for DAC_SWTRIGR register  ******************/
N#define  DAC_SWTRIGR_SWTRIG1                 ((u8)0x01)               /* DAC channel1 software trigger */
N#define  DAC_SWTRIGR_SWTRIG2                 ((u8)0x02)               /* DAC channel2 software trigger */
N
N
N/*****************  Bit definition for DAC_DHR12R1 register  ******************/
N#define  DAC_DHR12R1_DACC1DHR                ((u16)0x0FFF)            /* DAC channel1 12-bit Right aligned data */
N
N
N/*****************  Bit definition for DAC_DHR12L1 register  ******************/
N#define  DAC_DHR12L1_DACC1DHR                ((u16)0xFFF0)            /* DAC channel1 12-bit Left aligned data */
N
N
N/******************  Bit definition for DAC_DHR8R1 register  ******************/
N#define  DAC_DHR8R1_DACC1DHR                 ((u8)0xFF)               /* DAC channel1 8-bit Right aligned data */
N
N
N/*****************  Bit definition for DAC_DHR12R2 register  ******************/
N#define  DAC_DHR12R2_DACC2DHR                ((u16)0x0FFF)            /* DAC channel2 12-bit Right aligned data */
N
N
N/*****************  Bit definition for DAC_DHR12L2 register  ******************/
N#define  DAC_DHR12L2_DACC2DHR                ((u16)0xFFF0)            /* DAC channel2 12-bit Left aligned data */
N
N
N/******************  Bit definition for DAC_DHR8R2 register  ******************/
N#define  DAC_DHR8R2_DACC2DHR                 ((u8)0xFF)               /* DAC channel2 8-bit Right aligned data */
N
N
N/*****************  Bit definition for DAC_DHR12RD register  ******************/
N#define  DAC_DHR12RD_DACC1DHR                ((u32)0x00000FFF)        /* DAC channel1 12-bit Right aligned data */
N#define  DAC_DHR12RD_DACC2DHR                ((u32)0x0FFF0000)        /* DAC channel2 12-bit Right aligned data */
N
N
N/*****************  Bit definition for DAC_DHR12LD register  ******************/
N#define  DAC_DHR12LD_DACC1DHR                ((u32)0x0000FFF0)        /* DAC channel1 12-bit Left aligned data */
N#define  DAC_DHR12LD_DACC2DHR                ((u32)0xFFF00000)        /* DAC channel2 12-bit Left aligned data */
N
N
N/******************  Bit definition for DAC_DHR8RD register  ******************/
N#define  DAC_DHR8RD_DACC1DHR                 ((u16)0x00FF)            /* DAC channel1 8-bit Right aligned data */
N#define  DAC_DHR8RD_DACC2DHR                 ((u16)0xFF00)            /* DAC channel2 8-bit Right aligned data */
N
N
N/*******************  Bit definition for DAC_DOR1 register  *******************/
N#define  DAC_DOR1_DACC1DOR                   ((u16)0x0FFF)            /* DAC channel1 data output */
N
N
N/*******************  Bit definition for DAC_DOR2 register  *******************/
N#define  DAC_DOR2_DACC2DOR                   ((u16)0x0FFF)            /* DAC channel2 data output */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                                    TIM                                     */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for TIM_CR1 register  ********************/
N#define  TIM_CR1_CEN                         ((u16)0x0001)            /* Counter enable */
N#define  TIM_CR1_UDIS                        ((u16)0x0002)            /* Update disable */
N#define  TIM_CR1_URS                         ((u16)0x0004)            /* Update request source */
N#define  TIM_CR1_OPM                         ((u16)0x0008)            /* One pulse mode */
N#define  TIM_CR1_DIR                         ((u16)0x0010)            /* Direction */
N
N#define  TIM_CR1_CMS                         ((u16)0x0060)            /* CMS[1:0] bits (Center-aligned mode selection) */
N#define  TIM_CR1_CMS_0                       ((u16)0x0020)            /* Bit 0 */
N#define  TIM_CR1_CMS_1                       ((u16)0x0040)            /* Bit 1 */
N
N#define  TIM_CR1_ARPE                        ((u16)0x0080)            /* Auto-reload preload enable */
N
N#define  TIM_CR1_CKD                         ((u16)0x0300)            /* CKD[1:0] bits (clock division) */
N#define  TIM_CR1_CKD_0                       ((u16)0x0100)            /* Bit 0 */
N#define  TIM_CR1_CKD_1                       ((u16)0x0200)            /* Bit 1 */
N
N
N/*******************  Bit definition for TIM_CR2 register  ********************/
N#define  TIM_CR2_CCPC                        ((u16)0x0001)            /* Capture/Compare Preloaded Control */
N#define  TIM_CR2_CCUS                        ((u16)0x0004)            /* Capture/Compare Control Update Selection */
N#define  TIM_CR2_CCDS                        ((u16)0x0008)            /* Capture/Compare DMA Selection */
N
N#define  TIM_CR2_MMS                         ((u16)0x0070)            /* MMS[2:0] bits (Master Mode Selection) */
N#define  TIM_CR2_MMS_0                       ((u16)0x0010)            /* Bit 0 */
N#define  TIM_CR2_MMS_1                       ((u16)0x0020)            /* Bit 1 */
N#define  TIM_CR2_MMS_2                       ((u16)0x0040)            /* Bit 2 */
N
N#define  TIM_CR2_TI1S                        ((u16)0x0080)            /* TI1 Selection */
N#define  TIM_CR2_OIS1                        ((u16)0x0100)            /* Output Idle state 1 (OC1 output) */
N#define  TIM_CR2_OIS1N                       ((u16)0x0200)            /* Output Idle state 1 (OC1N output) */
N#define  TIM_CR2_OIS2                        ((u16)0x0400)            /* Output Idle state 2 (OC2 output) */
N#define  TIM_CR2_OIS2N                       ((u16)0x0800)            /* Output Idle state 2 (OC2N output) */
N#define  TIM_CR2_OIS3                        ((u16)0x1000)            /* Output Idle state 3 (OC3 output) */
N#define  TIM_CR2_OIS3N                       ((u16)0x2000)            /* Output Idle state 3 (OC3N output) */
N#define  TIM_CR2_OIS4                        ((u16)0x4000)            /* Output Idle state 4 (OC4 output) */
N
N
N/*******************  Bit definition for TIM_SMCR register  *******************/
N#define  TIM_SMCR_SMS                        ((u16)0x0007)            /* SMS[2:0] bits (Slave mode selection) */
N#define  TIM_SMCR_SMS_0                      ((u16)0x0001)            /* Bit 0 */
N#define  TIM_SMCR_SMS_1                      ((u16)0x0002)            /* Bit 1 */
N#define  TIM_SMCR_SMS_2                      ((u16)0x0004)            /* Bit 2 */
N
N#define  TIM_SMCR_TS                         ((u16)0x0070)            /* TS[2:0] bits (Trigger selection) */
N#define  TIM_SMCR_TS_0                       ((u16)0x0010)            /* Bit 0 */
N#define  TIM_SMCR_TS_1                       ((u16)0x0020)            /* Bit 1 */
N#define  TIM_SMCR_TS_2                       ((u16)0x0040)            /* Bit 2 */
N
N#define  TIM_SMCR_MSM                        ((u16)0x0080)            /* Master/slave mode */
N
N#define  TIM_SMCR_ETF                        ((u16)0x0F00)            /* ETF[3:0] bits (External trigger filter) */
N#define  TIM_SMCR_ETF_0                      ((u16)0x0100)            /* Bit 0 */
N#define  TIM_SMCR_ETF_1                      ((u16)0x0200)            /* Bit 1 */
N#define  TIM_SMCR_ETF_2                      ((u16)0x0400)            /* Bit 2 */
N#define  TIM_SMCR_ETF_3                      ((u16)0x0800)            /* Bit 3 */
N
N#define  TIM_SMCR_ETPS                       ((u16)0x3000)            /* ETPS[1:0] bits (External trigger prescaler) */
N#define  TIM_SMCR_ETPS_0                     ((u16)0x1000)            /* Bit 0 */
N#define  TIM_SMCR_ETPS_1                     ((u16)0x2000)            /* Bit 1 */
N
N#define  TIM_SMCR_ECE                        ((u16)0x4000)            /* External clock enable */
N#define  TIM_SMCR_ETP                        ((u16)0x8000)            /* External trigger polarity */
N
N
N/*******************  Bit definition for TIM_DIER register  *******************/
N#define  TIM_DIER_UIE                        ((u16)0x0001)            /* Update interrupt enable */
N#define  TIM_DIER_CC1IE                      ((u16)0x0002)            /* Capture/Compare 1 interrupt enable */
N#define  TIM_DIER_CC2IE                      ((u16)0x0004)            /* Capture/Compare 2 interrupt enable */
N#define  TIM_DIER_CC3IE                      ((u16)0x0008)            /* Capture/Compare 3 interrupt enable */
N#define  TIM_DIER_CC4IE                      ((u16)0x0010)            /* Capture/Compare 4 interrupt enable */
N#define  TIM_DIER_COMIE                      ((u16)0x0020)            /* COM interrupt enable */
N#define  TIM_DIER_TIE                        ((u16)0x0040)            /* Trigger interrupt enable */
N#define  TIM_DIER_BIE                        ((u16)0x0080)            /* Break interrupt enable */
N#define  TIM_DIER_UDE                        ((u16)0x0100)            /* Update DMA request enable */
N#define  TIM_DIER_CC1DE                      ((u16)0x0200)            /* Capture/Compare 1 DMA request enable */
N#define  TIM_DIER_CC2DE                      ((u16)0x0400)            /* Capture/Compare 2 DMA request enable */
N#define  TIM_DIER_CC3DE                      ((u16)0x0800)            /* Capture/Compare 3 DMA request enable */
N#define  TIM_DIER_CC4DE                      ((u16)0x1000)            /* Capture/Compare 4 DMA request enable */
N#define  TIM_DIER_COMDE                      ((u16)0x2000)            /* COM DMA request enable */
N#define  TIM_DIER_TDE                        ((u16)0x4000)            /* Trigger DMA request enable */
N
N
N/********************  Bit definition for TIM_SR register  ********************/
N#define  TIM_SR_UIF                          ((u16)0x0001)            /* Update interrupt Flag */
N#define  TIM_SR_CC1IF                        ((u16)0x0002)            /* Capture/Compare 1 interrupt Flag */
N#define  TIM_SR_CC2IF                        ((u16)0x0004)            /* Capture/Compare 2 interrupt Flag */
N#define  TIM_SR_CC3IF                        ((u16)0x0008)            /* Capture/Compare 3 interrupt Flag */
N#define  TIM_SR_CC4IF                        ((u16)0x0010)            /* Capture/Compare 4 interrupt Flag */
N#define  TIM_SR_COMIF                        ((u16)0x0020)            /* COM interrupt Flag */
N#define  TIM_SR_TIF                          ((u16)0x0040)            /* Trigger interrupt Flag */
N#define  TIM_SR_BIF                          ((u16)0x0080)            /* Break interrupt Flag */
N#define  TIM_SR_CC1OF                        ((u16)0x0200)            /* Capture/Compare 1 Overcapture Flag */
N#define  TIM_SR_CC2OF                        ((u16)0x0400)            /* Capture/Compare 2 Overcapture Flag */
N#define  TIM_SR_CC3OF                        ((u16)0x0800)            /* Capture/Compare 3 Overcapture Flag */
N#define  TIM_SR_CC4OF                        ((u16)0x1000)            /* Capture/Compare 4 Overcapture Flag */
N
N
N/*******************  Bit definition for TIM_EGR register  ********************/
N#define  TIM_EGR_UG                          ((u8)0x01)               /* Update Generation */
N#define  TIM_EGR_CC1G                        ((u8)0x02)               /* Capture/Compare 1 Generation */
N#define  TIM_EGR_CC2G                        ((u8)0x04)               /* Capture/Compare 2 Generation */
N#define  TIM_EGR_CC3G                        ((u8)0x08)               /* Capture/Compare 3 Generation */
N#define  TIM_EGR_CC4G                        ((u8)0x10)               /* Capture/Compare 4 Generation */
N#define  TIM_EGR_COMG                        ((u8)0x20)               /* Capture/Compare Control Update Generation */
N#define  TIM_EGR_TG                          ((u8)0x40)               /* Trigger Generation */
N#define  TIM_EGR_BG                          ((u8)0x80)               /* Break Generation */
N
N
N/******************  Bit definition for TIM_CCMR1 register  *******************/
N#define  TIM_CCMR1_CC1S                      ((u16)0x0003)            /* CC1S[1:0] bits (Capture/Compare 1 Selection) */
N#define  TIM_CCMR1_CC1S_0                    ((u16)0x0001)            /* Bit 0 */
N#define  TIM_CCMR1_CC1S_1                    ((u16)0x0002)            /* Bit 1 */
N
N#define  TIM_CCMR1_OC1FE                     ((u16)0x0004)            /* Output Compare 1 Fast enable */
N#define  TIM_CCMR1_OC1PE                     ((u16)0x0008)            /* Output Compare 1 Preload enable */
N
N#define  TIM_CCMR1_OC1M                      ((u16)0x0070)            /* OC1M[2:0] bits (Output Compare 1 Mode) */
N#define  TIM_CCMR1_OC1M_0                    ((u16)0x0010)            /* Bit 0 */
N#define  TIM_CCMR1_OC1M_1                    ((u16)0x0020)            /* Bit 1 */
N#define  TIM_CCMR1_OC1M_2                    ((u16)0x0040)            /* Bit 2 */
N
N#define  TIM_CCMR1_OC1CE                     ((u16)0x0080)            /* Output Compare 1Clear Enable */
N
N#define  TIM_CCMR1_CC2S                      ((u16)0x0300)            /* CC2S[1:0] bits (Capture/Compare 2 Selection) */
N#define  TIM_CCMR1_CC2S_0                    ((u16)0x0100)            /* Bit 0 */
N#define  TIM_CCMR1_CC2S_1                    ((u16)0x0200)            /* Bit 1 */
N
N#define  TIM_CCMR1_OC2FE                     ((u16)0x0400)            /* Output Compare 2 Fast enable */
N#define  TIM_CCMR1_OC2PE                     ((u16)0x0800)            /* Output Compare 2 Preload enable */
N
N#define  TIM_CCMR1_OC2M                      ((u16)0x7000)            /* OC2M[2:0] bits (Output Compare 2 Mode) */
N#define  TIM_CCMR1_OC2M_0                    ((u16)0x1000)            /* Bit 0 */
N#define  TIM_CCMR1_OC2M_1                    ((u16)0x2000)            /* Bit 1 */
N#define  TIM_CCMR1_OC2M_2                    ((u16)0x4000)            /* Bit 2 */
N
N#define  TIM_CCMR1_OC2CE                     ((u16)0x8000)            /* Output Compare 2 Clear Enable */
N
N/*----------------------------------------------------------------------------*/
N
N#define  TIM_CCMR1_IC1PSC                    ((u16)0x000C)            /* IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
N#define  TIM_CCMR1_IC1PSC_0                  ((u16)0x0004)            /* Bit 0 */
N#define  TIM_CCMR1_IC1PSC_1                  ((u16)0x0008)            /* Bit 1 */
N
N#define  TIM_CCMR1_IC1F                      ((u16)0x00F0)            /* IC1F[3:0] bits (Input Capture 1 Filter) */
N#define  TIM_CCMR1_IC1F_0                    ((u16)0x0010)            /* Bit 0 */
N#define  TIM_CCMR1_IC1F_1                    ((u16)0x0020)            /* Bit 1 */
N#define  TIM_CCMR1_IC1F_2                    ((u16)0x0040)            /* Bit 2 */
N#define  TIM_CCMR1_IC1F_3                    ((u16)0x0080)            /* Bit 3 */
N
N#define  TIM_CCMR1_IC2PSC                    ((u16)0x0C00)            /* IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
N#define  TIM_CCMR1_IC2PSC_0                  ((u16)0x0400)            /* Bit 0 */
N#define  TIM_CCMR1_IC2PSC_1                  ((u16)0x0800)            /* Bit 1 */
N
N#define  TIM_CCMR1_IC2F                      ((u16)0xF000)            /* IC2F[3:0] bits (Input Capture 2 Filter) */
N#define  TIM_CCMR1_IC2F_0                    ((u16)0x1000)            /* Bit 0 */
N#define  TIM_CCMR1_IC2F_1                    ((u16)0x2000)            /* Bit 1 */
N#define  TIM_CCMR1_IC2F_2                    ((u16)0x4000)            /* Bit 2 */
N#define  TIM_CCMR1_IC2F_3                    ((u16)0x8000)            /* Bit 3 */
N
N
N/******************  Bit definition for TIM_CCMR2 register  *******************/
N#define  TIM_CCMR2_CC3S                      ((u16)0x0003)            /* CC3S[1:0] bits (Capture/Compare 3 Selection) */
N#define  TIM_CCMR2_CC3S_0                    ((u16)0x0001)            /* Bit 0 */
N#define  TIM_CCMR2_CC3S_1                    ((u16)0x0002)            /* Bit 1 */
N
N#define  TIM_CCMR2_OC3FE                     ((u16)0x0004)            /* Output Compare 3 Fast enable */
N#define  TIM_CCMR2_OC3PE                     ((u16)0x0008)            /* Output Compare 3 Preload enable */
N
N#define  TIM_CCMR2_OC3M                      ((u16)0x0070)            /* OC3M[2:0] bits (Output Compare 3 Mode) */
N#define  TIM_CCMR2_OC3M_0                    ((u16)0x0010)            /* Bit 0 */
N#define  TIM_CCMR2_OC3M_1                    ((u16)0x0020)            /* Bit 1 */
N#define  TIM_CCMR2_OC3M_2                    ((u16)0x0040)            /* Bit 2 */
N
N#define  TIM_CCMR2_OC3CE                     ((u16)0x0080)            /* Output Compare 3 Clear Enable */
N
N#define  TIM_CCMR2_CC4S                      ((u16)0x0300)            /* CC4S[1:0] bits (Capture/Compare 4 Selection) */
N#define  TIM_CCMR2_CC4S_0                    ((u16)0x0100)            /* Bit 0 */
N#define  TIM_CCMR2_CC4S_1                    ((u16)0x0200)            /* Bit 1 */
N
N#define  TIM_CCMR2_OC4FE                     ((u16)0x0400)            /* Output Compare 4 Fast enable */
N#define  TIM_CCMR2_OC4PE                     ((u16)0x0800)            /* Output Compare 4 Preload enable */
N
N#define  TIM_CCMR2_OC4M                      ((u16)0x7000)            /* OC4M[2:0] bits (Output Compare 4 Mode) */
N#define  TIM_CCMR2_OC4M_0                    ((u16)0x1000)            /* Bit 0 */
N#define  TIM_CCMR2_OC4M_1                    ((u16)0x2000)            /* Bit 1 */
N#define  TIM_CCMR2_OC4M_2                    ((u16)0x4000)            /* Bit 2 */
N
N#define  TIM_CCMR2_OC4CE                     ((u16)0x8000)            /* Output Compare 4 Clear Enable */
N
N/*----------------------------------------------------------------------------*/
N
N#define  TIM_CCMR2_IC3PSC                    ((u16)0x000C)            /* IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
N#define  TIM_CCMR2_IC3PSC_0                  ((u16)0x0004)            /* Bit 0 */
N#define  TIM_CCMR2_IC3PSC_1                  ((u16)0x0008)            /* Bit 1 */
N
N#define  TIM_CCMR2_IC3F                      ((u16)0x00F0)            /* IC3F[3:0] bits (Input Capture 3 Filter) */
N#define  TIM_CCMR2_IC3F_0                    ((u16)0x0010)            /* Bit 0 */
N#define  TIM_CCMR2_IC3F_1                    ((u16)0x0020)            /* Bit 1 */
N#define  TIM_CCMR2_IC3F_2                    ((u16)0x0040)            /* Bit 2 */
N#define  TIM_CCMR2_IC3F_3                    ((u16)0x0080)            /* Bit 3 */
N
N#define  TIM_CCMR2_IC4PSC                    ((u16)0x0C00)            /* IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
N#define  TIM_CCMR2_IC4PSC_0                  ((u16)0x0400)            /* Bit 0 */
N#define  TIM_CCMR2_IC4PSC_1                  ((u16)0x0800)            /* Bit 1 */
N
N#define  TIM_CCMR2_IC4F                      ((u16)0xF000)            /* IC4F[3:0] bits (Input Capture 4 Filter) */
N#define  TIM_CCMR2_IC4F_0                    ((u16)0x1000)            /* Bit 0 */
N#define  TIM_CCMR2_IC4F_1                    ((u16)0x2000)            /* Bit 1 */
N#define  TIM_CCMR2_IC4F_2                    ((u16)0x4000)            /* Bit 2 */
N#define  TIM_CCMR2_IC4F_3                    ((u16)0x8000)            /* Bit 3 */
N
N
N/*******************  Bit definition for TIM_CCER register  *******************/
N#define  TIM_CCER_CC1E                       ((u16)0x0001)            /* Capture/Compare 1 output enable */
N#define  TIM_CCER_CC1P                       ((u16)0x0002)            /* Capture/Compare 1 output Polarity */
N#define  TIM_CCER_CC1NE                      ((u16)0x0004)            /* Capture/Compare 1 Complementary output enable */
N#define  TIM_CCER_CC1NP                      ((u16)0x0008)            /* Capture/Compare 1 Complementary output Polarity */
N#define  TIM_CCER_CC2E                       ((u16)0x0010)            /* Capture/Compare 2 output enable */
N#define  TIM_CCER_CC2P                       ((u16)0x0020)            /* Capture/Compare 2 output Polarity */
N#define  TIM_CCER_CC2NE                      ((u16)0x0040)            /* Capture/Compare 2 Complementary output enable */
N#define  TIM_CCER_CC2NP                      ((u16)0x0080)            /* Capture/Compare 2 Complementary output Polarity */
N#define  TIM_CCER_CC3E                       ((u16)0x0100)            /* Capture/Compare 3 output enable */
N#define  TIM_CCER_CC3P                       ((u16)0x0200)            /* Capture/Compare 3 output Polarity */
N#define  TIM_CCER_CC3NE                      ((u16)0x0400)            /* Capture/Compare 3 Complementary output enable */
N#define  TIM_CCER_CC3NP                      ((u16)0x0800)            /* Capture/Compare 3 Complementary output Polarity */
N#define  TIM_CCER_CC4E                       ((u16)0x1000)            /* Capture/Compare 4 output enable */
N#define  TIM_CCER_CC4P                       ((u16)0x2000)            /* Capture/Compare 4 output Polarity */
N
N
N/*******************  Bit definition for TIM_CNT register  ********************/
N#define  TIM_CNT_CNT                         ((u16)0xFFFF)            /* Counter Value */
N
N
N/*******************  Bit definition for TIM_PSC register  ********************/
N#define  TIM_PSC_PSC                         ((u16)0xFFFF)            /* Prescaler Value */
N
N
N/*******************  Bit definition for TIM_ARR register  ********************/
N#define  TIM_ARR_ARR                         ((u16)0xFFFF)            /* actual auto-reload Value */
N
N
N/*******************  Bit definition for TIM_RCR register  ********************/
N#define  TIM_RCR_REP                         ((u8)0xFF)               /* Repetition Counter Value */
N
N
N/*******************  Bit definition for TIM_CCR1 register  *******************/
N#define  TIM_CCR1_CCR1                       ((u16)0xFFFF)            /* Capture/Compare 1 Value */
N
N
N/*******************  Bit definition for TIM_CCR2 register  *******************/
N#define  TIM_CCR2_CCR2                       ((u16)0xFFFF)            /* Capture/Compare 2 Value */
N
N
N/*******************  Bit definition for TIM_CCR3 register  *******************/
N#define  TIM_CCR3_CCR3                       ((u16)0xFFFF)            /* Capture/Compare 3 Value */
N
N
N/*******************  Bit definition for TIM_CCR4 register  *******************/
N#define  TIM_CCR4_CCR4                       ((u16)0xFFFF)            /* Capture/Compare 4 Value */
N
N
N/*******************  Bit definition for TIM_BDTR register  *******************/
N#define  TIM_BDTR_DTG                        ((u16)0x00FF)            /* DTG[0:7] bits (Dead-Time Generator set-up) */
N#define  TIM_BDTR_DTG_0                      ((u16)0x0001)            /* Bit 0 */
N#define  TIM_BDTR_DTG_1                      ((u16)0x0002)            /* Bit 1 */
N#define  TIM_BDTR_DTG_2                      ((u16)0x0004)            /* Bit 2 */
N#define  TIM_BDTR_DTG_3                      ((u16)0x0008)            /* Bit 3 */
N#define  TIM_BDTR_DTG_4                      ((u16)0x0010)            /* Bit 4 */
N#define  TIM_BDTR_DTG_5                      ((u16)0x0020)            /* Bit 5 */
N#define  TIM_BDTR_DTG_6                      ((u16)0x0040)            /* Bit 6 */
N#define  TIM_BDTR_DTG_7                      ((u16)0x0080)            /* Bit 7 */
N
N#define  TIM_BDTR_LOCK                       ((u16)0x0300)            /* LOCK[1:0] bits (Lock Configuration) */
N#define  TIM_BDTR_LOCK_0                     ((u16)0x0100)            /* Bit 0 */
N#define  TIM_BDTR_LOCK_1                     ((u16)0x0200)            /* Bit 1 */
N
N#define  TIM_BDTR_OSSI                       ((u16)0x0400)            /* Off-State Selection for Idle mode */
N#define  TIM_BDTR_OSSR                       ((u16)0x0800)            /* Off-State Selection for Run mode */
N#define  TIM_BDTR_BKE                        ((u16)0x1000)            /* Break enable */
N#define  TIM_BDTR_BKP                        ((u16)0x2000)            /* Break Polarity */
N#define  TIM_BDTR_AOE                        ((u16)0x4000)            /* Automatic Output enable */
N#define  TIM_BDTR_MOE                        ((u16)0x8000)            /* Main Output enable */
N
N
N/*******************  Bit definition for TIM_DCR register  ********************/
N#define  TIM_DCR_DBA                         ((u16)0x001F)            /* DBA[4:0] bits (DMA Base Address) */
N#define  TIM_DCR_DBA_0                       ((u16)0x0001)            /* Bit 0 */
N#define  TIM_DCR_DBA_1                       ((u16)0x0002)            /* Bit 1 */
N#define  TIM_DCR_DBA_2                       ((u16)0x0004)            /* Bit 2 */
N#define  TIM_DCR_DBA_3                       ((u16)0x0008)            /* Bit 3 */
N#define  TIM_DCR_DBA_4                       ((u16)0x0010)            /* Bit 4 */
N
N#define  TIM_DCR_DBL                         ((u16)0x1F00)            /* DBL[4:0] bits (DMA Burst Length) */
N#define  TIM_DCR_DBL_0                       ((u16)0x0100)            /* Bit 0 */
N#define  TIM_DCR_DBL_1                       ((u16)0x0200)            /* Bit 1 */
N#define  TIM_DCR_DBL_2                       ((u16)0x0400)            /* Bit 2 */
N#define  TIM_DCR_DBL_3                       ((u16)0x0800)            /* Bit 3 */
N#define  TIM_DCR_DBL_4                       ((u16)0x1000)            /* Bit 4 */
N
N
N/*******************  Bit definition for TIM_DMAR register  *******************/
N#define  TIM_DMAR_DMAB                       ((u16)0xFFFF)            /* DMA register for burst accesses */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                             Real-Time Clock                                */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for RTC_CRH register  ********************/
N#define  RTC_CRH_SECIE                       ((u8)0x01)               /* Second Interrupt Enable */
N#define  RTC_CRH_ALRIE                       ((u8)0x02)               /* Alarm Interrupt Enable */
N#define  RTC_CRH_OWIE                        ((u8)0x04)               /* OverfloW Interrupt Enable */
N
N
N/*******************  Bit definition for RTC_CRL register  ********************/
N#define  RTC_CRL_SECF                        ((u8)0x01)               /* Second Flag */
N#define  RTC_CRL_ALRF                        ((u8)0x02)               /* Alarm Flag */
N#define  RTC_CRL_OWF                         ((u8)0x04)               /* OverfloW Flag */
N#define  RTC_CRL_RSF                         ((u8)0x08)               /* Registers Synchronized Flag */
N#define  RTC_CRL_CNF                         ((u8)0x10)               /* Configuration Flag */
N#define  RTC_CRL_RTOFF                       ((u8)0x20)               /* RTC operation OFF */
N
N
N/*******************  Bit definition for RTC_PRLH register  *******************/
N#define  RTC_PRLH_PRL                        ((u16)0x000F)            /* RTC Prescaler Reload Value High */
N
N
N/*******************  Bit definition for RTC_PRLL register  *******************/
N#define  RTC_PRLL_PRL                        ((u16)0xFFFF)            /* RTC Prescaler Reload Value Low */
N
N
N/*******************  Bit definition for RTC_DIVH register  *******************/
N#define  RTC_DIVH_RTC_DIV                    ((u16)0x000F)            /* RTC Clock Divider High */
N
N
N/*******************  Bit definition for RTC_DIVL register  *******************/
N#define  RTC_DIVL_RTC_DIV                    ((u16)0xFFFF)            /* RTC Clock Divider Low */
N
N
N/*******************  Bit definition for RTC_CNTH register  *******************/
N#define  RTC_CNTH_RTC_CNT                    ((u16)0xFFFF)            /* RTC Counter High */
N
N
N/*******************  Bit definition for RTC_CNTL register  *******************/
N#define  RTC_CNTL_RTC_CNT                    ((u16)0xFFFF)            /* RTC Counter Low */
N
N
N/*******************  Bit definition for RTC_ALRH register  *******************/
N#define  RTC_ALRH_RTC_ALR                    ((u16)0xFFFF)            /* RTC Alarm High */
N
N
N/*******************  Bit definition for RTC_ALRL register  *******************/
N#define  RTC_ALRL_RTC_ALR                    ((u16)0xFFFF)            /* RTC Alarm Low */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                           Independent WATCHDOG                             */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for IWDG_KR register  ********************/
N#define  IWDG_KR_KEY                         ((u16)0xFFFF)            /* Key value (write only, read 0000h) */
N
N
N/*******************  Bit definition for IWDG_PR register  ********************/
N#define  IWDG_PR_PR                          ((u8)0x07)               /* PR[2:0] (Prescaler divider) */
N#define  IWDG_PR_PR_0                        ((u8)0x01)               /* Bit 0 */
N#define  IWDG_PR_PR_1                        ((u8)0x02)               /* Bit 1 */
N#define  IWDG_PR_PR_2                        ((u8)0x04)               /* Bit 2 */
N
N
N/*******************  Bit definition for IWDG_RLR register  *******************/
N#define  IWDG_RLR_RL                         ((u16)0x0FFF)            /* Watchdog counter reload value */
N
N
N/*******************  Bit definition for IWDG_SR register  ********************/
N#define  IWDG_SR_PVU                         ((u8)0x01)               /* Watchdog prescaler value update */
N#define  IWDG_SR_RVU                         ((u8)0x02)               /* Watchdog counter reload value update */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                            Window WATCHDOG                                 */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for WWDG_CR register  ********************/
N#define  WWDG_CR_T                           ((u8)0x7F)               /* T[6:0] bits (7-Bit counter (MSB to LSB)) */
N#define  WWDG_CR_T0                          ((u8)0x01)               /* Bit 0 */
N#define  WWDG_CR_T1                          ((u8)0x02)               /* Bit 1 */
N#define  WWDG_CR_T2                          ((u8)0x04)               /* Bit 2 */
N#define  WWDG_CR_T3                          ((u8)0x08)               /* Bit 3 */
N#define  WWDG_CR_T4                          ((u8)0x10)               /* Bit 4 */
N#define  WWDG_CR_T5                          ((u8)0x20)               /* Bit 5 */
N#define  WWDG_CR_T6                          ((u8)0x40)               /* Bit 6 */
N
N#define  WWDG_CR_WDGA                        ((u8)0x80)               /* Activation bit */
N
N
N/*******************  Bit definition for WWDG_CFR register  *******************/
N#define  WWDG_CFR_W                          ((u16)0x007F)            /* W[6:0] bits (7-bit window value) */
N#define  WWDG_CFR_W0                         ((u16)0x0001)            /* Bit 0 */
N#define  WWDG_CFR_W1                         ((u16)0x0002)            /* Bit 1 */
N#define  WWDG_CFR_W2                         ((u16)0x0004)            /* Bit 2 */
N#define  WWDG_CFR_W3                         ((u16)0x0008)            /* Bit 3 */
N#define  WWDG_CFR_W4                         ((u16)0x0010)            /* Bit 4 */
N#define  WWDG_CFR_W5                         ((u16)0x0020)            /* Bit 5 */
N#define  WWDG_CFR_W6                         ((u16)0x0040)            /* Bit 6 */
N
N#define  WWDG_CFR_WDGTB                      ((u16)0x0180)            /* WDGTB[1:0] bits (Timer Base) */
N#define  WWDG_CFR_WDGTB0                     ((u16)0x0080)            /* Bit 0 */
N#define  WWDG_CFR_WDGTB1                     ((u16)0x0100)            /* Bit 1 */
N
N#define  WWDG_CFR_EWI                        ((u16)0x0200)            /* Early Wakeup Interrupt */
N
N
N/*******************  Bit definition for WWDG_SR register  ********************/
N#define  WWDG_SR_EWIF                        ((u8)0x01)               /* Early Wakeup Interrupt Flag */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                       Flexible Static Memory Controller                    */
N/*                                                                            */
N/******************************************************************************/
N
N/******************  Bit definition for FSMC_BCR1 register  *******************/
N#define  FSMC_BCR1_MBKEN                     ((u32)0x00000001)        /* Memory bank enable bit */
N#define  FSMC_BCR1_MUXEN                     ((u32)0x00000002)        /* Address/data multiplexing enable bit */
N
N#define  FSMC_BCR1_MTYP                      ((u32)0x0000000C)        /* MTYP[1:0] bits (Memory type) */
N#define  FSMC_BCR1_MTYP_0                    ((u32)0x00000004)        /* Bit 0 */
N#define  FSMC_BCR1_MTYP_1                    ((u32)0x00000008)        /* Bit 1 */
N
N#define  FSMC_BCR1_MWID                      ((u32)0x00000030)        /* MWID[1:0] bits (Memory data bus width) */
N#define  FSMC_BCR1_MWID_0                    ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_BCR1_MWID_1                    ((u32)0x00000020)        /* Bit 1 */
N
N#define  FSMC_BCR1_FACCEN                    ((u32)0x00000040)        /* Flash access enable */
N#define  FSMC_BCR1_BURSTEN                   ((u32)0x00000100)        /* Burst enable bit */
N#define  FSMC_BCR1_WAITPOL                   ((u32)0x00000200)        /* Wait signal polarity bit */
N#define  FSMC_BCR1_WRAPMOD                   ((u32)0x00000400)        /* Wrapped burst mode support */
N#define  FSMC_BCR1_WAITCFG                   ((u32)0x00000800)        /* Wait timing configuration */
N#define  FSMC_BCR1_WREN                      ((u32)0x00001000)        /* Write enable bit */
N#define  FSMC_BCR1_WAITEN                    ((u32)0x00002000)        /* Wait enable bit */
N#define  FSMC_BCR1_EXTMOD                    ((u32)0x00004000)        /* Extended mode enable */
N#define  FSMC_BCR1_CBURSTRW                  ((u32)0x00080000)        /* Write burst enable */
N
N
N/******************  Bit definition for FSMC_BCR2 register  *******************/
N#define  FSMC_BCR2_MBKEN                     ((u32)0x00000001)        /* Memory bank enable bit */
N#define  FSMC_BCR2_MUXEN                     ((u32)0x00000002)        /* Address/data multiplexing enable bit */
N
N#define  FSMC_BCR2_MTYP                      ((u32)0x0000000C)        /* MTYP[1:0] bits (Memory type) */
N#define  FSMC_BCR2_MTYP_0                    ((u32)0x00000004)        /* Bit 0 */
N#define  FSMC_BCR2_MTYP_1                    ((u32)0x00000008)        /* Bit 1 */
N
N#define  FSMC_BCR2_MWID                      ((u32)0x00000030)        /* MWID[1:0] bits (Memory data bus width) */
N#define  FSMC_BCR2_MWID_0                    ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_BCR2_MWID_1                    ((u32)0x00000020)        /* Bit 1 */
N
N#define  FSMC_BCR2_FACCEN                    ((u32)0x00000040)        /* Flash access enable */
N#define  FSMC_BCR2_BURSTEN                   ((u32)0x00000100)        /* Burst enable bit */
N#define  FSMC_BCR2_WAITPOL                   ((u32)0x00000200)        /* Wait signal polarity bit */
N#define  FSMC_BCR2_WRAPMOD                   ((u32)0x00000400)        /* Wrapped burst mode support */
N#define  FSMC_BCR2_WAITCFG                   ((u32)0x00000800)        /* Wait timing configuration */
N#define  FSMC_BCR2_WREN                      ((u32)0x00001000)        /* Write enable bit */
N#define  FSMC_BCR2_WAITEN                    ((u32)0x00002000)        /* Wait enable bit */
N#define  FSMC_BCR2_EXTMOD                    ((u32)0x00004000)        /* Extended mode enable */
N#define  FSMC_BCR2_CBURSTRW                  ((u32)0x00080000)        /* Write burst enable */
N
N
N/******************  Bit definition for FSMC_BCR3 register  *******************/
N#define  FSMC_BCR3_MBKEN                     ((u32)0x00000001)        /* Memory bank enable bit */
N#define  FSMC_BCR3_MUXEN                     ((u32)0x00000002)        /* Address/data multiplexing enable bit */
N
N#define  FSMC_BCR3_MTYP                      ((u32)0x0000000C)        /* MTYP[1:0] bits (Memory type) */
N#define  FSMC_BCR3_MTYP_0                    ((u32)0x00000004)        /* Bit 0 */
N#define  FSMC_BCR3_MTYP_1                    ((u32)0x00000008)        /* Bit 1 */
N
N#define  FSMC_BCR3_MWID                      ((u32)0x00000030)        /* MWID[1:0] bits (Memory data bus width) */
N#define  FSMC_BCR3_MWID_0                    ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_BCR3_MWID_1                    ((u32)0x00000020)        /* Bit 1 */
N
N#define  FSMC_BCR3_FACCEN                    ((u32)0x00000040)        /* Flash access enable */
N#define  FSMC_BCR3_BURSTEN                   ((u32)0x00000100)        /* Burst enable bit */
N#define  FSMC_BCR3_WAITPOL                   ((u32)0x00000200)        /* Wait signal polarity bit. */
N#define  FSMC_BCR3_WRAPMOD                   ((u32)0x00000400)        /* Wrapped burst mode support */
N#define  FSMC_BCR3_WAITCFG                   ((u32)0x00000800)        /* Wait timing configuration */
N#define  FSMC_BCR3_WREN                      ((u32)0x00001000)        /* Write enable bit */
N#define  FSMC_BCR3_WAITEN                    ((u32)0x00002000)        /* Wait enable bit */
N#define  FSMC_BCR3_EXTMOD                    ((u32)0x00004000)        /* Extended mode enable */
N#define  FSMC_BCR3_CBURSTRW                  ((u32)0x00080000)        /* Write burst enable */
N
N
N/******************  Bit definition for FSMC_BCR4 register  *******************/
N#define  FSMC_BCR4_MBKEN                     ((u32)0x00000001)        /* Memory bank enable bit */
N#define  FSMC_BCR4_MUXEN                     ((u32)0x00000002)        /* Address/data multiplexing enable bit */
N
N#define  FSMC_BCR4_MTYP                      ((u32)0x0000000C)        /* MTYP[1:0] bits (Memory type) */
N#define  FSMC_BCR4_MTYP_0                    ((u32)0x00000004)        /* Bit 0 */
N#define  FSMC_BCR4_MTYP_1                    ((u32)0x00000008)        /* Bit 1 */
N
N#define  FSMC_BCR4_MWID                      ((u32)0x00000030)        /* MWID[1:0] bits (Memory data bus width) */
N#define  FSMC_BCR4_MWID_0                    ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_BCR4_MWID_1                    ((u32)0x00000020)        /* Bit 1 */
N
N#define  FSMC_BCR4_FACCEN                    ((u32)0x00000040)        /* Flash access enable */
N#define  FSMC_BCR4_BURSTEN                   ((u32)0x00000100)        /* Burst enable bit */
N#define  FSMC_BCR4_WAITPOL                   ((u32)0x00000200)        /* Wait signal polarity bit */
N#define  FSMC_BCR4_WRAPMOD                   ((u32)0x00000400)        /* Wrapped burst mode support */
N#define  FSMC_BCR4_WAITCFG                   ((u32)0x00000800)        /* Wait timing configuration */
N#define  FSMC_BCR4_WREN                      ((u32)0x00001000)        /* Write enable bit */
N#define  FSMC_BCR4_WAITEN                    ((u32)0x00002000)        /* Wait enable bit */
N#define  FSMC_BCR4_EXTMOD                    ((u32)0x00004000)        /* Extended mode enable */
N#define  FSMC_BCR4_CBURSTRW                  ((u32)0x00080000)        /* Write burst enable */
N
N
N/******************  Bit definition for FSMC_BTR1 register  ******************/
N#define  FSMC_BTR1_ADDSET                    ((u32)0x0000000F)        /* ADDSET[3:0] bits (Address setup phase duration) */
N#define  FSMC_BTR1_ADDSET_0                  ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_BTR1_ADDSET_1                  ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_BTR1_ADDSET_2                  ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_BTR1_ADDSET_3                  ((u32)0x00000008)        /* Bit 3 */
N
N#define  FSMC_BTR1_ADDHLD                    ((u32)0x000000F0)        /* ADDHLD[3:0] bits (Address-hold phase duration) */
N#define  FSMC_BTR1_ADDHLD_0                  ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_BTR1_ADDHLD_1                  ((u32)0x00000020)        /* Bit 1 */
N#define  FSMC_BTR1_ADDHLD_2                  ((u32)0x00000040)        /* Bit 2 */
N#define  FSMC_BTR1_ADDHLD_3                  ((u32)0x00000080)        /* Bit 3 */
N
N#define  FSMC_BTR1_DATAST                    ((u32)0x0000FF00)        /* DATAST [3:0] bits (Data-phase duration) */
N#define  FSMC_BTR1_DATAST_0                  ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_BTR1_DATAST_1                  ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_BTR1_DATAST_2                  ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_BTR1_DATAST_3                  ((u32)0x00000800)        /* Bit 3 */
N
N#define  FSMC_BTR1_BUSTURN                   ((u32)0x000F0000)        /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
N#define  FSMC_BTR1_BUSTURN_0                 ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_BTR1_BUSTURN_1                 ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_BTR1_BUSTURN_2                 ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_BTR1_BUSTURN_3                 ((u32)0x00080000)        /* Bit 3 */
N
N#define  FSMC_BTR1_CLKDIV                    ((u32)0x00F00000)        /* CLKDIV[3:0] bits (Clock divide ratio) */
N#define  FSMC_BTR1_CLKDIV_0                  ((u32)0x00100000)        /* Bit 0 */
N#define  FSMC_BTR1_CLKDIV_1                  ((u32)0x00200000)        /* Bit 1 */
N#define  FSMC_BTR1_CLKDIV_2                  ((u32)0x00400000)        /* Bit 2 */
N#define  FSMC_BTR1_CLKDIV_3                  ((u32)0x00800000)        /* Bit 3 */
N
N#define  FSMC_BTR1_DATLAT                    ((u32)0x0F000000)        /* DATLA[3:0] bits (Data latency) */
N#define  FSMC_BTR1_DATLAT_0                  ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_BTR1_DATLAT_1                  ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_BTR1_DATLAT_2                  ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_BTR1_DATLAT_3                  ((u32)0x08000000)        /* Bit 3 */
N
N#define  FSMC_BTR1_ACCMOD                    ((u32)0x30000000)        /* ACCMOD[1:0] bits (Access mode) */
N#define  FSMC_BTR1_ACCMOD_0                  ((u32)0x10000000)        /* Bit 0 */
N#define  FSMC_BTR1_ACCMOD_1                  ((u32)0x20000000)        /* Bit 1 */
N
N
N/******************  Bit definition for FSMC_BTR2 register  *******************/
N#define  FSMC_BTR2_ADDSET                    ((u32)0x0000000F)        /* ADDSET[3:0] bits (Address setup phase duration) */
N#define  FSMC_BTR2_ADDSET_0                  ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_BTR2_ADDSET_1                  ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_BTR2_ADDSET_2                  ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_BTR2_ADDSET_3                  ((u32)0x00000008)        /* Bit 3 */
N
N#define  FSMC_BTR2_ADDHLD                    ((u32)0x000000F0)        /* ADDHLD[3:0] bits (Address-hold phase duration) */
N#define  FSMC_BTR2_ADDHLD_0                  ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_BTR2_ADDHLD_1                  ((u32)0x00000020)        /* Bit 1 */
N#define  FSMC_BTR2_ADDHLD_2                  ((u32)0x00000040)        /* Bit 2 */
N#define  FSMC_BTR2_ADDHLD_3                  ((u32)0x00000080)        /* Bit 3 */
N
N#define  FSMC_BTR2_DATAST                    ((u32)0x0000FF00)        /* DATAST [3:0] bits (Data-phase duration) */
N#define  FSMC_BTR2_DATAST_0                  ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_BTR2_DATAST_1                  ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_BTR2_DATAST_2                  ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_BTR2_DATAST_3                  ((u32)0x00000800)        /* Bit 3 */
N
N#define  FSMC_BTR2_BUSTURN                   ((u32)0x000F0000)        /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
N#define  FSMC_BTR2_BUSTURN_0                 ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_BTR2_BUSTURN_1                 ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_BTR2_BUSTURN_2                 ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_BTR2_BUSTURN_3                 ((u32)0x00080000)        /* Bit 3 */
N
N#define  FSMC_BTR2_CLKDIV                    ((u32)0x00F00000)        /* CLKDIV[3:0] bits (Clock divide ratio) */
N#define  FSMC_BTR2_CLKDIV_0                  ((u32)0x00100000)        /* Bit 0 */
N#define  FSMC_BTR2_CLKDIV_1                  ((u32)0x00200000)        /* Bit 1 */
N#define  FSMC_BTR2_CLKDIV_2                  ((u32)0x00400000)        /* Bit 2 */
N#define  FSMC_BTR2_CLKDIV_3                  ((u32)0x00800000)        /* Bit 3 */
N
N#define  FSMC_BTR2_DATLAT                    ((u32)0x0F000000)        /* DATLA[3:0] bits (Data latency) */
N#define  FSMC_BTR2_DATLAT_0                  ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_BTR2_DATLAT_1                  ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_BTR2_DATLAT_2                  ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_BTR2_DATLAT_3                  ((u32)0x08000000)        /* Bit 3 */
N
N#define  FSMC_BTR2_ACCMOD                    ((u32)0x30000000)        /* ACCMOD[1:0] bits (Access mode) */
N#define  FSMC_BTR2_ACCMOD_0                  ((u32)0x10000000)        /* Bit 0 */
N#define  FSMC_BTR2_ACCMOD_1                  ((u32)0x20000000)        /* Bit 1 */
N
N
N/*******************  Bit definition for FSMC_BTR3 register  *******************/
N#define  FSMC_BTR3_ADDSET                    ((u32)0x0000000F)        /* ADDSET[3:0] bits (Address setup phase duration) */
N#define  FSMC_BTR3_ADDSET_0                  ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_BTR3_ADDSET_1                  ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_BTR3_ADDSET_2                  ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_BTR3_ADDSET_3                  ((u32)0x00000008)        /* Bit 3 */
N
N#define  FSMC_BTR3_ADDHLD                    ((u32)0x000000F0)        /* ADDHLD[3:0] bits (Address-hold phase duration) */
N#define  FSMC_BTR3_ADDHLD_0                  ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_BTR3_ADDHLD_1                  ((u32)0x00000020)        /* Bit 1 */
N#define  FSMC_BTR3_ADDHLD_2                  ((u32)0x00000040)        /* Bit 2 */
N#define  FSMC_BTR3_ADDHLD_3                  ((u32)0x00000080)        /* Bit 3 */
N
N#define  FSMC_BTR3_DATAST                    ((u32)0x0000FF00)        /* DATAST [3:0] bits (Data-phase duration) */
N#define  FSMC_BTR3_DATAST_0                  ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_BTR3_DATAST_1                  ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_BTR3_DATAST_2                  ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_BTR3_DATAST_3                  ((u32)0x00000800)        /* Bit 3 */
N
N#define  FSMC_BTR3_BUSTURN                   ((u32)0x000F0000)        /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
N#define  FSMC_BTR3_BUSTURN_0                 ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_BTR3_BUSTURN_1                 ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_BTR3_BUSTURN_2                 ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_BTR3_BUSTURN_3                 ((u32)0x00080000)        /* Bit 3 */
N
N#define  FSMC_BTR3_CLKDIV                    ((u32)0x00F00000)        /* CLKDIV[3:0] bits (Clock divide ratio) */
N#define  FSMC_BTR3_CLKDIV_0                  ((u32)0x00100000)        /* Bit 0 */
N#define  FSMC_BTR3_CLKDIV_1                  ((u32)0x00200000)        /* Bit 1 */
N#define  FSMC_BTR3_CLKDIV_2                  ((u32)0x00400000)        /* Bit 2 */
N#define  FSMC_BTR3_CLKDIV_3                  ((u32)0x00800000)        /* Bit 3 */
N
N#define  FSMC_BTR3_DATLAT                    ((u32)0x0F000000)        /* DATLA[3:0] bits (Data latency) */
N#define  FSMC_BTR3_DATLAT_0                  ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_BTR3_DATLAT_1                  ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_BTR3_DATLAT_2                  ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_BTR3_DATLAT_3                  ((u32)0x08000000)        /* Bit 3 */
N
N#define  FSMC_BTR3_ACCMOD                    ((u32)0x30000000)        /* ACCMOD[1:0] bits (Access mode) */
N#define  FSMC_BTR3_ACCMOD_0                  ((u32)0x10000000)        /* Bit 0 */
N#define  FSMC_BTR3_ACCMOD_1                  ((u32)0x20000000)        /* Bit 1 */
N
N
N/******************  Bit definition for FSMC_BTR4 register  *******************/
N#define  FSMC_BTR4_ADDSET                    ((u32)0x0000000F)        /* ADDSET[3:0] bits (Address setup phase duration) */
N#define  FSMC_BTR4_ADDSET_0                  ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_BTR4_ADDSET_1                  ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_BTR4_ADDSET_2                  ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_BTR4_ADDSET_3                  ((u32)0x00000008)        /* Bit 3 */
N
N#define  FSMC_BTR4_ADDHLD                    ((u32)0x000000F0)        /* ADDHLD[3:0] bits (Address-hold phase duration) */
N#define  FSMC_BTR4_ADDHLD_0                  ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_BTR4_ADDHLD_1                  ((u32)0x00000020)        /* Bit 1 */
N#define  FSMC_BTR4_ADDHLD_2                  ((u32)0x00000040)        /* Bit 2 */
N#define  FSMC_BTR4_ADDHLD_3                  ((u32)0x00000080)        /* Bit 3 */
N
N#define  FSMC_BTR4_DATAST                    ((u32)0x0000FF00)        /* DATAST [3:0] bits (Data-phase duration) */
N#define  FSMC_BTR4_DATAST_0                  ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_BTR4_DATAST_1                  ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_BTR4_DATAST_2                  ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_BTR4_DATAST_3                  ((u32)0x00000800)        /* Bit 3 */
N
N#define  FSMC_BTR4_BUSTURN                   ((u32)0x000F0000)        /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
N#define  FSMC_BTR4_BUSTURN_0                 ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_BTR4_BUSTURN_1                 ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_BTR4_BUSTURN_2                 ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_BTR4_BUSTURN_3                 ((u32)0x00080000)        /* Bit 3 */
N
N#define  FSMC_BTR4_CLKDIV                    ((u32)0x00F00000)        /* CLKDIV[3:0] bits (Clock divide ratio) */
N#define  FSMC_BTR4_CLKDIV_0                  ((u32)0x00100000)        /* Bit 0 */
N#define  FSMC_BTR4_CLKDIV_1                  ((u32)0x00200000)        /* Bit 1 */
N#define  FSMC_BTR4_CLKDIV_2                  ((u32)0x00400000)        /* Bit 2 */
N#define  FSMC_BTR4_CLKDIV_3                  ((u32)0x00800000)        /* Bit 3 */
N
N#define  FSMC_BTR4_DATLAT                    ((u32)0x0F000000)        /* DATLA[3:0] bits (Data latency) */
N#define  FSMC_BTR4_DATLAT_0                  ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_BTR4_DATLAT_1                  ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_BTR4_DATLAT_2                  ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_BTR4_DATLAT_3                  ((u32)0x08000000)        /* Bit 3 */
N
N#define  FSMC_BTR4_ACCMOD                    ((u32)0x30000000)        /* ACCMOD[1:0] bits (Access mode) */
N#define  FSMC_BTR4_ACCMOD_0                  ((u32)0x10000000)        /* Bit 0 */
N#define  FSMC_BTR4_ACCMOD_1                  ((u32)0x20000000)        /* Bit 1 */
N
N
N/******************  Bit definition for FSMC_BWTR1 register  ******************/
N#define  FSMC_BWTR1_ADDSET                   ((u32)0x0000000F)        /* ADDSET[3:0] bits (Address setup phase duration) */
N#define  FSMC_BWTR1_ADDSET_0                 ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_BWTR1_ADDSET_1                 ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_BWTR1_ADDSET_2                 ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_BWTR1_ADDSET_3                 ((u32)0x00000008)        /* Bit 3 */
N
N#define  FSMC_BWTR1_ADDHLD                   ((u32)0x000000F0)        /* ADDHLD[3:0] bits (Address-hold phase duration) */
N#define  FSMC_BWTR1_ADDHLD_0                 ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_BWTR1_ADDHLD_1                 ((u32)0x00000020)        /* Bit 1 */
N#define  FSMC_BWTR1_ADDHLD_2                 ((u32)0x00000040)        /* Bit 2 */
N#define  FSMC_BWTR1_ADDHLD_3                 ((u32)0x00000080)        /* Bit 3 */
N
N#define  FSMC_BWTR1_DATAST                   ((u32)0x0000FF00)        /* DATAST [3:0] bits (Data-phase duration) */
N#define  FSMC_BWTR1_DATAST_0                 ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_BWTR1_DATAST_1                 ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_BWTR1_DATAST_2                 ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_BWTR1_DATAST_3                 ((u32)0x00000800)        /* Bit 3 */
N
N#define  FSMC_BWTR1_BUSTURN                  ((u32)0x000F0000)        /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
N#define  FSMC_BWTR1_BUSTURN_0                ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_BWTR1_BUSTURN_1                ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_BWTR1_BUSTURN_2                ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_BWTR1_BUSTURN_3                ((u32)0x00080000)        /* Bit 3 */
N
N#define  FSMC_BWTR1_CLKDIV                   ((u32)0x00F00000)        /* CLKDIV[3:0] bits (Clock divide ratio) */
N#define  FSMC_BWTR1_CLKDIV_0                 ((u32)0x00100000)        /* Bit 0 */
N#define  FSMC_BWTR1_CLKDIV_1                 ((u32)0x00200000)        /* Bit 1 */
N#define  FSMC_BWTR1_CLKDIV_2                 ((u32)0x00400000)        /* Bit 2 */
N#define  FSMC_BWTR1_CLKDIV_3                 ((u32)0x00800000)        /* Bit 3 */
N
N#define  FSMC_BWTR1_DATLAT                   ((u32)0x0F000000)        /* DATLA[3:0] bits (Data latency) */
N#define  FSMC_BWTR1_DATLAT_0                 ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_BWTR1_DATLAT_1                 ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_BWTR1_DATLAT_2                 ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_BWTR1_DATLAT_3                 ((u32)0x08000000)        /* Bit 3 */
N
N#define  FSMC_BWTR1_ACCMOD                   ((u32)0x30000000)        /* ACCMOD[1:0] bits (Access mode) */
N#define  FSMC_BWTR1_ACCMOD_0                 ((u32)0x10000000)        /* Bit 0 */
N#define  FSMC_BWTR1_ACCMOD_1                 ((u32)0x20000000)        /* Bit 1 */
N
N
N/******************  Bit definition for FSMC_BWTR2 register  ******************/
N#define  FSMC_BWTR2_ADDSET                   ((u32)0x0000000F)        /* ADDSET[3:0] bits (Address setup phase duration) */
N#define  FSMC_BWTR2_ADDSET_0                 ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_BWTR2_ADDSET_1                 ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_BWTR2_ADDSET_2                 ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_BWTR2_ADDSET_3                 ((u32)0x00000008)        /* Bit 3 */
N
N#define  FSMC_BWTR2_ADDHLD                   ((u32)0x000000F0)        /* ADDHLD[3:0] bits (Address-hold phase duration) */
N#define  FSMC_BWTR2_ADDHLD_0                 ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_BWTR2_ADDHLD_1                 ((u32)0x00000020)        /* Bit 1 */
N#define  FSMC_BWTR2_ADDHLD_2                 ((u32)0x00000040)        /* Bit 2 */
N#define  FSMC_BWTR2_ADDHLD_3                 ((u32)0x00000080)        /* Bit 3 */
N
N#define  FSMC_BWTR2_DATAST                   ((u32)0x0000FF00)        /* DATAST [3:0] bits (Data-phase duration) */
N#define  FSMC_BWTR2_DATAST_0                 ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_BWTR2_DATAST_1                 ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_BWTR2_DATAST_2                 ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_BWTR2_DATAST_3                 ((u32)0x00000800)        /* Bit 3 */
N
N#define  FSMC_BWTR2_BUSTURN                  ((u32)0x000F0000)        /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
N#define  FSMC_BWTR2_BUSTURN_0                ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_BWTR2_BUSTURN_1                ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_BWTR2_BUSTURN_2                ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_BWTR2_BUSTURN_3                ((u32)0x00080000)        /* Bit 3 */
N
N#define  FSMC_BWTR2_CLKDIV                   ((u32)0x00F00000)        /* CLKDIV[3:0] bits (Clock divide ratio) */
N#define  FSMC_BWTR2_CLKDIV_0                 ((u32)0x00100000)        /* Bit 0 */
N#define  FSMC_BWTR2_CLKDIV_1                 ((u32)0x00200000)        /* Bit 1*/
N#define  FSMC_BWTR2_CLKDIV_2                 ((u32)0x00400000)        /* Bit 2 */
N#define  FSMC_BWTR2_CLKDIV_3                 ((u32)0x00800000)        /* Bit 3 */
N
N#define  FSMC_BWTR2_DATLAT                   ((u32)0x0F000000)        /* DATLA[3:0] bits (Data latency) */
N#define  FSMC_BWTR2_DATLAT_0                 ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_BWTR2_DATLAT_1                 ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_BWTR2_DATLAT_2                 ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_BWTR2_DATLAT_3                 ((u32)0x08000000)        /* Bit 3 */
N
N#define  FSMC_BWTR2_ACCMOD                   ((u32)0x30000000)        /* ACCMOD[1:0] bits (Access mode) */
N#define  FSMC_BWTR2_ACCMOD_0                 ((u32)0x10000000)        /* Bit 0 */
N#define  FSMC_BWTR2_ACCMOD_1                 ((u32)0x20000000)        /* Bit 1 */
N
N
N/******************  Bit definition for FSMC_BWTR3 register  ******************/
N#define  FSMC_BWTR3_ADDSET                   ((u32)0x0000000F)        /* ADDSET[3:0] bits (Address setup phase duration) */
N#define  FSMC_BWTR3_ADDSET_0                 ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_BWTR3_ADDSET_1                 ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_BWTR3_ADDSET_2                 ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_BWTR3_ADDSET_3                 ((u32)0x00000008)        /* Bit 3 */
N
N#define  FSMC_BWTR3_ADDHLD                   ((u32)0x000000F0)        /* ADDHLD[3:0] bits (Address-hold phase duration) */
N#define  FSMC_BWTR3_ADDHLD_0                 ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_BWTR3_ADDHLD_1                 ((u32)0x00000020)        /* Bit 1 */
N#define  FSMC_BWTR3_ADDHLD_2                 ((u32)0x00000040)        /* Bit 2 */
N#define  FSMC_BWTR3_ADDHLD_3                 ((u32)0x00000080)        /* Bit 3 */
N
N#define  FSMC_BWTR3_DATAST                   ((u32)0x0000FF00)        /* DATAST [3:0] bits (Data-phase duration) */
N#define  FSMC_BWTR3_DATAST_0                 ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_BWTR3_DATAST_1                 ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_BWTR3_DATAST_2                 ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_BWTR3_DATAST_3                 ((u32)0x00000800)        /* Bit 3 */
N
N#define  FSMC_BWTR3_BUSTURN                  ((u32)0x000F0000)        /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
N#define  FSMC_BWTR3_BUSTURN_0                ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_BWTR3_BUSTURN_1                ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_BWTR3_BUSTURN_2                ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_BWTR3_BUSTURN_3                ((u32)0x00080000)        /* Bit 3 */
N
N#define  FSMC_BWTR3_CLKDIV                   ((u32)0x00F00000)        /* CLKDIV[3:0] bits (Clock divide ratio) */
N#define  FSMC_BWTR3_CLKDIV_0                 ((u32)0x00100000)        /* Bit 0 */
N#define  FSMC_BWTR3_CLKDIV_1                 ((u32)0x00200000)        /* Bit 1 */
N#define  FSMC_BWTR3_CLKDIV_2                 ((u32)0x00400000)        /* Bit 2 */
N#define  FSMC_BWTR3_CLKDIV_3                 ((u32)0x00800000)        /* Bit 3 */
N
N#define  FSMC_BWTR3_DATLAT                   ((u32)0x0F000000)        /* DATLA[3:0] bits (Data latency) */
N#define  FSMC_BWTR3_DATLAT_0                 ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_BWTR3_DATLAT_1                 ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_BWTR3_DATLAT_2                 ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_BWTR3_DATLAT_3                 ((u32)0x08000000)        /* Bit 3 */
N
N#define  FSMC_BWTR3_ACCMOD                   ((u32)0x30000000)        /* ACCMOD[1:0] bits (Access mode) */
N#define  FSMC_BWTR3_ACCMOD_0                 ((u32)0x10000000)        /* Bit 0 */
N#define  FSMC_BWTR3_ACCMOD_1                 ((u32)0x20000000)        /* Bit 1 */
N
N
N/******************  Bit definition for FSMC_BWTR4 register  ******************/
N#define  FSMC_BWTR4_ADDSET                   ((u32)0x0000000F)        /* ADDSET[3:0] bits (Address setup phase duration) */
N#define  FSMC_BWTR4_ADDSET_0                 ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_BWTR4_ADDSET_1                 ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_BWTR4_ADDSET_2                 ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_BWTR4_ADDSET_3                 ((u32)0x00000008)        /* Bit 3 */
N
N#define  FSMC_BWTR4_ADDHLD                   ((u32)0x000000F0)        /* ADDHLD[3:0] bits (Address-hold phase duration) */
N#define  FSMC_BWTR4_ADDHLD_0                 ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_BWTR4_ADDHLD_1                 ((u32)0x00000020)        /* Bit 1 */
N#define  FSMC_BWTR4_ADDHLD_2                 ((u32)0x00000040)        /* Bit 2 */
N#define  FSMC_BWTR4_ADDHLD_3                 ((u32)0x00000080)        /* Bit 3 */
N
N#define  FSMC_BWTR4_DATAST                   ((u32)0x0000FF00)        /* DATAST [3:0] bits (Data-phase duration) */
N#define  FSMC_BWTR4_DATAST_0                 ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_BWTR4_DATAST_1                 ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_BWTR4_DATAST_2                 ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_BWTR4_DATAST_3                 ((u32)0x00000800)        /* Bit 3 */
N
N#define  FSMC_BWTR4_BUSTURN                  ((u32)0x000F0000)        /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
N#define  FSMC_BWTR4_BUSTURN_0                ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_BWTR4_BUSTURN_1                ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_BWTR4_BUSTURN_2                ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_BWTR4_BUSTURN_3                ((u32)0x00080000)        /* Bit 3 */
N
N#define  FSMC_BWTR4_CLKDIV                   ((u32)0x00F00000)        /* CLKDIV[3:0] bits (Clock divide ratio) */
N#define  FSMC_BWTR4_CLKDIV_0                 ((u32)0x00100000)        /* Bit 0 */
N#define  FSMC_BWTR4_CLKDIV_1                 ((u32)0x00200000)        /* Bit 1 */
N#define  FSMC_BWTR4_CLKDIV_2                 ((u32)0x00400000)        /* Bit 2 */
N#define  FSMC_BWTR4_CLKDIV_3                 ((u32)0x00800000)        /* Bit 3 */
N
N#define  FSMC_BWTR4_DATLAT                   ((u32)0x0F000000)        /* DATLA[3:0] bits (Data latency) */
N#define  FSMC_BWTR4_DATLAT_0                 ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_BWTR4_DATLAT_1                 ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_BWTR4_DATLAT_2                 ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_BWTR4_DATLAT_3                 ((u32)0x08000000)        /* Bit 3 */
N
N#define  FSMC_BWTR4_ACCMOD                   ((u32)0x30000000)        /* ACCMOD[1:0] bits (Access mode) */
N#define  FSMC_BWTR4_ACCMOD_0                 ((u32)0x10000000)        /* Bit 0 */
N#define  FSMC_BWTR4_ACCMOD_1                 ((u32)0x20000000)        /* Bit 1 */
N
N
N/******************  Bit definition for FSMC_PCR2 register  *******************/
N#define  FSMC_PCR2_PWAITEN                   ((u32)0x00000002)        /* Wait feature enable bit */
N#define  FSMC_PCR2_PBKEN                     ((u32)0x00000004)        /* PC Card/NAND Flash memory bank enable bit */
N#define  FSMC_PCR2_PTYP                      ((u32)0x00000008)        /* Memory type */
N
N#define  FSMC_PCR2_PWID                      ((u32)0x00000030)        /* PWID[1:0] bits (NAND Flash databus width) */
N#define  FSMC_PCR2_PWID_0                    ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_PCR2_PWID_1                    ((u32)0x00000020)        /* Bit 1 */
N
N#define  FSMC_PCR2_ECCEN                     ((u32)0x00000040)        /* ECC computation logic enable bit */
N#define  FSMC_PCR2_ADLOW                     ((u32)0x00000100)        /* Address low bit delivery */
N
N#define  FSMC_PCR2_TCLR                      ((u32)0x00001E00)        /* TCLR[3:0] bits (CLE to RE delay) */
N#define  FSMC_PCR2_TCLR_0                    ((u32)0x00000200)        /* Bit 0 */
N#define  FSMC_PCR2_TCLR_1                    ((u32)0x00000400)        /* Bit 1 */
N#define  FSMC_PCR2_TCLR_2                    ((u32)0x00000800)        /* Bit 2 */
N#define  FSMC_PCR2_TCLR_3                    ((u32)0x00001000)        /* Bit 3 */
N
N#define  FSMC_PCR2_TAR                       ((u32)0x0001E000)        /* TAR[3:0] bits (ALE to RE delay) */
N#define  FSMC_PCR2_TAR_0                     ((u32)0x00002000)        /* Bit 0 */
N#define  FSMC_PCR2_TAR_1                     ((u32)0x00004000)        /* Bit 1 */
N#define  FSMC_PCR2_TAR_2                     ((u32)0x00008000)        /* Bit 2 */
N#define  FSMC_PCR2_TAR_3                     ((u32)0x00010000)        /* Bit 3 */
N
N#define  FSMC_PCR2_ECCPS                     ((u32)0x000E0000)        /* ECCPS[1:0] bits (ECC page size) */
N#define  FSMC_PCR2_ECCPS_0                   ((u32)0x00020000)        /* Bit 0 */
N#define  FSMC_PCR2_ECCPS_1                   ((u32)0x00040000)        /* Bit 1 */
N#define  FSMC_PCR2_ECCPS_2                   ((u32)0x00080000)        /* Bit 2 */
N
N
N/******************  Bit definition for FSMC_PCR3 register  *******************/
N#define  FSMC_PCR3_PWAITEN                   ((u32)0x00000002)        /* Wait feature enable bit */
N#define  FSMC_PCR3_PBKEN                     ((u32)0x00000004)        /* PC Card/NAND Flash memory bank enable bit */
N#define  FSMC_PCR3_PTYP                      ((u32)0x00000008)        /* Memory type */
N
N#define  FSMC_PCR3_PWID                      ((u32)0x00000030)        /* PWID[1:0] bits (NAND Flash databus width) */
N#define  FSMC_PCR3_PWID_0                    ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_PCR3_PWID_1                    ((u32)0x00000020)        /* Bit 1 */
N
N#define  FSMC_PCR3_ECCEN                     ((u32)0x00000040)        /* ECC computation logic enable bit */
N#define  FSMC_PCR3_ADLOW                     ((u32)0x00000100)        /* Address low bit delivery */
N
N#define  FSMC_PCR3_TCLR                      ((u32)0x00001E00)        /* TCLR[3:0] bits (CLE to RE delay) */
N#define  FSMC_PCR3_TCLR_0                    ((u32)0x00000200)        /* Bit 0 */
N#define  FSMC_PCR3_TCLR_1                    ((u32)0x00000400)        /* Bit 1 */
N#define  FSMC_PCR3_TCLR_2                    ((u32)0x00000800)        /* Bit 2 */
N#define  FSMC_PCR3_TCLR_3                    ((u32)0x00001000)        /* Bit 3 */
N
N#define  FSMC_PCR3_TAR                       ((u32)0x0001E000)        /* TAR[3:0] bits (ALE to RE delay) */
N#define  FSMC_PCR3_TAR_0                     ((u32)0x00002000)        /* Bit 0 */
N#define  FSMC_PCR3_TAR_1                     ((u32)0x00004000)        /* Bit 1 */
N#define  FSMC_PCR3_TAR_2                     ((u32)0x00008000)        /* Bit 2 */
N#define  FSMC_PCR3_TAR_3                     ((u32)0x00010000)        /* Bit 3 */
N
N#define  FSMC_PCR3_ECCPS                     ((u32)0x000E0000)        /* ECCPS[2:0] bits (ECC page size) */
N#define  FSMC_PCR3_ECCPS_0                   ((u32)0x00020000)        /* Bit 0 */
N#define  FSMC_PCR3_ECCPS_1                   ((u32)0x00040000)        /* Bit 1 */
N#define  FSMC_PCR3_ECCPS_2                   ((u32)0x00080000)        /* Bit 2 */
N
N
N/******************  Bit definition for FSMC_PCR4 register  *******************/
N#define  FSMC_PCR4_PWAITEN                   ((u32)0x00000002)        /* Wait feature enable bit */
N#define  FSMC_PCR4_PBKEN                     ((u32)0x00000004)        /* PC Card/NAND Flash memory bank enable bit */
N#define  FSMC_PCR4_PTYP                      ((u32)0x00000008)        /* Memory type */
N
N#define  FSMC_PCR4_PWID                      ((u32)0x00000030)        /* PWID[1:0] bits (NAND Flash databus width) */
N#define  FSMC_PCR4_PWID_0                    ((u32)0x00000010)        /* Bit 0 */
N#define  FSMC_PCR4_PWID_1                    ((u32)0x00000020)        /* Bit 1 */
N
N#define  FSMC_PCR4_ECCEN                     ((u32)0x00000040)        /* ECC computation logic enable bit */
N#define  FSMC_PCR4_ADLOW                     ((u32)0x00000100)        /* Address low bit delivery */
N
N#define  FSMC_PCR4_TCLR                      ((u32)0x00001E00)        /* TCLR[3:0] bits (CLE to RE delay) */
N#define  FSMC_PCR4_TCLR_0                    ((u32)0x00000200)        /* Bit 0 */
N#define  FSMC_PCR4_TCLR_1                    ((u32)0x00000400)        /* Bit 1 */
N#define  FSMC_PCR4_TCLR_2                    ((u32)0x00000800)        /* Bit 2 */
N#define  FSMC_PCR4_TCLR_3                    ((u32)0x00001000)        /* Bit 3 */
N
N#define  FSMC_PCR4_TAR                       ((u32)0x0001E000)        /* TAR[3:0] bits (ALE to RE delay) */
N#define  FSMC_PCR4_TAR_0                     ((u32)0x00002000)        /* Bit 0 */
N#define  FSMC_PCR4_TAR_1                     ((u32)0x00004000)        /* Bit 1 */
N#define  FSMC_PCR4_TAR_2                     ((u32)0x00008000)        /* Bit 2 */
N#define  FSMC_PCR4_TAR_3                     ((u32)0x00010000)        /* Bit 3 */
N
N#define  FSMC_PCR4_ECCPS                     ((u32)0x000E0000)        /* ECCPS[2:0] bits (ECC page size) */
N#define  FSMC_PCR4_ECCPS_0                   ((u32)0x00020000)        /* Bit 0 */
N#define  FSMC_PCR4_ECCPS_1                   ((u32)0x00040000)        /* Bit 1 */
N#define  FSMC_PCR4_ECCPS_2                   ((u32)0x00080000)        /* Bit 2 */
N
N
N/*******************  Bit definition for FSMC_SR2 register  *******************/
N#define  FSMC_SR2_IRS                        ((u8)0x01)               /* Interrupt Rising Edge status */
N#define  FSMC_SR2_ILS                        ((u8)0x02)               /* Interrupt Level status */
N#define  FSMC_SR2_IFS                        ((u8)0x04)               /* Interrupt Falling Edge status */
N#define  FSMC_SR2_IREN                       ((u8)0x08)               /* Interrupt Rising Edge detection Enable bit */
N#define  FSMC_SR2_ILEN                       ((u8)0x10)               /* Interrupt Level detection Enable bit */
N#define  FSMC_SR2_IFEN                       ((u8)0x20)               /* Interrupt Falling Edge detection Enable bit */
N#define  FSMC_SR2_FEMPT                      ((u8)0x40)               /* FIFO empty */
N
N
N/*******************  Bit definition for FSMC_SR3 register  *******************/
N#define  FSMC_SR3_IRS                        ((u8)0x01)               /* Interrupt Rising Edge status */
N#define  FSMC_SR3_ILS                        ((u8)0x02)               /* Interrupt Level status */
N#define  FSMC_SR3_IFS                        ((u8)0x04)               /* Interrupt Falling Edge status */
N#define  FSMC_SR3_IREN                       ((u8)0x08)               /* Interrupt Rising Edge detection Enable bit */
N#define  FSMC_SR3_ILEN                       ((u8)0x10)               /* Interrupt Level detection Enable bit */
N#define  FSMC_SR3_IFEN                       ((u8)0x20)               /* Interrupt Falling Edge detection Enable bit */
N#define  FSMC_SR3_FEMPT                      ((u8)0x40)               /* FIFO empty */
N
N
N/*******************  Bit definition for FSMC_SR4 register  *******************/
N#define  FSMC_SR4_IRS                        ((u8)0x01)               /* Interrupt Rising Edge status */
N#define  FSMC_SR4_ILS                        ((u8)0x02)               /* Interrupt Level status */
N#define  FSMC_SR4_IFS                        ((u8)0x04)               /* Interrupt Falling Edge status */
N#define  FSMC_SR4_IREN                       ((u8)0x08)               /* Interrupt Rising Edge detection Enable bit */
N#define  FSMC_SR4_ILEN                       ((u8)0x10)               /* Interrupt Level detection Enable bit */
N#define  FSMC_SR4_IFEN                       ((u8)0x20)               /* Interrupt Falling Edge detection Enable bit */
N#define  FSMC_SR4_FEMPT                      ((u8)0x40)               /* FIFO empty */
N
N
N/******************  Bit definition for FSMC_PMEM2 register  ******************/
N#define  FSMC_PMEM2_MEMSET2                  ((u32)0x000000FF)        /* MEMSET2[7:0] bits (Common memory 2 setup time) */
N#define  FSMC_PMEM2_MEMSET2_0                ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_PMEM2_MEMSET2_1                ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_PMEM2_MEMSET2_2                ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_PMEM2_MEMSET2_3                ((u32)0x00000008)        /* Bit 3 */
N#define  FSMC_PMEM2_MEMSET2_4                ((u32)0x00000010)        /* Bit 4 */
N#define  FSMC_PMEM2_MEMSET2_5                ((u32)0x00000020)        /* Bit 5 */
N#define  FSMC_PMEM2_MEMSET2_6                ((u32)0x00000040)        /* Bit 6 */
N#define  FSMC_PMEM2_MEMSET2_7                ((u32)0x00000080)        /* Bit 7 */
N
N#define  FSMC_PMEM2_MEMWAIT2                 ((u32)0x0000FF00)        /* MEMWAIT2[7:0] bits (Common memory 2 wait time) */
N#define  FSMC_PMEM2_MEMWAIT2_0               ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_PMEM2_MEMWAIT2_1               ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_PMEM2_MEMWAIT2_2               ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_PMEM2_MEMWAIT2_3               ((u32)0x00000800)        /* Bit 3 */
N#define  FSMC_PMEM2_MEMWAIT2_4               ((u32)0x00001000)        /* Bit 4 */
N#define  FSMC_PMEM2_MEMWAIT2_5               ((u32)0x00002000)        /* Bit 5 */
N#define  FSMC_PMEM2_MEMWAIT2_6               ((u32)0x00004000)        /* Bit 6 */
N#define  FSMC_PMEM2_MEMWAIT2_7               ((u32)0x00008000)        /* Bit 7 */
N
N#define  FSMC_PMEM2_MEMHOLD2                 ((u32)0x00FF0000)        /* MEMHOLD2[7:0] bits (Common memory 2 hold time) */
N#define  FSMC_PMEM2_MEMHOLD2_0               ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_PMEM2_MEMHOLD2_1               ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_PMEM2_MEMHOLD2_2               ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_PMEM2_MEMHOLD2_3               ((u32)0x00080000)        /* Bit 3 */
N#define  FSMC_PMEM2_MEMHOLD2_4               ((u32)0x00100000)        /* Bit 4 */
N#define  FSMC_PMEM2_MEMHOLD2_5               ((u32)0x00200000)        /* Bit 5 */
N#define  FSMC_PMEM2_MEMHOLD2_6               ((u32)0x00400000)        /* Bit 6 */
N#define  FSMC_PMEM2_MEMHOLD2_7               ((u32)0x00800000)        /* Bit 7 */
N
N#define  FSMC_PMEM2_MEMHIZ2                  ((u32)0xFF000000)        /* MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */
N#define  FSMC_PMEM2_MEMHIZ2_0                ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_PMEM2_MEMHIZ2_1                ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_PMEM2_MEMHIZ2_2                ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_PMEM2_MEMHIZ2_3                ((u32)0x08000000)        /* Bit 3 */
N#define  FSMC_PMEM2_MEMHIZ2_4                ((u32)0x10000000)        /* Bit 4 */
N#define  FSMC_PMEM2_MEMHIZ2_5                ((u32)0x20000000)        /* Bit 5 */
N#define  FSMC_PMEM2_MEMHIZ2_6                ((u32)0x40000000)        /* Bit 6 */
N#define  FSMC_PMEM2_MEMHIZ2_7                ((u32)0x80000000)        /* Bit 7 */
N
N
N/******************  Bit definition for FSMC_PMEM3 register  ******************/
N#define  FSMC_PMEM3_MEMSET3                  ((u32)0x000000FF)        /* MEMSET3[7:0] bits (Common memory 3 setup time) */
N#define  FSMC_PMEM3_MEMSET3_0                ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_PMEM3_MEMSET3_1                ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_PMEM3_MEMSET3_2                ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_PMEM3_MEMSET3_3                ((u32)0x00000008)        /* Bit 3 */
N#define  FSMC_PMEM3_MEMSET3_4                ((u32)0x00000010)        /* Bit 4 */
N#define  FSMC_PMEM3_MEMSET3_5                ((u32)0x00000020)        /* Bit 5 */
N#define  FSMC_PMEM3_MEMSET3_6                ((u32)0x00000040)        /* Bit 6 */
N#define  FSMC_PMEM3_MEMSET3_7                ((u32)0x00000080)        /* Bit 7 */
N
N#define  FSMC_PMEM3_MEMWAIT3                 ((u32)0x0000FF00)        /* MEMWAIT3[7:0] bits (Common memory 3 wait time) */
N#define  FSMC_PMEM3_MEMWAIT3_0               ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_PMEM3_MEMWAIT3_1               ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_PMEM3_MEMWAIT3_2               ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_PMEM3_MEMWAIT3_3               ((u32)0x00000800)        /* Bit 3 */
N#define  FSMC_PMEM3_MEMWAIT3_4               ((u32)0x00001000)        /* Bit 4 */
N#define  FSMC_PMEM3_MEMWAIT3_5               ((u32)0x00002000)        /* Bit 5 */
N#define  FSMC_PMEM3_MEMWAIT3_6               ((u32)0x00004000)        /* Bit 6 */
N#define  FSMC_PMEM3_MEMWAIT3_7               ((u32)0x00008000)        /* Bit 7 */
N
N#define  FSMC_PMEM3_MEMHOLD3                 ((u32)0x00FF0000)        /* MEMHOLD3[7:0] bits (Common memory 3 hold time) */
N#define  FSMC_PMEM3_MEMHOLD3_0               ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_PMEM3_MEMHOLD3_1               ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_PMEM3_MEMHOLD3_2               ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_PMEM3_MEMHOLD3_3               ((u32)0x00080000)        /* Bit 3 */
N#define  FSMC_PMEM3_MEMHOLD3_4               ((u32)0x00100000)        /* Bit 4 */
N#define  FSMC_PMEM3_MEMHOLD3_5               ((u32)0x00200000)        /* Bit 5 */
N#define  FSMC_PMEM3_MEMHOLD3_6               ((u32)0x00400000)        /* Bit 6 */
N#define  FSMC_PMEM3_MEMHOLD3_7               ((u32)0x00800000)        /* Bit 7 */
N
N#define  FSMC_PMEM3_MEMHIZ3                  ((u32)0xFF000000)        /* MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */
N#define  FSMC_PMEM3_MEMHIZ3_0                ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_PMEM3_MEMHIZ3_1                ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_PMEM3_MEMHIZ3_2                ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_PMEM3_MEMHIZ3_3                ((u32)0x08000000)        /* Bit 3 */
N#define  FSMC_PMEM3_MEMHIZ3_4                ((u32)0x10000000)        /* Bit 4 */
N#define  FSMC_PMEM3_MEMHIZ3_5                ((u32)0x20000000)        /* Bit 5 */
N#define  FSMC_PMEM3_MEMHIZ3_6                ((u32)0x40000000)        /* Bit 6 */
N#define  FSMC_PMEM3_MEMHIZ3_7                ((u32)0x80000000)        /* Bit 7 */
N
N
N/******************  Bit definition for FSMC_PMEM4 register  ******************/
N#define  FSMC_PMEM4_MEMSET4                  ((u32)0x000000FF)        /* MEMSET4[7:0] bits (Common memory 4 setup time) */
N#define  FSMC_PMEM4_MEMSET4_0                ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_PMEM4_MEMSET4_1                ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_PMEM4_MEMSET4_2                ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_PMEM4_MEMSET4_3                ((u32)0x00000008)        /* Bit 3 */
N#define  FSMC_PMEM4_MEMSET4_4                ((u32)0x00000010)        /* Bit 4 */
N#define  FSMC_PMEM4_MEMSET4_5                ((u32)0x00000020)        /* Bit 5 */
N#define  FSMC_PMEM4_MEMSET4_6                ((u32)0x00000040)        /* Bit 6 */
N#define  FSMC_PMEM4_MEMSET4_7                ((u32)0x00000080)        /* Bit 7 */
N
N#define  FSMC_PMEM4_MEMWAIT4                 ((u32)0x0000FF00)        /* MEMWAIT4[7:0] bits (Common memory 4 wait time) */
N#define  FSMC_PMEM4_MEMWAIT4_0               ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_PMEM4_MEMWAIT4_1               ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_PMEM4_MEMWAIT4_2               ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_PMEM4_MEMWAIT4_3               ((u32)0x00000800)        /* Bit 3 */
N#define  FSMC_PMEM4_MEMWAIT4_4               ((u32)0x00001000)        /* Bit 4 */
N#define  FSMC_PMEM4_MEMWAIT4_5               ((u32)0x00002000)        /* Bit 5 */
N#define  FSMC_PMEM4_MEMWAIT4_6               ((u32)0x00004000)        /* Bit 6 */
N#define  FSMC_PMEM4_MEMWAIT4_7               ((u32)0x00008000)        /* Bit 7 */
N
N#define  FSMC_PMEM4_MEMHOLD4                 ((u32)0x00FF0000)        /* MEMHOLD4[7:0] bits (Common memory 4 hold time) */
N#define  FSMC_PMEM4_MEMHOLD4_0               ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_PMEM4_MEMHOLD4_1               ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_PMEM4_MEMHOLD4_2               ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_PMEM4_MEMHOLD4_3               ((u32)0x00080000)        /* Bit 3 */
N#define  FSMC_PMEM4_MEMHOLD4_4               ((u32)0x00100000)        /* Bit 4 */
N#define  FSMC_PMEM4_MEMHOLD4_5               ((u32)0x00200000)        /* Bit 5 */
N#define  FSMC_PMEM4_MEMHOLD4_6               ((u32)0x00400000)        /* Bit 6 */
N#define  FSMC_PMEM4_MEMHOLD4_7               ((u32)0x00800000)        /* Bit 7 */
N
N#define  FSMC_PMEM4_MEMHIZ4                  ((u32)0xFF000000)        /* MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */
N#define  FSMC_PMEM4_MEMHIZ4_0                ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_PMEM4_MEMHIZ4_1                ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_PMEM4_MEMHIZ4_2                ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_PMEM4_MEMHIZ4_3                ((u32)0x08000000)        /* Bit 3 */
N#define  FSMC_PMEM4_MEMHIZ4_4                ((u32)0x10000000)        /* Bit 4 */
N#define  FSMC_PMEM4_MEMHIZ4_5                ((u32)0x20000000)        /* Bit 5 */
N#define  FSMC_PMEM4_MEMHIZ4_6                ((u32)0x40000000)        /* Bit 6 */
N#define  FSMC_PMEM4_MEMHIZ4_7                ((u32)0x80000000)        /* Bit 7 */
N
N
N/******************  Bit definition for FSMC_PATT2 register  ******************/
N#define  FSMC_PATT2_ATTSET2                  ((u32)0x000000FF)        /* ATTSET2[7:0] bits (Attribute memory 2 setup time) */
N#define  FSMC_PATT2_ATTSET2_0                ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_PATT2_ATTSET2_1                ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_PATT2_ATTSET2_2                ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_PATT2_ATTSET2_3                ((u32)0x00000008)        /* Bit 3 */
N#define  FSMC_PATT2_ATTSET2_4                ((u32)0x00000010)        /* Bit 4 */
N#define  FSMC_PATT2_ATTSET2_5                ((u32)0x00000020)        /* Bit 5 */
N#define  FSMC_PATT2_ATTSET2_6                ((u32)0x00000040)        /* Bit 6 */
N#define  FSMC_PATT2_ATTSET2_7                ((u32)0x00000080)        /* Bit 7 */
N
N#define  FSMC_PATT2_ATTWAIT2                 ((u32)0x0000FF00)        /* ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */
N#define  FSMC_PATT2_ATTWAIT2_0               ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_PATT2_ATTWAIT2_1               ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_PATT2_ATTWAIT2_2               ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_PATT2_ATTWAIT2_3               ((u32)0x00000800)        /* Bit 3 */
N#define  FSMC_PATT2_ATTWAIT2_4               ((u32)0x00001000)        /* Bit 4 */
N#define  FSMC_PATT2_ATTWAIT2_5               ((u32)0x00002000)        /* Bit 5 */
N#define  FSMC_PATT2_ATTWAIT2_6               ((u32)0x00004000)        /* Bit 6 */
N#define  FSMC_PATT2_ATTWAIT2_7               ((u32)0x00008000)        /* Bit 7 */
N
N#define  FSMC_PATT2_ATTHOLD2                 ((u32)0x00FF0000)        /* ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */
N#define  FSMC_PATT2_ATTHOLD2_0               ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_PATT2_ATTHOLD2_1               ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_PATT2_ATTHOLD2_2               ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_PATT2_ATTHOLD2_3               ((u32)0x00080000)        /* Bit 3 */
N#define  FSMC_PATT2_ATTHOLD2_4               ((u32)0x00100000)        /* Bit 4 */
N#define  FSMC_PATT2_ATTHOLD2_5               ((u32)0x00200000)        /* Bit 5 */
N#define  FSMC_PATT2_ATTHOLD2_6               ((u32)0x00400000)        /* Bit 6 */
N#define  FSMC_PATT2_ATTHOLD2_7               ((u32)0x00800000)        /* Bit 7 */
N
N#define  FSMC_PATT2_ATTHIZ2                  ((u32)0xFF000000)        /* ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */
N#define  FSMC_PATT2_ATTHIZ2_0                ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_PATT2_ATTHIZ2_1                ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_PATT2_ATTHIZ2_2                ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_PATT2_ATTHIZ2_3                ((u32)0x08000000)        /* Bit 3 */
N#define  FSMC_PATT2_ATTHIZ2_4                ((u32)0x10000000)        /* Bit 4 */
N#define  FSMC_PATT2_ATTHIZ2_5                ((u32)0x20000000)        /* Bit 5 */
N#define  FSMC_PATT2_ATTHIZ2_6                ((u32)0x40000000)        /* Bit 6 */
N#define  FSMC_PATT2_ATTHIZ2_7                ((u32)0x80000000)        /* Bit 7 */
N
N
N/******************  Bit definition for FSMC_PATT3 register  ******************/
N#define  FSMC_PATT3_ATTSET3                  ((u32)0x000000FF)        /* ATTSET3[7:0] bits (Attribute memory 3 setup time) */
N#define  FSMC_PATT3_ATTSET3_0                ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_PATT3_ATTSET3_1                ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_PATT3_ATTSET3_2                ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_PATT3_ATTSET3_3                ((u32)0x00000008)        /* Bit 3 */
N#define  FSMC_PATT3_ATTSET3_4                ((u32)0x00000010)        /* Bit 4 */
N#define  FSMC_PATT3_ATTSET3_5                ((u32)0x00000020)        /* Bit 5 */
N#define  FSMC_PATT3_ATTSET3_6                ((u32)0x00000040)        /* Bit 6 */
N#define  FSMC_PATT3_ATTSET3_7                ((u32)0x00000080)        /* Bit 7 */
N
N#define  FSMC_PATT3_ATTWAIT3                 ((u32)0x0000FF00)        /* ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */
N#define  FSMC_PATT3_ATTWAIT3_0               ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_PATT3_ATTWAIT3_1               ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_PATT3_ATTWAIT3_2               ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_PATT3_ATTWAIT3_3               ((u32)0x00000800)        /* Bit 3 */
N#define  FSMC_PATT3_ATTWAIT3_4               ((u32)0x00001000)        /* Bit 4 */
N#define  FSMC_PATT3_ATTWAIT3_5               ((u32)0x00002000)        /* Bit 5 */
N#define  FSMC_PATT3_ATTWAIT3_6               ((u32)0x00004000)        /* Bit 6 */
N#define  FSMC_PATT3_ATTWAIT3_7               ((u32)0x00008000)        /* Bit 7 */
N
N#define  FSMC_PATT3_ATTHOLD3                 ((u32)0x00FF0000)        /* ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */
N#define  FSMC_PATT3_ATTHOLD3_0               ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_PATT3_ATTHOLD3_1               ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_PATT3_ATTHOLD3_2               ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_PATT3_ATTHOLD3_3               ((u32)0x00080000)        /* Bit 3 */
N#define  FSMC_PATT3_ATTHOLD3_4               ((u32)0x00100000)        /* Bit 4 */
N#define  FSMC_PATT3_ATTHOLD3_5               ((u32)0x00200000)        /* Bit 5 */
N#define  FSMC_PATT3_ATTHOLD3_6               ((u32)0x00400000)        /* Bit 6 */
N#define  FSMC_PATT3_ATTHOLD3_7               ((u32)0x00800000)        /* Bit 7 */
N
N#define  FSMC_PATT3_ATTHIZ3                  ((u32)0xFF000000)        /* ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */
N#define  FSMC_PATT3_ATTHIZ3_0                ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_PATT3_ATTHIZ3_1                ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_PATT3_ATTHIZ3_2                ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_PATT3_ATTHIZ3_3                ((u32)0x08000000)        /* Bit 3 */
N#define  FSMC_PATT3_ATTHIZ3_4                ((u32)0x10000000)        /* Bit 4 */
N#define  FSMC_PATT3_ATTHIZ3_5                ((u32)0x20000000)        /* Bit 5 */
N#define  FSMC_PATT3_ATTHIZ3_6                ((u32)0x40000000)        /* Bit 6 */
N#define  FSMC_PATT3_ATTHIZ3_7                ((u32)0x80000000)        /* Bit 7 */
N
N
N/******************  Bit definition for FSMC_PATT4 register  ******************/
N#define  FSMC_PATT4_ATTSET4                  ((u32)0x000000FF)        /* ATTSET4[7:0] bits (Attribute memory 4 setup time) */
N#define  FSMC_PATT4_ATTSET4_0                ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_PATT4_ATTSET4_1                ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_PATT4_ATTSET4_2                ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_PATT4_ATTSET4_3                ((u32)0x00000008)        /* Bit 3 */
N#define  FSMC_PATT4_ATTSET4_4                ((u32)0x00000010)        /* Bit 4 */
N#define  FSMC_PATT4_ATTSET4_5                ((u32)0x00000020)        /* Bit 5 */
N#define  FSMC_PATT4_ATTSET4_6                ((u32)0x00000040)        /* Bit 6 */
N#define  FSMC_PATT4_ATTSET4_7                ((u32)0x00000080)        /* Bit 7 */
N
N#define  FSMC_PATT4_ATTWAIT4                 ((u32)0x0000FF00)        /* ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */
N#define  FSMC_PATT4_ATTWAIT4_0               ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_PATT4_ATTWAIT4_1               ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_PATT4_ATTWAIT4_2               ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_PATT4_ATTWAIT4_3               ((u32)0x00000800)        /* Bit 3 */
N#define  FSMC_PATT4_ATTWAIT4_4               ((u32)0x00001000)        /* Bit 4 */
N#define  FSMC_PATT4_ATTWAIT4_5               ((u32)0x00002000)        /* Bit 5 */
N#define  FSMC_PATT4_ATTWAIT4_6               ((u32)0x00004000)        /* Bit 6 */
N#define  FSMC_PATT4_ATTWAIT4_7               ((u32)0x00008000)        /* Bit 7 */
N
N#define  FSMC_PATT4_ATTHOLD4                 ((u32)0x00FF0000)        /* ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */
N#define  FSMC_PATT4_ATTHOLD4_0               ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_PATT4_ATTHOLD4_1               ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_PATT4_ATTHOLD4_2               ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_PATT4_ATTHOLD4_3               ((u32)0x00080000)        /* Bit 3 */
N#define  FSMC_PATT4_ATTHOLD4_4               ((u32)0x00100000)        /* Bit 4 */
N#define  FSMC_PATT4_ATTHOLD4_5               ((u32)0x00200000)        /* Bit 5 */
N#define  FSMC_PATT4_ATTHOLD4_6               ((u32)0x00400000)        /* Bit 6 */
N#define  FSMC_PATT4_ATTHOLD4_7               ((u32)0x00800000)        /* Bit 7 */
N
N#define  FSMC_PATT4_ATTHIZ4                  ((u32)0xFF000000)        /* ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */
N#define  FSMC_PATT4_ATTHIZ4_0                ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_PATT4_ATTHIZ4_1                ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_PATT4_ATTHIZ4_2                ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_PATT4_ATTHIZ4_3                ((u32)0x08000000)        /* Bit 3 */
N#define  FSMC_PATT4_ATTHIZ4_4                ((u32)0x10000000)        /* Bit 4 */
N#define  FSMC_PATT4_ATTHIZ4_5                ((u32)0x20000000)        /* Bit 5 */
N#define  FSMC_PATT4_ATTHIZ4_6                ((u32)0x40000000)        /* Bit 6 */
N#define  FSMC_PATT4_ATTHIZ4_7                ((u32)0x80000000)        /* Bit 7 */
N
N
N/******************  Bit definition for FSMC_PIO4 register  *******************/
N#define  FSMC_PIO4_IOSET4                    ((u32)0x000000FF)        /* IOSET4[7:0] bits (I/O 4 setup time) */
N#define  FSMC_PIO4_IOSET4_0                  ((u32)0x00000001)        /* Bit 0 */
N#define  FSMC_PIO4_IOSET4_1                  ((u32)0x00000002)        /* Bit 1 */
N#define  FSMC_PIO4_IOSET4_2                  ((u32)0x00000004)        /* Bit 2 */
N#define  FSMC_PIO4_IOSET4_3                  ((u32)0x00000008)        /* Bit 3 */
N#define  FSMC_PIO4_IOSET4_4                  ((u32)0x00000010)        /* Bit 4 */
N#define  FSMC_PIO4_IOSET4_5                  ((u32)0x00000020)        /* Bit 5 */
N#define  FSMC_PIO4_IOSET4_6                  ((u32)0x00000040)        /* Bit 6 */
N#define  FSMC_PIO4_IOSET4_7                  ((u32)0x00000080)        /* Bit 7 */
N
N#define  FSMC_PIO4_IOWAIT4                   ((u32)0x0000FF00)        /* IOWAIT4[7:0] bits (I/O 4 wait time) */
N#define  FSMC_PIO4_IOWAIT4_0                 ((u32)0x00000100)        /* Bit 0 */
N#define  FSMC_PIO4_IOWAIT4_1                 ((u32)0x00000200)        /* Bit 1 */
N#define  FSMC_PIO4_IOWAIT4_2                 ((u32)0x00000400)        /* Bit 2 */
N#define  FSMC_PIO4_IOWAIT4_3                 ((u32)0x00000800)        /* Bit 3 */
N#define  FSMC_PIO4_IOWAIT4_4                 ((u32)0x00001000)        /* Bit 4 */
N#define  FSMC_PIO4_IOWAIT4_5                 ((u32)0x00002000)        /* Bit 5 */
N#define  FSMC_PIO4_IOWAIT4_6                 ((u32)0x00004000)        /* Bit 6 */
N#define  FSMC_PIO4_IOWAIT4_7                 ((u32)0x00008000)        /* Bit 7 */
N
N#define  FSMC_PIO4_IOHOLD4                   ((u32)0x00FF0000)        /* IOHOLD4[7:0] bits (I/O 4 hold time) */
N#define  FSMC_PIO4_IOHOLD4_0                 ((u32)0x00010000)        /* Bit 0 */
N#define  FSMC_PIO4_IOHOLD4_1                 ((u32)0x00020000)        /* Bit 1 */
N#define  FSMC_PIO4_IOHOLD4_2                 ((u32)0x00040000)        /* Bit 2 */
N#define  FSMC_PIO4_IOHOLD4_3                 ((u32)0x00080000)        /* Bit 3 */
N#define  FSMC_PIO4_IOHOLD4_4                 ((u32)0x00100000)        /* Bit 4 */
N#define  FSMC_PIO4_IOHOLD4_5                 ((u32)0x00200000)        /* Bit 5 */
N#define  FSMC_PIO4_IOHOLD4_6                 ((u32)0x00400000)        /* Bit 6 */
N#define  FSMC_PIO4_IOHOLD4_7                 ((u32)0x00800000)        /* Bit 7 */
N
N#define  FSMC_PIO4_IOHIZ4                    ((u32)0xFF000000)        /* IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */
N#define  FSMC_PIO4_IOHIZ4_0                  ((u32)0x01000000)        /* Bit 0 */
N#define  FSMC_PIO4_IOHIZ4_1                  ((u32)0x02000000)        /* Bit 1 */
N#define  FSMC_PIO4_IOHIZ4_2                  ((u32)0x04000000)        /* Bit 2 */
N#define  FSMC_PIO4_IOHIZ4_3                  ((u32)0x08000000)        /* Bit 3 */
N#define  FSMC_PIO4_IOHIZ4_4                  ((u32)0x10000000)        /* Bit 4 */
N#define  FSMC_PIO4_IOHIZ4_5                  ((u32)0x20000000)        /* Bit 5 */
N#define  FSMC_PIO4_IOHIZ4_6                  ((u32)0x40000000)        /* Bit 6 */
N#define  FSMC_PIO4_IOHIZ4_7                  ((u32)0x80000000)        /* Bit 7 */
N
N
N/******************  Bit definition for FSMC_ECCR2 register  ******************/
N#define  FSMC_ECCR2_ECC2                     ((u32)0xFFFFFFFF)        /* ECC result */
N
N/******************  Bit definition for FSMC_ECCR3 register  ******************/
N#define  FSMC_ECCR3_ECC3                     ((u32)0xFFFFFFFF)        /* ECC result */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                           SD host Interface                                */
N/*                                                                            */
N/******************************************************************************/
N
N/******************  Bit definition for SDIO_POWER register  ******************/
N#define  SDIO_POWER_PWRCTRL                  ((u8)0x03)               /* PWRCTRL[1:0] bits (Power supply control bits) */
N#define  SDIO_POWER_PWRCTRL_0                ((u8)0x01)               /* Bit 0 */
N#define  SDIO_POWER_PWRCTRL_1                ((u8)0x02)               /* Bit 1 */
N
N
N/******************  Bit definition for SDIO_CLKCR register  ******************/
N#define  SDIO_CLKCR_CLKDIV                   ((u16)0x00FF)            /* Clock divide factor */
N#define  SDIO_CLKCR_CLKEN                    ((u16)0x0100)            /* Clock enable bit */
N#define  SDIO_CLKCR_PWRSAV                   ((u16)0x0200)            /* Power saving configuration bit */
N#define  SDIO_CLKCR_BYPASS                   ((u16)0x0400)            /* Clock divider bypass enable bit */
N
N#define  SDIO_CLKCR_WIDBUS                   ((u16)0x1800)            /* WIDBUS[1:0] bits (Wide bus mode enable bit) */
N#define  SDIO_CLKCR_WIDBUS_0                 ((u16)0x0800)            /* Bit 0 */
N#define  SDIO_CLKCR_WIDBUS_1                 ((u16)0x1000)            /* Bit 1 */
N
N#define  SDIO_CLKCR_NEGEDGE                  ((u16)0x2000)            /* SDIO_CK dephasing selection bit */
N#define  SDIO_CLKCR_HWFC_EN                  ((u16)0x4000)            /* HW Flow Control enable */
N
N
N/*******************  Bit definition for SDIO_ARG register  *******************/
N#define  SDIO_ARG_CMDARG                     ((u32)0xFFFFFFFF)            /* Command argument */
N
N
N/*******************  Bit definition for SDIO_CMD register  *******************/
N#define  SDIO_CMD_CMDINDEX                   ((u16)0x003F)            /* Command Index */
N
N#define  SDIO_CMD_WAITRESP                   ((u16)0x00C0)            /* WAITRESP[1:0] bits (Wait for response bits) */
N#define  SDIO_CMD_WAITRESP_0                 ((u16)0x0040)            /*  Bit 0 */
N#define  SDIO_CMD_WAITRESP_1                 ((u16)0x0080)            /*  Bit 1 */
N
N#define  SDIO_CMD_WAITINT                    ((u16)0x0100)            /* CPSM Waits for Interrupt Request */
N#define  SDIO_CMD_WAITPEND                   ((u16)0x0200)            /* CPSM Waits for ends of data transfer (CmdPend internal signal) */
N#define  SDIO_CMD_CPSMEN                     ((u16)0x0400)            /* Command path state machine (CPSM) Enable bit */
N#define  SDIO_CMD_SDIOSUSPEND                ((u16)0x0800)            /* SD I/O suspend command */
N#define  SDIO_CMD_ENCMDCOMPL                 ((u16)0x1000)            /* Enable CMD completion */
N#define  SDIO_CMD_NIEN                       ((u16)0x2000)            /* Not Interrupt Enable */
N#define  SDIO_CMD_CEATACMD                   ((u16)0x4000)            /* CE-ATA command */
N
N
N/*****************  Bit definition for SDIO_RESPCMD register  *****************/
N#define  SDIO_RESPCMD_RESPCMD                ((u8)0x3F)               /* Response command index */
N
N
N/******************  Bit definition for SDIO_RESP0 register  ******************/
N#define  SDIO_RESP0_CARDSTATUS0              ((u32)0xFFFFFFFF)        /* Card Status */
N
N
N/******************  Bit definition for SDIO_RESP1 register  ******************/
N#define  SDIO_RESP1_CARDSTATUS1              ((u32)0xFFFFFFFF)        /* Card Status */
N
N
N/******************  Bit definition for SDIO_RESP2 register  ******************/
N#define  SDIO_RESP2_CARDSTATUS2              ((u32)0xFFFFFFFF)        /* Card Status */
N
N
N/******************  Bit definition for SDIO_RESP3 register  ******************/
N#define  SDIO_RESP3_CARDSTATUS3              ((u32)0xFFFFFFFF)        /* Card Status */
N
N
N/******************  Bit definition for SDIO_RESP4 register  ******************/
N#define  SDIO_RESP4_CARDSTATUS4              ((u32)0xFFFFFFFF)        /* Card Status */
N
N
N/******************  Bit definition for SDIO_DTIMER register  *****************/
N#define  SDIO_DTIMER_DATATIME                ((u32)0xFFFFFFFF)        /* Data timeout period. */
N
N
N/******************  Bit definition for SDIO_DLEN register  *******************/
N#define  SDIO_DLEN_DATALENGTH                ((u32)0x01FFFFFF)        /* Data length value */
N
N
N/******************  Bit definition for SDIO_DCTRL register  ******************/
N#define  SDIO_DCTRL_DTEN                     ((u16)0x0001)            /* Data transfer enabled bit */
N#define  SDIO_DCTRL_DTDIR                    ((u16)0x0002)            /* Data transfer direction selection */
N#define  SDIO_DCTRL_DTMODE                   ((u16)0x0004)            /* Data transfer mode selection */
N#define  SDIO_DCTRL_DMAEN                    ((u16)0x0008)            /* DMA enabled bit */
N
N#define  SDIO_DCTRL_DBLOCKSIZE               ((u16)0x00F0)            /* DBLOCKSIZE[3:0] bits (Data block size) */
N#define  SDIO_DCTRL_DBLOCKSIZE_0             ((u16)0x0010)            /* Bit 0 */
N#define  SDIO_DCTRL_DBLOCKSIZE_1             ((u16)0x0020)            /* Bit 1 */
N#define  SDIO_DCTRL_DBLOCKSIZE_2             ((u16)0x0040)            /* Bit 2 */
N#define  SDIO_DCTRL_DBLOCKSIZE_3             ((u16)0x0080)            /* Bit 3 */
N
N#define  SDIO_DCTRL_RWSTART                  ((u16)0x0100)            /* Read wait start */
N#define  SDIO_DCTRL_RWSTOP                   ((u16)0x0200)            /* Read wait stop */
N#define  SDIO_DCTRL_RWMOD                    ((u16)0x0400)            /* Read wait mode */
N#define  SDIO_DCTRL_SDIOEN                   ((u16)0x0800)            /* SD I/O enable functions */
N
N
N/******************  Bit definition for SDIO_DCOUNT register  *****************/
N#define  SDIO_DCOUNT_DATACOUNT               ((u32)0x01FFFFFF)        /* Data count value */
N
N
N/******************  Bit definition for SDIO_STA register  ********************/
N#define  SDIO_STA_CCRCFAIL                   ((u32)0x00000001)        /* Command response received (CRC check failed) */
N#define  SDIO_STA_DCRCFAIL                   ((u32)0x00000002)        /* Data block sent/received (CRC check failed) */
N#define  SDIO_STA_CTIMEOUT                   ((u32)0x00000004)        /* Command response timeout */
N#define  SDIO_STA_DTIMEOUT                   ((u32)0x00000008)        /* Data timeout */
N#define  SDIO_STA_TXUNDERR                   ((u32)0x00000010)        /* Transmit FIFO underrun error */
N#define  SDIO_STA_RXOVERR                    ((u32)0x00000020)        /* Received FIFO overrun error */
N#define  SDIO_STA_CMDREND                    ((u32)0x00000040)        /* Command response received (CRC check passed) */
N#define  SDIO_STA_CMDSENT                    ((u32)0x00000080)        /* Command sent (no response required) */
N#define  SDIO_STA_DATAEND                    ((u32)0x00000100)        /* Data end (data counter, SDIDCOUNT, is zero) */
N#define  SDIO_STA_STBITERR                   ((u32)0x00000200)        /* Start bit not detected on all data signals in wide bus mode */
N#define  SDIO_STA_DBCKEND                    ((u32)0x00000400)        /* Data block sent/received (CRC check passed) */
N#define  SDIO_STA_CMDACT                     ((u32)0x00000800)        /* Command transfer in progress */
N#define  SDIO_STA_TXACT                      ((u32)0x00001000)        /* Data transmit in progress */
N#define  SDIO_STA_RXACT                      ((u32)0x00002000)        /* Data receive in progress */
N#define  SDIO_STA_TXFIFOHE                   ((u32)0x00004000)        /* Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
N#define  SDIO_STA_RXFIFOHF                   ((u32)0x00008000)        /* Receive FIFO Half Full: there are at least 8 words in the FIFO */
N#define  SDIO_STA_TXFIFOF                    ((u32)0x00010000)        /* Transmit FIFO full */
N#define  SDIO_STA_RXFIFOF                    ((u32)0x00020000)        /* Receive FIFO full */
N#define  SDIO_STA_TXFIFOE                    ((u32)0x00040000)        /* Transmit FIFO empty */
N#define  SDIO_STA_RXFIFOE                    ((u32)0x00080000)        /* Receive FIFO empty */
N#define  SDIO_STA_TXDAVL                     ((u32)0x00100000)        /* Data available in transmit FIFO */
N#define  SDIO_STA_RXDAVL                     ((u32)0x00200000)        /* Data available in receive FIFO */
N#define  SDIO_STA_SDIOIT                     ((u32)0x00400000)        /* SDIO interrupt received */
N#define  SDIO_STA_CEATAEND                   ((u32)0x00800000)        /* CE-ATA command completion signal received for CMD61 */
N
N
N/*******************  Bit definition for SDIO_ICR register  *******************/
N#define  SDIO_ICR_CCRCFAILC                  ((u32)0x00000001)        /* CCRCFAIL flag clear bit */
N#define  SDIO_ICR_DCRCFAILC                  ((u32)0x00000002)        /* DCRCFAIL flag clear bit */
N#define  SDIO_ICR_CTIMEOUTC                  ((u32)0x00000004)        /* CTIMEOUT flag clear bit */
N#define  SDIO_ICR_DTIMEOUTC                  ((u32)0x00000008)        /* DTIMEOUT flag clear bit */
N#define  SDIO_ICR_TXUNDERRC                  ((u32)0x00000010)        /* TXUNDERR flag clear bit */
N#define  SDIO_ICR_RXOVERRC                   ((u32)0x00000020)        /* RXOVERR flag clear bit */
N#define  SDIO_ICR_CMDRENDC                   ((u32)0x00000040)        /* CMDREND flag clear bit */
N#define  SDIO_ICR_CMDSENTC                   ((u32)0x00000080)        /* CMDSENT flag clear bit */
N#define  SDIO_ICR_DATAENDC                   ((u32)0x00000100)        /* DATAEND flag clear bit */
N#define  SDIO_ICR_STBITERRC                  ((u32)0x00000200)        /* STBITERR flag clear bit */
N#define  SDIO_ICR_DBCKENDC                   ((u32)0x00000400)        /* DBCKEND flag clear bit */
N#define  SDIO_ICR_SDIOITC                    ((u32)0x00400000)        /* SDIOIT flag clear bit */
N#define  SDIO_ICR_CEATAENDC                  ((u32)0x00800000)        /* CEATAEND flag clear bit */
N
N
N/******************  Bit definition for SDIO_MASK register  *******************/
N#define  SDIO_MASK_CCRCFAILIE                ((u32)0x00000001)        /* Command CRC Fail Interrupt Enable */
N#define  SDIO_MASK_DCRCFAILIE                ((u32)0x00000002)        /* Data CRC Fail Interrupt Enable */
N#define  SDIO_MASK_CTIMEOUTIE                ((u32)0x00000004)        /* Command TimeOut Interrupt Enable */
N#define  SDIO_MASK_DTIMEOUTIE                ((u32)0x00000008)        /* Data TimeOut Interrupt Enable */
N#define  SDIO_MASK_TXUNDERRIE                ((u32)0x00000010)        /* Tx FIFO UnderRun Error Interrupt Enable */
N#define  SDIO_MASK_RXOVERRIE                 ((u32)0x00000020)        /* Rx FIFO OverRun Error Interrupt Enable */
N#define  SDIO_MASK_CMDRENDIE                 ((u32)0x00000040)        /* Command Response Received Interrupt Enable */
N#define  SDIO_MASK_CMDSENTIE                 ((u32)0x00000080)        /* Command Sent Interrupt Enable */
N#define  SDIO_MASK_DATAENDIE                 ((u32)0x00000100)        /* Data End Interrupt Enable */
N#define  SDIO_MASK_STBITERRIE                ((u32)0x00000200)        /* Start Bit Error Interrupt Enable */
N#define  SDIO_MASK_DBCKENDIE                 ((u32)0x00000400)        /* Data Block End Interrupt Enable */
N#define  SDIO_MASK_CMDACTIE                  ((u32)0x00000800)        /* CCommand Acting Interrupt Enable */
N#define  SDIO_MASK_TXACTIE                   ((u32)0x00001000)        /* Data Transmit Acting Interrupt Enable */
N#define  SDIO_MASK_RXACTIE                   ((u32)0x00002000)        /* Data receive acting interrupt enabled */
N#define  SDIO_MASK_TXFIFOHEIE                ((u32)0x00004000)        /* Tx FIFO Half Empty interrupt Enable */
N#define  SDIO_MASK_RXFIFOHFIE                ((u32)0x00008000)        /* Rx FIFO Half Full interrupt Enable */
N#define  SDIO_MASK_TXFIFOFIE                 ((u32)0x00010000)        /* Tx FIFO Full interrupt Enable */
N#define  SDIO_MASK_RXFIFOFIE                 ((u32)0x00020000)        /* Rx FIFO Full interrupt Enable */
N#define  SDIO_MASK_TXFIFOEIE                 ((u32)0x00040000)        /* Tx FIFO Empty interrupt Enable */
N#define  SDIO_MASK_RXFIFOEIE                 ((u32)0x00080000)        /* Rx FIFO Empty interrupt Enable */
N#define  SDIO_MASK_TXDAVLIE                  ((u32)0x00100000)        /* Data available in Tx FIFO interrupt Enable */
N#define  SDIO_MASK_RXDAVLIE                  ((u32)0x00200000)        /* Data available in Rx FIFO interrupt Enable */
N#define  SDIO_MASK_SDIOITIE                  ((u32)0x00400000)        /* SDIO Mode Interrupt Received interrupt Enable */
N#define  SDIO_MASK_CEATAENDIE                ((u32)0x00800000)        /* CE-ATA command completion signal received Interrupt Enable */
N
N
N/*****************  Bit definition for SDIO_FIFOCNT register  *****************/
N#define  SDIO_FIFOCNT_FIFOCOUNT              ((u32)0x00FFFFFF)        /* Remaining number of words to be written to or read from the FIFO */
N
N
N/******************  Bit definition for SDIO_FIFO register  *******************/
N#define  SDIO_FIFO_FIFODATA                  ((u32)0xFFFFFFFF)        /* Receive and transmit FIFO data */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                                   USB                                      */
N/*                                                                            */
N/******************************************************************************/
N
N/* Endpoint-specific registers */
N/*******************  Bit definition for USB_EP0R register  *******************/
N#define  USB_EP0R_EA                         ((u16)0x000F)            /* Endpoint Address */
N
N#define  USB_EP0R_STAT_TX                    ((u16)0x0030)            /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define  USB_EP0R_STAT_TX_0                  ((u16)0x0010)            /* Bit 0 */
N#define  USB_EP0R_STAT_TX_1                  ((u16)0x0020)            /* Bit 1 */
N
N#define  USB_EP0R_DTOG_TX                    ((u16)0x0040)            /* Data Toggle, for transmission transfers */
N#define  USB_EP0R_CTR_TX                     ((u16)0x0080)            /* Correct Transfer for transmission */
N#define  USB_EP0R_EP_KIND                    ((u16)0x0100)            /* Endpoint Kind */
N
N#define  USB_EP0R_EP_TYPE                    ((u16)0x0600)            /* EP_TYPE[1:0] bits (Endpoint type) */
N#define  USB_EP0R_EP_TYPE_0                  ((u16)0x0200)            /* Bit 0 */
N#define  USB_EP0R_EP_TYPE_1                  ((u16)0x0400)            /* Bit 1 */
N
N#define  USB_EP0R_SETUP                      ((u16)0x0800)            /* Setup transaction completed */
N
N#define  USB_EP0R_STAT_RX                    ((u16)0x3000)            /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define  USB_EP0R_STAT_RX_0                  ((u16)0x1000)            /* Bit 0 */
N#define  USB_EP0R_STAT_RX_1                  ((u16)0x2000)            /* Bit 1 */
N
N#define  USB_EP0R_DTOG_RX                    ((u16)0x4000)            /* Data Toggle, for reception transfers */
N#define  USB_EP0R_CTR_RX                     ((u16)0x8000)            /* Correct Transfer for reception */
N
N
N/*******************  Bit definition for USB_EP1R register  *******************/
N#define  USB_EP1R_EA                         ((u16)0x000F)            /* Endpoint Address */
N
N#define  USB_EP1R_STAT_TX                    ((u16)0x0030)            /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define  USB_EP1R_STAT_TX_0                  ((u16)0x0010)            /* Bit 0 */
N#define  USB_EP1R_STAT_TX_1                  ((u16)0x0020)            /* Bit 1 */
N
N#define  USB_EP1R_DTOG_TX                    ((u16)0x0040)            /* Data Toggle, for transmission transfers */
N#define  USB_EP1R_CTR_TX                     ((u16)0x0080)            /* Correct Transfer for transmission */
N#define  USB_EP1R_EP_KIND                    ((u16)0x0100)            /* Endpoint Kind */
N
N#define  USB_EP1R_EP_TYPE                    ((u16)0x0600)            /* EP_TYPE[1:0] bits (Endpoint type) */
N#define  USB_EP1R_EP_TYPE_0                  ((u16)0x0200)            /* Bit 0 */
N#define  USB_EP1R_EP_TYPE_1                  ((u16)0x0400)            /* Bit 1 */
N
N#define  USB_EP1R_SETUP                      ((u16)0x0800)            /* Setup transaction completed */
N
N#define  USB_EP1R_STAT_RX                    ((u16)0x3000)            /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define  USB_EP1R_STAT_RX_0                  ((u16)0x1000)            /* Bit 0 */
N#define  USB_EP1R_STAT_RX_1                  ((u16)0x2000)            /* Bit 1 */
N
N#define  USB_EP1R_DTOG_RX                    ((u16)0x4000)            /* Data Toggle, for reception transfers */
N#define  USB_EP1R_CTR_RX                     ((u16)0x8000)            /* Correct Transfer for reception */
N
N
N/*******************  Bit definition for USB_EP2R register  *******************/
N#define  USB_EP2R_EA                         ((u16)0x000F)            /* Endpoint Address */
N
N#define  USB_EP2R_STAT_TX                    ((u16)0x0030)            /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define  USB_EP2R_STAT_TX_0                  ((u16)0x0010)            /* Bit 0 */
N#define  USB_EP2R_STAT_TX_1                  ((u16)0x0020)            /* Bit 1 */
N
N#define  USB_EP2R_DTOG_TX                    ((u16)0x0040)            /* Data Toggle, for transmission transfers */
N#define  USB_EP2R_CTR_TX                     ((u16)0x0080)            /* Correct Transfer for transmission */
N#define  USB_EP2R_EP_KIND                    ((u16)0x0100)            /* Endpoint Kind */
N
N#define  USB_EP2R_EP_TYPE                    ((u16)0x0600)            /* EP_TYPE[1:0] bits (Endpoint type) */
N#define  USB_EP2R_EP_TYPE_0                  ((u16)0x0200)            /* Bit 0 */
N#define  USB_EP2R_EP_TYPE_1                  ((u16)0x0400)            /* Bit 1 */
N
N#define  USB_EP2R_SETUP                      ((u16)0x0800)            /* Setup transaction completed */
N
N#define  USB_EP2R_STAT_RX                    ((u16)0x3000)            /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define  USB_EP2R_STAT_RX_0                  ((u16)0x1000)            /* Bit 0 */
N#define  USB_EP2R_STAT_RX_1                  ((u16)0x2000)            /* Bit 1 */
N
N#define  USB_EP2R_DTOG_RX                    ((u16)0x4000)            /* Data Toggle, for reception transfers */
N#define  USB_EP2R_CTR_RX                     ((u16)0x8000)            /* Correct Transfer for reception */
N
N
N/*******************  Bit definition for USB_EP3R register  *******************/
N#define  USB_EP3R_EA                         ((u16)0x000F)            /* Endpoint Address */
N
N#define  USB_EP3R_STAT_TX                    ((u16)0x0030)            /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define  USB_EP3R_STAT_TX_0                  ((u16)0x0010)            /* Bit 0 */
N#define  USB_EP3R_STAT_TX_1                  ((u16)0x0020)            /* Bit 1 */
N
N#define  USB_EP3R_DTOG_TX                    ((u16)0x0040)            /* Data Toggle, for transmission transfers */
N#define  USB_EP3R_CTR_TX                     ((u16)0x0080)            /* Correct Transfer for transmission */
N#define  USB_EP3R_EP_KIND                    ((u16)0x0100)            /* Endpoint Kind */
N
N#define  USB_EP3R_EP_TYPE                    ((u16)0x0600)            /* EP_TYPE[1:0] bits (Endpoint type) */
N#define  USB_EP3R_EP_TYPE_0                  ((u16)0x0200)            /* Bit 0 */
N#define  USB_EP3R_EP_TYPE_1                  ((u16)0x0400)            /* Bit 1 */
N
N#define  USB_EP3R_SETUP                      ((u16)0x0800)            /* Setup transaction completed */
N
N#define  USB_EP3R_STAT_RX                    ((u16)0x3000)            /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define  USB_EP3R_STAT_RX_0                  ((u16)0x1000)            /* Bit 0 */
N#define  USB_EP3R_STAT_RX_1                  ((u16)0x2000)            /* Bit 1 */
N
N#define  USB_EP3R_DTOG_RX                    ((u16)0x4000)            /* Data Toggle, for reception transfers */
N#define  USB_EP3R_CTR_RX                     ((u16)0x8000)            /* Correct Transfer for reception */
N
N
N/*******************  Bit definition for USB_EP4R register  *******************/
N#define  USB_EP4R_EA                         ((u16)0x000F)            /* Endpoint Address */
N
N#define  USB_EP4R_STAT_TX                    ((u16)0x0030)            /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define  USB_EP4R_STAT_TX_0                  ((u16)0x0010)            /* Bit 0 */
N#define  USB_EP4R_STAT_TX_1                  ((u16)0x0020)            /* Bit 1 */
N
N#define  USB_EP4R_DTOG_TX                    ((u16)0x0040)            /* Data Toggle, for transmission transfers */
N#define  USB_EP4R_CTR_TX                     ((u16)0x0080)            /* Correct Transfer for transmission */
N#define  USB_EP4R_EP_KIND                    ((u16)0x0100)            /* Endpoint Kind */
N
N#define  USB_EP4R_EP_TYPE                    ((u16)0x0600)            /* EP_TYPE[1:0] bits (Endpoint type) */
N#define  USB_EP4R_EP_TYPE_0                  ((u16)0x0200)            /* Bit 0 */
N#define  USB_EP4R_EP_TYPE_1                  ((u16)0x0400)            /* Bit 1 */
N
N#define  USB_EP4R_SETUP                      ((u16)0x0800)            /* Setup transaction completed */
N
N#define  USB_EP4R_STAT_RX                    ((u16)0x3000)            /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define  USB_EP4R_STAT_RX_0                  ((u16)0x1000)            /* Bit 0 */
N#define  USB_EP4R_STAT_RX_1                  ((u16)0x2000)            /* Bit 1 */
N
N#define  USB_EP4R_DTOG_RX                    ((u16)0x4000)            /* Data Toggle, for reception transfers */
N#define  USB_EP4R_CTR_RX                     ((u16)0x8000)            /* Correct Transfer for reception */
N
N
N/*******************  Bit definition for USB_EP5R register  *******************/
N#define  USB_EP5R_EA                         ((u16)0x000F)            /* Endpoint Address */
N
N#define  USB_EP5R_STAT_TX                    ((u16)0x0030)            /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define  USB_EP5R_STAT_TX_0                  ((u16)0x0010)            /* Bit 0 */
N#define  USB_EP5R_STAT_TX_1                  ((u16)0x0020)            /* Bit 1 */
N
N#define  USB_EP5R_DTOG_TX                    ((u16)0x0040)            /* Data Toggle, for transmission transfers */
N#define  USB_EP5R_CTR_TX                     ((u16)0x0080)            /* Correct Transfer for transmission */
N#define  USB_EP5R_EP_KIND                    ((u16)0x0100)            /* Endpoint Kind */
N
N#define  USB_EP5R_EP_TYPE                    ((u16)0x0600)            /* EP_TYPE[1:0] bits (Endpoint type) */
N#define  USB_EP5R_EP_TYPE_0                  ((u16)0x0200)            /* Bit 0 */
N#define  USB_EP5R_EP_TYPE_1                  ((u16)0x0400)            /* Bit 1 */
N
N#define  USB_EP5R_SETUP                      ((u16)0x0800)            /* Setup transaction completed */
N
N#define  USB_EP5R_STAT_RX                    ((u16)0x3000)            /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define  USB_EP5R_STAT_RX_0                  ((u16)0x1000)            /* Bit 0 */
N#define  USB_EP5R_STAT_RX_1                  ((u16)0x2000)            /* Bit 1 */
N
N#define  USB_EP5R_DTOG_RX                    ((u16)0x4000)            /* Data Toggle, for reception transfers */
N#define  USB_EP5R_CTR_RX                     ((u16)0x8000)            /* Correct Transfer for reception */
N
N
N/*******************  Bit definition for USB_EP6R register  *******************/
N#define  USB_EP6R_EA                         ((u16)0x000F)            /* Endpoint Address */
N
N#define  USB_EP6R_STAT_TX                    ((u16)0x0030)            /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define  USB_EP6R_STAT_TX_0                  ((u16)0x0010)            /* Bit 0 */
N#define  USB_EP6R_STAT_TX_1                  ((u16)0x0020)            /* Bit 1 */
N
N#define  USB_EP6R_DTOG_TX                    ((u16)0x0040)            /* Data Toggle, for transmission transfers */
N#define  USB_EP6R_CTR_TX                     ((u16)0x0080)            /* Correct Transfer for transmission */
N#define  USB_EP6R_EP_KIND                    ((u16)0x0100)            /* Endpoint Kind */
N
N#define  USB_EP6R_EP_TYPE                    ((u16)0x0600)            /* EP_TYPE[1:0] bits (Endpoint type) */
N#define  USB_EP6R_EP_TYPE_0                  ((u16)0x0200)            /* Bit 0 */
N#define  USB_EP6R_EP_TYPE_1                  ((u16)0x0400)            /* Bit 1 */
N
N#define  USB_EP6R_SETUP                      ((u16)0x0800)            /* Setup transaction completed */
N
N#define  USB_EP6R_STAT_RX                    ((u16)0x3000)            /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define  USB_EP6R_STAT_RX_0                  ((u16)0x1000)            /* Bit 0 */
N#define  USB_EP6R_STAT_RX_1                  ((u16)0x2000)            /* Bit 1 */
N
N#define  USB_EP6R_DTOG_RX                    ((u16)0x4000)            /* Data Toggle, for reception transfers */
N#define  USB_EP6R_CTR_RX                     ((u16)0x8000)            /* Correct Transfer for reception */
N
N
N/*******************  Bit definition for USB_EP7R register  *******************/
N#define  USB_EP7R_EA                         ((u16)0x000F)            /* Endpoint Address */
N
N#define  USB_EP7R_STAT_TX                    ((u16)0x0030)            /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define  USB_EP7R_STAT_TX_0                  ((u16)0x0010)            /* Bit 0 */
N#define  USB_EP7R_STAT_TX_1                  ((u16)0x0020)            /* Bit 1 */
N
N#define  USB_EP7R_DTOG_TX                    ((u16)0x0040)            /* Data Toggle, for transmission transfers */
N#define  USB_EP7R_CTR_TX                     ((u16)0x0080)            /* Correct Transfer for transmission */
N#define  USB_EP7R_EP_KIND                    ((u16)0x0100)            /* Endpoint Kind */
N
N#define  USB_EP7R_EP_TYPE                    ((u16)0x0600)            /* EP_TYPE[1:0] bits (Endpoint type) */
N#define  USB_EP7R_EP_TYPE_0                  ((u16)0x0200)            /* Bit 0 */
N#define  USB_EP7R_EP_TYPE_1                  ((u16)0x0400)            /* Bit 1 */
N
N#define  USB_EP7R_SETUP                      ((u16)0x0800)            /* Setup transaction completed */
N
N#define  USB_EP7R_STAT_RX                    ((u16)0x3000)            /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define  USB_EP7R_STAT_RX_0                  ((u16)0x1000)            /* Bit 0 */
N#define  USB_EP7R_STAT_RX_1                  ((u16)0x2000)            /* Bit 1 */
N
N#define  USB_EP7R_DTOG_RX                    ((u16)0x4000)            /* Data Toggle, for reception transfers */
N#define  USB_EP7R_CTR_RX                     ((u16)0x8000)            /* Correct Transfer for reception */
N
N
N/* Common registers */
N/*******************  Bit definition for USB_CNTR register  *******************/
N#define  USB_CNTR_FRES                       ((u16)0x0001)            /* Force USB Reset */
N#define  USB_CNTR_PDWN                       ((u16)0x0002)            /* Power down */
N#define  USB_CNTR_LP_MODE                    ((u16)0x0004)            /* Low-power mode */
N#define  USB_CNTR_FSUSP                      ((u16)0x0008)            /* Force suspend */
N#define  USB_CNTR_RESUME                     ((u16)0x0010)            /* Resume request */
N#define  USB_CNTR_ESOFM                      ((u16)0x0100)            /* Expected Start Of Frame Interrupt Mask */
N#define  USB_CNTR_SOFM                       ((u16)0x0200)            /* Start Of Frame Interrupt Mask */
N#define  USB_CNTR_RESETM                     ((u16)0x0400)            /* RESET Interrupt Mask */
N#define  USB_CNTR_SUSPM                      ((u16)0x0800)            /* Suspend mode Interrupt Mask */
N#define  USB_CNTR_WKUPM                      ((u16)0x1000)            /* Wakeup Interrupt Mask */
N#define  USB_CNTR_ERRM                       ((u16)0x2000)            /* Error Interrupt Mask */
N#define  USB_CNTR_PMAOVRM                    ((u16)0x4000)            /* Packet Memory Area Over / Underrun Interrupt Mask */
N#define  USB_CNTR_CTRM                       ((u16)0x8000)            /* Correct Transfer Interrupt Mask */
N
N
N/*******************  Bit definition for USB_ISTR register  *******************/
N#define  USB_ISTR_EP_ID                      ((u16)0x000F)            /* Endpoint Identifier */
N#define  USB_ISTR_DIR                        ((u16)0x0010)            /* Direction of transaction */
N#define  USB_ISTR_ESOF                       ((u16)0x0100)            /* Expected Start Of Frame */
N#define  USB_ISTR_SOF                        ((u16)0x0200)            /* Start Of Frame */
N#define  USB_ISTR_RESET                      ((u16)0x0400)            /* USB RESET request */
N#define  USB_ISTR_SUSP                       ((u16)0x0800)            /* Suspend mode request */
N#define  USB_ISTR_WKUP                       ((u16)0x1000)            /* Wake up */
N#define  USB_ISTR_ERR                        ((u16)0x2000)            /* Error */
N#define  USB_ISTR_PMAOVR                     ((u16)0x4000)            /* Packet Memory Area Over / Underrun */
N#define  USB_ISTR_CTR                        ((u16)0x8000)            /* Correct Transfer */
N
N
N/*******************  Bit definition for USB_FNR register  ********************/
N#define  USB_FNR_FN                          ((u16)0x07FF)            /* Frame Number */
N#define  USB_FNR_LSOF                        ((u16)0x1800)            /* Lost SOF */
N#define  USB_FNR_LCK                         ((u16)0x2000)            /* Locked */
N#define  USB_FNR_RXDM                        ((u16)0x4000)            /* Receive Data - Line Status */
N#define  USB_FNR_RXDP                        ((u16)0x8000)            /* Receive Data + Line Status */
N
N
N/******************  Bit definition for USB_DADDR register  *******************/
N#define  USB_DADDR_ADD                       ((u8)0x7F)               /* ADD[6:0] bits (Device Address) */
N#define  USB_DADDR_ADD0                      ((u8)0x01)               /* Bit 0 */
N#define  USB_DADDR_ADD1                      ((u8)0x02)               /* Bit 1 */
N#define  USB_DADDR_ADD2                      ((u8)0x04)               /* Bit 2 */
N#define  USB_DADDR_ADD3                      ((u8)0x08)               /* Bit 3 */
N#define  USB_DADDR_ADD4                      ((u8)0x10)               /* Bit 4 */
N#define  USB_DADDR_ADD5                      ((u8)0x20)               /* Bit 5 */
N#define  USB_DADDR_ADD6                      ((u8)0x40)               /* Bit 6 */
N
N#define  USB_DADDR_EF                        ((u8)0x80)               /* Enable Function */
N
N
N/******************  Bit definition for USB_BTABLE register  ******************/    
N#define  USB_BTABLE_BTABLE                   ((u16)0xFFF8)            /* Buffer Table */
N
N
N/* Buffer descriptor table */
N/*****************  Bit definition for USB_ADDR0_TX register  *****************/
N#define  USB_ADDR0_TX_ADDR0_TX               ((u16)0xFFFE)            /* Transmission Buffer Address 0 */
N
N
N/*****************  Bit definition for USB_ADDR1_TX register  *****************/
N#define  USB_ADDR1_TX_ADDR1_TX               ((u16)0xFFFE)            /* Transmission Buffer Address 1 */
N
N
N/*****************  Bit definition for USB_ADDR2_TX register  *****************/
N#define  USB_ADDR2_TX_ADDR2_TX               ((u16)0xFFFE)            /* Transmission Buffer Address 2 */
N
N
N/*****************  Bit definition for USB_ADDR3_TX register  *****************/
N#define  USB_ADDR3_TX_ADDR3_TX               ((u16)0xFFFE)            /* Transmission Buffer Address 3 */
N
N
N/*****************  Bit definition for USB_ADDR4_TX register  *****************/
N#define  USB_ADDR4_TX_ADDR4_TX               ((u16)0xFFFE)            /* Transmission Buffer Address 4 */
N
N
N/*****************  Bit definition for USB_ADDR5_TX register  *****************/
N#define  USB_ADDR5_TX_ADDR5_TX               ((u16)0xFFFE)            /* Transmission Buffer Address 5 */
N
N
N/*****************  Bit definition for USB_ADDR6_TX register  *****************/
N#define  USB_ADDR6_TX_ADDR6_TX               ((u16)0xFFFE)            /* Transmission Buffer Address 6 */
N
N
N/*****************  Bit definition for USB_ADDR7_TX register  *****************/
N#define  USB_ADDR7_TX_ADDR7_TX               ((u16)0xFFFE)            /* Transmission Buffer Address 7 */
N
N
N/*----------------------------------------------------------------------------*/
N
N
N/*****************  Bit definition for USB_COUNT0_TX register  ****************/
N#define  USB_COUNT0_TX_COUNT0_TX             ((u16)0x03FF)            /* Transmission Byte Count 0 */
N
N
N/*****************  Bit definition for USB_COUNT1_TX register  ****************/
N#define  USB_COUNT1_TX_COUNT1_TX             ((u16)0x03FF)            /* Transmission Byte Count 1 */
N
N
N/*****************  Bit definition for USB_COUNT2_TX register  ****************/
N#define  USB_COUNT2_TX_COUNT2_TX             ((u16)0x03FF)            /* Transmission Byte Count 2 */
N
N
N/*****************  Bit definition for USB_COUNT3_TX register  ****************/
N#define  USB_COUNT3_TX_COUNT3_TX             ((u16)0x03FF)            /* Transmission Byte Count 3 */
N
N
N/*****************  Bit definition for USB_COUNT4_TX register  ****************/
N#define  USB_COUNT4_TX_COUNT4_TX             ((u16)0x03FF)            /* Transmission Byte Count 4 */
N
N/*****************  Bit definition for USB_COUNT5_TX register  ****************/
N#define  USB_COUNT5_TX_COUNT5_TX             ((u16)0x03FF)            /* Transmission Byte Count 5 */
N
N
N/*****************  Bit definition for USB_COUNT6_TX register  ****************/
N#define  USB_COUNT6_TX_COUNT6_TX             ((u16)0x03FF)            /* Transmission Byte Count 6 */
N
N
N/*****************  Bit definition for USB_COUNT7_TX register  ****************/
N#define  USB_COUNT7_TX_COUNT7_TX             ((u16)0x03FF)            /* Transmission Byte Count 7 */
N
N
N/*----------------------------------------------------------------------------*/
N
N
N/****************  Bit definition for USB_COUNT0_TX_0 register  ***************/
N#define  USB_COUNT0_TX_0_COUNT0_TX_0         ((u32)0x000003FF)        /* Transmission Byte Count 0 (low) */
N
N/****************  Bit definition for USB_COUNT0_TX_1 register  ***************/
N#define  USB_COUNT0_TX_1_COUNT0_TX_1         ((u32)0x03FF0000)        /* Transmission Byte Count 0 (high) */
N
N
N
N/****************  Bit definition for USB_COUNT1_TX_0 register  ***************/
N#define  USB_COUNT1_TX_0_COUNT1_TX_0          ((u32)0x000003FF)        /* Transmission Byte Count 1 (low) */
N
N/****************  Bit definition for USB_COUNT1_TX_1 register  ***************/
N#define  USB_COUNT1_TX_1_COUNT1_TX_1          ((u32)0x03FF0000)        /* Transmission Byte Count 1 (high) */
N
N
N
N/****************  Bit definition for USB_COUNT2_TX_0 register  ***************/
N#define  USB_COUNT2_TX_0_COUNT2_TX_0         ((u32)0x000003FF)        /* Transmission Byte Count 2 (low) */
N
N/****************  Bit definition for USB_COUNT2_TX_1 register  ***************/
N#define  USB_COUNT2_TX_1_COUNT2_TX_1         ((u32)0x03FF0000)        /* Transmission Byte Count 2 (high) */
N
N
N
N/****************  Bit definition for USB_COUNT3_TX_0 register  ***************/
N#define  USB_COUNT3_TX_0_COUNT3_TX_0         ((u16)0x000003FF)        /* Transmission Byte Count 3 (low) */
N
N/****************  Bit definition for USB_COUNT3_TX_1 register  ***************/
N#define  USB_COUNT3_TX_1_COUNT3_TX_1         ((u16)0x03FF0000)        /* Transmission Byte Count 3 (high) */
N
N
N
N/****************  Bit definition for USB_COUNT4_TX_0 register  ***************/
N#define  USB_COUNT4_TX_0_COUNT4_TX_0         ((u32)0x000003FF)        /* Transmission Byte Count 4 (low) */
N
N/****************  Bit definition for USB_COUNT4_TX_1 register  ***************/
N#define  USB_COUNT4_TX_1_COUNT4_TX_1         ((u32)0x03FF0000)        /* Transmission Byte Count 4 (high) */
N
N
N
N/****************  Bit definition for USB_COUNT5_TX_0 register  ***************/
N#define  USB_COUNT5_TX_0_COUNT5_TX_0         ((u32)0x000003FF)        /* Transmission Byte Count 5 (low) */
N
N/****************  Bit definition for USB_COUNT5_TX_1 register  ***************/
N#define  USB_COUNT5_TX_1_COUNT5_TX_1         ((u32)0x03FF0000)        /* Transmission Byte Count 5 (high) */
N
N
N
N/****************  Bit definition for USB_COUNT6_TX_0 register  ***************/
N#define  USB_COUNT6_TX_0_COUNT6_TX_0         ((u32)0x000003FF)        /* Transmission Byte Count 6 (low) */
N
N/****************  Bit definition for USB_COUNT6_TX_1 register  ***************/
N#define  USB_COUNT6_TX_1_COUNT6_TX_1         ((u32)0x03FF0000)        /* Transmission Byte Count 6 (high) */
N
N
N
N/****************  Bit definition for USB_COUNT7_TX_0 register  ***************/
N#define  USB_COUNT7_TX_0_COUNT7_TX_0         ((u32)0x000003FF)        /* Transmission Byte Count 7 (low) */
N
N/****************  Bit definition for USB_COUNT7_TX_1 register  ***************/
N#define  USB_COUNT7_TX_1_COUNT7_TX_1         ((u32)0x03FF0000)        /* Transmission Byte Count 7 (high) */
N
N
N/*----------------------------------------------------------------------------*/
N
N
N/*****************  Bit definition for USB_ADDR0_RX register  *****************/
N#define  USB_ADDR0_RX_ADDR0_RX               ((u16)0xFFFE)            /* Reception Buffer Address 0 */
N
N
N/*****************  Bit definition for USB_ADDR1_RX register  *****************/
N#define  USB_ADDR1_RX_ADDR1_RX               ((u16)0xFFFE)            /* Reception Buffer Address 1 */
N
N
N/*****************  Bit definition for USB_ADDR2_RX register  *****************/
N#define  USB_ADDR2_RX_ADDR2_RX               ((u16)0xFFFE)            /* Reception Buffer Address 2 */
N
N
N/*****************  Bit definition for USB_ADDR3_RX register  *****************/
N#define  USB_ADDR3_RX_ADDR3_RX               ((u16)0xFFFE)            /* Reception Buffer Address 3 */
N
N
N/*****************  Bit definition for USB_ADDR4_RX register  *****************/
N#define  USB_ADDR4_RX_ADDR4_RX               ((u16)0xFFFE)            /* Reception Buffer Address 4 */
N
N
N/*****************  Bit definition for USB_ADDR5_RX register  *****************/
N#define  USB_ADDR5_RX_ADDR5_RX               ((u16)0xFFFE)            /* Reception Buffer Address 5 */
N
N
N/*****************  Bit definition for USB_ADDR6_RX register  *****************/
N#define  USB_ADDR6_RX_ADDR6_RX               ((u16)0xFFFE)            /* Reception Buffer Address 6 */
N
N
N/*****************  Bit definition for USB_ADDR7_RX register  *****************/
N#define  USB_ADDR7_RX_ADDR7_RX               ((u16)0xFFFE)            /* Reception Buffer Address 7 */
N
N
N/*----------------------------------------------------------------------------*/
N
N
N/*****************  Bit definition for USB_COUNT0_RX register  ****************/
N#define  USB_COUNT0_RX_COUNT0_RX             ((u16)0x03FF)            /* Reception Byte Count */
N
N#define  USB_COUNT0_RX_NUM_BLOCK             ((u16)0x7C00)            /* NUM_BLOCK[4:0] bits (Number of blocks) */
N#define  USB_COUNT0_RX_NUM_BLOCK_0           ((u16)0x0400)            /* Bit 0 */
N#define  USB_COUNT0_RX_NUM_BLOCK_1           ((u16)0x0800)            /* Bit 1 */
N#define  USB_COUNT0_RX_NUM_BLOCK_2           ((u16)0x1000)            /* Bit 2 */
N#define  USB_COUNT0_RX_NUM_BLOCK_3           ((u16)0x2000)            /* Bit 3 */
N#define  USB_COUNT0_RX_NUM_BLOCK_4           ((u16)0x4000)            /* Bit 4 */
N
N#define  USB_COUNT0_RX_BLSIZE                ((u16)0x8000)            /* BLock SIZE */
N
N
N/*****************  Bit definition for USB_COUNT1_RX register  ****************/
N#define  USB_COUNT1_RX_COUNT1_RX             ((u16)0x03FF)            /* Reception Byte Count */
N
N#define  USB_COUNT1_RX_NUM_BLOCK             ((u16)0x7C00)            /* NUM_BLOCK[4:0] bits (Number of blocks) */
N#define  USB_COUNT1_RX_NUM_BLOCK_0           ((u16)0x0400)            /* Bit 0 */
N#define  USB_COUNT1_RX_NUM_BLOCK_1           ((u16)0x0800)            /* Bit 1 */
N#define  USB_COUNT1_RX_NUM_BLOCK_2           ((u16)0x1000)            /* Bit 2 */
N#define  USB_COUNT1_RX_NUM_BLOCK_3           ((u16)0x2000)            /* Bit 3 */
N#define  USB_COUNT1_RX_NUM_BLOCK_4           ((u16)0x4000)            /* Bit 4 */
N
N#define  USB_COUNT1_RX_BLSIZE                ((u16)0x8000)            /* BLock SIZE */
N
N
N/*****************  Bit definition for USB_COUNT2_RX register  ****************/
N#define  USB_COUNT2_RX_COUNT2_RX             ((u16)0x03FF)            /* Reception Byte Count */
N
N#define  USB_COUNT2_RX_NUM_BLOCK             ((u16)0x7C00)            /* NUM_BLOCK[4:0] bits (Number of blocks) */
N#define  USB_COUNT2_RX_NUM_BLOCK_0           ((u16)0x0400)            /* Bit 0 */
N#define  USB_COUNT2_RX_NUM_BLOCK_1           ((u16)0x0800)            /* Bit 1 */
N#define  USB_COUNT2_RX_NUM_BLOCK_2           ((u16)0x1000)            /* Bit 2 */
N#define  USB_COUNT2_RX_NUM_BLOCK_3           ((u16)0x2000)            /* Bit 3 */
N#define  USB_COUNT2_RX_NUM_BLOCK_4           ((u16)0x4000)            /* Bit 4 */
N
N#define  USB_COUNT2_RX_BLSIZE                ((u16)0x8000)            /* BLock SIZE */
N
N
N/*****************  Bit definition for USB_COUNT3_RX register  ****************/
N#define  USB_COUNT3_RX_COUNT3_RX             ((u16)0x03FF)            /* Reception Byte Count */
N
N#define  USB_COUNT3_RX_NUM_BLOCK             ((u16)0x7C00)            /* NUM_BLOCK[4:0] bits (Number of blocks) */
N#define  USB_COUNT3_RX_NUM_BLOCK_0           ((u16)0x0400)            /* Bit 0 */
N#define  USB_COUNT3_RX_NUM_BLOCK_1           ((u16)0x0800)            /* Bit 1 */
N#define  USB_COUNT3_RX_NUM_BLOCK_2           ((u16)0x1000)            /* Bit 2 */
N#define  USB_COUNT3_RX_NUM_BLOCK_3           ((u16)0x2000)            /* Bit 3 */
N#define  USB_COUNT3_RX_NUM_BLOCK_4           ((u16)0x4000)            /* Bit 4 */
N
N#define  USB_COUNT3_RX_BLSIZE                ((u16)0x8000)            /* BLock SIZE */
N
N
N/*****************  Bit definition for USB_COUNT4_RX register  ****************/
N#define  USB_COUNT4_RX_COUNT4_RX             ((u16)0x03FF)            /* Reception Byte Count */
N
N#define  USB_COUNT4_RX_NUM_BLOCK             ((u16)0x7C00)            /* NUM_BLOCK[4:0] bits (Number of blocks) */
N#define  USB_COUNT4_RX_NUM_BLOCK_0           ((u16)0x0400)            /* Bit 0 */
N#define  USB_COUNT4_RX_NUM_BLOCK_1           ((u16)0x0800)            /* Bit 1 */
N#define  USB_COUNT4_RX_NUM_BLOCK_2           ((u16)0x1000)            /* Bit 2 */
N#define  USB_COUNT4_RX_NUM_BLOCK_3           ((u16)0x2000)            /* Bit 3 */
N#define  USB_COUNT4_RX_NUM_BLOCK_4           ((u16)0x4000)            /* Bit 4 */
N
N#define  USB_COUNT4_RX_BLSIZE                ((u16)0x8000)            /* BLock SIZE */
N
N
N/*****************  Bit definition for USB_COUNT5_RX register  ****************/
N#define  USB_COUNT5_RX_COUNT5_RX             ((u16)0x03FF)            /* Reception Byte Count */
N
N#define  USB_COUNT5_RX_NUM_BLOCK             ((u16)0x7C00)            /* NUM_BLOCK[4:0] bits (Number of blocks) */
N#define  USB_COUNT5_RX_NUM_BLOCK_0           ((u16)0x0400)            /* Bit 0 */
N#define  USB_COUNT5_RX_NUM_BLOCK_1           ((u16)0x0800)            /* Bit 1 */
N#define  USB_COUNT5_RX_NUM_BLOCK_2           ((u16)0x1000)            /* Bit 2 */
N#define  USB_COUNT5_RX_NUM_BLOCK_3           ((u16)0x2000)            /* Bit 3 */
N#define  USB_COUNT5_RX_NUM_BLOCK_4           ((u16)0x4000)            /* Bit 4 */
N
N#define  USB_COUNT5_RX_BLSIZE                ((u16)0x8000)            /* BLock SIZE */
N
N/*****************  Bit definition for USB_COUNT6_RX register  ****************/
N#define  USB_COUNT6_RX_COUNT6_RX             ((u16)0x03FF)            /* Reception Byte Count */
N
N#define  USB_COUNT6_RX_NUM_BLOCK             ((u16)0x7C00)            /* NUM_BLOCK[4:0] bits (Number of blocks) */
N#define  USB_COUNT6_RX_NUM_BLOCK_0           ((u16)0x0400)            /* Bit 0 */
N#define  USB_COUNT6_RX_NUM_BLOCK_1           ((u16)0x0800)            /* Bit 1 */
N#define  USB_COUNT6_RX_NUM_BLOCK_2           ((u16)0x1000)            /* Bit 2 */
N#define  USB_COUNT6_RX_NUM_BLOCK_3           ((u16)0x2000)            /* Bit 3 */
N#define  USB_COUNT6_RX_NUM_BLOCK_4           ((u16)0x4000)            /* Bit 4 */
N
N#define  USB_COUNT6_RX_BLSIZE                ((u16)0x8000)            /* BLock SIZE */
N
N
N/*****************  Bit definition for USB_COUNT7_RX register  ****************/
N#define  USB_COUNT7_RX_COUNT7_RX             ((u16)0x03FF)            /* Reception Byte Count */
N
N#define  USB_COUNT7_RX_NUM_BLOCK             ((u16)0x7C00)            /* NUM_BLOCK[4:0] bits (Number of blocks) */
N#define  USB_COUNT7_RX_NUM_BLOCK_0           ((u16)0x0400)            /* Bit 0 */
N#define  USB_COUNT7_RX_NUM_BLOCK_1           ((u16)0x0800)            /* Bit 1 */
N#define  USB_COUNT7_RX_NUM_BLOCK_2           ((u16)0x1000)            /* Bit 2 */
N#define  USB_COUNT7_RX_NUM_BLOCK_3           ((u16)0x2000)            /* Bit 3 */
N#define  USB_COUNT7_RX_NUM_BLOCK_4           ((u16)0x4000)            /* Bit 4 */
N
N#define  USB_COUNT7_RX_BLSIZE                ((u16)0x8000)            /* BLock SIZE */
N
N
N/*----------------------------------------------------------------------------*/
N
N
N/****************  Bit definition for USB_COUNT0_RX_0 register  ***************/
N#define  USB_COUNT0_RX_0_COUNT0_RX_0         ((u32)0x000003FF)        /* Reception Byte Count (low) */
N
N#define  USB_COUNT0_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define  USB_COUNT0_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        /* Bit 0 */
N#define  USB_COUNT0_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        /* Bit 1 */
N#define  USB_COUNT0_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        /* Bit 2 */
N#define  USB_COUNT0_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        /* Bit 3 */
N#define  USB_COUNT0_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        /* Bit 4 */
N
N#define  USB_COUNT0_RX_0_BLSIZE_0            ((u32)0x00008000)        /* BLock SIZE (low) */
N
N/****************  Bit definition for USB_COUNT0_RX_1 register  ***************/
N#define  USB_COUNT0_RX_1_COUNT0_RX_1         ((u32)0x03FF0000)        /* Reception Byte Count (high) */
N
N#define  USB_COUNT0_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define  USB_COUNT0_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        /* Bit 1 */
N#define  USB_COUNT0_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        /* Bit 1 */
N#define  USB_COUNT0_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        /* Bit 2 */
N#define  USB_COUNT0_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        /* Bit 3 */
N#define  USB_COUNT0_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        /* Bit 4 */
N
N#define  USB_COUNT0_RX_1_BLSIZE_1            ((u32)0x80000000)        /* BLock SIZE (high) */
N
N
N
N/****************  Bit definition for USB_COUNT1_RX_0 register  ***************/
N#define  USB_COUNT1_RX_0_COUNT1_RX_0         ((u32)0x000003FF)        /* Reception Byte Count (low) */
N
N#define  USB_COUNT1_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define  USB_COUNT1_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        /* Bit 0 */
N#define  USB_COUNT1_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        /* Bit 1 */
N#define  USB_COUNT1_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        /* Bit 2 */
N#define  USB_COUNT1_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        /* Bit 3 */
N#define  USB_COUNT1_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        /* Bit 4 */
N
N#define  USB_COUNT1_RX_0_BLSIZE_0            ((u32)0x00008000)        /* BLock SIZE (low) */
N
N/****************  Bit definition for USB_COUNT1_RX_1 register  ***************/
N#define  USB_COUNT1_RX_1_COUNT1_RX_1         ((u32)0x03FF0000)        /* Reception Byte Count (high) */
N
N#define  USB_COUNT1_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define  USB_COUNT1_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        /* Bit 0 */
N#define  USB_COUNT1_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        /* Bit 1 */
N#define  USB_COUNT1_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        /* Bit 2 */
N#define  USB_COUNT1_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        /* Bit 3 */
N#define  USB_COUNT1_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        /* Bit 4 */
N
N#define  USB_COUNT1_RX_1_BLSIZE_1            ((u32)0x80000000)        /* BLock SIZE (high) */
N
N
N
N/****************  Bit definition for USB_COUNT2_RX_0 register  ***************/
N#define  USB_COUNT2_RX_0_COUNT2_RX_0         ((u32)0x000003FF)        /* Reception Byte Count (low) */
N
N#define  USB_COUNT2_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define  USB_COUNT2_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        /* Bit 0 */
N#define  USB_COUNT2_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        /* Bit 1 */
N#define  USB_COUNT2_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        /* Bit 2 */
N#define  USB_COUNT2_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        /* Bit 3 */
N#define  USB_COUNT2_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        /* Bit 4 */
N
N#define  USB_COUNT2_RX_0_BLSIZE_0            ((u32)0x00008000)        /* BLock SIZE (low) */
N
N/****************  Bit definition for USB_COUNT2_RX_1 register  ***************/
N#define  USB_COUNT2_RX_1_COUNT2_RX_1         ((u32)0x03FF0000)        /* Reception Byte Count (high) */
N
N#define  USB_COUNT2_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define  USB_COUNT2_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        /* Bit 0 */
N#define  USB_COUNT2_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        /* Bit 1 */
N#define  USB_COUNT2_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        /* Bit 2 */
N#define  USB_COUNT2_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        /* Bit 3 */
N#define  USB_COUNT2_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        /* Bit 4 */
N
N#define  USB_COUNT2_RX_1_BLSIZE_1            ((u32)0x80000000)        /* BLock SIZE (high) */
N
N
N
N/****************  Bit definition for USB_COUNT3_RX_0 register  ***************/
N#define  USB_COUNT3_RX_0_COUNT3_RX_0         ((u32)0x000003FF)        /* Reception Byte Count (low) */
N
N#define  USB_COUNT3_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define  USB_COUNT3_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        /* Bit 0 */
N#define  USB_COUNT3_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        /* Bit 1 */
N#define  USB_COUNT3_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        /* Bit 2 */
N#define  USB_COUNT3_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        /* Bit 3 */
N#define  USB_COUNT3_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        /* Bit 4 */
N
N#define  USB_COUNT3_RX_0_BLSIZE_0            ((u32)0x00008000)        /* BLock SIZE (low) */
N
N/****************  Bit definition for USB_COUNT3_RX_1 register  ***************/
N#define  USB_COUNT3_RX_1_COUNT3_RX_1         ((u32)0x03FF0000)        /* Reception Byte Count (high) */
N
N#define  USB_COUNT3_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define  USB_COUNT3_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        /* Bit 0 */
N#define  USB_COUNT3_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        /* Bit 1 */
N#define  USB_COUNT3_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        /* Bit 2 */
N#define  USB_COUNT3_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        /* Bit 3 */
N#define  USB_COUNT3_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        /* Bit 4 */
N
N#define  USB_COUNT3_RX_1_BLSIZE_1            ((u32)0x80000000)        /* BLock SIZE (high) */
N
N
N
N/****************  Bit definition for USB_COUNT4_RX_0 register  ***************/
N#define  USB_COUNT4_RX_0_COUNT4_RX_0         ((u32)0x000003FF)        /* Reception Byte Count (low) */
N
N#define  USB_COUNT4_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define  USB_COUNT4_RX_0_NUM_BLOCK_0_0      ((u32)0x00000400)        /* Bit 0 */
N#define  USB_COUNT4_RX_0_NUM_BLOCK_0_1      ((u32)0x00000800)        /* Bit 1 */
N#define  USB_COUNT4_RX_0_NUM_BLOCK_0_2      ((u32)0x00001000)        /* Bit 2 */
N#define  USB_COUNT4_RX_0_NUM_BLOCK_0_3      ((u32)0x00002000)        /* Bit 3 */
N#define  USB_COUNT4_RX_0_NUM_BLOCK_0_4      ((u32)0x00004000)        /* Bit 4 */
N
N#define  USB_COUNT4_RX_0_BLSIZE_0            ((u32)0x00008000)        /* BLock SIZE (low) */
N
N/****************  Bit definition for USB_COUNT4_RX_1 register  ***************/
N#define  USB_COUNT4_RX_1_COUNT4_RX_1         ((u32)0x03FF0000)        /* Reception Byte Count (high) */
N
N#define  USB_COUNT4_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define  USB_COUNT4_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        /* Bit 0 */
N#define  USB_COUNT4_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        /* Bit 1 */
N#define  USB_COUNT4_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        /* Bit 2 */
N#define  USB_COUNT4_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        /* Bit 3 */
N#define  USB_COUNT4_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        /* Bit 4 */
N
N#define  USB_COUNT4_RX_1_BLSIZE_1            ((u32)0x80000000)        /* BLock SIZE (high) */
N
N
N
N/****************  Bit definition for USB_COUNT5_RX_0 register  ***************/
N#define  USB_COUNT5_RX_0_COUNT5_RX_0         ((u32)0x000003FF)        /* Reception Byte Count (low) */
N
N#define  USB_COUNT5_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define  USB_COUNT5_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        /* Bit 0 */
N#define  USB_COUNT5_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        /* Bit 1 */
N#define  USB_COUNT5_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        /* Bit 2 */
N#define  USB_COUNT5_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        /* Bit 3 */
N#define  USB_COUNT5_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        /* Bit 4 */
N
N#define  USB_COUNT5_RX_0_BLSIZE_0            ((u32)0x00008000)        /* BLock SIZE (low) */
N
N/****************  Bit definition for USB_COUNT5_RX_1 register  ***************/
N#define  USB_COUNT5_RX_1_COUNT5_RX_1         ((u32)0x03FF0000)        /* Reception Byte Count (high) */
N
N#define  USB_COUNT5_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define  USB_COUNT5_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        /* Bit 0 */
N#define  USB_COUNT5_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        /* Bit 1 */
N#define  USB_COUNT5_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        /* Bit 2 */
N#define  USB_COUNT5_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        /* Bit 3 */
N#define  USB_COUNT5_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        /* Bit 4 */
N
N#define  USB_COUNT5_RX_1_BLSIZE_1            ((u32)0x80000000)        /* BLock SIZE (high) */
N
N
N
N/***************  Bit definition for USB_COUNT6_RX_0  register  ***************/
N#define  USB_COUNT6_RX_0_COUNT6_RX_0         ((u32)0x000003FF)        /* Reception Byte Count (low) */
N
N#define  USB_COUNT6_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define  USB_COUNT6_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        /* Bit 0 */
N#define  USB_COUNT6_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        /* Bit 1 */
N#define  USB_COUNT6_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        /* Bit 2 */
N#define  USB_COUNT6_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        /* Bit 3 */
N#define  USB_COUNT6_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        /* Bit 4 */
N
N#define  USB_COUNT6_RX_0_BLSIZE_0            ((u32)0x00008000)        /* BLock SIZE (low) */
N
N/****************  Bit definition for USB_COUNT6_RX_1 register  ***************/
N#define  USB_COUNT6_RX_1_COUNT6_RX_1         ((u32)0x03FF0000)        /* Reception Byte Count (high) */
N
N#define  USB_COUNT6_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define  USB_COUNT6_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        /* Bit 0 */
N#define  USB_COUNT6_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        /* Bit 1 */
N#define  USB_COUNT6_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        /* Bit 2 */
N#define  USB_COUNT6_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        /* Bit 3 */
N#define  USB_COUNT6_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        /* Bit 4 */
N
N#define  USB_COUNT6_RX_1_BLSIZE_1            ((u32)0x80000000)        /* BLock SIZE (high) */
N
N
N
N/***************  Bit definition for USB_COUNT7_RX_0 register  ****************/
N#define  USB_COUNT7_RX_0_COUNT7_RX_0         ((u32)0x000003FF)        /* Reception Byte Count (low) */
N
N#define  USB_COUNT7_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define  USB_COUNT7_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        /* Bit 0 */
N#define  USB_COUNT7_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        /* Bit 1 */
N#define  USB_COUNT7_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        /* Bit 2 */
N#define  USB_COUNT7_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        /* Bit 3 */
N#define  USB_COUNT7_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        /* Bit 4 */
N
N#define  USB_COUNT7_RX_0_BLSIZE_0            ((u32)0x00008000)        /* BLock SIZE (low) */
N
N/***************  Bit definition for USB_COUNT7_RX_1 register  ****************/
N#define  USB_COUNT7_RX_1_COUNT7_RX_1         ((u32)0x03FF0000)        /* Reception Byte Count (high) */
N
N#define  USB_COUNT7_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define  USB_COUNT7_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        /* Bit 0 */
N#define  USB_COUNT7_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        /* Bit 1 */
N#define  USB_COUNT7_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        /* Bit 2 */
N#define  USB_COUNT7_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        /* Bit 3 */
N#define  USB_COUNT7_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        /* Bit 4 */
N
N#define  USB_COUNT7_RX_1_BLSIZE_1            ((u32)0x80000000)        /* BLock SIZE (high) */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                          Controller Area Network                           */
N/*                                                                            */
N/******************************************************************************/
N
N/* CAN control and status registers */
N/*******************  Bit definition for CAN_MCR register  ********************/
N#define  CAN_MCR_INRQ                        ((u16)0x0001)            /* Initialization Request */
N#define  CAN_MCR_SLEEP                       ((u16)0x0002)            /* Sleep Mode Request */
N#define  CAN_MCR_TXFP                        ((u16)0x0004)            /* Transmit FIFO Priority */
N#define  CAN_MCR_RFLM                        ((u16)0x0008)            /* Receive FIFO Locked Mode */
N#define  CAN_MCR_NART                        ((u16)0x0010)            /* No Automatic Retransmission */
N#define  CAN_MCR_AWUM                        ((u16)0x0020)            /* Automatic Wakeup Mode */
N#define  CAN_MCR_ABOM                        ((u16)0x0040)            /* Automatic Bus-Off Management */
N#define  CAN_MCR_TTCM                        ((u16)0x0080)            /* Time Triggered Communication Mode */
N#define  CAN_MCR_RESET                       ((u16)0x8000)            /* bxCAN software master reset */
N
N
N/*******************  Bit definition for CAN_MSR register  ********************/
N#define  CAN_MSR_INAK                        ((u16)0x0001)            /* Initialization Acknowledge */
N#define  CAN_MSR_SLAK                        ((u16)0x0002)            /* Sleep Acknowledge */
N#define  CAN_MSR_ERRI                        ((u16)0x0004)            /* Error Interrupt */
N#define  CAN_MSR_WKUI                        ((u16)0x0008)            /* Wakeup Interrupt */
N#define  CAN_MSR_SLAKI                       ((u16)0x0010)            /* Sleep Acknowledge Interrupt */
N#define  CAN_MSR_TXM                         ((u16)0x0100)            /* Transmit Mode */
N#define  CAN_MSR_RXM                         ((u16)0x0200)            /* Receive Mode */
N#define  CAN_MSR_SAMP                        ((u16)0x0400)            /* Last Sample Point */
N#define  CAN_MSR_RX                          ((u16)0x0800)            /* CAN Rx Signal */
N
N
N/*******************  Bit definition for CAN_TSR register  ********************/
N#define  CAN_TSR_RQCP0                       ((u32)0x00000001)        /* Request Completed Mailbox0 */
N#define  CAN_TSR_TXOK0                       ((u32)0x00000002)        /* Transmission OK of Mailbox0 */
N#define  CAN_TSR_ALST0                       ((u32)0x00000004)        /* Arbitration Lost for Mailbox0 */
N#define  CAN_TSR_TERR0                       ((u32)0x00000008)        /* Transmission Error of Mailbox0 */
N#define  CAN_TSR_ABRQ0                       ((u32)0x00000080)        /* Abort Request for Mailbox0 */
N#define  CAN_TSR_RQCP1                       ((u32)0x00000100)        /* Request Completed Mailbox1 */
N#define  CAN_TSR_TXOK1                       ((u32)0x00000200)        /* Transmission OK of Mailbox1 */
N#define  CAN_TSR_ALST1                       ((u32)0x00000400)        /* Arbitration Lost for Mailbox1 */
N#define  CAN_TSR_TERR1                       ((u32)0x00000800)        /* Transmission Error of Mailbox1 */
N#define  CAN_TSR_ABRQ1                       ((u32)0x00008000)        /* Abort Request for Mailbox 1 */
N#define  CAN_TSR_RQCP2                       ((u32)0x00010000)        /* Request Completed Mailbox2 */
N#define  CAN_TSR_TXOK2                       ((u32)0x00020000)        /* Transmission OK of Mailbox 2 */
N#define  CAN_TSR_ALST2                       ((u32)0x00040000)        /* Arbitration Lost for mailbox 2 */
N#define  CAN_TSR_TERR2                       ((u32)0x00080000)        /* Transmission Error of Mailbox 2 */
N#define  CAN_TSR_ABRQ2                       ((u32)0x00800000)        /* Abort Request for Mailbox 2 */
N#define  CAN_TSR_CODE                        ((u32)0x03000000)        /* Mailbox Code */
N
N#define  CAN_TSR_TME                         ((u32)0x1C000000)        /* TME[2:0] bits */
N#define  CAN_TSR_TME0                        ((u32)0x04000000)        /* Transmit Mailbox 0 Empty */
N#define  CAN_TSR_TME1                        ((u32)0x08000000)        /* Transmit Mailbox 1 Empty */
N#define  CAN_TSR_TME2                        ((u32)0x10000000)        /* Transmit Mailbox 2 Empty */
N
N#define  CAN_TSR_LOW                         ((u32)0xE0000000)        /* LOW[2:0] bits */
N#define  CAN_TSR_LOW0                        ((u32)0x20000000)        /* Lowest Priority Flag for Mailbox 0 */
N#define  CAN_TSR_LOW1                        ((u32)0x40000000)        /* Lowest Priority Flag for Mailbox 1 */
N#define  CAN_TSR_LOW2                        ((u32)0x80000000)        /* Lowest Priority Flag for Mailbox 2 */
N
N
N/*******************  Bit definition for CAN_RF0R register  *******************/
N#define  CAN_RF0R_FMP0                       ((u8)0x03)               /* FIFO 0 Message Pending */
N#define  CAN_RF0R_FULL0                      ((u8)0x08)               /* FIFO 0 Full */
N#define  CAN_RF0R_FOVR0                      ((u8)0x10)               /* FIFO 0 Overrun */
N#define  CAN_RF0R_RFOM0                      ((u8)0x20)               /* Release FIFO 0 Output Mailbox */
N
N
N/*******************  Bit definition for CAN_RF1R register  *******************/
N#define  CAN_RF1R_FMP1                       ((u8)0x03)               /* FIFO 1 Message Pending */
N#define  CAN_RF1R_FULL1                      ((u8)0x08)               /* FIFO 1 Full */
N#define  CAN_RF1R_FOVR1                      ((u8)0x10)               /* FIFO 1 Overrun */
N#define  CAN_RF1R_RFOM1                      ((u8)0x20)               /* Release FIFO 1 Output Mailbox */
N
N
N/********************  Bit definition for CAN_IER register  *******************/
N#define  CAN_IER_TMEIE                       ((u32)0x00000001)        /* Transmit Mailbox Empty Interrupt Enable */
N#define  CAN_IER_FMPIE0                      ((u32)0x00000002)        /* FIFO Message Pending Interrupt Enable */
N#define  CAN_IER_FFIE0                       ((u32)0x00000004)        /* FIFO Full Interrupt Enable */
N#define  CAN_IER_FOVIE0                      ((u32)0x00000008)        /* FIFO Overrun Interrupt Enable */
N#define  CAN_IER_FMPIE1                      ((u32)0x00000010)        /* FIFO Message Pending Interrupt Enable */
N#define  CAN_IER_FFIE1                       ((u32)0x00000020)        /* FIFO Full Interrupt Enable */
N#define  CAN_IER_FOVIE1                      ((u32)0x00000040)        /* FIFO Overrun Interrupt Enable */
N#define  CAN_IER_EWGIE                       ((u32)0x00000100)        /* Error Warning Interrupt Enable */
N#define  CAN_IER_EPVIE                       ((u32)0x00000200)        /* Error Passive Interrupt Enable */
N#define  CAN_IER_BOFIE                       ((u32)0x00000400)        /* Bus-Off Interrupt Enable */
N#define  CAN_IER_LECIE                       ((u32)0x00000800)        /* Last Error Code Interrupt Enable */
N#define  CAN_IER_ERRIE                       ((u32)0x00008000)        /* Error Interrupt Enable */
N#define  CAN_IER_WKUIE                       ((u32)0x00010000)        /* Wakeup Interrupt Enable */
N#define  CAN_IER_SLKIE                       ((u32)0x00020000)        /* Sleep Interrupt Enable */
N
N
N/********************  Bit definition for CAN_ESR register  *******************/
N#define  CAN_ESR_EWGF                        ((u32)0x00000001)        /* Error Warning Flag */
N#define  CAN_ESR_EPVF                        ((u32)0x00000002)        /* Error Passive Flag */
N#define  CAN_ESR_BOFF                        ((u32)0x00000004)        /* Bus-Off Flag */
N
N#define  CAN_ESR_LEC                         ((u32)0x00000070)        /* LEC[2:0] bits (Last Error Code) */
N#define  CAN_ESR_LEC_0                       ((u32)0x00000010)        /* Bit 0 */
N#define  CAN_ESR_LEC_1                       ((u32)0x00000020)        /* Bit 1 */
N#define  CAN_ESR_LEC_2                       ((u32)0x00000040)        /* Bit 2 */
N
N#define  CAN_ESR_TEC                         ((u32)0x00FF0000)        /* Least significant byte of the 9-bit Transmit Error Counter */
N#define  CAN_ESR_REC                         ((u32)0xFF000000)        /* Receive Error Counter */
N
N
N/*******************  Bit definition for CAN_BTR register  ********************/
N#define  CAN_BTR_BRP                         ((u32)0x000003FF)        /* Baud Rate Prescaler */
N#define  CAN_BTR_TS1                         ((u32)0x000F0000)        /* Time Segment 1 */
N#define  CAN_BTR_TS2                         ((u32)0x00700000)        /* Time Segment 2 */
N#define  CAN_BTR_SJW                         ((u32)0x03000000)        /* Resynchronization Jump Width */
N#define  CAN_BTR_LBKM                        ((u32)0x40000000)        /* Loop Back Mode (Debug) */
N#define  CAN_BTR_SILM                        ((u32)0x80000000)        /* Silent Mode */
N
N
N/* Mailbox registers */
N/******************  Bit definition for CAN_TI0R register  ********************/
N#define  CAN_TI0R_TXRQ                       ((u32)0x00000001)        /* Transmit Mailbox Request */
N#define  CAN_TI0R_RTR                        ((u32)0x00000002)        /* Remote Transmission Request */
N#define  CAN_TI0R_IDE                        ((u32)0x00000004)        /* Identifier Extension */
N#define  CAN_TI0R_EXID                       ((u32)0x001FFFF8)        /* Extended Identifier */
N#define  CAN_TI0R_STID                       ((u32)0xFFE00000)        /* Standard Identifier or Extended Identifier */
N
N
N/******************  Bit definition for CAN_TDT0R register  *******************/
N#define  CAN_TDT0R_DLC                       ((u32)0x0000000F)        /* Data Length Code */
N#define  CAN_TDT0R_TGT                       ((u32)0x00000100)        /* Transmit Global Time */
N#define  CAN_TDT0R_TIME                      ((u32)0xFFFF0000)        /* Message Time Stamp */
N
N
N/******************  Bit definition for CAN_TDL0R register  *******************/
N#define  CAN_TDL0R_DATA0                     ((u32)0x000000FF)        /* Data byte 0 */
N#define  CAN_TDL0R_DATA1                     ((u32)0x0000FF00)        /* Data byte 1 */
N#define  CAN_TDL0R_DATA2                     ((u32)0x00FF0000)        /* Data byte 2 */
N#define  CAN_TDL0R_DATA3                     ((u32)0xFF000000)        /* Data byte 3 */
N
N
N/******************  Bit definition for CAN_TDH0R register  *******************/
N#define  CAN_TDH0R_DATA4                     ((u32)0x000000FF)        /* Data byte 4 */
N#define  CAN_TDH0R_DATA5                     ((u32)0x0000FF00)        /* Data byte 5 */
N#define  CAN_TDH0R_DATA6                     ((u32)0x00FF0000)        /* Data byte 6 */
N#define  CAN_TDH0R_DATA7                     ((u32)0xFF000000)        /* Data byte 7 */
N
N
N/*******************  Bit definition for CAN_TI1R register  *******************/
N#define  CAN_TI1R_TXRQ                       ((u32)0x00000001)        /* Transmit Mailbox Request */
N#define  CAN_TI1R_RTR                        ((u32)0x00000002)        /* Remote Transmission Request */
N#define  CAN_TI1R_IDE                        ((u32)0x00000004)        /* Identifier Extension */
N#define  CAN_TI1R_EXID                       ((u32)0x001FFFF8)        /* Extended Identifier */
N#define  CAN_TI1R_STID                       ((u32)0xFFE00000)        /* Standard Identifier or Extended Identifier */
N
N
N/*******************  Bit definition for CAN_TDT1R register  ******************/
N#define  CAN_TDT1R_DLC                       ((u32)0x0000000F)        /* Data Length Code */
N#define  CAN_TDT1R_TGT                       ((u32)0x00000100)        /* Transmit Global Time */
N#define  CAN_TDT1R_TIME                      ((u32)0xFFFF0000)        /* Message Time Stamp */
N
N
N/*******************  Bit definition for CAN_TDL1R register  ******************/
N#define  CAN_TDL1R_DATA0                     ((u32)0x000000FF)        /* Data byte 0 */
N#define  CAN_TDL1R_DATA1                     ((u32)0x0000FF00)        /* Data byte 1 */
N#define  CAN_TDL1R_DATA2                     ((u32)0x00FF0000)        /* Data byte 2 */
N#define  CAN_TDL1R_DATA3                     ((u32)0xFF000000)        /* Data byte 3 */
N
N
N/*******************  Bit definition for CAN_TDH1R register  ******************/
N#define  CAN_TDH1R_DATA4                     ((u32)0x000000FF)        /* Data byte 4 */
N#define  CAN_TDH1R_DATA5                     ((u32)0x0000FF00)        /* Data byte 5 */
N#define  CAN_TDH1R_DATA6                     ((u32)0x00FF0000)        /* Data byte 6 */
N#define  CAN_TDH1R_DATA7                     ((u32)0xFF000000)        /* Data byte 7 */
N
N
N/*******************  Bit definition for CAN_TI2R register  *******************/
N#define  CAN_TI2R_TXRQ                       ((u32)0x00000001)        /* Transmit Mailbox Request */
N#define  CAN_TI2R_RTR                        ((u32)0x00000002)        /* Remote Transmission Request */
N#define  CAN_TI2R_IDE                        ((u32)0x00000004)        /* Identifier Extension */
N#define  CAN_TI2R_EXID                       ((u32)0x001FFFF8)        /* Extended identifier */
N#define  CAN_TI2R_STID                       ((u32)0xFFE00000)        /* Standard Identifier or Extended Identifier */
N
N
N/*******************  Bit definition for CAN_TDT2R register  ******************/  
N#define  CAN_TDT2R_DLC                       ((u32)0x0000000F)        /* Data Length Code */
N#define  CAN_TDT2R_TGT                       ((u32)0x00000100)        /* Transmit Global Time */
N#define  CAN_TDT2R_TIME                      ((u32)0xFFFF0000)        /* Message Time Stamp */
N
N
N/*******************  Bit definition for CAN_TDL2R register  ******************/
N#define  CAN_TDL2R_DATA0                     ((u32)0x000000FF)        /* Data byte 0 */
N#define  CAN_TDL2R_DATA1                     ((u32)0x0000FF00)        /* Data byte 1 */
N#define  CAN_TDL2R_DATA2                     ((u32)0x00FF0000)        /* Data byte 2 */
N#define  CAN_TDL2R_DATA3                     ((u32)0xFF000000)        /* Data byte 3 */
N
N
N/*******************  Bit definition for CAN_TDH2R register  ******************/
N#define  CAN_TDH2R_DATA4                     ((u32)0x000000FF)        /* Data byte 4 */
N#define  CAN_TDH2R_DATA5                     ((u32)0x0000FF00)        /* Data byte 5 */
N#define  CAN_TDH2R_DATA6                     ((u32)0x00FF0000)        /* Data byte 6 */
N#define  CAN_TDH2R_DATA7                     ((u32)0xFF000000)        /* Data byte 7 */
N
N
N/*******************  Bit definition for CAN_RI0R register  *******************/
N#define  CAN_RI0R_RTR                        ((u32)0x00000002)        /* Remote Transmission Request */
N#define  CAN_RI0R_IDE                        ((u32)0x00000004)        /* Identifier Extension */
N#define  CAN_RI0R_EXID                       ((u32)0x001FFFF8)        /* Extended Identifier */
N#define  CAN_RI0R_STID                       ((u32)0xFFE00000)        /* Standard Identifier or Extended Identifier */
N
N
N/*******************  Bit definition for CAN_RDT0R register  ******************/
N#define  CAN_RDT0R_DLC                       ((u32)0x0000000F)        /* Data Length Code */
N#define  CAN_RDT0R_FMI                       ((u32)0x0000FF00)        /* Filter Match Index */
N#define  CAN_RDT0R_TIME                      ((u32)0xFFFF0000)        /* Message Time Stamp */
N
N
N/*******************  Bit definition for CAN_RDL0R register  ******************/
N#define  CAN_RDL0R_DATA0                     ((u32)0x000000FF)        /* Data byte 0 */
N#define  CAN_RDL0R_DATA1                     ((u32)0x0000FF00)        /* Data byte 1 */
N#define  CAN_RDL0R_DATA2                     ((u32)0x00FF0000)        /* Data byte 2 */
N#define  CAN_RDL0R_DATA3                     ((u32)0xFF000000)        /* Data byte 3 */
N
N
N/*******************  Bit definition for CAN_RDH0R register  ******************/
N#define  CAN_RDH0R_DATA4                     ((u32)0x000000FF)        /* Data byte 4 */
N#define  CAN_RDH0R_DATA5                     ((u32)0x0000FF00)        /* Data byte 5 */
N#define  CAN_RDH0R_DATA6                     ((u32)0x00FF0000)        /* Data byte 6 */
N#define  CAN_RDH0R_DATA7                     ((u32)0xFF000000)        /* Data byte 7 */
N
N
N/*******************  Bit definition for CAN_RI1R register  *******************/
N#define  CAN_RI1R_RTR                        ((u32)0x00000002)        /* Remote Transmission Request */
N#define  CAN_RI1R_IDE                        ((u32)0x00000004)        /* Identifier Extension */
N#define  CAN_RI1R_EXID                       ((u32)0x001FFFF8)        /* Extended identifier */
N#define  CAN_RI1R_STID                       ((u32)0xFFE00000)        /* Standard Identifier or Extended Identifier */
N
N
N/*******************  Bit definition for CAN_RDT1R register  ******************/
N#define  CAN_RDT1R_DLC                       ((u32)0x0000000F)        /* Data Length Code */
N#define  CAN_RDT1R_FMI                       ((u32)0x0000FF00)        /* Filter Match Index */
N#define  CAN_RDT1R_TIME                      ((u32)0xFFFF0000)        /* Message Time Stamp */
N
N
N/*******************  Bit definition for CAN_RDL1R register  ******************/
N#define  CAN_RDL1R_DATA0                     ((u32)0x000000FF)        /* Data byte 0 */
N#define  CAN_RDL1R_DATA1                     ((u32)0x0000FF00)        /* Data byte 1 */
N#define  CAN_RDL1R_DATA2                     ((u32)0x00FF0000)        /* Data byte 2 */
N#define  CAN_RDL1R_DATA3                     ((u32)0xFF000000)        /* Data byte 3 */
N
N
N/*******************  Bit definition for CAN_RDH1R register  ******************/
N#define  CAN_RDH1R_DATA4                     ((u32)0x000000FF)        /* Data byte 4 */
N#define  CAN_RDH1R_DATA5                     ((u32)0x0000FF00)        /* Data byte 5 */
N#define  CAN_RDH1R_DATA6                     ((u32)0x00FF0000)        /* Data byte 6 */
N#define  CAN_RDH1R_DATA7                     ((u32)0xFF000000)        /* Data byte 7 */
N
N/* CAN filter registers */
N/*******************  Bit definition for CAN_FMR register  ********************/
N#define  CAN_FMR_FINIT                       ((u8)0x01)               /* Filter Init Mode */
N
N
N/*******************  Bit definition for CAN_FM1R register  *******************/
N#define  CAN_FM1R_FBM                        ((u16)0x3FFF)            /* Filter Mode */
N#define  CAN_FM1R_FBM0                       ((u16)0x0001)            /* Filter Init Mode bit 0 */
N#define  CAN_FM1R_FBM1                       ((u16)0x0002)            /* Filter Init Mode bit 1 */
N#define  CAN_FM1R_FBM2                       ((u16)0x0004)            /* Filter Init Mode bit 2 */
N#define  CAN_FM1R_FBM3                       ((u16)0x0008)            /* Filter Init Mode bit 3 */
N#define  CAN_FM1R_FBM4                       ((u16)0x0010)            /* Filter Init Mode bit 4 */
N#define  CAN_FM1R_FBM5                       ((u16)0x0020)            /* Filter Init Mode bit 5 */
N#define  CAN_FM1R_FBM6                       ((u16)0x0040)            /* Filter Init Mode bit 6 */
N#define  CAN_FM1R_FBM7                       ((u16)0x0080)            /* Filter Init Mode bit 7 */
N#define  CAN_FM1R_FBM8                       ((u16)0x0100)            /* Filter Init Mode bit 8 */
N#define  CAN_FM1R_FBM9                       ((u16)0x0200)            /* Filter Init Mode bit 9 */
N#define  CAN_FM1R_FBM10                      ((u16)0x0400)            /* Filter Init Mode bit 10 */
N#define  CAN_FM1R_FBM11                      ((u16)0x0800)            /* Filter Init Mode bit 11 */
N#define  CAN_FM1R_FBM12                      ((u16)0x1000)            /* Filter Init Mode bit 12 */
N#define  CAN_FM1R_FBM13                      ((u16)0x2000)            /* Filter Init Mode bit 13 */
N
N
N/*******************  Bit definition for CAN_FS1R register  *******************/
N#define  CAN_FS1R_FSC                        ((u16)0x3FFF)            /* Filter Scale Configuration */
N#define  CAN_FS1R_FSC0                       ((u16)0x0001)            /* Filter Scale Configuration bit 0 */
N#define  CAN_FS1R_FSC1                       ((u16)0x0002)            /* Filter Scale Configuration bit 1 */
N#define  CAN_FS1R_FSC2                       ((u16)0x0004)            /* Filter Scale Configuration bit 2 */
N#define  CAN_FS1R_FSC3                       ((u16)0x0008)            /* Filter Scale Configuration bit 3 */
N#define  CAN_FS1R_FSC4                       ((u16)0x0010)            /* Filter Scale Configuration bit 4 */
N#define  CAN_FS1R_FSC5                       ((u16)0x0020)            /* Filter Scale Configuration bit 5 */
N#define  CAN_FS1R_FSC6                       ((u16)0x0040)            /* Filter Scale Configuration bit 6 */
N#define  CAN_FS1R_FSC7                       ((u16)0x0080)            /* Filter Scale Configuration bit 7 */
N#define  CAN_FS1R_FSC8                       ((u16)0x0100)            /* Filter Scale Configuration bit 8 */
N#define  CAN_FS1R_FSC9                       ((u16)0x0200)            /* Filter Scale Configuration bit 9 */
N#define  CAN_FS1R_FSC10                      ((u16)0x0400)            /* Filter Scale Configuration bit 10 */
N#define  CAN_FS1R_FSC11                      ((u16)0x0800)            /* Filter Scale Configuration bit 11 */
N#define  CAN_FS1R_FSC12                      ((u16)0x1000)            /* Filter Scale Configuration bit 12 */
N#define  CAN_FS1R_FSC13                      ((u16)0x2000)            /* Filter Scale Configuration bit 13 */
N
N
N/******************  Bit definition for CAN_FFA1R register  *******************/
N#define  CAN_FFA1R_FFA                       ((u16)0x3FFF)            /* Filter FIFO Assignment */
N#define  CAN_FFA1R_FFA0                      ((u16)0x0001)            /* Filter FIFO Assignment for Filter 0 */
N#define  CAN_FFA1R_FFA1                      ((u16)0x0002)            /* Filter FIFO Assignment for Filter 1 */
N#define  CAN_FFA1R_FFA2                      ((u16)0x0004)            /* Filter FIFO Assignment for Filter 2 */
N#define  CAN_FFA1R_FFA3                      ((u16)0x0008)            /* Filter FIFO Assignment for Filter 3 */
N#define  CAN_FFA1R_FFA4                      ((u16)0x0010)            /* Filter FIFO Assignment for Filter 4 */
N#define  CAN_FFA1R_FFA5                      ((u16)0x0020)            /* Filter FIFO Assignment for Filter 5 */
N#define  CAN_FFA1R_FFA6                      ((u16)0x0040)            /* Filter FIFO Assignment for Filter 6 */
N#define  CAN_FFA1R_FFA7                      ((u16)0x0080)            /* Filter FIFO Assignment for Filter 7 */
N#define  CAN_FFA1R_FFA8                      ((u16)0x0100)            /* Filter FIFO Assignment for Filter 8 */
N#define  CAN_FFA1R_FFA9                      ((u16)0x0200)            /* Filter FIFO Assignment for Filter 9 */
N#define  CAN_FFA1R_FFA10                     ((u16)0x0400)            /* Filter FIFO Assignment for Filter 10 */
N#define  CAN_FFA1R_FFA11                     ((u16)0x0800)            /* Filter FIFO Assignment for Filter 11 */
N#define  CAN_FFA1R_FFA12                     ((u16)0x1000)            /* Filter FIFO Assignment for Filter 12 */
N#define  CAN_FFA1R_FFA13                     ((u16)0x2000)            /* Filter FIFO Assignment for Filter 13 */
N
N
N/*******************  Bit definition for CAN_FA1R register  *******************/
N#define  CAN_FA1R_FACT                       ((u16)0x3FFF)            /* Filter Active */
N#define  CAN_FA1R_FACT0                      ((u16)0x0001)            /* Filter 0 Active */
N#define  CAN_FA1R_FACT1                      ((u16)0x0002)            /* Filter 1 Active */
N#define  CAN_FA1R_FACT2                      ((u16)0x0004)            /* Filter 2 Active */
N#define  CAN_FA1R_FACT3                      ((u16)0x0008)            /* Filter 3 Active */
N#define  CAN_FA1R_FACT4                      ((u16)0x0010)            /* Filter 4 Active */
N#define  CAN_FA1R_FACT5                      ((u16)0x0020)            /* Filter 5 Active */
N#define  CAN_FA1R_FACT6                      ((u16)0x0040)            /* Filter 6 Active */
N#define  CAN_FA1R_FACT7                      ((u16)0x0080)            /* Filter 7 Active */
N#define  CAN_FA1R_FACT8                      ((u16)0x0100)            /* Filter 8 Active */
N#define  CAN_FA1R_FACT9                      ((u16)0x0200)            /* Filter 9 Active */
N#define  CAN_FA1R_FACT10                     ((u16)0x0400)            /* Filter 10 Active */
N#define  CAN_FA1R_FACT11                     ((u16)0x0800)            /* Filter 11 Active */
N#define  CAN_FA1R_FACT12                     ((u16)0x1000)            /* Filter 12 Active */
N#define  CAN_FA1R_FACT13                     ((u16)0x2000)            /* Filter 13 Active */
N
N
N/*******************  Bit definition for CAN_F0R1 register  *******************/
N#define  CAN_F0R1_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F0R1_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F0R1_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F0R1_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F0R1_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F0R1_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F0R1_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F0R1_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F0R1_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F0R1_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F0R1_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F0R1_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F0R1_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F0R1_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F0R1_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F0R1_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F0R1_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F0R1_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F0R1_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F0R1_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F0R1_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F0R1_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F0R1_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F0R1_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F0R1_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F0R1_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F0R1_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F0R1_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F0R1_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F0R1_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F0R1_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F0R1_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F1R1 register  *******************/
N#define  CAN_F1R1_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F1R1_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F1R1_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F1R1_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F1R1_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F1R1_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F1R1_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F1R1_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F1R1_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F1R1_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F1R1_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F1R1_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F1R1_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F1R1_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F1R1_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F1R1_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F1R1_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F1R1_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F1R1_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F1R1_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F1R1_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F1R1_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F1R1_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F1R1_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F1R1_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F1R1_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F1R1_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F1R1_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F1R1_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F1R1_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F1R1_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F1R1_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F2R1 register  *******************/
N#define  CAN_F2R1_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F2R1_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F2R1_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F2R1_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F2R1_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F2R1_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F2R1_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F2R1_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F2R1_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F2R1_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F2R1_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F2R1_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F2R1_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F2R1_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F2R1_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F2R1_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F2R1_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F2R1_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F2R1_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F2R1_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F2R1_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F2R1_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F2R1_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F2R1_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F2R1_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F2R1_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F2R1_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F2R1_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F2R1_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F2R1_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F2R1_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F2R1_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F3R1 register  *******************/
N#define  CAN_F3R1_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F3R1_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F3R1_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F3R1_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F3R1_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F3R1_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F3R1_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F3R1_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F3R1_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F3R1_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F3R1_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F3R1_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F3R1_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F3R1_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F3R1_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F3R1_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F3R1_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F3R1_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F3R1_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F3R1_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F3R1_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F3R1_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F3R1_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F3R1_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F3R1_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F3R1_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F3R1_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F3R1_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F3R1_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F3R1_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F3R1_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F3R1_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F4R1 register  *******************/
N#define  CAN_F4R1_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F4R1_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F4R1_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F4R1_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F4R1_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F4R1_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F4R1_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F4R1_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F4R1_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F4R1_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F4R1_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F4R1_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F4R1_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F4R1_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F4R1_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F4R1_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F4R1_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F4R1_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F4R1_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F4R1_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F4R1_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F4R1_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F4R1_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F4R1_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F4R1_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F4R1_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F4R1_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F4R1_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F4R1_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F4R1_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F4R1_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F4R1_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F5R1 register  *******************/
N#define  CAN_F5R1_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F5R1_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F5R1_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F5R1_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F5R1_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F5R1_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F5R1_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F5R1_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F5R1_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F5R1_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F5R1_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F5R1_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F5R1_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F5R1_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F5R1_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F5R1_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F5R1_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F5R1_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F5R1_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F5R1_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F5R1_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F5R1_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F5R1_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F5R1_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F5R1_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F5R1_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F5R1_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F5R1_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F5R1_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F5R1_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F5R1_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F5R1_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F6R1 register  *******************/
N#define  CAN_F6R1_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F6R1_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F6R1_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F6R1_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F6R1_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F6R1_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F6R1_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F6R1_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F6R1_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F6R1_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F6R1_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F6R1_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F6R1_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F6R1_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F6R1_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F6R1_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F6R1_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F6R1_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F6R1_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F6R1_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F6R1_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F6R1_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F6R1_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F6R1_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F6R1_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F6R1_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F6R1_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F6R1_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F6R1_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F6R1_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F6R1_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F6R1_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F7R1 register  *******************/
N#define  CAN_F7R1_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F7R1_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F7R1_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F7R1_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F7R1_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F7R1_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F7R1_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F7R1_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F7R1_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F7R1_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F7R1_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F7R1_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F7R1_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F7R1_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F7R1_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F7R1_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F7R1_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F7R1_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F7R1_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F7R1_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F7R1_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F7R1_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F7R1_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F7R1_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F7R1_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F7R1_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F7R1_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F7R1_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F7R1_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F7R1_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F7R1_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F7R1_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F8R1 register  *******************/
N#define  CAN_F8R1_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F8R1_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F8R1_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F8R1_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F8R1_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F8R1_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F8R1_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F8R1_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F8R1_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F8R1_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F8R1_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F8R1_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F8R1_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F8R1_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F8R1_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F8R1_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F8R1_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F8R1_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F8R1_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F8R1_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F8R1_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F8R1_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F8R1_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F8R1_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F8R1_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F8R1_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F8R1_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F8R1_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F8R1_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F8R1_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F8R1_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F8R1_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F9R1 register  *******************/
N#define  CAN_F9R1_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F9R1_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F9R1_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F9R1_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F9R1_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F9R1_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F9R1_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F9R1_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F9R1_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F9R1_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F9R1_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F9R1_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F9R1_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F9R1_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F9R1_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F9R1_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F9R1_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F9R1_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F9R1_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F9R1_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F9R1_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F9R1_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F9R1_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F9R1_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F9R1_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F9R1_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F9R1_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F9R1_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F9R1_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F9R1_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F9R1_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F9R1_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F10R1 register  ******************/
N#define  CAN_F10R1_FB0                       ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F10R1_FB1                       ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F10R1_FB2                       ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F10R1_FB3                       ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F10R1_FB4                       ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F10R1_FB5                       ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F10R1_FB6                       ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F10R1_FB7                       ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F10R1_FB8                       ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F10R1_FB9                       ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F10R1_FB10                      ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F10R1_FB11                      ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F10R1_FB12                      ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F10R1_FB13                      ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F10R1_FB14                      ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F10R1_FB15                      ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F10R1_FB16                      ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F10R1_FB17                      ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F10R1_FB18                      ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F10R1_FB19                      ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F10R1_FB20                      ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F10R1_FB21                      ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F10R1_FB22                      ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F10R1_FB23                      ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F10R1_FB24                      ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F10R1_FB25                      ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F10R1_FB26                      ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F10R1_FB27                      ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F10R1_FB28                      ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F10R1_FB29                      ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F10R1_FB30                      ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F10R1_FB31                      ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F11R1 register  ******************/
N#define  CAN_F11R1_FB0                       ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F11R1_FB1                       ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F11R1_FB2                       ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F11R1_FB3                       ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F11R1_FB4                       ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F11R1_FB5                       ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F11R1_FB6                       ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F11R1_FB7                       ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F11R1_FB8                       ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F11R1_FB9                       ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F11R1_FB10                      ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F11R1_FB11                      ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F11R1_FB12                      ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F11R1_FB13                      ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F11R1_FB14                      ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F11R1_FB15                      ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F11R1_FB16                      ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F11R1_FB17                      ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F11R1_FB18                      ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F11R1_FB19                      ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F11R1_FB20                      ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F11R1_FB21                      ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F11R1_FB22                      ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F11R1_FB23                      ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F11R1_FB24                      ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F11R1_FB25                      ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F11R1_FB26                      ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F11R1_FB27                      ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F11R1_FB28                      ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F11R1_FB29                      ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F11R1_FB30                      ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F11R1_FB31                      ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F12R1 register  ******************/
N#define  CAN_F12R1_FB0                       ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F12R1_FB1                       ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F12R1_FB2                       ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F12R1_FB3                       ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F12R1_FB4                       ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F12R1_FB5                       ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F12R1_FB6                       ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F12R1_FB7                       ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F12R1_FB8                       ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F12R1_FB9                       ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F12R1_FB10                      ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F12R1_FB11                      ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F12R1_FB12                      ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F12R1_FB13                      ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F12R1_FB14                      ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F12R1_FB15                      ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F12R1_FB16                      ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F12R1_FB17                      ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F12R1_FB18                      ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F12R1_FB19                      ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F12R1_FB20                      ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F12R1_FB21                      ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F12R1_FB22                      ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F12R1_FB23                      ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F12R1_FB24                      ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F12R1_FB25                      ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F12R1_FB26                      ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F12R1_FB27                      ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F12R1_FB28                      ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F12R1_FB29                      ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F12R1_FB30                      ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F12R1_FB31                      ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F13R1 register  ******************/
N#define  CAN_F13R1_FB0                       ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F13R1_FB1                       ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F13R1_FB2                       ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F13R1_FB3                       ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F13R1_FB4                       ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F13R1_FB5                       ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F13R1_FB6                       ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F13R1_FB7                       ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F13R1_FB8                       ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F13R1_FB9                       ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F13R1_FB10                      ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F13R1_FB11                      ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F13R1_FB12                      ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F13R1_FB13                      ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F13R1_FB14                      ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F13R1_FB15                      ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F13R1_FB16                      ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F13R1_FB17                      ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F13R1_FB18                      ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F13R1_FB19                      ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F13R1_FB20                      ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F13R1_FB21                      ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F13R1_FB22                      ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F13R1_FB23                      ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F13R1_FB24                      ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F13R1_FB25                      ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F13R1_FB26                      ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F13R1_FB27                      ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F13R1_FB28                      ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F13R1_FB29                      ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F13R1_FB30                      ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F13R1_FB31                      ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F0R2 register  *******************/
N#define  CAN_F0R2_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F0R2_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F0R2_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F0R2_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F0R2_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F0R2_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F0R2_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F0R2_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F0R2_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F0R2_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F0R2_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F0R2_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F0R2_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F0R2_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F0R2_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F0R2_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F0R2_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F0R2_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F0R2_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F0R2_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F0R2_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F0R2_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F0R2_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F0R2_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F0R2_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F0R2_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F0R2_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F0R2_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F0R2_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F0R2_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F0R2_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F0R2_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F1R2 register  *******************/
N#define  CAN_F1R2_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F1R2_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F1R2_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F1R2_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F1R2_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F1R2_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F1R2_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F1R2_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F1R2_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F1R2_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F1R2_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F1R2_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F1R2_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F1R2_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F1R2_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F1R2_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F1R2_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F1R2_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F1R2_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F1R2_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F1R2_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F1R2_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F1R2_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F1R2_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F1R2_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F1R2_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F1R2_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F1R2_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F1R2_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F1R2_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F1R2_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F1R2_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F2R2 register  *******************/
N#define  CAN_F2R2_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F2R2_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F2R2_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F2R2_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F2R2_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F2R2_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F2R2_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F2R2_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F2R2_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F2R2_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F2R2_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F2R2_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F2R2_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F2R2_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F2R2_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F2R2_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F2R2_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F2R2_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F2R2_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F2R2_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F2R2_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F2R2_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F2R2_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F2R2_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F2R2_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F2R2_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F2R2_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F2R2_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F2R2_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F2R2_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F2R2_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F2R2_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F3R2 register  *******************/
N#define  CAN_F3R2_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F3R2_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F3R2_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F3R2_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F3R2_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F3R2_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F3R2_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F3R2_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F3R2_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F3R2_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F3R2_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F3R2_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F3R2_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F3R2_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F3R2_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F3R2_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F3R2_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F3R2_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F3R2_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F3R2_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F3R2_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F3R2_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F3R2_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F3R2_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F3R2_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F3R2_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F3R2_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F3R2_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F3R2_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F3R2_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F3R2_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F3R2_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F4R2 register  *******************/
N#define  CAN_F4R2_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F4R2_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F4R2_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F4R2_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F4R2_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F4R2_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F4R2_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F4R2_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F4R2_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F4R2_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F4R2_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F4R2_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F4R2_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F4R2_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F4R2_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F4R2_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F4R2_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F4R2_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F4R2_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F4R2_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F4R2_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F4R2_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F4R2_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F4R2_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F4R2_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F4R2_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F4R2_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F4R2_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F4R2_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F4R2_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F4R2_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F4R2_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F5R2 register  *******************/
N#define  CAN_F5R2_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F5R2_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F5R2_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F5R2_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F5R2_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F5R2_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F5R2_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F5R2_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F5R2_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F5R2_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F5R2_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F5R2_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F5R2_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F5R2_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F5R2_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F5R2_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F5R2_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F5R2_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F5R2_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F5R2_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F5R2_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F5R2_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F5R2_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F5R2_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F5R2_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F5R2_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F5R2_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F5R2_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F5R2_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F5R2_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F5R2_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F5R2_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F6R2 register  *******************/
N#define  CAN_F6R2_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F6R2_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F6R2_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F6R2_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F6R2_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F6R2_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F6R2_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F6R2_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F6R2_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F6R2_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F6R2_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F6R2_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F6R2_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F6R2_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F6R2_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F6R2_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F6R2_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F6R2_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F6R2_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F6R2_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F6R2_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F6R2_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F6R2_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F6R2_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F6R2_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F6R2_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F6R2_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F6R2_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F6R2_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F6R2_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F6R2_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F6R2_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F7R2 register  *******************/
N#define  CAN_F7R2_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F7R2_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F7R2_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F7R2_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F7R2_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F7R2_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F7R2_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F7R2_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F7R2_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F7R2_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F7R2_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F7R2_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F7R2_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F7R2_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F7R2_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F7R2_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F7R2_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F7R2_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F7R2_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F7R2_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F7R2_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F7R2_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F7R2_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F7R2_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F7R2_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F7R2_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F7R2_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F7R2_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F7R2_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F7R2_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F7R2_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F7R2_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F8R2 register  *******************/
N#define  CAN_F8R2_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F8R2_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F8R2_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F8R2_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F8R2_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F8R2_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F8R2_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F8R2_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F8R2_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F8R2_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F8R2_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F8R2_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F8R2_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F8R2_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F8R2_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F8R2_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F8R2_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F8R2_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F8R2_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F8R2_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F8R2_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F8R2_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F8R2_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F8R2_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F8R2_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F8R2_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F8R2_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F8R2_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F8R2_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F8R2_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F8R2_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F8R2_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F9R2 register  *******************/
N#define  CAN_F9R2_FB0                        ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F9R2_FB1                        ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F9R2_FB2                        ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F9R2_FB3                        ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F9R2_FB4                        ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F9R2_FB5                        ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F9R2_FB6                        ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F9R2_FB7                        ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F9R2_FB8                        ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F9R2_FB9                        ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F9R2_FB10                       ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F9R2_FB11                       ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F9R2_FB12                       ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F9R2_FB13                       ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F9R2_FB14                       ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F9R2_FB15                       ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F9R2_FB16                       ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F9R2_FB17                       ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F9R2_FB18                       ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F9R2_FB19                       ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F9R2_FB20                       ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F9R2_FB21                       ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F9R2_FB22                       ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F9R2_FB23                       ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F9R2_FB24                       ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F9R2_FB25                       ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F9R2_FB26                       ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F9R2_FB27                       ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F9R2_FB28                       ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F9R2_FB29                       ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F9R2_FB30                       ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F9R2_FB31                       ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F10R2 register  ******************/
N#define  CAN_F10R2_FB0                       ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F10R2_FB1                       ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F10R2_FB2                       ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F10R2_FB3                       ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F10R2_FB4                       ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F10R2_FB5                       ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F10R2_FB6                       ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F10R2_FB7                       ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F10R2_FB8                       ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F10R2_FB9                       ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F10R2_FB10                      ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F10R2_FB11                      ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F10R2_FB12                      ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F10R2_FB13                      ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F10R2_FB14                      ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F10R2_FB15                      ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F10R2_FB16                      ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F10R2_FB17                      ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F10R2_FB18                      ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F10R2_FB19                      ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F10R2_FB20                      ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F10R2_FB21                      ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F10R2_FB22                      ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F10R2_FB23                      ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F10R2_FB24                      ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F10R2_FB25                      ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F10R2_FB26                      ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F10R2_FB27                      ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F10R2_FB28                      ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F10R2_FB29                      ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F10R2_FB30                      ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F10R2_FB31                      ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F11R2 register  ******************/
N#define  CAN_F11R2_FB0                       ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F11R2_FB1                       ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F11R2_FB2                       ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F11R2_FB3                       ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F11R2_FB4                       ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F11R2_FB5                       ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F11R2_FB6                       ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F11R2_FB7                       ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F11R2_FB8                       ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F11R2_FB9                       ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F11R2_FB10                      ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F11R2_FB11                      ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F11R2_FB12                      ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F11R2_FB13                      ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F11R2_FB14                      ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F11R2_FB15                      ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F11R2_FB16                      ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F11R2_FB17                      ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F11R2_FB18                      ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F11R2_FB19                      ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F11R2_FB20                      ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F11R2_FB21                      ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F11R2_FB22                      ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F11R2_FB23                      ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F11R2_FB24                      ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F11R2_FB25                      ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F11R2_FB26                      ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F11R2_FB27                      ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F11R2_FB28                      ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F11R2_FB29                      ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F11R2_FB30                      ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F11R2_FB31                      ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F12R2 register  ******************/
N#define  CAN_F12R2_FB0                       ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F12R2_FB1                       ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F12R2_FB2                       ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F12R2_FB3                       ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F12R2_FB4                       ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F12R2_FB5                       ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F12R2_FB6                       ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F12R2_FB7                       ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F12R2_FB8                       ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F12R2_FB9                       ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F12R2_FB10                      ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F12R2_FB11                      ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F12R2_FB12                      ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F12R2_FB13                      ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F12R2_FB14                      ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F12R2_FB15                      ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F12R2_FB16                      ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F12R2_FB17                      ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F12R2_FB18                      ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F12R2_FB19                      ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F12R2_FB20                      ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F12R2_FB21                      ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F12R2_FB22                      ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F12R2_FB23                      ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F12R2_FB24                      ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F12R2_FB25                      ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F12R2_FB26                      ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F12R2_FB27                      ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F12R2_FB28                      ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F12R2_FB29                      ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F12R2_FB30                      ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F12R2_FB31                      ((u32)0x80000000)        /* Filter bit 31 */
N
N
N/*******************  Bit definition for CAN_F13R2 register  ******************/
N#define  CAN_F13R2_FB0                       ((u32)0x00000001)        /* Filter bit 0 */
N#define  CAN_F13R2_FB1                       ((u32)0x00000002)        /* Filter bit 1 */
N#define  CAN_F13R2_FB2                       ((u32)0x00000004)        /* Filter bit 2 */
N#define  CAN_F13R2_FB3                       ((u32)0x00000008)        /* Filter bit 3 */
N#define  CAN_F13R2_FB4                       ((u32)0x00000010)        /* Filter bit 4 */
N#define  CAN_F13R2_FB5                       ((u32)0x00000020)        /* Filter bit 5 */
N#define  CAN_F13R2_FB6                       ((u32)0x00000040)        /* Filter bit 6 */
N#define  CAN_F13R2_FB7                       ((u32)0x00000080)        /* Filter bit 7 */
N#define  CAN_F13R2_FB8                       ((u32)0x00000100)        /* Filter bit 8 */
N#define  CAN_F13R2_FB9                       ((u32)0x00000200)        /* Filter bit 9 */
N#define  CAN_F13R2_FB10                      ((u32)0x00000400)        /* Filter bit 10 */
N#define  CAN_F13R2_FB11                      ((u32)0x00000800)        /* Filter bit 11 */
N#define  CAN_F13R2_FB12                      ((u32)0x00001000)        /* Filter bit 12 */
N#define  CAN_F13R2_FB13                      ((u32)0x00002000)        /* Filter bit 13 */
N#define  CAN_F13R2_FB14                      ((u32)0x00004000)        /* Filter bit 14 */
N#define  CAN_F13R2_FB15                      ((u32)0x00008000)        /* Filter bit 15 */
N#define  CAN_F13R2_FB16                      ((u32)0x00010000)        /* Filter bit 16 */
N#define  CAN_F13R2_FB17                      ((u32)0x00020000)        /* Filter bit 17 */
N#define  CAN_F13R2_FB18                      ((u32)0x00040000)        /* Filter bit 18 */
N#define  CAN_F13R2_FB19                      ((u32)0x00080000)        /* Filter bit 19 */
N#define  CAN_F13R2_FB20                      ((u32)0x00100000)        /* Filter bit 20 */
N#define  CAN_F13R2_FB21                      ((u32)0x00200000)        /* Filter bit 21 */
N#define  CAN_F13R2_FB22                      ((u32)0x00400000)        /* Filter bit 22 */
N#define  CAN_F13R2_FB23                      ((u32)0x00800000)        /* Filter bit 23 */
N#define  CAN_F13R2_FB24                      ((u32)0x01000000)        /* Filter bit 24 */
N#define  CAN_F13R2_FB25                      ((u32)0x02000000)        /* Filter bit 25 */
N#define  CAN_F13R2_FB26                      ((u32)0x04000000)        /* Filter bit 26 */
N#define  CAN_F13R2_FB27                      ((u32)0x08000000)        /* Filter bit 27 */
N#define  CAN_F13R2_FB28                      ((u32)0x10000000)        /* Filter bit 28 */
N#define  CAN_F13R2_FB29                      ((u32)0x20000000)        /* Filter bit 29 */
N#define  CAN_F13R2_FB30                      ((u32)0x40000000)        /* Filter bit 30 */
N#define  CAN_F13R2_FB31                      ((u32)0x80000000)        /* Filter bit 31 */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                        Serial Peripheral Interface                         */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for SPI_CR1 register  ********************/
N#define  SPI_CR1_CPHA                        ((u16)0x0001)            /* Clock Phase */
N#define  SPI_CR1_CPOL                        ((u16)0x0002)            /* Clock Polarity */
N#define  SPI_CR1_MSTR                        ((u16)0x0004)            /* Master Selection */
N
N#define  SPI_CR1_BR                          ((u16)0x0038)            /* BR[2:0] bits (Baud Rate Control) */
N#define  SPI_CR1_BR_0                        ((u16)0x0008)            /* Bit 0 */
N#define  SPI_CR1_BR_1                        ((u16)0x0010)            /* Bit 1 */
N#define  SPI_CR1_BR_2                        ((u16)0x0020)            /* Bit 2 */
N
N#define  SPI_CR1_SPE                         ((u16)0x0040)            /* SPI Enable */
N#define  SPI_CR1_LSBFIRST                    ((u16)0x0080)            /* Frame Format */
N#define  SPI_CR1_SSI                         ((u16)0x0100)            /* Internal slave select */
N#define  SPI_CR1_SSM                         ((u16)0x0200)            /* Software slave management */
N#define  SPI_CR1_RXONLY                      ((u16)0x0400)            /* Receive only */
N#define  SPI_CR1_DFF                         ((u16)0x0800)            /* Data Frame Format */
N#define  SPI_CR1_CRCNEXT                     ((u16)0x1000)            /* Transmit CRC next */
N#define  SPI_CR1_CRCEN                       ((u16)0x2000)            /* Hardware CRC calculation enable */
N#define  SPI_CR1_BIDIOE                      ((u16)0x4000)            /* Output enable in bidirectional mode */
N#define  SPI_CR1_BIDIMODE                    ((u16)0x8000)            /* Bidirectional data mode enable */
N
N
N/*******************  Bit definition for SPI_CR2 register  ********************/
N#define  SPI_CR2_RXDMAEN                     ((u8)0x01)               /* Rx Buffer DMA Enable */
N#define  SPI_CR2_TXDMAEN                     ((u8)0x02)               /* Tx Buffer DMA Enable */
N#define  SPI_CR2_SSOE                        ((u8)0x04)               /* SS Output Enable */
N#define  SPI_CR2_ERRIE                       ((u8)0x20)               /* Error Interrupt Enable */
N#define  SPI_CR2_RXNEIE                      ((u8)0x40)               /* RX buffer Not Empty Interrupt Enable */
N#define  SPI_CR2_TXEIE                       ((u8)0x80)               /* Tx buffer Empty Interrupt Enable */
N
N
N/********************  Bit definition for SPI_SR register  ********************/
N#define  SPI_SR_RXNE                         ((u8)0x01)               /* Receive buffer Not Empty */
N#define  SPI_SR_TXE                          ((u8)0x02)               /* Transmit buffer Empty */
N#define  SPI_SR_CHSIDE                       ((u8)0x04)               /* Channel side */
N#define  SPI_SR_UDR                          ((u8)0x08)               /* Underrun flag */
N#define  SPI_SR_CRCERR                       ((u8)0x10)               /* CRC Error flag */
N#define  SPI_SR_MODF                         ((u8)0x20)               /* Mode fault */
N#define  SPI_SR_OVR                          ((u8)0x40)               /* Overrun flag */
N#define  SPI_SR_BSY                          ((u8)0x80)               /* Busy flag */
N
N
N/********************  Bit definition for SPI_DR register  ********************/
N#define  SPI_DR_DR                           ((u16)0xFFFF)            /* Data Register */
N
N
N/*******************  Bit definition for SPI_CRCPR register  ******************/
N#define  SPI_CRCPR_CRCPOLY                   ((u16)0xFFFF)            /* CRC polynomial register */
N
N
N/******************  Bit definition for SPI_RXCRCR register  ******************/
N#define  SPI_RXCRCR_RXCRC                    ((u16)0xFFFF)            /* Rx CRC Register */
N
N
N/******************  Bit definition for SPI_TXCRCR register  ******************/
N#define  SPI_TXCRCR_TXCRC                    ((u16)0xFFFF)            /* Tx CRC Register */
N
N
N/******************  Bit definition for SPI_I2SCFGR register  *****************/
N#define  SPI_I2SCFGR_CHLEN                   ((u16)0x0001)            /* Channel length (number of bits per audio channel) */
N
N#define  SPI_I2SCFGR_DATLEN                  ((u16)0x0006)            /* DATLEN[1:0] bits (Data length to be transferred) */
N#define  SPI_I2SCFGR_DATLEN_0                ((u16)0x0002)            /* Bit 0 */
N#define  SPI_I2SCFGR_DATLEN_1                ((u16)0x0004)            /* Bit 1 */
N
N#define  SPI_I2SCFGR_CKPOL                   ((u16)0x0008)            /* steady state clock polarity */
N
N#define  SPI_I2SCFGR_I2SSTD                  ((u16)0x0030)            /* I2SSTD[1:0] bits (I2S standard selection) */
N#define  SPI_I2SCFGR_I2SSTD_0                ((u16)0x0010)            /* Bit 0 */
N#define  SPI_I2SCFGR_I2SSTD_1                ((u16)0x0020)            /* Bit 1 */
N
N#define  SPI_I2SCFGR_PCMSYNC                 ((u16)0x0080)            /* PCM frame synchronization */
N
N#define  SPI_I2SCFGR_I2SCFG                  ((u16)0x0300)            /* I2SCFG[1:0] bits (I2S configuration mode) */
N#define  SPI_I2SCFGR_I2SCFG_0                ((u16)0x0100)            /* Bit 0 */
N#define  SPI_I2SCFGR_I2SCFG_1                ((u16)0x0200)            /* Bit 1 */
N
N#define  SPI_I2SCFGR_I2SE                    ((u16)0x0400)            /* I2S Enable */
N#define  SPI_I2SCFGR_I2SMOD                  ((u16)0x0800)            /* I2S mode selection */
N
N
N/******************  Bit definition for SPI_I2SPR register  *******************/
N#define  SPI_I2SPR_I2SDIV                    ((u16)0x00FF)            /* I2S Linear prescaler */
N#define  SPI_I2SPR_ODD                       ((u16)0x0100)            /* Odd factor for the prescaler */
N#define  SPI_I2SPR_MCKOE                     ((u16)0x0200)            /* Master Clock Output Enable */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                      Inter-integrated Circuit Interface                    */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for I2C_CR1 register  ********************/
N#define  I2C_CR1_PE                          ((u16)0x0001)            /* Peripheral Enable */
N#define  I2C_CR1_SMBUS                       ((u16)0x0002)            /* SMBus Mode */
N#define  I2C_CR1_SMBTYPE                     ((u16)0x0008)            /* SMBus Type */
N#define  I2C_CR1_ENARP                       ((u16)0x0010)            /* ARP Enable */
N#define  I2C_CR1_ENPEC                       ((u16)0x0020)            /* PEC Enable */
N#define  I2C_CR1_ENGC                        ((u16)0x0040)            /* General Call Enable */
N#define  I2C_CR1_NOSTRETCH                   ((u16)0x0080)            /* Clock Stretching Disable (Slave mode) */
N#define  I2C_CR1_START                       ((u16)0x0100)            /* Start Generation */
N#define  I2C_CR1_STOP                        ((u16)0x0200)            /* Stop Generation */
N#define  I2C_CR1_ACK                         ((u16)0x0400)            /* Acknowledge Enable */
N#define  I2C_CR1_POS                         ((u16)0x0800)            /* Acknowledge/PEC Position (for data reception) */
N#define  I2C_CR1_PEC                         ((u16)0x1000)            /* Packet Error Checking */
N#define  I2C_CR1_ALERT                       ((u16)0x2000)            /* SMBus Alert */
N#define  I2C_CR1_SWRST                       ((u16)0x8000)            /* Software Reset */
N
N
N/*******************  Bit definition for I2C_CR2 register  ********************/
N#define  I2C_CR2_FREQ                        ((u16)0x003F)            /* FREQ[5:0] bits (Peripheral Clock Frequency) */
N#define  I2C_CR2_FREQ_0                      ((u16)0x0001)            /* Bit 0 */
N#define  I2C_CR2_FREQ_1                      ((u16)0x0002)            /* Bit 1 */
N#define  I2C_CR2_FREQ_2                      ((u16)0x0004)            /* Bit 2 */
N#define  I2C_CR2_FREQ_3                      ((u16)0x0008)            /* Bit 3 */
N#define  I2C_CR2_FREQ_4                      ((u16)0x0010)            /* Bit 4 */
N#define  I2C_CR2_FREQ_5                      ((u16)0x0020)            /* Bit 5 */
N
N#define  I2C_CR2_ITERREN                     ((u16)0x0100)            /* Error Interrupt Enable */
N#define  I2C_CR2_ITEVTEN                     ((u16)0x0200)            /* Event Interrupt Enable */
N#define  I2C_CR2_ITBUFEN                     ((u16)0x0400)            /* Buffer Interrupt Enable */
N#define  I2C_CR2_DMAEN                       ((u16)0x0800)            /* DMA Requests Enable */
N#define  I2C_CR2_LAST                        ((u16)0x1000)            /* DMA Last Transfer */
N
N
N/*******************  Bit definition for I2C_OAR1 register  *******************/
N#define  I2C_OAR1_ADD1_7                     ((u16)0x00FE)            /* Interface Address */
N#define  I2C_OAR1_ADD8_9                     ((u16)0x0300)            /* Interface Address */
N
N#define  I2C_OAR1_ADD0                       ((u16)0x0001)            /* Bit 0 */
N#define  I2C_OAR1_ADD1                       ((u16)0x0002)            /* Bit 1 */
N#define  I2C_OAR1_ADD2                       ((u16)0x0004)            /* Bit 2 */
N#define  I2C_OAR1_ADD3                       ((u16)0x0008)            /* Bit 3 */
N#define  I2C_OAR1_ADD4                       ((u16)0x0010)            /* Bit 4 */
N#define  I2C_OAR1_ADD5                       ((u16)0x0020)            /* Bit 5 */
N#define  I2C_OAR1_ADD6                       ((u16)0x0040)            /* Bit 6 */
N#define  I2C_OAR1_ADD7                       ((u16)0x0080)            /* Bit 7 */
N#define  I2C_OAR1_ADD8                       ((u16)0x0100)            /* Bit 8 */
N#define  I2C_OAR1_ADD9                       ((u16)0x0200)            /* Bit 9 */
N
N#define  I2C_OAR1_ADDMODE                    ((u16)0x8000)            /* Addressing Mode (Slave mode) */
N
N
N/*******************  Bit definition for I2C_OAR2 register  *******************/
N#define  I2C_OAR2_ENDUAL                     ((u8)0x01)               /* Dual addressing mode enable */
N#define  I2C_OAR2_ADD2                       ((u8)0xFE)               /* Interface address */
N
N
N/********************  Bit definition for I2C_DR register  ********************/
N#define  I2C_DR_DR                           ((u8)0xFF)               /* 8-bit Data Register */
N
N
N/*******************  Bit definition for I2C_SR1 register  ********************/
N#define  I2C_SR1_SB                          ((u16)0x0001)            /* Start Bit (Master mode) */
N#define  I2C_SR1_ADDR                        ((u16)0x0002)            /* Address sent (master mode)/matched (slave mode) */
N#define  I2C_SR1_BTF                         ((u16)0x0004)            /* Byte Transfer Finished */
N#define  I2C_SR1_ADD10                       ((u16)0x0008)            /* 10-bit header sent (Master mode) */
N#define  I2C_SR1_STOPF                       ((u16)0x0010)            /* Stop detection (Slave mode) */
N#define  I2C_SR1_RXNE                        ((u16)0x0040)            /* Data Register not Empty (receivers) */
N#define  I2C_SR1_TXE                         ((u16)0x0080)            /* Data Register Empty (transmitters) */
N#define  I2C_SR1_BERR                        ((u16)0x0100)            /* Bus Error */
N#define  I2C_SR1_ARLO                        ((u16)0x0200)            /* Arbitration Lost (master mode) */
N#define  I2C_SR1_AF                          ((u16)0x0400)            /* Acknowledge Failure */
N#define  I2C_SR1_OVR                         ((u16)0x0800)            /* Overrun/Underrun */
N#define  I2C_SR1_PECERR                      ((u16)0x1000)            /* PEC Error in reception */
N#define  I2C_SR1_TIMEOUT                     ((u16)0x4000)            /* Timeout or Tlow Error */
N#define  I2C_SR1_SMBALERT                    ((u16)0x8000)            /* SMBus Alert */
N
N
N/*******************  Bit definition for I2C_SR2 register  ********************/
N#define  I2C_SR2_MSL                         ((u16)0x0001)            /* Master/Slave */
N#define  I2C_SR2_BUSY                        ((u16)0x0002)            /* Bus Busy */
N#define  I2C_SR2_TRA                         ((u16)0x0004)            /* Transmitter/Receiver */
N#define  I2C_SR2_GENCALL                     ((u16)0x0010)            /* General Call Address (Slave mode) */
N#define  I2C_SR2_SMBDEFAULT                  ((u16)0x0020)            /* SMBus Device Default Address (Slave mode) */
N#define  I2C_SR2_SMBHOST                     ((u16)0x0040)            /* SMBus Host Header (Slave mode) */
N#define  I2C_SR2_DUALF                       ((u16)0x0080)            /* Dual Flag (Slave mode) */
N#define  I2C_SR2_PEC                         ((u16)0xFF00)            /* Packet Error Checking Register */
N
N
N/*******************  Bit definition for I2C_CCR register  ********************/
N#define  I2C_CCR_CCR                         ((u16)0x0FFF)            /* Clock Control Register in Fast/Standard mode (Master mode) */
N#define  I2C_CCR_DUTY                        ((u16)0x4000)            /* Fast Mode Duty Cycle */
N#define  I2C_CCR_FS                          ((u16)0x8000)            /* I2C Master Mode Selection */
N
N
N/******************  Bit definition for I2C_TRISE register  *******************/
N#define  I2C_TRISE_TRISE                     ((u8)0x3F)               /* Maximum Rise Time in Fast/Standard mode (Master mode) */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*          Universal Synchronous Asynchronous Receiver Transmitter           */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for USART_SR register  *******************/
N#define  USART_SR_PE                         ((u16)0x0001)            /* Parity Error */
N#define  USART_SR_FE                         ((u16)0x0002)            /* Framing Error */
N#define  USART_SR_NE                         ((u16)0x0004)            /* Noise Error Flag */
N#define  USART_SR_ORE                        ((u16)0x0008)            /* OverRun Error */
N#define  USART_SR_IDLE                       ((u16)0x0010)            /* IDLE line detected */
N#define  USART_SR_RXNE                       ((u16)0x0020)            /* Read Data Register Not Empty */
N#define  USART_SR_TC                         ((u16)0x0040)            /* Transmission Complete */
N#define  USART_SR_TXE                        ((u16)0x0080)            /* Transmit Data Register Empty */
N#define  USART_SR_LBD                        ((u16)0x0100)            /* LIN Break Detection Flag */
N#define  USART_SR_CTS                        ((u16)0x0200)            /* CTS Flag */
N
N
N/*******************  Bit definition for USART_DR register  *******************/
N#define  USART_DR_DR                         ((u16)0x01FF)            /* Data value */
N
N
N/******************  Bit definition for USART_BRR register  *******************/
N#define  USART_BRR_DIV_Fraction              ((u16)0x000F)            /* Fraction of USARTDIV */
N#define  USART_BRR_DIV_Mantissa              ((u16)0xFFF0)            /* Mantissa of USARTDIV */
N
N
N/******************  Bit definition for USART_CR1 register  *******************/
N#define  USART_CR1_SBK                       ((u16)0x0001)            /* Send Break */
N#define  USART_CR1_RWU                       ((u16)0x0002)            /* Receiver wakeup */
N#define  USART_CR1_RE                        ((u16)0x0004)            /* Receiver Enable */
N#define  USART_CR1_TE                        ((u16)0x0008)            /* Transmitter Enable */
N#define  USART_CR1_IDLEIE                    ((u16)0x0010)            /* IDLE Interrupt Enable */
N#define  USART_CR1_RXNEIE                    ((u16)0x0020)            /* RXNE Interrupt Enable */
N#define  USART_CR1_TCIE                      ((u16)0x0040)            /* Transmission Complete Interrupt Enable */
N#define  USART_CR1_TXEIE                     ((u16)0x0080)            /* PE Interrupt Enable */
N#define  USART_CR1_PEIE                      ((u16)0x0100)            /* PE Interrupt Enable */
N#define  USART_CR1_PS                        ((u16)0x0200)            /* Parity Selection */
N#define  USART_CR1_PCE                       ((u16)0x0400)            /* Parity Control Enable */
N#define  USART_CR1_WAKE                      ((u16)0x0800)            /* Wakeup method */
N#define  USART_CR1_M                         ((u16)0x1000)            /* Word length */
N#define  USART_CR1_UE                        ((u16)0x2000)            /* USART Enable */
N
N
N/******************  Bit definition for USART_CR2 register  *******************/
N#define  USART_CR2_ADD                       ((u16)0x000F)            /* Address of the USART node */
N#define  USART_CR2_LBDL                      ((u16)0x0020)            /* LIN Break Detection Length */
N#define  USART_CR2_LBDIE                     ((u16)0x0040)            /* LIN Break Detection Interrupt Enable */
N#define  USART_CR2_LBCL                      ((u16)0x0100)            /* Last Bit Clock pulse */
N#define  USART_CR2_CPHA                      ((u16)0x0200)            /* Clock Phase */
N#define  USART_CR2_CPOL                      ((u16)0x0400)            /* Clock Polarity */
N#define  USART_CR2_CLKEN                     ((u16)0x0800)            /* Clock Enable */
N
N#define  USART_CR2_STOP                      ((u16)0x3000)            /* STOP[1:0] bits (STOP bits) */
N#define  USART_CR2_STOP_0                    ((u16)0x1000)            /* Bit 0 */
N#define  USART_CR2_STOP_1                    ((u16)0x2000)            /* Bit 1 */
N
N#define  USART_CR2_LINEN                     ((u16)0x4000)            /* LIN mode enable */
N
N
N/******************  Bit definition for USART_CR3 register  *******************/
N#define  USART_CR3_EIE                       ((u16)0x0001)            /* Error Interrupt Enable */
N#define  USART_CR3_IREN                      ((u16)0x0002)            /* IrDA mode Enable */
N#define  USART_CR3_IRLP                      ((u16)0x0004)            /* IrDA Low-Power */
N#define  USART_CR3_HDSEL                     ((u16)0x0008)            /* Half-Duplex Selection */
N#define  USART_CR3_NACK                      ((u16)0x0010)            /* Smartcard NACK enable */
N#define  USART_CR3_SCEN                      ((u16)0x0020)            /* Smartcard mode enable */
N#define  USART_CR3_DMAR                      ((u16)0x0040)            /* DMA Enable Receiver */
N#define  USART_CR3_DMAT                      ((u16)0x0080)            /* DMA Enable Transmitter */
N#define  USART_CR3_RTSE                      ((u16)0x0100)            /* RTS Enable */
N#define  USART_CR3_CTSE                      ((u16)0x0200)            /* CTS Enable */
N#define  USART_CR3_CTSIE                     ((u16)0x0400)            /* CTS Interrupt Enable */
N
N
N/******************  Bit definition for USART_GTPR register  ******************/
N#define  USART_GTPR_PSC                      ((u16)0x00FF)            /* PSC[7:0] bits (Prescaler value) */
N#define  USART_GTPR_PSC_0                    ((u16)0x0001)            /* Bit 0 */
N#define  USART_GTPR_PSC_1                    ((u16)0x0002)            /* Bit 1 */
N#define  USART_GTPR_PSC_2                    ((u16)0x0004)            /* Bit 2 */
N#define  USART_GTPR_PSC_3                    ((u16)0x0008)            /* Bit 3 */
N#define  USART_GTPR_PSC_4                    ((u16)0x0010)            /* Bit 4 */
N#define  USART_GTPR_PSC_5                    ((u16)0x0020)            /* Bit 5 */
N#define  USART_GTPR_PSC_6                    ((u16)0x0040)            /* Bit 6 */
N#define  USART_GTPR_PSC_7                    ((u16)0x0080)            /* Bit 7 */
N
N#define  USART_GTPR_GT                       ((u16)0xFF00)            /* Guard time value */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                                 Debug MCU                                  */
N/*                                                                            */
N/******************************************************************************/
N
N/****************  Bit definition for DBGMCU_IDCODE register  *****************/
N#define  DBGMCU_IDCODE_DEV_ID                ((u32)0x00000FFF)        /* Device Identifier */
N
N#define  DBGMCU_IDCODE_REV_ID                ((u32)0xFFFF0000)        /* REV_ID[15:0] bits (Revision Identifier) */
N#define  DBGMCU_IDCODE_REV_ID_0              ((u32)0x00010000)        /* Bit 0 */
N#define  DBGMCU_IDCODE_REV_ID_1              ((u32)0x00020000)        /* Bit 1 */
N#define  DBGMCU_IDCODE_REV_ID_2              ((u32)0x00040000)        /* Bit 2 */
N#define  DBGMCU_IDCODE_REV_ID_3              ((u32)0x00080000)        /* Bit 3 */
N#define  DBGMCU_IDCODE_REV_ID_4              ((u32)0x00100000)        /* Bit 4 */
N#define  DBGMCU_IDCODE_REV_ID_5              ((u32)0x00200000)        /* Bit 5 */
N#define  DBGMCU_IDCODE_REV_ID_6              ((u32)0x00400000)        /* Bit 6 */
N#define  DBGMCU_IDCODE_REV_ID_7              ((u32)0x00800000)        /* Bit 7 */
N#define  DBGMCU_IDCODE_REV_ID_8              ((u32)0x01000000)        /* Bit 8 */
N#define  DBGMCU_IDCODE_REV_ID_9              ((u32)0x02000000)        /* Bit 9 */
N#define  DBGMCU_IDCODE_REV_ID_10             ((u32)0x04000000)        /* Bit 10 */
N#define  DBGMCU_IDCODE_REV_ID_11             ((u32)0x08000000)        /* Bit 11 */
N#define  DBGMCU_IDCODE_REV_ID_12             ((u32)0x10000000)        /* Bit 12 */
N#define  DBGMCU_IDCODE_REV_ID_13             ((u32)0x20000000)        /* Bit 13 */
N#define  DBGMCU_IDCODE_REV_ID_14             ((u32)0x40000000)        /* Bit 14 */
N#define  DBGMCU_IDCODE_REV_ID_15             ((u32)0x80000000)        /* Bit 15 */
N
N
N/******************  Bit definition for DBGMCU_CR register  *******************/
N#define  DBGMCU_CR_DBG_SLEEP                 ((u32)0x00000001)        /* Debug Sleep Mode */
N#define  DBGMCU_CR_DBG_STOP                  ((u32)0x00000002)        /* Debug Stop Mode */
N#define  DBGMCU_CR_DBG_STANDBY               ((u32)0x00000004)        /* Debug Standby mode */
N#define  DBGMCU_CR_TRACE_IOEN                ((u32)0x00000020)        /* Trace Pin Assignment Control */
N
N#define  DBGMCU_CR_TRACE_MODE                ((u32)0x000000C0)        /* TRACE_MODE[1:0] bits (Trace Pin Assignment Control) */
N#define  DBGMCU_CR_TRACE_MODE_0              ((u32)0x00000040)        /* Bit 0 */
N#define  DBGMCU_CR_TRACE_MODE_1              ((u32)0x00000080)        /* Bit 1 */
N
N#define  DBGMCU_CR_DBG_IWDG_STOP             ((u32)0x00000100)        /* Debug Independent Watchdog stopped when Core is halted */
N#define  DBGMCU_CR_DBG_WWDG_STOP             ((u32)0x00000200)        /* Debug Window Watchdog stopped when Core is halted */
N#define  DBGMCU_CR_DBG_TIM1_STOP             ((u32)0x00000400)        /* TIM1 counter stopped when core is halted */
N#define  DBGMCU_CR_DBG_TIM2_STOP             ((u32)0x00000800)        /* TIM2 counter stopped when core is halted */
N#define  DBGMCU_CR_DBG_TIM3_STOP             ((u32)0x00001000)        /* TIM3 counter stopped when core is halted */
N#define  DBGMCU_CR_DBG_TIM4_STOP             ((u32)0x00002000)        /* TIM4 counter stopped when core is halted */
N#define  DBGMCU_CR_DBG_CAN_STOP              ((u32)0x00004000)        /* Debug CAN stopped when Core is halted */
N#define  DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT    ((u32)0x00008000)        /* SMBUS timeout mode stopped when Core is halted */
N#define  DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT    ((u32)0x00010000)        /* SMBUS timeout mode stopped when Core is halted */
N#define  DBGMCU_CR_DBG_TIM5_STOP             ((u32)0x00020000)        /* TIM5 counter stopped when core is halted */
N#define  DBGMCU_CR_DBG_TIM6_STOP             ((u32)0x00040000)        /* TIM6 counter stopped when core is halted */
N#define  DBGMCU_CR_DBG_TIM7_STOP             ((u32)0x00080000)        /* TIM7 counter stopped when core is halted */
N#define  DBGMCU_CR_DBG_TIM8_STOP             ((u32)0x00100000)        /* TIM8 counter stopped when core is halted */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                      FLASH and Option Bytes Registers                      */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for FLASH_ACR register  ******************/
N#define  FLASH_ACR_LATENCY                   ((u8)0x07)               /* LATENCY[2:0] bits (Latency) */
N#define  FLASH_ACR_LATENCY_0                 ((u8)0x01)               /* Bit 0 */
N#define  FLASH_ACR_LATENCY_1                 ((u8)0x02)               /* Bit 1 */
N#define  FLASH_ACR_LATENCY_2                 ((u8)0x04)               /* Bit 2 */
N  
N#define  FLASH_ACR_HLFCYA                    ((u8)0x08)               /* Flash Half Cycle Access Enable */
N#define  FLASH_ACR_PRFTBE                    ((u8)0x10)               /* Prefetch Buffer Enable */
N#define  FLASH_ACR_PRFTBS                    ((u8)0x20)               /* Prefetch Buffer Status */
N
N
N/******************  Bit definition for FLASH_KEYR register  ******************/
N#define  FLASH_KEYR_FKEYR                    ((u32)0xFFFFFFFF)        /* FPEC Key */
N
N
N/*****************  Bit definition for FLASH_OPTKEYR register  ****************/
N#define  FLASH_OPTKEYR_OPTKEYR               ((u32)0xFFFFFFFF)        /* Option Byte Key */
N
N
N/******************  Bit definition for FLASH_SR register  *******************/
N#define  FLASH_SR_BSY                        ((u8)0x01)               /* Busy */
N#define  FLASH_SR_PGERR                      ((u8)0x04)               /* Programming Error */
N#define  FLASH_SR_WRPRTERR                   ((u8)0x10)               /* Write Protection Error */
N#define  FLASH_SR_EOP                        ((u8)0x20)               /* End of operation */
N
N
N/*******************  Bit definition for FLASH_CR register  *******************/
N#define  FLASH_CR_PG                         ((u16)0x0001)            /* Programming */
N#define  FLASH_CR_PER                        ((u16)0x0002)            /* Page Erase */
N#define  FLASH_CR_MER                        ((u16)0x0004)            /* Mass Erase */
N#define  FLASH_CR_OPTPG                      ((u16)0x0010)            /* Option Byte Programming */
N#define  FLASH_CR_OPTER                      ((u16)0x0020)            /* Option Byte Erase */
N#define  FLASH_CR_STRT                       ((u16)0x0040)            /* Start */
N#define  FLASH_CR_LOCK                       ((u16)0x0080)            /* Lock */
N#define  FLASH_CR_OPTWRE                     ((u16)0x0200)            /* Option Bytes Write Enable */
N#define  FLASH_CR_ERRIE                      ((u16)0x0400)            /* Error Interrupt Enable */
N#define  FLASH_CR_EOPIE                      ((u16)0x1000)            /* End of operation interrupt enable */
N
N
N/*******************  Bit definition for FLASH_AR register  *******************/
N#define  FLASH_AR_FAR                        ((u32)0xFFFFFFFF)        /* Flash Address */
N
N
N/******************  Bit definition for FLASH_OBR register  *******************/
N#define  FLASH_OBR_OPTERR                    ((u16)0x0001)            /* Option Byte Error */
N#define  FLASH_OBR_RDPRT                     ((u16)0x0002)            /* Read protection */
N
N#define  FLASH_OBR_USER                      ((u16)0x03FC)            /* User Option Bytes */
N#define  FLASH_OBR_WDG_SW                    ((u16)0x0004)            /* WDG_SW */
N#define  FLASH_OBR_nRST_STOP                 ((u16)0x0008)            /* nRST_STOP */
N#define  FLASH_OBR_nRST_STDBY                ((u16)0x0010)            /* nRST_STDBY */
N#define  FLASH_OBR_Notused                   ((u16)0x03E0)            /* Not used */
N
N
N/******************  Bit definition for FLASH_WRPR register  ******************/
N#define  FLASH_WRPR_WRP                        ((u32)0xFFFFFFFF)        /* Write Protect */
N
N
N/*----------------------------------------------------------------------------*/
N
N
N/******************  Bit definition for FLASH_RDP register  *******************/
N#define  FLASH_RDP_RDP                       ((u32)0x000000FF)        /* Read protection option byte */
N#define  FLASH_RDP_nRDP                      ((u32)0x0000FF00)        /* Read protection complemented option byte */
N
N
N/******************  Bit definition for FLASH_USER register  ******************/
N#define  FLASH_USER_USER                     ((u32)0x00FF0000)        /* User option byte */
N#define  FLASH_USER_nUSER                    ((u32)0xFF000000)        /* User complemented option byte */
N
N
N/******************  Bit definition for FLASH_Data0 register  *****************/
N#define  FLASH_Data0_Data0                   ((u32)0x000000FF)        /* User data storage option byte */
N#define  FLASH_Data0_nData0                  ((u32)0x0000FF00)        /* User data storage complemented option byte */
N
N
N/******************  Bit definition for FLASH_Data1 register  *****************/
N#define  FLASH_Data1_Data1                   ((u32)0x00FF0000)        /* User data storage option byte */
N#define  FLASH_Data1_nData1                  ((u32)0xFF000000)        /* User data storage complemented option byte */
N
N
N/******************  Bit definition for FLASH_WRP0 register  ******************/
N#define  FLASH_WRP0_WRP0                     ((u32)0x000000FF)        /* Flash memory write protection option bytes */
N#define  FLASH_WRP0_nWRP0                    ((u32)0x0000FF00)        /* Flash memory write protection complemented option bytes */
N
N
N/******************  Bit definition for FLASH_WRP1 register  ******************/
N#define  FLASH_WRP1_WRP1                     ((u32)0x00FF0000)        /* Flash memory write protection option bytes */
N#define  FLASH_WRP1_nWRP1                    ((u32)0xFF000000)        /* Flash memory write protection complemented option bytes */
N
N
N/******************  Bit definition for FLASH_WRP2 register  ******************/
N#define  FLASH_WRP2_WRP2                     ((u32)0x000000FF)        /* Flash memory write protection option bytes */
N#define  FLASH_WRP2_nWRP2                    ((u32)0x0000FF00)        /* Flash memory write protection complemented option bytes */
N
N
N/******************  Bit definition for FLASH_WRP3 register  ******************/
N#define  FLASH_WRP3_WRP3                     ((u32)0x00FF0000)        /* Flash memory write protection option bytes */
N#define  FLASH_WRP3_nWRP3                    ((u32)0xFF000000)        /* Flash memory write protection complemented option bytes */
N
N
N/* Exported macro ------------------------------------------------------------*/
N#define SET_BIT(REG, BIT)     ((REG) |= (BIT))
N
N#define CLEAR_BIT(REG, BIT)   ((REG) &= ~(BIT))
N
N#define READ_BIT(REG, BIT)    ((REG) & (BIT))
N
N#define CLEAR_REG(REG)        ((REG) = 0x0)
N
N#define WRITE_REG(REG, VAL)   ((REG) = VAL)
N
N#define READ_REG(REG)         ((REG))
N
N#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) & (~CLEARMASK)) | (SETMASK)))
N
N/* Exported functions ------------------------------------------------------- */
N
N#endif /* __STM32F10x_MAP_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 23 "..\include\stm32f10x_lib.h" 2
N
N#ifdef _ADC
N  #include "stm32f10x_adc.h"
L 1 "..\include\stm32f10x_adc.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_adc.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      ADC firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_ADC_H
N#define __STM32F10x_ADC_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* ADC Init structure definition */
Ntypedef struct
N{
N  u32 ADC_Mode;
N  FunctionalState ADC_ScanConvMode; 
N  FunctionalState ADC_ContinuousConvMode;
N  u32 ADC_ExternalTrigConv;
N  u32 ADC_DataAlign;
N  u8 ADC_NbrOfChannel;
N}ADC_InitTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N#define IS_ADC_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == ADC1_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == ADC2_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == ADC3_BASE))
X#define IS_ADC_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == ADC1_BASE) ||                                    ((*(u32*)&(PERIPH)) == ADC2_BASE) ||                                    ((*(u32*)&(PERIPH)) == ADC3_BASE))
N                                 
N#define IS_ADC_DMA_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == ADC1_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == ADC3_BASE))
X#define IS_ADC_DMA_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == ADC1_BASE) ||                                    ((*(u32*)&(PERIPH)) == ADC3_BASE))
N
N/* ADC dual mode -------------------------------------------------------------*/
N#define ADC_Mode_Independent                       ((u32)0x00000000)
N#define ADC_Mode_RegInjecSimult                    ((u32)0x00010000)
N#define ADC_Mode_RegSimult_AlterTrig               ((u32)0x00020000)
N#define ADC_Mode_InjecSimult_FastInterl            ((u32)0x00030000)
N#define ADC_Mode_InjecSimult_SlowInterl            ((u32)0x00040000)
N#define ADC_Mode_InjecSimult                       ((u32)0x00050000)
N#define ADC_Mode_RegSimult                         ((u32)0x00060000)
N#define ADC_Mode_FastInterl                        ((u32)0x00070000)
N#define ADC_Mode_SlowInterl                        ((u32)0x00080000)
N#define ADC_Mode_AlterTrig                         ((u32)0x00090000)
N
N#define IS_ADC_MODE(MODE) (((MODE) == ADC_Mode_Independent) || \
N                           ((MODE) == ADC_Mode_RegInjecSimult) || \
N                           ((MODE) == ADC_Mode_RegSimult_AlterTrig) || \
N                           ((MODE) == ADC_Mode_InjecSimult_FastInterl) || \
N                           ((MODE) == ADC_Mode_InjecSimult_SlowInterl) || \
N                           ((MODE) == ADC_Mode_InjecSimult) || \
N                           ((MODE) == ADC_Mode_RegSimult) || \
N                           ((MODE) == ADC_Mode_FastInterl) || \
N                           ((MODE) == ADC_Mode_SlowInterl) || \
N                           ((MODE) == ADC_Mode_AlterTrig))
X#define IS_ADC_MODE(MODE) (((MODE) == ADC_Mode_Independent) ||                            ((MODE) == ADC_Mode_RegInjecSimult) ||                            ((MODE) == ADC_Mode_RegSimult_AlterTrig) ||                            ((MODE) == ADC_Mode_InjecSimult_FastInterl) ||                            ((MODE) == ADC_Mode_InjecSimult_SlowInterl) ||                            ((MODE) == ADC_Mode_InjecSimult) ||                            ((MODE) == ADC_Mode_RegSimult) ||                            ((MODE) == ADC_Mode_FastInterl) ||                            ((MODE) == ADC_Mode_SlowInterl) ||                            ((MODE) == ADC_Mode_AlterTrig))
N
N/* ADC extrenal trigger sources for regular channels conversion --------------*/
N/* for ADC1 and ADC2 */
N#define ADC_ExternalTrigConv_T1_CC1                ((u32)0x00000000)
N#define ADC_ExternalTrigConv_T1_CC2                ((u32)0x00020000)
N#define ADC_ExternalTrigConv_T2_CC2                ((u32)0x00060000)
N#define ADC_ExternalTrigConv_T3_TRGO               ((u32)0x00080000)
N#define ADC_ExternalTrigConv_T4_CC4                ((u32)0x000A0000)
N#define ADC_ExternalTrigConv_Ext_IT11_TIM8_TRGO    ((u32)0x000C0000)
N/* for ADC1, ADC2 and ADC3 */
N#define ADC_ExternalTrigConv_T1_CC3                ((u32)0x00040000)
N#define ADC_ExternalTrigConv_None                  ((u32)0x000E0000)
N/* for ADC3 */
N#define ADC_ExternalTrigConv_T3_CC1                ((u32)0x00000000)
N#define ADC_ExternalTrigConv_T2_CC3                ((u32)0x00020000)
N#define ADC_ExternalTrigConv_T8_CC1                ((u32)0x00060000)
N#define ADC_ExternalTrigConv_T8_TRGO               ((u32)0x00080000)
N#define ADC_ExternalTrigConv_T5_CC1                ((u32)0x000A0000)
N#define ADC_ExternalTrigConv_T5_CC3                ((u32)0x000C0000)
N
N#define IS_ADC_EXT_TRIG(REGTRIG) (((REGTRIG) == ADC_ExternalTrigConv_T1_CC1) || \
N                                  ((REGTRIG) == ADC_ExternalTrigConv_T1_CC2) || \
N                                  ((REGTRIG) == ADC_ExternalTrigConv_T1_CC3) || \
N                                  ((REGTRIG) == ADC_ExternalTrigConv_T2_CC2) || \
N                                  ((REGTRIG) == ADC_ExternalTrigConv_T3_TRGO) || \
N                                  ((REGTRIG) == ADC_ExternalTrigConv_T4_CC4) || \
N                                  ((REGTRIG) == ADC_ExternalTrigConv_Ext_IT11_TIM8_TRGO) || \
N                                  ((REGTRIG) == ADC_ExternalTrigConv_None) || \
N                                  ((REGTRIG) == ADC_ExternalTrigConv_T3_CC1) || \
N                                  ((REGTRIG) == ADC_ExternalTrigConv_T2_CC3) || \
N                                  ((REGTRIG) == ADC_ExternalTrigConv_T8_CC1) || \
N                                  ((REGTRIG) == ADC_ExternalTrigConv_T8_TRGO) || \
N                                  ((REGTRIG) == ADC_ExternalTrigConv_T5_CC1) || \
N                                  ((REGTRIG) == ADC_ExternalTrigConv_T5_CC3))
X#define IS_ADC_EXT_TRIG(REGTRIG) (((REGTRIG) == ADC_ExternalTrigConv_T1_CC1) ||                                   ((REGTRIG) == ADC_ExternalTrigConv_T1_CC2) ||                                   ((REGTRIG) == ADC_ExternalTrigConv_T1_CC3) ||                                   ((REGTRIG) == ADC_ExternalTrigConv_T2_CC2) ||                                   ((REGTRIG) == ADC_ExternalTrigConv_T3_TRGO) ||                                   ((REGTRIG) == ADC_ExternalTrigConv_T4_CC4) ||                                   ((REGTRIG) == ADC_ExternalTrigConv_Ext_IT11_TIM8_TRGO) ||                                   ((REGTRIG) == ADC_ExternalTrigConv_None) ||                                   ((REGTRIG) == ADC_ExternalTrigConv_T3_CC1) ||                                   ((REGTRIG) == ADC_ExternalTrigConv_T2_CC3) ||                                   ((REGTRIG) == ADC_ExternalTrigConv_T8_CC1) ||                                   ((REGTRIG) == ADC_ExternalTrigConv_T8_TRGO) ||                                   ((REGTRIG) == ADC_ExternalTrigConv_T5_CC1) ||                                   ((REGTRIG) == ADC_ExternalTrigConv_T5_CC3))
N
N/* ADC data align ------------------------------------------------------------*/
N#define ADC_DataAlign_Right                        ((u32)0x00000000)
N#define ADC_DataAlign_Left                         ((u32)0x00000800)
N
N#define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DataAlign_Right) || \
N                                  ((ALIGN) == ADC_DataAlign_Left))
X#define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DataAlign_Right) ||                                   ((ALIGN) == ADC_DataAlign_Left))
N
N/* ADC channels --------------------------------------------------------------*/
N#define ADC_Channel_0                               ((u8)0x00)
N#define ADC_Channel_1                               ((u8)0x01)
N#define ADC_Channel_2                               ((u8)0x02)
N#define ADC_Channel_3                               ((u8)0x03)
N#define ADC_Channel_4                               ((u8)0x04)
N#define ADC_Channel_5                               ((u8)0x05)
N#define ADC_Channel_6                               ((u8)0x06)
N#define ADC_Channel_7                               ((u8)0x07)
N#define ADC_Channel_8                               ((u8)0x08)
N#define ADC_Channel_9                               ((u8)0x09)
N#define ADC_Channel_10                              ((u8)0x0A)
N#define ADC_Channel_11                              ((u8)0x0B)
N#define ADC_Channel_12                              ((u8)0x0C)
N#define ADC_Channel_13                              ((u8)0x0D)
N#define ADC_Channel_14                              ((u8)0x0E)
N#define ADC_Channel_15                              ((u8)0x0F)
N#define ADC_Channel_16                              ((u8)0x10)
N#define ADC_Channel_17                              ((u8)0x11)
N
N#define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) == ADC_Channel_0) || ((CHANNEL) == ADC_Channel_1) || \
N                                 ((CHANNEL) == ADC_Channel_2) || ((CHANNEL) == ADC_Channel_3) || \
N                                 ((CHANNEL) == ADC_Channel_4) || ((CHANNEL) == ADC_Channel_5) || \
N                                 ((CHANNEL) == ADC_Channel_6) || ((CHANNEL) == ADC_Channel_7) || \
N                                 ((CHANNEL) == ADC_Channel_8) || ((CHANNEL) == ADC_Channel_9) || \
N                                 ((CHANNEL) == ADC_Channel_10) || ((CHANNEL) == ADC_Channel_11) || \
N                                 ((CHANNEL) == ADC_Channel_12) || ((CHANNEL) == ADC_Channel_13) || \
N                                 ((CHANNEL) == ADC_Channel_14) || ((CHANNEL) == ADC_Channel_15) || \
N                                 ((CHANNEL) == ADC_Channel_16) || ((CHANNEL) == ADC_Channel_17))
X#define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) == ADC_Channel_0) || ((CHANNEL) == ADC_Channel_1) ||                                  ((CHANNEL) == ADC_Channel_2) || ((CHANNEL) == ADC_Channel_3) ||                                  ((CHANNEL) == ADC_Channel_4) || ((CHANNEL) == ADC_Channel_5) ||                                  ((CHANNEL) == ADC_Channel_6) || ((CHANNEL) == ADC_Channel_7) ||                                  ((CHANNEL) == ADC_Channel_8) || ((CHANNEL) == ADC_Channel_9) ||                                  ((CHANNEL) == ADC_Channel_10) || ((CHANNEL) == ADC_Channel_11) ||                                  ((CHANNEL) == ADC_Channel_12) || ((CHANNEL) == ADC_Channel_13) ||                                  ((CHANNEL) == ADC_Channel_14) || ((CHANNEL) == ADC_Channel_15) ||                                  ((CHANNEL) == ADC_Channel_16) || ((CHANNEL) == ADC_Channel_17))
N
N/* ADC sampling times --------------------------------------------------------*/
N#define ADC_SampleTime_1Cycles5                    ((u8)0x00)
N#define ADC_SampleTime_7Cycles5                    ((u8)0x01)
N#define ADC_SampleTime_13Cycles5                   ((u8)0x02)
N#define ADC_SampleTime_28Cycles5                   ((u8)0x03)
N#define ADC_SampleTime_41Cycles5                   ((u8)0x04)
N#define ADC_SampleTime_55Cycles5                   ((u8)0x05)
N#define ADC_SampleTime_71Cycles5                   ((u8)0x06)
N#define ADC_SampleTime_239Cycles5                  ((u8)0x07)
N
N#define IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SampleTime_1Cycles5) || \
N                                  ((TIME) == ADC_SampleTime_7Cycles5) || \
N                                  ((TIME) == ADC_SampleTime_13Cycles5) || \
N                                  ((TIME) == ADC_SampleTime_28Cycles5) || \
N                                  ((TIME) == ADC_SampleTime_41Cycles5) || \
N                                  ((TIME) == ADC_SampleTime_55Cycles5) || \
N                                  ((TIME) == ADC_SampleTime_71Cycles5) || \
N                                  ((TIME) == ADC_SampleTime_239Cycles5))
X#define IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SampleTime_1Cycles5) ||                                   ((TIME) == ADC_SampleTime_7Cycles5) ||                                   ((TIME) == ADC_SampleTime_13Cycles5) ||                                   ((TIME) == ADC_SampleTime_28Cycles5) ||                                   ((TIME) == ADC_SampleTime_41Cycles5) ||                                   ((TIME) == ADC_SampleTime_55Cycles5) ||                                   ((TIME) == ADC_SampleTime_71Cycles5) ||                                   ((TIME) == ADC_SampleTime_239Cycles5))
N
N/* ADC extrenal trigger sources for injected channels conversion -------------*/
N/* For ADC1 and ADC2 */
N#define ADC_ExternalTrigInjecConv_T2_TRGO           ((u32)0x00002000)
N#define ADC_ExternalTrigInjecConv_T2_CC1            ((u32)0x00003000)
N#define ADC_ExternalTrigInjecConv_T3_CC4            ((u32)0x00004000)
N#define ADC_ExternalTrigInjecConv_T4_TRGO           ((u32)0x00005000)
N#define ADC_ExternalTrigInjecConv_Ext_IT15_TIM8_CC4 ((u32)0x00006000)
N/* For ADC1, ADC2 and ADC3 */
N#define ADC_ExternalTrigInjecConv_T1_TRGO           ((u32)0x00000000)
N#define ADC_ExternalTrigInjecConv_T1_CC4            ((u32)0x00001000)
N#define ADC_ExternalTrigInjecConv_None              ((u32)0x00007000)
N/* For ADC3 */
N#define ADC_ExternalTrigInjecConv_T4_CC3            ((u32)0x00002000)
N#define ADC_ExternalTrigInjecConv_T8_CC2            ((u32)0x00003000)
N#define ADC_ExternalTrigInjecConv_T8_CC4            ((u32)0x00004000)
N#define ADC_ExternalTrigInjecConv_T5_TRGO           ((u32)0x00005000)
N#define ADC_ExternalTrigInjecConv_T5_CC4            ((u32)0x00006000)
N
N#define IS_ADC_EXT_INJEC_TRIG(INJTRIG) (((INJTRIG) == ADC_ExternalTrigInjecConv_T1_TRGO) || \
N                                        ((INJTRIG) == ADC_ExternalTrigInjecConv_T1_CC4) || \
N                                        ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_TRGO) || \
N                                        ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_CC1) || \
N                                        ((INJTRIG) == ADC_ExternalTrigInjecConv_T3_CC4) || \
N                                        ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_TRGO) || \
N                                        ((INJTRIG) == ADC_ExternalTrigInjecConv_Ext_IT15_TIM8_CC4) || \
N                                        ((INJTRIG) == ADC_ExternalTrigInjecConv_None) || \
N                                        ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC3) || \
N                                        ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC2) || \
N                                        ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC4) || \
N                                        ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_TRGO) || \
N                                        ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_CC4))
X#define IS_ADC_EXT_INJEC_TRIG(INJTRIG) (((INJTRIG) == ADC_ExternalTrigInjecConv_T1_TRGO) ||                                         ((INJTRIG) == ADC_ExternalTrigInjecConv_T1_CC4) ||                                         ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_TRGO) ||                                         ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_CC1) ||                                         ((INJTRIG) == ADC_ExternalTrigInjecConv_T3_CC4) ||                                         ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_TRGO) ||                                         ((INJTRIG) == ADC_ExternalTrigInjecConv_Ext_IT15_TIM8_CC4) ||                                         ((INJTRIG) == ADC_ExternalTrigInjecConv_None) ||                                         ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC3) ||                                         ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC2) ||                                         ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC4) ||                                         ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_TRGO) ||                                         ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_CC4))
N
N/* ADC injected channel selection --------------------------------------------*/
N#define ADC_InjectedChannel_1                       ((u8)0x14)
N#define ADC_InjectedChannel_2                       ((u8)0x18)
N#define ADC_InjectedChannel_3                       ((u8)0x1C)
N#define ADC_InjectedChannel_4                       ((u8)0x20)
N
N#define IS_ADC_INJECTED_CHANNEL(CHANNEL) (((CHANNEL) == ADC_InjectedChannel_1) || \
N                                          ((CHANNEL) == ADC_InjectedChannel_2) || \
N                                          ((CHANNEL) == ADC_InjectedChannel_3) || \
N                                          ((CHANNEL) == ADC_InjectedChannel_4))
X#define IS_ADC_INJECTED_CHANNEL(CHANNEL) (((CHANNEL) == ADC_InjectedChannel_1) ||                                           ((CHANNEL) == ADC_InjectedChannel_2) ||                                           ((CHANNEL) == ADC_InjectedChannel_3) ||                                           ((CHANNEL) == ADC_InjectedChannel_4))
N
N/* ADC analog watchdog selection ---------------------------------------------*/
N#define ADC_AnalogWatchdog_SingleRegEnable         ((u32)0x00800200)
N#define ADC_AnalogWatchdog_SingleInjecEnable       ((u32)0x00400200)
N#define ADC_AnalogWatchdog_SingleRegOrInjecEnable  ((u32)0x00C00200)
N#define ADC_AnalogWatchdog_AllRegEnable            ((u32)0x00800000)
N#define ADC_AnalogWatchdog_AllInjecEnable          ((u32)0x00400000)
N#define ADC_AnalogWatchdog_AllRegAllInjecEnable    ((u32)0x00C00000)
N#define ADC_AnalogWatchdog_None                    ((u32)0x00000000)
N
N#define IS_ADC_ANALOG_WATCHDOG(WATCHDOG) (((WATCHDOG) == ADC_AnalogWatchdog_SingleRegEnable) || \
N                                          ((WATCHDOG) == ADC_AnalogWatchdog_SingleInjecEnable) || \
N                                          ((WATCHDOG) == ADC_AnalogWatchdog_SingleRegOrInjecEnable) || \
N                                          ((WATCHDOG) == ADC_AnalogWatchdog_AllRegEnable) || \
N                                          ((WATCHDOG) == ADC_AnalogWatchdog_AllInjecEnable) || \
N                                          ((WATCHDOG) == ADC_AnalogWatchdog_AllRegAllInjecEnable) || \
N                                          ((WATCHDOG) == ADC_AnalogWatchdog_None))
X#define IS_ADC_ANALOG_WATCHDOG(WATCHDOG) (((WATCHDOG) == ADC_AnalogWatchdog_SingleRegEnable) ||                                           ((WATCHDOG) == ADC_AnalogWatchdog_SingleInjecEnable) ||                                           ((WATCHDOG) == ADC_AnalogWatchdog_SingleRegOrInjecEnable) ||                                           ((WATCHDOG) == ADC_AnalogWatchdog_AllRegEnable) ||                                           ((WATCHDOG) == ADC_AnalogWatchdog_AllInjecEnable) ||                                           ((WATCHDOG) == ADC_AnalogWatchdog_AllRegAllInjecEnable) ||                                           ((WATCHDOG) == ADC_AnalogWatchdog_None))
N
N/* ADC interrupts definition -------------------------------------------------*/
N#define ADC_IT_EOC                                 ((u16)0x0220)
N#define ADC_IT_AWD                                 ((u16)0x0140)
N#define ADC_IT_JEOC                                ((u16)0x0480)
N
N#define IS_ADC_IT(IT) ((((IT) & (u16)0xF81F) == 0x00) && ((IT) != 0x00))
N#define IS_ADC_GET_IT(IT) (((IT) == ADC_IT_EOC) || ((IT) == ADC_IT_AWD) || \
N                           ((IT) == ADC_IT_JEOC))
X#define IS_ADC_GET_IT(IT) (((IT) == ADC_IT_EOC) || ((IT) == ADC_IT_AWD) ||                            ((IT) == ADC_IT_JEOC))
N
N/* ADC flags definition ------------------------------------------------------*/
N#define ADC_FLAG_AWD                               ((u8)0x01)
N#define ADC_FLAG_EOC                               ((u8)0x02)
N#define ADC_FLAG_JEOC                              ((u8)0x04)
N#define ADC_FLAG_JSTRT                             ((u8)0x08)
N#define ADC_FLAG_STRT                              ((u8)0x10)
N
N#define IS_ADC_CLEAR_FLAG(FLAG) ((((FLAG) & (u8)0xE0) == 0x00) && ((FLAG) != 0x00))
N#define IS_ADC_GET_FLAG(FLAG) (((FLAG) == ADC_FLAG_AWD) || ((FLAG) == ADC_FLAG_EOC) || \
N                               ((FLAG) == ADC_FLAG_JEOC) || ((FLAG)== ADC_FLAG_JSTRT) || \
N                               ((FLAG) == ADC_FLAG_STRT))
X#define IS_ADC_GET_FLAG(FLAG) (((FLAG) == ADC_FLAG_AWD) || ((FLAG) == ADC_FLAG_EOC) ||                                ((FLAG) == ADC_FLAG_JEOC) || ((FLAG)== ADC_FLAG_JSTRT) ||                                ((FLAG) == ADC_FLAG_STRT))
N
N/* ADC thresholds ------------------------------------------------------------*/
N#define IS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFF)
N
N/* ADC injected offset -------------------------------------------------------*/
N#define IS_ADC_OFFSET(OFFSET) ((OFFSET) <= 0xFFF)
N
N/* ADC injected length -------------------------------------------------------*/
N#define IS_ADC_INJECTED_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x4))
N
N/* ADC injected rank ---------------------------------------------------------*/
N#define IS_ADC_INJECTED_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x4))
N
N/* ADC regular length --------------------------------------------------------*/
N#define IS_ADC_REGULAR_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x10))
N
N/* ADC regular rank ----------------------------------------------------------*/
N#define IS_ADC_REGULAR_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x10))
N
N/* ADC regular discontinuous mode number -------------------------------------*/
N#define IS_ADC_REGULAR_DISC_NUMBER(NUMBER) (((NUMBER) >= 0x1) && ((NUMBER) <= 0x8))
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid ADC_DeInit(ADC_TypeDef* ADCx);
Nvoid ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct);
Nvoid ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct);
Nvoid ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState);
Nvoid ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState);
Nvoid ADC_ITConfig(ADC_TypeDef* ADCx, u16 ADC_IT, FunctionalState NewState);
Nvoid ADC_ResetCalibration(ADC_TypeDef* ADCx);
NFlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx);
Nvoid ADC_StartCalibration(ADC_TypeDef* ADCx);
NFlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx);
Nvoid ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
NFlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx);
Nvoid ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, u8 Number);
Nvoid ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
Nvoid ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime);
Nvoid ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
Nu16 ADC_GetConversionValue(ADC_TypeDef* ADCx);
Nu32 ADC_GetDualModeConversionValue(void);
Nvoid ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
Nvoid ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
Nvoid ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, u32 ADC_ExternalTrigInjecConv);
Nvoid ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
Nvoid ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
NFlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx);
Nvoid ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime);
Nvoid ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, u8 Length);
Nvoid ADC_SetInjectedOffset(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel, u16 Offset);
Nu16 ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel);
Nvoid ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, u32 ADC_AnalogWatchdog);
Nvoid ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, u16 HighThreshold, u16 LowThreshold);
Nvoid ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel);
Nvoid ADC_TempSensorVrefintCmd(FunctionalState NewState);
NFlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, u8 ADC_FLAG);
Nvoid ADC_ClearFlag(ADC_TypeDef* ADCx, u8 ADC_FLAG);
NITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, u16 ADC_IT);
Nvoid ADC_ClearITPendingBit(ADC_TypeDef* ADCx, u16 ADC_IT);
N
N#endif /*__STM32F10x_ADC_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 26 "..\include\stm32f10x_lib.h" 2
N#endif /*_ADC */
N
N#ifdef _BKP
N  #include "stm32f10x_bkp.h"
L 1 "..\include\stm32f10x_bkp.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_bkp.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      BKP firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_BKP_H
N#define __STM32F10x_BKP_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/* Tamper Pin active level */
N#define BKP_TamperPinLevel_High           ((u16)0x0000)
N#define BKP_TamperPinLevel_Low            ((u16)0x0001)
N
N#define IS_BKP_TAMPER_PIN_LEVEL(LEVEL) (((LEVEL) == BKP_TamperPinLevel_High) || \
N                                        ((LEVEL) == BKP_TamperPinLevel_Low))
X#define IS_BKP_TAMPER_PIN_LEVEL(LEVEL) (((LEVEL) == BKP_TamperPinLevel_High) ||                                         ((LEVEL) == BKP_TamperPinLevel_Low))
N
N/* RTC output source to output on the Tamper pin */
N#define BKP_RTCOutputSource_None          ((u16)0x0000)
N#define BKP_RTCOutputSource_CalibClock    ((u16)0x0080)
N#define BKP_RTCOutputSource_Alarm         ((u16)0x0100)
N#define BKP_RTCOutputSource_Second        ((u16)0x0300)
N
N#define IS_BKP_RTC_OUTPUT_SOURCE(SOURCE) (((SOURCE) == BKP_RTCOutputSource_None) || \
N                                          ((SOURCE) == BKP_RTCOutputSource_CalibClock) || \
N                                          ((SOURCE) == BKP_RTCOutputSource_Alarm) || \
N                                          ((SOURCE) == BKP_RTCOutputSource_Second))
X#define IS_BKP_RTC_OUTPUT_SOURCE(SOURCE) (((SOURCE) == BKP_RTCOutputSource_None) ||                                           ((SOURCE) == BKP_RTCOutputSource_CalibClock) ||                                           ((SOURCE) == BKP_RTCOutputSource_Alarm) ||                                           ((SOURCE) == BKP_RTCOutputSource_Second))
N
N/* Data Backup Register */
N#define BKP_DR1                           ((u16)0x0004)
N#define BKP_DR2                           ((u16)0x0008)
N#define BKP_DR3                           ((u16)0x000C)
N#define BKP_DR4                           ((u16)0x0010)
N#define BKP_DR5                           ((u16)0x0014)
N#define BKP_DR6                           ((u16)0x0018)
N#define BKP_DR7                           ((u16)0x001C)
N#define BKP_DR8                           ((u16)0x0020)
N#define BKP_DR9                           ((u16)0x0024)
N#define BKP_DR10                          ((u16)0x0028)
N#define BKP_DR11                          ((u16)0x0040)
N#define BKP_DR12                          ((u16)0x0044)
N#define BKP_DR13                          ((u16)0x0048)
N#define BKP_DR14                          ((u16)0x004C)
N#define BKP_DR15                          ((u16)0x0050)
N#define BKP_DR16                          ((u16)0x0054)
N#define BKP_DR17                          ((u16)0x0058)
N#define BKP_DR18                          ((u16)0x005C)
N#define BKP_DR19                          ((u16)0x0060)
N#define BKP_DR20                          ((u16)0x0064)
N#define BKP_DR21                          ((u16)0x0068)
N#define BKP_DR22                          ((u16)0x006C)
N#define BKP_DR23                          ((u16)0x0070)
N#define BKP_DR24                          ((u16)0x0074)
N#define BKP_DR25                          ((u16)0x0078)
N#define BKP_DR26                          ((u16)0x007C)
N#define BKP_DR27                          ((u16)0x0080)
N#define BKP_DR28                          ((u16)0x0084)
N#define BKP_DR29                          ((u16)0x0088)
N#define BKP_DR30                          ((u16)0x008C)
N#define BKP_DR31                          ((u16)0x0090)
N#define BKP_DR32                          ((u16)0x0094)
N#define BKP_DR33                          ((u16)0x0098)
N#define BKP_DR34                          ((u16)0x009C)
N#define BKP_DR35                          ((u16)0x00A0)
N#define BKP_DR36                          ((u16)0x00A4)
N#define BKP_DR37                          ((u16)0x00A8)
N#define BKP_DR38                          ((u16)0x00AC)
N#define BKP_DR39                          ((u16)0x00B0)
N#define BKP_DR40                          ((u16)0x00B4)
N#define BKP_DR41                          ((u16)0x00B8)
N#define BKP_DR42                          ((u16)0x00BC)
N
N#define IS_BKP_DR(DR) (((DR) == BKP_DR1)  || ((DR) == BKP_DR2)  || ((DR) == BKP_DR3)  || \
N                       ((DR) == BKP_DR4)  || ((DR) == BKP_DR5)  || ((DR) == BKP_DR6)  || \
N                       ((DR) == BKP_DR7)  || ((DR) == BKP_DR8)  || ((DR) == BKP_DR9)  || \
N                       ((DR) == BKP_DR10) || ((DR) == BKP_DR11) || ((DR) == BKP_DR12) || \
N                       ((DR) == BKP_DR13) || ((DR) == BKP_DR14) || ((DR) == BKP_DR15) || \
N                       ((DR) == BKP_DR16) || ((DR) == BKP_DR17) || ((DR) == BKP_DR18) || \
N                       ((DR) == BKP_DR19) || ((DR) == BKP_DR20) || ((DR) == BKP_DR21) || \
N                       ((DR) == BKP_DR22) || ((DR) == BKP_DR23) || ((DR) == BKP_DR24) || \
N                       ((DR) == BKP_DR25) || ((DR) == BKP_DR26) || ((DR) == BKP_DR27) || \
N                       ((DR) == BKP_DR28) || ((DR) == BKP_DR29) || ((DR) == BKP_DR30) || \
N                       ((DR) == BKP_DR31) || ((DR) == BKP_DR32) || ((DR) == BKP_DR33) || \
N                       ((DR) == BKP_DR34) || ((DR) == BKP_DR35) || ((DR) == BKP_DR36) || \
N                       ((DR) == BKP_DR37) || ((DR) == BKP_DR38) || ((DR) == BKP_DR39) || \
N                       ((DR) == BKP_DR40) || ((DR) == BKP_DR41) || ((DR) == BKP_DR42))
X#define IS_BKP_DR(DR) (((DR) == BKP_DR1)  || ((DR) == BKP_DR2)  || ((DR) == BKP_DR3)  ||                        ((DR) == BKP_DR4)  || ((DR) == BKP_DR5)  || ((DR) == BKP_DR6)  ||                        ((DR) == BKP_DR7)  || ((DR) == BKP_DR8)  || ((DR) == BKP_DR9)  ||                        ((DR) == BKP_DR10) || ((DR) == BKP_DR11) || ((DR) == BKP_DR12) ||                        ((DR) == BKP_DR13) || ((DR) == BKP_DR14) || ((DR) == BKP_DR15) ||                        ((DR) == BKP_DR16) || ((DR) == BKP_DR17) || ((DR) == BKP_DR18) ||                        ((DR) == BKP_DR19) || ((DR) == BKP_DR20) || ((DR) == BKP_DR21) ||                        ((DR) == BKP_DR22) || ((DR) == BKP_DR23) || ((DR) == BKP_DR24) ||                        ((DR) == BKP_DR25) || ((DR) == BKP_DR26) || ((DR) == BKP_DR27) ||                        ((DR) == BKP_DR28) || ((DR) == BKP_DR29) || ((DR) == BKP_DR30) ||                        ((DR) == BKP_DR31) || ((DR) == BKP_DR32) || ((DR) == BKP_DR33) ||                        ((DR) == BKP_DR34) || ((DR) == BKP_DR35) || ((DR) == BKP_DR36) ||                        ((DR) == BKP_DR37) || ((DR) == BKP_DR38) || ((DR) == BKP_DR39) ||                        ((DR) == BKP_DR40) || ((DR) == BKP_DR41) || ((DR) == BKP_DR42))
N
N#define IS_BKP_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x7F)
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid BKP_DeInit(void);
Nvoid BKP_TamperPinLevelConfig(u16 BKP_TamperPinLevel);
Nvoid BKP_TamperPinCmd(FunctionalState NewState);
Nvoid BKP_ITConfig(FunctionalState NewState);
Nvoid BKP_RTCOutputConfig(u16 BKP_RTCOutputSource);
Nvoid BKP_SetRTCCalibrationValue(u8 CalibrationValue);
Nvoid BKP_WriteBackupRegister(u16 BKP_DR, u16 Data);
Nu16 BKP_ReadBackupRegister(u16 BKP_DR);
NFlagStatus BKP_GetFlagStatus(void);
Nvoid BKP_ClearFlag(void);
NITStatus BKP_GetITStatus(void);
Nvoid BKP_ClearITPendingBit(void);
N
N#endif /* __STM32F10x_BKP_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 30 "..\include\stm32f10x_lib.h" 2
N#endif /*_BKP */
N
N#ifdef _CAN
N  #include "stm32f10x_can.h"
L 1 "..\include\stm32f10x_can.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_can.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      CAN firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_CAN_H
N#define __STM32F10x_CAN_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* CAN init structure definition */
Ntypedef struct
N{
N  FunctionalState CAN_TTCM;
N  FunctionalState CAN_ABOM;
N  FunctionalState CAN_AWUM;
N  FunctionalState CAN_NART;
N  FunctionalState CAN_RFLM;
N  FunctionalState CAN_TXFP;
N  u8 CAN_Mode;
N  u8 CAN_SJW;
N  u8 CAN_BS1;
N  u8 CAN_BS2;
N  u16 CAN_Prescaler;
N} CAN_InitTypeDef;
N
N/* CAN filter init structure definition */
Ntypedef struct
N{
N  u8 CAN_FilterNumber;
N  u8 CAN_FilterMode;
N  u8 CAN_FilterScale;
N  u16 CAN_FilterIdHigh;
N  u16 CAN_FilterIdLow;
N  u16 CAN_FilterMaskIdHigh;
N  u16 CAN_FilterMaskIdLow;
N  u16 CAN_FilterFIFOAssignment;
N  FunctionalState CAN_FilterActivation;
N} CAN_FilterInitTypeDef;
N
N/* CAN Tx message structure definition */
Ntypedef struct
N{
N  u32 StdId;
N  u32 ExtId;
N  u8 IDE;
N  u8 RTR;
N  u8 DLC;
N  u8 Data[8];
N} CanTxMsg;
N
N/* CAN Rx message structure definition */
Ntypedef struct
N{
N  u32 StdId;
N  u32 ExtId;
N  u8 IDE;
N  u8 RTR;
N  u8 DLC;
N  u8 Data[8];
N  u8 FMI;
N} CanRxMsg;
N
N/* Exported constants --------------------------------------------------------*/
N
N/* CAN sleep constants */
N#define CANINITFAILED              ((u8)0x00) /* CAN initialization failed */
N#define CANINITOK                  ((u8)0x01) /* CAN initialization failed */
N
N/* CAN operating mode */
N#define CAN_Mode_Normal             ((u8)0x00)  /* normal mode */
N#define CAN_Mode_LoopBack           ((u8)0x01)  /* loopback mode */
N#define CAN_Mode_Silent             ((u8)0x02)  /* silent mode */
N#define CAN_Mode_Silent_LoopBack    ((u8)0x03)  /* loopback combined with silent mode */
N
N#define IS_CAN_MODE(MODE) (((MODE) == CAN_Mode_Normal) || ((MODE) == CAN_Mode_LoopBack)|| \
N                           ((MODE) == CAN_Mode_Silent) || ((MODE) == CAN_Mode_Silent_LoopBack))
X#define IS_CAN_MODE(MODE) (((MODE) == CAN_Mode_Normal) || ((MODE) == CAN_Mode_LoopBack)||                            ((MODE) == CAN_Mode_Silent) || ((MODE) == CAN_Mode_Silent_LoopBack))
N
N/* CAN synchronisation jump width */
N#define CAN_SJW_1tq                 ((u8)0x00)  /* 1 time quantum */
N#define CAN_SJW_2tq                 ((u8)0x01)  /* 2 time quantum */
N#define CAN_SJW_3tq                 ((u8)0x02)  /* 3 time quantum */
N#define CAN_SJW_4tq                 ((u8)0x03)  /* 4 time quantum */
N
N#define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1tq) || ((SJW) == CAN_SJW_2tq)|| \
N                         ((SJW) == CAN_SJW_3tq) || ((SJW) == CAN_SJW_4tq))
X#define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1tq) || ((SJW) == CAN_SJW_2tq)||                          ((SJW) == CAN_SJW_3tq) || ((SJW) == CAN_SJW_4tq))
N
N/* time quantum in bit segment 1 */
N#define CAN_BS1_1tq                 ((u8)0x00)  /* 1 time quantum */
N#define CAN_BS1_2tq                 ((u8)0x01)  /* 2 time quantum */
N#define CAN_BS1_3tq                 ((u8)0x02)  /* 3 time quantum */
N#define CAN_BS1_4tq                 ((u8)0x03)  /* 4 time quantum */
N#define CAN_BS1_5tq                 ((u8)0x04)  /* 5 time quantum */
N#define CAN_BS1_6tq                 ((u8)0x05)  /* 6 time quantum */
N#define CAN_BS1_7tq                 ((u8)0x06)  /* 7 time quantum */
N#define CAN_BS1_8tq                 ((u8)0x07)  /* 8 time quantum */
N#define CAN_BS1_9tq                 ((u8)0x08)  /* 9 time quantum */
N#define CAN_BS1_10tq                ((u8)0x09)  /* 10 time quantum */
N#define CAN_BS1_11tq                ((u8)0x0A)  /* 11 time quantum */
N#define CAN_BS1_12tq                ((u8)0x0B)  /* 12 time quantum */
N#define CAN_BS1_13tq                ((u8)0x0C)  /* 13 time quantum */
N#define CAN_BS1_14tq                ((u8)0x0D)  /* 14 time quantum */
N#define CAN_BS1_15tq                ((u8)0x0E)  /* 15 time quantum */
N#define CAN_BS1_16tq                ((u8)0x0F)  /* 16 time quantum */
N
N#define IS_CAN_BS1(BS1) ((BS1) <= CAN_BS1_16tq)
N
N/* time quantum in bit segment 2 */
N#define CAN_BS2_1tq                 ((u8)0x00)  /* 1 time quantum */
N#define CAN_BS2_2tq                 ((u8)0x01)  /* 2 time quantum */
N#define CAN_BS2_3tq                 ((u8)0x02)  /* 3 time quantum */
N#define CAN_BS2_4tq                 ((u8)0x03)  /* 4 time quantum */
N#define CAN_BS2_5tq                 ((u8)0x04)  /* 5 time quantum */
N#define CAN_BS2_6tq                 ((u8)0x05)  /* 6 time quantum */
N#define CAN_BS2_7tq                 ((u8)0x06)  /* 7 time quantum */
N#define CAN_BS2_8tq                 ((u8)0x07)  /* 8 time quantum */
N
N#define IS_CAN_BS2(BS2) ((BS2) <= CAN_BS2_8tq)
N
N/* CAN clock prescaler */
N#define IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1) && ((PRESCALER) <= 1024))
N
N/* CAN filter number */
N#define IS_CAN_FILTER_NUMBER(NUMBER) ((NUMBER) <= 13)
N
N/* CAN filter mode */
N#define CAN_FilterMode_IdMask       ((u8)0x00)  /* id/mask mode */
N#define CAN_FilterMode_IdList       ((u8)0x01)  /* identifier list mode */
N
N#define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FilterMode_IdMask) || \
N                                  ((MODE) == CAN_FilterMode_IdList))
X#define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FilterMode_IdMask) ||                                   ((MODE) == CAN_FilterMode_IdList))
N
N/* CAN filter scale */
N#define CAN_FilterScale_16bit       ((u8)0x00) /* 16-bit filter scale */
N#define CAN_FilterScale_32bit       ((u8)0x01) /* 2-bit filter scale */
N
N#define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FilterScale_16bit) || \
N                                    ((SCALE) == CAN_FilterScale_32bit))
X#define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FilterScale_16bit) ||                                     ((SCALE) == CAN_FilterScale_32bit))
N
N/* CAN filter FIFO assignation */
N#define CAN_FilterFIFO0             ((u8)0x00)  /* Filter FIFO 0 assignment for filter x */
N#define CAN_FilterFIFO1             ((u8)0x01)  /* Filter FIFO 1 assignment for filter x */
N
N#define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FilterFIFO0) || \
N                                  ((FIFO) == CAN_FilterFIFO1))
X#define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FilterFIFO0) ||                                   ((FIFO) == CAN_FilterFIFO1))
N
N/* CAN Tx */
N#define IS_CAN_TRANSMITMAILBOX(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= ((u8)0x02))
N#define IS_CAN_STDID(STDID)   ((STDID) <= ((u32)0x7FF))
N#define IS_CAN_EXTID(EXTID)   ((EXTID) <= ((u32)0x1FFFFFFF))
N#define IS_CAN_DLC(DLC)       ((DLC) <= ((u8)0x08))
N
N/* CAN identifier type */
N#define CAN_ID_STD                 ((u32)0x00000000)  /* Standard Id */
N#define CAN_ID_EXT                 ((u32)0x00000004)  /* Extended Id */
N
N#define IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_ID_STD) || ((IDTYPE) == CAN_ID_EXT))
N
N/* CAN remote transmission request */
N#define CAN_RTR_DATA                ((u32)0x00000000)  /* Data frame */
N#define CAN_RTR_REMOTE              ((u32)0x00000002)  /* Remote frame */
N
N#define IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_DATA) || ((RTR) == CAN_RTR_REMOTE))
N
N/* CAN transmit constants */
N#define CANTXFAILED                 ((u8)0x00) /* CAN transmission failed */
N#define CANTXOK                     ((u8)0x01) /* CAN transmission succeeded */
N#define CANTXPENDING                ((u8)0x02) /* CAN transmission pending */
N#define CAN_NO_MB                   ((u8)0x04) /* CAN cell did not provide an empty mailbox */
N
N/* CAN receive FIFO number constants */
N#define CAN_FIFO0                 ((u8)0x00) /* CAN FIFO0 used to receive */
N#define CAN_FIFO1                 ((u8)0x01) /* CAN FIFO1 used to receive */
N
N#define IS_CAN_FIFO(FIFO) (((FIFO) == CAN_FIFO0) || ((FIFO) == CAN_FIFO1))
N
N/* CAN sleep constants */
N#define CANSLEEPFAILED              ((u8)0x00) /* CAN did not enter the sleep mode */
N#define CANSLEEPOK                  ((u8)0x01) /* CAN entered the sleep mode */
N
N/* CAN wake up constants */
N#define CANWAKEUPFAILED             ((u8)0x00) /* CAN did not leave the sleep mode */
N#define CANWAKEUPOK                 ((u8)0x01) /* CAN leaved the sleep mode */
N
N/* CAN flags */
N#define CAN_FLAG_EWG                ((u32)0x00000001) /* Error Warning Flag */
N#define CAN_FLAG_EPV                ((u32)0x00000002) /* Error Passive Flag */
N#define CAN_FLAG_BOF                ((u32)0x00000004) /* Bus-Off Flag */
N
N#define IS_CAN_FLAG(FLAG) (((FLAG) == CAN_FLAG_EWG) || ((FLAG) == CAN_FLAG_EPV) ||\
N                           ((FLAG) == CAN_FLAG_BOF))
X#define IS_CAN_FLAG(FLAG) (((FLAG) == CAN_FLAG_EWG) || ((FLAG) == CAN_FLAG_EPV) ||                           ((FLAG) == CAN_FLAG_BOF))
N
N/* CAN interrupts */
N#define CAN_IT_RQCP0                ((u32)0x00000005) /* Request completed mailbox 0 */
N#define CAN_IT_RQCP1                ((u32)0x00000006) /* Request completed mailbox 1 */
N#define CAN_IT_RQCP2                ((u32)0x00000007) /* Request completed mailbox 2 */
N#define CAN_IT_TME                  ((u32)0x00000001) /* Transmit mailbox empty */
N#define CAN_IT_FMP0                 ((u32)0x00000002) /* FIFO 0 message pending */
N#define CAN_IT_FF0                  ((u32)0x00000004) /* FIFO 0 full */
N#define CAN_IT_FOV0                 ((u32)0x00000008) /* FIFO 0 overrun */
N#define CAN_IT_FMP1                 ((u32)0x00000010) /* FIFO 1 message pending */
N#define CAN_IT_FF1                  ((u32)0x00000020) /* FIFO 1 full */
N#define CAN_IT_FOV1                 ((u32)0x00000040) /* FIFO 1 overrun */
N#define CAN_IT_EWG                  ((u32)0x00000100) /* Error warning */
N#define CAN_IT_EPV                  ((u32)0x00000200) /* Error passive */
N#define CAN_IT_BOF                  ((u32)0x00000400) /* Bus-off */
N#define CAN_IT_LEC                  ((u32)0x00000800) /* Last error code */
N#define CAN_IT_ERR                  ((u32)0x00008000) /* Error */
N#define CAN_IT_WKU                  ((u32)0x00010000) /* Wake-up */
N#define CAN_IT_SLK                  ((u32)0x00020000) /* Sleep */
N
N#define IS_CAN_ITConfig(IT) (((IT) == CAN_IT_TME)   || ((IT) == CAN_IT_FMP0)  ||\
N                             ((IT) == CAN_IT_FF0)   || ((IT) == CAN_IT_FOV0)  ||\
N                             ((IT) == CAN_IT_FMP1)  || ((IT) == CAN_IT_FF1)   ||\
N                             ((IT) == CAN_IT_FOV1)  || ((IT) == CAN_IT_EWG)   ||\
N                             ((IT) == CAN_IT_EPV)   || ((IT) == CAN_IT_BOF)   ||\
N                             ((IT) == CAN_IT_LEC)   || ((IT) == CAN_IT_ERR)   ||\
N                             ((IT) == CAN_IT_WKU)   || ((IT) == CAN_IT_SLK))
X#define IS_CAN_ITConfig(IT) (((IT) == CAN_IT_TME)   || ((IT) == CAN_IT_FMP0)  ||                             ((IT) == CAN_IT_FF0)   || ((IT) == CAN_IT_FOV0)  ||                             ((IT) == CAN_IT_FMP1)  || ((IT) == CAN_IT_FF1)   ||                             ((IT) == CAN_IT_FOV1)  || ((IT) == CAN_IT_EWG)   ||                             ((IT) == CAN_IT_EPV)   || ((IT) == CAN_IT_BOF)   ||                             ((IT) == CAN_IT_LEC)   || ((IT) == CAN_IT_ERR)   ||                             ((IT) == CAN_IT_WKU)   || ((IT) == CAN_IT_SLK))
N
N#define IS_CAN_ITStatus(IT) (((IT) == CAN_IT_RQCP0)  || ((IT) == CAN_IT_RQCP1)  ||\
N                             ((IT) == CAN_IT_RQCP2)  || ((IT) == CAN_IT_FF0)    ||\
N                             ((IT) == CAN_IT_FOV0)   || ((IT) == CAN_IT_FF1)    ||\
N                             ((IT) == CAN_IT_FOV1)   || ((IT) == CAN_IT_EWG)    ||\
N                             ((IT) == CAN_IT_EPV)    || ((IT) == CAN_IT_BOF)    ||\
N                             ((IT) == CAN_IT_WKU)    || ((IT) == CAN_IT_SLK))
X#define IS_CAN_ITStatus(IT) (((IT) == CAN_IT_RQCP0)  || ((IT) == CAN_IT_RQCP1)  ||                             ((IT) == CAN_IT_RQCP2)  || ((IT) == CAN_IT_FF0)    ||                             ((IT) == CAN_IT_FOV0)   || ((IT) == CAN_IT_FF1)    ||                             ((IT) == CAN_IT_FOV1)   || ((IT) == CAN_IT_EWG)    ||                             ((IT) == CAN_IT_EPV)    || ((IT) == CAN_IT_BOF)    ||                             ((IT) == CAN_IT_WKU)    || ((IT) == CAN_IT_SLK))
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported function protypes ----------------------------------------------- */
Nvoid CAN_DeInit(void);
Nu8 CAN_Init(CAN_InitTypeDef* CAN_InitStruct);
Nvoid CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct);
Nvoid CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct);
Nvoid CAN_ITConfig(u32 CAN_IT, FunctionalState NewState);
Nu8 CAN_Transmit(CanTxMsg* TxMessage);
Nu8 CAN_TransmitStatus(u8 TransmitMailbox);
Nvoid CAN_CancelTransmit(u8 Mailbox);
Nvoid CAN_FIFORelease(u8 FIFONumber);
Nu8 CAN_MessagePending(u8 FIFONumber);
Nvoid CAN_Receive(u8 FIFONumber, CanRxMsg* RxMessage);
Nu8 CAN_Sleep(void);
Nu8 CAN_WakeUp(void);
NFlagStatus CAN_GetFlagStatus(u32 CAN_FLAG);
Nvoid CAN_ClearFlag(u32 CAN_FLAG);
NITStatus CAN_GetITStatus(u32 CAN_IT);
Nvoid CAN_ClearITPendingBit(u32 CAN_IT);
N
N#endif /* __STM32F10x_CAN_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 34 "..\include\stm32f10x_lib.h" 2
N#endif /*_CAN */
N
N#ifdef _CRC
N  #include "stm32f10x_crc.h"
L 1 "..\include\stm32f10x_crc.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_crc.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      CRC firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_CRC_H
N#define __STM32F10x_CRC_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid CRC_ResetDR(void);
Nu32 CRC_CalcCRC(u32 Data);
Nu32 CRC_CalcBlockCRC(u32 pBuffer[], u32 BufferLength);
Nu32 CRC_GetCRC(void);
Nvoid CRC_SetIDRegister(u8 IDValue);
Nu8 CRC_GetIDRegister(void);
N
N#endif /* __STM32F10x_CRC_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 38 "..\include\stm32f10x_lib.h" 2
N#endif /*_CRC */
N
N#ifdef _DAC
N  #include "stm32f10x_dac.h"
L 1 "..\include\stm32f10x_dac.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_dac.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      DAC firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_DAC_H
N#define __STM32F10x_DAC_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* DAC Init structure definition */
Ntypedef struct
N{
N  u32 DAC_Trigger;
N  u32 DAC_WaveGeneration;
N  u32 DAC_LFSRUnmask_TriangleAmplitude;
N  u32 DAC_OutputBuffer; 
N}DAC_InitTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N/* DAC trigger selection */
N#define DAC_Trigger_None                   ((u32)0x00000000)
N#define DAC_Trigger_T6_TRGO                ((u32)0x00000004)
N#define DAC_Trigger_T8_TRGO                ((u32)0x0000000C)
N#define DAC_Trigger_T7_TRGO                ((u32)0x00000014)
N#define DAC_Trigger_T5_TRGO                ((u32)0x0000001C)
N#define DAC_Trigger_T2_TRGO                ((u32)0x00000024)
N#define DAC_Trigger_T4_TRGO                ((u32)0x0000002C)
N#define DAC_Trigger_Ext_IT9                ((u32)0x00000034)
N#define DAC_Trigger_Software               ((u32)0x0000003C)
N
N#define IS_DAC_TRIGGER(TRIGGER) (((TRIGGER) == DAC_Trigger_None) || \
N                                 ((TRIGGER) == DAC_Trigger_T6_TRGO) || \
N                                 ((TRIGGER) == DAC_Trigger_T8_TRGO) || \
N                                 ((TRIGGER) == DAC_Trigger_T7_TRGO) || \
N                                 ((TRIGGER) == DAC_Trigger_T5_TRGO) || \
N                                 ((TRIGGER) == DAC_Trigger_T2_TRGO) || \
N                                 ((TRIGGER) == DAC_Trigger_T4_TRGO) || \
N                                 ((TRIGGER) == DAC_Trigger_Ext_IT9) || \
N                                 ((TRIGGER) == DAC_Trigger_Software))
X#define IS_DAC_TRIGGER(TRIGGER) (((TRIGGER) == DAC_Trigger_None) ||                                  ((TRIGGER) == DAC_Trigger_T6_TRGO) ||                                  ((TRIGGER) == DAC_Trigger_T8_TRGO) ||                                  ((TRIGGER) == DAC_Trigger_T7_TRGO) ||                                  ((TRIGGER) == DAC_Trigger_T5_TRGO) ||                                  ((TRIGGER) == DAC_Trigger_T2_TRGO) ||                                  ((TRIGGER) == DAC_Trigger_T4_TRGO) ||                                  ((TRIGGER) == DAC_Trigger_Ext_IT9) ||                                  ((TRIGGER) == DAC_Trigger_Software))
N
N/* DAC wave generation */
N#define DAC_WaveGeneration_None            ((u32)0x00000000)
N#define DAC_WaveGeneration_Noise           ((u32)0x00000040)
N#define DAC_WaveGeneration_Triangle        ((u32)0x00000080)
N
N#define IS_DAC_GENERATE_WAVE(WAVE) (((WAVE) == DAC_WaveGeneration_None) || \
N                                    ((WAVE) == DAC_WaveGeneration_Noise) || \
N                                    ((WAVE) == DAC_WaveGeneration_Triangle))
X#define IS_DAC_GENERATE_WAVE(WAVE) (((WAVE) == DAC_WaveGeneration_None) ||                                     ((WAVE) == DAC_WaveGeneration_Noise) ||                                     ((WAVE) == DAC_WaveGeneration_Triangle))
N
N/* DAC noise wave generation mask / triangle wave generation max amplitude */
N#define DAC_LFSRUnmask_Bit0                ((u32)0x00000000)
N#define DAC_LFSRUnmask_Bits1_0             ((u32)0x00000100)
N#define DAC_LFSRUnmask_Bits2_0             ((u32)0x00000200)
N#define DAC_LFSRUnmask_Bits3_0             ((u32)0x00000300)
N#define DAC_LFSRUnmask_Bits4_0             ((u32)0x00000400)
N#define DAC_LFSRUnmask_Bits5_0             ((u32)0x00000500)
N#define DAC_LFSRUnmask_Bits6_0             ((u32)0x00000600)
N#define DAC_LFSRUnmask_Bits7_0             ((u32)0x00000700)
N#define DAC_LFSRUnmask_Bits8_0             ((u32)0x00000800)
N#define DAC_LFSRUnmask_Bits9_0             ((u32)0x00000900)
N#define DAC_LFSRUnmask_Bits10_0            ((u32)0x00000A00)
N#define DAC_LFSRUnmask_Bits11_0            ((u32)0x00000B00)
N
N#define DAC_TriangleAmplitude_1            ((u32)0x00000000)
N#define DAC_TriangleAmplitude_3            ((u32)0x00000100)
N#define DAC_TriangleAmplitude_7            ((u32)0x00000200)
N#define DAC_TriangleAmplitude_15           ((u32)0x00000300)
N#define DAC_TriangleAmplitude_31           ((u32)0x00000400)
N#define DAC_TriangleAmplitude_63           ((u32)0x00000500)
N#define DAC_TriangleAmplitude_127          ((u32)0x00000600)
N#define DAC_TriangleAmplitude_255          ((u32)0x00000700)
N#define DAC_TriangleAmplitude_511          ((u32)0x00000800)
N#define DAC_TriangleAmplitude_1023         ((u32)0x00000900)
N#define DAC_TriangleAmplitude_2047         ((u32)0x00000A00)
N#define DAC_TriangleAmplitude_4095         ((u32)0x00000B00)
N
N#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(VALUE) (((VALUE) == DAC_LFSRUnmask_Bit0) || \
N                                                      ((VALUE) == DAC_LFSRUnmask_Bits1_0) || \
N                                                      ((VALUE) == DAC_LFSRUnmask_Bits2_0) || \
N                                                      ((VALUE) == DAC_LFSRUnmask_Bits3_0) || \
N                                                      ((VALUE) == DAC_LFSRUnmask_Bits4_0) || \
N                                                      ((VALUE) == DAC_LFSRUnmask_Bits5_0) || \
N                                                      ((VALUE) == DAC_LFSRUnmask_Bits6_0) || \
N                                                      ((VALUE) == DAC_LFSRUnmask_Bits7_0) || \
N                                                      ((VALUE) == DAC_LFSRUnmask_Bits8_0) || \
N                                                      ((VALUE) == DAC_LFSRUnmask_Bits9_0) || \
N                                                      ((VALUE) == DAC_LFSRUnmask_Bits10_0) || \
N                                                      ((VALUE) == DAC_LFSRUnmask_Bits11_0) || \
N                                                      ((VALUE) == DAC_TriangleAmplitude_1) || \
N                                                      ((VALUE) == DAC_TriangleAmplitude_3) || \
N                                                      ((VALUE) == DAC_TriangleAmplitude_7) || \
N                                                      ((VALUE) == DAC_TriangleAmplitude_15) || \
N                                                      ((VALUE) == DAC_TriangleAmplitude_31) || \
N                                                      ((VALUE) == DAC_TriangleAmplitude_63) || \
N                                                      ((VALUE) == DAC_TriangleAmplitude_127) || \
N                                                      ((VALUE) == DAC_TriangleAmplitude_255) || \
N                                                      ((VALUE) == DAC_TriangleAmplitude_511) || \
N                                                      ((VALUE) == DAC_TriangleAmplitude_1023) || \
N                                                      ((VALUE) == DAC_TriangleAmplitude_2047) || \
N                                                      ((VALUE) == DAC_TriangleAmplitude_4095))
X#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(VALUE) (((VALUE) == DAC_LFSRUnmask_Bit0) ||                                                       ((VALUE) == DAC_LFSRUnmask_Bits1_0) ||                                                       ((VALUE) == DAC_LFSRUnmask_Bits2_0) ||                                                       ((VALUE) == DAC_LFSRUnmask_Bits3_0) ||                                                       ((VALUE) == DAC_LFSRUnmask_Bits4_0) ||                                                       ((VALUE) == DAC_LFSRUnmask_Bits5_0) ||                                                       ((VALUE) == DAC_LFSRUnmask_Bits6_0) ||                                                       ((VALUE) == DAC_LFSRUnmask_Bits7_0) ||                                                       ((VALUE) == DAC_LFSRUnmask_Bits8_0) ||                                                       ((VALUE) == DAC_LFSRUnmask_Bits9_0) ||                                                       ((VALUE) == DAC_LFSRUnmask_Bits10_0) ||                                                       ((VALUE) == DAC_LFSRUnmask_Bits11_0) ||                                                       ((VALUE) == DAC_TriangleAmplitude_1) ||                                                       ((VALUE) == DAC_TriangleAmplitude_3) ||                                                       ((VALUE) == DAC_TriangleAmplitude_7) ||                                                       ((VALUE) == DAC_TriangleAmplitude_15) ||                                                       ((VALUE) == DAC_TriangleAmplitude_31) ||                                                       ((VALUE) == DAC_TriangleAmplitude_63) ||                                                       ((VALUE) == DAC_TriangleAmplitude_127) ||                                                       ((VALUE) == DAC_TriangleAmplitude_255) ||                                                       ((VALUE) == DAC_TriangleAmplitude_511) ||                                                       ((VALUE) == DAC_TriangleAmplitude_1023) ||                                                       ((VALUE) == DAC_TriangleAmplitude_2047) ||                                                       ((VALUE) == DAC_TriangleAmplitude_4095))
N
N/* DAC output buffer */
N#define DAC_OutputBuffer_Enable            ((u32)0x00000000)
N#define DAC_OutputBuffer_Disable           ((u32)0x00000002)
N
N#define IS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OutputBuffer_Enable) || \
N                                           ((STATE) == DAC_OutputBuffer_Disable))
X#define IS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OutputBuffer_Enable) ||                                            ((STATE) == DAC_OutputBuffer_Disable))
N
N/* DAC Channel selection */
N#define DAC_Channel_1                      ((u32)0x00000000)
N#define DAC_Channel_2                      ((u32)0x00000010)
N
N#define IS_DAC_CHANNEL(CHANNEL) (((CHANNEL) == DAC_Channel_1) || \
N                                 ((CHANNEL) == DAC_Channel_2))
X#define IS_DAC_CHANNEL(CHANNEL) (((CHANNEL) == DAC_Channel_1) ||                                  ((CHANNEL) == DAC_Channel_2))
N
N/* DAC data alignement */
N#define DAC_Align_12b_R                    ((u32)0x00000000)
N#define DAC_Align_12b_L                    ((u32)0x00000004)
N#define DAC_Align_8b_R                     ((u32)0x00000008)
N
N#define IS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_Align_12b_R) || \
N                             ((ALIGN) == DAC_Align_12b_L) || \
N                             ((ALIGN) == DAC_Align_8b_R))
X#define IS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_Align_12b_R) ||                              ((ALIGN) == DAC_Align_12b_L) ||                              ((ALIGN) == DAC_Align_8b_R))
N
N/* DAC wave generation */
N#define DAC_Wave_Noise                     ((u32)0x00000040)
N#define DAC_Wave_Triangle                  ((u32)0x00000080)
N
N#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_Wave_Noise) || \
N                           ((WAVE) == DAC_Wave_Triangle))
X#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_Wave_Noise) ||                            ((WAVE) == DAC_Wave_Triangle))
N
N/* DAC data ------------------------------------------------------------------*/
N#define IS_DAC_DATA(DATA) ((DATA) <= 0xFFF0) 
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions --------------------------------------------------------*/
Nvoid DAC_DeInit(void);
Nvoid DAC_Init(u32 DAC_Channel, DAC_InitTypeDef* DAC_InitStruct);
Nvoid DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct);
Nvoid DAC_Cmd(u32 DAC_Channel, FunctionalState NewState);
Nvoid DAC_DMACmd(u32 DAC_Channel, FunctionalState NewState);
Nvoid DAC_SoftwareTriggerCmd(u32 DAC_Channel, FunctionalState NewState);
Nvoid DAC_DualSoftwareTriggerCmd(FunctionalState NewState);
Nvoid DAC_WaveGenerationCmd(u32 DAC_Channel, u32 DAC_Wave, FunctionalState NewState);
Nvoid DAC_SetChannel1Data(u32 DAC_Align, u16 Data);
Nvoid DAC_SetChannel2Data(u32 DAC_Align, u16 Data);
Nvoid DAC_SetDualChannelData(u32 DAC_Align, u16 Data2, u16 Data1);
Nu16 DAC_GetDataOutputValue(u32 DAC_Channel);
N
N#endif /*__STM32F10x_DAC_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 42 "..\include\stm32f10x_lib.h" 2
N#endif /*_DAC */
N
N#ifdef _DBGMCU
N  #include "stm32f10x_dbgmcu.h"
L 1 "..\include\stm32f10x_dbgmcu.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_dbgmcu.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      DBGMCU firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_DBGMCU_H
N#define __STM32F10x_DBGMCU_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N#define DBGMCU_SLEEP                 ((u32)0x00000001)
N#define DBGMCU_STOP                  ((u32)0x00000002)
N#define DBGMCU_STANDBY               ((u32)0x00000004)
N#define DBGMCU_IWDG_STOP             ((u32)0x00000100)
N#define DBGMCU_WWDG_STOP             ((u32)0x00000200)
N#define DBGMCU_TIM1_STOP             ((u32)0x00000400)
N#define DBGMCU_TIM2_STOP             ((u32)0x00000800)
N#define DBGMCU_TIM3_STOP             ((u32)0x00001000)
N#define DBGMCU_TIM4_STOP             ((u32)0x00002000)
N#define DBGMCU_CAN_STOP              ((u32)0x00004000)
N#define DBGMCU_I2C1_SMBUS_TIMEOUT    ((u32)0x00008000)
N#define DBGMCU_I2C2_SMBUS_TIMEOUT    ((u32)0x00010000)
N#define DBGMCU_TIM5_STOP             ((u32)0x00020000)
N#define DBGMCU_TIM6_STOP             ((u32)0x00040000)
N#define DBGMCU_TIM7_STOP             ((u32)0x00080000)
N#define DBGMCU_TIM8_STOP             ((u32)0x00100000)
N                                           
N#define IS_DBGMCU_PERIPH(PERIPH) ((((PERIPH) & 0xFFE000F8) == 0x00) && ((PERIPH) != 0x00))
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nu32 DBGMCU_GetREVID(void);
Nu32 DBGMCU_GetDEVID(void);
Nvoid DBGMCU_Config(u32 DBGMCU_Periph, FunctionalState NewState);
N
N#endif /* __STM32F10x_DBGMCU_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
N
N
L 46 "..\include\stm32f10x_lib.h" 2
N#endif /*_DBGMCU */
N
N#ifdef _DMA
N  #include "stm32f10x_dma.h"
L 1 "..\include\stm32f10x_dma.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_dma.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      DMA firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_DMA_H
N#define __STM32F10x_DMA_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* DMA Init structure definition */
Ntypedef struct
N{
N  u32 DMA_PeripheralBaseAddr;
N  u32 DMA_MemoryBaseAddr;
N  u32 DMA_DIR;
N  u32 DMA_BufferSize;
N  u32 DMA_PeripheralInc;
N  u32 DMA_MemoryInc;
N  u32 DMA_PeripheralDataSize;
N  u32 DMA_MemoryDataSize;
N  u32 DMA_Mode;
N  u32 DMA_Priority;
N  u32 DMA_M2M;
N}DMA_InitTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N#define IS_DMA_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == DMA1_Channel1_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == DMA1_Channel2_BASE)  || \
N                                   ((*(u32*)&(PERIPH)) == DMA1_Channel3_BASE)  || \
N                                   ((*(u32*)&(PERIPH)) == DMA1_Channel4_BASE)  || \
N                                   ((*(u32*)&(PERIPH)) == DMA1_Channel5_BASE)  || \
N                                   ((*(u32*)&(PERIPH)) == DMA1_Channel6_BASE)  || \
N                                   ((*(u32*)&(PERIPH)) == DMA1_Channel7_BASE)  || \
N                                   ((*(u32*)&(PERIPH)) == DMA2_Channel1_BASE)  || \
N                                   ((*(u32*)&(PERIPH)) == DMA2_Channel2_BASE)  || \
N                                   ((*(u32*)&(PERIPH)) == DMA2_Channel3_BASE)  || \
N                                   ((*(u32*)&(PERIPH)) == DMA2_Channel4_BASE)  || \
N                                   ((*(u32*)&(PERIPH)) == DMA2_Channel5_BASE))
X#define IS_DMA_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == DMA1_Channel1_BASE) ||                                    ((*(u32*)&(PERIPH)) == DMA1_Channel2_BASE)  ||                                    ((*(u32*)&(PERIPH)) == DMA1_Channel3_BASE)  ||                                    ((*(u32*)&(PERIPH)) == DMA1_Channel4_BASE)  ||                                    ((*(u32*)&(PERIPH)) == DMA1_Channel5_BASE)  ||                                    ((*(u32*)&(PERIPH)) == DMA1_Channel6_BASE)  ||                                    ((*(u32*)&(PERIPH)) == DMA1_Channel7_BASE)  ||                                    ((*(u32*)&(PERIPH)) == DMA2_Channel1_BASE)  ||                                    ((*(u32*)&(PERIPH)) == DMA2_Channel2_BASE)  ||                                    ((*(u32*)&(PERIPH)) == DMA2_Channel3_BASE)  ||                                    ((*(u32*)&(PERIPH)) == DMA2_Channel4_BASE)  ||                                    ((*(u32*)&(PERIPH)) == DMA2_Channel5_BASE))
N
N/* DMA data transfer direction -----------------------------------------------*/
N#define DMA_DIR_PeripheralDST              ((u32)0x00000010)
N#define DMA_DIR_PeripheralSRC              ((u32)0x00000000)
N
N#define IS_DMA_DIR(DIR) (((DIR) == DMA_DIR_PeripheralDST) || \
N                         ((DIR) == DMA_DIR_PeripheralSRC))
X#define IS_DMA_DIR(DIR) (((DIR) == DMA_DIR_PeripheralDST) ||                          ((DIR) == DMA_DIR_PeripheralSRC))
N
N/* DMA peripheral incremented mode -------------------------------------------*/
N#define DMA_PeripheralInc_Enable           ((u32)0x00000040)
N#define DMA_PeripheralInc_Disable          ((u32)0x00000000)
N
N#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PeripheralInc_Enable) || \
N                                            ((STATE) == DMA_PeripheralInc_Disable))
X#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PeripheralInc_Enable) ||                                             ((STATE) == DMA_PeripheralInc_Disable))
N
N/* DMA memory incremented mode -----------------------------------------------*/
N#define DMA_MemoryInc_Enable               ((u32)0x00000080)
N#define DMA_MemoryInc_Disable              ((u32)0x00000000)
N
N#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MemoryInc_Enable) || \
N                                        ((STATE) == DMA_MemoryInc_Disable))
X#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MemoryInc_Enable) ||                                         ((STATE) == DMA_MemoryInc_Disable))
N
N/* DMA peripheral data size --------------------------------------------------*/
N#define DMA_PeripheralDataSize_Byte        ((u32)0x00000000)
N#define DMA_PeripheralDataSize_HalfWord    ((u32)0x00000100)
N#define DMA_PeripheralDataSize_Word        ((u32)0x00000200)
N
N#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PeripheralDataSize_Byte) || \
N                                           ((SIZE) == DMA_PeripheralDataSize_HalfWord) || \
N                                           ((SIZE) == DMA_PeripheralDataSize_Word))
X#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PeripheralDataSize_Byte) ||                                            ((SIZE) == DMA_PeripheralDataSize_HalfWord) ||                                            ((SIZE) == DMA_PeripheralDataSize_Word))
N
N/* DMA memory data size ------------------------------------------------------*/
N#define DMA_MemoryDataSize_Byte            ((u32)0x00000000)
N#define DMA_MemoryDataSize_HalfWord        ((u32)0x00000400)
N#define DMA_MemoryDataSize_Word            ((u32)0x00000800)
N
N#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MemoryDataSize_Byte) || \
N                                       ((SIZE) == DMA_MemoryDataSize_HalfWord) || \
N                                       ((SIZE) == DMA_MemoryDataSize_Word))
X#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MemoryDataSize_Byte) ||                                        ((SIZE) == DMA_MemoryDataSize_HalfWord) ||                                        ((SIZE) == DMA_MemoryDataSize_Word))
N
N/* DMA circular/normal mode --------------------------------------------------*/
N#define DMA_Mode_Circular                  ((u32)0x00000020)
N#define DMA_Mode_Normal                    ((u32)0x00000000)
N
N#define IS_DMA_MODE(MODE) (((MODE) == DMA_Mode_Circular) || ((MODE) == DMA_Mode_Normal))
N
N/* DMA priority level --------------------------------------------------------*/
N#define DMA_Priority_VeryHigh              ((u32)0x00003000)
N#define DMA_Priority_High                  ((u32)0x00002000)
N#define DMA_Priority_Medium                ((u32)0x00001000)
N#define DMA_Priority_Low                   ((u32)0x00000000)
N
N#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_Priority_VeryHigh) || \
N                                   ((PRIORITY) == DMA_Priority_High) || \
N                                   ((PRIORITY) == DMA_Priority_Medium) || \
N                                   ((PRIORITY) == DMA_Priority_Low))
X#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_Priority_VeryHigh) ||                                    ((PRIORITY) == DMA_Priority_High) ||                                    ((PRIORITY) == DMA_Priority_Medium) ||                                    ((PRIORITY) == DMA_Priority_Low))
N
N/* DMA memory to memory ------------------------------------------------------*/
N#define DMA_M2M_Enable                     ((u32)0x00004000)
N#define DMA_M2M_Disable                    ((u32)0x00000000)
N
N#define IS_DMA_M2M_STATE(STATE) (((STATE) == DMA_M2M_Enable) || ((STATE) == DMA_M2M_Disable))
N
N/* DMA interrupts definition -------------------------------------------------*/
N#define DMA_IT_TC                          ((u32)0x00000002)
N#define DMA_IT_HT                          ((u32)0x00000004)
N#define DMA_IT_TE                          ((u32)0x00000008)
N
N#define IS_DMA_CONFIG_IT(IT) ((((IT) & 0xFFFFFFF1) == 0x00) && ((IT) != 0x00))
N
N/* For DMA1 */
N#define DMA1_IT_GL1                        ((u32)0x00000001)
N#define DMA1_IT_TC1                        ((u32)0x00000002)
N#define DMA1_IT_HT1                        ((u32)0x00000004)
N#define DMA1_IT_TE1                        ((u32)0x00000008)
N#define DMA1_IT_GL2                        ((u32)0x00000010)
N#define DMA1_IT_TC2                        ((u32)0x00000020)
N#define DMA1_IT_HT2                        ((u32)0x00000040)
N#define DMA1_IT_TE2                        ((u32)0x00000080)
N#define DMA1_IT_GL3                        ((u32)0x00000100)
N#define DMA1_IT_TC3                        ((u32)0x00000200)
N#define DMA1_IT_HT3                        ((u32)0x00000400)
N#define DMA1_IT_TE3                        ((u32)0x00000800)
N#define DMA1_IT_GL4                        ((u32)0x00001000)
N#define DMA1_IT_TC4                        ((u32)0x00002000)
N#define DMA1_IT_HT4                        ((u32)0x00004000)
N#define DMA1_IT_TE4                        ((u32)0x00008000)
N#define DMA1_IT_GL5                        ((u32)0x00010000)
N#define DMA1_IT_TC5                        ((u32)0x00020000)
N#define DMA1_IT_HT5                        ((u32)0x00040000)
N#define DMA1_IT_TE5                        ((u32)0x00080000)
N#define DMA1_IT_GL6                        ((u32)0x00100000)
N#define DMA1_IT_TC6                        ((u32)0x00200000)
N#define DMA1_IT_HT6                        ((u32)0x00400000)
N#define DMA1_IT_TE6                        ((u32)0x00800000)
N#define DMA1_IT_GL7                        ((u32)0x01000000)
N#define DMA1_IT_TC7                        ((u32)0x02000000)
N#define DMA1_IT_HT7                        ((u32)0x04000000)
N#define DMA1_IT_TE7                        ((u32)0x08000000)
N/* For DMA2 */
N#define DMA2_IT_GL1                        ((u32)0x10000001)
N#define DMA2_IT_TC1                        ((u32)0x10000002)
N#define DMA2_IT_HT1                        ((u32)0x10000004)
N#define DMA2_IT_TE1                        ((u32)0x10000008)
N#define DMA2_IT_GL2                        ((u32)0x10000010)
N#define DMA2_IT_TC2                        ((u32)0x10000020)
N#define DMA2_IT_HT2                        ((u32)0x10000040)
N#define DMA2_IT_TE2                        ((u32)0x10000080)
N#define DMA2_IT_GL3                        ((u32)0x10000100)
N#define DMA2_IT_TC3                        ((u32)0x10000200)
N#define DMA2_IT_HT3                        ((u32)0x10000400)
N#define DMA2_IT_TE3                        ((u32)0x10000800)
N#define DMA2_IT_GL4                        ((u32)0x10001000)
N#define DMA2_IT_TC4                        ((u32)0x10002000)
N#define DMA2_IT_HT4                        ((u32)0x10004000)
N#define DMA2_IT_TE4                        ((u32)0x10008000)
N#define DMA2_IT_GL5                        ((u32)0x10010000)
N#define DMA2_IT_TC5                        ((u32)0x10020000)
N#define DMA2_IT_HT5                        ((u32)0x10040000)
N#define DMA2_IT_TE5                        ((u32)0x10080000)
N
N#define IS_DMA_CLEAR_IT(IT) (((((IT) & 0xF0000000) == 0x00) || (((IT) & 0xEFF00000) == 0x00)) && ((IT) != 0x00))
N#define IS_DMA_GET_IT(IT) (((IT) == DMA1_IT_GL1) || ((IT) == DMA1_IT_TC1) || \
N                           ((IT) == DMA1_IT_HT1) || ((IT) == DMA1_IT_TE1) || \
N                           ((IT) == DMA1_IT_GL2) || ((IT) == DMA1_IT_TC2) || \
N                           ((IT) == DMA1_IT_HT2) || ((IT) == DMA1_IT_TE2) || \
N                           ((IT) == DMA1_IT_GL3) || ((IT) == DMA1_IT_TC3) || \
N                           ((IT) == DMA1_IT_HT3) || ((IT) == DMA1_IT_TE3) || \
N                           ((IT) == DMA1_IT_GL4) || ((IT) == DMA1_IT_TC4) || \
N                           ((IT) == DMA1_IT_HT4) || ((IT) == DMA1_IT_TE4) || \
N                           ((IT) == DMA1_IT_GL5) || ((IT) == DMA1_IT_TC5) || \
N                           ((IT) == DMA1_IT_HT5) || ((IT) == DMA1_IT_TE5) || \
N                           ((IT) == DMA1_IT_GL6) || ((IT) == DMA1_IT_TC6) || \
N                           ((IT) == DMA1_IT_HT6) || ((IT) == DMA1_IT_TE6) || \
N                           ((IT) == DMA1_IT_GL7) || ((IT) == DMA1_IT_TC7) || \
N                           ((IT) == DMA1_IT_HT7) || ((IT) == DMA1_IT_TE7) || \
N                           ((IT) == DMA2_IT_GL1) || ((IT) == DMA2_IT_TC1) || \
N                           ((IT) == DMA2_IT_HT1) || ((IT) == DMA2_IT_TE1) || \
N                           ((IT) == DMA2_IT_GL2) || ((IT) == DMA2_IT_TC2) || \
N                           ((IT) == DMA2_IT_HT2) || ((IT) == DMA2_IT_TE2) || \
N                           ((IT) == DMA2_IT_GL3) || ((IT) == DMA2_IT_TC3) || \
N                           ((IT) == DMA2_IT_HT3) || ((IT) == DMA2_IT_TE3) || \
N                           ((IT) == DMA2_IT_GL4) || ((IT) == DMA2_IT_TC4) || \
N                           ((IT) == DMA2_IT_HT4) || ((IT) == DMA2_IT_TE4) || \
N                           ((IT) == DMA2_IT_GL5) || ((IT) == DMA2_IT_TC5) || \
N                           ((IT) == DMA2_IT_HT5) || ((IT) == DMA2_IT_TE5))
X#define IS_DMA_GET_IT(IT) (((IT) == DMA1_IT_GL1) || ((IT) == DMA1_IT_TC1) ||                            ((IT) == DMA1_IT_HT1) || ((IT) == DMA1_IT_TE1) ||                            ((IT) == DMA1_IT_GL2) || ((IT) == DMA1_IT_TC2) ||                            ((IT) == DMA1_IT_HT2) || ((IT) == DMA1_IT_TE2) ||                            ((IT) == DMA1_IT_GL3) || ((IT) == DMA1_IT_TC3) ||                            ((IT) == DMA1_IT_HT3) || ((IT) == DMA1_IT_TE3) ||                            ((IT) == DMA1_IT_GL4) || ((IT) == DMA1_IT_TC4) ||                            ((IT) == DMA1_IT_HT4) || ((IT) == DMA1_IT_TE4) ||                            ((IT) == DMA1_IT_GL5) || ((IT) == DMA1_IT_TC5) ||                            ((IT) == DMA1_IT_HT5) || ((IT) == DMA1_IT_TE5) ||                            ((IT) == DMA1_IT_GL6) || ((IT) == DMA1_IT_TC6) ||                            ((IT) == DMA1_IT_HT6) || ((IT) == DMA1_IT_TE6) ||                            ((IT) == DMA1_IT_GL7) || ((IT) == DMA1_IT_TC7) ||                            ((IT) == DMA1_IT_HT7) || ((IT) == DMA1_IT_TE7) ||                            ((IT) == DMA2_IT_GL1) || ((IT) == DMA2_IT_TC1) ||                            ((IT) == DMA2_IT_HT1) || ((IT) == DMA2_IT_TE1) ||                            ((IT) == DMA2_IT_GL2) || ((IT) == DMA2_IT_TC2) ||                            ((IT) == DMA2_IT_HT2) || ((IT) == DMA2_IT_TE2) ||                            ((IT) == DMA2_IT_GL3) || ((IT) == DMA2_IT_TC3) ||                            ((IT) == DMA2_IT_HT3) || ((IT) == DMA2_IT_TE3) ||                            ((IT) == DMA2_IT_GL4) || ((IT) == DMA2_IT_TC4) ||                            ((IT) == DMA2_IT_HT4) || ((IT) == DMA2_IT_TE4) ||                            ((IT) == DMA2_IT_GL5) || ((IT) == DMA2_IT_TC5) ||                            ((IT) == DMA2_IT_HT5) || ((IT) == DMA2_IT_TE5))
N
N/* DMA flags definition ------------------------------------------------------*/
N/* For DMA1 */
N#define DMA1_FLAG_GL1                      ((u32)0x00000001)
N#define DMA1_FLAG_TC1                      ((u32)0x00000002)
N#define DMA1_FLAG_HT1                      ((u32)0x00000004)
N#define DMA1_FLAG_TE1                      ((u32)0x00000008)
N#define DMA1_FLAG_GL2                      ((u32)0x00000010)
N#define DMA1_FLAG_TC2                      ((u32)0x00000020)
N#define DMA1_FLAG_HT2                      ((u32)0x00000040)
N#define DMA1_FLAG_TE2                      ((u32)0x00000080)
N#define DMA1_FLAG_GL3                      ((u32)0x00000100)
N#define DMA1_FLAG_TC3                      ((u32)0x00000200)
N#define DMA1_FLAG_HT3                      ((u32)0x00000400)
N#define DMA1_FLAG_TE3                      ((u32)0x00000800)
N#define DMA1_FLAG_GL4                      ((u32)0x00001000)
N#define DMA1_FLAG_TC4                      ((u32)0x00002000)
N#define DMA1_FLAG_HT4                      ((u32)0x00004000)
N#define DMA1_FLAG_TE4                      ((u32)0x00008000)
N#define DMA1_FLAG_GL5                      ((u32)0x00010000)
N#define DMA1_FLAG_TC5                      ((u32)0x00020000)
N#define DMA1_FLAG_HT5                      ((u32)0x00040000)
N#define DMA1_FLAG_TE5                      ((u32)0x00080000)
N#define DMA1_FLAG_GL6                      ((u32)0x00100000)
N#define DMA1_FLAG_TC6                      ((u32)0x00200000)
N#define DMA1_FLAG_HT6                      ((u32)0x00400000)
N#define DMA1_FLAG_TE6                      ((u32)0x00800000)
N#define DMA1_FLAG_GL7                      ((u32)0x01000000)
N#define DMA1_FLAG_TC7                      ((u32)0x02000000)
N#define DMA1_FLAG_HT7                      ((u32)0x04000000)
N#define DMA1_FLAG_TE7                      ((u32)0x08000000)
N/* For DMA2 */
N#define DMA2_FLAG_GL1                      ((u32)0x10000001)
N#define DMA2_FLAG_TC1                      ((u32)0x10000002)
N#define DMA2_FLAG_HT1                      ((u32)0x10000004)
N#define DMA2_FLAG_TE1                      ((u32)0x10000008)
N#define DMA2_FLAG_GL2                      ((u32)0x10000010)
N#define DMA2_FLAG_TC2                      ((u32)0x10000020)
N#define DMA2_FLAG_HT2                      ((u32)0x10000040)
N#define DMA2_FLAG_TE2                      ((u32)0x10000080)
N#define DMA2_FLAG_GL3                      ((u32)0x10000100)
N#define DMA2_FLAG_TC3                      ((u32)0x10000200)
N#define DMA2_FLAG_HT3                      ((u32)0x10000400)
N#define DMA2_FLAG_TE3                      ((u32)0x10000800)
N#define DMA2_FLAG_GL4                      ((u32)0x10001000)
N#define DMA2_FLAG_TC4                      ((u32)0x10002000)
N#define DMA2_FLAG_HT4                      ((u32)0x10004000)
N#define DMA2_FLAG_TE4                      ((u32)0x10008000)
N#define DMA2_FLAG_GL5                      ((u32)0x10010000)
N#define DMA2_FLAG_TC5                      ((u32)0x10020000)
N#define DMA2_FLAG_HT5                      ((u32)0x10040000)
N#define DMA2_FLAG_TE5                      ((u32)0x10080000)
N
N#define IS_DMA_CLEAR_FLAG(FLAG) (((((FLAG) & 0xF0000000) == 0x00) || (((FLAG) & 0xEFF00000) == 0x00)) && ((FLAG) != 0x00))
N#define IS_DMA_GET_FLAG(FLAG) (((FLAG) == DMA1_FLAG_GL1) || ((FLAG) == DMA1_FLAG_TC1) || \
N                               ((FLAG) == DMA1_FLAG_HT1) || ((FLAG) == DMA1_FLAG_TE1) || \
N                               ((FLAG) == DMA1_FLAG_GL2) || ((FLAG) == DMA1_FLAG_TC2) || \
N                               ((FLAG) == DMA1_FLAG_HT2) || ((FLAG) == DMA1_FLAG_TE2) || \
N                               ((FLAG) == DMA1_FLAG_GL3) || ((FLAG) == DMA1_FLAG_TC3) || \
N                               ((FLAG) == DMA1_FLAG_HT3) || ((FLAG) == DMA1_FLAG_TE3) || \
N                               ((FLAG) == DMA1_FLAG_GL4) || ((FLAG) == DMA1_FLAG_TC4) || \
N                               ((FLAG) == DMA1_FLAG_HT4) || ((FLAG) == DMA1_FLAG_TE4) || \
N                               ((FLAG) == DMA1_FLAG_GL5) || ((FLAG) == DMA1_FLAG_TC5) || \
N                               ((FLAG) == DMA1_FLAG_HT5) || ((FLAG) == DMA1_FLAG_TE5) || \
N                               ((FLAG) == DMA1_FLAG_GL6) || ((FLAG) == DMA1_FLAG_TC6) || \
N                               ((FLAG) == DMA1_FLAG_HT6) || ((FLAG) == DMA1_FLAG_TE6) || \
N                               ((FLAG) == DMA1_FLAG_GL7) || ((FLAG) == DMA1_FLAG_TC7) || \
N                               ((FLAG) == DMA1_FLAG_HT7) || ((FLAG) == DMA1_FLAG_TE7) || \
N                               ((FLAG) == DMA2_FLAG_GL1) || ((FLAG) == DMA2_FLAG_TC1) || \
N                               ((FLAG) == DMA2_FLAG_HT1) || ((FLAG) == DMA2_FLAG_TE1) || \
N                               ((FLAG) == DMA2_FLAG_GL2) || ((FLAG) == DMA2_FLAG_TC2) || \
N                               ((FLAG) == DMA2_FLAG_HT2) || ((FLAG) == DMA2_FLAG_TE2) || \
N                               ((FLAG) == DMA2_FLAG_GL3) || ((FLAG) == DMA2_FLAG_TC3) || \
N                               ((FLAG) == DMA2_FLAG_HT3) || ((FLAG) == DMA2_FLAG_TE3) || \
N                               ((FLAG) == DMA2_FLAG_GL4) || ((FLAG) == DMA2_FLAG_TC4) || \
N                               ((FLAG) == DMA2_FLAG_HT4) || ((FLAG) == DMA2_FLAG_TE4) || \
N                               ((FLAG) == DMA2_FLAG_GL5) || ((FLAG) == DMA2_FLAG_TC5) || \
N                               ((FLAG) == DMA2_FLAG_HT5) || ((FLAG) == DMA2_FLAG_TE5))
X#define IS_DMA_GET_FLAG(FLAG) (((FLAG) == DMA1_FLAG_GL1) || ((FLAG) == DMA1_FLAG_TC1) ||                                ((FLAG) == DMA1_FLAG_HT1) || ((FLAG) == DMA1_FLAG_TE1) ||                                ((FLAG) == DMA1_FLAG_GL2) || ((FLAG) == DMA1_FLAG_TC2) ||                                ((FLAG) == DMA1_FLAG_HT2) || ((FLAG) == DMA1_FLAG_TE2) ||                                ((FLAG) == DMA1_FLAG_GL3) || ((FLAG) == DMA1_FLAG_TC3) ||                                ((FLAG) == DMA1_FLAG_HT3) || ((FLAG) == DMA1_FLAG_TE3) ||                                ((FLAG) == DMA1_FLAG_GL4) || ((FLAG) == DMA1_FLAG_TC4) ||                                ((FLAG) == DMA1_FLAG_HT4) || ((FLAG) == DMA1_FLAG_TE4) ||                                ((FLAG) == DMA1_FLAG_GL5) || ((FLAG) == DMA1_FLAG_TC5) ||                                ((FLAG) == DMA1_FLAG_HT5) || ((FLAG) == DMA1_FLAG_TE5) ||                                ((FLAG) == DMA1_FLAG_GL6) || ((FLAG) == DMA1_FLAG_TC6) ||                                ((FLAG) == DMA1_FLAG_HT6) || ((FLAG) == DMA1_FLAG_TE6) ||                                ((FLAG) == DMA1_FLAG_GL7) || ((FLAG) == DMA1_FLAG_TC7) ||                                ((FLAG) == DMA1_FLAG_HT7) || ((FLAG) == DMA1_FLAG_TE7) ||                                ((FLAG) == DMA2_FLAG_GL1) || ((FLAG) == DMA2_FLAG_TC1) ||                                ((FLAG) == DMA2_FLAG_HT1) || ((FLAG) == DMA2_FLAG_TE1) ||                                ((FLAG) == DMA2_FLAG_GL2) || ((FLAG) == DMA2_FLAG_TC2) ||                                ((FLAG) == DMA2_FLAG_HT2) || ((FLAG) == DMA2_FLAG_TE2) ||                                ((FLAG) == DMA2_FLAG_GL3) || ((FLAG) == DMA2_FLAG_TC3) ||                                ((FLAG) == DMA2_FLAG_HT3) || ((FLAG) == DMA2_FLAG_TE3) ||                                ((FLAG) == DMA2_FLAG_GL4) || ((FLAG) == DMA2_FLAG_TC4) ||                                ((FLAG) == DMA2_FLAG_HT4) || ((FLAG) == DMA2_FLAG_TE4) ||                                ((FLAG) == DMA2_FLAG_GL5) || ((FLAG) == DMA2_FLAG_TC5) ||                                ((FLAG) == DMA2_FLAG_HT5) || ((FLAG) == DMA2_FLAG_TE5))
N
N/* DMA Buffer Size -----------------------------------------------------------*/
N#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1) && ((SIZE) < 0x10000))
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx);
Nvoid DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct);
Nvoid DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct);
Nvoid DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState);
Nvoid DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, u32 DMA_IT, FunctionalState NewState);
Nu16 DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx);
NFlagStatus DMA_GetFlagStatus(u32 DMA_FLAG);
Nvoid DMA_ClearFlag(u32 DMA_FLAG);
NITStatus DMA_GetITStatus(u32 DMA_IT);
Nvoid DMA_ClearITPendingBit(u32 DMA_IT);
N
N#endif /*__STM32F10x_DMA_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 50 "..\include\stm32f10x_lib.h" 2
N#endif /*_DMA */
N
N#ifdef _EXTI
N  #include "stm32f10x_exti.h"
L 1 "..\include\stm32f10x_exti.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_exti.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      EXTI firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_EXTI_H
N#define __STM32F10x_EXTI_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* EXTI mode enumeration -----------------------------------------------------*/
Ntypedef enum
N{
N  EXTI_Mode_Interrupt = 0x00,
N  EXTI_Mode_Event = 0x04
N}EXTIMode_TypeDef;
N
N#define IS_EXTI_MODE(MODE) (((MODE) == EXTI_Mode_Interrupt) || ((MODE) == EXTI_Mode_Event))
N                            
N/* EXTI Trigger enumeration --------------------------------------------------*/
Ntypedef enum
N{
N  EXTI_Trigger_Rising = 0x08,
N  EXTI_Trigger_Falling = 0x0C,  
N  EXTI_Trigger_Rising_Falling = 0x10
N}EXTITrigger_TypeDef;
N
N#define IS_EXTI_TRIGGER(TRIGGER) (((TRIGGER) == EXTI_Trigger_Rising) || \
N                                  ((TRIGGER) == EXTI_Trigger_Falling) || \
N                                  ((TRIGGER) == EXTI_Trigger_Rising_Falling))
X#define IS_EXTI_TRIGGER(TRIGGER) (((TRIGGER) == EXTI_Trigger_Rising) ||                                   ((TRIGGER) == EXTI_Trigger_Falling) ||                                   ((TRIGGER) == EXTI_Trigger_Rising_Falling))
N
N/* EXTI Init Structure definition --------------------------------------------*/
Ntypedef struct
N{
N  u32 EXTI_Line;
N  EXTIMode_TypeDef EXTI_Mode;
N  EXTITrigger_TypeDef EXTI_Trigger;
N  FunctionalState EXTI_LineCmd;
N}EXTI_InitTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N/* EXTI Lines ----------------------------------------------------------------*/
N#define EXTI_Line0       ((u32)0x00001)  /* External interrupt line 0 */
N#define EXTI_Line1       ((u32)0x00002)  /* External interrupt line 1 */
N#define EXTI_Line2       ((u32)0x00004)  /* External interrupt line 2 */
N#define EXTI_Line3       ((u32)0x00008)  /* External interrupt line 3 */
N#define EXTI_Line4       ((u32)0x00010)  /* External interrupt line 4 */
N#define EXTI_Line5       ((u32)0x00020)  /* External interrupt line 5 */
N#define EXTI_Line6       ((u32)0x00040)  /* External interrupt line 6 */
N#define EXTI_Line7       ((u32)0x00080)  /* External interrupt line 7 */
N#define EXTI_Line8       ((u32)0x00100)  /* External interrupt line 8 */
N#define EXTI_Line9       ((u32)0x00200)  /* External interrupt line 9 */
N#define EXTI_Line10      ((u32)0x00400)  /* External interrupt line 10 */
N#define EXTI_Line11      ((u32)0x00800)  /* External interrupt line 11 */
N#define EXTI_Line12      ((u32)0x01000)  /* External interrupt line 12 */
N#define EXTI_Line13      ((u32)0x02000)  /* External interrupt line 13 */
N#define EXTI_Line14      ((u32)0x04000)  /* External interrupt line 14 */
N#define EXTI_Line15      ((u32)0x08000)  /* External interrupt line 15 */
N#define EXTI_Line16      ((u32)0x10000)  /* External interrupt line 16
N                                            Connected to the PVD Output */
N#define EXTI_Line17      ((u32)0x20000)  /* External interrupt line 17 
N                                            Connected to the RTC Alarm event */
N#define EXTI_Line18      ((u32)0x40000)  /* External interrupt line 18 
N                                            Connected to the USB Wakeup from 
N                                            suspend event */
N
N#define IS_EXTI_LINE(LINE) ((((LINE) & (u32)0xFFF80000) == 0x00) && ((LINE) != (u16)0x00))
N
N#define IS_GET_EXTI_LINE(LINE) (((LINE) == EXTI_Line0) || ((LINE) == EXTI_Line1) || \
N                            ((LINE) == EXTI_Line2) || ((LINE) == EXTI_Line3) || \
N                            ((LINE) == EXTI_Line4) || ((LINE) == EXTI_Line5) || \
N                            ((LINE) == EXTI_Line6) || ((LINE) == EXTI_Line7) || \
N                            ((LINE) == EXTI_Line8) || ((LINE) == EXTI_Line9) || \
N                            ((LINE) == EXTI_Line10) || ((LINE) == EXTI_Line11) || \
N                            ((LINE) == EXTI_Line12) || ((LINE) == EXTI_Line13) || \
N                            ((LINE) == EXTI_Line14) || ((LINE) == EXTI_Line15) || \
N                            ((LINE) == EXTI_Line16) || ((LINE) == EXTI_Line17) || \
N                            ((LINE) == EXTI_Line18))
X#define IS_GET_EXTI_LINE(LINE) (((LINE) == EXTI_Line0) || ((LINE) == EXTI_Line1) ||                             ((LINE) == EXTI_Line2) || ((LINE) == EXTI_Line3) ||                             ((LINE) == EXTI_Line4) || ((LINE) == EXTI_Line5) ||                             ((LINE) == EXTI_Line6) || ((LINE) == EXTI_Line7) ||                             ((LINE) == EXTI_Line8) || ((LINE) == EXTI_Line9) ||                             ((LINE) == EXTI_Line10) || ((LINE) == EXTI_Line11) ||                             ((LINE) == EXTI_Line12) || ((LINE) == EXTI_Line13) ||                             ((LINE) == EXTI_Line14) || ((LINE) == EXTI_Line15) ||                             ((LINE) == EXTI_Line16) || ((LINE) == EXTI_Line17) ||                             ((LINE) == EXTI_Line18))
N                                 
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid EXTI_DeInit(void);
Nvoid EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct);
Nvoid EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct);
Nvoid EXTI_GenerateSWInterrupt(u32 EXTI_Line);
NFlagStatus EXTI_GetFlagStatus(u32 EXTI_Line);
Nvoid EXTI_ClearFlag(u32 EXTI_Line);
NITStatus EXTI_GetITStatus(u32 EXTI_Line);
Nvoid EXTI_ClearITPendingBit(u32 EXTI_Line);
N
N#endif /* __STM32F10x_EXTI_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 54 "..\include\stm32f10x_lib.h" 2
N#endif /*_EXTI */
N
N#ifdef _FLASH
N  #include "stm32f10x_flash.h"
L 1 "..\include\stm32f10x_flash.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_flash.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      FLASH firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_FLASH_H
N#define __STM32F10x_FLASH_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N#ifdef _FLASH_PROG
S/* FLASH Status */
Stypedef enum
S{ 
S  FLASH_BUSY = 1,
S  FLASH_ERROR_PG,
S  FLASH_ERROR_WRP,
S  FLASH_COMPLETE,
S  FLASH_TIMEOUT
S}FLASH_Status;
N#endif
N
N/* Flash Latency -------------------------------------------------------------*/
N#define FLASH_Latency_0                ((u32)0x00000000)  /* FLASH Zero Latency cycle */
N#define FLASH_Latency_1                ((u32)0x00000001)  /* FLASH One Latency cycle */
N#define FLASH_Latency_2                ((u32)0x00000002)  /* FLASH Two Latency cycles */
N
N#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_Latency_0) || \
N                                   ((LATENCY) == FLASH_Latency_1) || \
N                                   ((LATENCY) == FLASH_Latency_2))
X#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_Latency_0) ||                                    ((LATENCY) == FLASH_Latency_1) ||                                    ((LATENCY) == FLASH_Latency_2))
N
N/* Half Cycle Enable/Disable -------------------------------------------------*/
N#define FLASH_HalfCycleAccess_Enable   ((u32)0x00000008)  /* FLASH Half Cycle Enable */
N#define FLASH_HalfCycleAccess_Disable  ((u32)0x00000000)  /* FLASH Half Cycle Disable */
N
N#define IS_FLASH_HALFCYCLEACCESS_STATE(STATE) (((STATE) == FLASH_HalfCycleAccess_Enable) || \
N                                               ((STATE) == FLASH_HalfCycleAccess_Disable)) 
X#define IS_FLASH_HALFCYCLEACCESS_STATE(STATE) (((STATE) == FLASH_HalfCycleAccess_Enable) ||                                                ((STATE) == FLASH_HalfCycleAccess_Disable)) 
N
N
N/* Prefetch Buffer Enable/Disable --------------------------------------------*/
N#define FLASH_PrefetchBuffer_Enable    ((u32)0x00000010)  /* FLASH Prefetch Buffer Enable */
N#define FLASH_PrefetchBuffer_Disable   ((u32)0x00000000)  /* FLASH Prefetch Buffer Disable */
N
N#define IS_FLASH_PREFETCHBUFFER_STATE(STATE) (((STATE) == FLASH_PrefetchBuffer_Enable) || \
N                                              ((STATE) == FLASH_PrefetchBuffer_Disable)) 
X#define IS_FLASH_PREFETCHBUFFER_STATE(STATE) (((STATE) == FLASH_PrefetchBuffer_Enable) ||                                               ((STATE) == FLASH_PrefetchBuffer_Disable)) 
N
N#ifdef _FLASH_PROG
S/* Option Bytes Write Protection ---------------------------------------------*/
S/* Values to be used with STM32F10Xxx Medium-density devices: FLASH memory density
S   ranges between 32 and 128 Kbytes with page size equal to 1 Kbytes */
S#define FLASH_WRProt_Pages0to3         ((u32)0x00000001) /* Write protection of page 0 to 3 */
S#define FLASH_WRProt_Pages4to7         ((u32)0x00000002) /* Write protection of page 4 to 7 */
S#define FLASH_WRProt_Pages8to11        ((u32)0x00000004) /* Write protection of page 8 to 11 */
S#define FLASH_WRProt_Pages12to15       ((u32)0x00000008) /* Write protection of page 12 to 15 */
S#define FLASH_WRProt_Pages16to19       ((u32)0x00000010) /* Write protection of page 16 to 19 */
S#define FLASH_WRProt_Pages20to23       ((u32)0x00000020) /* Write protection of page 20 to 23 */
S#define FLASH_WRProt_Pages24to27       ((u32)0x00000040) /* Write protection of page 24 to 27 */
S#define FLASH_WRProt_Pages28to31       ((u32)0x00000080) /* Write protection of page 28 to 31 */
S#define FLASH_WRProt_Pages32to35       ((u32)0x00000100) /* Write protection of page 32 to 35 */
S#define FLASH_WRProt_Pages36to39       ((u32)0x00000200) /* Write protection of page 36 to 39 */
S#define FLASH_WRProt_Pages40to43       ((u32)0x00000400) /* Write protection of page 40 to 43 */
S#define FLASH_WRProt_Pages44to47       ((u32)0x00000800) /* Write protection of page 44 to 47 */
S#define FLASH_WRProt_Pages48to51       ((u32)0x00001000) /* Write protection of page 48 to 51 */
S#define FLASH_WRProt_Pages52to55       ((u32)0x00002000) /* Write protection of page 52 to 55 */
S#define FLASH_WRProt_Pages56to59       ((u32)0x00004000) /* Write protection of page 56 to 59 */
S#define FLASH_WRProt_Pages60to63       ((u32)0x00008000) /* Write protection of page 60 to 63 */
S#define FLASH_WRProt_Pages64to67       ((u32)0x00010000) /* Write protection of page 64 to 67 */
S#define FLASH_WRProt_Pages68to71       ((u32)0x00020000) /* Write protection of page 68 to 71 */
S#define FLASH_WRProt_Pages72to75       ((u32)0x00040000) /* Write protection of page 72 to 75 */
S#define FLASH_WRProt_Pages76to79       ((u32)0x00080000) /* Write protection of page 76 to 79 */
S#define FLASH_WRProt_Pages80to83       ((u32)0x00100000) /* Write protection of page 80 to 83 */
S#define FLASH_WRProt_Pages84to87       ((u32)0x00200000) /* Write protection of page 84 to 87 */
S#define FLASH_WRProt_Pages88to91       ((u32)0x00400000) /* Write protection of page 88 to 91 */
S#define FLASH_WRProt_Pages92to95       ((u32)0x00800000) /* Write protection of page 92 to 95 */
S#define FLASH_WRProt_Pages96to99       ((u32)0x01000000) /* Write protection of page 96 to 99 */
S#define FLASH_WRProt_Pages100to103     ((u32)0x02000000) /* Write protection of page 100 to 103 */
S#define FLASH_WRProt_Pages104to107     ((u32)0x04000000) /* Write protection of page 104 to 107 */
S#define FLASH_WRProt_Pages108to111     ((u32)0x08000000) /* Write protection of page 108 to 111 */
S#define FLASH_WRProt_Pages112to115     ((u32)0x10000000) /* Write protection of page 112 to 115 */
S#define FLASH_WRProt_Pages116to119     ((u32)0x20000000) /* Write protection of page 115 to 119 */
S#define FLASH_WRProt_Pages120to123     ((u32)0x40000000) /* Write protection of page 120 to 123 */
S#define FLASH_WRProt_Pages124to127     ((u32)0x80000000) /* Write protection of page 124 to 127 */
S/* Values to be used with STM32F10Xxx High-density devices: FLASH memory density
S   ranges between 256 and 512 Kbytes with page size equal to 2 Kbytes */
S#define FLASH_WRProt_Pages0to1         ((u32)0x00000001) /* Write protection of page 0 to 1 */
S#define FLASH_WRProt_Pages2to3         ((u32)0x00000002) /* Write protection of page 2 to 3 */
S#define FLASH_WRProt_Pages4to5         ((u32)0x00000004) /* Write protection of page 4 to 5 */
S#define FLASH_WRProt_Pages6to7         ((u32)0x00000008) /* Write protection of page 6 to 7 */
S#define FLASH_WRProt_Pages8to9         ((u32)0x00000010) /* Write protection of page 8 to 9 */
S#define FLASH_WRProt_Pages10to11       ((u32)0x00000020) /* Write protection of page 10 to 11 */
S#define FLASH_WRProt_Pages12to13       ((u32)0x00000040) /* Write protection of page 12 to 13 */
S#define FLASH_WRProt_Pages14to15       ((u32)0x00000080) /* Write protection of page 14 to 15 */
S#define FLASH_WRProt_Pages16to17       ((u32)0x00000100) /* Write protection of page 16 to 17 */
S#define FLASH_WRProt_Pages18to19       ((u32)0x00000200) /* Write protection of page 18 to 19 */
S#define FLASH_WRProt_Pages20to21       ((u32)0x00000400) /* Write protection of page 20 to 21 */
S#define FLASH_WRProt_Pages22to23       ((u32)0x00000800) /* Write protection of page 22 to 23 */
S#define FLASH_WRProt_Pages24to25       ((u32)0x00001000) /* Write protection of page 24 to 25 */
S#define FLASH_WRProt_Pages26to27       ((u32)0x00002000) /* Write protection of page 26 to 27 */
S#define FLASH_WRProt_Pages28to29       ((u32)0x00004000) /* Write protection of page 28 to 29 */
S#define FLASH_WRProt_Pages30to31       ((u32)0x00008000) /* Write protection of page 30 to 31 */
S#define FLASH_WRProt_Pages32to33       ((u32)0x00010000) /* Write protection of page 32 to 33 */
S#define FLASH_WRProt_Pages34to35       ((u32)0x00020000) /* Write protection of page 34 to 35 */
S#define FLASH_WRProt_Pages36to37       ((u32)0x00040000) /* Write protection of page 36 to 37 */
S#define FLASH_WRProt_Pages38to39       ((u32)0x00080000) /* Write protection of page 38 to 39 */
S#define FLASH_WRProt_Pages40to41       ((u32)0x00100000) /* Write protection of page 40 to 41 */
S#define FLASH_WRProt_Pages42to43       ((u32)0x00200000) /* Write protection of page 42 to 43 */
S#define FLASH_WRProt_Pages44to45       ((u32)0x00400000) /* Write protection of page 44 to 45 */
S#define FLASH_WRProt_Pages46to47       ((u32)0x00800000) /* Write protection of page 46 to 47 */
S#define FLASH_WRProt_Pages48to49       ((u32)0x01000000) /* Write protection of page 48 to 49 */
S#define FLASH_WRProt_Pages50to51       ((u32)0x02000000) /* Write protection of page 50 to 51 */
S#define FLASH_WRProt_Pages52to53       ((u32)0x04000000) /* Write protection of page 52 to 53 */
S#define FLASH_WRProt_Pages54to55       ((u32)0x08000000) /* Write protection of page 54 to 55 */
S#define FLASH_WRProt_Pages56to57       ((u32)0x10000000) /* Write protection of page 56 to 57 */
S#define FLASH_WRProt_Pages58to59       ((u32)0x20000000) /* Write protection of page 58 to 59 */
S#define FLASH_WRProt_Pages60to61       ((u32)0x40000000) /* Write protection of page 60 to 61 */
S#define FLASH_WRProt_Pages62to255      ((u32)0x80000000) /* Write protection of page 62 to 255 */
S#define FLASH_WRProt_AllPages          ((u32)0xFFFFFFFF) /* Write protection of all Pages */
S
S#define IS_FLASH_WRPROT_PAGE(PAGE) (((PAGE) != 0x00000000))
S
S#define IS_FLASH_ADDRESS(ADDRESS) (((ADDRESS) >= 0x08000000) && ((ADDRESS) < 0x0807FFFF))
S#define IS_OB_DATA_ADDRESS(ADDRESS) (((ADDRESS) == 0x1FFFF804) || ((ADDRESS) == 0x1FFFF806))
S
S/* Option Bytes IWatchdog ----------------------------------------------------*/
S#define OB_IWDG_SW                     ((u16)0x0001)  /* Software IWDG selected */
S#define OB_IWDG_HW                     ((u16)0x0000)  /* Hardware IWDG selected */
S
S#define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW))
S
S/* Option Bytes nRST_STOP ----------------------------------------------------*/
S#define OB_STOP_NoRST                  ((u16)0x0002) /* No reset generated when entering in STOP */
S#define OB_STOP_RST                    ((u16)0x0000) /* Reset generated when entering in STOP */
S
S#define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NoRST) || ((SOURCE) == OB_STOP_RST))
S
S/* Option Bytes nRST_STDBY ---------------------------------------------------*/
S#define OB_STDBY_NoRST                 ((u16)0x0004) /* No reset generated when entering in STANDBY */
S#define OB_STDBY_RST                   ((u16)0x0000) /* Reset generated when entering in STANDBY */
S
S#define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NoRST) || ((SOURCE) == OB_STDBY_RST))
S
S/* FLASH Interrupts ----------------------------------------------------------*/
S#define FLASH_IT_ERROR                 ((u32)0x00000400)  /* FPEC error interrupt source */
S#define FLASH_IT_EOP                   ((u32)0x00001000)  /* End of FLASH Operation Interrupt source */
S
S#define IS_FLASH_IT(IT) ((((IT) & (u32)0xFFFFEBFF) == 0x00000000) && (((IT) != 0x00000000)))
S
S/* FLASH Flags ---------------------------------------------------------------*/
S#define FLASH_FLAG_BSY                 ((u32)0x00000001)  /* FLASH Busy flag */
S#define FLASH_FLAG_EOP                 ((u32)0x00000020)  /* FLASH End of Operation flag */
S#define FLASH_FLAG_PGERR               ((u32)0x00000004)  /* FLASH Program error flag */
S#define FLASH_FLAG_WRPRTERR            ((u32)0x00000010)  /* FLASH Write protected error flag */
S#define FLASH_FLAG_OPTERR              ((u32)0x00000001)  /* FLASH Option Byte error flag */
S 
S#define IS_FLASH_CLEAR_FLAG(FLAG) ((((FLAG) & (u32)0xFFFFFFCA) == 0x00000000) && ((FLAG) != 0x00000000))
S
S#define IS_FLASH_GET_FLAG(FLAG)  (((FLAG) == FLASH_FLAG_BSY) || ((FLAG) == FLASH_FLAG_EOP) || \
S                                  ((FLAG) == FLASH_FLAG_PGERR) || ((FLAG) == FLASH_FLAG_WRPRTERR) || \
S                                  ((FLAG) == FLASH_FLAG_OPTERR))
X#define IS_FLASH_GET_FLAG(FLAG)  (((FLAG) == FLASH_FLAG_BSY) || ((FLAG) == FLASH_FLAG_EOP) ||                                   ((FLAG) == FLASH_FLAG_PGERR) || ((FLAG) == FLASH_FLAG_WRPRTERR) ||                                   ((FLAG) == FLASH_FLAG_OPTERR))
N#endif
N								 
N/* Exported constants --------------------------------------------------------*/
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid FLASH_SetLatency(u32 FLASH_Latency);
Nvoid FLASH_HalfCycleAccessCmd(u32 FLASH_HalfCycleAccess);
Nvoid FLASH_PrefetchBufferCmd(u32 FLASH_PrefetchBuffer);
N
N#ifdef _FLASH_PROG
Svoid FLASH_Unlock(void);
Svoid FLASH_Lock(void);
SFLASH_Status FLASH_ErasePage(u32 Page_Address);
SFLASH_Status FLASH_EraseAllPages(void);
SFLASH_Status FLASH_EraseOptionBytes(void);
SFLASH_Status FLASH_ProgramWord(u32 Address, u32 Data);
SFLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data);
SFLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data);
SFLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages);
SFLASH_Status FLASH_ReadOutProtection(FunctionalState NewState);
SFLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY);
Su32 FLASH_GetUserOptionByte(void);
Su32 FLASH_GetWriteProtectionOptionByte(void);
SFlagStatus FLASH_GetReadOutProtectionStatus(void);
SFlagStatus FLASH_GetPrefetchBufferStatus(void);
Svoid FLASH_ITConfig(u16 FLASH_IT, FunctionalState NewState);
SFlagStatus FLASH_GetFlagStatus(u16 FLASH_FLAG);
Svoid FLASH_ClearFlag(u16 FLASH_FLAG);
SFLASH_Status FLASH_GetStatus(void);
SFLASH_Status FLASH_WaitForLastOperation(u32 Timeout);
N#endif
N
N#endif /* __STM32F10x_FLASH_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 58 "..\include\stm32f10x_lib.h" 2
N#endif /*_FLASH */
N
N#ifdef _FSMC
N  #include "stm32f10x_fsmc.h"
L 1 "..\include\stm32f10x_fsmc.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_fsmc.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      FSMC firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_FSMC_H
N#define __STM32F10x_FSMC_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* Timing parameters For NOR/SRAM Banks */
Ntypedef struct
N{
N  u32 FSMC_AddressSetupTime;
N  u32 FSMC_AddressHoldTime;
N  u32 FSMC_DataSetupTime;
N  u32 FSMC_BusTurnAroundDuration;
N  u32 FSMC_CLKDivision;
N  u32 FSMC_DataLatency;
N  u32 FSMC_AccessMode;
N}FSMC_NORSRAMTimingInitTypeDef;
N
N/* FSMC NOR/SRAM Init structure definition */
Ntypedef struct
N{
N  u32 FSMC_Bank;
N  u32 FSMC_DataAddressMux;
N  u32 FSMC_MemoryType;
N  u32 FSMC_MemoryDataWidth;
N  u32 FSMC_BurstAccessMode;
N  u32 FSMC_WaitSignalPolarity;
N  u32 FSMC_WrapMode;
N  u32 FSMC_WaitSignalActive;
N  u32 FSMC_WriteOperation;
N  u32 FSMC_WaitSignal;
N  u32 FSMC_ExtendedMode;
N  u32 FSMC_WriteBurst;
N  /* Timing Parameters for write and read access if the  ExtendedMode is not used*/
N  FSMC_NORSRAMTimingInitTypeDef* FSMC_ReadWriteTimingStruct;
N  /* Timing Parameters for write access if the  ExtendedMode is used*/
N  FSMC_NORSRAMTimingInitTypeDef* FSMC_WriteTimingStruct;
N}FSMC_NORSRAMInitTypeDef;
N
N/* Timing parameters For FSMC NAND and PCCARD Banks */
Ntypedef struct
N{
N  u32 FSMC_SetupTime;
N  u32 FSMC_WaitSetupTime;
N  u32 FSMC_HoldSetupTime;
N  u32 FSMC_HiZSetupTime;
N}FSMC_NAND_PCCARDTimingInitTypeDef;
N
N/* FSMC NAND Init structure definition */
Ntypedef struct
N{
N  u32 FSMC_Bank;
N  u32 FSMC_Waitfeature;
N  u32 FSMC_MemoryDataWidth;
N  u32 FSMC_ECC;
N  u32 FSMC_ECCPageSize;
N  u32 FSMC_AddressLowMapping;
N  u32 FSMC_TCLRSetupTime;
N  u32 FSMC_TARSetupTime;
N  /* FSMC Common Space Timing */
N  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct;
N  /* FSMC Attribute Space Timing */
N  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct;
N}FSMC_NANDInitTypeDef;
N
N/* FSMC PCCARD Init structure definition */
Ntypedef struct
N{
N  u32 FSMC_Waitfeature;
N  u32 FSMC_AddressLowMapping;
N  u32 FSMC_TCLRSetupTime;
N  u32 FSMC_TARSetupTime;
N  /* FSMC Common Space Timing */
N  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct;
N  /* FSMC Attribute Space Timing */
N  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct;
N  /* FSMC IO Space Timing */
N  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_IOSpaceTimingStruct;
N}FSMC_PCCARDInitTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N/*-------------------------------FSMC Banks definitions ----------------------*/
N#define FSMC_Bank1_NORSRAM1                             ((u32)0x00000000)
N#define FSMC_Bank1_NORSRAM2                             ((u32)0x00000002)
N#define FSMC_Bank1_NORSRAM3                             ((u32)0x00000004)
N#define FSMC_Bank1_NORSRAM4                             ((u32)0x00000006)
N#define FSMC_Bank2_NAND                                 ((u32)0x00000010)
N#define FSMC_Bank3_NAND                                 ((u32)0x00000100)
N#define FSMC_Bank4_PCCARD                               ((u32)0x00001000)
N
N#define IS_FSMC_NORSRAM_BANK(BANK) (((BANK) == FSMC_Bank1_NORSRAM1) || \
N                                    ((BANK) == FSMC_Bank1_NORSRAM2) || \
N                                    ((BANK) == FSMC_Bank1_NORSRAM3) || \
N                                    ((BANK) == FSMC_Bank1_NORSRAM4))                           
X#define IS_FSMC_NORSRAM_BANK(BANK) (((BANK) == FSMC_Bank1_NORSRAM1) ||                                     ((BANK) == FSMC_Bank1_NORSRAM2) ||                                     ((BANK) == FSMC_Bank1_NORSRAM3) ||                                     ((BANK) == FSMC_Bank1_NORSRAM4))                           
N
N
N#define IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \
N                                 ((BANK) == FSMC_Bank3_NAND))
X#define IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) ||                                  ((BANK) == FSMC_Bank3_NAND))
N
N#define IS_FSMC_GETFLAG_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \
N                                    ((BANK) == FSMC_Bank3_NAND) || \
N                                    ((BANK) == FSMC_Bank4_PCCARD))
X#define IS_FSMC_GETFLAG_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) ||                                     ((BANK) == FSMC_Bank3_NAND) ||                                     ((BANK) == FSMC_Bank4_PCCARD))
N                                    
N#define IS_FSMC_IT_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \
N                               ((BANK) == FSMC_Bank3_NAND) || \
N                               ((BANK) == FSMC_Bank4_PCCARD))                                    
X#define IS_FSMC_IT_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) ||                                ((BANK) == FSMC_Bank3_NAND) ||                                ((BANK) == FSMC_Bank4_PCCARD))                                    
N
N
N/*------------------------------- NOR/SRAM Banks -----------------------------*/
N/* FSMC Data/Address Bus Multiplexing ----------------------------------------*/
N#define FSMC_DataAddressMux_Disable                       ((u32)0x00000000)
N#define FSMC_DataAddressMux_Enable                        ((u32)0x00000002)
N
N#define IS_FSMC_MUX(MUX) (((MUX) == FSMC_DataAddressMux_Disable) || \
N                          ((MUX) == FSMC_DataAddressMux_Enable))                           
X#define IS_FSMC_MUX(MUX) (((MUX) == FSMC_DataAddressMux_Disable) ||                           ((MUX) == FSMC_DataAddressMux_Enable))                           
N
N/* FSMC Memory Type ----------------------------------------------------------*/
N#define FSMC_MemoryType_SRAM                            ((u32)0x00000000)
N#define FSMC_MemoryType_PSRAM                           ((u32)0x00000004)
N#define FSMC_MemoryType_NOR                             ((u32)0x00000008)
N
N#define IS_FSMC_MEMORY(MEMORY) (((MEMORY) == FSMC_MemoryType_SRAM) || \
N                                ((MEMORY) == FSMC_MemoryType_PSRAM)|| \
N                                ((MEMORY) == FSMC_MemoryType_NOR))
X#define IS_FSMC_MEMORY(MEMORY) (((MEMORY) == FSMC_MemoryType_SRAM) ||                                 ((MEMORY) == FSMC_MemoryType_PSRAM)||                                 ((MEMORY) == FSMC_MemoryType_NOR))
N                                     
N/* FSMC  Data Width ----------------------------------------------------------*/
N#define FSMC_MemoryDataWidth_8b                         ((u32)0x00000000)
N#define FSMC_MemoryDataWidth_16b                        ((u32)0x00000010)
N
N#define IS_FSMC_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || \
N                                     ((WIDTH) == FSMC_MemoryDataWidth_16b))
X#define IS_FSMC_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) ||                                      ((WIDTH) == FSMC_MemoryDataWidth_16b))
N                                      
N                               
N/* FSMC Burst Access Mode ----------------------------------------------------*/
N#define FSMC_BurstAccessMode_Disable                    ((u32)0x00000000) 
N#define FSMC_BurstAccessMode_Enable                     ((u32)0x00000100)
N
N#define IS_FSMC_BURSTMODE(STATE) (((STATE) == FSMC_BurstAccessMode_Disable) || \
N                                  ((STATE) == FSMC_BurstAccessMode_Enable))
X#define IS_FSMC_BURSTMODE(STATE) (((STATE) == FSMC_BurstAccessMode_Disable) ||                                   ((STATE) == FSMC_BurstAccessMode_Enable))
N
N/* FSMC Wait Signal Polarity -------------------------------------------------*/                                  
N#define FSMC_WaitSignalPolarity_Low                     ((u32)0x00000000)
N#define FSMC_WaitSignalPolarity_High                    ((u32)0x00000200)
N
N#define IS_FSMC_WAIT_POLARITY(POLARITY) (((POLARITY) == FSMC_WaitSignalPolarity_Low) || \
N                                         ((POLARITY) == FSMC_WaitSignalPolarity_High)) 
X#define IS_FSMC_WAIT_POLARITY(POLARITY) (((POLARITY) == FSMC_WaitSignalPolarity_Low) ||                                          ((POLARITY) == FSMC_WaitSignalPolarity_High)) 
N                                        
N/* FSMC Wrap Mode ------------------------------------------------------------*/ 
N#define FSMC_WrapMode_Disable                           ((u32)0x00000000)
N#define FSMC_WrapMode_Enable                            ((u32)0x00000400) 
N
N#define IS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) || \
N                                 ((MODE) == FSMC_WrapMode_Enable))
X#define IS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) ||                                  ((MODE) == FSMC_WrapMode_Enable))
N                                 
N/* FSMC Wait Timing ----------------------------------------------------------*/                                 
N#define FSMC_WaitSignalActive_BeforeWaitState           ((u32)0x00000000)
N#define FSMC_WaitSignalActive_DuringWaitState           ((u32)0x00000800) 
N
N#define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE) (((ACTIVE) == FSMC_WaitSignalActive_BeforeWaitState) || \
N                                            ((ACTIVE) == FSMC_WaitSignalActive_DuringWaitState))
X#define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE) (((ACTIVE) == FSMC_WaitSignalActive_BeforeWaitState) ||                                             ((ACTIVE) == FSMC_WaitSignalActive_DuringWaitState))
N                                    
N/* FSMC Write Operation ------------------------------------------------------*/
N#define FSMC_WriteOperation_Disable                     ((u32)0x00000000)
N#define FSMC_WriteOperation_Enable                      ((u32)0x00001000)
N
N#define IS_FSMC_WRITE_OPERATION(OPERATION) (((OPERATION) == FSMC_WriteOperation_Disable) || \
N                                            ((OPERATION) == FSMC_WriteOperation_Enable))
X#define IS_FSMC_WRITE_OPERATION(OPERATION) (((OPERATION) == FSMC_WriteOperation_Disable) ||                                             ((OPERATION) == FSMC_WriteOperation_Enable))
N                              
N/* FSMC Wait Signal ----------------------------------------------------------*/
N#define FSMC_WaitSignal_Disable                         ((u32)0x00000000)
N#define FSMC_WaitSignal_Enable                          ((u32)0x00002000) 
N
N#define IS_FSMC_WAITE_SIGNAL(SIGNAL) (((SIGNAL) == FSMC_WaitSignal_Disable) || \
N                                      ((SIGNAL) == FSMC_WaitSignal_Enable))
X#define IS_FSMC_WAITE_SIGNAL(SIGNAL) (((SIGNAL) == FSMC_WaitSignal_Disable) ||                                       ((SIGNAL) == FSMC_WaitSignal_Enable))
N
N/* FSMC Extended Mode --------------------------------------------------------*/
N#define FSMC_ExtendedMode_Disable                       ((u32)0x00000000)
N#define FSMC_ExtendedMode_Enable                        ((u32)0x00004000)                                  
N
N#define IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) || \
N                                     ((MODE) == FSMC_ExtendedMode_Enable)) 
X#define IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) ||                                      ((MODE) == FSMC_ExtendedMode_Enable)) 
N                                                                 
N/* FSMC Write Burst ----------------------------------------------------------*/                                  
N#define FSMC_WriteBurst_Disable                         ((u32)0x00000000)
N#define FSMC_WriteBurst_Enable                          ((u32)0x00080000) 
N
N#define IS_FSMC_WRITE_BURST(BURST) (((BURST) == FSMC_WriteBurst_Disable) || \
N                                    ((BURST) == FSMC_WriteBurst_Enable))
X#define IS_FSMC_WRITE_BURST(BURST) (((BURST) == FSMC_WriteBurst_Disable) ||                                     ((BURST) == FSMC_WriteBurst_Enable))
N
N/* FSMC Address Setup Time ---------------------------------------------------*/
N#define IS_FSMC_ADDRESS_SETUP_TIME(TIME) ((TIME) <= 0xF)
N
N/* FSMC Address Hold Time ----------------------------------------------------*/
N#define IS_FSMC_ADDRESS_HOLD_TIME(TIME) ((TIME) <= 0xF)
N
N/* FSMC Data Setup Time ------------------------------------------------------*/
N#define IS_FSMC_DATASETUP_TIME(TIME) (((TIME) > 0) && ((TIME) <= 0xFF))
N
N/* FSMC Bus Turn around Duration ---------------------------------------------*/
N#define IS_FSMC_TURNAROUND_TIME(TIME) ((TIME) <= 0xF)
N
N/* FSMC CLK Division ---------------------------------------------------------*/
N#define IS_FSMC_CLK_DIV(DIV) ((DIV) <= 0xF)
N
N/* FSMC Data Latency ---------------------------------------------------------*/
N#define IS_FSMC_DATA_LATENCY(LATENCY) ((LATENCY) <= 0xF)
N
N/* FSMC Access Mode ----------------------------------------------------------*/
N#define FSMC_AccessMode_A                               ((u32)0x00000000)
N#define FSMC_AccessMode_B                               ((u32)0x10000000) 
N#define FSMC_AccessMode_C                               ((u32)0x20000000)
N#define FSMC_AccessMode_D                               ((u32)0x30000000)
N
N#define IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) || \
N                                   ((MODE) == FSMC_AccessMode_B) || \
N                                   ((MODE) == FSMC_AccessMode_C) || \
N                                   ((MODE) == FSMC_AccessMode_D)) 
X#define IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) ||                                    ((MODE) == FSMC_AccessMode_B) ||                                    ((MODE) == FSMC_AccessMode_C) ||                                    ((MODE) == FSMC_AccessMode_D)) 
N                                  
N/*----------------------------- NAND and PCCARD Banks ------------------------*/
N/* FSMC Wait feature ---------------------------------------------------------*/
N#define FSMC_Waitfeature_Disable                        ((u32)0x00000000)
N#define FSMC_Waitfeature_Enable                         ((u32)0x00000002)
N
N#define IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_Waitfeature_Disable) || \
N                                       ((FEATURE) == FSMC_Waitfeature_Enable))
X#define IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_Waitfeature_Disable) ||                                        ((FEATURE) == FSMC_Waitfeature_Enable))
N                                    
N/* FSMC Memory Data Width ----------------------------------------------------*/
N#define FSMC_MemoryDataWidth_8b                         ((u32)0x00000000)
N#define FSMC_MemoryDataWidth_16b                        ((u32)0x00000010)
N
N#define IS_FSMC_DATA_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || \
N                                   ((WIDTH) == FSMC_MemoryDataWidth_16b))
X#define IS_FSMC_DATA_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) ||                                    ((WIDTH) == FSMC_MemoryDataWidth_16b))
N                                    
N/* FSMC ECC ------------------------------------------------------------------*/
N#define FSMC_ECC_Disable                                ((u32)0x00000000)
N#define FSMC_ECC_Enable                                 ((u32)0x00000040)
N
N#define IS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_ECC_Disable) || \
N                                  ((STATE) == FSMC_ECC_Enable))
X#define IS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_ECC_Disable) ||                                   ((STATE) == FSMC_ECC_Enable))
N                                            
N/* FSMC ECC Page Size --------------------------------------------------------*/
N#define FSMC_ECCPageSize_256Bytes                       ((u32)0x00000000)
N#define FSMC_ECCPageSize_512Bytes                       ((u32)0x00020000)
N#define FSMC_ECCPageSize_1024Bytes                      ((u32)0x00040000)
N#define FSMC_ECCPageSize_2048Bytes                      ((u32)0x00060000)
N#define FSMC_ECCPageSize_4096Bytes                      ((u32)0x00080000)
N#define FSMC_ECCPageSize_8192Bytes                      ((u32)0x000A0000)
N
N#define IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_ECCPageSize_256Bytes) || \
N                                    ((SIZE) == FSMC_ECCPageSize_512Bytes) || \
N                                    ((SIZE) == FSMC_ECCPageSize_1024Bytes) || \
N                                    ((SIZE) == FSMC_ECCPageSize_2048Bytes) || \
N                                    ((SIZE) == FSMC_ECCPageSize_4096Bytes) || \
N                                    ((SIZE) == FSMC_ECCPageSize_8192Bytes))
X#define IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_ECCPageSize_256Bytes) ||                                     ((SIZE) == FSMC_ECCPageSize_512Bytes) ||                                     ((SIZE) == FSMC_ECCPageSize_1024Bytes) ||                                     ((SIZE) == FSMC_ECCPageSize_2048Bytes) ||                                     ((SIZE) == FSMC_ECCPageSize_4096Bytes) ||                                     ((SIZE) == FSMC_ECCPageSize_8192Bytes))
N                                                              
N/* FSMC Address Low Mapping --------------------------------------------------*/
N#define FSMC_AddressLowMapping_Direct                   ((u32)0x00000000)
N#define FSMC_AddressLowMapping_InDirect                 ((u32)0x00000100)
N
N#define IS_FSMC_ADDRESS_LOW_MAPPING(MAPPING) (((MAPPING) == FSMC_AddressLowMapping_Direct) || \
N                                              ((MAPPING) == FSMC_AddressLowMapping_InDirect))
X#define IS_FSMC_ADDRESS_LOW_MAPPING(MAPPING) (((MAPPING) == FSMC_AddressLowMapping_Direct) ||                                               ((MAPPING) == FSMC_AddressLowMapping_InDirect))
N/* FSMC TCLR Setup Time ------------------------------------------------------*/
N#define IS_FSMC_TCLR_TIME(TIME) ((TIME) <= 0xFF)
N
N/* FSMC TAR Setup Time -------------------------------------------------------*/
N#define IS_FSMC_TAR_TIME(TIME) ((TIME) <= 0xFF)
N
N/* FSMC Setup Time ----------------------------------------------------*/
N#define IS_FSMC_SETUP_TIME(TIME) ((TIME) <= 0xFF)
N
N/* FSMC Wait Setup Time -----------------------------------------------*/
N#define IS_FSMC_WAIT_TIME(TIME) ((TIME) <= 0xFF)
N
N/* FSMC Hold Setup Time -----------------------------------------------*/
N#define IS_FSMC_HOLD_TIME(TIME) ((TIME) <= 0xFF)
N
N/* FSMC HiZ Setup Time ------------------------------------------------*/
N#define IS_FSMC_HIZ_TIME(TIME) ((TIME) <= 0xFF)
N
N/* FSMC Interrupt sources ----------------------------------------------------*/
N#define FSMC_IT_RisingEdge                              ((u32)0x00000008)
N#define FSMC_IT_Level                                   ((u32)0x00000010)
N#define FSMC_IT_FallingEdge                             ((u32)0x00000020)
N
N#define IS_FSMC_IT(IT) ((((IT) & (u32)0xFFFFFFC7) == 0x00000000) && ((IT) != 0x00000000))
N
N#define IS_FSMC_GET_IT(IT) (((IT) == FSMC_IT_RisingEdge) || \
N                            ((IT) == FSMC_IT_Level) || \
N                            ((IT) == FSMC_IT_FallingEdge)) 
X#define IS_FSMC_GET_IT(IT) (((IT) == FSMC_IT_RisingEdge) ||                             ((IT) == FSMC_IT_Level) ||                             ((IT) == FSMC_IT_FallingEdge)) 
N
N/* FSMC Flags ----------------------------------------------------------------*/
N#define FSMC_FLAG_RisingEdge                            ((u32)0x00000001)
N#define FSMC_FLAG_Level                                 ((u32)0x00000002)
N#define FSMC_FLAG_FallingEdge                           ((u32)0x00000004)
N#define FSMC_FLAG_FEMPT                                 ((u32)0x00000040)
N
N#define IS_FSMC_GET_FLAG(FLAG) (((FLAG) == FSMC_FLAG_RisingEdge) || \
N                                ((FLAG) == FSMC_FLAG_Level) || \
N                                ((FLAG) == FSMC_FLAG_FallingEdge) || \
N                                ((FLAG) == FSMC_FLAG_FEMPT))
X#define IS_FSMC_GET_FLAG(FLAG) (((FLAG) == FSMC_FLAG_RisingEdge) ||                                 ((FLAG) == FSMC_FLAG_Level) ||                                 ((FLAG) == FSMC_FLAG_FallingEdge) ||                                 ((FLAG) == FSMC_FLAG_FEMPT))
N
N#define IS_FSMC_CLEAR_FLAG(FLAG) ((((FLAG) & (u32)0xFFFFFFF8) == 0x00000000) && ((FLAG) != 0x00000000))                                                                                                                                                                                                                                                                                                                                  
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid FSMC_NORSRAMDeInit(u32 FSMC_Bank);
Nvoid FSMC_NANDDeInit(u32 FSMC_Bank);
Nvoid FSMC_PCCARDDeInit(void);
Nvoid FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct);
Nvoid FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct);
Nvoid FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct);
Nvoid FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct);
Nvoid FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct);
Nvoid FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct);
Nvoid FSMC_NORSRAMCmd(u32 FSMC_Bank, FunctionalState NewState);
Nvoid FSMC_NANDCmd(u32 FSMC_Bank, FunctionalState NewState);
Nvoid FSMC_PCCARDCmd(FunctionalState NewState);
Nvoid FSMC_NANDECCCmd(u32 FSMC_Bank, FunctionalState NewState);
Nu32 FSMC_GetECC(u32 FSMC_Bank);
Nvoid FSMC_ITConfig(u32 FSMC_Bank, u32 FSMC_IT, FunctionalState NewState);
NFlagStatus FSMC_GetFlagStatus(u32 FSMC_Bank, u32 FSMC_FLAG);
Nvoid FSMC_ClearFlag(u32 FSMC_Bank, u32 FSMC_FLAG);
NITStatus FSMC_GetITStatus(u32 FSMC_Bank, u32 FSMC_IT);
Nvoid FSMC_ClearITPendingBit(u32 FSMC_Bank, u32 FSMC_IT);
N
N#endif /*__STM32F10x_FSMC_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 62 "..\include\stm32f10x_lib.h" 2
N#endif /*_FSMC */
N
N#ifdef _GPIO
N  #include "stm32f10x_gpio.h"
L 1 "..\include\stm32f10x_gpio.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_gpio.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      GPIO firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_GPIO_H
N#define __STM32F10x_GPIO_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N#define IS_GPIO_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == GPIOA_BASE) || \
N                                    ((*(u32*)&(PERIPH)) == GPIOB_BASE) || \
N                                    ((*(u32*)&(PERIPH)) == GPIOC_BASE) || \
N                                    ((*(u32*)&(PERIPH)) == GPIOD_BASE) || \
N                                    ((*(u32*)&(PERIPH)) == GPIOE_BASE) || \
N                                    ((*(u32*)&(PERIPH)) == GPIOF_BASE) || \
N                                    ((*(u32*)&(PERIPH)) == GPIOG_BASE))
X#define IS_GPIO_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == GPIOA_BASE) ||                                     ((*(u32*)&(PERIPH)) == GPIOB_BASE) ||                                     ((*(u32*)&(PERIPH)) == GPIOC_BASE) ||                                     ((*(u32*)&(PERIPH)) == GPIOD_BASE) ||                                     ((*(u32*)&(PERIPH)) == GPIOE_BASE) ||                                     ((*(u32*)&(PERIPH)) == GPIOF_BASE) ||                                     ((*(u32*)&(PERIPH)) == GPIOG_BASE))
N                                     
N/* Output Maximum frequency selection ----------------------------------------*/
Ntypedef enum
N{ 
N  GPIO_Speed_10MHz = 1,
N  GPIO_Speed_2MHz, 
N  GPIO_Speed_50MHz
N}GPIOSpeed_TypeDef;
N
N#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_Speed_10MHz) || ((SPEED) == GPIO_Speed_2MHz) || \
N                              ((SPEED) == GPIO_Speed_50MHz))
X#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_Speed_10MHz) || ((SPEED) == GPIO_Speed_2MHz) ||                               ((SPEED) == GPIO_Speed_50MHz))
N                                         
N/* Configuration Mode enumeration --------------------------------------------*/
Ntypedef enum
N{ GPIO_Mode_AIN = 0x0,
N  GPIO_Mode_IN_FLOATING = 0x04,
N  GPIO_Mode_IPD = 0x28,
N  GPIO_Mode_IPU = 0x48,
N  GPIO_Mode_Out_OD = 0x14,
N  GPIO_Mode_Out_PP = 0x10,
N  GPIO_Mode_AF_OD = 0x1C,
N  GPIO_Mode_AF_PP = 0x18
N}GPIOMode_TypeDef;
N
N#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_Mode_AIN) || ((MODE) == GPIO_Mode_IN_FLOATING) || \
N                            ((MODE) == GPIO_Mode_IPD) || ((MODE) == GPIO_Mode_IPU) || \
N                            ((MODE) == GPIO_Mode_Out_OD) || ((MODE) == GPIO_Mode_Out_PP) || \
N                            ((MODE) == GPIO_Mode_AF_OD) || ((MODE) == GPIO_Mode_AF_PP))
X#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_Mode_AIN) || ((MODE) == GPIO_Mode_IN_FLOATING) ||                             ((MODE) == GPIO_Mode_IPD) || ((MODE) == GPIO_Mode_IPU) ||                             ((MODE) == GPIO_Mode_Out_OD) || ((MODE) == GPIO_Mode_Out_PP) ||                             ((MODE) == GPIO_Mode_AF_OD) || ((MODE) == GPIO_Mode_AF_PP))
N                              
N/* GPIO Init structure definition */
Ntypedef struct
N{
N  u16 GPIO_Pin;
N  GPIOSpeed_TypeDef GPIO_Speed;
N  GPIOMode_TypeDef GPIO_Mode;
N}GPIO_InitTypeDef;
N
N/* Bit_SET and Bit_RESET enumeration -----------------------------------------*/
Ntypedef enum
N{ Bit_RESET = 0,
N  Bit_SET
N}BitAction;
N#define IS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET))
N
N/* Exported constants --------------------------------------------------------*/
N/* GPIO pins define ----------------------------------------------------------*/
N#define GPIO_Pin_0                 ((u16)0x0001)  /* Pin 0 selected */
N#define GPIO_Pin_1                 ((u16)0x0002)  /* Pin 1 selected */
N#define GPIO_Pin_2                 ((u16)0x0004)  /* Pin 2 selected */
N#define GPIO_Pin_3                 ((u16)0x0008)  /* Pin 3 selected */
N#define GPIO_Pin_4                 ((u16)0x0010)  /* Pin 4 selected */
N#define GPIO_Pin_5                 ((u16)0x0020)  /* Pin 5 selected */
N#define GPIO_Pin_6                 ((u16)0x0040)  /* Pin 6 selected */
N#define GPIO_Pin_7                 ((u16)0x0080)  /* Pin 7 selected */
N#define GPIO_Pin_8                 ((u16)0x0100)  /* Pin 8 selected */
N#define GPIO_Pin_9                 ((u16)0x0200)  /* Pin 9 selected */
N#define GPIO_Pin_10                ((u16)0x0400)  /* Pin 10 selected */
N#define GPIO_Pin_11                ((u16)0x0800)  /* Pin 11 selected */
N#define GPIO_Pin_12                ((u16)0x1000)  /* Pin 12 selected */
N#define GPIO_Pin_13                ((u16)0x2000)  /* Pin 13 selected */
N#define GPIO_Pin_14                ((u16)0x4000)  /* Pin 14 selected */
N#define GPIO_Pin_15                ((u16)0x8000)  /* Pin 15 selected */
N#define GPIO_Pin_All               ((u16)0xFFFF)  /* All pins selected */
N
N#define IS_GPIO_PIN(PIN) ((((PIN) & (u16)0x00) == 0x00) && ((PIN) != (u16)0x00))
N
N#define IS_GET_GPIO_PIN(PIN) (((PIN) == GPIO_Pin_0) || \
N                              ((PIN) == GPIO_Pin_1) || \
N                              ((PIN) == GPIO_Pin_2) || \
N                              ((PIN) == GPIO_Pin_3) || \
N                              ((PIN) == GPIO_Pin_4) || \
N                              ((PIN) == GPIO_Pin_5) || \
N                              ((PIN) == GPIO_Pin_6) || \
N                              ((PIN) == GPIO_Pin_7) || \
N                              ((PIN) == GPIO_Pin_8) || \
N                              ((PIN) == GPIO_Pin_9) || \
N                              ((PIN) == GPIO_Pin_10) || \
N                              ((PIN) == GPIO_Pin_11) || \
N                              ((PIN) == GPIO_Pin_12) || \
N                              ((PIN) == GPIO_Pin_13) || \
N                              ((PIN) == GPIO_Pin_14) || \
N                              ((PIN) == GPIO_Pin_15))
X#define IS_GET_GPIO_PIN(PIN) (((PIN) == GPIO_Pin_0) ||                               ((PIN) == GPIO_Pin_1) ||                               ((PIN) == GPIO_Pin_2) ||                               ((PIN) == GPIO_Pin_3) ||                               ((PIN) == GPIO_Pin_4) ||                               ((PIN) == GPIO_Pin_5) ||                               ((PIN) == GPIO_Pin_6) ||                               ((PIN) == GPIO_Pin_7) ||                               ((PIN) == GPIO_Pin_8) ||                               ((PIN) == GPIO_Pin_9) ||                               ((PIN) == GPIO_Pin_10) ||                               ((PIN) == GPIO_Pin_11) ||                               ((PIN) == GPIO_Pin_12) ||                               ((PIN) == GPIO_Pin_13) ||                               ((PIN) == GPIO_Pin_14) ||                               ((PIN) == GPIO_Pin_15))
N                            
N/* GPIO Remap define ---------------------------------------------------------*/
N#define GPIO_Remap_SPI1            ((u32)0x00000001)  /* SPI1 Alternate Function mapping */
N#define GPIO_Remap_I2C1            ((u32)0x00000002)  /* I2C1 Alternate Function mapping */
N#define GPIO_Remap_USART1          ((u32)0x00000004)  /* USART1 Alternate Function mapping */
N#define GPIO_Remap_USART2          ((u32)0x00000008)  /* USART2 Alternate Function mapping */
N#define GPIO_PartialRemap_USART3   ((u32)0x00140010)  /* USART3 Partial Alternate Function mapping */
N#define GPIO_FullRemap_USART3      ((u32)0x00140030)  /* USART3 Full Alternate Function mapping */
N#define GPIO_PartialRemap_TIM1     ((u32)0x00160040)  /* TIM1 Partial Alternate Function mapping */
N#define GPIO_FullRemap_TIM1        ((u32)0x001600C0)  /* TIM1 Full Alternate Function mapping */
N#define GPIO_PartialRemap1_TIM2    ((u32)0x00180100)  /* TIM2 Partial1 Alternate Function mapping */
N#define GPIO_PartialRemap2_TIM2    ((u32)0x00180200)  /* TIM2 Partial2 Alternate Function mapping */
N#define GPIO_FullRemap_TIM2        ((u32)0x00180300)  /* TIM2 Full Alternate Function mapping */
N#define GPIO_PartialRemap_TIM3     ((u32)0x001A0800)  /* TIM3 Partial Alternate Function mapping */
N#define GPIO_FullRemap_TIM3        ((u32)0x001A0C00)  /* TIM3 Full Alternate Function mapping */
N#define GPIO_Remap_TIM4            ((u32)0x00001000)  /* TIM4 Alternate Function mapping */
N#define GPIO_Remap1_CAN            ((u32)0x001D4000)  /* CAN Alternate Function mapping */
N#define GPIO_Remap2_CAN            ((u32)0x001D6000)  /* CAN Alternate Function mapping */
N#define GPIO_Remap_PD01            ((u32)0x00008000)  /* PD01 Alternate Function mapping */
N#define GPIO_Remap_TIM5CH4_LSI     ((u32)0x00200001)  /* LSI connected to TIM5 Channel4 input capture for calibration */
N#define GPIO_Remap_ADC1_ETRGINJ    ((u32)0x00200002)  /* ADC1 External Trigger Injected Conversion remapping */
N#define GPIO_Remap_ADC1_ETRGREG    ((u32)0x00200004)  /* ADC1 External Trigger Regular Conversion remapping */
N#define GPIO_Remap_ADC2_ETRGINJ    ((u32)0x00200008)  /* ADC2 External Trigger Injected Conversion remapping */
N#define GPIO_Remap_ADC2_ETRGREG    ((u32)0x00200010)  /* ADC2 External Trigger Regular Conversion remapping */
N#define GPIO_Remap_SWJ_NoJTRST     ((u32)0x00300100)  /* Full SWJ Enabled (JTAG-DP + SW-DP) but without JTRST */
N#define GPIO_Remap_SWJ_JTAGDisable ((u32)0x00300200)  /* JTAG-DP Disabled and SW-DP Enabled */
N#define GPIO_Remap_SWJ_Disable     ((u32)0x00300400)  /* Full SWJ Disabled (JTAG-DP + SW-DP) */
N
N
N#define IS_GPIO_REMAP(REMAP) (((REMAP) == GPIO_Remap_SPI1) || ((REMAP) == GPIO_Remap_I2C1) || \
N                              ((REMAP) == GPIO_Remap_USART1) || ((REMAP) == GPIO_Remap_USART2) || \
N                              ((REMAP) == GPIO_PartialRemap_USART3) || ((REMAP) == GPIO_FullRemap_USART3) || \
N                              ((REMAP) == GPIO_PartialRemap_TIM1) || ((REMAP) == GPIO_FullRemap_TIM1) || \
N                              ((REMAP) == GPIO_PartialRemap1_TIM2) || ((REMAP) == GPIO_PartialRemap2_TIM2) || \
N                              ((REMAP) == GPIO_FullRemap_TIM2) || ((REMAP) == GPIO_PartialRemap_TIM3) || \
N                              ((REMAP) == GPIO_FullRemap_TIM3) || ((REMAP) == GPIO_Remap_TIM4) || \
N                              ((REMAP) == GPIO_Remap1_CAN) || ((REMAP) == GPIO_Remap2_CAN) || \
N                              ((REMAP) == GPIO_Remap_PD01) || ((REMAP) == GPIO_Remap_TIM5CH4_LSI) || \
N                              ((REMAP) == GPIO_Remap_ADC1_ETRGINJ) ||((REMAP) == GPIO_Remap_ADC1_ETRGREG) || \
N                              ((REMAP) == GPIO_Remap_ADC2_ETRGINJ) ||((REMAP) == GPIO_Remap_ADC2_ETRGREG) || \
N                              ((REMAP) == GPIO_Remap_SWJ_NoJTRST) || ((REMAP) == GPIO_Remap_SWJ_JTAGDisable)|| \
N                              ((REMAP) == GPIO_Remap_SWJ_Disable))
X#define IS_GPIO_REMAP(REMAP) (((REMAP) == GPIO_Remap_SPI1) || ((REMAP) == GPIO_Remap_I2C1) ||                               ((REMAP) == GPIO_Remap_USART1) || ((REMAP) == GPIO_Remap_USART2) ||                               ((REMAP) == GPIO_PartialRemap_USART3) || ((REMAP) == GPIO_FullRemap_USART3) ||                               ((REMAP) == GPIO_PartialRemap_TIM1) || ((REMAP) == GPIO_FullRemap_TIM1) ||                               ((REMAP) == GPIO_PartialRemap1_TIM2) || ((REMAP) == GPIO_PartialRemap2_TIM2) ||                               ((REMAP) == GPIO_FullRemap_TIM2) || ((REMAP) == GPIO_PartialRemap_TIM3) ||                               ((REMAP) == GPIO_FullRemap_TIM3) || ((REMAP) == GPIO_Remap_TIM4) ||                               ((REMAP) == GPIO_Remap1_CAN) || ((REMAP) == GPIO_Remap2_CAN) ||                               ((REMAP) == GPIO_Remap_PD01) || ((REMAP) == GPIO_Remap_TIM5CH4_LSI) ||                               ((REMAP) == GPIO_Remap_ADC1_ETRGINJ) ||((REMAP) == GPIO_Remap_ADC1_ETRGREG) ||                               ((REMAP) == GPIO_Remap_ADC2_ETRGINJ) ||((REMAP) == GPIO_Remap_ADC2_ETRGREG) ||                               ((REMAP) == GPIO_Remap_SWJ_NoJTRST) || ((REMAP) == GPIO_Remap_SWJ_JTAGDisable)||                               ((REMAP) == GPIO_Remap_SWJ_Disable))
N                              
N/* GPIO Port Sources ---------------------------------------------------------*/
N#define GPIO_PortSourceGPIOA       ((u8)0x00)
N#define GPIO_PortSourceGPIOB       ((u8)0x01)
N#define GPIO_PortSourceGPIOC       ((u8)0x02)
N#define GPIO_PortSourceGPIOD       ((u8)0x03)
N#define GPIO_PortSourceGPIOE       ((u8)0x04)
N#define GPIO_PortSourceGPIOF       ((u8)0x05)
N#define GPIO_PortSourceGPIOG       ((u8)0x06)
N
N#define IS_GPIO_EVENTOUT_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == GPIO_PortSourceGPIOA) || \
N                                                  ((PORTSOURCE) == GPIO_PortSourceGPIOB) || \
N                                                  ((PORTSOURCE) == GPIO_PortSourceGPIOC) || \
N                                                  ((PORTSOURCE) == GPIO_PortSourceGPIOD) || \
N                                                  ((PORTSOURCE) == GPIO_PortSourceGPIOE))
X#define IS_GPIO_EVENTOUT_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == GPIO_PortSourceGPIOA) ||                                                   ((PORTSOURCE) == GPIO_PortSourceGPIOB) ||                                                   ((PORTSOURCE) == GPIO_PortSourceGPIOC) ||                                                   ((PORTSOURCE) == GPIO_PortSourceGPIOD) ||                                                   ((PORTSOURCE) == GPIO_PortSourceGPIOE))
N                                         
N#define IS_GPIO_EXTI_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == GPIO_PortSourceGPIOA) || \
N                                              ((PORTSOURCE) == GPIO_PortSourceGPIOB) || \
N                                              ((PORTSOURCE) == GPIO_PortSourceGPIOC) || \
N                                              ((PORTSOURCE) == GPIO_PortSourceGPIOD) || \
N                                              ((PORTSOURCE) == GPIO_PortSourceGPIOE) || \
N                                              ((PORTSOURCE) == GPIO_PortSourceGPIOF) || \
N                                              ((PORTSOURCE) == GPIO_PortSourceGPIOG))
X#define IS_GPIO_EXTI_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == GPIO_PortSourceGPIOA) ||                                               ((PORTSOURCE) == GPIO_PortSourceGPIOB) ||                                               ((PORTSOURCE) == GPIO_PortSourceGPIOC) ||                                               ((PORTSOURCE) == GPIO_PortSourceGPIOD) ||                                               ((PORTSOURCE) == GPIO_PortSourceGPIOE) ||                                               ((PORTSOURCE) == GPIO_PortSourceGPIOF) ||                                               ((PORTSOURCE) == GPIO_PortSourceGPIOG))
N                                       
N/* GPIO Pin sources ----------------------------------------------------------*/
N#define GPIO_PinSource0            ((u8)0x00)
N#define GPIO_PinSource1            ((u8)0x01)
N#define GPIO_PinSource2            ((u8)0x02)
N#define GPIO_PinSource3            ((u8)0x03)
N#define GPIO_PinSource4            ((u8)0x04)
N#define GPIO_PinSource5            ((u8)0x05)
N#define GPIO_PinSource6            ((u8)0x06)
N#define GPIO_PinSource7            ((u8)0x07)
N#define GPIO_PinSource8            ((u8)0x08)
N#define GPIO_PinSource9            ((u8)0x09)
N#define GPIO_PinSource10           ((u8)0x0A)
N#define GPIO_PinSource11           ((u8)0x0B)
N#define GPIO_PinSource12           ((u8)0x0C)
N#define GPIO_PinSource13           ((u8)0x0D)
N#define GPIO_PinSource14           ((u8)0x0E)
N#define GPIO_PinSource15           ((u8)0x0F)
N
N#define IS_GPIO_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == GPIO_PinSource0) || \
N                                       ((PINSOURCE) == GPIO_PinSource1) || \
N                                       ((PINSOURCE) == GPIO_PinSource2) || \
N                                       ((PINSOURCE) == GPIO_PinSource3) || \
N                                       ((PINSOURCE) == GPIO_PinSource4) || \
N                                       ((PINSOURCE) == GPIO_PinSource5) || \
N                                       ((PINSOURCE) == GPIO_PinSource6) || \
N                                       ((PINSOURCE) == GPIO_PinSource7) || \
N                                       ((PINSOURCE) == GPIO_PinSource8) || \
N                                       ((PINSOURCE) == GPIO_PinSource9) || \
N                                       ((PINSOURCE) == GPIO_PinSource10) || \
N                                       ((PINSOURCE) == GPIO_PinSource11) || \
N                                       ((PINSOURCE) == GPIO_PinSource12) || \
N                                       ((PINSOURCE) == GPIO_PinSource13) || \
N                                       ((PINSOURCE) == GPIO_PinSource14) || \
N                                       ((PINSOURCE) == GPIO_PinSource15))
X#define IS_GPIO_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == GPIO_PinSource0) ||                                        ((PINSOURCE) == GPIO_PinSource1) ||                                        ((PINSOURCE) == GPIO_PinSource2) ||                                        ((PINSOURCE) == GPIO_PinSource3) ||                                        ((PINSOURCE) == GPIO_PinSource4) ||                                        ((PINSOURCE) == GPIO_PinSource5) ||                                        ((PINSOURCE) == GPIO_PinSource6) ||                                        ((PINSOURCE) == GPIO_PinSource7) ||                                        ((PINSOURCE) == GPIO_PinSource8) ||                                        ((PINSOURCE) == GPIO_PinSource9) ||                                        ((PINSOURCE) == GPIO_PinSource10) ||                                        ((PINSOURCE) == GPIO_PinSource11) ||                                        ((PINSOURCE) == GPIO_PinSource12) ||                                        ((PINSOURCE) == GPIO_PinSource13) ||                                        ((PINSOURCE) == GPIO_PinSource14) ||                                        ((PINSOURCE) == GPIO_PinSource15))
N                          
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid GPIO_DeInit(GPIO_TypeDef* GPIOx);
Nvoid GPIO_AFIODeInit(void);
Nvoid GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct);
Nvoid GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct);
Nu8 GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, u16 GPIO_Pin);
Nu16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx);
Nu8 GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, u16 GPIO_Pin);
Nu16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx);
Nvoid GPIO_SetBits(GPIO_TypeDef* GPIOx, u16 GPIO_Pin);
Nvoid GPIO_ResetBits(GPIO_TypeDef* GPIOx, u16 GPIO_Pin);
Nvoid GPIO_WriteBit(GPIO_TypeDef* GPIOx, u16 GPIO_Pin, BitAction BitVal);
Nvoid GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal);
Nvoid GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, u16 GPIO_Pin);
Nvoid GPIO_EventOutputConfig(u8 GPIO_PortSource, u8 GPIO_PinSource);
Nvoid GPIO_EventOutputCmd(FunctionalState NewState);
Nvoid GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState);
Nvoid GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource);
N
N#endif /* __STM32F10x_GPIO_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 66 "..\include\stm32f10x_lib.h" 2
N#endif /*_GPIO */
N
N#ifdef _I2C
N  #include "stm32f10x_i2c.h"
L 1 "..\include\stm32f10x_i2c.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_i2c.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      I2C firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_I2C_H    
N#define __STM32F10x_I2C_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* I2C Init structure definition */
Ntypedef struct
N{
N  u16 I2C_Mode;
N  u16 I2C_DutyCycle;
N  u16 I2C_OwnAddress1;
N  u16 I2C_Ack;
N  u16 I2C_AcknowledgedAddress;
N  u32 I2C_ClockSpeed;
N}I2C_InitTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N#define IS_I2C_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == I2C1_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == I2C2_BASE))
X#define IS_I2C_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == I2C1_BASE) ||                                    ((*(u32*)&(PERIPH)) == I2C2_BASE))
N
N/* I2C modes */
N#define I2C_Mode_I2C                    ((u16)0x0000)
N#define I2C_Mode_SMBusDevice            ((u16)0x0002)
N#define I2C_Mode_SMBusHost              ((u16)0x000A)
N
N#define IS_I2C_MODE(MODE) (((MODE) == I2C_Mode_I2C) || \
N                           ((MODE) == I2C_Mode_SMBusDevice) || \
N                           ((MODE) == I2C_Mode_SMBusHost))
X#define IS_I2C_MODE(MODE) (((MODE) == I2C_Mode_I2C) ||                            ((MODE) == I2C_Mode_SMBusDevice) ||                            ((MODE) == I2C_Mode_SMBusHost))
N/* I2C duty cycle in fast mode */
N#define I2C_DutyCycle_16_9              ((u16)0x4000)
N#define I2C_DutyCycle_2                 ((u16)0xBFFF)
N
N#define IS_I2C_DUTY_CYCLE(CYCLE) (((CYCLE) == I2C_DutyCycle_16_9) || \
N                                  ((CYCLE) == I2C_DutyCycle_2))
X#define IS_I2C_DUTY_CYCLE(CYCLE) (((CYCLE) == I2C_DutyCycle_16_9) ||                                   ((CYCLE) == I2C_DutyCycle_2))
N
N/* I2C cknowledgementy */
N#define I2C_Ack_Enable                  ((u16)0x0400)
N#define I2C_Ack_Disable                 ((u16)0x0000)
N
N#define IS_I2C_ACK_STATE(STATE) (((STATE) == I2C_Ack_Enable) || \
N                                 ((STATE) == I2C_Ack_Disable))
X#define IS_I2C_ACK_STATE(STATE) (((STATE) == I2C_Ack_Enable) ||                                  ((STATE) == I2C_Ack_Disable))
N
N/* I2C transfer direction */
N#define  I2C_Direction_Transmitter      ((u8)0x00)
N#define  I2C_Direction_Receiver         ((u8)0x01)
N
N#define IS_I2C_DIRECTION(DIRECTION) (((DIRECTION) == I2C_Direction_Transmitter) || \
N                                     ((DIRECTION) == I2C_Direction_Receiver))
X#define IS_I2C_DIRECTION(DIRECTION) (((DIRECTION) == I2C_Direction_Transmitter) ||                                      ((DIRECTION) == I2C_Direction_Receiver))
N
N/* I2C acknowledged address defines */
N#define I2C_AcknowledgedAddress_7bit    ((u16)0x4000)
N#define I2C_AcknowledgedAddress_10bit   ((u16)0xC000)
N
N#define IS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS) (((ADDRESS) == I2C_AcknowledgedAddress_7bit) || \
N                                             ((ADDRESS) == I2C_AcknowledgedAddress_10bit))
X#define IS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS) (((ADDRESS) == I2C_AcknowledgedAddress_7bit) ||                                              ((ADDRESS) == I2C_AcknowledgedAddress_10bit))
N
N/* I2C registers */
N#define I2C_Register_CR1                ((u8)0x00)
N#define I2C_Register_CR2                ((u8)0x04)
N#define I2C_Register_OAR1               ((u8)0x08)
N#define I2C_Register_OAR2               ((u8)0x0C)
N#define I2C_Register_DR                 ((u8)0x10)
N#define I2C_Register_SR1                ((u8)0x14)
N#define I2C_Register_SR2                ((u8)0x18)
N#define I2C_Register_CCR                ((u8)0x1C)
N#define I2C_Register_TRISE              ((u8)0x20)
N
N#define IS_I2C_REGISTER(REGISTER) (((REGISTER) == I2C_Register_CR1) || \
N                                   ((REGISTER) == I2C_Register_CR2) || \
N                                   ((REGISTER) == I2C_Register_OAR1) || \
N                                   ((REGISTER) == I2C_Register_OAR2) || \
N                                   ((REGISTER) == I2C_Register_DR) || \
N                                   ((REGISTER) == I2C_Register_SR1) || \
N                                   ((REGISTER) == I2C_Register_SR2) || \
N                                   ((REGISTER) == I2C_Register_CCR) || \
N                                   ((REGISTER) == I2C_Register_TRISE))
X#define IS_I2C_REGISTER(REGISTER) (((REGISTER) == I2C_Register_CR1) ||                                    ((REGISTER) == I2C_Register_CR2) ||                                    ((REGISTER) == I2C_Register_OAR1) ||                                    ((REGISTER) == I2C_Register_OAR2) ||                                    ((REGISTER) == I2C_Register_DR) ||                                    ((REGISTER) == I2C_Register_SR1) ||                                    ((REGISTER) == I2C_Register_SR2) ||                                    ((REGISTER) == I2C_Register_CCR) ||                                    ((REGISTER) == I2C_Register_TRISE))
N
N/* I2C SMBus alert pin level */
N#define I2C_SMBusAlert_Low              ((u16)0x2000)
N#define I2C_SMBusAlert_High             ((u16)0xDFFF)
N
N#define IS_I2C_SMBUS_ALERT(ALERT) (((ALERT) == I2C_SMBusAlert_Low) || \
N                                   ((ALERT) == I2C_SMBusAlert_High))
X#define IS_I2C_SMBUS_ALERT(ALERT) (((ALERT) == I2C_SMBusAlert_Low) ||                                    ((ALERT) == I2C_SMBusAlert_High))
N
N/* I2C PEC position */
N#define I2C_PECPosition_Next            ((u16)0x0800)
N#define I2C_PECPosition_Current         ((u16)0xF7FF)
N
N#define IS_I2C_PEC_POSITION(POSITION) (((POSITION) == I2C_PECPosition_Next) || \
N                                       ((POSITION) == I2C_PECPosition_Current))
X#define IS_I2C_PEC_POSITION(POSITION) (((POSITION) == I2C_PECPosition_Next) ||                                        ((POSITION) == I2C_PECPosition_Current))
N
N/* I2C interrupts definition */
N#define I2C_IT_BUF                      ((u16)0x0400)
N#define I2C_IT_EVT                      ((u16)0x0200)
N#define I2C_IT_ERR                      ((u16)0x0100)
N
N#define IS_I2C_CONFIG_IT(IT) ((((IT) & (u16)0xF8FF) == 0x00) && ((IT) != 0x00))
N
N/* I2C interrupts definition */
N#define I2C_IT_SMBALERT                 ((u32)0x01008000)
N#define I2C_IT_TIMEOUT                  ((u32)0x01004000)
N#define I2C_IT_PECERR                   ((u32)0x01001000)
N#define I2C_IT_OVR                      ((u32)0x01000800)
N#define I2C_IT_AF                       ((u32)0x01000400)
N#define I2C_IT_ARLO                     ((u32)0x01000200)
N#define I2C_IT_BERR                     ((u32)0x01000100)
N#define I2C_IT_TXE                      ((u32)0x06000080)
N#define I2C_IT_RXNE                     ((u32)0x06000040)
N#define I2C_IT_STOPF                    ((u32)0x02000010)
N#define I2C_IT_ADD10                    ((u32)0x02000008)
N#define I2C_IT_BTF                      ((u32)0x02000004)
N#define I2C_IT_ADDR                     ((u32)0x02000002)
N#define I2C_IT_SB                       ((u32)0x02000001)
N
N#define IS_I2C_CLEAR_IT(IT) ((((IT) & (u16)0x20FF) == 0x00) && ((IT) != (u16)0x00))                             
N
N#define IS_I2C_GET_IT(IT) (((IT) == I2C_IT_SMBALERT) || ((IT) == I2C_IT_TIMEOUT) || \
N                           ((IT) == I2C_IT_PECERR) || ((IT) == I2C_IT_OVR) || \
N                           ((IT) == I2C_IT_AF) || ((IT) == I2C_IT_ARLO) || \
N                           ((IT) == I2C_IT_BERR) || ((IT) == I2C_IT_TXE) || \
N                           ((IT) == I2C_IT_RXNE) || ((IT) == I2C_IT_STOPF) || \
N                           ((IT) == I2C_IT_ADD10) || ((IT) == I2C_IT_BTF) || \
N                           ((IT) == I2C_IT_ADDR) || ((IT) == I2C_IT_SB))
X#define IS_I2C_GET_IT(IT) (((IT) == I2C_IT_SMBALERT) || ((IT) == I2C_IT_TIMEOUT) ||                            ((IT) == I2C_IT_PECERR) || ((IT) == I2C_IT_OVR) ||                            ((IT) == I2C_IT_AF) || ((IT) == I2C_IT_ARLO) ||                            ((IT) == I2C_IT_BERR) || ((IT) == I2C_IT_TXE) ||                            ((IT) == I2C_IT_RXNE) || ((IT) == I2C_IT_STOPF) ||                            ((IT) == I2C_IT_ADD10) || ((IT) == I2C_IT_BTF) ||                            ((IT) == I2C_IT_ADDR) || ((IT) == I2C_IT_SB))
N
N/* I2C flags definition */
N/* SR2 register flags */
N#define I2C_FLAG_DUALF                  ((u32)0x00800000)
N#define I2C_FLAG_SMBHOST                ((u32)0x00400000)
N#define I2C_FLAG_SMBDEFAULT             ((u32)0x00200000)
N#define I2C_FLAG_GENCALL                ((u32)0x00100000)
N#define I2C_FLAG_TRA                    ((u32)0x00040000)
N#define I2C_FLAG_BUSY                   ((u32)0x00020000)
N#define I2C_FLAG_MSL                    ((u32)0x00010000)
N/* SR1 register flags */
N#define I2C_FLAG_SMBALERT               ((u32)0x10008000)
N#define I2C_FLAG_TIMEOUT                ((u32)0x10004000)
N#define I2C_FLAG_PECERR                 ((u32)0x10001000)
N#define I2C_FLAG_OVR                    ((u32)0x10000800)
N#define I2C_FLAG_AF                     ((u32)0x10000400)
N#define I2C_FLAG_ARLO                   ((u32)0x10000200)
N#define I2C_FLAG_BERR                   ((u32)0x10000100)
N#define I2C_FLAG_TXE                    ((u32)0x10000080)
N#define I2C_FLAG_RXNE                   ((u32)0x10000040)
N#define I2C_FLAG_STOPF                  ((u32)0x10000010)
N#define I2C_FLAG_ADD10                  ((u32)0x10000008)
N#define I2C_FLAG_BTF                    ((u32)0x10000004)
N#define I2C_FLAG_ADDR                   ((u32)0x10000002)
N#define I2C_FLAG_SB                     ((u32)0x10000001)
N                               
N#define IS_I2C_CLEAR_FLAG(FLAG) ((((FLAG) & (u16)0x20FF) == 0x00) && ((FLAG) != (u16)0x00))                                  
N
N#define IS_I2C_GET_FLAG(FLAG) (((FLAG) == I2C_FLAG_DUALF) || ((FLAG) == I2C_FLAG_SMBHOST) || \
N                               ((FLAG) == I2C_FLAG_SMBDEFAULT) || ((FLAG) == I2C_FLAG_GENCALL) || \
N                               ((FLAG) == I2C_FLAG_TRA) || ((FLAG) == I2C_FLAG_BUSY) || \
N                               ((FLAG) == I2C_FLAG_MSL) || ((FLAG) == I2C_FLAG_SMBALERT) || \
N                               ((FLAG) == I2C_FLAG_TIMEOUT) || ((FLAG) == I2C_FLAG_PECERR) || \
N                               ((FLAG) == I2C_FLAG_OVR) || ((FLAG) == I2C_FLAG_AF) || \
N                               ((FLAG) == I2C_FLAG_ARLO) || ((FLAG) == I2C_FLAG_BERR) || \
N                               ((FLAG) == I2C_FLAG_TXE) || ((FLAG) == I2C_FLAG_RXNE) || \
N                               ((FLAG) == I2C_FLAG_STOPF) || ((FLAG) == I2C_FLAG_ADD10) || \
N                               ((FLAG) == I2C_FLAG_BTF) || ((FLAG) == I2C_FLAG_ADDR) || \
N                               ((FLAG) == I2C_FLAG_SB))
X#define IS_I2C_GET_FLAG(FLAG) (((FLAG) == I2C_FLAG_DUALF) || ((FLAG) == I2C_FLAG_SMBHOST) ||                                ((FLAG) == I2C_FLAG_SMBDEFAULT) || ((FLAG) == I2C_FLAG_GENCALL) ||                                ((FLAG) == I2C_FLAG_TRA) || ((FLAG) == I2C_FLAG_BUSY) ||                                ((FLAG) == I2C_FLAG_MSL) || ((FLAG) == I2C_FLAG_SMBALERT) ||                                ((FLAG) == I2C_FLAG_TIMEOUT) || ((FLAG) == I2C_FLAG_PECERR) ||                                ((FLAG) == I2C_FLAG_OVR) || ((FLAG) == I2C_FLAG_AF) ||                                ((FLAG) == I2C_FLAG_ARLO) || ((FLAG) == I2C_FLAG_BERR) ||                                ((FLAG) == I2C_FLAG_TXE) || ((FLAG) == I2C_FLAG_RXNE) ||                                ((FLAG) == I2C_FLAG_STOPF) || ((FLAG) == I2C_FLAG_ADD10) ||                                ((FLAG) == I2C_FLAG_BTF) || ((FLAG) == I2C_FLAG_ADDR) ||                                ((FLAG) == I2C_FLAG_SB))
N
N/* I2C Events */
N/* EV1 */
N#define  I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED       ((u32)0x00060082) /* TRA, BUSY, TXE and ADDR flags */
N#define  I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED          ((u32)0x00020002) /* BUSY and ADDR flags */
N#define  I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED ((u32)0x00860080)  /* DUALF, TRA, BUSY and TXE flags */
N#define  I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED    ((u32)0x00820000)  /* DUALF and BUSY flags */
N#define  I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED        ((u32)0x00120000)  /* GENCALL and BUSY flags */
N
N/* EV2 */
N#define  I2C_EVENT_SLAVE_BYTE_RECEIVED                     ((u32)0x00020040)  /* BUSY and RXNE flags */
N     
N/* EV3 */
N#define  I2C_EVENT_SLAVE_BYTE_TRANSMITTED                  ((u32)0x00060084)  /* TRA, BUSY, TXE and BTF flags */
N
N/* EV4 */
N#define  I2C_EVENT_SLAVE_STOP_DETECTED                     ((u32)0x00000010)  /* STOPF flag */
N
N/* EV5 */
N#define  I2C_EVENT_MASTER_MODE_SELECT                      ((u32)0x00030001)  /* BUSY, MSL and SB flag */
N
N/* EV6 */
N#define  I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED        ((u32)0x00070082)  /* BUSY, MSL, ADDR, TXE and TRA flags */
N#define  I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED           ((u32)0x00030002)  /* BUSY, MSL and ADDR flags */
N
N/* EV7 */
N#define  I2C_EVENT_MASTER_BYTE_RECEIVED                    ((u32)0x00030040)  /* BUSY, MSL and RXNE flags */
N
N/* EV8 */
N#define I2C_EVENT_MASTER_BYTE_TRANSMITTING                 ((u32)0x00070080) /* TRA, BUSY, MSL, TXE flags */
N
N/* EV8_2 */
N#define  I2C_EVENT_MASTER_BYTE_TRANSMITTED                 ((u32)0x00070084)  /* TRA, BUSY, MSL, TXE and BTF flags */
N      
N/* EV9 */
N#define  I2C_EVENT_MASTER_MODE_ADDRESS10                   ((u32)0x00030008)  /* BUSY, MSL and ADD10 flags */
N                                          
N/* EV3_2 */
N#define  I2C_EVENT_SLAVE_ACK_FAILURE                       ((u32)0x00000400)  /* AF flag */
N
N#define IS_I2C_EVENT(EVENT) (((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_BYTE_RECEIVED) || \
N                             ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF)) || \
N                             ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL)) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_BYTE_TRANSMITTED) || \
N                             ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF)) || \
N                             ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL)) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_STOP_DETECTED) || \
N                             ((EVENT) == I2C_EVENT_MASTER_MODE_SELECT) || \
N                             ((EVENT) == I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) || \
N                             ((EVENT) == I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED) || \
N                             ((EVENT) == I2C_EVENT_MASTER_BYTE_RECEIVED) || \
N                             ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTED) || \
N                             ((EVENT) == I2C_EVENT_MASTER_MODE_ADDRESS10) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_ACK_FAILURE))
X#define IS_I2C_EVENT(EVENT) (((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED) ||                              ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED) ||                              ((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED) ||                              ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED) ||                              ((EVENT) == I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED) ||                              ((EVENT) == I2C_EVENT_SLAVE_BYTE_RECEIVED) ||                              ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF)) ||                              ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL)) ||                              ((EVENT) == I2C_EVENT_SLAVE_BYTE_TRANSMITTED) ||                              ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF)) ||                              ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL)) ||                              ((EVENT) == I2C_EVENT_SLAVE_STOP_DETECTED) ||                              ((EVENT) == I2C_EVENT_MASTER_MODE_SELECT) ||                              ((EVENT) == I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) ||                              ((EVENT) == I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED) ||                              ((EVENT) == I2C_EVENT_MASTER_BYTE_RECEIVED) ||                              ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTED) ||                              ((EVENT) == I2C_EVENT_MASTER_MODE_ADDRESS10) ||                              ((EVENT) == I2C_EVENT_SLAVE_ACK_FAILURE))
N
N/* I2C own address1 -----------------------------------------------------------*/
N#define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x3FF)
N/* I2C clock speed ------------------------------------------------------------*/
N#define IS_I2C_CLOCK_SPEED(SPEED) (((SPEED) >= 0x1) && ((SPEED) <= 400000))
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid I2C_DeInit(I2C_TypeDef* I2Cx);
Nvoid I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct);
Nvoid I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct);
Nvoid I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, u8 Address);
Nvoid I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_ITConfig(I2C_TypeDef* I2Cx, u16 I2C_IT, FunctionalState NewState);
Nvoid I2C_SendData(I2C_TypeDef* I2Cx, u8 Data);
Nu8 I2C_ReceiveData(I2C_TypeDef* I2Cx);
Nvoid I2C_Send7bitAddress(I2C_TypeDef* I2Cx, u8 Address, u8 I2C_Direction);
Nu16 I2C_ReadRegister(I2C_TypeDef* I2Cx, u8 I2C_Register);
Nvoid I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, u16 I2C_SMBusAlert);
Nvoid I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_PECPositionConfig(I2C_TypeDef* I2Cx, u16 I2C_PECPosition);
Nvoid I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nu8 I2C_GetPEC(I2C_TypeDef* I2Cx);
Nvoid I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, u16 I2C_DutyCycle);
Nu32 I2C_GetLastEvent(I2C_TypeDef* I2Cx);
NErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, u32 I2C_EVENT);
NFlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, u32 I2C_FLAG);
Nvoid I2C_ClearFlag(I2C_TypeDef* I2Cx, u32 I2C_FLAG);
NITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, u32 I2C_IT);
Nvoid I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, u32 I2C_IT);
N
N#endif /*__STM32F10x_I2C_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 70 "..\include\stm32f10x_lib.h" 2
N#endif /*_I2C */
N
N#ifdef _IWDG
N  #include "stm32f10x_iwdg.h"
L 1 "..\include\stm32f10x_iwdg.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_iwdg.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      IWDG firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_IWDG_H
N#define __STM32F10x_IWDG_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/* Write access to IWDG_PR and IWDG_RLR registers */
N#define IWDG_WriteAccess_Enable     ((u16)0x5555)
N#define IWDG_WriteAccess_Disable    ((u16)0x0000)
N
N#define IS_IWDG_WRITE_ACCESS(ACCESS) (((ACCESS) == IWDG_WriteAccess_Enable) || \
N                                      ((ACCESS) == IWDG_WriteAccess_Disable))
X#define IS_IWDG_WRITE_ACCESS(ACCESS) (((ACCESS) == IWDG_WriteAccess_Enable) ||                                       ((ACCESS) == IWDG_WriteAccess_Disable))
N
N/* IWDG prescaler */
N#define IWDG_Prescaler_4            ((u8)0x00)
N#define IWDG_Prescaler_8            ((u8)0x01)
N#define IWDG_Prescaler_16           ((u8)0x02)
N#define IWDG_Prescaler_32           ((u8)0x03)
N#define IWDG_Prescaler_64           ((u8)0x04)
N#define IWDG_Prescaler_128          ((u8)0x05)
N#define IWDG_Prescaler_256          ((u8)0x06)
N
N#define IS_IWDG_PRESCALER(PRESCALER) (((PRESCALER) == IWDG_Prescaler_4)  || \
N                                      ((PRESCALER) == IWDG_Prescaler_8)  || \
N                                      ((PRESCALER) == IWDG_Prescaler_16) || \
N                                      ((PRESCALER) == IWDG_Prescaler_32) || \
N                                      ((PRESCALER) == IWDG_Prescaler_64) || \
N                                      ((PRESCALER) == IWDG_Prescaler_128)|| \
N                                      ((PRESCALER) == IWDG_Prescaler_256))
X#define IS_IWDG_PRESCALER(PRESCALER) (((PRESCALER) == IWDG_Prescaler_4)  ||                                       ((PRESCALER) == IWDG_Prescaler_8)  ||                                       ((PRESCALER) == IWDG_Prescaler_16) ||                                       ((PRESCALER) == IWDG_Prescaler_32) ||                                       ((PRESCALER) == IWDG_Prescaler_64) ||                                       ((PRESCALER) == IWDG_Prescaler_128)||                                       ((PRESCALER) == IWDG_Prescaler_256))
N
N/* IWDG Flag */
N#define IWDG_FLAG_PVU               ((u16)0x0001)
N#define IWDG_FLAG_RVU               ((u16)0x0002)
N
N#define IS_IWDG_FLAG(FLAG) (((FLAG) == IWDG_FLAG_PVU) || ((FLAG) == IWDG_FLAG_RVU))
N
N#define IS_IWDG_RELOAD(RELOAD) ((RELOAD) <= 0xFFF)
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid IWDG_WriteAccessCmd(u16 IWDG_WriteAccess);
Nvoid IWDG_SetPrescaler(u8 IWDG_Prescaler);
Nvoid IWDG_SetReload(u16 Reload);
Nvoid IWDG_ReloadCounter(void);
Nvoid IWDG_Enable(void);
NFlagStatus IWDG_GetFlagStatus(u16 IWDG_FLAG);
N
N#endif /* __STM32F10x_IWDG_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 74 "..\include\stm32f10x_lib.h" 2
N#endif /*_IWDG */
N
N#ifdef _NVIC
N  #include "stm32f10x_nvic.h"
L 1 "..\include\stm32f10x_nvic.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_nvic.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      NVIC firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_NVIC_H
N#define __STM32F10x_NVIC_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* NVIC Init Structure definition */
Ntypedef struct
N{
N  u8 NVIC_IRQChannel;
N  u8 NVIC_IRQChannelPreemptionPriority;
N  u8 NVIC_IRQChannelSubPriority;
N  FunctionalState NVIC_IRQChannelCmd;
N} NVIC_InitTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N/* IRQ Channels --------------------------------------------------------------*/
N#define WWDG_IRQChannel              ((u8)0x00)  /* Window WatchDog Interrupt */
N#define PVD_IRQChannel               ((u8)0x01)  /* PVD through EXTI Line detection Interrupt */
N#define TAMPER_IRQChannel            ((u8)0x02)  /* Tamper Interrupt */
N#define RTC_IRQChannel               ((u8)0x03)  /* RTC global Interrupt */
N#define FLASH_IRQChannel             ((u8)0x04)  /* FLASH global Interrupt */
N#define RCC_IRQChannel               ((u8)0x05)  /* RCC global Interrupt */
N#define EXTI0_IRQChannel             ((u8)0x06)  /* EXTI Line0 Interrupt */
N#define EXTI1_IRQChannel             ((u8)0x07)  /* EXTI Line1 Interrupt */
N#define EXTI2_IRQChannel             ((u8)0x08)  /* EXTI Line2 Interrupt */
N#define EXTI3_IRQChannel             ((u8)0x09)  /* EXTI Line3 Interrupt */
N#define EXTI4_IRQChannel             ((u8)0x0A)  /* EXTI Line4 Interrupt */
N#define DMA1_Channel1_IRQChannel     ((u8)0x0B)  /* DMA1 Channel 1 global Interrupt */
N#define DMA1_Channel2_IRQChannel     ((u8)0x0C)  /* DMA1 Channel 2 global Interrupt */
N#define DMA1_Channel3_IRQChannel     ((u8)0x0D)  /* DMA1 Channel 3 global Interrupt */
N#define DMA1_Channel4_IRQChannel     ((u8)0x0E)  /* DMA1 Channel 4 global Interrupt */
N#define DMA1_Channel5_IRQChannel     ((u8)0x0F)  /* DMA1 Channel 5 global Interrupt */
N#define DMA1_Channel6_IRQChannel     ((u8)0x10)  /* DMA1 Channel 6 global Interrupt */
N#define DMA1_Channel7_IRQChannel     ((u8)0x11)  /* DMA1 Channel 7 global Interrupt */
N#define ADC1_2_IRQChannel            ((u8)0x12)  /* ADC1 et ADC2 global Interrupt */
N#define USB_HP_CAN_TX_IRQChannel     ((u8)0x13)  /* USB High Priority or CAN TX Interrupts */
N#define USB_LP_CAN_RX0_IRQChannel    ((u8)0x14)  /* USB Low Priority or CAN RX0 Interrupts */
N#define CAN_RX1_IRQChannel           ((u8)0x15)  /* CAN RX1 Interrupt */
N#define CAN_SCE_IRQChannel           ((u8)0x16)  /* CAN SCE Interrupt */
N#define EXTI9_5_IRQChannel           ((u8)0x17)  /* External Line[9:5] Interrupts */
N#define TIM1_BRK_IRQChannel          ((u8)0x18)  /* TIM1 Break Interrupt */
N#define TIM1_UP_IRQChannel           ((u8)0x19)  /* TIM1 Update Interrupt */
N#define TIM1_TRG_COM_IRQChannel      ((u8)0x1A)  /* TIM1 Trigger and Commutation Interrupt */
N#define TIM1_CC_IRQChannel           ((u8)0x1B)  /* TIM1 Capture Compare Interrupt */
N#define TIM2_IRQChannel              ((u8)0x1C)  /* TIM2 global Interrupt */
N#define TIM3_IRQChannel              ((u8)0x1D)  /* TIM3 global Interrupt */
N#define TIM4_IRQChannel              ((u8)0x1E)  /* TIM4 global Interrupt */
N#define I2C1_EV_IRQChannel           ((u8)0x1F)  /* I2C1 Event Interrupt */
N#define I2C1_ER_IRQChannel           ((u8)0x20)  /* I2C1 Error Interrupt */
N#define I2C2_EV_IRQChannel           ((u8)0x21)  /* I2C2 Event Interrupt */
N#define I2C2_ER_IRQChannel           ((u8)0x22)  /* I2C2 Error Interrupt */
N#define SPI1_IRQChannel              ((u8)0x23)  /* SPI1 global Interrupt */
N#define SPI2_IRQChannel              ((u8)0x24)  /* SPI2 global Interrupt */
N#define USART1_IRQChannel            ((u8)0x25)  /* USART1 global Interrupt */
N#define USART2_IRQChannel            ((u8)0x26)  /* USART2 global Interrupt */
N#define USART3_IRQChannel            ((u8)0x27)  /* USART3 global Interrupt */
N#define EXTI15_10_IRQChannel         ((u8)0x28)  /* External Line[15:10] Interrupts */
N#define RTCAlarm_IRQChannel          ((u8)0x29)  /* RTC Alarm through EXTI Line Interrupt */
N#define USBWakeUp_IRQChannel         ((u8)0x2A)  /* USB WakeUp from suspend through EXTI Line Interrupt */
N#define TIM8_BRK_IRQChannel          ((u8)0x2B)  /* TIM8 Break Interrupt */
N#define TIM8_UP_IRQChannel           ((u8)0x2C)  /* TIM8 Update Interrupt */
N#define TIM8_TRG_COM_IRQChannel      ((u8)0x2D)  /* TIM8 Trigger and Commutation Interrupt */
N#define TIM8_CC_IRQChannel           ((u8)0x2E)  /* TIM8 Capture Compare Interrupt */
N#define ADC3_IRQChannel              ((u8)0x2F)  /* ADC3 global Interrupt */
N#define FSMC_IRQChannel              ((u8)0x30)  /* FSMC global Interrupt */
N#define SDIO_IRQChannel              ((u8)0x31)  /* SDIO global Interrupt */
N#define TIM5_IRQChannel              ((u8)0x32)  /* TIM5 global Interrupt */
N#define SPI3_IRQChannel              ((u8)0x33)  /* SPI3 global Interrupt */
N#define UART4_IRQChannel             ((u8)0x34)  /* UART4 global Interrupt */
N#define UART5_IRQChannel             ((u8)0x35)  /* UART5 global Interrupt */
N#define TIM6_IRQChannel              ((u8)0x36)  /* TIM6 global Interrupt */
N#define TIM7_IRQChannel              ((u8)0x37)  /* TIM7 global Interrupt */
N#define DMA2_Channel1_IRQChannel     ((u8)0x38)  /* DMA2 Channel 1 global Interrupt */
N#define DMA2_Channel2_IRQChannel     ((u8)0x39)  /* DMA2 Channel 2 global Interrupt */
N#define DMA2_Channel3_IRQChannel     ((u8)0x3A)  /* DMA2 Channel 3 global Interrupt */
N#define DMA2_Channel4_5_IRQChannel   ((u8)0x3B)  /* DMA2 Channel 4 and DMA2 Channel 5 global Interrupt */
N
N
N#define IS_NVIC_IRQ_CHANNEL(CHANNEL) (((CHANNEL) == WWDG_IRQChannel) || \
N                                      ((CHANNEL) == PVD_IRQChannel) || \
N                                      ((CHANNEL) == TAMPER_IRQChannel) || \
N                                      ((CHANNEL) == RTC_IRQChannel) || \
N                                      ((CHANNEL) == FLASH_IRQChannel) || \
N                                      ((CHANNEL) == RCC_IRQChannel) || \
N                                      ((CHANNEL) == EXTI0_IRQChannel) || \
N                                      ((CHANNEL) == EXTI1_IRQChannel) || \
N                                      ((CHANNEL) == EXTI2_IRQChannel) || \
N                                      ((CHANNEL) == EXTI3_IRQChannel) || \
N                                      ((CHANNEL) == EXTI4_IRQChannel) || \
N                                      ((CHANNEL) == DMA1_Channel1_IRQChannel) || \
N                                      ((CHANNEL) == DMA1_Channel2_IRQChannel) || \
N                                      ((CHANNEL) == DMA1_Channel3_IRQChannel) || \
N                                      ((CHANNEL) == DMA1_Channel4_IRQChannel) || \
N                                      ((CHANNEL) == DMA1_Channel5_IRQChannel) || \
N                                      ((CHANNEL) == DMA1_Channel6_IRQChannel) || \
N                                      ((CHANNEL) == DMA1_Channel7_IRQChannel) || \
N                                      ((CHANNEL) == ADC1_2_IRQChannel) || \
N                                      ((CHANNEL) == USB_HP_CAN_TX_IRQChannel) || \
N                                      ((CHANNEL) == USB_LP_CAN_RX0_IRQChannel) || \
N                                      ((CHANNEL) == CAN_RX1_IRQChannel) || \
N                                      ((CHANNEL) == CAN_SCE_IRQChannel) || \
N                                      ((CHANNEL) == EXTI9_5_IRQChannel) || \
N                                      ((CHANNEL) == TIM1_BRK_IRQChannel) || \
N                                      ((CHANNEL) == TIM1_UP_IRQChannel) || \
N                                      ((CHANNEL) == TIM1_TRG_COM_IRQChannel) || \
N                                      ((CHANNEL) == TIM1_CC_IRQChannel) || \
N                                      ((CHANNEL) == TIM2_IRQChannel) || \
N                                      ((CHANNEL) == TIM3_IRQChannel) || \
N                                      ((CHANNEL) == TIM4_IRQChannel) || \
N                                      ((CHANNEL) == I2C1_EV_IRQChannel) || \
N                                      ((CHANNEL) == I2C1_ER_IRQChannel) || \
N                                      ((CHANNEL) == I2C2_EV_IRQChannel) || \
N                                      ((CHANNEL) == I2C2_ER_IRQChannel) || \
N                                      ((CHANNEL) == SPI1_IRQChannel) || \
N                                      ((CHANNEL) == SPI2_IRQChannel) || \
N                                      ((CHANNEL) == USART1_IRQChannel) || \
N                                      ((CHANNEL) == USART2_IRQChannel) || \
N                                      ((CHANNEL) == USART3_IRQChannel) || \
N                                      ((CHANNEL) == EXTI15_10_IRQChannel) || \
N                                      ((CHANNEL) == RTCAlarm_IRQChannel) || \
N                                      ((CHANNEL) == USBWakeUp_IRQChannel) || \
N                                      ((CHANNEL) == TIM8_BRK_IRQChannel) || \
N                                      ((CHANNEL) == TIM8_UP_IRQChannel) || \
N                                      ((CHANNEL) == TIM8_TRG_COM_IRQChannel) || \
N                                      ((CHANNEL) == TIM8_CC_IRQChannel) || \
N                                      ((CHANNEL) == ADC3_IRQChannel) || \
N                                      ((CHANNEL) == FSMC_IRQChannel) || \
N                                      ((CHANNEL) == SDIO_IRQChannel) || \
N                                      ((CHANNEL) == TIM5_IRQChannel) || \
N                                      ((CHANNEL) == SPI3_IRQChannel) || \
N                                      ((CHANNEL) == UART4_IRQChannel) || \
N                                      ((CHANNEL) == UART5_IRQChannel) || \
N                                      ((CHANNEL) == TIM6_IRQChannel) || \
N                                      ((CHANNEL) == TIM7_IRQChannel) || \
N                                      ((CHANNEL) == DMA2_Channel1_IRQChannel) || \
N                                      ((CHANNEL) == DMA2_Channel2_IRQChannel) || \
N                                      ((CHANNEL) == DMA2_Channel3_IRQChannel) || \
N                                      ((CHANNEL) == DMA2_Channel4_5_IRQChannel))
X#define IS_NVIC_IRQ_CHANNEL(CHANNEL) (((CHANNEL) == WWDG_IRQChannel) ||                                       ((CHANNEL) == PVD_IRQChannel) ||                                       ((CHANNEL) == TAMPER_IRQChannel) ||                                       ((CHANNEL) == RTC_IRQChannel) ||                                       ((CHANNEL) == FLASH_IRQChannel) ||                                       ((CHANNEL) == RCC_IRQChannel) ||                                       ((CHANNEL) == EXTI0_IRQChannel) ||                                       ((CHANNEL) == EXTI1_IRQChannel) ||                                       ((CHANNEL) == EXTI2_IRQChannel) ||                                       ((CHANNEL) == EXTI3_IRQChannel) ||                                       ((CHANNEL) == EXTI4_IRQChannel) ||                                       ((CHANNEL) == DMA1_Channel1_IRQChannel) ||                                       ((CHANNEL) == DMA1_Channel2_IRQChannel) ||                                       ((CHANNEL) == DMA1_Channel3_IRQChannel) ||                                       ((CHANNEL) == DMA1_Channel4_IRQChannel) ||                                       ((CHANNEL) == DMA1_Channel5_IRQChannel) ||                                       ((CHANNEL) == DMA1_Channel6_IRQChannel) ||                                       ((CHANNEL) == DMA1_Channel7_IRQChannel) ||                                       ((CHANNEL) == ADC1_2_IRQChannel) ||                                       ((CHANNEL) == USB_HP_CAN_TX_IRQChannel) ||                                       ((CHANNEL) == USB_LP_CAN_RX0_IRQChannel) ||                                       ((CHANNEL) == CAN_RX1_IRQChannel) ||                                       ((CHANNEL) == CAN_SCE_IRQChannel) ||                                       ((CHANNEL) == EXTI9_5_IRQChannel) ||                                       ((CHANNEL) == TIM1_BRK_IRQChannel) ||                                       ((CHANNEL) == TIM1_UP_IRQChannel) ||                                       ((CHANNEL) == TIM1_TRG_COM_IRQChannel) ||                                       ((CHANNEL) == TIM1_CC_IRQChannel) ||                                       ((CHANNEL) == TIM2_IRQChannel) ||                                       ((CHANNEL) == TIM3_IRQChannel) ||                                       ((CHANNEL) == TIM4_IRQChannel) ||                                       ((CHANNEL) == I2C1_EV_IRQChannel) ||                                       ((CHANNEL) == I2C1_ER_IRQChannel) ||                                       ((CHANNEL) == I2C2_EV_IRQChannel) ||                                       ((CHANNEL) == I2C2_ER_IRQChannel) ||                                       ((CHANNEL) == SPI1_IRQChannel) ||                                       ((CHANNEL) == SPI2_IRQChannel) ||                                       ((CHANNEL) == USART1_IRQChannel) ||                                       ((CHANNEL) == USART2_IRQChannel) ||                                       ((CHANNEL) == USART3_IRQChannel) ||                                       ((CHANNEL) == EXTI15_10_IRQChannel) ||                                       ((CHANNEL) == RTCAlarm_IRQChannel) ||                                       ((CHANNEL) == USBWakeUp_IRQChannel) ||                                       ((CHANNEL) == TIM8_BRK_IRQChannel) ||                                       ((CHANNEL) == TIM8_UP_IRQChannel) ||                                       ((CHANNEL) == TIM8_TRG_COM_IRQChannel) ||                                       ((CHANNEL) == TIM8_CC_IRQChannel) ||                                       ((CHANNEL) == ADC3_IRQChannel) ||                                       ((CHANNEL) == FSMC_IRQChannel) ||                                       ((CHANNEL) == SDIO_IRQChannel) ||                                       ((CHANNEL) == TIM5_IRQChannel) ||                                       ((CHANNEL) == SPI3_IRQChannel) ||                                       ((CHANNEL) == UART4_IRQChannel) ||                                       ((CHANNEL) == UART5_IRQChannel) ||                                       ((CHANNEL) == TIM6_IRQChannel) ||                                       ((CHANNEL) == TIM7_IRQChannel) ||                                       ((CHANNEL) == DMA2_Channel1_IRQChannel) ||                                       ((CHANNEL) == DMA2_Channel2_IRQChannel) ||                                       ((CHANNEL) == DMA2_Channel3_IRQChannel) ||                                       ((CHANNEL) == DMA2_Channel4_5_IRQChannel))
N
N
N/* System Handlers -----------------------------------------------------------*/
N#define SystemHandler_NMI            ((u32)0x00001F) /* NMI Handler */
N#define SystemHandler_HardFault      ((u32)0x000000) /* Hard Fault Handler */
N#define SystemHandler_MemoryManage   ((u32)0x043430) /* Memory Manage Handler */
N#define SystemHandler_BusFault       ((u32)0x547931) /* Bus Fault Handler */
N#define SystemHandler_UsageFault     ((u32)0x24C232) /* Usage Fault Handler */
N#define SystemHandler_SVCall         ((u32)0x01FF40) /* SVCall Handler */
N#define SystemHandler_DebugMonitor   ((u32)0x0A0080) /* Debug Monitor Handler */
N#define SystemHandler_PSV            ((u32)0x02829C) /* PSV Handler */
N#define SystemHandler_SysTick        ((u32)0x02C39A) /* SysTick Handler */
N
N#define IS_CONFIG_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_MemoryManage) || \
N                                           ((HANDLER) == SystemHandler_BusFault) || \
N                                           ((HANDLER) == SystemHandler_UsageFault))
X#define IS_CONFIG_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_MemoryManage) ||                                            ((HANDLER) == SystemHandler_BusFault) ||                                            ((HANDLER) == SystemHandler_UsageFault))
N
N#define IS_PRIORITY_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_MemoryManage) || \
N                                             ((HANDLER) == SystemHandler_BusFault) || \
N                                             ((HANDLER) == SystemHandler_UsageFault) || \
N                                             ((HANDLER) == SystemHandler_SVCall) || \
N                                             ((HANDLER) == SystemHandler_DebugMonitor) || \
N                                             ((HANDLER) == SystemHandler_PSV) || \
N                                             ((HANDLER) == SystemHandler_SysTick))
X#define IS_PRIORITY_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_MemoryManage) ||                                              ((HANDLER) == SystemHandler_BusFault) ||                                              ((HANDLER) == SystemHandler_UsageFault) ||                                              ((HANDLER) == SystemHandler_SVCall) ||                                              ((HANDLER) == SystemHandler_DebugMonitor) ||                                              ((HANDLER) == SystemHandler_PSV) ||                                              ((HANDLER) == SystemHandler_SysTick))
N
N#define IS_GET_PENDING_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_MemoryManage) || \
N                                                ((HANDLER) == SystemHandler_BusFault) || \
N                                                ((HANDLER) == SystemHandler_SVCall))
X#define IS_GET_PENDING_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_MemoryManage) ||                                                 ((HANDLER) == SystemHandler_BusFault) ||                                                 ((HANDLER) == SystemHandler_SVCall))
N
N#define IS_SET_PENDING_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_NMI) || \
N                                                ((HANDLER) == SystemHandler_PSV) || \
N                                                ((HANDLER) == SystemHandler_SysTick))
X#define IS_SET_PENDING_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_NMI) ||                                                 ((HANDLER) == SystemHandler_PSV) ||                                                 ((HANDLER) == SystemHandler_SysTick))
N
N#define IS_CLEAR_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_PSV) || \
N                                          ((HANDLER) == SystemHandler_SysTick))
X#define IS_CLEAR_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_PSV) ||                                           ((HANDLER) == SystemHandler_SysTick))
N
N#define IS_GET_ACTIVE_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_MemoryManage) || \
N                                               ((HANDLER) == SystemHandler_BusFault) || \
N                                               ((HANDLER) == SystemHandler_UsageFault) || \
N                                               ((HANDLER) == SystemHandler_SVCall) || \
N                                               ((HANDLER) == SystemHandler_DebugMonitor) || \
N                                               ((HANDLER) == SystemHandler_PSV) || \
N                                               ((HANDLER) == SystemHandler_SysTick))
X#define IS_GET_ACTIVE_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_MemoryManage) ||                                                ((HANDLER) == SystemHandler_BusFault) ||                                                ((HANDLER) == SystemHandler_UsageFault) ||                                                ((HANDLER) == SystemHandler_SVCall) ||                                                ((HANDLER) == SystemHandler_DebugMonitor) ||                                                ((HANDLER) == SystemHandler_PSV) ||                                                ((HANDLER) == SystemHandler_SysTick))
N
N#define IS_FAULT_SOURCE_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_HardFault) || \
N                                                 ((HANDLER) == SystemHandler_MemoryManage) || \
N                                                 ((HANDLER) == SystemHandler_BusFault) || \
N                                                 ((HANDLER) == SystemHandler_UsageFault) || \
N                                                 ((HANDLER) == SystemHandler_DebugMonitor)) 
X#define IS_FAULT_SOURCE_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_HardFault) ||                                                  ((HANDLER) == SystemHandler_MemoryManage) ||                                                  ((HANDLER) == SystemHandler_BusFault) ||                                                  ((HANDLER) == SystemHandler_UsageFault) ||                                                  ((HANDLER) == SystemHandler_DebugMonitor)) 
N
N#define IS_FAULT_ADDRESS_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_MemoryManage) || \
N                                                  ((HANDLER) == SystemHandler_BusFault))
X#define IS_FAULT_ADDRESS_SYSTEM_HANDLER(HANDLER) (((HANDLER) == SystemHandler_MemoryManage) ||                                                   ((HANDLER) == SystemHandler_BusFault))
N
N
N/* Vector Table Base ---------------------------------------------------------*/
N#define NVIC_VectTab_RAM             ((u32)0x20000000)
N#define NVIC_VectTab_FLASH           ((u32)0x08000000)
N
N#define IS_NVIC_VECTTAB(VECTTAB) (((VECTTAB) == NVIC_VectTab_RAM) || \
N                                  ((VECTTAB) == NVIC_VectTab_FLASH))
X#define IS_NVIC_VECTTAB(VECTTAB) (((VECTTAB) == NVIC_VectTab_RAM) ||                                   ((VECTTAB) == NVIC_VectTab_FLASH))
N
N/* System Low Power ----------------------------------------------------------*/
N#define NVIC_LP_SEVONPEND            ((u8)0x10)
N#define NVIC_LP_SLEEPDEEP            ((u8)0x04)
N#define NVIC_LP_SLEEPONEXIT          ((u8)0x02)
N
N#define IS_NVIC_LP(LP) (((LP) == NVIC_LP_SEVONPEND) || \
N                        ((LP) == NVIC_LP_SLEEPDEEP) || \
N                        ((LP) == NVIC_LP_SLEEPONEXIT))
X#define IS_NVIC_LP(LP) (((LP) == NVIC_LP_SEVONPEND) ||                         ((LP) == NVIC_LP_SLEEPDEEP) ||                         ((LP) == NVIC_LP_SLEEPONEXIT))
N
N/* Preemption Priority Group -------------------------------------------------*/
N#define NVIC_PriorityGroup_0         ((u32)0x700) /* 0 bits for pre-emption priority
N                                                     4 bits for subpriority */
N#define NVIC_PriorityGroup_1         ((u32)0x600) /* 1 bits for pre-emption priority
N                                                     3 bits for subpriority */
N#define NVIC_PriorityGroup_2         ((u32)0x500) /* 2 bits for pre-emption priority
N                                                     2 bits for subpriority */
N#define NVIC_PriorityGroup_3         ((u32)0x400) /* 3 bits for pre-emption priority
N                                                     1 bits for subpriority */
N#define NVIC_PriorityGroup_4         ((u32)0x300) /* 4 bits for pre-emption priority
N                                                     0 bits for subpriority */
N
N#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PriorityGroup_0) || \
N                                       ((GROUP) == NVIC_PriorityGroup_1) || \
N                                       ((GROUP) == NVIC_PriorityGroup_2) || \
N                                       ((GROUP) == NVIC_PriorityGroup_3) || \
N                                       ((GROUP) == NVIC_PriorityGroup_4))
X#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PriorityGroup_0) ||                                        ((GROUP) == NVIC_PriorityGroup_1) ||                                        ((GROUP) == NVIC_PriorityGroup_2) ||                                        ((GROUP) == NVIC_PriorityGroup_3) ||                                        ((GROUP) == NVIC_PriorityGroup_4))
N
N#define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY)  ((PRIORITY) < 0x10)
N#define IS_NVIC_SUB_PRIORITY(PRIORITY)  ((PRIORITY) < 0x10)
N#define IS_NVIC_OFFSET(OFFSET)  ((OFFSET) < 0x0007FFFF)
N#define IS_NVIC_BASE_PRI(PRI)   ((PRI) < 0x10)
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid NVIC_DeInit(void);
Nvoid NVIC_SCBDeInit(void);
Nvoid NVIC_PriorityGroupConfig(u32 NVIC_PriorityGroup);
Nvoid NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct);
Nvoid NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct);
Nvoid NVIC_SETPRIMASK(void);
Nvoid NVIC_RESETPRIMASK(void);
Nvoid NVIC_SETFAULTMASK(void);
Nvoid NVIC_RESETFAULTMASK(void);
Nvoid NVIC_BASEPRICONFIG(u32 NewPriority);
Nu32 NVIC_GetBASEPRI(void);
Nu16 NVIC_GetCurrentPendingIRQChannel(void);
NITStatus NVIC_GetIRQChannelPendingBitStatus(u8 NVIC_IRQChannel);
Nvoid NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel);
Nvoid NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel);
Nu16 NVIC_GetCurrentActiveHandler(void);
NITStatus NVIC_GetIRQChannelActiveBitStatus(u8 NVIC_IRQChannel);
Nu32 NVIC_GetCPUID(void);
Nvoid NVIC_SetVectorTable(u32 NVIC_VectTab, u32 Offset);
Nvoid NVIC_GenerateSystemReset(void);
Nvoid NVIC_GenerateCoreReset(void);
Nvoid NVIC_SystemLPConfig(u8 LowPowerMode, FunctionalState NewState);
Nvoid NVIC_SystemHandlerConfig(u32 SystemHandler, FunctionalState NewState);
Nvoid NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
N                                      u8 SystemHandlerSubPriority);
NITStatus NVIC_GetSystemHandlerPendingBitStatus(u32 SystemHandler);
Nvoid NVIC_SetSystemHandlerPendingBit(u32 SystemHandler);
Nvoid NVIC_ClearSystemHandlerPendingBit(u32 SystemHandler);
NITStatus NVIC_GetSystemHandlerActiveBitStatus(u32 SystemHandler);
Nu32 NVIC_GetFaultHandlerSources(u32 SystemHandler);
Nu32 NVIC_GetFaultAddress(u32 SystemHandler);
N
N#endif /* __STM32F10x_NVIC_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 78 "..\include\stm32f10x_lib.h" 2
N#endif /*_NVIC */
N
N#ifdef _PWR
N  #include "stm32f10x_pwr.h"
L 1 "..\include\stm32f10x_pwr.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_pwr.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      PWR firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_PWR_H
N#define __STM32F10x_PWR_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/* PVD detection level */
N#define PWR_PVDLevel_2V2          ((u32)0x00000000)
N#define PWR_PVDLevel_2V3          ((u32)0x00000020)
N#define PWR_PVDLevel_2V4          ((u32)0x00000040)
N#define PWR_PVDLevel_2V5          ((u32)0x00000060)
N#define PWR_PVDLevel_2V6          ((u32)0x00000080)
N#define PWR_PVDLevel_2V7          ((u32)0x000000A0)
N#define PWR_PVDLevel_2V8          ((u32)0x000000C0)
N#define PWR_PVDLevel_2V9          ((u32)0x000000E0)
N
N#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLevel_2V2) || ((LEVEL) == PWR_PVDLevel_2V3)|| \
N                                 ((LEVEL) == PWR_PVDLevel_2V4) || ((LEVEL) == PWR_PVDLevel_2V5)|| \
N                                 ((LEVEL) == PWR_PVDLevel_2V6) || ((LEVEL) == PWR_PVDLevel_2V7)|| \
N                                 ((LEVEL) == PWR_PVDLevel_2V8) || ((LEVEL) == PWR_PVDLevel_2V9))
X#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLevel_2V2) || ((LEVEL) == PWR_PVDLevel_2V3)||                                  ((LEVEL) == PWR_PVDLevel_2V4) || ((LEVEL) == PWR_PVDLevel_2V5)||                                  ((LEVEL) == PWR_PVDLevel_2V6) || ((LEVEL) == PWR_PVDLevel_2V7)||                                  ((LEVEL) == PWR_PVDLevel_2V8) || ((LEVEL) == PWR_PVDLevel_2V9))
N
N/* Regulator state is STOP mode */
N#define PWR_Regulator_ON          ((u32)0x00000000)
N#define PWR_Regulator_LowPower    ((u32)0x00000001)
N
N#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_Regulator_ON) || \
N                                     ((REGULATOR) == PWR_Regulator_LowPower))
X#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_Regulator_ON) ||                                      ((REGULATOR) == PWR_Regulator_LowPower))
N
N/* STOP mode entry */
N#define PWR_STOPEntry_WFI         ((u8)0x01)
N#define PWR_STOPEntry_WFE         ((u8)0x02)
N
N#define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPEntry_WFI) || ((ENTRY) == PWR_STOPEntry_WFE))
N 
N/* PWR Flag */
N#define PWR_FLAG_WU               ((u32)0x00000001)
N#define PWR_FLAG_SB               ((u32)0x00000002)
N#define PWR_FLAG_PVDO             ((u32)0x00000004)
N
N#define IS_PWR_GET_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB) || \
N                               ((FLAG) == PWR_FLAG_PVDO))
X#define IS_PWR_GET_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB) ||                                ((FLAG) == PWR_FLAG_PVDO))
N#define IS_PWR_CLEAR_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB))
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid PWR_DeInit(void);
Nvoid PWR_BackupAccessCmd(FunctionalState NewState);
Nvoid PWR_PVDCmd(FunctionalState NewState);
Nvoid PWR_PVDLevelConfig(u32 PWR_PVDLevel);
Nvoid PWR_WakeUpPinCmd(FunctionalState NewState);
Nvoid PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry);
Nvoid PWR_EnterSTANDBYMode(void);
NFlagStatus PWR_GetFlagStatus(u32 PWR_FLAG);
Nvoid PWR_ClearFlag(u32 PWR_FLAG);
N
N#endif /* __STM32F10x_PWR_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 82 "..\include\stm32f10x_lib.h" 2
N#endif /*_PWR */
N
N#ifdef _RCC
N  #include "stm32f10x_rcc.h"
L 1 "..\include\stm32f10x_rcc.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_rcc.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      RCC firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_RCC_H
N#define __STM32F10x_RCC_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
Ntypedef struct
N{
N  u32 SYSCLK_Frequency;
N  u32 HCLK_Frequency;
N  u32 PCLK1_Frequency;
N  u32 PCLK2_Frequency;
N  u32 ADCCLK_Frequency;
N}RCC_ClocksTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N/* HSE configuration */
N#define RCC_HSE_OFF                      ((u32)0x00000000)
N#define RCC_HSE_ON                       ((u32)0x00010000)
N#define RCC_HSE_Bypass                   ((u32)0x00040000)
N
N#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \
N                         ((HSE) == RCC_HSE_Bypass))
X#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) ||                          ((HSE) == RCC_HSE_Bypass))
N
N/* PLL entry clock source */
N#define RCC_PLLSource_HSI_Div2           ((u32)0x00000000)
N#define RCC_PLLSource_HSE_Div1           ((u32)0x00010000)
N#define RCC_PLLSource_HSE_Div2           ((u32)0x00030000)
N
N#define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI_Div2) || \
N                                   ((SOURCE) == RCC_PLLSource_HSE_Div1) || \
N                                   ((SOURCE) == RCC_PLLSource_HSE_Div2))
X#define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI_Div2) ||                                    ((SOURCE) == RCC_PLLSource_HSE_Div1) ||                                    ((SOURCE) == RCC_PLLSource_HSE_Div2))
N
N/* PLL multiplication factor */
N#define RCC_PLLMul_2                     ((u32)0x00000000)
N#define RCC_PLLMul_3                     ((u32)0x00040000)
N#define RCC_PLLMul_4                     ((u32)0x00080000)
N#define RCC_PLLMul_5                     ((u32)0x000C0000)
N#define RCC_PLLMul_6                     ((u32)0x00100000)
N#define RCC_PLLMul_7                     ((u32)0x00140000)
N#define RCC_PLLMul_8                     ((u32)0x00180000)
N#define RCC_PLLMul_9                     ((u32)0x001C0000)
N#define RCC_PLLMul_10                    ((u32)0x00200000)
N#define RCC_PLLMul_11                    ((u32)0x00240000)
N#define RCC_PLLMul_12                    ((u32)0x00280000)
N#define RCC_PLLMul_13                    ((u32)0x002C0000)
N#define RCC_PLLMul_14                    ((u32)0x00300000)
N#define RCC_PLLMul_15                    ((u32)0x00340000)
N#define RCC_PLLMul_16                    ((u32)0x00380000)
N
N#define IS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLLMul_2) || ((MUL) == RCC_PLLMul_3)   || \
N                             ((MUL) == RCC_PLLMul_4) || ((MUL) == RCC_PLLMul_5)   || \
N                             ((MUL) == RCC_PLLMul_6) || ((MUL) == RCC_PLLMul_7)   || \
N                             ((MUL) == RCC_PLLMul_8) || ((MUL) == RCC_PLLMul_9)   || \
N                             ((MUL) == RCC_PLLMul_10) || ((MUL) == RCC_PLLMul_11) || \
N                             ((MUL) == RCC_PLLMul_12) || ((MUL) == RCC_PLLMul_13) || \
N                             ((MUL) == RCC_PLLMul_14) || ((MUL) == RCC_PLLMul_15) || \
N                             ((MUL) == RCC_PLLMul_16))
X#define IS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLLMul_2) || ((MUL) == RCC_PLLMul_3)   ||                              ((MUL) == RCC_PLLMul_4) || ((MUL) == RCC_PLLMul_5)   ||                              ((MUL) == RCC_PLLMul_6) || ((MUL) == RCC_PLLMul_7)   ||                              ((MUL) == RCC_PLLMul_8) || ((MUL) == RCC_PLLMul_9)   ||                              ((MUL) == RCC_PLLMul_10) || ((MUL) == RCC_PLLMul_11) ||                              ((MUL) == RCC_PLLMul_12) || ((MUL) == RCC_PLLMul_13) ||                              ((MUL) == RCC_PLLMul_14) || ((MUL) == RCC_PLLMul_15) ||                              ((MUL) == RCC_PLLMul_16))
N
N/* System clock source */
N#define RCC_SYSCLKSource_HSI             ((u32)0x00000000)
N#define RCC_SYSCLKSource_HSE             ((u32)0x00000001)
N#define RCC_SYSCLKSource_PLLCLK          ((u32)0x00000002)
N
N#define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) || \
N                                      ((SOURCE) == RCC_SYSCLKSource_HSE) || \
N                                      ((SOURCE) == RCC_SYSCLKSource_PLLCLK))
X#define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) ||                                       ((SOURCE) == RCC_SYSCLKSource_HSE) ||                                       ((SOURCE) == RCC_SYSCLKSource_PLLCLK))
N
N/* AHB clock source */
N#define RCC_SYSCLK_Div1                  ((u32)0x00000000)
N#define RCC_SYSCLK_Div2                  ((u32)0x00000080)
N#define RCC_SYSCLK_Div4                  ((u32)0x00000090)
N#define RCC_SYSCLK_Div8                  ((u32)0x000000A0)
N#define RCC_SYSCLK_Div16                 ((u32)0x000000B0)
N#define RCC_SYSCLK_Div64                 ((u32)0x000000C0)
N#define RCC_SYSCLK_Div128                ((u32)0x000000D0)
N#define RCC_SYSCLK_Div256                ((u32)0x000000E0)
N#define RCC_SYSCLK_Div512                ((u32)0x000000F0)
N
N#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || \
N                           ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || \
N                           ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || \
N                           ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || \
N                           ((HCLK) == RCC_SYSCLK_Div512))
X#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) ||                            ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) ||                            ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) ||                            ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) ||                            ((HCLK) == RCC_SYSCLK_Div512))
N
N/* APB1/APB2 clock source */
N#define RCC_HCLK_Div1                    ((u32)0x00000000)
N#define RCC_HCLK_Div2                    ((u32)0x00000400)
N#define RCC_HCLK_Div4                    ((u32)0x00000500)
N#define RCC_HCLK_Div8                    ((u32)0x00000600)
N#define RCC_HCLK_Div16                   ((u32)0x00000700)
N
N#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || \
N                           ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || \
N                           ((PCLK) == RCC_HCLK_Div16))
X#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) ||                            ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) ||                            ((PCLK) == RCC_HCLK_Div16))
N
N/* RCC Interrupt source */
N#define RCC_IT_LSIRDY                    ((u8)0x01)
N#define RCC_IT_LSERDY                    ((u8)0x02)
N#define RCC_IT_HSIRDY                    ((u8)0x04)
N#define RCC_IT_HSERDY                    ((u8)0x08)
N#define RCC_IT_PLLRDY                    ((u8)0x10)
N#define RCC_IT_CSS                       ((u8)0x80)
N
N#define IS_RCC_IT(IT) ((((IT) & (u8)0xE0) == 0x00) && ((IT) != 0x00))
N#define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || \
N                           ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || \
N                           ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS))
X#define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) ||                            ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) ||                            ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS))
N#define IS_RCC_CLEAR_IT(IT) ((((IT) & (u8)0x60) == 0x00) && ((IT) != 0x00))
N
N/* USB clock source */
N#define RCC_USBCLKSource_PLLCLK_1Div5    ((u8)0x00)
N#define RCC_USBCLKSource_PLLCLK_Div1     ((u8)0x01)
N
N#define IS_RCC_USBCLK_SOURCE(SOURCE) (((SOURCE) == RCC_USBCLKSource_PLLCLK_1Div5) || \
N                                      ((SOURCE) == RCC_USBCLKSource_PLLCLK_Div1))
X#define IS_RCC_USBCLK_SOURCE(SOURCE) (((SOURCE) == RCC_USBCLKSource_PLLCLK_1Div5) ||                                       ((SOURCE) == RCC_USBCLKSource_PLLCLK_Div1))
N
N/* ADC clock source */
N#define RCC_PCLK2_Div2                   ((u32)0x00000000)
N#define RCC_PCLK2_Div4                   ((u32)0x00004000)
N#define RCC_PCLK2_Div6                   ((u32)0x00008000)
N#define RCC_PCLK2_Div8                   ((u32)0x0000C000)
N
N#define IS_RCC_ADCCLK(ADCCLK) (((ADCCLK) == RCC_PCLK2_Div2) || ((ADCCLK) == RCC_PCLK2_Div4) || \
N                               ((ADCCLK) == RCC_PCLK2_Div6) || ((ADCCLK) == RCC_PCLK2_Div8))
X#define IS_RCC_ADCCLK(ADCCLK) (((ADCCLK) == RCC_PCLK2_Div2) || ((ADCCLK) == RCC_PCLK2_Div4) ||                                ((ADCCLK) == RCC_PCLK2_Div6) || ((ADCCLK) == RCC_PCLK2_Div8))
N
N/* LSE configuration */
N#define RCC_LSE_OFF                      ((u8)0x00)
N#define RCC_LSE_ON                       ((u8)0x01)
N#define RCC_LSE_Bypass                   ((u8)0x04)
N
N#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \
N                         ((LSE) == RCC_LSE_Bypass))
X#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) ||                          ((LSE) == RCC_LSE_Bypass))
N
N/* RTC clock source */
N#define RCC_RTCCLKSource_LSE             ((u32)0x00000100)
N#define RCC_RTCCLKSource_LSI             ((u32)0x00000200)
N#define RCC_RTCCLKSource_HSE_Div128      ((u32)0x00000300)
N
N#define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) || \
N                                      ((SOURCE) == RCC_RTCCLKSource_LSI) || \
N                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div128))
X#define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) ||                                       ((SOURCE) == RCC_RTCCLKSource_LSI) ||                                       ((SOURCE) == RCC_RTCCLKSource_HSE_Div128))
N
N/* AHB peripheral */
N#define RCC_AHBPeriph_DMA1               ((u32)0x00000001)
N#define RCC_AHBPeriph_DMA2               ((u32)0x00000002)
N#define RCC_AHBPeriph_SRAM               ((u32)0x00000004)
N#define RCC_AHBPeriph_FLITF              ((u32)0x00000010)
N#define RCC_AHBPeriph_CRC                ((u32)0x00000040)
N#define RCC_AHBPeriph_FSMC               ((u32)0x00000100)
N#define RCC_AHBPeriph_SDIO               ((u32)0x00000400)
N
N#define IS_RCC_AHB_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFAA8) == 0x00) && ((PERIPH) != 0x00))
N
N/* APB2 peripheral */
N#define RCC_APB2Periph_AFIO              ((u32)0x00000001)
N#define RCC_APB2Periph_GPIOA             ((u32)0x00000004)
N#define RCC_APB2Periph_GPIOB             ((u32)0x00000008)
N#define RCC_APB2Periph_GPIOC             ((u32)0x00000010)
N#define RCC_APB2Periph_GPIOD             ((u32)0x00000020)
N#define RCC_APB2Periph_GPIOE             ((u32)0x00000040)
N#define RCC_APB2Periph_GPIOF             ((u32)0x00000080)
N#define RCC_APB2Periph_GPIOG             ((u32)0x00000100)
N#define RCC_APB2Periph_ADC1              ((u32)0x00000200)
N#define RCC_APB2Periph_ADC2              ((u32)0x00000400)
N#define RCC_APB2Periph_TIM1              ((u32)0x00000800)
N#define RCC_APB2Periph_SPI1              ((u32)0x00001000)
N#define RCC_APB2Periph_TIM8              ((u32)0x00002000)
N#define RCC_APB2Periph_USART1            ((u32)0x00004000)
N#define RCC_APB2Periph_ADC3              ((u32)0x00008000)
N#define RCC_APB2Periph_ALL               ((u32)0x0000FFFD)
N
N#define IS_RCC_APB2_PERIPH(PERIPH) ((((PERIPH) & 0xFFFF0002) == 0x00) && ((PERIPH) != 0x00))
N
N/* APB1 peripheral */
N#define RCC_APB1Periph_TIM2              ((u32)0x00000001)
N#define RCC_APB1Periph_TIM3              ((u32)0x00000002)
N#define RCC_APB1Periph_TIM4              ((u32)0x00000004)
N#define RCC_APB1Periph_TIM5              ((u32)0x00000008)
N#define RCC_APB1Periph_TIM6              ((u32)0x00000010)
N#define RCC_APB1Periph_TIM7              ((u32)0x00000020)
N#define RCC_APB1Periph_WWDG              ((u32)0x00000800)
N#define RCC_APB1Periph_SPI2              ((u32)0x00004000)
N#define RCC_APB1Periph_SPI3              ((u32)0x00008000)
N#define RCC_APB1Periph_USART2            ((u32)0x00020000)
N#define RCC_APB1Periph_USART3            ((u32)0x00040000)
N#define RCC_APB1Periph_UART4             ((u32)0x00080000)
N#define RCC_APB1Periph_UART5             ((u32)0x00100000)
N#define RCC_APB1Periph_I2C1              ((u32)0x00200000)
N#define RCC_APB1Periph_I2C2              ((u32)0x00400000)
N#define RCC_APB1Periph_USB               ((u32)0x00800000)
N#define RCC_APB1Periph_CAN               ((u32)0x02000000)
N#define RCC_APB1Periph_BKP               ((u32)0x08000000)
N#define RCC_APB1Periph_PWR               ((u32)0x10000000)
N#define RCC_APB1Periph_DAC               ((u32)0x20000000)
N#define RCC_APB1Periph_ALL               ((u32)0x3AFEC83F)
N
N#define IS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) & 0xC50137C0) == 0x00) && ((PERIPH) != 0x00))
N
N/* Clock source to output on MCO pin */
N#define RCC_MCO_NoClock                  ((u8)0x00)
N#define RCC_MCO_SYSCLK                   ((u8)0x04)
N#define RCC_MCO_HSI                      ((u8)0x05)
N#define RCC_MCO_HSE                      ((u8)0x06)
N#define RCC_MCO_PLLCLK_Div2              ((u8)0x07)
N
N#define IS_RCC_MCO(MCO) (((MCO) == RCC_MCO_NoClock) || ((MCO) == RCC_MCO_HSI) || \
N                         ((MCO) == RCC_MCO_SYSCLK)  || ((MCO) == RCC_MCO_HSE) || \
N                         ((MCO) == RCC_MCO_PLLCLK_Div2))
X#define IS_RCC_MCO(MCO) (((MCO) == RCC_MCO_NoClock) || ((MCO) == RCC_MCO_HSI) ||                          ((MCO) == RCC_MCO_SYSCLK)  || ((MCO) == RCC_MCO_HSE) ||                          ((MCO) == RCC_MCO_PLLCLK_Div2))
N
N/* RCC Flag */
N#define RCC_FLAG_HSIRDY                  ((u8)0x21)
N#define RCC_FLAG_HSERDY                  ((u8)0x31)
N#define RCC_FLAG_PLLRDY                  ((u8)0x39)
N#define RCC_FLAG_LSERDY                  ((u8)0x41)
N#define RCC_FLAG_LSIRDY                  ((u8)0x61)
N#define RCC_FLAG_PINRST                  ((u8)0x7A)
N#define RCC_FLAG_PORRST                  ((u8)0x7B)
N#define RCC_FLAG_SFTRST                  ((u8)0x7C)
N#define RCC_FLAG_IWDGRST                 ((u8)0x7D)
N#define RCC_FLAG_WWDGRST                 ((u8)0x7E)
N#define RCC_FLAG_LPWRRST                 ((u8)0x7F)
N
N#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || \
N                           ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || \
N                           ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_PINRST) || \
N                           ((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) || \
N                           ((FLAG) == RCC_FLAG_IWDGRST)|| ((FLAG) == RCC_FLAG_WWDGRST)|| \
N                           ((FLAG) == RCC_FLAG_LPWRRST))
X#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) ||                            ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) ||                            ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_PINRST) ||                            ((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) ||                            ((FLAG) == RCC_FLAG_IWDGRST)|| ((FLAG) == RCC_FLAG_WWDGRST)||                            ((FLAG) == RCC_FLAG_LPWRRST))
N
N#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid RCC_DeInit(void);
Nvoid RCC_HSEConfig(u32 RCC_HSE);
NErrorStatus RCC_WaitForHSEStartUp(void);
Nvoid RCC_AdjustHSICalibrationValue(u8 HSICalibrationValue);
Nvoid RCC_HSICmd(FunctionalState NewState);
Nvoid RCC_PLLConfig(u32 RCC_PLLSource, u32 RCC_PLLMul);
Nvoid RCC_PLLCmd(FunctionalState NewState);
Nvoid RCC_SYSCLKConfig(u32 RCC_SYSCLKSource);
Nu8 RCC_GetSYSCLKSource(void);
Nvoid RCC_HCLKConfig(u32 RCC_SYSCLK);
Nvoid RCC_PCLK1Config(u32 RCC_HCLK);
Nvoid RCC_PCLK2Config(u32 RCC_HCLK);
Nvoid RCC_ITConfig(u8 RCC_IT, FunctionalState NewState);
Nvoid RCC_USBCLKConfig(u32 RCC_USBCLKSource);
Nvoid RCC_ADCCLKConfig(u32 RCC_PCLK2);
Nvoid RCC_LSEConfig(u8 RCC_LSE);
Nvoid RCC_LSICmd(FunctionalState NewState);
Nvoid RCC_RTCCLKConfig(u32 RCC_RTCCLKSource);
Nvoid RCC_RTCCLKCmd(FunctionalState NewState);
Nvoid RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks);
Nvoid RCC_AHBPeriphClockCmd(u32 RCC_AHBPeriph, FunctionalState NewState);
Nvoid RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState);
Nvoid RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState);
Nvoid RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState);
Nvoid RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState);
Nvoid RCC_BackupResetCmd(FunctionalState NewState);
Nvoid RCC_ClockSecuritySystemCmd(FunctionalState NewState);
Nvoid RCC_MCOConfig(u8 RCC_MCO);
NFlagStatus RCC_GetFlagStatus(u8 RCC_FLAG);
Nvoid RCC_ClearFlag(void);
NITStatus RCC_GetITStatus(u8 RCC_IT);
Nvoid RCC_ClearITPendingBit(u8 RCC_IT);
N
N#endif /* __STM32F10x_RCC_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 86 "..\include\stm32f10x_lib.h" 2
N#endif /*_RCC */
N
N#ifdef _RTC
N  #include "stm32f10x_rtc.h"
L 1 "..\include\stm32f10x_rtc.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_rtc.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      RTC firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_RTC_H
N#define __STM32F10x_RTC_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/* RTC interrupts define -----------------------------------------------------*/
N#define RTC_IT_OW            ((u16)0x0004)  /* Overflow interrupt */
N#define RTC_IT_ALR           ((u16)0x0002)  /* Alarm interrupt */
N#define RTC_IT_SEC           ((u16)0x0001)  /* Second interrupt */
N
N#define IS_RTC_IT(IT) ((((IT) & (u16)0xFFF8) == 0x00) && ((IT) != 0x00))
N
N#define IS_RTC_GET_IT(IT) (((IT) == RTC_IT_OW) || ((IT) == RTC_IT_ALR) || \
N                           ((IT) == RTC_IT_SEC))
X#define IS_RTC_GET_IT(IT) (((IT) == RTC_IT_OW) || ((IT) == RTC_IT_ALR) ||                            ((IT) == RTC_IT_SEC))
N                                                                     
N/* RTC interrupts flags ------------------------------------------------------*/
N#define RTC_FLAG_RTOFF       ((u16)0x0020)  /* RTC Operation OFF flag */
N#define RTC_FLAG_RSF         ((u16)0x0008)  /* Registers Synchronized flag */
N#define RTC_FLAG_OW          ((u16)0x0004)  /* Overflow flag */
N#define RTC_FLAG_ALR         ((u16)0x0002)  /* Alarm flag */
N#define RTC_FLAG_SEC         ((u16)0x0001)  /* Second flag */
N
N#define IS_RTC_CLEAR_FLAG(FLAG) ((((FLAG) & (u16)0xFFF0) == 0x00) && ((FLAG) != 0x00))
N
N#define IS_RTC_GET_FLAG(FLAG) (((FLAG) == RTC_FLAG_RTOFF) || ((FLAG) == RTC_FLAG_RSF) || \
N                               ((FLAG) == RTC_FLAG_OW) || ((FLAG) == RTC_FLAG_ALR) || \
N                               ((FLAG) == RTC_FLAG_SEC))
X#define IS_RTC_GET_FLAG(FLAG) (((FLAG) == RTC_FLAG_RTOFF) || ((FLAG) == RTC_FLAG_RSF) ||                                ((FLAG) == RTC_FLAG_OW) || ((FLAG) == RTC_FLAG_ALR) ||                                ((FLAG) == RTC_FLAG_SEC))
N
N#define IS_RTC_PRESCALER(PRESCALER) ((PRESCALER) <= 0xFFFFF)
N                           
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid RTC_ITConfig(u16 RTC_IT, FunctionalState NewState);
Nvoid RTC_EnterConfigMode(void);
Nvoid RTC_ExitConfigMode(void);
Nu32  RTC_GetCounter(void);
Nvoid RTC_SetCounter(u32 CounterValue);
Nvoid RTC_SetPrescaler(u32 PrescalerValue);
Nvoid RTC_SetAlarm(u32 AlarmValue);
Nu32  RTC_GetDivider(void);
Nvoid RTC_WaitForLastTask(void);
Nvoid RTC_WaitForSynchro(void);
NFlagStatus RTC_GetFlagStatus(u16 RTC_FLAG);
Nvoid RTC_ClearFlag(u16 RTC_FLAG);
NITStatus RTC_GetITStatus(u16 RTC_IT);
Nvoid RTC_ClearITPendingBit(u16 RTC_IT);
N
N#endif /* __STM32F10x_RTC_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 90 "..\include\stm32f10x_lib.h" 2
N#endif /*_RTC */
N
N#ifdef _SDIO
N  #include "stm32f10x_sdio.h"
L 1 "..\include\stm32f10x_sdio.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_sdio.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      SDIO firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_SDIO_H
N#define __STM32F10x_SDIO_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
Ntypedef struct
N{
N  u8 SDIO_ClockDiv;
N  u32 SDIO_ClockEdge;
N  u32 SDIO_ClockBypass;
N  u32 SDIO_ClockPowerSave;
N  u32 SDIO_BusWide;
N  u32 SDIO_HardwareFlowControl;
N} SDIO_InitTypeDef;
N
Ntypedef struct
N{
N  u32 SDIO_Argument;
N  u32 SDIO_CmdIndex;
N  u32 SDIO_Response;
N  u32 SDIO_Wait;
N  u32 SDIO_CPSM;
N} SDIO_CmdInitTypeDef;
N
Ntypedef struct
N{
N  u32 SDIO_DataTimeOut;
N  u32 SDIO_DataLength;
N  u32 SDIO_DataBlockSize;
N  u32 SDIO_TransferDir;
N  u32 SDIO_TransferMode;
N  u32 SDIO_DPSM;
N} SDIO_DataInitTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N/* SDIO Clock Edge -----------------------------------------------------------*/
N#define SDIO_ClockEdge_Rising               ((u32)0x00000000)
N#define SDIO_ClockEdge_Falling              ((u32)0x00002000)
N
N#define IS_SDIO_CLOCK_EDGE(EDGE) (((EDGE) == SDIO_ClockEdge_Rising) || \
N                                  ((EDGE) == SDIO_ClockEdge_Falling))
X#define IS_SDIO_CLOCK_EDGE(EDGE) (((EDGE) == SDIO_ClockEdge_Rising) ||                                   ((EDGE) == SDIO_ClockEdge_Falling))
N/* SDIO Clock Bypass ----------------------------------------------------------*/                                  
N#define SDIO_ClockBypass_Disable             ((u32)0x00000000)
N#define SDIO_ClockBypass_Enable              ((u32)0x00000400)    
N
N#define IS_SDIO_CLOCK_BYPASS(BYPASS) (((BYPASS) == SDIO_ClockBypass_Disable) || \
N                                     ((BYPASS) == SDIO_ClockBypass_Enable))                             
X#define IS_SDIO_CLOCK_BYPASS(BYPASS) (((BYPASS) == SDIO_ClockBypass_Disable) ||                                      ((BYPASS) == SDIO_ClockBypass_Enable))                             
N
N/* SDIO Clock Power Save  ----------------------------------------------------*/ 
N#define SDIO_ClockPowerSave_Disable         ((u32)0x00000000)
N#define SDIO_ClockPowerSave_Enable          ((u32)0x00000200) 
N
N#define IS_SDIO_CLOCK_POWER_SAVE(SAVE) (((SAVE) == SDIO_ClockPowerSave_Disable) || \
N                                        ((SAVE) == SDIO_ClockPowerSave_Enable))
X#define IS_SDIO_CLOCK_POWER_SAVE(SAVE) (((SAVE) == SDIO_ClockPowerSave_Disable) ||                                         ((SAVE) == SDIO_ClockPowerSave_Enable))
N
N/* SDIO Bus Wide -------------------------------------------------------------*/
N#define SDIO_BusWide_1b                     ((u32)0x00000000)
N#define SDIO_BusWide_4b                     ((u32)0x00000800)
N#define SDIO_BusWide_8b                     ((u32)0x00001000)
N
N#define IS_SDIO_BUS_WIDE(WIDE) (((WIDE) == SDIO_BusWide_1b) || ((WIDE) == SDIO_BusWide_4b) || \
N                                ((WIDE) == SDIO_BusWide_8b))
X#define IS_SDIO_BUS_WIDE(WIDE) (((WIDE) == SDIO_BusWide_1b) || ((WIDE) == SDIO_BusWide_4b) ||                                 ((WIDE) == SDIO_BusWide_8b))
N                                
N/* SDIO Hardware Flow Control  -----------------------------------------------*/ 
N#define SDIO_HardwareFlowControl_Disable    ((u32)0x00000000)
N#define SDIO_HardwareFlowControl_Enable     ((u32)0x00004000)
N
N#define IS_SDIO_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDIO_HardwareFlowControl_Disable) || \
N                                                ((CONTROL) == SDIO_HardwareFlowControl_Enable))
X#define IS_SDIO_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDIO_HardwareFlowControl_Disable) ||                                                 ((CONTROL) == SDIO_HardwareFlowControl_Enable))
N                                  
N/* SDIO Power State ----------------------------------------------------------*/
N#define SDIO_PowerState_OFF                 ((u32)0x00000000)
N#define SDIO_PowerState_ON                  ((u32)0x00000003)
N
N#define IS_SDIO_POWER_STATE(STATE) (((STATE) == SDIO_PowerState_OFF) || ((STATE) == SDIO_PowerState_ON)) 
N
N/* SDIO Interrupt soucres ----------------------------------------------------*/
N#define SDIO_IT_CCRCFAIL                    ((u32)0x00000001)
N#define SDIO_IT_DCRCFAIL                    ((u32)0x00000002)
N#define SDIO_IT_CTIMEOUT                    ((u32)0x00000004)
N#define SDIO_IT_DTIMEOUT                    ((u32)0x00000008)
N#define SDIO_IT_TXUNDERR                    ((u32)0x00000010)
N#define SDIO_IT_RXOVERR                     ((u32)0x00000020)
N#define SDIO_IT_CMDREND                     ((u32)0x00000040)
N#define SDIO_IT_CMDSENT                     ((u32)0x00000080)
N#define SDIO_IT_DATAEND                     ((u32)0x00000100)
N#define SDIO_IT_STBITERR                    ((u32)0x00000200)
N#define SDIO_IT_DBCKEND                     ((u32)0x00000400)
N#define SDIO_IT_CMDACT                      ((u32)0x00000800)
N#define SDIO_IT_TXACT                       ((u32)0x00001000)
N#define SDIO_IT_RXACT                       ((u32)0x00002000)
N#define SDIO_IT_TXFIFOHE                    ((u32)0x00004000)
N#define SDIO_IT_RXFIFOHF                    ((u32)0x00008000)
N#define SDIO_IT_TXFIFOF                     ((u32)0x00010000)
N#define SDIO_IT_RXFIFOF                     ((u32)0x00020000)
N#define SDIO_IT_TXFIFOE                     ((u32)0x00040000)
N#define SDIO_IT_RXFIFOE                     ((u32)0x00080000)
N#define SDIO_IT_TXDAVL                      ((u32)0x00100000)
N#define SDIO_IT_RXDAVL                      ((u32)0x00200000)
N#define SDIO_IT_SDIOIT                      ((u32)0x00400000)
N#define SDIO_IT_CEATAEND                    ((u32)0x00800000)
N
N#define IS_SDIO_IT(IT) ((((IT) & (u32)0xFF000000) == 0x00) && ((IT) != (u32)0x00))
N
N/* SDIO Command Index  -------------------------------------------------------*/
N#define IS_SDIO_CMD_INDEX(INDEX)            ((INDEX) < 0x40)
N
N/* SDIO Response Type --------------------------------------------------------*/
N#define SDIO_Response_No                    ((u32)0x00000000)
N#define SDIO_Response_Short                 ((u32)0x00000040)
N#define SDIO_Response_Long                  ((u32)0x000000C0)
N
N#define IS_SDIO_RESPONSE(RESPONSE) (((RESPONSE) == SDIO_Response_No) || \
N                                    ((RESPONSE) == SDIO_Response_Short) || \
N                                    ((RESPONSE) == SDIO_Response_Long))
X#define IS_SDIO_RESPONSE(RESPONSE) (((RESPONSE) == SDIO_Response_No) ||                                     ((RESPONSE) == SDIO_Response_Short) ||                                     ((RESPONSE) == SDIO_Response_Long))
N
N/* SDIO Wait Interrupt State -------------------------------------------------*/
N#define SDIO_Wait_No                        ((u32)0x00000000) /* SDIO No Wait, TimeOut is enabled */
N#define SDIO_Wait_IT                        ((u32)0x00000100) /* SDIO Wait Interrupt Request */
N#define SDIO_Wait_Pend                      ((u32)0x00000200) /* SDIO Wait End of transfer */
N
N#define IS_SDIO_WAIT(WAIT) (((WAIT) == SDIO_Wait_No) || ((WAIT) == SDIO_Wait_IT) || \
N                            ((WAIT) == SDIO_Wait_Pend))
X#define IS_SDIO_WAIT(WAIT) (((WAIT) == SDIO_Wait_No) || ((WAIT) == SDIO_Wait_IT) ||                             ((WAIT) == SDIO_Wait_Pend))
N
N/* SDIO CPSM State -----------------------------------------------------------*/
N#define SDIO_CPSM_Disable                    ((u32)0x00000000)
N#define SDIO_CPSM_Enable                     ((u32)0x00000400)
N
N#define IS_SDIO_CPSM(CPSM) (((CPSM) == SDIO_CPSM_Enable) || ((CPSM) == SDIO_CPSM_Disable))
N
N/* SDIO Response Registers ---------------------------------------------------*/
N#define SDIO_RESP1                          ((u32)0x00000000)
N#define SDIO_RESP2                          ((u32)0x00000004)
N#define SDIO_RESP3                          ((u32)0x00000008)
N#define SDIO_RESP4                          ((u32)0x0000000C)
N
N#define IS_SDIO_RESP(RESP) (((RESP) == SDIO_RESP1) || ((RESP) == SDIO_RESP2) || \
N                            ((RESP) == SDIO_RESP3) || ((RESP) == SDIO_RESP4))
X#define IS_SDIO_RESP(RESP) (((RESP) == SDIO_RESP1) || ((RESP) == SDIO_RESP2) ||                             ((RESP) == SDIO_RESP3) || ((RESP) == SDIO_RESP4))
N
N/* SDIO Data Length ----------------------------------------------------------*/
N#define IS_SDIO_DATA_LENGTH(LENGTH) ((LENGTH) <= 0x01FFFFFF)
N
N/* SDIO Data Block Size ------------------------------------------------------*/
N#define SDIO_DataBlockSize_1b               ((u32)0x00000000)
N#define SDIO_DataBlockSize_2b               ((u32)0x00000010)
N#define SDIO_DataBlockSize_4b               ((u32)0x00000020)
N#define SDIO_DataBlockSize_8b               ((u32)0x00000030)
N#define SDIO_DataBlockSize_16b              ((u32)0x00000040)
N#define SDIO_DataBlockSize_32b              ((u32)0x00000050)
N#define SDIO_DataBlockSize_64b              ((u32)0x00000060)
N#define SDIO_DataBlockSize_128b             ((u32)0x00000070)
N#define SDIO_DataBlockSize_256b             ((u32)0x00000080)
N#define SDIO_DataBlockSize_512b             ((u32)0x00000090)
N#define SDIO_DataBlockSize_1024b            ((u32)0x000000A0)
N#define SDIO_DataBlockSize_2048b            ((u32)0x000000B0)
N#define SDIO_DataBlockSize_4096b            ((u32)0x000000C0)
N#define SDIO_DataBlockSize_8192b            ((u32)0x000000D0)
N#define SDIO_DataBlockSize_16384b           ((u32)0x000000E0)
N
N#define IS_SDIO_BLOCK_SIZE(SIZE) (((SIZE) == SDIO_DataBlockSize_1b) || \
N                                  ((SIZE) == SDIO_DataBlockSize_2b) || \
N                                  ((SIZE) == SDIO_DataBlockSize_4b) || \
N                                  ((SIZE) == SDIO_DataBlockSize_8b) || \
N                                  ((SIZE) == SDIO_DataBlockSize_16b) || \
N                                  ((SIZE) == SDIO_DataBlockSize_32b) || \
N                                  ((SIZE) == SDIO_DataBlockSize_64b) || \
N                                  ((SIZE) == SDIO_DataBlockSize_128b) || \
N                                  ((SIZE) == SDIO_DataBlockSize_256b) || \
N                                  ((SIZE) == SDIO_DataBlockSize_512b) || \
N                                  ((SIZE) == SDIO_DataBlockSize_1024b) || \
N                                  ((SIZE) == SDIO_DataBlockSize_2048b) || \
N                                  ((SIZE) == SDIO_DataBlockSize_4096b) || \
N                                  ((SIZE) == SDIO_DataBlockSize_8192b) || \
N                                  ((SIZE) == SDIO_DataBlockSize_16384b)) 
X#define IS_SDIO_BLOCK_SIZE(SIZE) (((SIZE) == SDIO_DataBlockSize_1b) ||                                   ((SIZE) == SDIO_DataBlockSize_2b) ||                                   ((SIZE) == SDIO_DataBlockSize_4b) ||                                   ((SIZE) == SDIO_DataBlockSize_8b) ||                                   ((SIZE) == SDIO_DataBlockSize_16b) ||                                   ((SIZE) == SDIO_DataBlockSize_32b) ||                                   ((SIZE) == SDIO_DataBlockSize_64b) ||                                   ((SIZE) == SDIO_DataBlockSize_128b) ||                                   ((SIZE) == SDIO_DataBlockSize_256b) ||                                   ((SIZE) == SDIO_DataBlockSize_512b) ||                                   ((SIZE) == SDIO_DataBlockSize_1024b) ||                                   ((SIZE) == SDIO_DataBlockSize_2048b) ||                                   ((SIZE) == SDIO_DataBlockSize_4096b) ||                                   ((SIZE) == SDIO_DataBlockSize_8192b) ||                                   ((SIZE) == SDIO_DataBlockSize_16384b)) 
N
N/* SDIO Transfer Direction ---------------------------------------------------*/
N#define SDIO_TransferDir_ToCard             ((u32)0x00000000)
N#define SDIO_TransferDir_ToSDIO             ((u32)0x00000002)
N
N#define IS_SDIO_TRANSFER_DIR(DIR) (((DIR) == SDIO_TransferDir_ToCard) || \
N                                   ((DIR) == SDIO_TransferDir_ToSDIO))  
X#define IS_SDIO_TRANSFER_DIR(DIR) (((DIR) == SDIO_TransferDir_ToCard) ||                                    ((DIR) == SDIO_TransferDir_ToSDIO))  
N
N/* SDIO Transfer Type --------------------------------------------------------*/
N#define SDIO_TransferMode_Block             ((u32)0x00000000)
N#define SDIO_TransferMode_Stream            ((u32)0x00000004)
N
N#define IS_SDIO_TRANSFER_MODE(MODE) (((MODE) == SDIO_TransferMode_Stream) || \
N                                     ((MODE) == SDIO_TransferMode_Block))                                
X#define IS_SDIO_TRANSFER_MODE(MODE) (((MODE) == SDIO_TransferMode_Stream) ||                                      ((MODE) == SDIO_TransferMode_Block))                                
N
N/* SDIO DPSM State -----------------------------------------------------------*/
N#define SDIO_DPSM_Disable                    ((u32)0x00000000)
N#define SDIO_DPSM_Enable                     ((u32)0x00000001)
N
N#define IS_SDIO_DPSM(DPSM) (((DPSM) == SDIO_DPSM_Enable) || ((DPSM) == SDIO_DPSM_Disable))
N
N/* SDIO Flags ----------------------------------------------------------------*/
N#define SDIO_FLAG_CCRCFAIL                  ((u32)0x00000001)
N#define SDIO_FLAG_DCRCFAIL                  ((u32)0x00000002)
N#define SDIO_FLAG_CTIMEOUT                  ((u32)0x00000004)
N#define SDIO_FLAG_DTIMEOUT                  ((u32)0x00000008)
N#define SDIO_FLAG_TXUNDERR                  ((u32)0x00000010)
N#define SDIO_FLAG_RXOVERR                   ((u32)0x00000020)
N#define SDIO_FLAG_CMDREND                   ((u32)0x00000040)
N#define SDIO_FLAG_CMDSENT                   ((u32)0x00000080)
N#define SDIO_FLAG_DATAEND                   ((u32)0x00000100)
N#define SDIO_FLAG_STBITERR                  ((u32)0x00000200)
N#define SDIO_FLAG_DBCKEND                   ((u32)0x00000400)
N#define SDIO_FLAG_CMDACT                    ((u32)0x00000800)
N#define SDIO_FLAG_TXACT                     ((u32)0x00001000)
N#define SDIO_FLAG_RXACT                     ((u32)0x00002000)
N#define SDIO_FLAG_TXFIFOHE                  ((u32)0x00004000)
N#define SDIO_FLAG_RXFIFOHF                  ((u32)0x00008000)
N#define SDIO_FLAG_TXFIFOF                   ((u32)0x00010000)
N#define SDIO_FLAG_RXFIFOF                   ((u32)0x00020000)
N#define SDIO_FLAG_TXFIFOE                   ((u32)0x00040000)
N#define SDIO_FLAG_RXFIFOE                   ((u32)0x00080000)
N#define SDIO_FLAG_TXDAVL                    ((u32)0x00100000)
N#define SDIO_FLAG_RXDAVL                    ((u32)0x00200000)
N#define SDIO_FLAG_SDIOIT                    ((u32)0x00400000)
N#define SDIO_FLAG_CEATAEND                  ((u32)0x00800000)
N
N#define IS_SDIO_FLAG(FLAG) (((FLAG)  == SDIO_FLAG_CCRCFAIL) || \
N                            ((FLAG)  == SDIO_FLAG_DCRCFAIL) || \
N                            ((FLAG)  == SDIO_FLAG_CTIMEOUT) || \
N                            ((FLAG)  == SDIO_FLAG_DTIMEOUT) || \
N                            ((FLAG)  == SDIO_FLAG_TXUNDERR) || \
N                            ((FLAG)  == SDIO_FLAG_RXOVERR) || \
N                            ((FLAG)  == SDIO_FLAG_CMDREND) || \
N                            ((FLAG)  == SDIO_FLAG_CMDSENT) || \
N                            ((FLAG)  == SDIO_FLAG_DATAEND) || \
N                            ((FLAG)  == SDIO_FLAG_STBITERR) || \
N                            ((FLAG)  == SDIO_FLAG_DBCKEND) || \
N                            ((FLAG)  == SDIO_FLAG_CMDACT) || \
N                            ((FLAG)  == SDIO_FLAG_TXACT) || \
N                            ((FLAG)  == SDIO_FLAG_RXACT) || \
N                            ((FLAG)  == SDIO_FLAG_TXFIFOHE) || \
N                            ((FLAG)  == SDIO_FLAG_RXFIFOHF) || \
N                            ((FLAG)  == SDIO_FLAG_TXFIFOF) || \
N                            ((FLAG)  == SDIO_FLAG_RXFIFOF) || \
N                            ((FLAG)  == SDIO_FLAG_TXFIFOE) || \
N                            ((FLAG)  == SDIO_FLAG_RXFIFOE) || \
N                            ((FLAG)  == SDIO_FLAG_TXDAVL) || \
N                            ((FLAG)  == SDIO_FLAG_RXDAVL) || \
N                            ((FLAG)  == SDIO_FLAG_SDIOIT) || \
N                            ((FLAG)  == SDIO_FLAG_CEATAEND))
X#define IS_SDIO_FLAG(FLAG) (((FLAG)  == SDIO_FLAG_CCRCFAIL) ||                             ((FLAG)  == SDIO_FLAG_DCRCFAIL) ||                             ((FLAG)  == SDIO_FLAG_CTIMEOUT) ||                             ((FLAG)  == SDIO_FLAG_DTIMEOUT) ||                             ((FLAG)  == SDIO_FLAG_TXUNDERR) ||                             ((FLAG)  == SDIO_FLAG_RXOVERR) ||                             ((FLAG)  == SDIO_FLAG_CMDREND) ||                             ((FLAG)  == SDIO_FLAG_CMDSENT) ||                             ((FLAG)  == SDIO_FLAG_DATAEND) ||                             ((FLAG)  == SDIO_FLAG_STBITERR) ||                             ((FLAG)  == SDIO_FLAG_DBCKEND) ||                             ((FLAG)  == SDIO_FLAG_CMDACT) ||                             ((FLAG)  == SDIO_FLAG_TXACT) ||                             ((FLAG)  == SDIO_FLAG_RXACT) ||                             ((FLAG)  == SDIO_FLAG_TXFIFOHE) ||                             ((FLAG)  == SDIO_FLAG_RXFIFOHF) ||                             ((FLAG)  == SDIO_FLAG_TXFIFOF) ||                             ((FLAG)  == SDIO_FLAG_RXFIFOF) ||                             ((FLAG)  == SDIO_FLAG_TXFIFOE) ||                             ((FLAG)  == SDIO_FLAG_RXFIFOE) ||                             ((FLAG)  == SDIO_FLAG_TXDAVL) ||                             ((FLAG)  == SDIO_FLAG_RXDAVL) ||                             ((FLAG)  == SDIO_FLAG_SDIOIT) ||                             ((FLAG)  == SDIO_FLAG_CEATAEND))
N
N#define IS_SDIO_CLEAR_FLAG(FLAG) ((((FLAG) & (u32)0xFF3FF800) == 0x00) && ((FLAG) != (u32)0x00))
N
N#define IS_SDIO_GET_IT(IT) (((IT)  == SDIO_IT_CCRCFAIL) || \
N                            ((IT)  == SDIO_IT_DCRCFAIL) || \
N                            ((IT)  == SDIO_IT_CTIMEOUT) || \
N                            ((IT)  == SDIO_IT_DTIMEOUT) || \
N                            ((IT)  == SDIO_IT_TXUNDERR) || \
N                            ((IT)  == SDIO_IT_RXOVERR) || \
N                            ((IT)  == SDIO_IT_CMDREND) || \
N                            ((IT)  == SDIO_IT_CMDSENT) || \
N                            ((IT)  == SDIO_IT_DATAEND) || \
N                            ((IT)  == SDIO_IT_STBITERR) || \
N                            ((IT)  == SDIO_IT_DBCKEND) || \
N                            ((IT)  == SDIO_IT_CMDACT) || \
N                            ((IT)  == SDIO_IT_TXACT) || \
N                            ((IT)  == SDIO_IT_RXACT) || \
N                            ((IT)  == SDIO_IT_TXFIFOHE) || \
N                            ((IT)  == SDIO_IT_RXFIFOHF) || \
N                            ((IT)  == SDIO_IT_TXFIFOF) || \
N                            ((IT)  == SDIO_IT_RXFIFOF) || \
N                            ((IT)  == SDIO_IT_TXFIFOE) || \
N                            ((IT)  == SDIO_IT_RXFIFOE) || \
N                            ((IT)  == SDIO_IT_TXDAVL) || \
N                            ((IT)  == SDIO_IT_RXDAVL) || \
N                            ((IT)  == SDIO_IT_SDIOIT) || \
N                            ((IT)  == SDIO_IT_CEATAEND))
X#define IS_SDIO_GET_IT(IT) (((IT)  == SDIO_IT_CCRCFAIL) ||                             ((IT)  == SDIO_IT_DCRCFAIL) ||                             ((IT)  == SDIO_IT_CTIMEOUT) ||                             ((IT)  == SDIO_IT_DTIMEOUT) ||                             ((IT)  == SDIO_IT_TXUNDERR) ||                             ((IT)  == SDIO_IT_RXOVERR) ||                             ((IT)  == SDIO_IT_CMDREND) ||                             ((IT)  == SDIO_IT_CMDSENT) ||                             ((IT)  == SDIO_IT_DATAEND) ||                             ((IT)  == SDIO_IT_STBITERR) ||                             ((IT)  == SDIO_IT_DBCKEND) ||                             ((IT)  == SDIO_IT_CMDACT) ||                             ((IT)  == SDIO_IT_TXACT) ||                             ((IT)  == SDIO_IT_RXACT) ||                             ((IT)  == SDIO_IT_TXFIFOHE) ||                             ((IT)  == SDIO_IT_RXFIFOHF) ||                             ((IT)  == SDIO_IT_TXFIFOF) ||                             ((IT)  == SDIO_IT_RXFIFOF) ||                             ((IT)  == SDIO_IT_TXFIFOE) ||                             ((IT)  == SDIO_IT_RXFIFOE) ||                             ((IT)  == SDIO_IT_TXDAVL) ||                             ((IT)  == SDIO_IT_RXDAVL) ||                             ((IT)  == SDIO_IT_SDIOIT) ||                             ((IT)  == SDIO_IT_CEATAEND))
N
N#define IS_SDIO_CLEAR_IT(IT) ((((IT) & (u32)0xFF3FF800) == 0x00) && ((IT) != (u32)0x00))
N                                                        
N/* SDIO Read Wait Mode -------------------------------------------------------*/
N#define SDIO_ReadWaitMode_CLK               ((u32)0x00000000)
N#define SDIO_ReadWaitMode_DATA2             ((u32)0x00000001)
N
N#define IS_SDIO_READWAIT_MODE(MODE) (((MODE) == SDIO_ReadWaitMode_CLK) || \
N                                     ((MODE) == SDIO_ReadWaitMode_DATA2))  
X#define IS_SDIO_READWAIT_MODE(MODE) (((MODE) == SDIO_ReadWaitMode_CLK) ||                                      ((MODE) == SDIO_ReadWaitMode_DATA2))  
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid SDIO_DeInit(void);
Nvoid SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct);
Nvoid SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct);
Nvoid SDIO_ClockCmd(FunctionalState NewState);
Nvoid SDIO_SetPowerState(u32 SDIO_PowerState);
Nu32 SDIO_GetPowerState(void);
Nvoid SDIO_ITConfig(u32 SDIO_IT, FunctionalState NewState);
Nvoid SDIO_DMACmd(FunctionalState NewState);
Nvoid SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct);
Nvoid SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct);
Nu8 SDIO_GetCommandResponse(void);
Nu32 SDIO_GetResponse(u32 SDIO_RESP);
Nvoid SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct);
Nvoid SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct);
Nu32 SDIO_GetDataCounter(void);
Nu32 SDIO_ReadData(void);
Nvoid SDIO_WriteData(u32 Data);
Nu32 SDIO_GetFIFOCount(void);
Nvoid SDIO_StartSDIOReadWait(FunctionalState NewState);
Nvoid SDIO_StopSDIOReadWait(FunctionalState NewState);
Nvoid SDIO_SetSDIOReadWaitMode(u32 SDIO_ReadWaitMode);
Nvoid SDIO_SetSDIOOperation(FunctionalState NewState);
Nvoid SDIO_SendSDIOSuspendCmd(FunctionalState NewState);
Nvoid SDIO_CommandCompletionCmd(FunctionalState NewState);
Nvoid SDIO_CEATAITCmd(FunctionalState NewState);
Nvoid SDIO_SendCEATACmd(FunctionalState NewState);
NFlagStatus SDIO_GetFlagStatus(u32 SDIO_FLAG);
Nvoid SDIO_ClearFlag(u32 SDIO_FLAG);
NITStatus SDIO_GetITStatus(u32 SDIO_IT);
Nvoid SDIO_ClearITPendingBit(u32 SDIO_IT);
N
N#endif /* __STM32F10x_SDIO_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 94 "..\include\stm32f10x_lib.h" 2
N#endif /*_SDIO */
N
N#ifdef _SPI
N  #include "stm32f10x_spi.h"
L 1 "..\include\stm32f10x_spi.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_spi.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      SPI firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_SPI_H
N#define __STM32F10x_SPI_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* SPI Init structure definition */
Ntypedef struct
N{
N  u16 SPI_Direction;
N  u16 SPI_Mode;
N  u16 SPI_DataSize;
N  u16 SPI_CPOL;
N  u16 SPI_CPHA;
N  u16 SPI_NSS;
N  u16 SPI_BaudRatePrescaler;
N  u16 SPI_FirstBit;
N  u16 SPI_CRCPolynomial;
N}SPI_InitTypeDef;
N
N/* I2S Init structure definition */
Ntypedef struct
N{
N  u16 I2S_Mode;
N  u16 I2S_Standard;
N  u16 I2S_DataFormat;
N  u16 I2S_MCLKOutput;
N  u16 I2S_AudioFreq;
N  u16 I2S_CPOL;
N}I2S_InitTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N
N#define IS_SPI_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == SPI1_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == SPI2_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == SPI3_BASE))
X#define IS_SPI_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == SPI1_BASE) ||                                    ((*(u32*)&(PERIPH)) == SPI2_BASE) ||                                    ((*(u32*)&(PERIPH)) == SPI3_BASE))
N
N#define IS_SPI_23_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == SPI2_BASE) || \
N                                  ((*(u32*)&(PERIPH)) == SPI3_BASE))
X#define IS_SPI_23_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == SPI2_BASE) ||                                   ((*(u32*)&(PERIPH)) == SPI3_BASE))
N
N/* SPI data direction mode */
N#define SPI_Direction_2Lines_FullDuplex ((u16)0x0000)
N#define SPI_Direction_2Lines_RxOnly     ((u16)0x0400)
N#define SPI_Direction_1Line_Rx          ((u16)0x8000)
N#define SPI_Direction_1Line_Tx          ((u16)0xC000)
N
N#define IS_SPI_DIRECTION_MODE(MODE) (((MODE) == SPI_Direction_2Lines_FullDuplex) || \
N                                     ((MODE) == SPI_Direction_2Lines_RxOnly) || \
N                                     ((MODE) == SPI_Direction_1Line_Rx) || \
N                                     ((MODE) == SPI_Direction_1Line_Tx))
X#define IS_SPI_DIRECTION_MODE(MODE) (((MODE) == SPI_Direction_2Lines_FullDuplex) ||                                      ((MODE) == SPI_Direction_2Lines_RxOnly) ||                                      ((MODE) == SPI_Direction_1Line_Rx) ||                                      ((MODE) == SPI_Direction_1Line_Tx))
N
N/* SPI master/slave mode */
N#define SPI_Mode_Master                 ((u16)0x0104)
N#define SPI_Mode_Slave                  ((u16)0x0000)
N
N#define IS_SPI_MODE(MODE) (((MODE) == SPI_Mode_Master) || \
N                           ((MODE) == SPI_Mode_Slave))
X#define IS_SPI_MODE(MODE) (((MODE) == SPI_Mode_Master) ||                            ((MODE) == SPI_Mode_Slave))
N
N/* SPI data size */
N#define SPI_DataSize_16b                ((u16)0x0800)
N#define SPI_DataSize_8b                 ((u16)0x0000)
N
N#define IS_SPI_DATASIZE(DATASIZE) (((DATASIZE) == SPI_DataSize_16b) || \
N                                   ((DATASIZE) == SPI_DataSize_8b))
X#define IS_SPI_DATASIZE(DATASIZE) (((DATASIZE) == SPI_DataSize_16b) ||                                    ((DATASIZE) == SPI_DataSize_8b))
N
N/* SPI Clock Polarity */
N#define SPI_CPOL_Low                    ((u16)0x0000)
N#define SPI_CPOL_High                   ((u16)0x0002)
N
N#define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \
N                           ((CPOL) == SPI_CPOL_High))
X#define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) ||                            ((CPOL) == SPI_CPOL_High))
N
N/* SPI Clock Phase */
N#define SPI_CPHA_1Edge                  ((u16)0x0000)
N#define SPI_CPHA_2Edge                  ((u16)0x0001)
N
N#define IS_SPI_CPHA(CPHA) (((CPHA) == SPI_CPHA_1Edge) || \
N                           ((CPHA) == SPI_CPHA_2Edge))
X#define IS_SPI_CPHA(CPHA) (((CPHA) == SPI_CPHA_1Edge) ||                            ((CPHA) == SPI_CPHA_2Edge))
N
N/* SPI Slave Select management */
N#define SPI_NSS_Soft                    ((u16)0x0200)
N#define SPI_NSS_Hard                    ((u16)0x0000)
N
N#define IS_SPI_NSS(NSS) (((NSS) == SPI_NSS_Soft) || \
N                         ((NSS) == SPI_NSS_Hard))                         
X#define IS_SPI_NSS(NSS) (((NSS) == SPI_NSS_Soft) ||                          ((NSS) == SPI_NSS_Hard))                         
N
N/* SPI BaudRate Prescaler  */
N#define SPI_BaudRatePrescaler_2         ((u16)0x0000)
N#define SPI_BaudRatePrescaler_4         ((u16)0x0008)
N#define SPI_BaudRatePrescaler_8         ((u16)0x0010)
N#define SPI_BaudRatePrescaler_16        ((u16)0x0018)
N#define SPI_BaudRatePrescaler_32        ((u16)0x0020)
N#define SPI_BaudRatePrescaler_64        ((u16)0x0028)
N#define SPI_BaudRatePrescaler_128       ((u16)0x0030)
N#define SPI_BaudRatePrescaler_256       ((u16)0x0038)
N
N#define IS_SPI_BAUDRATE_PRESCALER(PRESCALER) (((PRESCALER) == SPI_BaudRatePrescaler_2) || \
N                                              ((PRESCALER) == SPI_BaudRatePrescaler_4) || \
N                                              ((PRESCALER) == SPI_BaudRatePrescaler_8) || \
N                                              ((PRESCALER) == SPI_BaudRatePrescaler_16) || \
N                                              ((PRESCALER) == SPI_BaudRatePrescaler_32) || \
N                                              ((PRESCALER) == SPI_BaudRatePrescaler_64) || \
N                                              ((PRESCALER) == SPI_BaudRatePrescaler_128) || \
N                                              ((PRESCALER) == SPI_BaudRatePrescaler_256))
X#define IS_SPI_BAUDRATE_PRESCALER(PRESCALER) (((PRESCALER) == SPI_BaudRatePrescaler_2) ||                                               ((PRESCALER) == SPI_BaudRatePrescaler_4) ||                                               ((PRESCALER) == SPI_BaudRatePrescaler_8) ||                                               ((PRESCALER) == SPI_BaudRatePrescaler_16) ||                                               ((PRESCALER) == SPI_BaudRatePrescaler_32) ||                                               ((PRESCALER) == SPI_BaudRatePrescaler_64) ||                                               ((PRESCALER) == SPI_BaudRatePrescaler_128) ||                                               ((PRESCALER) == SPI_BaudRatePrescaler_256))
N
N/* SPI MSB/LSB transmission */
N#define SPI_FirstBit_MSB                ((u16)0x0000)
N#define SPI_FirstBit_LSB                ((u16)0x0080)
N
N#define IS_SPI_FIRST_BIT(BIT) (((BIT) == SPI_FirstBit_MSB) || \
N                               ((BIT) == SPI_FirstBit_LSB))
X#define IS_SPI_FIRST_BIT(BIT) (((BIT) == SPI_FirstBit_MSB) ||                                ((BIT) == SPI_FirstBit_LSB))
N
N/* I2S Mode */
N#define I2S_Mode_SlaveTx                ((u16)0x0000)
N#define I2S_Mode_SlaveRx                ((u16)0x0100)
N#define I2S_Mode_MasterTx               ((u16)0x0200)
N#define I2S_Mode_MasterRx               ((u16)0x0300)
N
N#define IS_I2S_MODE(MODE) (((MODE) == I2S_Mode_SlaveTx) || \
N                           ((MODE) == I2S_Mode_SlaveRx) || \
N                           ((MODE) == I2S_Mode_MasterTx) || \
N                           ((MODE) == I2S_Mode_MasterRx) )
X#define IS_I2S_MODE(MODE) (((MODE) == I2S_Mode_SlaveTx) ||                            ((MODE) == I2S_Mode_SlaveRx) ||                            ((MODE) == I2S_Mode_MasterTx) ||                            ((MODE) == I2S_Mode_MasterRx) )
N
N/* I2S Standard */
N#define I2S_Standard_Phillips           ((u16)0x0000)
N#define I2S_Standard_MSB                ((u16)0x0010)
N#define I2S_Standard_LSB                ((u16)0x0020)
N#define I2S_Standard_PCMShort           ((u16)0x0030)
N#define I2S_Standard_PCMLong            ((u16)0x00B0)
N
N#define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_Standard_Phillips) || \
N                                   ((STANDARD) == I2S_Standard_MSB) || \
N                                   ((STANDARD) == I2S_Standard_LSB) || \
N                                   ((STANDARD) == I2S_Standard_PCMShort) || \
N                                   ((STANDARD) == I2S_Standard_PCMLong))
X#define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_Standard_Phillips) ||                                    ((STANDARD) == I2S_Standard_MSB) ||                                    ((STANDARD) == I2S_Standard_LSB) ||                                    ((STANDARD) == I2S_Standard_PCMShort) ||                                    ((STANDARD) == I2S_Standard_PCMLong))
N
N/* I2S Data Format */
N#define I2S_DataFormat_16b              ((u16)0x0000)
N#define I2S_DataFormat_16bextended      ((u16)0x0001)
N#define I2S_DataFormat_24b              ((u16)0x0003)
N#define I2S_DataFormat_32b              ((u16)0x0005)
N
N#define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DataFormat_16b) || \
N                                    ((FORMAT) == I2S_DataFormat_16bextended) || \
N                                    ((FORMAT) == I2S_DataFormat_24b) || \
N                                    ((FORMAT) == I2S_DataFormat_32b))
X#define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DataFormat_16b) ||                                     ((FORMAT) == I2S_DataFormat_16bextended) ||                                     ((FORMAT) == I2S_DataFormat_24b) ||                                     ((FORMAT) == I2S_DataFormat_32b))
N
N/* I2S MCLK Output */ 
N#define I2S_MCLKOutput_Enable           ((u16)0x0200)
N#define I2S_MCLKOutput_Disable          ((u16)0x0000)
N
N#define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOutput_Enable) || \
N                                    ((OUTPUT) == I2S_MCLKOutput_Disable))
X#define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOutput_Enable) ||                                     ((OUTPUT) == I2S_MCLKOutput_Disable))
N
N/* I2S Audio Frequency */
N#define I2S_AudioFreq_48k                ((u16)48000)
N#define I2S_AudioFreq_44k                ((u16)44100)
N#define I2S_AudioFreq_22k                ((u16)22050)
N#define I2S_AudioFreq_16k                ((u16)16000)
N#define I2S_AudioFreq_8k                 ((u16)8000)
N#define I2S_AudioFreq_Default            ((u16)2)
N
N#define IS_I2S_AUDIO_FREQ(FREQ) (((FREQ) == I2S_AudioFreq_48k) || \
N                                 ((FREQ) == I2S_AudioFreq_44k) || \
N                                 ((FREQ) == I2S_AudioFreq_22k) || \
N                                 ((FREQ) == I2S_AudioFreq_16k) || \
N                                 ((FREQ) == I2S_AudioFreq_8k)  || \
N                                 ((FREQ) == I2S_AudioFreq_Default))
X#define IS_I2S_AUDIO_FREQ(FREQ) (((FREQ) == I2S_AudioFreq_48k) ||                                  ((FREQ) == I2S_AudioFreq_44k) ||                                  ((FREQ) == I2S_AudioFreq_22k) ||                                  ((FREQ) == I2S_AudioFreq_16k) ||                                  ((FREQ) == I2S_AudioFreq_8k)  ||                                  ((FREQ) == I2S_AudioFreq_Default))
N
N/* I2S Clock Polarity */
N#define I2S_CPOL_Low                    ((u16)0x0000)
N#define I2S_CPOL_High                   ((u16)0x0008)
N
N#define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \
N                           ((CPOL) == I2S_CPOL_High))
X#define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) ||                            ((CPOL) == I2S_CPOL_High))
N
N/* SPI_I2S DMA transfer requests */
N#define SPI_I2S_DMAReq_Tx               ((u16)0x0002)
N#define SPI_I2S_DMAReq_Rx               ((u16)0x0001)
N
N#define IS_SPI_I2S_DMAREQ(DMAREQ) ((((DMAREQ) & (u16)0xFFFC) == 0x00) && ((DMAREQ) != 0x00))
N
N/* SPI NSS internal software mangement */
N#define SPI_NSSInternalSoft_Set         ((u16)0x0100)
N#define SPI_NSSInternalSoft_Reset       ((u16)0xFEFF)
N
N#define IS_SPI_NSS_INTERNAL(INTERNAL) (((INTERNAL) == SPI_NSSInternalSoft_Set) || \
N                                       ((INTERNAL) == SPI_NSSInternalSoft_Reset))
X#define IS_SPI_NSS_INTERNAL(INTERNAL) (((INTERNAL) == SPI_NSSInternalSoft_Set) ||                                        ((INTERNAL) == SPI_NSSInternalSoft_Reset))
N
N/* SPI CRC Transmit/Receive */
N#define SPI_CRC_Tx                      ((u8)0x00)
N#define SPI_CRC_Rx                      ((u8)0x01)
N
N#define IS_SPI_CRC(CRC) (((CRC) == SPI_CRC_Tx) || ((CRC) == SPI_CRC_Rx))
N
N/* SPI direction transmit/receive */
N#define SPI_Direction_Rx                ((u16)0xBFFF)
N#define SPI_Direction_Tx                ((u16)0x4000)
N
N#define IS_SPI_DIRECTION(DIRECTION) (((DIRECTION) == SPI_Direction_Rx) || \
N                                     ((DIRECTION) == SPI_Direction_Tx))
X#define IS_SPI_DIRECTION(DIRECTION) (((DIRECTION) == SPI_Direction_Rx) ||                                      ((DIRECTION) == SPI_Direction_Tx))
N
N/* SPI_I2S interrupts definition */
N#define SPI_I2S_IT_TXE                  ((u8)0x71)
N#define SPI_I2S_IT_RXNE                 ((u8)0x60)
N#define SPI_I2S_IT_ERR                  ((u8)0x50)
N
N#define IS_SPI_I2S_CONFIG_IT(IT) (((IT) == SPI_I2S_IT_TXE) || \
N                                 ((IT) == SPI_I2S_IT_RXNE) || \
N                                 ((IT) == SPI_I2S_IT_ERR))
X#define IS_SPI_I2S_CONFIG_IT(IT) (((IT) == SPI_I2S_IT_TXE) ||                                  ((IT) == SPI_I2S_IT_RXNE) ||                                  ((IT) == SPI_I2S_IT_ERR))
N
N#define SPI_I2S_IT_OVR                  ((u8)0x56)
N#define SPI_IT_MODF                     ((u8)0x55)
N#define SPI_IT_CRCERR                   ((u8)0x54)
N#define I2S_IT_UDR                      ((u8)0x53)
N
N#define IS_SPI_I2S_CLEAR_IT(IT) (((IT) == SPI_IT_CRCERR))
N
N#define IS_SPI_I2S_GET_IT(IT) (((IT) == SPI_I2S_IT_RXNE) || ((IT) == SPI_I2S_IT_TXE) || \
N                               ((IT) == I2S_IT_UDR) || ((IT) == SPI_IT_CRCERR) || \
N                               ((IT) == SPI_IT_MODF) || ((IT) == SPI_I2S_IT_OVR))
X#define IS_SPI_I2S_GET_IT(IT) (((IT) == SPI_I2S_IT_RXNE) || ((IT) == SPI_I2S_IT_TXE) ||                                ((IT) == I2S_IT_UDR) || ((IT) == SPI_IT_CRCERR) ||                                ((IT) == SPI_IT_MODF) || ((IT) == SPI_I2S_IT_OVR))
N
N/* SPI_I2S flags definition */
N#define SPI_I2S_FLAG_RXNE               ((u16)0x0001)
N#define SPI_I2S_FLAG_TXE                ((u16)0x0002)
N#define I2S_FLAG_CHSIDE                 ((u16)0x0004)
N#define I2S_FLAG_UDR                    ((u16)0x0008)
N#define SPI_FLAG_CRCERR                 ((u16)0x0010)
N#define SPI_FLAG_MODF                   ((u16)0x0020)
N#define SPI_I2S_FLAG_OVR                ((u16)0x0040)
N#define SPI_I2S_FLAG_BSY                ((u16)0x0080)
N
N#define IS_SPI_I2S_CLEAR_FLAG(FLAG) (((FLAG) == SPI_FLAG_CRCERR))
N
N#define IS_SPI_I2S_GET_FLAG(FLAG) (((FLAG) == SPI_I2S_FLAG_BSY) || ((FLAG) == SPI_I2S_FLAG_OVR) || \
N                                   ((FLAG) == SPI_FLAG_MODF) || ((FLAG) == SPI_FLAG_CRCERR) || \
N                                   ((FLAG) == I2S_FLAG_UDR) || ((FLAG) == I2S_FLAG_CHSIDE) || \
N                                   ((FLAG) == SPI_I2S_FLAG_TXE) || ((FLAG) == SPI_I2S_FLAG_RXNE))
X#define IS_SPI_I2S_GET_FLAG(FLAG) (((FLAG) == SPI_I2S_FLAG_BSY) || ((FLAG) == SPI_I2S_FLAG_OVR) ||                                    ((FLAG) == SPI_FLAG_MODF) || ((FLAG) == SPI_FLAG_CRCERR) ||                                    ((FLAG) == I2S_FLAG_UDR) || ((FLAG) == I2S_FLAG_CHSIDE) ||                                    ((FLAG) == SPI_I2S_FLAG_TXE) || ((FLAG) == SPI_I2S_FLAG_RXNE))
N
N/* SPI CRC polynomial --------------------------------------------------------*/
N#define IS_SPI_CRC_POLYNOMIAL(POLYNOMIAL) ((POLYNOMIAL) >= 0x1)
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid SPI_I2S_DeInit(SPI_TypeDef* SPIx);
Nvoid SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct);
Nvoid I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct);
Nvoid SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct);
Nvoid I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct);
Nvoid SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);
Nvoid I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);
Nvoid SPI_I2S_ITConfig(SPI_TypeDef* SPIx, u8 SPI_I2S_IT, FunctionalState NewState);
Nvoid SPI_I2S_DMACmd(SPI_TypeDef* SPIx, u16 SPI_I2S_DMAReq, FunctionalState NewState);
Nvoid SPI_I2S_SendData(SPI_TypeDef* SPIx, u16 Data);
Nu16 SPI_I2S_ReceiveData(SPI_TypeDef* SPIx);
Nvoid SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, u16 SPI_NSSInternalSoft);
Nvoid SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState);
Nvoid SPI_DataSizeConfig(SPI_TypeDef* SPIx, u16 SPI_DataSize);
Nvoid SPI_TransmitCRC(SPI_TypeDef* SPIx);
Nvoid SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState);
Nu16 SPI_GetCRC(SPI_TypeDef* SPIx, u8 SPI_CRC);
Nu16 SPI_GetCRCPolynomial(SPI_TypeDef* SPIx);
Nvoid SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, u16 SPI_Direction);
NFlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, u16 SPI_I2S_FLAG);
Nvoid SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, u16 SPI_I2S_FLAG);
NITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, u8 SPI_I2S_IT);
Nvoid SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, u8 SPI_I2S_IT);
N
N#endif /*__STM32F10x_SPI_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 98 "..\include\stm32f10x_lib.h" 2
N#endif /*_SPI */
N
N#ifdef _SysTick
N  #include "stm32f10x_systick.h"
L 1 "..\include\stm32f10x_systick.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_systick.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      SysTick firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_SYSTICK_H
N#define __STM32F10x_SYSTICK_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/* SysTick clock source */
N#define SysTick_CLKSource_HCLK_Div8    ((u32)0xFFFFFFFB)
N#define SysTick_CLKSource_HCLK         ((u32)0x00000004)
N
N#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SysTick_CLKSource_HCLK) || \
N                                       ((SOURCE) == SysTick_CLKSource_HCLK_Div8))
X#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SysTick_CLKSource_HCLK) ||                                        ((SOURCE) == SysTick_CLKSource_HCLK_Div8))
N
N/* SysTick counter state */
N#define SysTick_Counter_Disable        ((u32)0xFFFFFFFE)
N#define SysTick_Counter_Enable         ((u32)0x00000001)
N#define SysTick_Counter_Clear          ((u32)0x00000000)
N
N#define IS_SYSTICK_COUNTER(COUNTER) (((COUNTER) == SysTick_Counter_Disable) || \
N                                     ((COUNTER) == SysTick_Counter_Enable)  || \
N                                     ((COUNTER) == SysTick_Counter_Clear))
X#define IS_SYSTICK_COUNTER(COUNTER) (((COUNTER) == SysTick_Counter_Disable) ||                                      ((COUNTER) == SysTick_Counter_Enable)  ||                                      ((COUNTER) == SysTick_Counter_Clear))
N
N/* SysTick Flag */
N#define SysTick_FLAG_COUNT             ((u32)0x00000010)
N#define SysTick_FLAG_SKEW              ((u32)0x0000001E)
N#define SysTick_FLAG_NOREF             ((u32)0x0000001F)
N
N#define IS_SYSTICK_FLAG(FLAG) (((FLAG) == SysTick_FLAG_COUNT) || \
N                               ((FLAG) == SysTick_FLAG_SKEW)  || \
N                               ((FLAG) == SysTick_FLAG_NOREF))
X#define IS_SYSTICK_FLAG(FLAG) (((FLAG) == SysTick_FLAG_COUNT) ||                                ((FLAG) == SysTick_FLAG_SKEW)  ||                                ((FLAG) == SysTick_FLAG_NOREF))
N
N#define IS_SYSTICK_RELOAD(RELOAD) (((RELOAD) > 0) && ((RELOAD) <= 0xFFFFFF))
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid SysTick_CLKSourceConfig(u32 SysTick_CLKSource);
Nvoid SysTick_SetReload(u32 Reload);
Nvoid SysTick_CounterCmd(u32 SysTick_Counter);
Nvoid SysTick_ITConfig(FunctionalState NewState);
Nu32 SysTick_GetCounter(void);
NFlagStatus SysTick_GetFlagStatus(u8 SysTick_FLAG);
N
N#endif /* __STM32F10x_SYSTICK_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 102 "..\include\stm32f10x_lib.h" 2
N#endif /*_SysTick */
N
N#ifdef _TIM
N  #include "stm32f10x_tim.h"
L 1 "..\include\stm32f10x_tim.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_tim.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the 
N*                      TIM firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_TIM_H
N#define __STM32F10x_TIM_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N
N/* TIM Time Base Init structure definition */
Ntypedef struct
N{
N  u16 TIM_Prescaler;
N  u16 TIM_CounterMode;
N  u16 TIM_Period;
N  u16 TIM_ClockDivision;
N  u8 TIM_RepetitionCounter;
N} TIM_TimeBaseInitTypeDef;
N
N/* TIM Output Compare Init structure definition */
Ntypedef struct
N{
N  u16 TIM_OCMode;
N  u16 TIM_OutputState;
N  u16 TIM_OutputNState;
N  u16 TIM_Pulse;
N  u16 TIM_OCPolarity;
N  u16 TIM_OCNPolarity;
N  u16 TIM_OCIdleState;
N  u16 TIM_OCNIdleState;
N} TIM_OCInitTypeDef;
N
N/* TIM Input Capture Init structure definition */
Ntypedef struct
N{
N  u16 TIM_Channel;
N  u16 TIM_ICPolarity;
N  u16 TIM_ICSelection;
N  u16 TIM_ICPrescaler;
N  u16 TIM_ICFilter;
N} TIM_ICInitTypeDef;
N
N/* BDTR structure definition */
Ntypedef struct
N{
N  u16 TIM_OSSRState;
N  u16 TIM_OSSIState;
N  u16 TIM_LOCKLevel; 
N  u16 TIM_DeadTime;
N  u16 TIM_Break;
N  u16 TIM_BreakPolarity;
N  u16 TIM_AutomaticOutput;
N} TIM_BDTRInitTypeDef;
N
N/* Exported constants --------------------------------------------------------*/                             
N
N#define IS_TIM_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == TIM1_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == TIM2_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == TIM3_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == TIM4_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == TIM5_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == TIM6_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == TIM7_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == TIM8_BASE))
X#define IS_TIM_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == TIM1_BASE) ||                                    ((*(u32*)&(PERIPH)) == TIM2_BASE) ||                                    ((*(u32*)&(PERIPH)) == TIM3_BASE) ||                                    ((*(u32*)&(PERIPH)) == TIM4_BASE) ||                                    ((*(u32*)&(PERIPH)) == TIM5_BASE) ||                                    ((*(u32*)&(PERIPH)) == TIM6_BASE) ||                                    ((*(u32*)&(PERIPH)) == TIM7_BASE) ||                                    ((*(u32*)&(PERIPH)) == TIM8_BASE))
N
N#define IS_TIM_18_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == TIM1_BASE) || \
N                                  ((*(u32*)&(PERIPH)) == TIM8_BASE))
X#define IS_TIM_18_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == TIM1_BASE) ||                                   ((*(u32*)&(PERIPH)) == TIM8_BASE))
N
N#define IS_TIM_123458_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == TIM1_BASE) || \
N                                      ((*(u32*)&(PERIPH)) == TIM2_BASE) || \
N                                      ((*(u32*)&(PERIPH)) == TIM3_BASE) || \
N                                      ((*(u32*)&(PERIPH)) == TIM4_BASE) || \
N                                      ((*(u32*)&(PERIPH)) == TIM5_BASE) || \
N                                      ((*(u32*)&(PERIPH)) == TIM8_BASE))
X#define IS_TIM_123458_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == TIM1_BASE) ||                                       ((*(u32*)&(PERIPH)) == TIM2_BASE) ||                                       ((*(u32*)&(PERIPH)) == TIM3_BASE) ||                                       ((*(u32*)&(PERIPH)) == TIM4_BASE) ||                                       ((*(u32*)&(PERIPH)) == TIM5_BASE) ||                                       ((*(u32*)&(PERIPH)) == TIM8_BASE))
N
N/* TIM Output Compare and PWM modes -----------------------------------------*/
N#define TIM_OCMode_Timing                  ((u16)0x0000)
N#define TIM_OCMode_Active                  ((u16)0x0010)
N#define TIM_OCMode_Inactive                ((u16)0x0020)
N#define TIM_OCMode_Toggle                  ((u16)0x0030)
N#define TIM_OCMode_PWM1                    ((u16)0x0060)
N#define TIM_OCMode_PWM2                    ((u16)0x0070)
N
N#define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMode_Timing) || \
N                              ((MODE) == TIM_OCMode_Active) || \
N                              ((MODE) == TIM_OCMode_Inactive) || \
N                              ((MODE) == TIM_OCMode_Toggle)|| \
N                              ((MODE) == TIM_OCMode_PWM1) || \
N                              ((MODE) == TIM_OCMode_PWM2))
X#define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMode_Timing) ||                               ((MODE) == TIM_OCMode_Active) ||                               ((MODE) == TIM_OCMode_Inactive) ||                               ((MODE) == TIM_OCMode_Toggle)||                               ((MODE) == TIM_OCMode_PWM1) ||                               ((MODE) == TIM_OCMode_PWM2))
N
N#define IS_TIM_OCM(MODE) (((MODE) == TIM_OCMode_Timing) || \
N                          ((MODE) == TIM_OCMode_Active) || \
N                          ((MODE) == TIM_OCMode_Inactive) || \
N                          ((MODE) == TIM_OCMode_Toggle)|| \
N                          ((MODE) == TIM_OCMode_PWM1) || \
N                          ((MODE) == TIM_OCMode_PWM2) ||	\
N                          ((MODE) == TIM_ForcedAction_Active) || \
N                          ((MODE) == TIM_ForcedAction_InActive))
X#define IS_TIM_OCM(MODE) (((MODE) == TIM_OCMode_Timing) ||                           ((MODE) == TIM_OCMode_Active) ||                           ((MODE) == TIM_OCMode_Inactive) ||                           ((MODE) == TIM_OCMode_Toggle)||                           ((MODE) == TIM_OCMode_PWM1) ||                           ((MODE) == TIM_OCMode_PWM2) ||	                          ((MODE) == TIM_ForcedAction_Active) ||                           ((MODE) == TIM_ForcedAction_InActive))
N/* TIM One Pulse Mode -------------------------------------------------------*/
N#define TIM_OPMode_Single                  ((u16)0x0008)
N#define TIM_OPMode_Repetitive              ((u16)0x0000)
N
N#define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMode_Single) || \
N                               ((MODE) == TIM_OPMode_Repetitive))
X#define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMode_Single) ||                                ((MODE) == TIM_OPMode_Repetitive))
N
N/* TIM Channel -------------------------------------------------------------*/
N#define TIM_Channel_1                      ((u16)0x0000)
N#define TIM_Channel_2                      ((u16)0x0004)
N#define TIM_Channel_3                      ((u16)0x0008)
N#define TIM_Channel_4                      ((u16)0x000C)
N
N#define IS_TIM_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \
N                                 ((CHANNEL) == TIM_Channel_2) || \
N                                 ((CHANNEL) == TIM_Channel_3) || \
N                                 ((CHANNEL) == TIM_Channel_4))
X#define IS_TIM_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) ||                                  ((CHANNEL) == TIM_Channel_2) ||                                  ((CHANNEL) == TIM_Channel_3) ||                                  ((CHANNEL) == TIM_Channel_4))
N
N#define IS_TIM_PWMI_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \
N                                      ((CHANNEL) == TIM_Channel_2))
X#define IS_TIM_PWMI_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) ||                                       ((CHANNEL) == TIM_Channel_2))
N
N#define IS_TIM_COMPLEMENTARY_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \
N                                               ((CHANNEL) == TIM_Channel_2) || \
N                                               ((CHANNEL) == TIM_Channel_3))
X#define IS_TIM_COMPLEMENTARY_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) ||                                                ((CHANNEL) == TIM_Channel_2) ||                                                ((CHANNEL) == TIM_Channel_3))
N/* TIM Clock Division CKD --------------------------------------------------*/
N#define TIM_CKD_DIV1                       ((u16)0x0000)
N#define TIM_CKD_DIV2                       ((u16)0x0100)
N#define TIM_CKD_DIV4                       ((u16)0x0200)
N
N#define IS_TIM_CKD_DIV(DIV) (((DIV) == TIM_CKD_DIV1) || \
N                             ((DIV) == TIM_CKD_DIV2) || \
N                             ((DIV) == TIM_CKD_DIV4))
X#define IS_TIM_CKD_DIV(DIV) (((DIV) == TIM_CKD_DIV1) ||                              ((DIV) == TIM_CKD_DIV2) ||                              ((DIV) == TIM_CKD_DIV4))
N
N/* TIM Counter Mode --------------------------------------------------------*/
N#define TIM_CounterMode_Up                 ((u16)0x0000)
N#define TIM_CounterMode_Down               ((u16)0x0010)
N#define TIM_CounterMode_CenterAligned1     ((u16)0x0020)
N#define TIM_CounterMode_CenterAligned2     ((u16)0x0040)
N#define TIM_CounterMode_CenterAligned3     ((u16)0x0060)
N
N#define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_CounterMode_Up) ||  \
N                                   ((MODE) == TIM_CounterMode_Down) || \
N                                   ((MODE) == TIM_CounterMode_CenterAligned1) || \
N                                   ((MODE) == TIM_CounterMode_CenterAligned2) || \
N                                   ((MODE) == TIM_CounterMode_CenterAligned3))
X#define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_CounterMode_Up) ||                                     ((MODE) == TIM_CounterMode_Down) ||                                    ((MODE) == TIM_CounterMode_CenterAligned1) ||                                    ((MODE) == TIM_CounterMode_CenterAligned2) ||                                    ((MODE) == TIM_CounterMode_CenterAligned3))
N
N/* TIM Output Compare Polarity ---------------------------------------------*/
N#define TIM_OCPolarity_High                ((u16)0x0000)
N#define TIM_OCPolarity_Low                 ((u16)0x0002)
N
N#define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPolarity_High) || \
N                                      ((POLARITY) == TIM_OCPolarity_Low))
X#define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPolarity_High) ||                                       ((POLARITY) == TIM_OCPolarity_Low))
N
N/* TIM Output Compare N Polarity -------------------------------------------*/
N#define TIM_OCNPolarity_High               ((u16)0x0000)
N#define TIM_OCNPolarity_Low                ((u16)0x0008)
N
N#define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPolarity_High) || \
N                                       ((POLARITY) == TIM_OCNPolarity_Low))
X#define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPolarity_High) ||                                        ((POLARITY) == TIM_OCNPolarity_Low))
N
N/* TIM Output Compare states -----------------------------------------------*/
N#define TIM_OutputState_Disable            ((u16)0x0000)
N#define TIM_OutputState_Enable             ((u16)0x0001)
N
N#define IS_TIM_OUTPUT_STATE(STATE) (((STATE) == TIM_OutputState_Disable) || \
N                                    ((STATE) == TIM_OutputState_Enable))
X#define IS_TIM_OUTPUT_STATE(STATE) (((STATE) == TIM_OutputState_Disable) ||                                     ((STATE) == TIM_OutputState_Enable))
N
N/* TIM Output Compare N States ---------------------------------------------*/
N#define TIM_OutputNState_Disable           ((u16)0x0000)
N#define TIM_OutputNState_Enable            ((u16)0x0004)
N
N#define IS_TIM_OUTPUTN_STATE(STATE) (((STATE) == TIM_OutputNState_Disable) || \
N                                     ((STATE) == TIM_OutputNState_Enable))
X#define IS_TIM_OUTPUTN_STATE(STATE) (((STATE) == TIM_OutputNState_Disable) ||                                      ((STATE) == TIM_OutputNState_Enable))
N
N/* TIM Capture Compare States -----------------------------------------------*/
N#define TIM_CCx_Enable                      ((u16)0x0001)
N#define TIM_CCx_Disable                     ((u16)0x0000)
N
N#define IS_TIM_CCX(CCX) (((CCX) == TIM_CCx_Enable) || \
N                         ((CCX) == TIM_CCx_Disable))
X#define IS_TIM_CCX(CCX) (((CCX) == TIM_CCx_Enable) ||                          ((CCX) == TIM_CCx_Disable))
N
N/* TIM Capture Compare N States --------------------------------------------*/
N#define TIM_CCxN_Enable                     ((u16)0x0004)
N#define TIM_CCxN_Disable                    ((u16)0x0000)                                     
N
N#define IS_TIM_CCXN(CCXN) (((CCXN) == TIM_CCxN_Enable) || \
N                           ((CCXN) == TIM_CCxN_Disable))
X#define IS_TIM_CCXN(CCXN) (((CCXN) == TIM_CCxN_Enable) ||                            ((CCXN) == TIM_CCxN_Disable))
N
N/* Break Input enable/disable -----------------------------------------------*/
N#define TIM_Break_Enable                   ((u16)0x1000)
N#define TIM_Break_Disable                  ((u16)0x0000)
N
N#define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_Break_Enable) || \
N                                   ((STATE) == TIM_Break_Disable))
X#define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_Break_Enable) ||                                    ((STATE) == TIM_Break_Disable))
N
N/* Break Polarity -----------------------------------------------------------*/
N#define TIM_BreakPolarity_Low              ((u16)0x0000)
N#define TIM_BreakPolarity_High             ((u16)0x2000)
N
N#define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BreakPolarity_Low) || \
N                                         ((POLARITY) == TIM_BreakPolarity_High))
X#define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BreakPolarity_Low) ||                                          ((POLARITY) == TIM_BreakPolarity_High))
N
N/* TIM AOE Bit Set/Reset ---------------------------------------------------*/
N#define TIM_AutomaticOutput_Enable         ((u16)0x4000)
N#define TIM_AutomaticOutput_Disable        ((u16)0x0000)
N
N#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AutomaticOutput_Enable) || \
N                                              ((STATE) == TIM_AutomaticOutput_Disable))
X#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AutomaticOutput_Enable) ||                                               ((STATE) == TIM_AutomaticOutput_Disable))
N/* Lock levels --------------------------------------------------------------*/
N#define TIM_LOCKLevel_OFF                  ((u16)0x0000)
N#define TIM_LOCKLevel_1                    ((u16)0x0100)
N#define TIM_LOCKLevel_2                    ((u16)0x0200)
N#define TIM_LOCKLevel_3                    ((u16)0x0300)
N
N#define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLevel_OFF) || \
N                                  ((LEVEL) == TIM_LOCKLevel_1) || \
N                                  ((LEVEL) == TIM_LOCKLevel_2) || \
N                                  ((LEVEL) == TIM_LOCKLevel_3))
X#define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLevel_OFF) ||                                   ((LEVEL) == TIM_LOCKLevel_1) ||                                   ((LEVEL) == TIM_LOCKLevel_2) ||                                   ((LEVEL) == TIM_LOCKLevel_3))
N
N/* OSSI: Off-State Selection for Idle mode states ---------------------------*/
N#define TIM_OSSIState_Enable               ((u16)0x0400)
N#define TIM_OSSIState_Disable              ((u16)0x0000)
N
N#define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSIState_Enable) || \
N                                  ((STATE) == TIM_OSSIState_Disable))
X#define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSIState_Enable) ||                                   ((STATE) == TIM_OSSIState_Disable))
N
N/* OSSR: Off-State Selection for Run mode states ----------------------------*/
N#define TIM_OSSRState_Enable               ((u16)0x0800)
N#define TIM_OSSRState_Disable              ((u16)0x0000)
N
N#define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSRState_Enable) || \
N                                  ((STATE) == TIM_OSSRState_Disable))
X#define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSRState_Enable) ||                                   ((STATE) == TIM_OSSRState_Disable))
N
N/* TIM Output Compare Idle State -------------------------------------------*/
N#define TIM_OCIdleState_Set                ((u16)0x0100)
N#define TIM_OCIdleState_Reset              ((u16)0x0000)
N
N#define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIdleState_Set) || \
N                                    ((STATE) == TIM_OCIdleState_Reset))
X#define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIdleState_Set) ||                                     ((STATE) == TIM_OCIdleState_Reset))
N
N/* TIM Output Compare N Idle State -----------------------------------------*/
N#define TIM_OCNIdleState_Set               ((u16)0x0200)
N#define TIM_OCNIdleState_Reset             ((u16)0x0000)
N
N#define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIdleState_Set) || \
N                                     ((STATE) == TIM_OCNIdleState_Reset))
X#define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIdleState_Set) ||                                      ((STATE) == TIM_OCNIdleState_Reset))
N
N/* TIM Input Capture Polarity ----------------------------------------------*/
N#define  TIM_ICPolarity_Rising             ((u16)0x0000)
N#define  TIM_ICPolarity_Falling            ((u16)0x0002)
N
N#define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPolarity_Rising) || \
N                                      ((POLARITY) == TIM_ICPolarity_Falling))
X#define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPolarity_Rising) ||                                       ((POLARITY) == TIM_ICPolarity_Falling))
N
N/* TIM Input Capture Selection ---------------------------------------------*/
N#define TIM_ICSelection_DirectTI           ((u16)0x0001)
N#define TIM_ICSelection_IndirectTI         ((u16)0x0002)
N#define TIM_ICSelection_TRC                ((u16)0x0003)
N
N#define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSelection_DirectTI) || \
N                                        ((SELECTION) == TIM_ICSelection_IndirectTI) || \
N                                        ((SELECTION) == TIM_ICSelection_TRC))
X#define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSelection_DirectTI) ||                                         ((SELECTION) == TIM_ICSelection_IndirectTI) ||                                         ((SELECTION) == TIM_ICSelection_TRC))
N
N/* TIM Input Capture Prescaler ---------------------------------------------*/
N#define TIM_ICPSC_DIV1                     ((u16)0x0000)
N#define TIM_ICPSC_DIV2                     ((u16)0x0004)
N#define TIM_ICPSC_DIV4                     ((u16)0x0008)
N#define TIM_ICPSC_DIV8                     ((u16)0x000C)
N
N#define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) || \
N                                        ((PRESCALER) == TIM_ICPSC_DIV2) || \
N                                        ((PRESCALER) == TIM_ICPSC_DIV4) || \
N                                        ((PRESCALER) == TIM_ICPSC_DIV8))                                          
X#define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) ||                                         ((PRESCALER) == TIM_ICPSC_DIV2) ||                                         ((PRESCALER) == TIM_ICPSC_DIV4) ||                                         ((PRESCALER) == TIM_ICPSC_DIV8))                                          
N
N/* TIM interrupt sources ---------------------------------------------------*/
N#define TIM_IT_Update                      ((u16)0x0001)
N#define TIM_IT_CC1                         ((u16)0x0002)
N#define TIM_IT_CC2                         ((u16)0x0004)
N#define TIM_IT_CC3                         ((u16)0x0008)
N#define TIM_IT_CC4                         ((u16)0x0010)
N#define TIM_IT_COM                         ((u16)0x0020)
N#define TIM_IT_Trigger                     ((u16)0x0040)
N#define TIM_IT_Break                       ((u16)0x0080)
N
N#define IS_TIM_IT(IT) ((((IT) & (u16)0xFF00) == 0x0000) && ((IT) != 0x0000))
N
N#define IS_TIM_PERIPH_IT(PERIPH, TIM_IT) ((((((*(u32*)&(PERIPH)) == TIM2_BASE) || (((*(u32*)&(PERIPH)) == TIM3_BASE))||\
N                                            (((*(u32*)&(PERIPH)) == TIM4_BASE)) || (((*(u32*)&(PERIPH)) == TIM5_BASE))))&& \
N                                            (((TIM_IT) & (u16)0xFFA0) == 0x0000) && ((TIM_IT) != 0x0000)) ||\
N                                            (((((*(u32*)&(PERIPH)) == TIM1_BASE) || (((*(u32*)&(PERIPH)) == TIM8_BASE))))&& \
N                                            (((TIM_IT) & (u16)0xFF00) == 0x0000) && ((TIM_IT) != 0x0000)) ||\
N                                            (((((*(u32*)&(PERIPH)) == TIM6_BASE) || (((*(u32*)&(PERIPH)) == TIM7_BASE))))&& \
N                                            (((TIM_IT) & (u16)0xFFFE) == 0x0000) && ((TIM_IT) != 0x0000)))
X#define IS_TIM_PERIPH_IT(PERIPH, TIM_IT) ((((((*(u32*)&(PERIPH)) == TIM2_BASE) || (((*(u32*)&(PERIPH)) == TIM3_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM4_BASE)) || (((*(u32*)&(PERIPH)) == TIM5_BASE))))&&                                             (((TIM_IT) & (u16)0xFFA0) == 0x0000) && ((TIM_IT) != 0x0000)) ||                                            (((((*(u32*)&(PERIPH)) == TIM1_BASE) || (((*(u32*)&(PERIPH)) == TIM8_BASE))))&&                                             (((TIM_IT) & (u16)0xFF00) == 0x0000) && ((TIM_IT) != 0x0000)) ||                                            (((((*(u32*)&(PERIPH)) == TIM6_BASE) || (((*(u32*)&(PERIPH)) == TIM7_BASE))))&&                                             (((TIM_IT) & (u16)0xFFFE) == 0x0000) && ((TIM_IT) != 0x0000)))
N
N#define IS_TIM_GET_IT(IT) (((IT) == TIM_IT_Update) || \
N                           ((IT) == TIM_IT_CC1) || \
N                           ((IT) == TIM_IT_CC2) || \
N                           ((IT) == TIM_IT_CC3) || \
N                           ((IT) == TIM_IT_CC4) || \
N                           ((IT) == TIM_IT_COM) || \
N                           ((IT) == TIM_IT_Trigger) || \
N                           ((IT) == TIM_IT_Break))
X#define IS_TIM_GET_IT(IT) (((IT) == TIM_IT_Update) ||                            ((IT) == TIM_IT_CC1) ||                            ((IT) == TIM_IT_CC2) ||                            ((IT) == TIM_IT_CC3) ||                            ((IT) == TIM_IT_CC4) ||                            ((IT) == TIM_IT_COM) ||                            ((IT) == TIM_IT_Trigger) ||                            ((IT) == TIM_IT_Break))
N
N/* TIM DMA Base address ----------------------------------------------------*/
N#define TIM_DMABase_CR1                    ((u16)0x0000)
N#define TIM_DMABase_CR2                    ((u16)0x0001)
N#define TIM_DMABase_SMCR                   ((u16)0x0002)
N#define TIM_DMABase_DIER                   ((u16)0x0003)
N#define TIM_DMABase_SR                     ((u16)0x0004)
N#define TIM_DMABase_EGR                    ((u16)0x0005)
N#define TIM_DMABase_CCMR1                  ((u16)0x0006)
N#define TIM_DMABase_CCMR2                  ((u16)0x0007)
N#define TIM_DMABase_CCER                   ((u16)0x0008)
N#define TIM_DMABase_CNT                    ((u16)0x0009)
N#define TIM_DMABase_PSC                    ((u16)0x000A)
N#define TIM_DMABase_ARR                    ((u16)0x000B)
N#define TIM_DMABase_RCR                    ((u16)0x000C)
N#define TIM_DMABase_CCR1                   ((u16)0x000D)
N#define TIM_DMABase_CCR2                   ((u16)0x000E)
N#define TIM_DMABase_CCR3                   ((u16)0x000F)
N#define TIM_DMABase_CCR4                   ((u16)0x0010)
N#define TIM_DMABase_BDTR                   ((u16)0x0011)
N#define TIM_DMABase_DCR                    ((u16)0x0012)
N
N#define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABase_CR1) || \
N                               ((BASE) == TIM_DMABase_CR2) || \
N                               ((BASE) == TIM_DMABase_SMCR) || \
N                               ((BASE) == TIM_DMABase_DIER) || \
N                               ((BASE) == TIM_DMABase_SR) || \
N                               ((BASE) == TIM_DMABase_EGR) || \
N                               ((BASE) == TIM_DMABase_CCMR1) || \
N                               ((BASE) == TIM_DMABase_CCMR2) || \
N                               ((BASE) == TIM_DMABase_CCER) || \
N                               ((BASE) == TIM_DMABase_CNT) || \
N                               ((BASE) == TIM_DMABase_PSC) || \
N                               ((BASE) == TIM_DMABase_ARR) || \
N                               ((BASE) == TIM_DMABase_RCR) || \
N                               ((BASE) == TIM_DMABase_CCR1) || \
N                               ((BASE) == TIM_DMABase_CCR2) || \
N                               ((BASE) == TIM_DMABase_CCR3) || \
N                               ((BASE) == TIM_DMABase_CCR4) || \
N                               ((BASE) == TIM_DMABase_BDTR) || \
N                               ((BASE) == TIM_DMABase_DCR))
X#define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABase_CR1) ||                                ((BASE) == TIM_DMABase_CR2) ||                                ((BASE) == TIM_DMABase_SMCR) ||                                ((BASE) == TIM_DMABase_DIER) ||                                ((BASE) == TIM_DMABase_SR) ||                                ((BASE) == TIM_DMABase_EGR) ||                                ((BASE) == TIM_DMABase_CCMR1) ||                                ((BASE) == TIM_DMABase_CCMR2) ||                                ((BASE) == TIM_DMABase_CCER) ||                                ((BASE) == TIM_DMABase_CNT) ||                                ((BASE) == TIM_DMABase_PSC) ||                                ((BASE) == TIM_DMABase_ARR) ||                                ((BASE) == TIM_DMABase_RCR) ||                                ((BASE) == TIM_DMABase_CCR1) ||                                ((BASE) == TIM_DMABase_CCR2) ||                                ((BASE) == TIM_DMABase_CCR3) ||                                ((BASE) == TIM_DMABase_CCR4) ||                                ((BASE) == TIM_DMABase_BDTR) ||                                ((BASE) == TIM_DMABase_DCR))
N
N/* TIM DMA Burst Length ----------------------------------------------------*/
N#define TIM_DMABurstLength_1Byte           ((u16)0x0000)
N#define TIM_DMABurstLength_2Bytes          ((u16)0x0100)
N#define TIM_DMABurstLength_3Bytes          ((u16)0x0200)
N#define TIM_DMABurstLength_4Bytes          ((u16)0x0300)
N#define TIM_DMABurstLength_5Bytes          ((u16)0x0400)
N#define TIM_DMABurstLength_6Bytes          ((u16)0x0500)
N#define TIM_DMABurstLength_7Bytes          ((u16)0x0600)
N#define TIM_DMABurstLength_8Bytes          ((u16)0x0700)
N#define TIM_DMABurstLength_9Bytes          ((u16)0x0800)
N#define TIM_DMABurstLength_10Bytes         ((u16)0x0900)
N#define TIM_DMABurstLength_11Bytes         ((u16)0x0A00)
N#define TIM_DMABurstLength_12Bytes         ((u16)0x0B00)
N#define TIM_DMABurstLength_13Bytes         ((u16)0x0C00)
N#define TIM_DMABurstLength_14Bytes         ((u16)0x0D00)
N#define TIM_DMABurstLength_15Bytes         ((u16)0x0E00)
N#define TIM_DMABurstLength_16Bytes         ((u16)0x0F00)
N#define TIM_DMABurstLength_17Bytes         ((u16)0x1000)
N#define TIM_DMABurstLength_18Bytes         ((u16)0x1100)
N
N#define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABurstLength_1Byte) || \
N                                   ((LENGTH) == TIM_DMABurstLength_2Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_3Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_4Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_5Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_6Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_7Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_8Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_9Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_10Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_11Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_12Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_13Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_14Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_15Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_16Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_17Bytes) || \
N                                   ((LENGTH) == TIM_DMABurstLength_18Bytes))
X#define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABurstLength_1Byte) ||                                    ((LENGTH) == TIM_DMABurstLength_2Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_3Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_4Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_5Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_6Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_7Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_8Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_9Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_10Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_11Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_12Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_13Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_14Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_15Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_16Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_17Bytes) ||                                    ((LENGTH) == TIM_DMABurstLength_18Bytes))
N
N/* TIM DMA sources ---------------------------------------------------------*/
N#define TIM_DMA_Update                     ((u16)0x0100)
N#define TIM_DMA_CC1                        ((u16)0x0200)
N#define TIM_DMA_CC2                        ((u16)0x0400)
N#define TIM_DMA_CC3                        ((u16)0x0800)
N#define TIM_DMA_CC4                        ((u16)0x1000)
N#define TIM_DMA_COM                        ((u16)0x2000)
N#define TIM_DMA_Trigger                    ((u16)0x4000)
N
N#define IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & (u16)0x80FF) == 0x0000) && ((SOURCE) != 0x0000))
N
N#define IS_TIM_PERIPH_DMA(PERIPH, SOURCE) ((((((*(u32*)&(PERIPH)) == TIM2_BASE) || (((*(u32*)&(PERIPH)) == TIM3_BASE))||\
N                                            (((*(u32*)&(PERIPH)) == TIM4_BASE)) || (((*(u32*)&(PERIPH)) == TIM5_BASE))))&& \
N                                            (((SOURCE) & (u16)0xA0FF) == 0x0000) && ((SOURCE) != 0x0000)) ||\
N                                            (((((*(u32*)&(PERIPH)) == TIM1_BASE) || (((*(u32*)&(PERIPH)) == TIM8_BASE))))&& \
N                                            (((SOURCE) & (u16)0x80FF) == 0x0000) && ((SOURCE) != 0x0000)) ||\
N                                            (((((*(u32*)&(PERIPH)) == TIM6_BASE) || (((*(u32*)&(PERIPH)) == TIM7_BASE))))&& \
N                                            (((SOURCE) & (u16)0xFEFF) == 0x0000) && ((SOURCE) != 0x0000)))
X#define IS_TIM_PERIPH_DMA(PERIPH, SOURCE) ((((((*(u32*)&(PERIPH)) == TIM2_BASE) || (((*(u32*)&(PERIPH)) == TIM3_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM4_BASE)) || (((*(u32*)&(PERIPH)) == TIM5_BASE))))&&                                             (((SOURCE) & (u16)0xA0FF) == 0x0000) && ((SOURCE) != 0x0000)) ||                                            (((((*(u32*)&(PERIPH)) == TIM1_BASE) || (((*(u32*)&(PERIPH)) == TIM8_BASE))))&&                                             (((SOURCE) & (u16)0x80FF) == 0x0000) && ((SOURCE) != 0x0000)) ||                                            (((((*(u32*)&(PERIPH)) == TIM6_BASE) || (((*(u32*)&(PERIPH)) == TIM7_BASE))))&&                                             (((SOURCE) & (u16)0xFEFF) == 0x0000) && ((SOURCE) != 0x0000)))
N
N/* TIM External Trigger Prescaler ------------------------------------------*/
N#define TIM_ExtTRGPSC_OFF                  ((u16)0x0000)
N#define TIM_ExtTRGPSC_DIV2                 ((u16)0x1000)
N#define TIM_ExtTRGPSC_DIV4                 ((u16)0x2000)
N#define TIM_ExtTRGPSC_DIV8                 ((u16)0x3000)
N
N#define IS_TIM_EXT_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ExtTRGPSC_OFF) || \
N                                         ((PRESCALER) == TIM_ExtTRGPSC_DIV2) || \
N                                         ((PRESCALER) == TIM_ExtTRGPSC_DIV4) || \
N                                         ((PRESCALER) == TIM_ExtTRGPSC_DIV8))
X#define IS_TIM_EXT_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ExtTRGPSC_OFF) ||                                          ((PRESCALER) == TIM_ExtTRGPSC_DIV2) ||                                          ((PRESCALER) == TIM_ExtTRGPSC_DIV4) ||                                          ((PRESCALER) == TIM_ExtTRGPSC_DIV8))
N
N/* TIM Internal Trigger Selection ------------------------------------------*/
N#define TIM_TS_ITR0                        ((u16)0x0000)
N#define TIM_TS_ITR1                        ((u16)0x0010)
N#define TIM_TS_ITR2                        ((u16)0x0020)
N#define TIM_TS_ITR3                        ((u16)0x0030)
N#define TIM_TS_TI1F_ED                     ((u16)0x0040)
N#define TIM_TS_TI1FP1                      ((u16)0x0050)
N#define TIM_TS_TI2FP2                      ((u16)0x0060)
N#define TIM_TS_ETRF                        ((u16)0x0070)
N
N#define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || \
N                                             ((SELECTION) == TIM_TS_ITR1) || \
N                                             ((SELECTION) == TIM_TS_ITR2) || \
N                                             ((SELECTION) == TIM_TS_ITR3) || \
N                                             ((SELECTION) == TIM_TS_TI1F_ED) || \
N                                             ((SELECTION) == TIM_TS_TI1FP1) || \
N                                             ((SELECTION) == TIM_TS_TI2FP2) || \
N                                             ((SELECTION) == TIM_TS_ETRF))
X#define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) ||                                              ((SELECTION) == TIM_TS_ITR1) ||                                              ((SELECTION) == TIM_TS_ITR2) ||                                              ((SELECTION) == TIM_TS_ITR3) ||                                              ((SELECTION) == TIM_TS_TI1F_ED) ||                                              ((SELECTION) == TIM_TS_TI1FP1) ||                                              ((SELECTION) == TIM_TS_TI2FP2) ||                                              ((SELECTION) == TIM_TS_ETRF))
N
N#define IS_TIM_INTERNAL_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || \
N                                                      ((SELECTION) == TIM_TS_ITR1) || \
N                                                      ((SELECTION) == TIM_TS_ITR2) || \
N                                                      ((SELECTION) == TIM_TS_ITR3))
X#define IS_TIM_INTERNAL_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) ||                                                       ((SELECTION) == TIM_TS_ITR1) ||                                                       ((SELECTION) == TIM_TS_ITR2) ||                                                       ((SELECTION) == TIM_TS_ITR3))
N
N/* TIM TIx External Clock Source -------------------------------------------*/
N#define TIM_TIxExternalCLK1Source_TI1      ((u16)0x0050)
N#define TIM_TIxExternalCLK1Source_TI2      ((u16)0x0060)
N#define TIM_TIxExternalCLK1Source_TI1ED    ((u16)0x0040)
N
N#define IS_TIM_TIXCLK_SOURCE(SOURCE) (((SOURCE) == TIM_TIxExternalCLK1Source_TI1) || \
N                                      ((SOURCE) == TIM_TIxExternalCLK1Source_TI2) || \
N                                      ((SOURCE) == TIM_TIxExternalCLK1Source_TI1ED))
X#define IS_TIM_TIXCLK_SOURCE(SOURCE) (((SOURCE) == TIM_TIxExternalCLK1Source_TI1) ||                                       ((SOURCE) == TIM_TIxExternalCLK1Source_TI2) ||                                       ((SOURCE) == TIM_TIxExternalCLK1Source_TI1ED))
N
N/* TIM External Trigger Polarity -------------------------------------------*/
N#define TIM_ExtTRGPolarity_Inverted        ((u16)0x8000)
N#define TIM_ExtTRGPolarity_NonInverted     ((u16)0x0000)
N
N#define IS_TIM_EXT_POLARITY(POLARITY) (((POLARITY) == TIM_ExtTRGPolarity_Inverted) || \
N                                       ((POLARITY) == TIM_ExtTRGPolarity_NonInverted))
X#define IS_TIM_EXT_POLARITY(POLARITY) (((POLARITY) == TIM_ExtTRGPolarity_Inverted) ||                                        ((POLARITY) == TIM_ExtTRGPolarity_NonInverted))
N
N/* TIM Prescaler Reload Mode -----------------------------------------------*/
N#define TIM_PSCReloadMode_Update           ((u16)0x0000)
N#define TIM_PSCReloadMode_Immediate        ((u16)0x0001)
N
N#define IS_TIM_PRESCALER_RELOAD(RELOAD) (((RELOAD) == TIM_PSCReloadMode_Update) || \
N                                         ((RELOAD) == TIM_PSCReloadMode_Immediate))
X#define IS_TIM_PRESCALER_RELOAD(RELOAD) (((RELOAD) == TIM_PSCReloadMode_Update) ||                                          ((RELOAD) == TIM_PSCReloadMode_Immediate))
N
N/* TIM Forced Action -------------------------------------------------------*/
N#define TIM_ForcedAction_Active            ((u16)0x0050)
N#define TIM_ForcedAction_InActive          ((u16)0x0040)
N
N#define IS_TIM_FORCED_ACTION(ACTION) (((ACTION) == TIM_ForcedAction_Active) || \
N                                      ((ACTION) == TIM_ForcedAction_InActive))
X#define IS_TIM_FORCED_ACTION(ACTION) (((ACTION) == TIM_ForcedAction_Active) ||                                       ((ACTION) == TIM_ForcedAction_InActive))
N
N/* TIM Encoder Mode --------------------------------------------------------*/ 
N#define TIM_EncoderMode_TI1                ((u16)0x0001)
N#define TIM_EncoderMode_TI2                ((u16)0x0002)
N#define TIM_EncoderMode_TI12               ((u16)0x0003)
N
N#define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_EncoderMode_TI1) || \
N                                   ((MODE) == TIM_EncoderMode_TI2) || \
N                                   ((MODE) == TIM_EncoderMode_TI12))
X#define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_EncoderMode_TI1) ||                                    ((MODE) == TIM_EncoderMode_TI2) ||                                    ((MODE) == TIM_EncoderMode_TI12))
N
N/* TIM Event Source --------------------------------------------------------*/
N#define TIM_EventSource_Update             ((u16)0x0001)
N#define TIM_EventSource_CC1                ((u16)0x0002)
N#define TIM_EventSource_CC2                ((u16)0x0004)
N#define TIM_EventSource_CC3                ((u16)0x0008)
N#define TIM_EventSource_CC4                ((u16)0x0010)
N#define TIM_EventSource_COM                ((u16)0x0020)
N#define TIM_EventSource_Trigger            ((u16)0x0040)
N#define TIM_EventSource_Break              ((u16)0x0080)
N
N#define IS_TIM_EVENT_SOURCE(SOURCE) ((((SOURCE) & (u16)0xFF00) == 0x0000) && ((SOURCE) != 0x0000))
N
N#define IS_TIM_PERIPH_EVENT(PERIPH, EVENT) ((((((*(u32*)&(PERIPH)) == TIM2_BASE) || (((*(u32*)&(PERIPH)) == TIM3_BASE))||\
N                                            (((*(u32*)&(PERIPH)) == TIM4_BASE)) || (((*(u32*)&(PERIPH)) == TIM5_BASE))))&& \
N                                            (((EVENT) & (u16)0xFFA0) == 0x0000) && ((EVENT) != 0x0000)) ||\
N                                            (((((*(u32*)&(PERIPH)) == TIM1_BASE) || (((*(u32*)&(PERIPH)) == TIM8_BASE))))&& \
N                                            (((EVENT) & (u16)0xFF00) == 0x0000) && ((EVENT) != 0x0000)) ||\
N                                            (((((*(u32*)&(PERIPH)) == TIM6_BASE) || (((*(u32*)&(PERIPH)) == TIM7_BASE))))&& \
N                                            (((EVENT) & (u16)0xFFFE) == 0x0000) && ((EVENT) != 0x0000)))
X#define IS_TIM_PERIPH_EVENT(PERIPH, EVENT) ((((((*(u32*)&(PERIPH)) == TIM2_BASE) || (((*(u32*)&(PERIPH)) == TIM3_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM4_BASE)) || (((*(u32*)&(PERIPH)) == TIM5_BASE))))&&                                             (((EVENT) & (u16)0xFFA0) == 0x0000) && ((EVENT) != 0x0000)) ||                                            (((((*(u32*)&(PERIPH)) == TIM1_BASE) || (((*(u32*)&(PERIPH)) == TIM8_BASE))))&&                                             (((EVENT) & (u16)0xFF00) == 0x0000) && ((EVENT) != 0x0000)) ||                                            (((((*(u32*)&(PERIPH)) == TIM6_BASE) || (((*(u32*)&(PERIPH)) == TIM7_BASE))))&&                                             (((EVENT) & (u16)0xFFFE) == 0x0000) && ((EVENT) != 0x0000)))
N
N/* TIM Update Source --------------------------------------------------------*/
N#define TIM_UpdateSource_Global            ((u16)0x0000)
N#define TIM_UpdateSource_Regular           ((u16)0x0001)
N
N#define IS_TIM_UPDATE_SOURCE(SOURCE) (((SOURCE) == TIM_UpdateSource_Global) || \
N                                      ((SOURCE) == TIM_UpdateSource_Regular))
X#define IS_TIM_UPDATE_SOURCE(SOURCE) (((SOURCE) == TIM_UpdateSource_Global) ||                                       ((SOURCE) == TIM_UpdateSource_Regular))
N
N/* TIM Ouput Compare Preload State ------------------------------------------*/
N#define TIM_OCPreload_Enable               ((u16)0x0008)
N#define TIM_OCPreload_Disable              ((u16)0x0000)
N
N#define IS_TIM_OCPRELOAD_STATE(STATE) (((STATE) == TIM_OCPreload_Enable) || \
N                                       ((STATE) == TIM_OCPreload_Disable))
X#define IS_TIM_OCPRELOAD_STATE(STATE) (((STATE) == TIM_OCPreload_Enable) ||                                        ((STATE) == TIM_OCPreload_Disable))
N
N/* TIM Ouput Compare Fast State ---------------------------------------------*/
N#define TIM_OCFast_Enable                  ((u16)0x0004)
N#define TIM_OCFast_Disable                 ((u16)0x0000)
N
N#define IS_TIM_OCFAST_STATE(STATE) (((STATE) == TIM_OCFast_Enable) || \
N                                    ((STATE) == TIM_OCFast_Disable))
X#define IS_TIM_OCFAST_STATE(STATE) (((STATE) == TIM_OCFast_Enable) ||                                     ((STATE) == TIM_OCFast_Disable))
N                                     
N/* TIM Ouput Compare Clear State --------------------------------------------*/
N#define TIM_OCClear_Enable                 ((u16)0x0080)
N#define TIM_OCClear_Disable                ((u16)0x0000)
N
N#define IS_TIM_OCCLEAR_STATE(STATE) (((STATE) == TIM_OCClear_Enable) || \
N                                     ((STATE) == TIM_OCClear_Disable))                                     
X#define IS_TIM_OCCLEAR_STATE(STATE) (((STATE) == TIM_OCClear_Enable) ||                                      ((STATE) == TIM_OCClear_Disable))                                     
N
N/* TIM Trigger Output Source ------------------------------------------------*/ 
N#define TIM_TRGOSource_Reset               ((u16)0x0000)
N#define TIM_TRGOSource_Enable              ((u16)0x0010)
N#define TIM_TRGOSource_Update              ((u16)0x0020)
N#define TIM_TRGOSource_OC1                 ((u16)0x0030)
N#define TIM_TRGOSource_OC1Ref              ((u16)0x0040)
N#define TIM_TRGOSource_OC2Ref              ((u16)0x0050)
N#define TIM_TRGOSource_OC3Ref              ((u16)0x0060)
N#define TIM_TRGOSource_OC4Ref              ((u16)0x0070)
N
N#define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGOSource_Reset) || \
N                                    ((SOURCE) == TIM_TRGOSource_Enable) || \
N                                    ((SOURCE) == TIM_TRGOSource_Update) || \
N                                    ((SOURCE) == TIM_TRGOSource_OC1) || \
N                                    ((SOURCE) == TIM_TRGOSource_OC1Ref) || \
N                                    ((SOURCE) == TIM_TRGOSource_OC2Ref) || \
N                                    ((SOURCE) == TIM_TRGOSource_OC3Ref) || \
N                                    ((SOURCE) == TIM_TRGOSource_OC4Ref))
X#define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGOSource_Reset) ||                                     ((SOURCE) == TIM_TRGOSource_Enable) ||                                     ((SOURCE) == TIM_TRGOSource_Update) ||                                     ((SOURCE) == TIM_TRGOSource_OC1) ||                                     ((SOURCE) == TIM_TRGOSource_OC1Ref) ||                                     ((SOURCE) == TIM_TRGOSource_OC2Ref) ||                                     ((SOURCE) == TIM_TRGOSource_OC3Ref) ||                                     ((SOURCE) == TIM_TRGOSource_OC4Ref))
N
N#define IS_TIM_PERIPH_TRGO(PERIPH, TRGO)  (((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||\
N                                           (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))|| \
N                                           (((*(u32*)&(PERIPH)) == TIM6_BASE))||(((*(u32*)&(PERIPH)) == TIM7_BASE))|| \
N                                           (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) && \
N                                           ((TRGO) == TIM_TRGOSource_Reset)) ||\
N                                           ((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||\
N                                           (((*(u32*)&(PERIPH)) == TIM6_BASE))||(((*(u32*)&(PERIPH)) == TIM7_BASE))|| \
N                                           (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))|| \
N                                           (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) && \
N                                           ((TRGO) == TIM_TRGOSource_Enable)) ||\
N                                           ((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||\
N                                           (((*(u32*)&(PERIPH)) == TIM6_BASE))||(((*(u32*)&(PERIPH)) == TIM7_BASE))|| \
N                                           (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))|| \
N                                           (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) && \
N                                           ((TRGO) == TIM_TRGOSource_Update)) ||\
N                                           ((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||\
N                                           (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))|| \
N                                           (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) && \
N                                           ((TRGO) == TIM_TRGOSource_OC1)) ||\
N                                           ((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||\
N                                           (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))|| \
N                                           (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) && \
N                                           ((TRGO) == TIM_TRGOSource_OC1Ref)) ||\
N                                           ((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||\
N                                           (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))|| \
N                                           (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) && \
N                                           ((TRGO) == TIM_TRGOSource_OC2Ref)) ||\
N                                           ((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||\
N                                           (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))|| \
N                                           (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) && \
N                                           ((TRGO) == TIM_TRGOSource_OC3Ref)) ||\
N                                           ((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||\
N                                           (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))|| \
N                                           (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) && \
N                                           ((TRGO) == TIM_TRGOSource_OC4Ref)))
X#define IS_TIM_PERIPH_TRGO(PERIPH, TRGO)  (((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||                                           (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM6_BASE))||(((*(u32*)&(PERIPH)) == TIM7_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) &&                                            ((TRGO) == TIM_TRGOSource_Reset)) ||                                           ((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||                                           (((*(u32*)&(PERIPH)) == TIM6_BASE))||(((*(u32*)&(PERIPH)) == TIM7_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) &&                                            ((TRGO) == TIM_TRGOSource_Enable)) ||                                           ((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||                                           (((*(u32*)&(PERIPH)) == TIM6_BASE))||(((*(u32*)&(PERIPH)) == TIM7_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) &&                                            ((TRGO) == TIM_TRGOSource_Update)) ||                                           ((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||                                           (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) &&                                            ((TRGO) == TIM_TRGOSource_OC1)) ||                                           ((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||                                           (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) &&                                            ((TRGO) == TIM_TRGOSource_OC1Ref)) ||                                           ((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||                                           (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) &&                                            ((TRGO) == TIM_TRGOSource_OC2Ref)) ||                                           ((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||                                           (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) &&                                            ((TRGO) == TIM_TRGOSource_OC3Ref)) ||                                           ((((*(u32*)&(PERIPH)) == TIM2_BASE)||(((*(u32*)&(PERIPH)) == TIM1_BASE))||                                           (((*(u32*)&(PERIPH)) == TIM3_BASE))||(((*(u32*)&(PERIPH)) == TIM4_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM5_BASE))||(((*(u32*)&(PERIPH)) == TIM8_BASE))) &&                                            ((TRGO) == TIM_TRGOSource_OC4Ref)))
N
N/* TIM Slave Mode ----------------------------------------------------------*/
N#define TIM_SlaveMode_Reset                ((u16)0x0004)
N#define TIM_SlaveMode_Gated                ((u16)0x0005)
N#define TIM_SlaveMode_Trigger              ((u16)0x0006)
N#define TIM_SlaveMode_External1            ((u16)0x0007)
N
N#define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SlaveMode_Reset) || \
N                                 ((MODE) == TIM_SlaveMode_Gated) || \
N                                 ((MODE) == TIM_SlaveMode_Trigger) || \
N                                 ((MODE) == TIM_SlaveMode_External1))
X#define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SlaveMode_Reset) ||                                  ((MODE) == TIM_SlaveMode_Gated) ||                                  ((MODE) == TIM_SlaveMode_Trigger) ||                                  ((MODE) == TIM_SlaveMode_External1))
N
N/* TIM Master Slave Mode ---------------------------------------------------*/
N#define TIM_MasterSlaveMode_Enable         ((u16)0x0080)
N#define TIM_MasterSlaveMode_Disable        ((u16)0x0000)
N
N#define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MasterSlaveMode_Enable) || \
N                                 ((STATE) == TIM_MasterSlaveMode_Disable))
X#define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MasterSlaveMode_Enable) ||                                  ((STATE) == TIM_MasterSlaveMode_Disable))
N
N/* TIM Flags ---------------------------------------------------------------*/
N#define TIM_FLAG_Update                    ((u16)0x0001)
N#define TIM_FLAG_CC1                       ((u16)0x0002)
N#define TIM_FLAG_CC2                       ((u16)0x0004)
N#define TIM_FLAG_CC3                       ((u16)0x0008)
N#define TIM_FLAG_CC4                       ((u16)0x0010)
N#define TIM_FLAG_COM                       ((u16)0x0020)
N#define TIM_FLAG_Trigger                   ((u16)0x0040)
N#define TIM_FLAG_Break                     ((u16)0x0080)
N#define TIM_FLAG_CC1OF                     ((u16)0x0200)
N#define TIM_FLAG_CC2OF                     ((u16)0x0400)
N#define TIM_FLAG_CC3OF                     ((u16)0x0800)
N#define TIM_FLAG_CC4OF                     ((u16)0x1000)
N
N#define IS_TIM_GET_FLAG(FLAG) (((FLAG) == TIM_FLAG_Update) || \
N                               ((FLAG) == TIM_FLAG_CC1) || \
N                               ((FLAG) == TIM_FLAG_CC2) || \
N                               ((FLAG) == TIM_FLAG_CC3) || \
N                               ((FLAG) == TIM_FLAG_CC4) || \
N                               ((FLAG) == TIM_FLAG_COM) || \
N                               ((FLAG) == TIM_FLAG_Trigger) || \
N                               ((FLAG) == TIM_FLAG_Break) || \
N                               ((FLAG) == TIM_FLAG_CC1OF) || \
N                               ((FLAG) == TIM_FLAG_CC2OF) || \
N                               ((FLAG) == TIM_FLAG_CC3OF) || \
N                               ((FLAG) == TIM_FLAG_CC4OF))
X#define IS_TIM_GET_FLAG(FLAG) (((FLAG) == TIM_FLAG_Update) ||                                ((FLAG) == TIM_FLAG_CC1) ||                                ((FLAG) == TIM_FLAG_CC2) ||                                ((FLAG) == TIM_FLAG_CC3) ||                                ((FLAG) == TIM_FLAG_CC4) ||                                ((FLAG) == TIM_FLAG_COM) ||                                ((FLAG) == TIM_FLAG_Trigger) ||                                ((FLAG) == TIM_FLAG_Break) ||                                ((FLAG) == TIM_FLAG_CC1OF) ||                                ((FLAG) == TIM_FLAG_CC2OF) ||                                ((FLAG) == TIM_FLAG_CC3OF) ||                                ((FLAG) == TIM_FLAG_CC4OF))
N
N#define IS_TIM_CLEAR_FLAG(PERIPH, TIM_FLAG) ((((((*(u32*)&(PERIPH)) == TIM2_BASE) || (((*(u32*)&(PERIPH)) == TIM3_BASE))||\
N                                            (((*(u32*)&(PERIPH)) == TIM4_BASE)) || (((*(u32*)&(PERIPH)) == TIM5_BASE))))&& \
N                                            (((TIM_FLAG) & (u16)0xE1A0) == 0x0000) && ((TIM_FLAG) != 0x0000)) ||\
N                                            (((((*(u32*)&(PERIPH)) == TIM1_BASE) || (((*(u32*)&(PERIPH)) == TIM8_BASE))))&& \
N                                            (((TIM_FLAG) & (u16)0xE100) == 0x0000) && ((TIM_FLAG) != 0x0000)) ||\
N                                            (((((*(u32*)&(PERIPH)) == TIM6_BASE) || (((*(u32*)&(PERIPH)) == TIM7_BASE))))&& \
N                                            (((TIM_FLAG) & (u16)0xFFFE) == 0x0000) && ((TIM_FLAG) != 0x0000)))
X#define IS_TIM_CLEAR_FLAG(PERIPH, TIM_FLAG) ((((((*(u32*)&(PERIPH)) == TIM2_BASE) || (((*(u32*)&(PERIPH)) == TIM3_BASE))||                                            (((*(u32*)&(PERIPH)) == TIM4_BASE)) || (((*(u32*)&(PERIPH)) == TIM5_BASE))))&&                                             (((TIM_FLAG) & (u16)0xE1A0) == 0x0000) && ((TIM_FLAG) != 0x0000)) ||                                            (((((*(u32*)&(PERIPH)) == TIM1_BASE) || (((*(u32*)&(PERIPH)) == TIM8_BASE))))&&                                             (((TIM_FLAG) & (u16)0xE100) == 0x0000) && ((TIM_FLAG) != 0x0000)) ||                                            (((((*(u32*)&(PERIPH)) == TIM6_BASE) || (((*(u32*)&(PERIPH)) == TIM7_BASE))))&&                                             (((TIM_FLAG) & (u16)0xFFFE) == 0x0000) && ((TIM_FLAG) != 0x0000)))
N
N#define IS_TIM_PERIPH_FLAG(PERIPH, TIM_FLAG)  (((((*(u32*)&(PERIPH))==TIM2_BASE) || ((*(u32*)&(PERIPH)) == TIM3_BASE) ||\
N                                                 ((*(u32*)&(PERIPH)) == TIM4_BASE) || ((*(u32*)&(PERIPH))==TIM5_BASE) || \
N                                                 ((*(u32*)&(PERIPH))==TIM1_BASE) || ((*(u32*)&(PERIPH))==TIM8_BASE)) &&\
N                                                 (((TIM_FLAG) == TIM_FLAG_CC1) || ((TIM_FLAG) == TIM_FLAG_CC2) ||\
N                                                 ((TIM_FLAG) == TIM_FLAG_CC3) || ((TIM_FLAG) == TIM_FLAG_CC4) || \
N                                                 ((TIM_FLAG) == TIM_FLAG_Trigger))) ||\
N                                                 ((((*(u32*)&(PERIPH))==TIM2_BASE) || ((*(u32*)&(PERIPH)) == TIM3_BASE) || \
N                                                 ((*(u32*)&(PERIPH)) == TIM4_BASE) || ((*(u32*)&(PERIPH))==TIM5_BASE) ||\
N                                                 ((*(u32*)&(PERIPH))==TIM1_BASE)|| ((*(u32*)&(PERIPH))==TIM8_BASE) || \
N                                                 ((*(u32*)&(PERIPH))==TIM7_BASE) || ((*(u32*)&(PERIPH))==TIM6_BASE)) && \
N                                                 (((TIM_FLAG) == TIM_FLAG_Update))) ||\
N                                                 ((((*(u32*)&(PERIPH))==TIM1_BASE) || ((*(u32*)&(PERIPH)) == TIM8_BASE)) &&\
N                                                 (((TIM_FLAG) == TIM_FLAG_COM) || ((TIM_FLAG) == TIM_FLAG_Break))) ||\
N                                                 ((((*(u32*)&(PERIPH))==TIM2_BASE) || ((*(u32*)&(PERIPH)) == TIM3_BASE) || \
N                                                 ((*(u32*)&(PERIPH)) == TIM4_BASE) || ((*(u32*)&(PERIPH))==TIM5_BASE) || \
N                                                 ((*(u32*)&(PERIPH))==TIM1_BASE) || ((*(u32*)&(PERIPH))==TIM8_BASE)) &&\
N                                                 (((TIM_FLAG) == TIM_FLAG_CC1OF) || ((TIM_FLAG) == TIM_FLAG_CC2OF) ||\
N                                                 ((TIM_FLAG) == TIM_FLAG_CC3OF) || ((TIM_FLAG) == TIM_FLAG_CC4OF))))             
X#define IS_TIM_PERIPH_FLAG(PERIPH, TIM_FLAG)  (((((*(u32*)&(PERIPH))==TIM2_BASE) || ((*(u32*)&(PERIPH)) == TIM3_BASE) ||                                                 ((*(u32*)&(PERIPH)) == TIM4_BASE) || ((*(u32*)&(PERIPH))==TIM5_BASE) ||                                                  ((*(u32*)&(PERIPH))==TIM1_BASE) || ((*(u32*)&(PERIPH))==TIM8_BASE)) &&                                                 (((TIM_FLAG) == TIM_FLAG_CC1) || ((TIM_FLAG) == TIM_FLAG_CC2) ||                                                 ((TIM_FLAG) == TIM_FLAG_CC3) || ((TIM_FLAG) == TIM_FLAG_CC4) ||                                                  ((TIM_FLAG) == TIM_FLAG_Trigger))) ||                                                 ((((*(u32*)&(PERIPH))==TIM2_BASE) || ((*(u32*)&(PERIPH)) == TIM3_BASE) ||                                                  ((*(u32*)&(PERIPH)) == TIM4_BASE) || ((*(u32*)&(PERIPH))==TIM5_BASE) ||                                                 ((*(u32*)&(PERIPH))==TIM1_BASE)|| ((*(u32*)&(PERIPH))==TIM8_BASE) ||                                                  ((*(u32*)&(PERIPH))==TIM7_BASE) || ((*(u32*)&(PERIPH))==TIM6_BASE)) &&                                                  (((TIM_FLAG) == TIM_FLAG_Update))) ||                                                 ((((*(u32*)&(PERIPH))==TIM1_BASE) || ((*(u32*)&(PERIPH)) == TIM8_BASE)) &&                                                 (((TIM_FLAG) == TIM_FLAG_COM) || ((TIM_FLAG) == TIM_FLAG_Break))) ||                                                 ((((*(u32*)&(PERIPH))==TIM2_BASE) || ((*(u32*)&(PERIPH)) == TIM3_BASE) ||                                                  ((*(u32*)&(PERIPH)) == TIM4_BASE) || ((*(u32*)&(PERIPH))==TIM5_BASE) ||                                                  ((*(u32*)&(PERIPH))==TIM1_BASE) || ((*(u32*)&(PERIPH))==TIM8_BASE)) &&                                                 (((TIM_FLAG) == TIM_FLAG_CC1OF) || ((TIM_FLAG) == TIM_FLAG_CC2OF) ||                                                 ((TIM_FLAG) == TIM_FLAG_CC3OF) || ((TIM_FLAG) == TIM_FLAG_CC4OF))))             
N                                                                                            
N/* TIM Input Capture Filer Value ---------------------------------------------*/
N#define IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0xF) 
N
N/* TIM External Trigger Filter -----------------------------------------------*/
N#define IS_TIM_EXT_FILTER(EXTFILTER) ((EXTFILTER) <= 0xF)                              
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions --------------------------------------------------------*/
N
Nvoid TIM_DeInit(TIM_TypeDef* TIMx);
Nvoid TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct);
Nvoid TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct);
Nvoid TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct);
Nvoid TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct);
Nvoid TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct);
Nvoid TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct);
Nvoid TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct);
Nvoid TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct);
Nvoid TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct);
Nvoid TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct);
Nvoid TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct);
Nvoid TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct);
Nvoid TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState);
Nvoid TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState);
Nvoid TIM_ITConfig(TIM_TypeDef* TIMx, u16 TIM_IT, FunctionalState NewState);
Nvoid TIM_GenerateEvent(TIM_TypeDef* TIMx, u16 TIM_EventSource);
Nvoid TIM_DMAConfig(TIM_TypeDef* TIMx, u16 TIM_DMABase, u16 TIM_DMABurstLength);
Nvoid TIM_DMACmd(TIM_TypeDef* TIMx, u16 TIM_DMASource, FunctionalState NewState);
Nvoid TIM_InternalClockConfig(TIM_TypeDef* TIMx);
Nvoid TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_InputTriggerSource);
Nvoid TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
N                                u16 TIM_ICPolarity, u16 ICFilter);                                
Nvoid TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
N                             u16 ExtTRGFilter);
Nvoid TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, 
N                             u16 TIM_ExtTRGPolarity, u16 ExtTRGFilter);
Nvoid TIM_ETRConfig(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
N                   u16 ExtTRGFilter);
Nvoid TIM_PrescalerConfig(TIM_TypeDef* TIMx, u16 Prescaler, u16 TIM_PSCReloadMode);
Nvoid TIM_CounterModeConfig(TIM_TypeDef* TIMx, u16 TIM_CounterMode);
Nvoid TIM_SelectInputTrigger(TIM_TypeDef* TIMx, u16 TIM_InputTriggerSource);
Nvoid TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
N                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity);
Nvoid TIM_ForcedOC1Config(TIM_TypeDef* TIMx, u16 TIM_ForcedAction);
Nvoid TIM_ForcedOC2Config(TIM_TypeDef* TIMx, u16 TIM_ForcedAction);
Nvoid TIM_ForcedOC3Config(TIM_TypeDef* TIMx, u16 TIM_ForcedAction);
Nvoid TIM_ForcedOC4Config(TIM_TypeDef* TIMx, u16 TIM_ForcedAction);
Nvoid TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState);
Nvoid TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState);
Nvoid TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState);
Nvoid TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState);
Nvoid TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, u16 TIM_OCPreload);
Nvoid TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, u16 TIM_OCPreload);
Nvoid TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, u16 TIM_OCPreload);
Nvoid TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, u16 TIM_OCPreload);
Nvoid TIM_OC1FastConfig(TIM_TypeDef* TIMx, u16 TIM_OCFast);
Nvoid TIM_OC2FastConfig(TIM_TypeDef* TIMx, u16 TIM_OCFast);
Nvoid TIM_OC3FastConfig(TIM_TypeDef* TIMx, u16 TIM_OCFast);
Nvoid TIM_OC4FastConfig(TIM_TypeDef* TIMx, u16 TIM_OCFast);
Nvoid TIM_ClearOC1Ref(TIM_TypeDef* TIMx, u16 TIM_OCClear);
Nvoid TIM_ClearOC2Ref(TIM_TypeDef* TIMx, u16 TIM_OCClear);
Nvoid TIM_ClearOC3Ref(TIM_TypeDef* TIMx, u16 TIM_OCClear);
Nvoid TIM_ClearOC4Ref(TIM_TypeDef* TIMx, u16 TIM_OCClear);
Nvoid TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCPolarity);
Nvoid TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCNPolarity);
Nvoid TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCPolarity);
Nvoid TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCNPolarity);
Nvoid TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCPolarity);
Nvoid TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCNPolarity);
Nvoid TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCPolarity);
Nvoid TIM_CCxCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCx);
Nvoid TIM_CCxNCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCxN);
Nvoid TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode);
Nvoid TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState);
Nvoid TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, u16 TIM_UpdateSource);
Nvoid TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState);
Nvoid TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, u16 TIM_OPMode);
Nvoid TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, u16 TIM_TRGOSource);
Nvoid TIM_SelectSlaveMode(TIM_TypeDef* TIMx, u16 TIM_SlaveMode);
Nvoid TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, u16 TIM_MasterSlaveMode);
Nvoid TIM_SetCounter(TIM_TypeDef* TIMx, u16 Counter);
Nvoid TIM_SetAutoreload(TIM_TypeDef* TIMx, u16 Autoreload);
Nvoid TIM_SetCompare1(TIM_TypeDef* TIMx, u16 Compare1);
Nvoid TIM_SetCompare2(TIM_TypeDef* TIMx, u16 Compare2);
Nvoid TIM_SetCompare3(TIM_TypeDef* TIMx, u16 Compare3);
Nvoid TIM_SetCompare4(TIM_TypeDef* TIMx, u16 Compare4);
Nvoid TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, u16 TIM_ICPSC);
Nvoid TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, u16 TIM_ICPSC);
Nvoid TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, u16 TIM_ICPSC);
Nvoid TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, u16 TIM_ICPSC);
Nvoid TIM_SetClockDivision(TIM_TypeDef* TIMx, u16 TIM_CKD);
Nu16 TIM_GetCapture1(TIM_TypeDef* TIMx);
Nu16 TIM_GetCapture2(TIM_TypeDef* TIMx);
Nu16 TIM_GetCapture3(TIM_TypeDef* TIMx);
Nu16 TIM_GetCapture4(TIM_TypeDef* TIMx);
Nu16 TIM_GetCounter(TIM_TypeDef* TIMx);
Nu16 TIM_GetPrescaler(TIM_TypeDef* TIMx);
NFlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, u16 TIM_FLAG);
Nvoid TIM_ClearFlag(TIM_TypeDef* TIMx, u16 TIM_FLAG);
NITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, u16 TIM_IT);
Nvoid TIM_ClearITPendingBit(TIM_TypeDef* TIMx, u16 TIM_IT);
N                                                                                                             
N#endif /*__STM32F10x_TIM_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
N
N
N
N
N
N
N
N
L 106 "..\include\stm32f10x_lib.h" 2
N#endif /*_TIM */
N
N#ifdef _USART
N  #include "stm32f10x_usart.h"
L 1 "..\include\stm32f10x_usart.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_usart.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      USART firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_USART_H
N#define __STM32F10x_USART_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* USART Init Structure definition */
Ntypedef struct
N{
N  u32 USART_BaudRate;
N  u16 USART_WordLength;
N  u16 USART_StopBits;
N  u16 USART_Parity;
N  u16 USART_Mode;
N  u16 USART_HardwareFlowControl;  
N} USART_InitTypeDef;
N
N/* USART Clock Init Structure definition */
Ntypedef struct
N{
N  u16 USART_Clock;
N  u16 USART_CPOL;
N  u16 USART_CPHA;
N  u16 USART_LastBit;
N} USART_ClockInitTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N#define IS_USART_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == USART1_BASE) || \
N                                     ((*(u32*)&(PERIPH)) == USART2_BASE) || \
N                                     ((*(u32*)&(PERIPH)) == USART3_BASE) || \
N                                     ((*(u32*)&(PERIPH)) == UART4_BASE) || \
N                                     ((*(u32*)&(PERIPH)) == UART5_BASE))
X#define IS_USART_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == USART1_BASE) ||                                      ((*(u32*)&(PERIPH)) == USART2_BASE) ||                                      ((*(u32*)&(PERIPH)) == USART3_BASE) ||                                      ((*(u32*)&(PERIPH)) == UART4_BASE) ||                                      ((*(u32*)&(PERIPH)) == UART5_BASE))
N
N#define IS_USART_123_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == USART1_BASE) || \
N                                     ((*(u32*)&(PERIPH)) == USART2_BASE) || \
N                                     ((*(u32*)&(PERIPH)) == USART3_BASE))
X#define IS_USART_123_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == USART1_BASE) ||                                      ((*(u32*)&(PERIPH)) == USART2_BASE) ||                                      ((*(u32*)&(PERIPH)) == USART3_BASE))
N
N#define IS_USART_1234_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == USART1_BASE) || \
N                                      ((*(u32*)&(PERIPH)) == USART2_BASE) || \
N                                      ((*(u32*)&(PERIPH)) == USART3_BASE) || \
N                                      ((*(u32*)&(PERIPH)) == UART4_BASE))
X#define IS_USART_1234_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == USART1_BASE) ||                                       ((*(u32*)&(PERIPH)) == USART2_BASE) ||                                       ((*(u32*)&(PERIPH)) == USART3_BASE) ||                                       ((*(u32*)&(PERIPH)) == UART4_BASE))
N
N/* USART Word Length ---------------------------------------------------------*/
N#define USART_WordLength_8b                  ((u16)0x0000)
N#define USART_WordLength_9b                  ((u16)0x1000)
N                                    
N#define IS_USART_WORD_LENGTH(LENGTH) (((LENGTH) == USART_WordLength_8b) || \
N                                      ((LENGTH) == USART_WordLength_9b))
X#define IS_USART_WORD_LENGTH(LENGTH) (((LENGTH) == USART_WordLength_8b) ||                                       ((LENGTH) == USART_WordLength_9b))
N
N/* USART Stop Bits -----------------------------------------------------------*/
N#define USART_StopBits_1                     ((u16)0x0000)
N#define USART_StopBits_0_5                   ((u16)0x1000)
N#define USART_StopBits_2                     ((u16)0x2000)
N#define USART_StopBits_1_5                   ((u16)0x3000)
N
N#define IS_USART_STOPBITS(STOPBITS) (((STOPBITS) == USART_StopBits_1) || \
N                                     ((STOPBITS) == USART_StopBits_0_5) || \
N                                     ((STOPBITS) == USART_StopBits_2) || \
N                                     ((STOPBITS) == USART_StopBits_1_5))
X#define IS_USART_STOPBITS(STOPBITS) (((STOPBITS) == USART_StopBits_1) ||                                      ((STOPBITS) == USART_StopBits_0_5) ||                                      ((STOPBITS) == USART_StopBits_2) ||                                      ((STOPBITS) == USART_StopBits_1_5))
N/* USART Parity --------------------------------------------------------------*/
N#define USART_Parity_No                      ((u16)0x0000)
N#define USART_Parity_Even                    ((u16)0x0400)
N#define USART_Parity_Odd                     ((u16)0x0600) 
N
N#define IS_USART_PARITY(PARITY) (((PARITY) == USART_Parity_No) || \
N                                 ((PARITY) == USART_Parity_Even) || \
N                                 ((PARITY) == USART_Parity_Odd))
X#define IS_USART_PARITY(PARITY) (((PARITY) == USART_Parity_No) ||                                  ((PARITY) == USART_Parity_Even) ||                                  ((PARITY) == USART_Parity_Odd))
N
N/* USART Mode ----------------------------------------------------------------*/
N#define USART_Mode_Rx                        ((u16)0x0004)
N#define USART_Mode_Tx                        ((u16)0x0008)
N
N#define IS_USART_MODE(MODE) ((((MODE) & (u16)0xFFF3) == 0x00) && ((MODE) != (u16)0x00))
N
N/* USART Hardware Flow Control -----------------------------------------------*/
N#define USART_HardwareFlowControl_None       ((u16)0x0000)
N#define USART_HardwareFlowControl_RTS        ((u16)0x0100)
N#define USART_HardwareFlowControl_CTS        ((u16)0x0200)
N#define USART_HardwareFlowControl_RTS_CTS    ((u16)0x0300)
N
N#define IS_USART_HARDWARE_FLOW_CONTROL(CONTROL)\
N                              (((CONTROL) == USART_HardwareFlowControl_None) || \
N                               ((CONTROL) == USART_HardwareFlowControl_RTS) || \
N                               ((CONTROL) == USART_HardwareFlowControl_CTS) || \
N                               ((CONTROL) == USART_HardwareFlowControl_RTS_CTS))
X#define IS_USART_HARDWARE_FLOW_CONTROL(CONTROL)                              (((CONTROL) == USART_HardwareFlowControl_None) ||                                ((CONTROL) == USART_HardwareFlowControl_RTS) ||                                ((CONTROL) == USART_HardwareFlowControl_CTS) ||                                ((CONTROL) == USART_HardwareFlowControl_RTS_CTS))
N
N#define IS_USART_PERIPH_HFC(PERIPH, HFC) ((((*(u32*)&(PERIPH)) != UART4_BASE) && \
N                                          ((*(u32*)&(PERIPH)) != UART5_BASE)) \
N                                          || ((HFC) == USART_HardwareFlowControl_None))                                
X#define IS_USART_PERIPH_HFC(PERIPH, HFC) ((((*(u32*)&(PERIPH)) != UART4_BASE) &&                                           ((*(u32*)&(PERIPH)) != UART5_BASE))                                           || ((HFC) == USART_HardwareFlowControl_None))                                
N
N/* USART Clock ---------------------------------------------------------------*/
N#define USART_Clock_Disable                  ((u16)0x0000)
N#define USART_Clock_Enable                   ((u16)0x0800)
N
N#define IS_USART_CLOCK(CLOCK) (((CLOCK) == USART_Clock_Disable) || \
N                               ((CLOCK) == USART_Clock_Enable))
X#define IS_USART_CLOCK(CLOCK) (((CLOCK) == USART_Clock_Disable) ||                                ((CLOCK) == USART_Clock_Enable))
N
N/* USART Clock Polarity ------------------------------------------------------*/
N#define USART_CPOL_Low                       ((u16)0x0000)
N#define USART_CPOL_High                      ((u16)0x0400)
N
N#define IS_USART_CPOL(CPOL) (((CPOL) == USART_CPOL_Low) || ((CPOL) == USART_CPOL_High))
N                               
N/* USART Clock Phase ---------------------------------------------------------*/
N#define USART_CPHA_1Edge                     ((u16)0x0000)
N#define USART_CPHA_2Edge                     ((u16)0x0200)
N#define IS_USART_CPHA(CPHA) (((CPHA) == USART_CPHA_1Edge) || ((CPHA) == USART_CPHA_2Edge))
N
N/* USART Last Bit ------------------------------------------------------------*/
N#define USART_LastBit_Disable                ((u16)0x0000)
N#define USART_LastBit_Enable                 ((u16)0x0100)
N
N#define IS_USART_LASTBIT(LASTBIT) (((LASTBIT) == USART_LastBit_Disable) || \
N                                   ((LASTBIT) == USART_LastBit_Enable))
X#define IS_USART_LASTBIT(LASTBIT) (((LASTBIT) == USART_LastBit_Disable) ||                                    ((LASTBIT) == USART_LastBit_Enable))
N
N/* USART Interrupt definition ------------------------------------------------*/
N#define USART_IT_PE                          ((u16)0x0028)
N#define USART_IT_TXE                         ((u16)0x0727)
N#define USART_IT_TC                          ((u16)0x0626)
N#define USART_IT_RXNE                        ((u16)0x0525)
N#define USART_IT_IDLE                        ((u16)0x0424)
N#define USART_IT_LBD                         ((u16)0x0846)
N#define USART_IT_CTS                         ((u16)0x096A)
N#define USART_IT_ERR                         ((u16)0x0060)
N#define USART_IT_ORE                         ((u16)0x0360)
N#define USART_IT_NE                          ((u16)0x0260)
N#define USART_IT_FE                          ((u16)0x0160)
N
N#define IS_USART_CONFIG_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || \
N                               ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \
N                               ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || \
N                               ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ERR))
X#define IS_USART_CONFIG_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) ||                                ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) ||                                ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) ||                                ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ERR))
N
N#define IS_USART_GET_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || \
N                            ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \
N                            ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || \
N                            ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ORE) || \
N                            ((IT) == USART_IT_NE) || ((IT) == USART_IT_FE))
X#define IS_USART_GET_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) ||                             ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) ||                             ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) ||                             ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ORE) ||                             ((IT) == USART_IT_NE) || ((IT) == USART_IT_FE))
N
N#define IS_USART_CLEAR_IT(IT) (((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \
N                               ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS))
X#define IS_USART_CLEAR_IT(IT) (((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) ||                                ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS))
N
N#define IS_USART_PERIPH_IT(PERIPH, USART_IT) ((((*(u32*)&(PERIPH)) != UART4_BASE) && \
N                                              ((*(u32*)&(PERIPH)) != UART5_BASE)) \
N                                              || ((USART_IT) != USART_IT_CTS))                                                                           
X#define IS_USART_PERIPH_IT(PERIPH, USART_IT) ((((*(u32*)&(PERIPH)) != UART4_BASE) &&                                               ((*(u32*)&(PERIPH)) != UART5_BASE))                                               || ((USART_IT) != USART_IT_CTS))                                                                           
N
N/* USART DMA Requests --------------------------------------------------------*/
N#define USART_DMAReq_Tx                      ((u16)0x0080)
N#define USART_DMAReq_Rx                      ((u16)0x0040)
N
N#define IS_USART_DMAREQ(DMAREQ) ((((DMAREQ) & (u16)0xFF3F) == 0x00) && ((DMAREQ) != (u16)0x00))
N
N/* USART WakeUp methods ------------------------------------------------------*/
N#define USART_WakeUp_IdleLine                ((u16)0x0000)
N#define USART_WakeUp_AddressMark             ((u16)0x0800)
N
N#define IS_USART_WAKEUP(WAKEUP) (((WAKEUP) == USART_WakeUp_IdleLine) || \
N                                 ((WAKEUP) == USART_WakeUp_AddressMark))
X#define IS_USART_WAKEUP(WAKEUP) (((WAKEUP) == USART_WakeUp_IdleLine) ||                                  ((WAKEUP) == USART_WakeUp_AddressMark))
N
N/* USART LIN Break Detection Length ------------------------------------------*/
N#define USART_LINBreakDetectLength_10b      ((u16)0x0000)
N#define USART_LINBreakDetectLength_11b      ((u16)0x0020)
N
N#define IS_USART_LIN_BREAK_DETECT_LENGTH(LENGTH) \
N                               (((LENGTH) == USART_LINBreakDetectLength_10b) || \
N                                ((LENGTH) == USART_LINBreakDetectLength_11b))
X#define IS_USART_LIN_BREAK_DETECT_LENGTH(LENGTH)                                (((LENGTH) == USART_LINBreakDetectLength_10b) ||                                 ((LENGTH) == USART_LINBreakDetectLength_11b))
N
N/* USART IrDA Low Power ------------------------------------------------------*/
N#define USART_IrDAMode_LowPower              ((u16)0x0004)
N#define USART_IrDAMode_Normal                ((u16)0x0000)
N
N#define IS_USART_IRDA_MODE(MODE) (((MODE) == USART_IrDAMode_LowPower) || \
N                                  ((MODE) == USART_IrDAMode_Normal))
X#define IS_USART_IRDA_MODE(MODE) (((MODE) == USART_IrDAMode_LowPower) ||                                   ((MODE) == USART_IrDAMode_Normal))
N
N/* USART Flags ---------------------------------------------------------------*/
N#define USART_FLAG_CTS                       ((u16)0x0200)
N#define USART_FLAG_LBD                       ((u16)0x0100)
N#define USART_FLAG_TXE                       ((u16)0x0080)
N#define USART_FLAG_TC                        ((u16)0x0040)
N#define USART_FLAG_RXNE                      ((u16)0x0020)
N#define USART_FLAG_IDLE                      ((u16)0x0010)
N#define USART_FLAG_ORE                       ((u16)0x0008)
N#define USART_FLAG_NE                        ((u16)0x0004)
N#define USART_FLAG_FE                        ((u16)0x0002)
N#define USART_FLAG_PE                        ((u16)0x0001)
N
N#define IS_USART_FLAG(FLAG) (((FLAG) == USART_FLAG_PE) || ((FLAG) == USART_FLAG_TXE) || \
N                             ((FLAG) == USART_FLAG_TC) || ((FLAG) == USART_FLAG_RXNE) || \
N                             ((FLAG) == USART_FLAG_IDLE) || ((FLAG) == USART_FLAG_LBD) || \
N                             ((FLAG) == USART_FLAG_CTS) || ((FLAG) == USART_FLAG_ORE) || \
N                             ((FLAG) == USART_FLAG_NE) || ((FLAG) == USART_FLAG_FE))
X#define IS_USART_FLAG(FLAG) (((FLAG) == USART_FLAG_PE) || ((FLAG) == USART_FLAG_TXE) ||                              ((FLAG) == USART_FLAG_TC) || ((FLAG) == USART_FLAG_RXNE) ||                              ((FLAG) == USART_FLAG_IDLE) || ((FLAG) == USART_FLAG_LBD) ||                              ((FLAG) == USART_FLAG_CTS) || ((FLAG) == USART_FLAG_ORE) ||                              ((FLAG) == USART_FLAG_NE) || ((FLAG) == USART_FLAG_FE))
N                              
N#define IS_USART_CLEAR_FLAG(FLAG) ((((FLAG) & (u16)0xFC9F) == 0x00) && ((FLAG) != (u16)0x00))
N
N#define IS_USART_PERIPH_FLAG(PERIPH, USART_FLAG) ((((*(u32*)&(PERIPH)) != UART4_BASE) &&\
N                                                  ((*(u32*)&(PERIPH)) != UART5_BASE)) \
N                                                  || ((USART_FLAG) != USART_FLAG_CTS)) 
X#define IS_USART_PERIPH_FLAG(PERIPH, USART_FLAG) ((((*(u32*)&(PERIPH)) != UART4_BASE) &&                                                  ((*(u32*)&(PERIPH)) != UART5_BASE))                                                   || ((USART_FLAG) != USART_FLAG_CTS)) 
N
N#define IS_USART_BAUDRATE(BAUDRATE) (((BAUDRATE) > 0) && ((BAUDRATE) < 0x0044AA21))
N#define IS_USART_ADDRESS(ADDRESS) ((ADDRESS) <= 0xF)
N#define IS_USART_DATA(DATA) ((DATA) <= 0x1FF)
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid USART_DeInit(USART_TypeDef* USARTx);
Nvoid USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct);
Nvoid USART_StructInit(USART_InitTypeDef* USART_InitStruct);
Nvoid USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct);
Nvoid USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct);
Nvoid USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState);
Nvoid USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState);
Nvoid USART_DMACmd(USART_TypeDef* USARTx, u16 USART_DMAReq, FunctionalState NewState);
Nvoid USART_SetAddress(USART_TypeDef* USARTx, u8 USART_Address);
Nvoid USART_WakeUpConfig(USART_TypeDef* USARTx, u16 USART_WakeUp);
Nvoid USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState);
Nvoid USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, u16 USART_LINBreakDetectLength);
Nvoid USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState);
Nvoid USART_SendData(USART_TypeDef* USARTx, u16 Data);
Nu16 USART_ReceiveData(USART_TypeDef* USARTx);
Nvoid USART_SendBreak(USART_TypeDef* USARTx);
Nvoid USART_SetGuardTime(USART_TypeDef* USARTx, u8 USART_GuardTime);
Nvoid USART_SetPrescaler(USART_TypeDef* USARTx, u8 USART_Prescaler);
Nvoid USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState);
Nvoid USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState);
Nvoid USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState);
Nvoid USART_IrDAConfig(USART_TypeDef* USARTx, u16 USART_IrDAMode);
Nvoid USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState);
NFlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, u16 USART_FLAG);
Nvoid USART_ClearFlag(USART_TypeDef* USARTx, u16 USART_FLAG);
NITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT);
Nvoid USART_ClearITPendingBit(USART_TypeDef* USARTx, u16 USART_IT);
N
N#endif /* __STM32F10x_USART_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 110 "..\include\stm32f10x_lib.h" 2
N#endif /*_USART */
N
N#ifdef _WWDG
N  #include "stm32f10x_wwdg.h"
L 1 "..\include\stm32f10x_wwdg.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_wwdg.h
N* Author             : MCD Application Team
N* Version            : V2.0.3
N* Date               : 09/22/2008
N* Description        : This file contains all the functions prototypes for the
N*                      WWDG firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_WWDG_H
N#define __STM32F10x_WWDG_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/* WWDG Prescaler */
N#define WWDG_Prescaler_1    ((u32)0x00000000)
N#define WWDG_Prescaler_2    ((u32)0x00000080)
N#define WWDG_Prescaler_4    ((u32)0x00000100)
N#define WWDG_Prescaler_8    ((u32)0x00000180)
N
N#define IS_WWDG_PRESCALER(PRESCALER) (((PRESCALER) == WWDG_Prescaler_1) || \
N                                      ((PRESCALER) == WWDG_Prescaler_2) || \
N                                      ((PRESCALER) == WWDG_Prescaler_4) || \
N                                      ((PRESCALER) == WWDG_Prescaler_8))
X#define IS_WWDG_PRESCALER(PRESCALER) (((PRESCALER) == WWDG_Prescaler_1) ||                                       ((PRESCALER) == WWDG_Prescaler_2) ||                                       ((PRESCALER) == WWDG_Prescaler_4) ||                                       ((PRESCALER) == WWDG_Prescaler_8))
N
N#define IS_WWDG_WINDOW_VALUE(VALUE) ((VALUE) <= 0x7F)
N
N#define IS_WWDG_COUNTER(COUNTER) (((COUNTER) >= 0x40) && ((COUNTER) <= 0x7F))
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid WWDG_DeInit(void);
Nvoid WWDG_SetPrescaler(u32 WWDG_Prescaler);
Nvoid WWDG_SetWindowValue(u8 WindowValue);
Nvoid WWDG_EnableIT(void);
Nvoid WWDG_SetCounter(u8 Counter);
Nvoid WWDG_Enable(u8 Counter);
NFlagStatus WWDG_GetFlagStatus(void);
Nvoid WWDG_ClearFlag(void);
N
N#endif /* __STM32F10x_WWDG_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 114 "..\include\stm32f10x_lib.h" 2
N#endif /*_WWDG */
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid debug(void);
N
N#endif /* __STM32F10x_LIB_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 8 "..\include\lcd_func.h" 2
N//#include "platform_config.h"
N
N								  
N//ErrorStatus HSEStartUpStatus;
N
N#define en 		GPIO_Pin_8
N#define rs      GPIO_Pin_9
N#define rw		GPIO_Pin_10
N 
N/* Private function prototypes -----------------------------------------------*/
Nvoid init_lcd(void);
N
Nvoid delay(int d);
Nvoid en1(void);
Nvoid write_com(unsigned char c);
Nvoid write_data(unsigned char c);
Nvoid init_lcd(void);
Nvoid print(char line, char *str);
Nvoid prline1(char x, char w) ;
Nvoid prline2(char x, char w) ;
N
Nvoid clear(void);
Nvoid home(void);
Nvoid setCursor(char index);
Nvoid shiftDisplayLeft(void);
Nvoid shiftDisplayRight(void);
N
Nvoid pf4h(unsigned int value);
Nchar tohex(unsigned char value);
N
N#endif /* __LCD_FUNC_H */
N
L 2 "..\source\lcd_func.c" 2
N
N#define init1 0x38
N#define init2 0x0E
N#define init3 0x06
N#define init4 0x80
N#define clr   0x01
N
N#define right 0x1C
N#define left  0x18
N#define hm    0x02
N
N/* Private functions ---------------------------------------------------------*/
Nvoid init_lcd(void) /* LCD 8 bit sl */
N{
N
N    //GPIO_ResetBits(GPIOC, en);       /* EN HCq */
N    //write_com(0x38);  /* 8 bit I/OAC      */
N    //write_com(0x0e);  /* X{A{{         */
N    //write_com(0x06);  /* CVkA */
N    //write_com(0x01);  /* M LCD           */
N    //write_com(0x80);
N
N    delay(100);
N    // initiatize lcd after a short pause
N    // needed by the LCDs controller
N    write_com(init1);  
X    write_com(0x38);  
N                         
N    delay(64);                      
N    write_com(init1);  
X    write_com(0x38);  
N                         
N    delay(50);                      
N    write_com(init1);  
X    write_com(0x38);  
N 
N    delay(50);                     
N 
N    write_com(init2);  // display control:
X    write_com(0x0E);  
N                         // turn display on, cursor on, no blinking
N    delay(20);                      
N    write_com(init3);  // entry mode set: 06
X    write_com(0x06);  
N                         // increment automatically, display shift, right shift
N    delay(20);                      
N                       
N    write_com(clr);  // clear display, set cursor position to zero  
X    write_com(0x01);  
N    delay(100);                      
N    write_com(init4);
X    write_com(0x80);
N                        
N    delay(20);
N
N
N}
N
N
N
N
N/*----------------------------------*/
Nvoid delay(int d) //u{ 
N{
N   int i, j;
N    for(i = 0; i < d; i++)
N       for(j = 0; j < 200; j++)  ;
N}
N
N/*--------------------*/
Nvoid en1(void) /* LCD PH */
N{    
N      GPIO_SetBits(GPIOC, en); delay(1);
X      GPIO_SetBits(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)), ((u16)0x0100)); delay(1);
N      GPIO_ResetBits(GPIOC,en);
X      GPIO_ResetBits(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)),((u16)0x0100));
N}
N
Nvoid write_com(unsigned char c)/* gJOs */
N{
N    //GPIO_Write(GPIOC,c);
N    //GPIO_ResetBits(GPIOC,rs);
N    //en1();  
N
N    GPIO_Write(GPIOC, c);
X    GPIO_Write(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)), c);
N    GPIO_ResetBits(GPIOC, rs);
X    GPIO_ResetBits(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)), ((u16)0x0200));
N    GPIO_ResetBits(GPIOC, rw);
X    GPIO_ResetBits(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)), ((u16)0x0400));
N
N    
N    GPIO_ResetBits(GPIOC, en);        
X    GPIO_ResetBits(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)), ((u16)0x0100));        
N    delay(1);
N    // send a pulse to enable    
N
N    GPIO_SetBits(GPIOC, en);
X    GPIO_SetBits(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)), ((u16)0x0100));
N    delay(1);
N    GPIO_ResetBits(GPIOC, en);  
X    GPIO_ResetBits(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)), ((u16)0x0100));  
N    delay(1);
N    delay(10);  
N
N}
N
N/*-----------------------------*/
Nvoid write_data(unsigned char c)/* gJs */
N{
N    //GPIO_Write(GPIOC,c);
N    //GPIO_SetBits(GPIOC,rs);
N    //en1();
N
N
N    GPIO_Write(GPIOC, c);    
X    GPIO_Write(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)), c);    
N    GPIO_SetBits(GPIOC, rs);
X    GPIO_SetBits(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)), ((u16)0x0200));
N    GPIO_ResetBits(GPIOC, rw);   
X    GPIO_ResetBits(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)), ((u16)0x0400));   
N    
N    GPIO_ResetBits(GPIOC, en);       
X    GPIO_ResetBits(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)), ((u16)0x0100));       
N    delay(1);
N    // send a pulse to enable 
N
N
N    GPIO_ResetBits(GPIOC, en);        
X    GPIO_ResetBits(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)), ((u16)0x0100));        
N    delay(1);
N    // send a pulse to enable    
N
N    GPIO_SetBits(GPIOC, en);
X    GPIO_SetBits(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)), ((u16)0x0100));
N    delay(1);
N    GPIO_ResetBits(GPIOC, en);  
X    GPIO_ResetBits(((GPIO_TypeDef *) ((((u32)0x40000000) + 0x10000) + 0x1000)), ((u16)0x0100));  
N    delay(1);
N
N}
N
N
N
N/*b LCD @GLXr */
Nvoid print(char line, char *str)
N{	   
N    unsigned char i ;
N    if(line == 1) /* NYM */
N    {
N        write_com(0x80); /* ]w LCD @} */
N        for(i = 0; i < 16; i++) write_data(' ');
N        write_com(0x80);
N    }
N    else
N    {
N        write_com(0xc0);/* ]w LCD G} */
N        for(i = 0; i < 16; i++) write_data(' ');
N        write_com(0xc0);
N   }
N   /* gJr */
N    do{ write_data(*str++); }
N    while(*str!='\0');
N}
N
N
N  /*---------------*/
Nvoid prline1(char x, char w) /* b LCD@Swmr */
N{
N    write_com(0x80 + x);/* ]w LCD @Y@} */
N    write_data(w);    /* gJ */
N}
N
N  /*--------------------*/
Nvoid prline2(char x, char w) /* b LCDGSwmr */
N{
N    write_com(0xc0 + x);/* ]w LCD GY@} */
N    write_data(w);      /* gJ */
N}
N
N
N
Nvoid clear(void)
N{
N    write_com(clr); //clear screen 
X    write_com(0x01); 
N}
N
N
Nvoid home(void)
N{
N    write_com(hm);  // set cursor position to zero
X    write_com(0x02);  
N}
N
Nvoid setCursor(char index)
N{
N    char cmd;
N    if(index < 16) cmd = 0x80 + index;
N    else           cmd = 0xc0 + index - 16;
N    
N    write_com(cmd);
N}
N
Nvoid shiftDisplayLeft(void)
N{ 
N    write_com(left);
X    write_com(0x18);
N}
N
Nvoid shiftDisplayRight(void)
N{
N    write_com(right);
X    write_com(0x1C);
N}
N
N
N
N
N/*-------------------------*/
Nvoid pf4h(unsigned int value)
N{
N    char buf[5];
N
N    buf[0] = tohex((value&0xf000)>>12);
N    buf[1] = tohex((value&0x0f00)>>8);
N    buf[2] = tohex((value&0x00f0)>>4);
N    buf[3] = tohex(value&0x000f);
N    buf[4] = 0;
N
N    print(1, buf);
N}
N
N/*-------------------------*/
Nchar tohex(unsigned char value)
N{
N    if(value > 9)
N    {
N        switch(value)
N        {
N	        case 10: return('a');
N            case 11: return('b');
N            case 12: return('c');
N            case 13: return('d');
N            case 14: return('e');
N            case 15: return('f');
N            default: return('X');
N        }
N    }
N    else
N    {
N        return(value + 0x30);
N    }
N}
N
