{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535704422523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535704422530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 31 05:33:42 2018 " "Processing started: Fri Aug 31 05:33:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535704422530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704422530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj_CTD_Moni -c Proj_CTD_Moni " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj_CTD_Moni -c Proj_CTD_Moni" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704422530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535704424011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535704424011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_counter-bhv " "Found design unit 1: digit_counter-bhv" {  } { { "digit_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/digit_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704442441 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_counter " "Found entity 1: digit_counter" {  } { { "digit_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/digit_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704442441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704442441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_sel_nivel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_sel_nivel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_sel_nivel-bhv " "Found design unit 1: temp_sel_nivel-bhv" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704442461 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_sel_nivel " "Found entity 1: temp_sel_nivel" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704442461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704442461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_counter-bhv " "Found design unit 1: down_counter-bhv" {  } { { "down_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/down_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704442471 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_counter " "Found entity 1: down_counter" {  } { { "down_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/down_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704442471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704442471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file second_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second_counter-bhv " "Found design unit 1: second_counter-bhv" {  } { { "second_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/second_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704442481 ""} { "Info" "ISGN_ENTITY_NAME" "1 second_counter " "Found entity 1: second_counter" {  } { { "second_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/second_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704442481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704442481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_hexa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod_hexa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_hexa-circuito_logico " "Found design unit 1: decod_hexa-circuito_logico" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704442493 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_hexa " "Found entity 1: decod_hexa" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704442493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704442493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-bhv " "Found design unit 1: mux2x1-bhv" {  } { { "mux2x1.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/mux2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704442499 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704442499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704442499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parallel_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_reg-bhv " "Found design unit 1: parallel_reg-bhv" {  } { { "parallel_reg.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/parallel_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704442511 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel_reg " "Found entity 1: parallel_reg" {  } { { "parallel_reg.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/parallel_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704442511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704442511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "temp_sel_nivel " "Elaborating entity \"temp_sel_nivel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1535704442800 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d4 temp_sel_nivel.vhd(14) " "VHDL Signal Declaration warning at temp_sel_nivel.vhd(14): used implicit default value for signal \"d4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535704442913 "|temp_sel_nivel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_hexa decod_hexa:DL " "Elaborating entity \"decod_hexa\" for hierarchy \"decod_hexa:DL\"" {  } { { "temp_sel_nivel.vhd" "DL" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535704443331 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decod_hexa.vhd(28) " "VHDL warning at decod_hexa.vhd(28): comparison between unequal length operands always returns FALSE" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 28 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704443335 "|temp_sel_nivel|decod_hexa:DL"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decod_hexa.vhd(27) " "VHDL warning at decod_hexa.vhd(27): comparison between unequal length operands always returns FALSE" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 27 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704443335 "|temp_sel_nivel|decod_hexa:DL"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decod_hexa.vhd(26) " "VHDL warning at decod_hexa.vhd(26): comparison between unequal length operands always returns FALSE" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 26 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704443335 "|temp_sel_nivel|decod_hexa:DL"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decod_hexa.vhd(25) " "VHDL warning at decod_hexa.vhd(25): comparison between unequal length operands always returns FALSE" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 25 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704443335 "|temp_sel_nivel|decod_hexa:DL"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decod_hexa.vhd(24) " "VHDL warning at decod_hexa.vhd(24): comparison between unequal length operands always returns FALSE" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 24 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704443335 "|temp_sel_nivel|decod_hexa:DL"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decod_hexa.vhd(23) " "VHDL warning at decod_hexa.vhd(23): comparison between unequal length operands always returns FALSE" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 23 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704443335 "|temp_sel_nivel|decod_hexa:DL"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decod_hexa.vhd(22) " "VHDL warning at decod_hexa.vhd(22): comparison between unequal length operands always returns FALSE" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 22 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704443335 "|temp_sel_nivel|decod_hexa:DL"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decod_hexa.vhd(21) " "VHDL warning at decod_hexa.vhd(21): comparison between unequal length operands always returns FALSE" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 21 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704443335 "|temp_sel_nivel|decod_hexa:DL"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decod_hexa.vhd(20) " "VHDL warning at decod_hexa.vhd(20): comparison between unequal length operands always returns FALSE" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 20 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704443335 "|temp_sel_nivel|decod_hexa:DL"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decod_hexa.vhd(19) " "VHDL warning at decod_hexa.vhd(19): comparison between unequal length operands always returns FALSE" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 19 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704443335 "|temp_sel_nivel|decod_hexa:DL"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decod_hexa.vhd(18) " "VHDL warning at decod_hexa.vhd(18): comparison between unequal length operands always returns FALSE" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 18 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704443335 "|temp_sel_nivel|decod_hexa:DL"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decod_hexa.vhd(17) " "VHDL warning at decod_hexa.vhd(17): comparison between unequal length operands always returns FALSE" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 17 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704443335 "|temp_sel_nivel|decod_hexa:DL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter down_counter:timer " "Elaborating entity \"down_counter\" for hierarchy \"down_counter:timer\"" {  } { { "temp_sel_nivel.vhd" "timer" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535704443391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_counter down_counter:timer\|second_counter:conta_seg " "Elaborating entity \"second_counter\" for hierarchy \"down_counter:timer\|second_counter:conta_seg\"" {  } { { "down_counter.vhd" "conta_seg" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/down_counter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535704443431 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear second_counter.vhd(24) " "VHDL Process Statement warning at second_counter.vhd(24): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/second_counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535704443461 "|down_counter|second_counter:conta_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_counter down_counter:timer\|digit_counter:down_un " "Elaborating entity \"digit_counter\" for hierarchy \"down_counter:timer\|digit_counter:down_un\"" {  } { { "down_counter.vhd" "down_un" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/down_counter.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535704443461 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear digit_counter.vhd(29) " "VHDL Process Statement warning at digit_counter.vhd(29): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digit_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/digit_counter.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535704443491 "|down_counter|digit_counter:down_un"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_reg parallel_reg:RegPlayer " "Elaborating entity \"parallel_reg\" for hierarchy \"parallel_reg:RegPlayer\"" {  } { { "temp_sel_nivel.vhd" "RegPlayer" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535704443500 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load parallel_reg.vhd(20) " "VHDL Process Statement warning at parallel_reg.vhd(20): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parallel_reg.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/parallel_reg.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535704443500 "|temp_sel_nivel|parallel_reg:RegPlayer"}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "a decod_hexa:DU 4 5 " "Actual width (4) of port \"a\" on instance \"decod_hexa:DU\" is not compatible with the formal port width (5) declared by the instantiated entity" {  } { { "temp_sel_nivel.vhd" "DU" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 97 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1535704443591 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "a decod_hexa:DDez 4 5 " "Actual width (4) of port \"a\" on instance \"decod_hexa:DDez\" is not compatible with the formal port width (5) declared by the instantiated entity" {  } { { "temp_sel_nivel.vhd" "DDez" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 88 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1535704443591 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "a decod_hexa:DUn 4 5 " "Actual width (4) of port \"a\" on instance \"decod_hexa:DUn\" is not compatible with the formal port width (5) declared by the instantiated entity" {  } { { "temp_sel_nivel.vhd" "DUn" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 87 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1535704443591 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "a decod_hexa:DNivel 4 5 " "Actual width (4) of port \"a\" on instance \"decod_hexa:DNivel\" is not compatible with the formal port width (5) declared by the instantiated entity" {  } { { "temp_sel_nivel.vhd" "DNivel" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 83 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1535704443611 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "a decod_hexa:DL 4 5 " "Actual width (4) of port \"a\" on instance \"decod_hexa:DL\" is not compatible with the formal port width (5) declared by the instantiated entity" {  } { { "temp_sel_nivel.vhd" "DL" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 82 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1535704443611 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1535704443641 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535704443801 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 31 05:34:03 2018 " "Processing ended: Fri Aug 31 05:34:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535704443801 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535704443801 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535704443801 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704443801 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 18 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 18 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704444531 ""}
