// Seed: 2012561115
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input uwire id_4
);
  wire id_6;
  logic id_7;
  logic [1 : 1] id_8;
  assign id_8 = id_4 == -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd11
) (
    output wor id_0,
    input tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    input wand id_4,
    input wand id_5,
    input tri1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    output supply0 id_9,
    input wor id_10,
    output wire id_11,
    input tri1 _id_12,
    input tri id_13,
    output supply1 id_14
);
  assign id_0 = id_12;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_13,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wire id_16;
  logic [-1 : id_12] id_17;
endmodule
