
*** Running vivado
    with args -log zsys_mapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_mapper_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zsys_mapper_0_0.tcl -notrace
Command: synth_design -top zsys_mapper_0_0 -part xc7z015clg485-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6488 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 384.875 ; gain = 103.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zsys_mapper_0_0' [c:/Users/victo/Desktop/Vivados/daq_mb_te0716_v7/daq_mb_te0716_v7.srcs/sources_1/bd/zsys/ip/zsys_mapper_0_0/synth/zsys_mapper_0_0.vhd:77]
INFO: [Synth 8-3491] module 'mapper' declared at 'C:/Users/victo/Desktop/Vivados/daq_mb_te0716_v7/daq_mb_te0716_v7.srcs/sources_1/imports/ADC_sources/mapper.vhd:34' bound to instance 'U0' of component 'mapper' [c:/Users/victo/Desktop/Vivados/daq_mb_te0716_v7/daq_mb_te0716_v7.srcs/sources_1/bd/zsys/ip/zsys_mapper_0_0/synth/zsys_mapper_0_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'mapper' [C:/Users/victo/Desktop/Vivados/daq_mb_te0716_v7/daq_mb_te0716_v7.srcs/sources_1/imports/ADC_sources/mapper.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'mapper' (1#1) [C:/Users/victo/Desktop/Vivados/daq_mb_te0716_v7/daq_mb_te0716_v7.srcs/sources_1/imports/ADC_sources/mapper.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'zsys_mapper_0_0' (2#1) [c:/Users/victo/Desktop/Vivados/daq_mb_te0716_v7/daq_mb_te0716_v7.srcs/sources_1/bd/zsys/ip/zsys_mapper_0_0/synth/zsys_mapper_0_0.vhd:77]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_0[15]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_0[14]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_0[7]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_0[6]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_1[15]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_1[14]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_1[7]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_1[6]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_2[15]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_2[14]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_2[7]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_2[6]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_3[15]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_3[14]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_3[7]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_3[6]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_4[15]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_4[14]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_4[7]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_4[6]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_5[15]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_5[14]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_5[7]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_5[6]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_6[15]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_6[14]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_6[7]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_6[6]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_7[15]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_7[14]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_7[7]
WARNING: [Synth 8-3331] design mapper has unconnected port i_in_7[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 439.797 ; gain = 158.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 439.797 ; gain = 158.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 439.797 ; gain = 158.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z015clg485-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 765.711 ; gain = 1.895
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 765.711 ; gain = 484.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015clg485-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 765.711 ; gain = 484.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 765.711 ; gain = 484.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 765.711 ; gain = 484.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_0[15]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_0[14]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_1[15]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_1[14]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_2[15]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_2[14]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_3[15]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_3[14]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_4[15]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_4[14]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_5[15]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_5[14]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_6[15]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_6[14]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_7[15]
WARNING: [Synth 8-3331] design zsys_mapper_0_0 has unconnected port i_in_7[14]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 765.711 ; gain = 484.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 784.586 ; gain = 503.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 784.586 ; gain = 503.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 784.586 ; gain = 503.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 785.715 ; gain = 504.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 785.715 ; gain = 504.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 785.715 ; gain = 504.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 785.715 ; gain = 504.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 785.715 ; gain = 504.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 785.715 ; gain = 504.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    48|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    48|
|2     |  U0     |mapper |    48|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 785.715 ; gain = 504.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 785.734 ; gain = 178.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 785.734 ; gain = 504.180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 805.852 ; gain = 537.188
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/victo/Desktop/Vivados/daq_mb_te0716_v7/daq_mb_te0716_v7.runs/zsys_mapper_0_0_synth_1/zsys_mapper_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/victo/Desktop/Vivados/daq_mb_te0716_v7/daq_mb_te0716_v7.runs/zsys_mapper_0_0_synth_1/zsys_mapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zsys_mapper_0_0_utilization_synth.rpt -pb zsys_mapper_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 805.852 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar  3 13:46:11 2022...
