timestamp 1671276418
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__pfet_01v8_ZFKXX9 M2 -1 0 536 0 1 1613
use sky130_fd_pr__nfet_01v8_BN37ZW M1 1 0 532 0 1 -236
port "vss" 2 450 -1172 650 -972 m1
port "out" 3 944 410 1144 610 m1
port "in" 0 0 380 200 580 m1
port "vdd" 1 462 2830 662 3030 m1
node "vss" 1 652.739 450 -1172 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 284948 3604 0 0 0 0 0 0 0 0 0 0
node "out" 1 953.746 944 410 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 487248 4496 0 0 0 0 0 0 0 0 0 0
node "in" 10 1671.7 0 380 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 305352 9928 0 0 0 0 0 0 0 0 0 0
node "vdd" 1 721.839 462 2830 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 300748 3636 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "out" "in" 210.782
cap "out" "vdd" 24.6637
cap "in" "vdd" 232.95
cap "out" "vss" 38.5852
cap "in" "vss" 311.604
cap "M2/a_n33_n997#" "M2/a_n76_n900#" 0.0418512
cap "M2/w_n214_n1119#" "M1/a_18_n450#" 9.22548
cap "M2/a_18_n900#" "M2/a_n33_n997#" 62.0171
cap "M2/a_n76_n900#" "M1/a_18_n450#" 1.40976
cap "M2/a_18_n900#" "M1/a_18_n450#" 105.182
cap "M2/a_18_n900#" "M2/w_n214_n1119#" 17.5637
cap "M2/a_n33_n997#" "M1/a_18_n450#" -12.6485
cap "M2/a_n33_n997#" "M2/w_n214_n1119#" 6.53195
cap "M2/a_18_n900#" "M2/a_n76_n900#" 4.62889
cap "M2/a_18_n900#" "M2/w_n214_n1119#" 139.353
cap "M1/a_18_n450#" "M2/a_18_n900#" 31.7445
cap "M2/a_n33_n997#" "M2/w_n214_n1119#" 107.497
cap "M1/a_18_n450#" "M2/a_n33_n997#" 37.5659
cap "M2/a_n33_n997#" "M2/a_18_n900#" 131.577
cap "M1/a_18_n450#" "M2/w_n214_n1119#" 64.8365
cap "M2/a_n33_n997#" "M2/w_n214_n1119#" 168.476
cap "M2/a_18_n900#" "M2/w_n214_n1119#" 27.7661
cap "M2/a_18_n900#" "M2/a_n33_n997#" 19.1309
cap "M1/a_n178_n624#" "M2/w_n214_n1119#" 0.106358
cap "M1/a_18_n450#" "M2/w_n214_n1119#" 0.0187396
merge "M1/a_n178_n624#" "M2/VSUBS" -262.977 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17862 -1030 0 0 0 0 0 0 0 0 0 0
merge "M2/VSUBS" "VSUBS"
merge "VSUBS" "M1/a_18_n450#"
merge "M1/a_18_n450#" "vss"
merge "M1/a_n33_n538#" "M2/a_n33_n997#" -603.507 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9208 -774 0 0 0 0 0 0 0 0 0 0
merge "M2/a_n33_n997#" "in"
merge "M2/a_n76_n900#" "M2/w_n214_n1119#" -384.49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18192 -1160 0 0 0 0 0 0 0 0 0 0
merge "M2/w_n214_n1119#" "vdd"
merge "M1/a_n76_n450#" "M2/a_18_n900#" -480.23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -22770 -1174 0 0 0 0 0 0 0 0 0 0
merge "M2/a_18_n900#" "out"
