/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [9:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  reg [9:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 10'h000;
    else if (!celloutsig_1_19z) celloutsig_0_2z = { in_data[73], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_34z = 10'h000;
    else if (!celloutsig_1_19z) celloutsig_0_34z = { celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_26z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_1z = in_data[188:185];
  always_latch
    if (clkin_data[96]) celloutsig_1_8z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_0z = ~((in_data[31] & in_data[1]) | (in_data[28] & in_data[52]));
  assign celloutsig_0_20z = ~((celloutsig_0_6z & celloutsig_0_19z) | (celloutsig_0_19z & celloutsig_0_15z));
  assign celloutsig_0_21z = ~((celloutsig_0_3z & celloutsig_0_1z) | (celloutsig_0_3z & celloutsig_0_0z));
  assign celloutsig_0_22z = ~((celloutsig_0_11z & celloutsig_0_3z) | (in_data[89] & celloutsig_0_0z));
  assign celloutsig_0_23z = ~((celloutsig_0_12z & celloutsig_0_22z) | (celloutsig_0_9z & celloutsig_0_2z[4]));
  assign celloutsig_0_24z = ~((celloutsig_0_20z & celloutsig_0_16z) | (celloutsig_0_14z & celloutsig_0_4z));
  assign celloutsig_0_26z = ~((celloutsig_0_11z & celloutsig_0_13z) | (celloutsig_0_7z & celloutsig_0_7z));
  assign celloutsig_0_28z = ~((celloutsig_0_8z & celloutsig_0_23z) | (celloutsig_0_0z & celloutsig_0_13z));
  assign celloutsig_0_29z = ~((celloutsig_0_4z & celloutsig_0_0z) | (celloutsig_0_21z & celloutsig_0_28z));
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_0z) | (celloutsig_0_2z[5] & celloutsig_0_2z[7]));
  assign celloutsig_0_30z = ~((celloutsig_0_18z & celloutsig_0_14z) | (celloutsig_0_6z & celloutsig_0_29z));
  assign celloutsig_0_31z = ~((celloutsig_0_14z & celloutsig_0_7z) | (celloutsig_0_19z & celloutsig_0_11z));
  assign celloutsig_0_32z = ~((celloutsig_0_19z & celloutsig_0_6z) | (celloutsig_0_24z & celloutsig_0_31z));
  assign celloutsig_0_36z = ~((celloutsig_0_5z & celloutsig_0_13z) | (in_data[93] & in_data[55]));
  assign celloutsig_0_39z = ~((celloutsig_0_12z & celloutsig_0_32z) | (celloutsig_0_22z & celloutsig_0_21z));
  assign celloutsig_0_4z = ~((in_data[45] & celloutsig_0_3z) | (in_data[33] & celloutsig_0_2z[4]));
  assign celloutsig_0_41z = ~((celloutsig_0_6z & celloutsig_0_19z) | (celloutsig_0_34z[5] & celloutsig_0_17z));
  assign celloutsig_0_50z = ~((celloutsig_0_41z & celloutsig_0_32z) | (celloutsig_0_30z & celloutsig_0_1z));
  assign celloutsig_0_5z = ~((celloutsig_0_1z & in_data[89]) | (celloutsig_0_4z & celloutsig_0_1z));
  assign celloutsig_0_6z = ~((celloutsig_0_1z & celloutsig_0_0z) | (celloutsig_0_1z & in_data[95]));
  assign celloutsig_0_70z = ~((celloutsig_0_30z & celloutsig_0_50z) | (celloutsig_0_26z & celloutsig_0_36z));
  assign celloutsig_0_7z = ~((celloutsig_0_3z & celloutsig_0_0z) | (in_data[8] & celloutsig_0_1z));
  assign celloutsig_0_78z = ~((celloutsig_0_34z[6] & celloutsig_0_19z) | (celloutsig_0_11z & celloutsig_0_32z));
  assign celloutsig_0_79z = ~((celloutsig_0_70z & celloutsig_0_39z) | (celloutsig_0_3z & celloutsig_0_17z));
  assign celloutsig_1_0z = ~((in_data[115] & in_data[170]) | (in_data[138] & in_data[116]));
  assign celloutsig_0_8z = ~((in_data[8] & in_data[5]) | (celloutsig_0_0z & celloutsig_0_7z));
  assign celloutsig_1_2z = ~((in_data[163] & celloutsig_1_1z[2]) | (in_data[179] & celloutsig_1_1z[0]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_1z[1]) | (celloutsig_1_2z & celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_1z[0] & celloutsig_1_3z));
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_4z) | (celloutsig_1_3z & celloutsig_1_4z));
  assign celloutsig_1_6z = ~((celloutsig_1_5z & celloutsig_1_0z) | (celloutsig_1_2z & in_data[139]));
  assign celloutsig_1_7z = ~((celloutsig_1_1z[1] & celloutsig_1_2z) | (celloutsig_1_0z & celloutsig_1_3z));
  assign celloutsig_1_9z = ~((celloutsig_1_3z & celloutsig_1_6z) | (celloutsig_1_3z & celloutsig_1_7z));
  assign celloutsig_1_10z = ~((celloutsig_1_0z & celloutsig_1_3z) | (celloutsig_1_0z & celloutsig_1_4z));
  assign celloutsig_1_11z = ~((celloutsig_1_4z & celloutsig_1_4z) | (celloutsig_1_5z & celloutsig_1_1z[1]));
  assign celloutsig_0_9z = ~((celloutsig_0_8z & in_data[11]) | (celloutsig_0_5z & celloutsig_0_8z));
  assign celloutsig_1_12z = ~((celloutsig_1_0z & celloutsig_1_1z[1]) | (celloutsig_1_10z & celloutsig_1_11z));
  assign celloutsig_1_14z = ~((celloutsig_1_6z & celloutsig_1_4z) | (celloutsig_1_12z & celloutsig_1_0z));
  assign celloutsig_1_15z = ~((celloutsig_1_9z & celloutsig_1_14z) | (celloutsig_1_7z & celloutsig_1_12z));
  assign celloutsig_1_18z = ~((celloutsig_1_1z[0] & celloutsig_1_7z) | (celloutsig_1_9z & celloutsig_1_11z));
  assign celloutsig_1_19z = ~((celloutsig_1_15z & celloutsig_1_12z) | (celloutsig_1_10z & celloutsig_1_8z[1]));
  assign celloutsig_0_10z = ~((celloutsig_0_6z & celloutsig_0_6z) | (celloutsig_0_3z & celloutsig_0_0z));
  assign celloutsig_0_11z = ~((celloutsig_0_1z & celloutsig_0_4z) | (celloutsig_0_0z & celloutsig_0_2z[2]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (in_data[39] & in_data[69]));
  assign celloutsig_0_12z = ~((in_data[10] & celloutsig_0_10z) | (celloutsig_0_10z & celloutsig_0_10z));
  assign celloutsig_0_13z = ~((celloutsig_0_10z & celloutsig_0_12z) | (celloutsig_0_11z & celloutsig_0_8z));
  assign celloutsig_0_14z = ~((celloutsig_0_7z & in_data[79]) | (celloutsig_0_11z & celloutsig_0_8z));
  assign celloutsig_0_15z = ~((celloutsig_0_1z & celloutsig_0_2z[0]) | (celloutsig_0_14z & celloutsig_0_4z));
  assign celloutsig_0_16z = ~((celloutsig_0_9z & celloutsig_0_2z[1]) | (celloutsig_0_14z & celloutsig_0_3z));
  assign celloutsig_0_17z = ~((celloutsig_0_14z & celloutsig_0_14z) | (celloutsig_0_12z & celloutsig_0_12z));
  assign celloutsig_0_18z = ~((celloutsig_0_6z & celloutsig_0_1z) | (celloutsig_0_10z & in_data[87]));
  assign celloutsig_0_19z = ~((celloutsig_0_6z & celloutsig_0_11z) | (celloutsig_0_11z & celloutsig_0_13z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
