// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Weights_address0,
        Weights_ce0,
        Weights_q0,
        Weights_address1,
        Weights_ce1,
        Weights_q1,
        OutPadConv3_address0,
        OutPadConv3_ce0,
        OutPadConv3_q0,
        OutPadConv3_address1,
        OutPadConv3_ce1,
        OutPadConv3_q1,
        OutPadConv3_1_address0,
        OutPadConv3_1_ce0,
        OutPadConv3_1_q0,
        OutPadConv3_1_address1,
        OutPadConv3_1_ce1,
        OutPadConv3_1_q1,
        OutPadConv3_2_address0,
        OutPadConv3_2_ce0,
        OutPadConv3_2_q0,
        OutPadConv3_2_address1,
        OutPadConv3_2_ce1,
        OutPadConv3_2_q1,
        OutConv3_address0,
        OutConv3_ce0,
        OutConv3_we0,
        OutConv3_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 21'd1;
parameter    ap_ST_fsm_pp0_stage1 = 21'd2;
parameter    ap_ST_fsm_pp0_stage2 = 21'd4;
parameter    ap_ST_fsm_pp0_stage3 = 21'd8;
parameter    ap_ST_fsm_pp0_stage4 = 21'd16;
parameter    ap_ST_fsm_pp0_stage5 = 21'd32;
parameter    ap_ST_fsm_pp0_stage6 = 21'd64;
parameter    ap_ST_fsm_pp0_stage7 = 21'd128;
parameter    ap_ST_fsm_pp0_stage8 = 21'd256;
parameter    ap_ST_fsm_pp0_stage9 = 21'd512;
parameter    ap_ST_fsm_pp0_stage10 = 21'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 21'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 21'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 21'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 21'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 21'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 21'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 21'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 21'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 21'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] Weights_address0;
output   Weights_ce0;
input  [15:0] Weights_q0;
output  [13:0] Weights_address1;
output   Weights_ce1;
input  [15:0] Weights_q1;
output  [8:0] OutPadConv3_address0;
output   OutPadConv3_ce0;
input  [15:0] OutPadConv3_q0;
output  [8:0] OutPadConv3_address1;
output   OutPadConv3_ce1;
input  [15:0] OutPadConv3_q1;
output  [8:0] OutPadConv3_1_address0;
output   OutPadConv3_1_ce0;
input  [15:0] OutPadConv3_1_q0;
output  [8:0] OutPadConv3_1_address1;
output   OutPadConv3_1_ce1;
input  [15:0] OutPadConv3_1_q1;
output  [8:0] OutPadConv3_2_address0;
output   OutPadConv3_2_ce0;
input  [15:0] OutPadConv3_2_q0;
output  [8:0] OutPadConv3_2_address1;
output   OutPadConv3_2_ce1;
input  [15:0] OutPadConv3_2_q1;
output  [10:0] OutConv3_address0;
output   OutConv3_ce0;
output   OutConv3_we0;
output  [15:0] OutConv3_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln93_reg_5036;
reg    ap_condition_exit_pp0_iter0_stage20;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg  signed [15:0] reg_1690;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
reg  signed [15:0] reg_1695;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
reg  signed [15:0] reg_1700;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
reg  signed [15:0] reg_1705;
reg  signed [15:0] reg_1709;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
reg  signed [15:0] reg_1713;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire   [0:0] icmp_ln93_fu_1736_p2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln93_reg_5036_pp0_iter1_reg;
wire   [7:0] select_ln93_fu_1760_p3;
reg   [7:0] select_ln93_reg_5040;
wire   [3:0] select_ln93_1_fu_1774_p3;
reg   [3:0] select_ln93_1_reg_5050;
reg   [3:0] select_ln93_1_reg_5050_pp0_iter1_reg;
wire   [8:0] tmp_fu_1782_p3;
reg   [8:0] tmp_reg_5056;
wire   [9:0] empty_fu_1806_p2;
reg   [9:0] empty_reg_5061;
reg   [9:0] empty_reg_5061_pp0_iter1_reg;
reg   [5:0] tmp_s_reg_5111;
wire   [8:0] zext_ln95_2_fu_1844_p1;
reg   [8:0] zext_ln95_2_reg_5117;
wire   [9:0] zext_ln95_1_fu_1922_p1;
reg   [9:0] zext_ln95_1_reg_5154;
reg   [15:0] OutPadConv3_load_1_reg_5162;
reg   [15:0] OutPadConv3_1_load_1_reg_5167;
reg   [15:0] OutPadConv3_2_load_1_reg_5172;
wire   [10:0] zext_ln95_fu_1977_p1;
reg   [10:0] zext_ln95_reg_5202;
wire   [6:0] tmp_60_fu_1989_p4;
reg   [6:0] tmp_60_reg_5212;
reg   [15:0] OutPadConv3_load_2_reg_5236;
reg   [15:0] OutPadConv3_1_load_2_reg_5241;
reg   [15:0] OutPadConv3_2_load_2_reg_5246;
reg  signed [15:0] Weights_load_53_reg_5266;
reg   [15:0] OutPadConv3_load_reg_5281;
reg   [15:0] OutPadConv3_1_load_reg_5286;
reg   [15:0] OutPadConv3_2_load_reg_5291;
reg   [15:0] OutPadConv3_load_3_reg_5296;
reg   [15:0] OutPadConv3_1_load_3_reg_5301;
reg   [15:0] OutPadConv3_2_load_3_reg_5306;
reg   [7:0] tmp_73_reg_5341;
reg   [7:0] tmp_75_reg_5346;
reg  signed [15:0] Weights_load_55_reg_5351;
reg   [15:0] OutPadConv3_load_4_reg_5366;
reg   [15:0] OutPadConv3_1_load_4_reg_5371;
reg   [15:0] OutPadConv3_2_load_4_reg_5376;
reg   [15:0] OutPadConv3_load_5_reg_5381;
reg   [15:0] OutPadConv3_1_load_5_reg_5386;
reg   [15:0] OutPadConv3_2_load_5_reg_5391;
reg   [7:0] tmp_78_reg_5426;
reg   [8:0] tmp_88_reg_5431;
reg   [8:0] tmp_90_reg_5436;
reg  signed [15:0] Weights_load_56_reg_5441;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
reg  signed [15:0] Weights_load_57_reg_5446;
reg   [15:0] OutPadConv3_load_6_reg_5461;
reg   [15:0] OutPadConv3_1_load_6_reg_5466;
reg   [15:0] OutPadConv3_2_load_6_reg_5471;
reg   [15:0] OutPadConv3_load_7_reg_5476;
reg   [15:0] OutPadConv3_1_load_7_reg_5481;
reg   [15:0] OutPadConv3_2_load_7_reg_5486;
reg   [7:0] tmp_80_reg_5521;
reg   [8:0] tmp_93_reg_5526;
reg   [9:0] tmp_113_reg_5531;
reg  signed [15:0] Weights_load_58_reg_5536;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
reg  signed [15:0] Weights_load_59_reg_5541;
reg   [15:0] OutPadConv3_load_8_reg_5556;
reg   [15:0] OutPadConv3_1_load_8_reg_5561;
reg   [15:0] OutPadConv3_2_load_8_reg_5566;
reg   [15:0] OutPadConv3_load_9_reg_5571;
reg   [15:0] OutPadConv3_1_load_9_reg_5576;
reg   [15:0] OutPadConv3_2_load_9_reg_5581;
reg   [7:0] tmp_83_reg_5616;
reg   [9:0] tmp_115_reg_5621;
reg   [9:0] tmp_118_reg_5626;
reg  signed [15:0] Weights_load_60_reg_5631;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
reg  signed [15:0] Weights_load_61_reg_5636;
wire   [7:0] zext_ln95_6_fu_2396_p1;
reg   [7:0] zext_ln95_6_reg_5651;
reg   [15:0] OutPadConv3_load_10_reg_5657;
reg   [15:0] OutPadConv3_1_load_10_reg_5662;
reg   [15:0] OutPadConv3_2_load_10_reg_5667;
reg   [15:0] OutPadConv3_load_11_reg_5672;
reg   [15:0] OutPadConv3_1_load_11_reg_5677;
reg   [15:0] OutPadConv3_2_load_11_reg_5682;
reg   [7:0] tmp_85_reg_5717;
reg  signed [15:0] Weights_load_62_reg_5722;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
reg  signed [15:0] Weights_load_63_reg_5727;
reg   [15:0] OutPadConv3_load_12_reg_5742;
reg   [15:0] OutPadConv3_1_load_12_reg_5747;
reg   [15:0] OutPadConv3_2_load_12_reg_5752;
reg   [15:0] OutPadConv3_load_13_reg_5757;
reg   [15:0] OutPadConv3_1_load_13_reg_5762;
reg   [15:0] OutPadConv3_2_load_13_reg_5767;
reg   [8:0] tmp_95_reg_5802;
reg  signed [15:0] Weights_load_64_reg_5807;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
reg  signed [15:0] Weights_load_65_reg_5812;
reg   [15:0] OutPadConv3_load_14_reg_5827;
reg   [15:0] OutPadConv3_1_load_14_reg_5832;
reg   [15:0] OutPadConv3_2_load_14_reg_5837;
reg   [15:0] OutPadConv3_load_15_reg_5842;
reg   [15:0] OutPadConv3_1_load_15_reg_5847;
reg   [15:0] OutPadConv3_2_load_15_reg_5852;
reg   [8:0] tmp_98_reg_5887;
reg  signed [15:0] Weights_load_66_reg_5892;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
reg  signed [15:0] Weights_load_67_reg_5897;
reg   [15:0] OutPadConv3_load_16_reg_5907;
reg   [15:0] OutPadConv3_1_load_16_reg_5912;
reg   [15:0] OutPadConv3_2_load_16_reg_5917;
reg   [15:0] OutPadConv3_load_17_reg_5922;
reg   [15:0] OutPadConv3_1_load_17_reg_5927;
reg   [15:0] OutPadConv3_2_load_17_reg_5932;
reg   [8:0] tmp_100_reg_5967;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
reg  signed [15:0] Weights_load_68_reg_5977;
wire   [8:0] zext_ln95_5_fu_2624_p1;
reg   [8:0] zext_ln95_5_reg_5982;
wire   [1:0] trunc_ln95_fu_2627_p1;
reg   [1:0] trunc_ln95_reg_5991;
reg   [15:0] tmp_64_reg_6006;
wire   [15:0] tmp_21_fu_2689_p9;
reg  signed [15:0] tmp_21_reg_6011;
wire   [15:0] tmp_22_fu_2706_p9;
reg  signed [15:0] tmp_22_reg_6016;
wire   [15:0] tmp_23_fu_2723_p9;
reg  signed [15:0] tmp_23_reg_6021;
wire   [15:0] tmp_24_fu_2740_p9;
reg  signed [15:0] tmp_24_reg_6026;
wire   [15:0] tmp_25_fu_2757_p9;
reg  signed [15:0] tmp_25_reg_6031;
wire   [15:0] tmp_26_fu_2774_p9;
reg  signed [15:0] tmp_26_reg_6036;
wire   [15:0] tmp_27_fu_2791_p9;
reg  signed [15:0] tmp_27_reg_6041;
wire   [15:0] tmp_28_fu_2808_p9;
reg  signed [15:0] tmp_28_reg_6046;
wire   [15:0] tmp_29_fu_2825_p9;
reg  signed [15:0] tmp_29_reg_6051;
wire   [15:0] tmp_30_fu_2842_p9;
reg  signed [15:0] tmp_30_reg_6056;
wire   [15:0] tmp_31_fu_2859_p9;
reg  signed [15:0] tmp_31_reg_6061;
wire   [15:0] tmp_32_fu_2876_p9;
reg  signed [15:0] tmp_32_reg_6066;
wire   [15:0] tmp_33_fu_2893_p9;
reg  signed [15:0] tmp_33_reg_6071;
wire   [15:0] tmp_34_fu_2910_p9;
reg  signed [15:0] tmp_34_reg_6076;
wire   [15:0] tmp_35_fu_2927_p9;
reg  signed [15:0] tmp_35_reg_6081;
wire   [15:0] tmp_36_fu_2944_p9;
reg  signed [15:0] tmp_36_reg_6086;
wire   [15:0] tmp_37_fu_2961_p9;
reg  signed [15:0] tmp_37_reg_6091;
wire   [15:0] tmp_38_fu_2981_p9;
reg  signed [15:0] tmp_38_reg_6096;
wire   [15:0] tmp_39_fu_3027_p9;
reg  signed [15:0] tmp_39_reg_6141;
wire   [15:0] grp_fu_1633_p9;
reg  signed [15:0] tmp_40_reg_6146;
reg   [8:0] tmp_103_reg_6181;
wire   [15:0] grp_fu_1652_p9;
reg  signed [15:0] tmp_41_reg_6201;
wire   [15:0] grp_fu_1671_p9;
reg  signed [15:0] tmp_42_reg_6206;
reg   [8:0] tmp_105_reg_6241;
reg  signed [15:0] tmp_43_reg_6261;
reg   [15:0] tmp_44_reg_6266;
reg  signed [15:0] tmp_44_reg_6266_pp0_iter1_reg;
reg   [8:0] tmp_108_reg_6301;
reg   [15:0] tmp_45_reg_6321;
reg  signed [15:0] tmp_45_reg_6321_pp0_iter1_reg;
reg   [15:0] tmp_46_reg_6326;
reg  signed [15:0] tmp_46_reg_6326_pp0_iter1_reg;
reg   [15:0] tmp_47_reg_6376;
reg  signed [15:0] tmp_47_reg_6376_pp0_iter1_reg;
reg   [15:0] tmp_48_reg_6381;
reg  signed [15:0] tmp_48_reg_6381_pp0_iter1_reg;
reg   [9:0] tmp_120_reg_6416;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
reg   [15:0] tmp_49_reg_6436;
reg  signed [15:0] tmp_49_reg_6436_pp0_iter1_reg;
reg   [15:0] tmp_50_reg_6441;
reg  signed [15:0] tmp_50_reg_6441_pp0_iter1_reg;
reg   [9:0] tmp_123_reg_6476;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
reg   [15:0] tmp_51_reg_6496;
reg  signed [15:0] tmp_51_reg_6496_pp0_iter1_reg;
reg   [15:0] tmp_52_reg_6501;
reg  signed [15:0] tmp_52_reg_6501_pp0_iter1_reg;
reg   [9:0] tmp_125_reg_6536;
wire   [10:0] add_ln103_1_fu_3493_p2;
reg   [10:0] add_ln103_1_reg_6541;
reg   [10:0] add_ln103_1_reg_6541_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
reg   [15:0] tmp_53_reg_6551;
reg  signed [15:0] tmp_53_reg_6551_pp0_iter1_reg;
reg   [15:0] tmp_54_reg_6556;
reg  signed [15:0] tmp_54_reg_6556_pp0_iter1_reg;
wire    ap_block_pp0_stage20_11001;
reg   [15:0] tmp_55_reg_6606;
reg  signed [15:0] tmp_55_reg_6606_pp0_iter1_reg;
reg   [15:0] tmp_56_reg_6611;
reg  signed [15:0] tmp_56_reg_6611_pp0_iter1_reg;
reg   [15:0] tmp_77_reg_6651;
wire   [15:0] tmp_57_fu_3595_p9;
reg   [15:0] tmp_57_reg_6661;
reg  signed [15:0] tmp_57_reg_6661_pp0_iter2_reg;
wire   [15:0] tmp_58_fu_3614_p9;
reg   [15:0] tmp_58_reg_6666;
reg  signed [15:0] tmp_58_reg_6666_pp0_iter2_reg;
reg  signed [15:0] Weights_load_80_reg_6981;
reg  signed [15:0] Weights_load_81_reg_6986;
reg  signed [15:0] Weights_load_82_reg_7016;
reg  signed [15:0] Weights_load_83_reg_7021;
reg  signed [15:0] Weights_load_84_reg_7046;
reg  signed [15:0] Weights_load_85_reg_7051;
reg  signed [15:0] Weights_load_86_reg_7076;
reg  signed [15:0] Weights_load_87_reg_7081;
reg  signed [15:0] Weights_load_48_reg_7091;
reg   [15:0] tmp_111_reg_7097;
wire    ap_block_pp0_stage15_subdone;
wire   [63:0] arrayidx24_sum_174_cast_fu_1818_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] arrayidx24_sum_286_cast_fu_1829_p1;
wire   [63:0] zext_ln101_fu_1880_p1;
wire   [63:0] arrayidx24_sum_cast_fu_1907_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] arrayidx24_sum_398_cast_fu_1917_p1;
wire   [63:0] zext_ln101_2_fu_1950_p1;
wire   [63:0] arrayidx24_sum_4110_cast_fu_1962_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] arrayidx24_sum_1_cast_fu_1972_p1;
wire   [63:0] zext_ln95_4_fu_1999_p1;
wire   [63:0] zext_ln101_4_fu_2022_p1;
wire   [63:0] arrayidx24_sum_1_1_cast_fu_2046_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] arrayidx24_sum_1_2_cast_fu_2068_p1;
wire   [63:0] zext_ln101_6_fu_2098_p1;
wire   [63:0] zext_ln101_8_fu_2114_p1;
wire   [63:0] arrayidx24_sum_1_3_cast_fu_2144_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] arrayidx24_sum_1_4_cast_fu_2154_p1;
wire   [63:0] zext_ln101_9_fu_2164_p1;
wire   [63:0] zext_ln101_11_fu_2171_p1;
wire   [63:0] arrayidx24_sum_2_cast_fu_2225_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] arrayidx24_sum_2_1_cast_fu_2235_p1;
wire   [63:0] zext_ln101_13_fu_2240_p1;
wire   [63:0] zext_ln101_14_fu_2251_p1;
wire   [63:0] arrayidx24_sum_2_2_cast_fu_2306_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] arrayidx24_sum_2_3_cast_fu_2316_p1;
wire   [63:0] zext_ln101_16_fu_2321_p1;
wire   [63:0] zext_ln101_18_fu_2327_p1;
wire   [63:0] arrayidx24_sum_2_4_cast_fu_2381_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] arrayidx24_sum_3_cast_fu_2391_p1;
wire   [63:0] zext_ln101_19_fu_2405_p1;
wire   [63:0] zext_ln101_21_fu_2412_p1;
wire   [63:0] arrayidx24_sum_3_1_cast_fu_2448_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] arrayidx24_sum_3_2_cast_fu_2458_p1;
wire   [63:0] zext_ln101_23_fu_2463_p1;
wire   [63:0] zext_ln101_24_fu_2474_p1;
wire   [63:0] arrayidx24_sum_3_3_cast_fu_2511_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] arrayidx24_sum_3_4_cast_fu_2521_p1;
wire   [63:0] zext_ln101_26_fu_2526_p1;
wire   [63:0] zext_ln101_28_fu_2532_p1;
wire   [63:0] arrayidx24_sum_4_cast_fu_2568_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln101_29_fu_2578_p1;
wire   [63:0] zext_ln101_31_fu_2585_p1;
wire   [63:0] zext_ln101_33_fu_3001_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln101_34_fu_3013_p1;
wire   [63:0] zext_ln101_36_fu_3046_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln101_38_fu_3052_p1;
wire   [63:0] zext_ln101_39_fu_3106_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln101_41_fu_3113_p1;
wire   [63:0] zext_ln101_43_fu_3172_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln101_44_fu_3183_p1;
wire   [63:0] zext_ln101_46_fu_3242_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln101_48_fu_3277_p1;
wire   [63:0] zext_ln101_49_fu_3313_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln101_51_fu_3320_p1;
wire   [63:0] zext_ln101_53_fu_3374_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln101_54_fu_3385_p1;
wire   [63:0] zext_ln101_56_fu_3456_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln101_58_fu_3462_p1;
wire   [63:0] zext_ln101_59_fu_3520_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln101_61_fu_3527_p1;
wire   [63:0] zext_ln101_63_fu_3556_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln101_64_fu_3573_p1;
wire   [63:0] arrayidx24_sum_4_1_cast_fu_3838_p1;
wire   [63:0] arrayidx24_sum_4_2_cast_fu_3872_p1;
wire   [63:0] arrayidx24_sum_4_3_cast_fu_3882_p1;
wire   [63:0] arrayidx24_sum_4_4_cast_fu_3916_p1;
wire   [63:0] arrayidx24_sum_5_cast_fu_3926_p1;
wire   [63:0] arrayidx24_sum_5_1_cast_fu_3960_p1;
wire   [63:0] arrayidx24_sum_5_2_cast_fu_3970_p1;
wire   [63:0] arrayidx24_sum_5_3_cast_fu_4004_p1;
wire   [63:0] arrayidx24_sum_5_4_cast_fu_4014_p1;
wire   [63:0] arrayidx24_sum_6_cast_fu_4048_p1;
wire   [63:0] arrayidx24_sum_6_1_cast_fu_4058_p1;
wire   [63:0] arrayidx24_sum_6_2_cast_fu_4092_p1;
wire   [63:0] arrayidx24_sum_6_3_cast_fu_4102_p1;
wire   [63:0] arrayidx24_sum_6_4_cast_fu_4136_p1;
wire   [63:0] arrayidx24_sum_7_cast_fu_4146_p1;
wire   [63:0] arrayidx24_sum_7_1_cast_fu_4180_p1;
wire   [63:0] arrayidx24_sum_7_2_cast_fu_4190_p1;
wire   [63:0] arrayidx24_sum_7_3_cast_fu_4220_p1;
wire   [63:0] arrayidx24_sum_7_4_cast_fu_4230_p1;
wire   [63:0] arrayidx23_sum_cast_fu_4261_p1;
wire   [63:0] zext_ln103_fu_4568_p1;
reg   [7:0] y_fu_284;
wire   [7:0] add_ln101_fu_1854_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_y_load;
reg   [3:0] n_fu_288;
reg   [3:0] ap_sig_allocacmp_n_load;
reg   [10:0] indvar_flatten44_fu_292;
wire   [10:0] add_ln93_fu_1742_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten44_load;
reg    Weights_ce1_local;
reg   [13:0] Weights_address1_local;
reg    Weights_ce0_local;
reg   [13:0] Weights_address0_local;
reg    OutPadConv3_ce0_local;
reg   [8:0] OutPadConv3_address0_local;
reg    OutPadConv3_ce1_local;
reg   [8:0] OutPadConv3_address1_local;
reg    OutPadConv3_1_ce0_local;
reg   [8:0] OutPadConv3_1_address0_local;
reg    OutPadConv3_1_ce1_local;
reg   [8:0] OutPadConv3_1_address1_local;
reg    OutPadConv3_2_ce0_local;
reg   [8:0] OutPadConv3_2_address0_local;
reg    OutPadConv3_2_ce1_local;
reg   [8:0] OutPadConv3_2_address1_local;
reg    OutConv3_we0_local;
wire   [15:0] select_ln103_fu_4577_p3;
reg    OutConv3_ce0_local;
wire   [15:0] grp_fu_1633_p7;
wire   [15:0] grp_fu_1652_p7;
wire   [15:0] grp_fu_1671_p7;
wire   [0:0] icmp_ln95_fu_1754_p2;
wire   [3:0] add_ln93_1_fu_1768_p2;
wire   [6:0] tmp_59_fu_1794_p3;
wire   [9:0] p_shl141_fu_1790_p1;
wire   [9:0] p_shl142_fu_1802_p1;
wire   [9:0] arrayidx24_sum_174_fu_1812_p2;
wire   [9:0] arrayidx24_sum_286_fu_1823_p2;
wire   [2:0] grp_fu_1848_p1;
wire   [7:0] mul_ln101_40_fu_1864_p0;
wire   [9:0] mul_ln101_40_fu_1864_p1;
wire   [16:0] mul_ln101_40_fu_1864_p2;
wire   [6:0] tmp_63_fu_1870_p4;
wire   [9:0] arrayidx24_sum_fu_1902_p2;
wire   [9:0] arrayidx24_sum_398_fu_1912_p2;
wire   [7:0] add_ln101_2_fu_1925_p2;
wire   [7:0] mul_ln101_41_fu_1934_p0;
wire   [9:0] mul_ln101_41_fu_1934_p1;
wire   [16:0] mul_ln101_41_fu_1934_p2;
wire   [6:0] tmp_65_fu_1940_p4;
wire   [9:0] arrayidx24_sum_4110_fu_1957_p2;
wire   [9:0] arrayidx24_sum_1_fu_1967_p2;
wire   [7:0] mul_ln95_fu_1983_p0;
wire   [9:0] mul_ln95_fu_1983_p1;
wire   [16:0] mul_ln95_fu_1983_p2;
wire   [5:0] trunc_ln95_1_fu_2006_p4;
wire   [5:0] add_ln101_4_fu_2016_p2;
wire   [8:0] tmp_61_fu_2029_p3;
wire   [9:0] p_cast60_fu_2036_p1;
wire   [9:0] arrayidx24_sum_1_1_fu_2040_p2;
wire   [8:0] tmp_62_fu_2051_p3;
wire   [9:0] p_cast61_fu_2058_p1;
wire   [9:0] arrayidx24_sum_1_2_fu_2062_p2;
wire   [7:0] add_ln101_6_fu_2073_p2;
wire   [7:0] mul_ln101_42_fu_2082_p0;
wire   [9:0] mul_ln101_42_fu_2082_p1;
wire   [16:0] mul_ln101_42_fu_2082_p2;
wire   [6:0] tmp_68_fu_2088_p4;
wire   [18:0] tmp_70_fu_2105_p1;
wire  signed [18:0] grp_fu_4586_p3;
wire   [7:0] tmp_70_fu_2105_p4;
wire   [18:0] tmp_73_fu_2121_p1;
wire  signed [18:0] grp_fu_4595_p3;
wire   [18:0] tmp_75_fu_2130_p1;
wire  signed [18:0] grp_fu_4604_p3;
wire   [9:0] arrayidx24_sum_1_3_fu_2139_p2;
wire   [9:0] arrayidx24_sum_1_4_fu_2149_p2;
wire   [6:0] add_ln101_10_fu_2159_p2;
wire   [8:0] add_ln101_18_fu_2177_p2;
wire   [8:0] mul_ln101_46_fu_2186_p0;
wire   [10:0] mul_ln101_46_fu_2186_p1;
wire   [18:0] mul_ln101_46_fu_2186_p2;
wire   [20:0] tmp_88_fu_2202_p1;
wire  signed [20:0] grp_fu_4613_p3;
wire   [20:0] tmp_90_fu_2211_p1;
wire  signed [20:0] grp_fu_4622_p3;
wire   [9:0] arrayidx24_sum_2_fu_2220_p2;
wire   [9:0] arrayidx24_sum_2_1_fu_2230_p2;
wire   [6:0] add_ln101_16_fu_2246_p2;
wire   [8:0] add_ln101_20_fu_2258_p2;
wire   [8:0] mul_ln101_47_fu_2267_p0;
wire   [10:0] mul_ln101_47_fu_2267_p1;
wire   [18:0] mul_ln101_47_fu_2267_p2;
wire   [20:0] tmp_93_fu_2283_p1;
wire  signed [20:0] grp_fu_4631_p3;
wire   [22:0] tmp_113_fu_2292_p1;
wire  signed [22:0] grp_fu_4639_p3;
wire   [9:0] arrayidx24_sum_2_2_fu_2301_p2;
wire   [9:0] arrayidx24_sum_2_3_fu_2311_p2;
wire   [8:0] add_ln101_24_fu_2333_p2;
wire   [8:0] mul_ln101_48_fu_2342_p0;
wire   [10:0] mul_ln101_48_fu_2342_p1;
wire   [18:0] mul_ln101_48_fu_2342_p2;
wire   [22:0] tmp_115_fu_2358_p1;
wire  signed [22:0] grp_fu_4648_p3;
wire   [22:0] tmp_118_fu_2367_p1;
wire  signed [22:0] grp_fu_4656_p3;
wire   [9:0] arrayidx24_sum_2_4_fu_2376_p2;
wire   [9:0] arrayidx24_sum_3_fu_2386_p2;
wire   [7:0] add_ln101_22_fu_2399_p2;
wire   [8:0] add_ln101_26_fu_2418_p2;
wire   [8:0] mul_ln101_49_fu_2427_p0;
wire   [10:0] mul_ln101_49_fu_2427_p1;
wire   [18:0] mul_ln101_49_fu_2427_p2;
wire   [9:0] arrayidx24_sum_3_1_fu_2443_p2;
wire   [9:0] arrayidx24_sum_3_2_fu_2453_p2;
wire   [7:0] add_ln101_28_fu_2469_p2;
wire   [9:0] add_ln101_38_fu_2481_p2;
wire   [9:0] mul_ln101_53_fu_2490_p0;
wire   [11:0] mul_ln101_53_fu_2490_p1;
wire   [20:0] mul_ln101_53_fu_2490_p2;
wire   [9:0] arrayidx24_sum_3_3_fu_2506_p2;
wire   [9:0] arrayidx24_sum_3_4_fu_2516_p2;
wire   [9:0] add_ln101_42_fu_2538_p2;
wire   [9:0] mul_ln101_54_fu_2547_p0;
wire   [11:0] mul_ln101_54_fu_2547_p1;
wire   [20:0] mul_ln101_54_fu_2547_p2;
wire   [9:0] arrayidx24_sum_4_fu_2563_p2;
wire   [7:0] add_ln101_34_fu_2573_p2;
wire   [9:0] add_ln101_44_fu_2591_p2;
wire   [9:0] mul_ln101_55_fu_2600_p0;
wire   [11:0] mul_ln101_55_fu_2600_p1;
wire   [20:0] mul_ln101_55_fu_2600_p2;
wire   [1:0] grp_fu_1848_p2;
wire   [15:0] tmp_19_fu_2631_p7;
wire  signed [15:0] tmp_19_fu_2631_p9;
wire   [15:0] tmp_20_fu_2658_p7;
wire  signed [15:0] tmp_20_fu_2658_p9;
wire   [23:0] mul_ln101_fu_2652_p2;
wire   [15:0] tmp_21_fu_2689_p7;
wire   [15:0] tmp_22_fu_2706_p7;
wire   [15:0] tmp_23_fu_2723_p7;
wire   [15:0] tmp_24_fu_2740_p7;
wire   [15:0] tmp_25_fu_2757_p7;
wire   [15:0] tmp_26_fu_2774_p7;
wire   [15:0] tmp_27_fu_2791_p7;
wire   [15:0] tmp_28_fu_2808_p7;
wire   [15:0] tmp_29_fu_2825_p7;
wire   [15:0] tmp_30_fu_2842_p7;
wire   [15:0] tmp_31_fu_2859_p7;
wire   [15:0] tmp_32_fu_2876_p7;
wire   [15:0] tmp_33_fu_2893_p7;
wire   [15:0] tmp_34_fu_2910_p7;
wire   [15:0] tmp_35_fu_2927_p7;
wire   [15:0] tmp_36_fu_2944_p7;
wire   [15:0] tmp_37_fu_2961_p7;
wire   [15:0] tmp_38_fu_2981_p7;
wire   [8:0] add_ln101_40_fu_3007_p2;
wire   [15:0] tmp_39_fu_3027_p7;
wire   [8:0] add_ln101_48_fu_3058_p2;
wire  signed [9:0] sext_ln101_80_fu_3063_p1;
wire   [9:0] mul_ln101_56_fu_3071_p0;
wire   [11:0] mul_ln101_56_fu_3071_p1;
wire   [20:0] mul_ln101_56_fu_3071_p2;
wire   [8:0] add_ln101_46_fu_3101_p2;
wire   [8:0] add_ln101_50_fu_3119_p2;
wire  signed [9:0] sext_ln101_81_fu_3124_p1;
wire   [9:0] mul_ln101_57_fu_3132_p0;
wire   [11:0] mul_ln101_57_fu_3132_p1;
wire   [20:0] mul_ln101_57_fu_3132_p2;
wire  signed [23:0] tmp_66_fu_3152_p1;
wire   [23:0] grp_fu_4664_p3;
wire   [15:0] tmp_66_fu_3152_p4;
wire   [8:0] add_ln101_52_fu_3178_p2;
wire   [8:0] add_ln101_54_fu_3190_p2;
wire  signed [9:0] sext_ln101_82_fu_3195_p1;
wire   [9:0] mul_ln101_58_fu_3203_p0;
wire   [11:0] mul_ln101_58_fu_3203_p1;
wire   [20:0] mul_ln101_58_fu_3203_p2;
wire  signed [23:0] tmp_67_fu_3222_p1;
wire   [23:0] grp_fu_4673_p3;
wire   [15:0] tmp_67_fu_3222_p4;
wire   [8:0] add_ln101_56_fu_3248_p2;
wire  signed [9:0] sext_ln101_83_fu_3253_p1;
wire   [9:0] mul_ln101_59_fu_3261_p0;
wire   [11:0] mul_ln101_59_fu_3261_p1;
wire   [20:0] mul_ln101_59_fu_3261_p2;
wire   [8:0] tmp_110_fu_3267_p4;
wire  signed [23:0] tmp_69_fu_3288_p1;
wire   [23:0] grp_fu_4682_p3;
wire   [15:0] tmp_69_fu_3288_p4;
wire   [8:0] add_ln101_58_fu_3308_p2;
wire   [10:0] add_ln101_68_fu_3326_p2;
wire   [10:0] mul_ln101_63_fu_3335_p0;
wire   [12:0] mul_ln101_63_fu_3335_p1;
wire   [22:0] mul_ln101_63_fu_3335_p2;
wire  signed [23:0] tmp_71_fu_3354_p1;
wire   [23:0] grp_fu_4691_p3;
wire   [15:0] tmp_71_fu_3354_p4;
wire   [8:0] add_ln101_64_fu_3380_p2;
wire   [10:0] add_ln101_72_fu_3392_p2;
wire   [10:0] mul_ln101_64_fu_3401_p0;
wire   [12:0] mul_ln101_64_fu_3401_p1;
wire   [22:0] mul_ln101_64_fu_3401_p2;
wire   [10:0] p_shl_fu_3417_p3;
wire   [10:0] p_shl140_fu_3424_p1;
wire  signed [23:0] tmp_72_fu_3436_p1;
wire   [23:0] grp_fu_4700_p3;
wire   [15:0] tmp_72_fu_3436_p4;
wire   [10:0] add_ln101_74_fu_3468_p2;
wire   [10:0] mul_ln101_65_fu_3477_p0;
wire   [12:0] mul_ln101_65_fu_3477_p1;
wire   [22:0] mul_ln101_65_fu_3477_p2;
wire   [10:0] empty_208_fu_3427_p2;
wire  signed [23:0] tmp_74_fu_3498_p1;
wire   [23:0] grp_fu_4709_p3;
wire   [15:0] tmp_74_fu_3498_p4;
wire   [8:0] add_ln101_70_fu_3515_p2;
wire  signed [23:0] tmp_76_fu_3536_p1;
wire   [23:0] grp_fu_4718_p3;
wire   [15:0] tmp_76_fu_3536_p4;
wire   [7:0] or_ln_fu_3562_p3;
wire  signed [8:0] sext_ln101_84_fu_3569_p1;
wire  signed [23:0] tmp_77_fu_3583_p1;
wire   [23:0] grp_fu_4727_p3;
wire   [15:0] tmp_57_fu_3595_p7;
wire   [15:0] tmp_58_fu_3614_p7;
wire  signed [23:0] tmp_79_fu_3649_p1;
wire   [23:0] grp_fu_4736_p3;
wire   [15:0] tmp_79_fu_3649_p4;
wire  signed [23:0] tmp_81_fu_3672_p1;
wire   [23:0] grp_fu_4745_p3;
wire   [15:0] tmp_81_fu_3672_p4;
wire  signed [23:0] tmp_82_fu_3695_p1;
wire   [23:0] grp_fu_4754_p3;
wire   [15:0] tmp_82_fu_3695_p4;
wire  signed [23:0] tmp_84_fu_3718_p1;
wire   [23:0] grp_fu_4763_p3;
wire   [15:0] tmp_84_fu_3718_p4;
wire  signed [23:0] tmp_86_fu_3741_p1;
wire   [23:0] grp_fu_4772_p3;
wire   [15:0] tmp_86_fu_3741_p4;
wire  signed [23:0] tmp_87_fu_3764_p1;
wire   [23:0] grp_fu_4781_p3;
wire   [15:0] tmp_87_fu_3764_p4;
wire  signed [23:0] tmp_89_fu_3787_p1;
wire   [23:0] grp_fu_4790_p3;
wire   [15:0] tmp_89_fu_3787_p4;
wire  signed [23:0] tmp_91_fu_3810_p1;
wire   [23:0] grp_fu_4799_p3;
wire   [15:0] tmp_91_fu_3810_p4;
wire   [9:0] arrayidx24_sum_4_1_fu_3833_p2;
wire  signed [23:0] tmp_92_fu_3843_p1;
wire   [23:0] grp_fu_4808_p3;
wire   [15:0] tmp_92_fu_3843_p4;
wire   [9:0] arrayidx24_sum_4_2_fu_3867_p2;
wire   [9:0] arrayidx24_sum_4_3_fu_3877_p2;
wire  signed [23:0] tmp_94_fu_3887_p1;
wire   [23:0] grp_fu_4817_p3;
wire   [15:0] tmp_94_fu_3887_p4;
wire   [9:0] arrayidx24_sum_4_4_fu_3911_p2;
wire   [9:0] arrayidx24_sum_5_fu_3921_p2;
wire  signed [23:0] tmp_96_fu_3931_p1;
wire   [23:0] grp_fu_4826_p3;
wire   [15:0] tmp_96_fu_3931_p4;
wire   [9:0] arrayidx24_sum_5_1_fu_3955_p2;
wire   [9:0] arrayidx24_sum_5_2_fu_3965_p2;
wire  signed [23:0] tmp_97_fu_3975_p1;
wire   [23:0] grp_fu_4835_p3;
wire   [15:0] tmp_97_fu_3975_p4;
wire   [9:0] arrayidx24_sum_5_3_fu_3999_p2;
wire   [9:0] arrayidx24_sum_5_4_fu_4009_p2;
wire  signed [23:0] tmp_99_fu_4019_p1;
wire   [23:0] grp_fu_4844_p3;
wire   [15:0] tmp_99_fu_4019_p4;
wire   [9:0] arrayidx24_sum_6_fu_4043_p2;
wire   [9:0] arrayidx24_sum_6_1_fu_4053_p2;
wire  signed [23:0] tmp_101_fu_4063_p1;
wire   [23:0] grp_fu_4853_p3;
wire   [15:0] tmp_101_fu_4063_p4;
wire   [9:0] arrayidx24_sum_6_2_fu_4087_p2;
wire   [9:0] arrayidx24_sum_6_3_fu_4097_p2;
wire  signed [23:0] tmp_102_fu_4107_p1;
wire   [23:0] grp_fu_4862_p3;
wire   [15:0] tmp_102_fu_4107_p4;
wire   [9:0] arrayidx24_sum_6_4_fu_4131_p2;
wire   [9:0] arrayidx24_sum_7_fu_4141_p2;
wire  signed [23:0] tmp_104_fu_4151_p1;
wire   [23:0] grp_fu_4871_p3;
wire   [15:0] tmp_104_fu_4151_p4;
wire   [9:0] arrayidx24_sum_7_1_fu_4175_p2;
wire   [9:0] arrayidx24_sum_7_2_fu_4185_p2;
wire  signed [23:0] tmp_106_fu_4195_p1;
wire   [23:0] grp_fu_4880_p3;
wire   [15:0] tmp_106_fu_4195_p4;
wire   [9:0] arrayidx24_sum_7_3_fu_4215_p2;
wire   [9:0] arrayidx24_sum_7_4_fu_4225_p2;
wire  signed [23:0] tmp_107_fu_4235_p1;
wire   [23:0] grp_fu_4889_p3;
wire   [15:0] tmp_107_fu_4235_p4;
wire   [9:0] zext_ln93_fu_4252_p1;
wire   [9:0] arrayidx23_sum_fu_4255_p2;
wire  signed [23:0] tmp_109_fu_4266_p1;
wire   [23:0] grp_fu_4898_p3;
wire   [15:0] tmp_109_fu_4266_p4;
wire  signed [23:0] tmp_111_fu_4283_p1;
wire   [23:0] grp_fu_4907_p3;
wire  signed [23:0] tmp_112_fu_4323_p1;
wire   [23:0] grp_fu_4916_p3;
wire   [15:0] tmp_112_fu_4323_p4;
wire  signed [23:0] tmp_114_fu_4346_p1;
wire   [23:0] grp_fu_4925_p3;
wire   [15:0] tmp_114_fu_4346_p4;
wire  signed [23:0] tmp_116_fu_4369_p1;
wire   [23:0] grp_fu_4934_p3;
wire   [15:0] tmp_116_fu_4369_p4;
wire  signed [23:0] tmp_117_fu_4392_p1;
wire   [23:0] grp_fu_4943_p3;
wire   [15:0] tmp_117_fu_4392_p4;
wire  signed [23:0] tmp_119_fu_4415_p1;
wire   [23:0] grp_fu_4952_p3;
wire   [15:0] tmp_119_fu_4415_p4;
wire  signed [23:0] tmp_121_fu_4438_p1;
wire   [23:0] grp_fu_4961_p3;
wire   [15:0] tmp_121_fu_4438_p4;
wire  signed [23:0] tmp_122_fu_4461_p1;
wire   [23:0] grp_fu_4970_p3;
wire   [15:0] tmp_122_fu_4461_p4;
wire  signed [23:0] tmp_124_fu_4484_p1;
wire   [23:0] grp_fu_4979_p3;
wire   [15:0] tmp_124_fu_4484_p4;
wire  signed [23:0] tmp_126_fu_4504_p1;
wire   [23:0] grp_fu_4988_p3;
wire   [15:0] tmp_126_fu_4504_p4;
wire  signed [23:0] tmp_127_fu_4521_p1;
wire   [23:0] grp_fu_4997_p3;
wire   [15:0] tmp_127_fu_4521_p4;
wire  signed [23:0] trunc_ln_fu_4541_p1;
wire   [23:0] grp_fu_5006_p3;
wire  signed [15:0] trunc_ln_fu_4541_p4;
wire  signed [16:0] sext_ln103_fu_4550_p1;
wire  signed [16:0] conv_i_i16_i86_i144_fu_4538_p1;
wire   [16:0] add_ln103_fu_4554_p2;
wire   [0:0] tmp_128_fu_4560_p3;
wire   [15:0] add_ln103_2_fu_4572_p2;
wire   [7:0] grp_fu_4586_p0;
wire   [7:0] grp_fu_4586_p1;
wire   [9:0] grp_fu_4586_p2;
wire   [7:0] grp_fu_4595_p0;
wire   [7:0] grp_fu_4595_p1;
wire   [9:0] grp_fu_4595_p2;
wire   [7:0] grp_fu_4604_p0;
wire   [7:0] grp_fu_4604_p1;
wire   [9:0] grp_fu_4604_p2;
wire   [7:0] grp_fu_4613_p0;
wire   [8:0] grp_fu_4613_p1;
wire   [10:0] grp_fu_4613_p2;
wire   [7:0] grp_fu_4622_p0;
wire   [8:0] grp_fu_4622_p1;
wire   [10:0] grp_fu_4622_p2;
wire   [7:0] grp_fu_4631_p0;
wire   [8:0] grp_fu_4631_p1;
wire   [10:0] grp_fu_4631_p2;
wire   [7:0] grp_fu_4639_p0;
wire   [9:0] grp_fu_4639_p1;
wire   [11:0] grp_fu_4639_p2;
wire   [7:0] grp_fu_4648_p0;
wire   [9:0] grp_fu_4648_p1;
wire   [11:0] grp_fu_4648_p2;
wire   [7:0] grp_fu_4656_p0;
wire   [9:0] grp_fu_4656_p1;
wire   [11:0] grp_fu_4656_p2;
wire   [23:0] grp_fu_4664_p2;
wire   [23:0] grp_fu_4673_p2;
wire   [23:0] grp_fu_4682_p2;
wire   [23:0] grp_fu_4691_p2;
wire   [23:0] grp_fu_4700_p2;
wire   [23:0] grp_fu_4709_p2;
wire   [23:0] grp_fu_4718_p2;
wire   [23:0] grp_fu_4727_p2;
wire   [23:0] grp_fu_4736_p2;
wire   [23:0] grp_fu_4745_p2;
wire   [23:0] grp_fu_4754_p2;
wire   [23:0] grp_fu_4763_p2;
wire   [23:0] grp_fu_4772_p2;
wire   [23:0] grp_fu_4781_p2;
wire   [23:0] grp_fu_4790_p2;
wire   [23:0] grp_fu_4799_p2;
wire   [23:0] grp_fu_4808_p2;
wire   [23:0] grp_fu_4817_p2;
wire   [23:0] grp_fu_4826_p2;
wire   [23:0] grp_fu_4835_p2;
wire   [23:0] grp_fu_4844_p2;
wire   [23:0] grp_fu_4853_p2;
wire   [23:0] grp_fu_4862_p2;
wire   [23:0] grp_fu_4871_p2;
wire   [23:0] grp_fu_4880_p2;
wire   [23:0] grp_fu_4889_p2;
wire   [23:0] grp_fu_4898_p2;
wire   [23:0] grp_fu_4907_p2;
wire   [23:0] grp_fu_4916_p2;
wire   [23:0] grp_fu_4925_p2;
wire   [23:0] grp_fu_4934_p2;
wire   [23:0] grp_fu_4943_p2;
wire   [23:0] grp_fu_4952_p2;
wire   [23:0] grp_fu_4961_p2;
wire   [23:0] grp_fu_4970_p2;
wire   [23:0] grp_fu_4979_p2;
wire   [23:0] grp_fu_4988_p2;
wire   [23:0] grp_fu_4997_p2;
wire   [23:0] grp_fu_5006_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage15;
reg    ap_idle_pp0_0to0;
reg   [20:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [10:0] grp_fu_4639_p00;
wire   [16:0] mul_ln101_40_fu_1864_p00;
wire   [16:0] mul_ln101_41_fu_1934_p00;
wire   [16:0] mul_ln101_42_fu_2082_p00;
wire   [18:0] mul_ln101_46_fu_2186_p00;
wire   [18:0] mul_ln101_47_fu_2267_p00;
wire   [18:0] mul_ln101_48_fu_2342_p00;
wire   [18:0] mul_ln101_49_fu_2427_p00;
wire   [20:0] mul_ln101_53_fu_2490_p00;
wire   [20:0] mul_ln101_54_fu_2547_p00;
wire   [20:0] mul_ln101_55_fu_2600_p00;
wire   [20:0] mul_ln101_56_fu_3071_p00;
wire   [20:0] mul_ln101_57_fu_3132_p00;
wire   [20:0] mul_ln101_58_fu_3203_p00;
wire   [20:0] mul_ln101_59_fu_3261_p00;
wire   [22:0] mul_ln101_63_fu_3335_p00;
wire   [22:0] mul_ln101_64_fu_3401_p00;
wire   [22:0] mul_ln101_65_fu_3477_p00;
wire   [16:0] mul_ln95_fu_1983_p00;
wire   [1:0] grp_fu_1633_p1;
wire   [1:0] grp_fu_1633_p3;
wire  signed [1:0] grp_fu_1633_p5;
wire  signed [1:0] grp_fu_1652_p1;
wire   [1:0] grp_fu_1652_p3;
wire   [1:0] grp_fu_1652_p5;
wire   [1:0] grp_fu_1671_p1;
wire  signed [1:0] grp_fu_1671_p3;
wire   [1:0] grp_fu_1671_p5;
wire   [1:0] tmp_19_fu_2631_p1;
wire   [1:0] tmp_19_fu_2631_p3;
wire  signed [1:0] tmp_19_fu_2631_p5;
wire  signed [1:0] tmp_20_fu_2658_p1;
wire   [1:0] tmp_20_fu_2658_p3;
wire   [1:0] tmp_20_fu_2658_p5;
wire   [1:0] tmp_21_fu_2689_p1;
wire  signed [1:0] tmp_21_fu_2689_p3;
wire   [1:0] tmp_21_fu_2689_p5;
wire   [1:0] tmp_22_fu_2706_p1;
wire   [1:0] tmp_22_fu_2706_p3;
wire  signed [1:0] tmp_22_fu_2706_p5;
wire  signed [1:0] tmp_23_fu_2723_p1;
wire   [1:0] tmp_23_fu_2723_p3;
wire   [1:0] tmp_23_fu_2723_p5;
wire   [1:0] tmp_24_fu_2740_p1;
wire  signed [1:0] tmp_24_fu_2740_p3;
wire   [1:0] tmp_24_fu_2740_p5;
wire   [1:0] tmp_25_fu_2757_p1;
wire   [1:0] tmp_25_fu_2757_p3;
wire  signed [1:0] tmp_25_fu_2757_p5;
wire  signed [1:0] tmp_26_fu_2774_p1;
wire   [1:0] tmp_26_fu_2774_p3;
wire   [1:0] tmp_26_fu_2774_p5;
wire   [1:0] tmp_27_fu_2791_p1;
wire  signed [1:0] tmp_27_fu_2791_p3;
wire   [1:0] tmp_27_fu_2791_p5;
wire   [1:0] tmp_28_fu_2808_p1;
wire   [1:0] tmp_28_fu_2808_p3;
wire  signed [1:0] tmp_28_fu_2808_p5;
wire  signed [1:0] tmp_29_fu_2825_p1;
wire   [1:0] tmp_29_fu_2825_p3;
wire   [1:0] tmp_29_fu_2825_p5;
wire   [1:0] tmp_30_fu_2842_p1;
wire  signed [1:0] tmp_30_fu_2842_p3;
wire   [1:0] tmp_30_fu_2842_p5;
wire   [1:0] tmp_31_fu_2859_p1;
wire   [1:0] tmp_31_fu_2859_p3;
wire  signed [1:0] tmp_31_fu_2859_p5;
wire  signed [1:0] tmp_32_fu_2876_p1;
wire   [1:0] tmp_32_fu_2876_p3;
wire   [1:0] tmp_32_fu_2876_p5;
wire   [1:0] tmp_33_fu_2893_p1;
wire  signed [1:0] tmp_33_fu_2893_p3;
wire   [1:0] tmp_33_fu_2893_p5;
wire   [1:0] tmp_34_fu_2910_p1;
wire   [1:0] tmp_34_fu_2910_p3;
wire  signed [1:0] tmp_34_fu_2910_p5;
wire  signed [1:0] tmp_35_fu_2927_p1;
wire   [1:0] tmp_35_fu_2927_p3;
wire   [1:0] tmp_35_fu_2927_p5;
wire   [1:0] tmp_36_fu_2944_p1;
wire  signed [1:0] tmp_36_fu_2944_p3;
wire   [1:0] tmp_36_fu_2944_p5;
wire   [1:0] tmp_37_fu_2961_p1;
wire   [1:0] tmp_37_fu_2961_p3;
wire  signed [1:0] tmp_37_fu_2961_p5;
wire  signed [1:0] tmp_38_fu_2981_p1;
wire   [1:0] tmp_38_fu_2981_p3;
wire   [1:0] tmp_38_fu_2981_p5;
wire   [1:0] tmp_39_fu_3027_p1;
wire  signed [1:0] tmp_39_fu_3027_p3;
wire   [1:0] tmp_39_fu_3027_p5;
wire   [1:0] tmp_57_fu_3595_p1;
wire  signed [1:0] tmp_57_fu_3595_p3;
wire   [1:0] tmp_57_fu_3595_p5;
wire   [1:0] tmp_58_fu_3614_p1;
wire   [1:0] tmp_58_fu_3614_p3;
wire  signed [1:0] tmp_58_fu_3614_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 y_fu_284 = 8'd0;
#0 n_fu_288 = 4'd0;
#0 indvar_flatten44_fu_292 = 11'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U136(
    .din0(OutPadConv3_q0),
    .din1(OutPadConv3_1_q0),
    .din2(OutPadConv3_2_q0),
    .def(grp_fu_1633_p7),
    .sel(trunc_ln95_reg_5991),
    .dout(grp_fu_1633_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U137(
    .din0(OutPadConv3_q0),
    .din1(OutPadConv3_1_q0),
    .din2(OutPadConv3_2_q0),
    .def(grp_fu_1652_p7),
    .sel(trunc_ln95_reg_5991),
    .dout(grp_fu_1652_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U138(
    .din0(OutPadConv3_q0),
    .din1(OutPadConv3_1_q0),
    .din2(OutPadConv3_2_q0),
    .def(grp_fu_1671_p7),
    .sel(trunc_ln95_reg_5991),
    .dout(grp_fu_1671_p9)
);

CNN_urem_8ns_3ns_2_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_8ns_3ns_2_12_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_fu_1760_p3),
    .din1(grp_fu_1848_p1),
    .ce(1'b1),
    .dout(grp_fu_1848_p2)
);

CNN_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U140(
    .din0(mul_ln101_40_fu_1864_p0),
    .din1(mul_ln101_40_fu_1864_p1),
    .dout(mul_ln101_40_fu_1864_p2)
);

CNN_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U141(
    .din0(mul_ln101_41_fu_1934_p0),
    .din1(mul_ln101_41_fu_1934_p1),
    .dout(mul_ln101_41_fu_1934_p2)
);

CNN_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U142(
    .din0(mul_ln95_fu_1983_p0),
    .din1(mul_ln95_fu_1983_p1),
    .dout(mul_ln95_fu_1983_p2)
);

CNN_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U143(
    .din0(mul_ln101_42_fu_2082_p0),
    .din1(mul_ln101_42_fu_2082_p1),
    .dout(mul_ln101_42_fu_2082_p2)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U144(
    .din0(mul_ln101_46_fu_2186_p0),
    .din1(mul_ln101_46_fu_2186_p1),
    .dout(mul_ln101_46_fu_2186_p2)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U145(
    .din0(mul_ln101_47_fu_2267_p0),
    .din1(mul_ln101_47_fu_2267_p1),
    .dout(mul_ln101_47_fu_2267_p2)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U146(
    .din0(mul_ln101_48_fu_2342_p0),
    .din1(mul_ln101_48_fu_2342_p1),
    .dout(mul_ln101_48_fu_2342_p2)
);

CNN_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U147(
    .din0(mul_ln101_49_fu_2427_p0),
    .din1(mul_ln101_49_fu_2427_p1),
    .dout(mul_ln101_49_fu_2427_p2)
);

CNN_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U148(
    .din0(mul_ln101_53_fu_2490_p0),
    .din1(mul_ln101_53_fu_2490_p1),
    .dout(mul_ln101_53_fu_2490_p2)
);

CNN_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U149(
    .din0(mul_ln101_54_fu_2547_p0),
    .din1(mul_ln101_54_fu_2547_p1),
    .dout(mul_ln101_54_fu_2547_p2)
);

CNN_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U150(
    .din0(mul_ln101_55_fu_2600_p0),
    .din1(mul_ln101_55_fu_2600_p1),
    .dout(mul_ln101_55_fu_2600_p2)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U151(
    .din0(OutPadConv3_load_reg_5281),
    .din1(OutPadConv3_1_load_reg_5286),
    .din2(OutPadConv3_2_load_reg_5291),
    .def(tmp_19_fu_2631_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_19_fu_2631_p9)
);

CNN_mul_16s_16s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_16s_16s_24_1_1_U152(
    .din0(tmp_19_fu_2631_p9),
    .din1(reg_1700),
    .dout(mul_ln101_fu_2652_p2)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U153(
    .din0(OutPadConv3_load_1_reg_5162),
    .din1(OutPadConv3_1_load_1_reg_5167),
    .din2(OutPadConv3_2_load_1_reg_5172),
    .def(tmp_20_fu_2658_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_20_fu_2658_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U154(
    .din0(OutPadConv3_load_2_reg_5236),
    .din1(OutPadConv3_1_load_2_reg_5241),
    .din2(OutPadConv3_2_load_2_reg_5246),
    .def(tmp_21_fu_2689_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_21_fu_2689_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U155(
    .din0(OutPadConv3_load_3_reg_5296),
    .din1(OutPadConv3_1_load_3_reg_5301),
    .din2(OutPadConv3_2_load_3_reg_5306),
    .def(tmp_22_fu_2706_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_22_fu_2706_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U156(
    .din0(OutPadConv3_load_4_reg_5366),
    .din1(OutPadConv3_1_load_4_reg_5371),
    .din2(OutPadConv3_2_load_4_reg_5376),
    .def(tmp_23_fu_2723_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_23_fu_2723_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U157(
    .din0(OutPadConv3_load_5_reg_5381),
    .din1(OutPadConv3_1_load_5_reg_5386),
    .din2(OutPadConv3_2_load_5_reg_5391),
    .def(tmp_24_fu_2740_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_24_fu_2740_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U158(
    .din0(OutPadConv3_load_6_reg_5461),
    .din1(OutPadConv3_1_load_6_reg_5466),
    .din2(OutPadConv3_2_load_6_reg_5471),
    .def(tmp_25_fu_2757_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_25_fu_2757_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U159(
    .din0(OutPadConv3_load_7_reg_5476),
    .din1(OutPadConv3_1_load_7_reg_5481),
    .din2(OutPadConv3_2_load_7_reg_5486),
    .def(tmp_26_fu_2774_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_26_fu_2774_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U160(
    .din0(OutPadConv3_load_8_reg_5556),
    .din1(OutPadConv3_1_load_8_reg_5561),
    .din2(OutPadConv3_2_load_8_reg_5566),
    .def(tmp_27_fu_2791_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_27_fu_2791_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U161(
    .din0(OutPadConv3_load_9_reg_5571),
    .din1(OutPadConv3_1_load_9_reg_5576),
    .din2(OutPadConv3_2_load_9_reg_5581),
    .def(tmp_28_fu_2808_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_28_fu_2808_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U162(
    .din0(OutPadConv3_load_10_reg_5657),
    .din1(OutPadConv3_1_load_10_reg_5662),
    .din2(OutPadConv3_2_load_10_reg_5667),
    .def(tmp_29_fu_2825_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_29_fu_2825_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U163(
    .din0(OutPadConv3_load_11_reg_5672),
    .din1(OutPadConv3_1_load_11_reg_5677),
    .din2(OutPadConv3_2_load_11_reg_5682),
    .def(tmp_30_fu_2842_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_30_fu_2842_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U164(
    .din0(OutPadConv3_load_12_reg_5742),
    .din1(OutPadConv3_1_load_12_reg_5747),
    .din2(OutPadConv3_2_load_12_reg_5752),
    .def(tmp_31_fu_2859_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_31_fu_2859_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U165(
    .din0(OutPadConv3_load_13_reg_5757),
    .din1(OutPadConv3_1_load_13_reg_5762),
    .din2(OutPadConv3_2_load_13_reg_5767),
    .def(tmp_32_fu_2876_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_32_fu_2876_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U166(
    .din0(OutPadConv3_load_14_reg_5827),
    .din1(OutPadConv3_1_load_14_reg_5832),
    .din2(OutPadConv3_2_load_14_reg_5837),
    .def(tmp_33_fu_2893_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_33_fu_2893_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U167(
    .din0(OutPadConv3_load_15_reg_5842),
    .din1(OutPadConv3_1_load_15_reg_5847),
    .din2(OutPadConv3_2_load_15_reg_5852),
    .def(tmp_34_fu_2910_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_34_fu_2910_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U168(
    .din0(OutPadConv3_load_16_reg_5907),
    .din1(OutPadConv3_1_load_16_reg_5912),
    .din2(OutPadConv3_2_load_16_reg_5917),
    .def(tmp_35_fu_2927_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_35_fu_2927_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U169(
    .din0(OutPadConv3_load_17_reg_5922),
    .din1(OutPadConv3_1_load_17_reg_5927),
    .din2(OutPadConv3_2_load_17_reg_5932),
    .def(tmp_36_fu_2944_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_36_fu_2944_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U170(
    .din0(OutPadConv3_q1),
    .din1(OutPadConv3_1_q1),
    .din2(OutPadConv3_2_q1),
    .def(tmp_37_fu_2961_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_37_fu_2961_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U171(
    .din0(OutPadConv3_q0),
    .din1(OutPadConv3_1_q0),
    .din2(OutPadConv3_2_q0),
    .def(tmp_38_fu_2981_p7),
    .sel(trunc_ln95_fu_2627_p1),
    .dout(tmp_38_fu_2981_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U172(
    .din0(OutPadConv3_q1),
    .din1(OutPadConv3_1_q1),
    .din2(OutPadConv3_2_q1),
    .def(tmp_39_fu_3027_p7),
    .sel(trunc_ln95_reg_5991),
    .dout(tmp_39_fu_3027_p9)
);

CNN_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U173(
    .din0(mul_ln101_56_fu_3071_p0),
    .din1(mul_ln101_56_fu_3071_p1),
    .dout(mul_ln101_56_fu_3071_p2)
);

CNN_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U174(
    .din0(mul_ln101_57_fu_3132_p0),
    .din1(mul_ln101_57_fu_3132_p1),
    .dout(mul_ln101_57_fu_3132_p2)
);

CNN_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U175(
    .din0(mul_ln101_58_fu_3203_p0),
    .din1(mul_ln101_58_fu_3203_p1),
    .dout(mul_ln101_58_fu_3203_p2)
);

CNN_mul_10ns_12ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 21 ))
mul_10ns_12ns_21_1_1_U176(
    .din0(mul_ln101_59_fu_3261_p0),
    .din1(mul_ln101_59_fu_3261_p1),
    .dout(mul_ln101_59_fu_3261_p2)
);

CNN_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U177(
    .din0(mul_ln101_63_fu_3335_p0),
    .din1(mul_ln101_63_fu_3335_p1),
    .dout(mul_ln101_63_fu_3335_p2)
);

CNN_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U178(
    .din0(mul_ln101_64_fu_3401_p0),
    .din1(mul_ln101_64_fu_3401_p1),
    .dout(mul_ln101_64_fu_3401_p2)
);

CNN_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U179(
    .din0(mul_ln101_65_fu_3477_p0),
    .din1(mul_ln101_65_fu_3477_p1),
    .dout(mul_ln101_65_fu_3477_p2)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U180(
    .din0(OutPadConv3_q0),
    .din1(OutPadConv3_1_q0),
    .din2(OutPadConv3_2_q0),
    .def(tmp_57_fu_3595_p7),
    .sel(trunc_ln95_reg_5991),
    .dout(tmp_57_fu_3595_p9)
);

(* dissolve_hierarchy = "yes" *) CNN_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U181(
    .din0(OutPadConv3_q0),
    .din1(OutPadConv3_1_q0),
    .din2(OutPadConv3_2_q0),
    .def(tmp_58_fu_3614_p7),
    .sel(trunc_ln95_reg_5991),
    .dout(tmp_58_fu_3614_p9)
);

CNN_am_addmul_8ns_8ns_10ns_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 19 ))
am_addmul_8ns_8ns_10ns_19_4_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4586_p0),
    .din1(grp_fu_4586_p1),
    .din2(grp_fu_4586_p2),
    .ce(1'b1),
    .dout(grp_fu_4586_p3)
);

CNN_am_addmul_8ns_8ns_10ns_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 19 ))
am_addmul_8ns_8ns_10ns_19_4_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4595_p0),
    .din1(grp_fu_4595_p1),
    .din2(grp_fu_4595_p2),
    .ce(1'b1),
    .dout(grp_fu_4595_p3)
);

CNN_am_addmul_8ns_8ns_10ns_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 19 ))
am_addmul_8ns_8ns_10ns_19_4_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4604_p0),
    .din1(grp_fu_4604_p1),
    .din2(grp_fu_4604_p2),
    .ce(1'b1),
    .dout(grp_fu_4604_p3)
);

CNN_am_addmul_8ns_9ns_11ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
am_addmul_8ns_9ns_11ns_21_4_1_U185(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4613_p0),
    .din1(grp_fu_4613_p1),
    .din2(grp_fu_4613_p2),
    .ce(1'b1),
    .dout(grp_fu_4613_p3)
);

CNN_am_addmul_8ns_9ns_11ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
am_addmul_8ns_9ns_11ns_21_4_1_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4622_p0),
    .din1(grp_fu_4622_p1),
    .din2(grp_fu_4622_p2),
    .ce(1'b1),
    .dout(grp_fu_4622_p3)
);

CNN_am_addmul_8ns_9ns_11ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
am_addmul_8ns_9ns_11ns_21_4_1_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4631_p0),
    .din1(grp_fu_4631_p1),
    .din2(grp_fu_4631_p2),
    .ce(1'b1),
    .dout(grp_fu_4631_p3)
);

CNN_am_addmul_8ns_10ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
am_addmul_8ns_10ns_12ns_23_4_1_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4639_p0),
    .din1(grp_fu_4639_p1),
    .din2(grp_fu_4639_p2),
    .ce(1'b1),
    .dout(grp_fu_4639_p3)
);

CNN_am_addmul_8ns_10ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
am_addmul_8ns_10ns_12ns_23_4_1_U189(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4648_p0),
    .din1(grp_fu_4648_p1),
    .din2(grp_fu_4648_p2),
    .ce(1'b1),
    .dout(grp_fu_4648_p3)
);

CNN_am_addmul_8ns_10ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
am_addmul_8ns_10ns_12ns_23_4_1_U190(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4656_p0),
    .din1(grp_fu_4656_p1),
    .din2(grp_fu_4656_p2),
    .ce(1'b1),
    .dout(grp_fu_4656_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_20_fu_2658_p9),
    .din1(reg_1690),
    .din2(grp_fu_4664_p2),
    .ce(1'b1),
    .dout(grp_fu_4664_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_21_reg_6011),
    .din1(reg_1695),
    .din2(grp_fu_4673_p2),
    .ce(1'b1),
    .dout(grp_fu_4673_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_22_reg_6016),
    .din1(reg_1705),
    .din2(grp_fu_4682_p2),
    .ce(1'b1),
    .dout(grp_fu_4682_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_23_reg_6021),
    .din1(reg_1709),
    .din2(grp_fu_4691_p2),
    .ce(1'b1),
    .dout(grp_fu_4691_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_24_reg_6026),
    .din1(Weights_load_53_reg_5266),
    .din2(grp_fu_4700_p2),
    .ce(1'b1),
    .dout(grp_fu_4700_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_25_reg_6031),
    .din1(reg_1713),
    .din2(grp_fu_4709_p2),
    .ce(1'b1),
    .dout(grp_fu_4709_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U197(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_reg_6036),
    .din1(Weights_load_55_reg_5351),
    .din2(grp_fu_4718_p2),
    .ce(1'b1),
    .dout(grp_fu_4718_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U198(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_27_reg_6041),
    .din1(Weights_load_56_reg_5441),
    .din2(grp_fu_4727_p2),
    .ce(1'b1),
    .dout(grp_fu_4727_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U199(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_28_reg_6046),
    .din1(Weights_load_57_reg_5446),
    .din2(grp_fu_4736_p2),
    .ce(1'b1),
    .dout(grp_fu_4736_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_29_reg_6051),
    .din1(Weights_load_58_reg_5536),
    .din2(grp_fu_4745_p2),
    .ce(1'b1),
    .dout(grp_fu_4745_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U201(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_30_reg_6056),
    .din1(Weights_load_59_reg_5541),
    .din2(grp_fu_4754_p2),
    .ce(1'b1),
    .dout(grp_fu_4754_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_31_reg_6061),
    .din1(Weights_load_60_reg_5631),
    .din2(grp_fu_4763_p2),
    .ce(1'b1),
    .dout(grp_fu_4763_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U203(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_32_reg_6066),
    .din1(Weights_load_61_reg_5636),
    .din2(grp_fu_4772_p2),
    .ce(1'b1),
    .dout(grp_fu_4772_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U204(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_33_reg_6071),
    .din1(Weights_load_62_reg_5722),
    .din2(grp_fu_4781_p2),
    .ce(1'b1),
    .dout(grp_fu_4781_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U205(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_34_reg_6076),
    .din1(Weights_load_63_reg_5727),
    .din2(grp_fu_4790_p2),
    .ce(1'b1),
    .dout(grp_fu_4790_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U206(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_35_reg_6081),
    .din1(Weights_load_64_reg_5807),
    .din2(grp_fu_4799_p2),
    .ce(1'b1),
    .dout(grp_fu_4799_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U207(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_36_reg_6086),
    .din1(Weights_load_65_reg_5812),
    .din2(grp_fu_4808_p2),
    .ce(1'b1),
    .dout(grp_fu_4808_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U208(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_37_reg_6091),
    .din1(Weights_load_66_reg_5892),
    .din2(grp_fu_4817_p2),
    .ce(1'b1),
    .dout(grp_fu_4817_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U209(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_38_reg_6096),
    .din1(Weights_load_67_reg_5897),
    .din2(grp_fu_4826_p2),
    .ce(1'b1),
    .dout(grp_fu_4826_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_39_reg_6141),
    .din1(Weights_load_68_reg_5977),
    .din2(grp_fu_4835_p2),
    .ce(1'b1),
    .dout(grp_fu_4835_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_40_reg_6146),
    .din1(Weights_q0),
    .din2(grp_fu_4844_p2),
    .ce(1'b1),
    .dout(grp_fu_4844_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_41_reg_6201),
    .din1(Weights_q1),
    .din2(grp_fu_4853_p2),
    .ce(1'b1),
    .dout(grp_fu_4853_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_42_reg_6206),
    .din1(reg_1690),
    .din2(grp_fu_4862_p2),
    .ce(1'b1),
    .dout(grp_fu_4862_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_43_reg_6261),
    .din1(reg_1690),
    .din2(grp_fu_4871_p2),
    .ce(1'b1),
    .dout(grp_fu_4871_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U215(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_44_reg_6266_pp0_iter1_reg),
    .din1(reg_1695),
    .din2(grp_fu_4880_p2),
    .ce(1'b1),
    .dout(grp_fu_4880_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U216(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_45_reg_6321_pp0_iter1_reg),
    .din1(reg_1690),
    .din2(grp_fu_4889_p2),
    .ce(1'b1),
    .dout(grp_fu_4889_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U217(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_46_reg_6326_pp0_iter1_reg),
    .din1(reg_1700),
    .din2(grp_fu_4898_p2),
    .ce(1'b1),
    .dout(grp_fu_4898_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U218(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_47_reg_6376_pp0_iter1_reg),
    .din1(reg_1695),
    .din2(grp_fu_4907_p2),
    .ce(1'b1),
    .dout(grp_fu_4907_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U219(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_48_reg_6381_pp0_iter1_reg),
    .din1(reg_1705),
    .din2(grp_fu_4916_p2),
    .ce(1'b1),
    .dout(grp_fu_4916_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U220(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_49_reg_6436_pp0_iter1_reg),
    .din1(reg_1709),
    .din2(grp_fu_4925_p2),
    .ce(1'b1),
    .dout(grp_fu_4925_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U221(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_50_reg_6441_pp0_iter1_reg),
    .din1(reg_1713),
    .din2(grp_fu_4934_p2),
    .ce(1'b1),
    .dout(grp_fu_4934_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U222(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_51_reg_6496_pp0_iter1_reg),
    .din1(Weights_load_80_reg_6981),
    .din2(grp_fu_4943_p2),
    .ce(1'b1),
    .dout(grp_fu_4943_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U223(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_52_reg_6501_pp0_iter1_reg),
    .din1(Weights_load_81_reg_6986),
    .din2(grp_fu_4952_p2),
    .ce(1'b1),
    .dout(grp_fu_4952_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U224(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_53_reg_6551_pp0_iter1_reg),
    .din1(Weights_load_82_reg_7016),
    .din2(grp_fu_4961_p2),
    .ce(1'b1),
    .dout(grp_fu_4961_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U225(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_54_reg_6556_pp0_iter1_reg),
    .din1(Weights_load_83_reg_7021),
    .din2(grp_fu_4970_p2),
    .ce(1'b1),
    .dout(grp_fu_4970_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U226(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_55_reg_6606_pp0_iter1_reg),
    .din1(Weights_load_84_reg_7046),
    .din2(grp_fu_4979_p2),
    .ce(1'b1),
    .dout(grp_fu_4979_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_56_reg_6611_pp0_iter1_reg),
    .din1(Weights_load_85_reg_7051),
    .din2(grp_fu_4988_p2),
    .ce(1'b1),
    .dout(grp_fu_4988_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_57_reg_6661_pp0_iter2_reg),
    .din1(Weights_load_86_reg_7076),
    .din2(grp_fu_4997_p2),
    .ce(1'b1),
    .dout(grp_fu_4997_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U229(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_58_reg_6666_pp0_iter2_reg),
    .din1(Weights_load_87_reg_7081),
    .din2(grp_fu_5006_p2),
    .ce(1'b1),
    .dout(grp_fu_5006_p3)
);

CNN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage20),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage20)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage15))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln93_fu_1736_p2 == 1'd0))) begin
            indvar_flatten44_fu_292 <= add_ln93_fu_1742_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten44_fu_292 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln93_fu_1736_p2 == 1'd0))) begin
            n_fu_288 <= select_ln93_1_fu_1774_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_288 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        reg_1690 <= Weights_q0;
    end else if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_1690 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        reg_1695 <= Weights_q1;
    end else if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_1695 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        reg_1700 <= Weights_q0;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        reg_1700 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        reg_1713 <= Weights_q0;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        reg_1713 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln93_fu_1736_p2 == 1'd0))) begin
            y_fu_284 <= add_ln101_fu_1854_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_284 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv3_1_load_10_reg_5662 <= OutPadConv3_1_q1;
        OutPadConv3_1_load_11_reg_5677 <= OutPadConv3_1_q0;
        OutPadConv3_2_load_10_reg_5667 <= OutPadConv3_2_q1;
        OutPadConv3_2_load_11_reg_5682 <= OutPadConv3_2_q0;
        OutPadConv3_load_10_reg_5657 <= OutPadConv3_q1;
        OutPadConv3_load_11_reg_5672 <= OutPadConv3_q0;
        Weights_load_60_reg_5631 <= Weights_q1;
        Weights_load_61_reg_5636 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv3_1_load_12_reg_5747 <= OutPadConv3_1_q1;
        OutPadConv3_1_load_13_reg_5762 <= OutPadConv3_1_q0;
        OutPadConv3_2_load_12_reg_5752 <= OutPadConv3_2_q1;
        OutPadConv3_2_load_13_reg_5767 <= OutPadConv3_2_q0;
        OutPadConv3_load_12_reg_5742 <= OutPadConv3_q1;
        OutPadConv3_load_13_reg_5757 <= OutPadConv3_q0;
        Weights_load_62_reg_5722 <= Weights_q1;
        Weights_load_63_reg_5727 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv3_1_load_14_reg_5832 <= OutPadConv3_1_q1;
        OutPadConv3_1_load_15_reg_5847 <= OutPadConv3_1_q0;
        OutPadConv3_2_load_14_reg_5837 <= OutPadConv3_2_q1;
        OutPadConv3_2_load_15_reg_5852 <= OutPadConv3_2_q0;
        OutPadConv3_load_14_reg_5827 <= OutPadConv3_q1;
        OutPadConv3_load_15_reg_5842 <= OutPadConv3_q0;
        Weights_load_64_reg_5807 <= Weights_q1;
        Weights_load_65_reg_5812 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv3_1_load_16_reg_5912 <= OutPadConv3_1_q1;
        OutPadConv3_1_load_17_reg_5927 <= OutPadConv3_1_q0;
        OutPadConv3_2_load_16_reg_5917 <= OutPadConv3_2_q1;
        OutPadConv3_2_load_17_reg_5932 <= OutPadConv3_2_q0;
        OutPadConv3_load_16_reg_5907 <= OutPadConv3_q1;
        OutPadConv3_load_17_reg_5922 <= OutPadConv3_q0;
        Weights_load_66_reg_5892 <= Weights_q1;
        Weights_load_67_reg_5897 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv3_1_load_1_reg_5167 <= OutPadConv3_1_q0;
        OutPadConv3_2_load_1_reg_5172 <= OutPadConv3_2_q0;
        OutPadConv3_load_1_reg_5162 <= OutPadConv3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv3_1_load_2_reg_5241 <= OutPadConv3_1_q0;
        OutPadConv3_2_load_2_reg_5246 <= OutPadConv3_2_q0;
        OutPadConv3_load_2_reg_5236 <= OutPadConv3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv3_1_load_3_reg_5301 <= OutPadConv3_1_q0;
        OutPadConv3_1_load_reg_5286 <= OutPadConv3_1_q1;
        OutPadConv3_2_load_3_reg_5306 <= OutPadConv3_2_q0;
        OutPadConv3_2_load_reg_5291 <= OutPadConv3_2_q1;
        OutPadConv3_load_3_reg_5296 <= OutPadConv3_q0;
        OutPadConv3_load_reg_5281 <= OutPadConv3_q1;
        Weights_load_53_reg_5266 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv3_1_load_4_reg_5371 <= OutPadConv3_1_q1;
        OutPadConv3_1_load_5_reg_5386 <= OutPadConv3_1_q0;
        OutPadConv3_2_load_4_reg_5376 <= OutPadConv3_2_q1;
        OutPadConv3_2_load_5_reg_5391 <= OutPadConv3_2_q0;
        OutPadConv3_load_4_reg_5366 <= OutPadConv3_q1;
        OutPadConv3_load_5_reg_5381 <= OutPadConv3_q0;
        Weights_load_55_reg_5351 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv3_1_load_6_reg_5466 <= OutPadConv3_1_q1;
        OutPadConv3_1_load_7_reg_5481 <= OutPadConv3_1_q0;
        OutPadConv3_2_load_6_reg_5471 <= OutPadConv3_2_q1;
        OutPadConv3_2_load_7_reg_5486 <= OutPadConv3_2_q0;
        OutPadConv3_load_6_reg_5461 <= OutPadConv3_q1;
        OutPadConv3_load_7_reg_5476 <= OutPadConv3_q0;
        Weights_load_56_reg_5441 <= Weights_q1;
        Weights_load_57_reg_5446 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv3_1_load_8_reg_5561 <= OutPadConv3_1_q1;
        OutPadConv3_1_load_9_reg_5576 <= OutPadConv3_1_q0;
        OutPadConv3_2_load_8_reg_5566 <= OutPadConv3_2_q1;
        OutPadConv3_2_load_9_reg_5581 <= OutPadConv3_2_q0;
        OutPadConv3_load_8_reg_5556 <= OutPadConv3_q1;
        OutPadConv3_load_9_reg_5571 <= OutPadConv3_q0;
        Weights_load_58_reg_5536 <= Weights_q1;
        Weights_load_59_reg_5541 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_load_48_reg_7091 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Weights_load_68_reg_5977 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        Weights_load_80_reg_6981 <= Weights_q1;
        Weights_load_81_reg_6986 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        Weights_load_82_reg_7016 <= Weights_q1;
        Weights_load_83_reg_7021 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        Weights_load_84_reg_7046 <= Weights_q1;
        Weights_load_85_reg_7051 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        Weights_load_86_reg_7076 <= Weights_q1;
        Weights_load_87_reg_7081 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        add_ln103_1_reg_6541 <= add_ln103_1_fu_3493_p2;
        add_ln103_1_reg_6541_pp0_iter1_reg <= add_ln103_1_reg_6541;
        tmp_125_reg_6536 <= {{mul_ln101_65_fu_3477_p2[22:13]}};
        tmp_51_reg_6496_pp0_iter1_reg <= tmp_51_reg_6496;
        tmp_52_reg_6501_pp0_iter1_reg <= tmp_52_reg_6501;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_reg_5061[9 : 3] <= empty_fu_1806_p2[9 : 3];
        empty_reg_5061_pp0_iter1_reg[9 : 3] <= empty_reg_5061[9 : 3];
        icmp_ln93_reg_5036 <= icmp_ln93_fu_1736_p2;
        icmp_ln93_reg_5036_pp0_iter1_reg <= icmp_ln93_reg_5036;
        select_ln93_1_reg_5050 <= select_ln93_1_fu_1774_p3;
        select_ln93_1_reg_5050_pp0_iter1_reg <= select_ln93_1_reg_5050;
        select_ln93_reg_5040 <= select_ln93_fu_1760_p3;
        tmp_111_reg_7097 <= {{tmp_111_fu_4283_p1[23:8]}};
        tmp_57_reg_6661 <= tmp_57_fu_3595_p9;
        tmp_57_reg_6661_pp0_iter2_reg <= tmp_57_reg_6661;
        tmp_58_reg_6666 <= tmp_58_fu_3614_p9;
        tmp_58_reg_6666_pp0_iter2_reg <= tmp_58_reg_6666;
        tmp_77_reg_6651 <= {{tmp_77_fu_3583_p1[23:8]}};
        tmp_reg_5056[8 : 5] <= tmp_fu_1782_p3[8 : 5];
        tmp_s_reg_5111 <= {{empty_fu_1806_p2[8:3]}};
        zext_ln95_2_reg_5117[7 : 0] <= zext_ln95_2_fu_1844_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_1705 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        reg_1709 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_100_reg_5967 <= {{mul_ln101_55_fu_2600_p2[20:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_103_reg_6181 <= {{mul_ln101_56_fu_3071_p2[20:12]}};
        tmp_39_reg_6141 <= tmp_39_fu_3027_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_105_reg_6241 <= {{mul_ln101_57_fu_3132_p2[20:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_108_reg_6301 <= {{mul_ln101_58_fu_3203_p2[20:12]}};
        tmp_44_reg_6266_pp0_iter1_reg <= tmp_44_reg_6266;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_113_reg_5531 <= {{tmp_113_fu_2292_p1[22:13]}};
        tmp_80_reg_5521 <= {{mul_ln101_47_fu_2267_p2[18:11]}};
        tmp_93_reg_5526 <= {{tmp_93_fu_2283_p1[20:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_115_reg_5621 <= {{tmp_115_fu_2358_p1[22:13]}};
        tmp_118_reg_5626 <= {{tmp_118_fu_2367_p1[22:13]}};
        tmp_83_reg_5616 <= {{mul_ln101_48_fu_2342_p2[18:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_120_reg_6416 <= {{mul_ln101_63_fu_3335_p2[22:13]}};
        tmp_47_reg_6376_pp0_iter1_reg <= tmp_47_reg_6376;
        tmp_48_reg_6381_pp0_iter1_reg <= tmp_48_reg_6381;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_123_reg_6476 <= {{mul_ln101_64_fu_3401_p2[22:13]}};
        tmp_49_reg_6436_pp0_iter1_reg <= tmp_49_reg_6436;
        tmp_50_reg_6441_pp0_iter1_reg <= tmp_50_reg_6441;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_21_reg_6011 <= tmp_21_fu_2689_p9;
        tmp_22_reg_6016 <= tmp_22_fu_2706_p9;
        tmp_23_reg_6021 <= tmp_23_fu_2723_p9;
        tmp_24_reg_6026 <= tmp_24_fu_2740_p9;
        tmp_25_reg_6031 <= tmp_25_fu_2757_p9;
        tmp_26_reg_6036 <= tmp_26_fu_2774_p9;
        tmp_27_reg_6041 <= tmp_27_fu_2791_p9;
        tmp_28_reg_6046 <= tmp_28_fu_2808_p9;
        tmp_29_reg_6051 <= tmp_29_fu_2825_p9;
        tmp_30_reg_6056 <= tmp_30_fu_2842_p9;
        tmp_31_reg_6061 <= tmp_31_fu_2859_p9;
        tmp_32_reg_6066 <= tmp_32_fu_2876_p9;
        tmp_33_reg_6071 <= tmp_33_fu_2893_p9;
        tmp_34_reg_6076 <= tmp_34_fu_2910_p9;
        tmp_35_reg_6081 <= tmp_35_fu_2927_p9;
        tmp_36_reg_6086 <= tmp_36_fu_2944_p9;
        tmp_37_reg_6091 <= tmp_37_fu_2961_p9;
        tmp_38_reg_6096 <= tmp_38_fu_2981_p9;
        tmp_64_reg_6006 <= {{mul_ln101_fu_2652_p2[23:8]}};
        trunc_ln95_reg_5991 <= trunc_ln95_fu_2627_p1;
        zext_ln95_5_reg_5982[6 : 0] <= zext_ln95_5_fu_2624_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_40_reg_6146 <= grp_fu_1633_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_41_reg_6201 <= grp_fu_1652_p9;
        tmp_42_reg_6206 <= grp_fu_1671_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_43_reg_6261 <= grp_fu_1633_p9;
        tmp_44_reg_6266 <= grp_fu_1652_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_45_reg_6321 <= grp_fu_1671_p9;
        tmp_46_reg_6326 <= grp_fu_1633_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_45_reg_6321_pp0_iter1_reg <= tmp_45_reg_6321;
        tmp_46_reg_6326_pp0_iter1_reg <= tmp_46_reg_6326;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_47_reg_6376 <= grp_fu_1652_p9;
        tmp_48_reg_6381 <= grp_fu_1671_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_49_reg_6436 <= grp_fu_1633_p9;
        tmp_50_reg_6441 <= grp_fu_1652_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_51_reg_6496 <= grp_fu_1671_p9;
        tmp_52_reg_6501 <= grp_fu_1633_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        tmp_53_reg_6551 <= grp_fu_1652_p9;
        tmp_54_reg_6556 <= grp_fu_1671_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        tmp_53_reg_6551_pp0_iter1_reg <= tmp_53_reg_6551;
        tmp_54_reg_6556_pp0_iter1_reg <= tmp_54_reg_6556;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        tmp_55_reg_6606 <= grp_fu_1633_p9;
        tmp_56_reg_6611 <= grp_fu_1652_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        tmp_55_reg_6606_pp0_iter1_reg <= tmp_55_reg_6606;
        tmp_56_reg_6611_pp0_iter1_reg <= tmp_56_reg_6611;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_60_reg_5212 <= {{mul_ln95_fu_1983_p2[16:10]}};
        zext_ln95_reg_5202[7 : 0] <= zext_ln95_fu_1977_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_73_reg_5341 <= {{tmp_73_fu_2121_p1[18:11]}};
        tmp_75_reg_5346 <= {{tmp_75_fu_2130_p1[18:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_78_reg_5426 <= {{mul_ln101_46_fu_2186_p2[18:11]}};
        tmp_88_reg_5431 <= {{tmp_88_fu_2202_p1[20:12]}};
        tmp_90_reg_5436 <= {{tmp_90_fu_2211_p1[20:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_85_reg_5717 <= {{mul_ln101_49_fu_2427_p2[18:11]}};
        zext_ln95_6_reg_5651[6 : 0] <= zext_ln95_6_fu_2396_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_95_reg_5802 <= {{mul_ln101_53_fu_2490_p2[20:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_98_reg_5887 <= {{mul_ln101_54_fu_2547_p2[20:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        zext_ln95_1_reg_5154[7 : 0] <= zext_ln95_1_fu_1922_p1[7 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutConv3_ce0_local = 1'b1;
    end else begin
        OutConv3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutConv3_we0_local = 1'b1;
    end else begin
        OutConv3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        OutPadConv3_1_address0_local = zext_ln101_64_fu_3573_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        OutPadConv3_1_address0_local = zext_ln101_63_fu_3556_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        OutPadConv3_1_address0_local = zext_ln101_61_fu_3527_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        OutPadConv3_1_address0_local = zext_ln101_59_fu_3520_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        OutPadConv3_1_address0_local = zext_ln101_58_fu_3462_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        OutPadConv3_1_address0_local = zext_ln101_56_fu_3456_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        OutPadConv3_1_address0_local = zext_ln101_54_fu_3385_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        OutPadConv3_1_address0_local = zext_ln101_53_fu_3374_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        OutPadConv3_1_address0_local = zext_ln101_51_fu_3320_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        OutPadConv3_1_address0_local = zext_ln101_49_fu_3313_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutPadConv3_1_address0_local = zext_ln101_48_fu_3277_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutPadConv3_1_address0_local = zext_ln101_46_fu_3242_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        OutPadConv3_1_address0_local = zext_ln101_44_fu_3183_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        OutPadConv3_1_address0_local = zext_ln101_43_fu_3172_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutPadConv3_1_address0_local = zext_ln101_41_fu_3113_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutPadConv3_1_address0_local = zext_ln101_39_fu_3106_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        OutPadConv3_1_address0_local = zext_ln101_38_fu_3052_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        OutPadConv3_1_address0_local = zext_ln101_36_fu_3046_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        OutPadConv3_1_address0_local = zext_ln101_34_fu_3013_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv3_1_address0_local = zext_ln101_31_fu_2585_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv3_1_address0_local = zext_ln101_28_fu_2532_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv3_1_address0_local = zext_ln101_24_fu_2474_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv3_1_address0_local = zext_ln101_21_fu_2412_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv3_1_address0_local = zext_ln101_18_fu_2327_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv3_1_address0_local = zext_ln101_14_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv3_1_address0_local = zext_ln101_11_fu_2171_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv3_1_address0_local = zext_ln101_8_fu_2114_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv3_1_address0_local = zext_ln101_4_fu_2022_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv3_1_address0_local = zext_ln101_2_fu_1950_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutPadConv3_1_address0_local = zext_ln101_fu_1880_p1;
    end else begin
        OutPadConv3_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            OutPadConv3_1_address1_local = zext_ln101_33_fu_3001_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv3_1_address1_local = zext_ln101_29_fu_2578_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv3_1_address1_local = zext_ln101_26_fu_2526_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv3_1_address1_local = zext_ln101_23_fu_2463_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv3_1_address1_local = zext_ln101_19_fu_2405_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv3_1_address1_local = zext_ln101_16_fu_2321_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv3_1_address1_local = zext_ln101_13_fu_2240_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv3_1_address1_local = zext_ln101_9_fu_2164_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv3_1_address1_local = zext_ln101_6_fu_2098_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv3_1_address1_local = zext_ln95_4_fu_1999_p1;
        end else begin
            OutPadConv3_1_address1_local = 'bx;
        end
    end else begin
        OutPadConv3_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln93_reg_5036 
    == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) 
    | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) 
    & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        OutPadConv3_1_ce0_local = 1'b1;
    end else begin
        OutPadConv3_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        OutPadConv3_1_ce1_local = 1'b1;
    end else begin
        OutPadConv3_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        OutPadConv3_2_address0_local = zext_ln101_64_fu_3573_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        OutPadConv3_2_address0_local = zext_ln101_63_fu_3556_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        OutPadConv3_2_address0_local = zext_ln101_61_fu_3527_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        OutPadConv3_2_address0_local = zext_ln101_59_fu_3520_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        OutPadConv3_2_address0_local = zext_ln101_58_fu_3462_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        OutPadConv3_2_address0_local = zext_ln101_56_fu_3456_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        OutPadConv3_2_address0_local = zext_ln101_54_fu_3385_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        OutPadConv3_2_address0_local = zext_ln101_53_fu_3374_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        OutPadConv3_2_address0_local = zext_ln101_51_fu_3320_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        OutPadConv3_2_address0_local = zext_ln101_49_fu_3313_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutPadConv3_2_address0_local = zext_ln101_48_fu_3277_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutPadConv3_2_address0_local = zext_ln101_46_fu_3242_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        OutPadConv3_2_address0_local = zext_ln101_44_fu_3183_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        OutPadConv3_2_address0_local = zext_ln101_43_fu_3172_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutPadConv3_2_address0_local = zext_ln101_41_fu_3113_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutPadConv3_2_address0_local = zext_ln101_39_fu_3106_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        OutPadConv3_2_address0_local = zext_ln101_38_fu_3052_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        OutPadConv3_2_address0_local = zext_ln101_36_fu_3046_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        OutPadConv3_2_address0_local = zext_ln101_34_fu_3013_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv3_2_address0_local = zext_ln101_31_fu_2585_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv3_2_address0_local = zext_ln101_28_fu_2532_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv3_2_address0_local = zext_ln101_24_fu_2474_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv3_2_address0_local = zext_ln101_21_fu_2412_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv3_2_address0_local = zext_ln101_18_fu_2327_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv3_2_address0_local = zext_ln101_14_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv3_2_address0_local = zext_ln101_11_fu_2171_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv3_2_address0_local = zext_ln101_8_fu_2114_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv3_2_address0_local = zext_ln101_4_fu_2022_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv3_2_address0_local = zext_ln101_2_fu_1950_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutPadConv3_2_address0_local = zext_ln101_fu_1880_p1;
    end else begin
        OutPadConv3_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            OutPadConv3_2_address1_local = zext_ln101_33_fu_3001_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv3_2_address1_local = zext_ln101_29_fu_2578_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv3_2_address1_local = zext_ln101_26_fu_2526_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv3_2_address1_local = zext_ln101_23_fu_2463_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv3_2_address1_local = zext_ln101_19_fu_2405_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv3_2_address1_local = zext_ln101_16_fu_2321_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv3_2_address1_local = zext_ln101_13_fu_2240_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv3_2_address1_local = zext_ln101_9_fu_2164_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv3_2_address1_local = zext_ln101_6_fu_2098_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv3_2_address1_local = zext_ln95_4_fu_1999_p1;
        end else begin
            OutPadConv3_2_address1_local = 'bx;
        end
    end else begin
        OutPadConv3_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln93_reg_5036 
    == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) 
    | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) 
    & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        OutPadConv3_2_ce0_local = 1'b1;
    end else begin
        OutPadConv3_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        OutPadConv3_2_ce1_local = 1'b1;
    end else begin
        OutPadConv3_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        OutPadConv3_address0_local = zext_ln101_64_fu_3573_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        OutPadConv3_address0_local = zext_ln101_63_fu_3556_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        OutPadConv3_address0_local = zext_ln101_61_fu_3527_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        OutPadConv3_address0_local = zext_ln101_59_fu_3520_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        OutPadConv3_address0_local = zext_ln101_58_fu_3462_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        OutPadConv3_address0_local = zext_ln101_56_fu_3456_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        OutPadConv3_address0_local = zext_ln101_54_fu_3385_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        OutPadConv3_address0_local = zext_ln101_53_fu_3374_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        OutPadConv3_address0_local = zext_ln101_51_fu_3320_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        OutPadConv3_address0_local = zext_ln101_49_fu_3313_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutPadConv3_address0_local = zext_ln101_48_fu_3277_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutPadConv3_address0_local = zext_ln101_46_fu_3242_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        OutPadConv3_address0_local = zext_ln101_44_fu_3183_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        OutPadConv3_address0_local = zext_ln101_43_fu_3172_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutPadConv3_address0_local = zext_ln101_41_fu_3113_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutPadConv3_address0_local = zext_ln101_39_fu_3106_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        OutPadConv3_address0_local = zext_ln101_38_fu_3052_p1;
    end else if (((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        OutPadConv3_address0_local = zext_ln101_36_fu_3046_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        OutPadConv3_address0_local = zext_ln101_34_fu_3013_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv3_address0_local = zext_ln101_31_fu_2585_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv3_address0_local = zext_ln101_28_fu_2532_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv3_address0_local = zext_ln101_24_fu_2474_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv3_address0_local = zext_ln101_21_fu_2412_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv3_address0_local = zext_ln101_18_fu_2327_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv3_address0_local = zext_ln101_14_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv3_address0_local = zext_ln101_11_fu_2171_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv3_address0_local = zext_ln101_8_fu_2114_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv3_address0_local = zext_ln101_4_fu_2022_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv3_address0_local = zext_ln101_2_fu_1950_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutPadConv3_address0_local = zext_ln101_fu_1880_p1;
    end else begin
        OutPadConv3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            OutPadConv3_address1_local = zext_ln101_33_fu_3001_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv3_address1_local = zext_ln101_29_fu_2578_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv3_address1_local = zext_ln101_26_fu_2526_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv3_address1_local = zext_ln101_23_fu_2463_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv3_address1_local = zext_ln101_19_fu_2405_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv3_address1_local = zext_ln101_16_fu_2321_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv3_address1_local = zext_ln101_13_fu_2240_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv3_address1_local = zext_ln101_9_fu_2164_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv3_address1_local = zext_ln101_6_fu_2098_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv3_address1_local = zext_ln95_4_fu_1999_p1;
        end else begin
            OutPadConv3_address1_local = 'bx;
        end
    end else begin
        OutPadConv3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln93_reg_5036 
    == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) 
    | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) 
    & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln93_reg_5036 == 1'd0) & (trunc_ln95_reg_5991 == 2'd2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        OutPadConv3_ce0_local = 1'b1;
    end else begin
        OutPadConv3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        OutPadConv3_ce1_local = 1'b1;
    end else begin
        OutPadConv3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        Weights_address0_local = arrayidx23_sum_cast_fu_4261_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        Weights_address0_local = arrayidx24_sum_7_4_cast_fu_4230_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        Weights_address0_local = arrayidx24_sum_7_2_cast_fu_4190_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        Weights_address0_local = arrayidx24_sum_7_cast_fu_4146_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        Weights_address0_local = arrayidx24_sum_6_3_cast_fu_4102_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        Weights_address0_local = arrayidx24_sum_6_1_cast_fu_4058_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        Weights_address0_local = arrayidx24_sum_5_4_cast_fu_4014_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        Weights_address0_local = arrayidx24_sum_5_2_cast_fu_3970_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        Weights_address0_local = arrayidx24_sum_5_cast_fu_3926_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Weights_address0_local = arrayidx24_sum_4_3_cast_fu_3882_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_address0_local = arrayidx24_sum_4_1_cast_fu_3838_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address0_local = arrayidx24_sum_3_4_cast_fu_2521_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address0_local = arrayidx24_sum_3_2_cast_fu_2458_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address0_local = arrayidx24_sum_3_cast_fu_2391_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address0_local = arrayidx24_sum_2_3_cast_fu_2316_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address0_local = arrayidx24_sum_2_1_cast_fu_2235_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address0_local = arrayidx24_sum_1_4_cast_fu_2154_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address0_local = arrayidx24_sum_1_2_cast_fu_2068_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address0_local = arrayidx24_sum_1_cast_fu_1972_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address0_local = arrayidx24_sum_398_cast_fu_1917_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address0_local = arrayidx24_sum_286_cast_fu_1829_p1;
    end else begin
        Weights_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        Weights_address1_local = arrayidx24_sum_7_3_cast_fu_4220_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        Weights_address1_local = arrayidx24_sum_7_1_cast_fu_4180_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        Weights_address1_local = arrayidx24_sum_6_4_cast_fu_4136_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        Weights_address1_local = arrayidx24_sum_6_2_cast_fu_4092_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        Weights_address1_local = arrayidx24_sum_6_cast_fu_4048_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        Weights_address1_local = arrayidx24_sum_5_3_cast_fu_4004_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        Weights_address1_local = arrayidx24_sum_5_1_cast_fu_3960_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        Weights_address1_local = arrayidx24_sum_4_4_cast_fu_3916_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Weights_address1_local = arrayidx24_sum_4_2_cast_fu_3872_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_address1_local = arrayidx24_sum_4_cast_fu_2568_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address1_local = arrayidx24_sum_3_3_cast_fu_2511_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address1_local = arrayidx24_sum_3_1_cast_fu_2448_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address1_local = arrayidx24_sum_2_4_cast_fu_2381_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address1_local = arrayidx24_sum_2_2_cast_fu_2306_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address1_local = arrayidx24_sum_2_cast_fu_2225_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address1_local = arrayidx24_sum_1_3_cast_fu_2144_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address1_local = arrayidx24_sum_1_1_cast_fu_2046_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address1_local = arrayidx24_sum_4110_cast_fu_1962_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address1_local = arrayidx24_sum_cast_fu_1907_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address1_local = arrayidx24_sum_174_cast_fu_1818_p1;
    end else begin
        Weights_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        Weights_ce0_local = 1'b1;
    end else begin
        Weights_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        Weights_ce1_local = 1'b1;
    end else begin
        Weights_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_5036 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_condition_exit_pp0_iter0_stage20 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage20 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln93_reg_5036_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_condition_exit_pp0_iter1_stage15 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten44_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten44_load = indvar_flatten44_fu_292;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n_load = 4'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_288;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_y_load = 8'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_284;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage15))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OutConv3_address0 = zext_ln103_fu_4568_p1;

assign OutConv3_ce0 = OutConv3_ce0_local;

assign OutConv3_d0 = select_ln103_fu_4577_p3;

assign OutConv3_we0 = OutConv3_we0_local;

assign OutPadConv3_1_address0 = OutPadConv3_1_address0_local;

assign OutPadConv3_1_address1 = OutPadConv3_1_address1_local;

assign OutPadConv3_1_ce0 = OutPadConv3_1_ce0_local;

assign OutPadConv3_1_ce1 = OutPadConv3_1_ce1_local;

assign OutPadConv3_2_address0 = OutPadConv3_2_address0_local;

assign OutPadConv3_2_address1 = OutPadConv3_2_address1_local;

assign OutPadConv3_2_ce0 = OutPadConv3_2_ce0_local;

assign OutPadConv3_2_ce1 = OutPadConv3_2_ce1_local;

assign OutPadConv3_address0 = OutPadConv3_address0_local;

assign OutPadConv3_address1 = OutPadConv3_address1_local;

assign OutPadConv3_ce0 = OutPadConv3_ce0_local;

assign OutPadConv3_ce1 = OutPadConv3_ce1_local;

assign Weights_address0 = Weights_address0_local;

assign Weights_address1 = Weights_address1_local;

assign Weights_ce0 = Weights_ce0_local;

assign Weights_ce1 = Weights_ce1_local;

assign add_ln101_10_fu_2159_p2 = (tmp_60_reg_5212 + 7'd55);

assign add_ln101_16_fu_2246_p2 = (tmp_60_reg_5212 + 7'd56);

assign add_ln101_18_fu_2177_p2 = ($signed(zext_ln95_2_reg_5117) + $signed(9'd328));

assign add_ln101_20_fu_2258_p2 = ($signed(zext_ln95_2_reg_5117) + $signed(9'd329));

assign add_ln101_22_fu_2399_p2 = (zext_ln95_6_fu_2396_p1 + 8'd110);

assign add_ln101_24_fu_2333_p2 = ($signed(zext_ln95_2_reg_5117) + $signed(9'd331));

assign add_ln101_26_fu_2418_p2 = ($signed(zext_ln95_2_reg_5117) + $signed(9'd332));

assign add_ln101_28_fu_2469_p2 = ($signed(zext_ln95_6_reg_5651) + $signed(8'd164));

assign add_ln101_2_fu_1925_p2 = (select_ln93_reg_5040 + 8'd2);

assign add_ln101_34_fu_2573_p2 = ($signed(zext_ln95_6_reg_5651) + $signed(8'd165));

assign add_ln101_38_fu_2481_p2 = ($signed(zext_ln95_1_reg_5154) + $signed(10'd656));

assign add_ln101_40_fu_3007_p2 = (zext_ln95_5_fu_2624_p1 + 9'd219);

assign add_ln101_42_fu_2538_p2 = ($signed(zext_ln95_1_reg_5154) + $signed(10'd658));

assign add_ln101_44_fu_2591_p2 = ($signed(zext_ln95_1_reg_5154) + $signed(10'd659));

assign add_ln101_46_fu_3101_p2 = (zext_ln95_5_reg_5982 + 9'd220);

assign add_ln101_48_fu_3058_p2 = ($signed(zext_ln95_2_reg_5117) + $signed(9'd308));

assign add_ln101_4_fu_2016_p2 = (trunc_ln95_1_fu_2006_p4 + 6'd1);

assign add_ln101_50_fu_3119_p2 = ($signed(zext_ln95_2_reg_5117) + $signed(9'd309));

assign add_ln101_52_fu_3178_p2 = ($signed(zext_ln95_5_reg_5982) + $signed(9'd274));

assign add_ln101_54_fu_3190_p2 = ($signed(zext_ln95_2_reg_5117) + $signed(9'd311));

assign add_ln101_56_fu_3248_p2 = ($signed(zext_ln95_2_reg_5117) + $signed(9'd312));

assign add_ln101_58_fu_3308_p2 = ($signed(zext_ln95_5_reg_5982) + $signed(9'd328));

assign add_ln101_64_fu_3380_p2 = ($signed(zext_ln95_5_reg_5982) + $signed(9'd329));

assign add_ln101_68_fu_3326_p2 = ($signed(zext_ln95_reg_5202) + $signed(11'd1148));

assign add_ln101_6_fu_2073_p2 = (select_ln93_reg_5040 + 8'd4);

assign add_ln101_70_fu_3515_p2 = ($signed(zext_ln95_5_reg_5982) + $signed(9'd383));

assign add_ln101_72_fu_3392_p2 = ($signed(zext_ln95_reg_5202) + $signed(11'd1150));

assign add_ln101_74_fu_3468_p2 = ($signed(zext_ln95_reg_5202) + $signed(11'd1151));

assign add_ln101_fu_1854_p2 = (select_ln93_fu_1760_p3 + 8'd1);

assign add_ln103_1_fu_3493_p2 = (zext_ln95_reg_5202 + empty_208_fu_3427_p2);

assign add_ln103_2_fu_4572_p2 = ($signed(Weights_load_48_reg_7091) + $signed(trunc_ln_fu_4541_p4));

assign add_ln103_fu_4554_p2 = ($signed(sext_ln103_fu_4550_p1) + $signed(conv_i_i16_i86_i144_fu_4538_p1));

assign add_ln93_1_fu_1768_p2 = (ap_sig_allocacmp_n_load + 4'd1);

assign add_ln93_fu_1742_p2 = (ap_sig_allocacmp_indvar_flatten44_load + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage20;

assign ap_ready = ap_ready_sig;

assign arrayidx23_sum_cast_fu_4261_p1 = arrayidx23_sum_fu_4255_p2;

assign arrayidx23_sum_fu_4255_p2 = ($signed(zext_ln93_fu_4252_p1) + $signed(10'd596));

assign arrayidx24_sum_174_cast_fu_1818_p1 = arrayidx24_sum_174_fu_1812_p2;

assign arrayidx24_sum_174_fu_1812_p2 = (empty_fu_1806_p2 + 10'd277);

assign arrayidx24_sum_1_1_cast_fu_2046_p1 = arrayidx24_sum_1_1_fu_2040_p2;

assign arrayidx24_sum_1_1_fu_2040_p2 = (p_cast60_fu_2036_p1 + 10'd276);

assign arrayidx24_sum_1_2_cast_fu_2068_p1 = arrayidx24_sum_1_2_fu_2062_p2;

assign arrayidx24_sum_1_2_fu_2062_p2 = (p_cast61_fu_2058_p1 + 10'd276);

assign arrayidx24_sum_1_3_cast_fu_2144_p1 = arrayidx24_sum_1_3_fu_2139_p2;

assign arrayidx24_sum_1_3_fu_2139_p2 = (empty_reg_5061 + 10'd284);

assign arrayidx24_sum_1_4_cast_fu_2154_p1 = arrayidx24_sum_1_4_fu_2149_p2;

assign arrayidx24_sum_1_4_fu_2149_p2 = (empty_reg_5061 + 10'd285);

assign arrayidx24_sum_1_cast_fu_1972_p1 = arrayidx24_sum_1_fu_1967_p2;

assign arrayidx24_sum_1_fu_1967_p2 = (empty_reg_5061 + 10'd281);

assign arrayidx24_sum_286_cast_fu_1829_p1 = arrayidx24_sum_286_fu_1823_p2;

assign arrayidx24_sum_286_fu_1823_p2 = (empty_fu_1806_p2 + 10'd278);

assign arrayidx24_sum_2_1_cast_fu_2235_p1 = arrayidx24_sum_2_1_fu_2230_p2;

assign arrayidx24_sum_2_1_fu_2230_p2 = (empty_reg_5061 + 10'd287);

assign arrayidx24_sum_2_2_cast_fu_2306_p1 = arrayidx24_sum_2_2_fu_2301_p2;

assign arrayidx24_sum_2_2_fu_2301_p2 = (empty_reg_5061 + 10'd288);

assign arrayidx24_sum_2_3_cast_fu_2316_p1 = arrayidx24_sum_2_3_fu_2311_p2;

assign arrayidx24_sum_2_3_fu_2311_p2 = (empty_reg_5061 + 10'd289);

assign arrayidx24_sum_2_4_cast_fu_2381_p1 = arrayidx24_sum_2_4_fu_2376_p2;

assign arrayidx24_sum_2_4_fu_2376_p2 = (empty_reg_5061 + 10'd290);

assign arrayidx24_sum_2_cast_fu_2225_p1 = arrayidx24_sum_2_fu_2220_p2;

assign arrayidx24_sum_2_fu_2220_p2 = (empty_reg_5061 + 10'd286);

assign arrayidx24_sum_398_cast_fu_1917_p1 = arrayidx24_sum_398_fu_1912_p2;

assign arrayidx24_sum_398_fu_1912_p2 = (empty_reg_5061 + 10'd279);

assign arrayidx24_sum_3_1_cast_fu_2448_p1 = arrayidx24_sum_3_1_fu_2443_p2;

assign arrayidx24_sum_3_1_fu_2443_p2 = (empty_reg_5061 + 10'd292);

assign arrayidx24_sum_3_2_cast_fu_2458_p1 = arrayidx24_sum_3_2_fu_2453_p2;

assign arrayidx24_sum_3_2_fu_2453_p2 = (empty_reg_5061 + 10'd293);

assign arrayidx24_sum_3_3_cast_fu_2511_p1 = arrayidx24_sum_3_3_fu_2506_p2;

assign arrayidx24_sum_3_3_fu_2506_p2 = (empty_reg_5061 + 10'd294);

assign arrayidx24_sum_3_4_cast_fu_2521_p1 = arrayidx24_sum_3_4_fu_2516_p2;

assign arrayidx24_sum_3_4_fu_2516_p2 = (empty_reg_5061 + 10'd295);

assign arrayidx24_sum_3_cast_fu_2391_p1 = arrayidx24_sum_3_fu_2386_p2;

assign arrayidx24_sum_3_fu_2386_p2 = (empty_reg_5061 + 10'd291);

assign arrayidx24_sum_4110_cast_fu_1962_p1 = arrayidx24_sum_4110_fu_1957_p2;

assign arrayidx24_sum_4110_fu_1957_p2 = (empty_reg_5061 + 10'd280);

assign arrayidx24_sum_4_1_cast_fu_3838_p1 = arrayidx24_sum_4_1_fu_3833_p2;

assign arrayidx24_sum_4_1_fu_3833_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd297);

assign arrayidx24_sum_4_2_cast_fu_3872_p1 = arrayidx24_sum_4_2_fu_3867_p2;

assign arrayidx24_sum_4_2_fu_3867_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd298);

assign arrayidx24_sum_4_3_cast_fu_3882_p1 = arrayidx24_sum_4_3_fu_3877_p2;

assign arrayidx24_sum_4_3_fu_3877_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd299);

assign arrayidx24_sum_4_4_cast_fu_3916_p1 = arrayidx24_sum_4_4_fu_3911_p2;

assign arrayidx24_sum_4_4_fu_3911_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd300);

assign arrayidx24_sum_4_cast_fu_2568_p1 = arrayidx24_sum_4_fu_2563_p2;

assign arrayidx24_sum_4_fu_2563_p2 = (empty_reg_5061 + 10'd296);

assign arrayidx24_sum_5_1_cast_fu_3960_p1 = arrayidx24_sum_5_1_fu_3955_p2;

assign arrayidx24_sum_5_1_fu_3955_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd302);

assign arrayidx24_sum_5_2_cast_fu_3970_p1 = arrayidx24_sum_5_2_fu_3965_p2;

assign arrayidx24_sum_5_2_fu_3965_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd303);

assign arrayidx24_sum_5_3_cast_fu_4004_p1 = arrayidx24_sum_5_3_fu_3999_p2;

assign arrayidx24_sum_5_3_fu_3999_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd304);

assign arrayidx24_sum_5_4_cast_fu_4014_p1 = arrayidx24_sum_5_4_fu_4009_p2;

assign arrayidx24_sum_5_4_fu_4009_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd305);

assign arrayidx24_sum_5_cast_fu_3926_p1 = arrayidx24_sum_5_fu_3921_p2;

assign arrayidx24_sum_5_fu_3921_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd301);

assign arrayidx24_sum_6_1_cast_fu_4058_p1 = arrayidx24_sum_6_1_fu_4053_p2;

assign arrayidx24_sum_6_1_fu_4053_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd307);

assign arrayidx24_sum_6_2_cast_fu_4092_p1 = arrayidx24_sum_6_2_fu_4087_p2;

assign arrayidx24_sum_6_2_fu_4087_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd308);

assign arrayidx24_sum_6_3_cast_fu_4102_p1 = arrayidx24_sum_6_3_fu_4097_p2;

assign arrayidx24_sum_6_3_fu_4097_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd309);

assign arrayidx24_sum_6_4_cast_fu_4136_p1 = arrayidx24_sum_6_4_fu_4131_p2;

assign arrayidx24_sum_6_4_fu_4131_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd310);

assign arrayidx24_sum_6_cast_fu_4048_p1 = arrayidx24_sum_6_fu_4043_p2;

assign arrayidx24_sum_6_fu_4043_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd306);

assign arrayidx24_sum_7_1_cast_fu_4180_p1 = arrayidx24_sum_7_1_fu_4175_p2;

assign arrayidx24_sum_7_1_fu_4175_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd312);

assign arrayidx24_sum_7_2_cast_fu_4190_p1 = arrayidx24_sum_7_2_fu_4185_p2;

assign arrayidx24_sum_7_2_fu_4185_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd313);

assign arrayidx24_sum_7_3_cast_fu_4220_p1 = arrayidx24_sum_7_3_fu_4215_p2;

assign arrayidx24_sum_7_3_fu_4215_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd314);

assign arrayidx24_sum_7_4_cast_fu_4230_p1 = arrayidx24_sum_7_4_fu_4225_p2;

assign arrayidx24_sum_7_4_fu_4225_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd315);

assign arrayidx24_sum_7_cast_fu_4146_p1 = arrayidx24_sum_7_fu_4141_p2;

assign arrayidx24_sum_7_fu_4141_p2 = (empty_reg_5061_pp0_iter1_reg + 10'd311);

assign arrayidx24_sum_cast_fu_1907_p1 = arrayidx24_sum_fu_1902_p2;

assign arrayidx24_sum_fu_1902_p2 = (empty_reg_5061 + 10'd276);

assign conv_i_i16_i86_i144_fu_4538_p1 = Weights_load_48_reg_7091;

assign empty_208_fu_3427_p2 = (p_shl_fu_3417_p3 + p_shl140_fu_3424_p1);

assign empty_fu_1806_p2 = (p_shl141_fu_1790_p1 + p_shl142_fu_1802_p1);

assign grp_fu_1633_p7 = 'bx;

assign grp_fu_1652_p7 = 'bx;

assign grp_fu_1671_p7 = 'bx;

assign grp_fu_1848_p1 = 8'd3;

assign grp_fu_4586_p0 = zext_ln95_2_fu_1844_p1;

assign grp_fu_4586_p1 = 9'd164;

assign grp_fu_4586_p2 = 19'd683;

assign grp_fu_4595_p0 = zext_ln95_2_fu_1844_p1;

assign grp_fu_4595_p1 = 9'd166;

assign grp_fu_4595_p2 = 19'd683;

assign grp_fu_4604_p0 = zext_ln95_2_fu_1844_p1;

assign grp_fu_4604_p1 = 9'd167;

assign grp_fu_4604_p2 = 19'd683;

assign grp_fu_4613_p0 = zext_ln95_1_fu_1922_p1;

assign grp_fu_4613_p1 = 10'd493;

assign grp_fu_4613_p2 = 21'd1366;

assign grp_fu_4622_p0 = zext_ln95_1_fu_1922_p1;

assign grp_fu_4622_p1 = 10'd494;

assign grp_fu_4622_p2 = 21'd1366;

assign grp_fu_4631_p0 = zext_ln95_1_reg_5154;

assign grp_fu_4631_p1 = 10'd496;

assign grp_fu_4631_p2 = 21'd1366;

assign grp_fu_4639_p0 = grp_fu_4639_p00;

assign grp_fu_4639_p00 = select_ln93_reg_5040;

assign grp_fu_4639_p1 = 11'd985;

assign grp_fu_4639_p2 = 23'd2731;

assign grp_fu_4648_p0 = zext_ln95_reg_5202;

assign grp_fu_4648_p1 = 11'd986;

assign grp_fu_4648_p2 = 23'd2731;

assign grp_fu_4656_p0 = zext_ln95_reg_5202;

assign grp_fu_4656_p1 = 11'd988;

assign grp_fu_4656_p2 = 23'd2731;

assign grp_fu_4664_p2 = {{tmp_64_reg_6006}, {8'd0}};

assign grp_fu_4673_p2 = {{tmp_66_fu_3152_p4}, {8'd0}};

assign grp_fu_4682_p2 = {{tmp_67_fu_3222_p4}, {8'd0}};

assign grp_fu_4691_p2 = {{tmp_69_fu_3288_p4}, {8'd0}};

assign grp_fu_4700_p2 = {{tmp_71_fu_3354_p4}, {8'd0}};

assign grp_fu_4709_p2 = {{tmp_72_fu_3436_p4}, {8'd0}};

assign grp_fu_4718_p2 = {{tmp_74_fu_3498_p4}, {8'd0}};

assign grp_fu_4727_p2 = {{tmp_76_fu_3536_p4}, {8'd0}};

assign grp_fu_4736_p2 = {{tmp_77_reg_6651}, {8'd0}};

assign grp_fu_4745_p2 = {{tmp_79_fu_3649_p4}, {8'd0}};

assign grp_fu_4754_p2 = {{tmp_81_fu_3672_p4}, {8'd0}};

assign grp_fu_4763_p2 = {{tmp_82_fu_3695_p4}, {8'd0}};

assign grp_fu_4772_p2 = {{tmp_84_fu_3718_p4}, {8'd0}};

assign grp_fu_4781_p2 = {{tmp_86_fu_3741_p4}, {8'd0}};

assign grp_fu_4790_p2 = {{tmp_87_fu_3764_p4}, {8'd0}};

assign grp_fu_4799_p2 = {{tmp_89_fu_3787_p4}, {8'd0}};

assign grp_fu_4808_p2 = {{tmp_91_fu_3810_p4}, {8'd0}};

assign grp_fu_4817_p2 = {{tmp_92_fu_3843_p4}, {8'd0}};

assign grp_fu_4826_p2 = {{tmp_94_fu_3887_p4}, {8'd0}};

assign grp_fu_4835_p2 = {{tmp_96_fu_3931_p4}, {8'd0}};

assign grp_fu_4844_p2 = {{tmp_97_fu_3975_p4}, {8'd0}};

assign grp_fu_4853_p2 = {{tmp_99_fu_4019_p4}, {8'd0}};

assign grp_fu_4862_p2 = {{tmp_101_fu_4063_p4}, {8'd0}};

assign grp_fu_4871_p2 = {{tmp_102_fu_4107_p4}, {8'd0}};

assign grp_fu_4880_p2 = {{tmp_104_fu_4151_p4}, {8'd0}};

assign grp_fu_4889_p2 = {{tmp_106_fu_4195_p4}, {8'd0}};

assign grp_fu_4898_p2 = {{tmp_107_fu_4235_p4}, {8'd0}};

assign grp_fu_4907_p2 = {{tmp_109_fu_4266_p4}, {8'd0}};

assign grp_fu_4916_p2 = {{tmp_111_reg_7097}, {8'd0}};

assign grp_fu_4925_p2 = {{tmp_112_fu_4323_p4}, {8'd0}};

assign grp_fu_4934_p2 = {{tmp_114_fu_4346_p4}, {8'd0}};

assign grp_fu_4943_p2 = {{tmp_116_fu_4369_p4}, {8'd0}};

assign grp_fu_4952_p2 = {{tmp_117_fu_4392_p4}, {8'd0}};

assign grp_fu_4961_p2 = {{tmp_119_fu_4415_p4}, {8'd0}};

assign grp_fu_4970_p2 = {{tmp_121_fu_4438_p4}, {8'd0}};

assign grp_fu_4979_p2 = {{tmp_122_fu_4461_p4}, {8'd0}};

assign grp_fu_4988_p2 = {{tmp_124_fu_4484_p4}, {8'd0}};

assign grp_fu_4997_p2 = {{tmp_126_fu_4504_p4}, {8'd0}};

assign grp_fu_5006_p2 = {{tmp_127_fu_4521_p4}, {8'd0}};

assign icmp_ln93_fu_1736_p2 = ((ap_sig_allocacmp_indvar_flatten44_load == 11'd1280) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_1754_p2 = ((ap_sig_allocacmp_y_load == 8'd160) ? 1'b1 : 1'b0);

assign mul_ln101_40_fu_1864_p0 = mul_ln101_40_fu_1864_p00;

assign mul_ln101_40_fu_1864_p00 = add_ln101_fu_1854_p2;

assign mul_ln101_40_fu_1864_p1 = 17'd342;

assign mul_ln101_41_fu_1934_p0 = mul_ln101_41_fu_1934_p00;

assign mul_ln101_41_fu_1934_p00 = add_ln101_2_fu_1925_p2;

assign mul_ln101_41_fu_1934_p1 = 17'd342;

assign mul_ln101_42_fu_2082_p0 = mul_ln101_42_fu_2082_p00;

assign mul_ln101_42_fu_2082_p00 = add_ln101_6_fu_2073_p2;

assign mul_ln101_42_fu_2082_p1 = 17'd342;

assign mul_ln101_46_fu_2186_p0 = mul_ln101_46_fu_2186_p00;

assign mul_ln101_46_fu_2186_p00 = add_ln101_18_fu_2177_p2;

assign mul_ln101_46_fu_2186_p1 = 19'd683;

assign mul_ln101_47_fu_2267_p0 = mul_ln101_47_fu_2267_p00;

assign mul_ln101_47_fu_2267_p00 = add_ln101_20_fu_2258_p2;

assign mul_ln101_47_fu_2267_p1 = 19'd683;

assign mul_ln101_48_fu_2342_p0 = mul_ln101_48_fu_2342_p00;

assign mul_ln101_48_fu_2342_p00 = add_ln101_24_fu_2333_p2;

assign mul_ln101_48_fu_2342_p1 = 19'd683;

assign mul_ln101_49_fu_2427_p0 = mul_ln101_49_fu_2427_p00;

assign mul_ln101_49_fu_2427_p00 = add_ln101_26_fu_2418_p2;

assign mul_ln101_49_fu_2427_p1 = 19'd683;

assign mul_ln101_53_fu_2490_p0 = mul_ln101_53_fu_2490_p00;

assign mul_ln101_53_fu_2490_p00 = add_ln101_38_fu_2481_p2;

assign mul_ln101_53_fu_2490_p1 = 21'd1366;

assign mul_ln101_54_fu_2547_p0 = mul_ln101_54_fu_2547_p00;

assign mul_ln101_54_fu_2547_p00 = add_ln101_42_fu_2538_p2;

assign mul_ln101_54_fu_2547_p1 = 21'd1366;

assign mul_ln101_55_fu_2600_p0 = mul_ln101_55_fu_2600_p00;

assign mul_ln101_55_fu_2600_p00 = add_ln101_44_fu_2591_p2;

assign mul_ln101_55_fu_2600_p1 = 21'd1366;

assign mul_ln101_56_fu_3071_p0 = mul_ln101_56_fu_3071_p00;

assign mul_ln101_56_fu_3071_p00 = $unsigned(sext_ln101_80_fu_3063_p1);

assign mul_ln101_56_fu_3071_p1 = 21'd1366;

assign mul_ln101_57_fu_3132_p0 = mul_ln101_57_fu_3132_p00;

assign mul_ln101_57_fu_3132_p00 = $unsigned(sext_ln101_81_fu_3124_p1);

assign mul_ln101_57_fu_3132_p1 = 21'd1366;

assign mul_ln101_58_fu_3203_p0 = mul_ln101_58_fu_3203_p00;

assign mul_ln101_58_fu_3203_p00 = $unsigned(sext_ln101_82_fu_3195_p1);

assign mul_ln101_58_fu_3203_p1 = 21'd1366;

assign mul_ln101_59_fu_3261_p0 = mul_ln101_59_fu_3261_p00;

assign mul_ln101_59_fu_3261_p00 = $unsigned(sext_ln101_83_fu_3253_p1);

assign mul_ln101_59_fu_3261_p1 = 21'd1366;

assign mul_ln101_63_fu_3335_p0 = mul_ln101_63_fu_3335_p00;

assign mul_ln101_63_fu_3335_p00 = add_ln101_68_fu_3326_p2;

assign mul_ln101_63_fu_3335_p1 = 23'd2731;

assign mul_ln101_64_fu_3401_p0 = mul_ln101_64_fu_3401_p00;

assign mul_ln101_64_fu_3401_p00 = add_ln101_72_fu_3392_p2;

assign mul_ln101_64_fu_3401_p1 = 23'd2731;

assign mul_ln101_65_fu_3477_p0 = mul_ln101_65_fu_3477_p00;

assign mul_ln101_65_fu_3477_p00 = add_ln101_74_fu_3468_p2;

assign mul_ln101_65_fu_3477_p1 = 23'd2731;

assign mul_ln95_fu_1983_p0 = mul_ln95_fu_1983_p00;

assign mul_ln95_fu_1983_p00 = select_ln93_reg_5040;

assign mul_ln95_fu_1983_p1 = 17'd342;

assign or_ln_fu_3562_p3 = {{1'd1}, {tmp_60_reg_5212}};

assign p_cast60_fu_2036_p1 = tmp_61_fu_2029_p3;

assign p_cast61_fu_2058_p1 = tmp_62_fu_2051_p3;

assign p_shl140_fu_3424_p1 = tmp_reg_5056;

assign p_shl141_fu_1790_p1 = tmp_fu_1782_p3;

assign p_shl142_fu_1802_p1 = tmp_59_fu_1794_p3;

assign p_shl_fu_3417_p3 = {{select_ln93_1_reg_5050}, {7'd0}};

assign select_ln103_fu_4577_p3 = ((tmp_128_fu_4560_p3[0:0] == 1'b1) ? 16'd0 : add_ln103_2_fu_4572_p2);

assign select_ln93_1_fu_1774_p3 = ((icmp_ln95_fu_1754_p2[0:0] == 1'b1) ? add_ln93_1_fu_1768_p2 : ap_sig_allocacmp_n_load);

assign select_ln93_fu_1760_p3 = ((icmp_ln95_fu_1754_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_y_load);

assign sext_ln101_80_fu_3063_p1 = $signed(add_ln101_48_fu_3058_p2);

assign sext_ln101_81_fu_3124_p1 = $signed(add_ln101_50_fu_3119_p2);

assign sext_ln101_82_fu_3195_p1 = $signed(add_ln101_54_fu_3190_p2);

assign sext_ln101_83_fu_3253_p1 = $signed(add_ln101_56_fu_3248_p2);

assign sext_ln101_84_fu_3569_p1 = $signed(or_ln_fu_3562_p3);

assign sext_ln103_fu_4550_p1 = trunc_ln_fu_4541_p4;

assign tmp_101_fu_4063_p1 = grp_fu_4853_p3;

assign tmp_101_fu_4063_p4 = {{tmp_101_fu_4063_p1[23:8]}};

assign tmp_102_fu_4107_p1 = grp_fu_4862_p3;

assign tmp_102_fu_4107_p4 = {{tmp_102_fu_4107_p1[23:8]}};

assign tmp_104_fu_4151_p1 = grp_fu_4871_p3;

assign tmp_104_fu_4151_p4 = {{tmp_104_fu_4151_p1[23:8]}};

assign tmp_106_fu_4195_p1 = grp_fu_4880_p3;

assign tmp_106_fu_4195_p4 = {{tmp_106_fu_4195_p1[23:8]}};

assign tmp_107_fu_4235_p1 = grp_fu_4889_p3;

assign tmp_107_fu_4235_p4 = {{tmp_107_fu_4235_p1[23:8]}};

assign tmp_109_fu_4266_p1 = grp_fu_4898_p3;

assign tmp_109_fu_4266_p4 = {{tmp_109_fu_4266_p1[23:8]}};

assign tmp_110_fu_3267_p4 = {{mul_ln101_59_fu_3261_p2[20:12]}};

assign tmp_111_fu_4283_p1 = grp_fu_4907_p3;

assign tmp_112_fu_4323_p1 = grp_fu_4916_p3;

assign tmp_112_fu_4323_p4 = {{tmp_112_fu_4323_p1[23:8]}};

assign tmp_113_fu_2292_p1 = grp_fu_4639_p3;

assign tmp_114_fu_4346_p1 = grp_fu_4925_p3;

assign tmp_114_fu_4346_p4 = {{tmp_114_fu_4346_p1[23:8]}};

assign tmp_115_fu_2358_p1 = grp_fu_4648_p3;

assign tmp_116_fu_4369_p1 = grp_fu_4934_p3;

assign tmp_116_fu_4369_p4 = {{tmp_116_fu_4369_p1[23:8]}};

assign tmp_117_fu_4392_p1 = grp_fu_4943_p3;

assign tmp_117_fu_4392_p4 = {{tmp_117_fu_4392_p1[23:8]}};

assign tmp_118_fu_2367_p1 = grp_fu_4656_p3;

assign tmp_119_fu_4415_p1 = grp_fu_4952_p3;

assign tmp_119_fu_4415_p4 = {{tmp_119_fu_4415_p1[23:8]}};

assign tmp_121_fu_4438_p1 = grp_fu_4961_p3;

assign tmp_121_fu_4438_p4 = {{tmp_121_fu_4438_p1[23:8]}};

assign tmp_122_fu_4461_p1 = grp_fu_4970_p3;

assign tmp_122_fu_4461_p4 = {{tmp_122_fu_4461_p1[23:8]}};

assign tmp_124_fu_4484_p1 = grp_fu_4979_p3;

assign tmp_124_fu_4484_p4 = {{tmp_124_fu_4484_p1[23:8]}};

assign tmp_126_fu_4504_p1 = grp_fu_4988_p3;

assign tmp_126_fu_4504_p4 = {{tmp_126_fu_4504_p1[23:8]}};

assign tmp_127_fu_4521_p1 = grp_fu_4997_p3;

assign tmp_127_fu_4521_p4 = {{tmp_127_fu_4521_p1[23:8]}};

assign tmp_128_fu_4560_p3 = add_ln103_fu_4554_p2[32'd16];

assign tmp_19_fu_2631_p7 = 'bx;

assign tmp_20_fu_2658_p7 = 'bx;

assign tmp_21_fu_2689_p7 = 'bx;

assign tmp_22_fu_2706_p7 = 'bx;

assign tmp_23_fu_2723_p7 = 'bx;

assign tmp_24_fu_2740_p7 = 'bx;

assign tmp_25_fu_2757_p7 = 'bx;

assign tmp_26_fu_2774_p7 = 'bx;

assign tmp_27_fu_2791_p7 = 'bx;

assign tmp_28_fu_2808_p7 = 'bx;

assign tmp_29_fu_2825_p7 = 'bx;

assign tmp_30_fu_2842_p7 = 'bx;

assign tmp_31_fu_2859_p7 = 'bx;

assign tmp_32_fu_2876_p7 = 'bx;

assign tmp_33_fu_2893_p7 = 'bx;

assign tmp_34_fu_2910_p7 = 'bx;

assign tmp_35_fu_2927_p7 = 'bx;

assign tmp_36_fu_2944_p7 = 'bx;

assign tmp_37_fu_2961_p7 = 'bx;

assign tmp_38_fu_2981_p7 = 'bx;

assign tmp_39_fu_3027_p7 = 'bx;

assign tmp_57_fu_3595_p7 = 'bx;

assign tmp_58_fu_3614_p7 = 'bx;

assign tmp_59_fu_1794_p3 = {{select_ln93_1_fu_1774_p3}, {3'd0}};

assign tmp_60_fu_1989_p4 = {{mul_ln95_fu_1983_p2[16:10]}};

assign tmp_61_fu_2029_p3 = {{tmp_s_reg_5111}, {3'd6}};

assign tmp_62_fu_2051_p3 = {{tmp_s_reg_5111}, {3'd7}};

assign tmp_63_fu_1870_p4 = {{mul_ln101_40_fu_1864_p2[16:10]}};

assign tmp_65_fu_1940_p4 = {{mul_ln101_41_fu_1934_p2[16:10]}};

assign tmp_66_fu_3152_p1 = grp_fu_4664_p3;

assign tmp_66_fu_3152_p4 = {{tmp_66_fu_3152_p1[23:8]}};

assign tmp_67_fu_3222_p1 = grp_fu_4673_p3;

assign tmp_67_fu_3222_p4 = {{tmp_67_fu_3222_p1[23:8]}};

assign tmp_68_fu_2088_p4 = {{mul_ln101_42_fu_2082_p2[16:10]}};

assign tmp_69_fu_3288_p1 = grp_fu_4682_p3;

assign tmp_69_fu_3288_p4 = {{tmp_69_fu_3288_p1[23:8]}};

assign tmp_70_fu_2105_p1 = grp_fu_4586_p3;

assign tmp_70_fu_2105_p4 = {{tmp_70_fu_2105_p1[18:11]}};

assign tmp_71_fu_3354_p1 = grp_fu_4691_p3;

assign tmp_71_fu_3354_p4 = {{tmp_71_fu_3354_p1[23:8]}};

assign tmp_72_fu_3436_p1 = grp_fu_4700_p3;

assign tmp_72_fu_3436_p4 = {{tmp_72_fu_3436_p1[23:8]}};

assign tmp_73_fu_2121_p1 = grp_fu_4595_p3;

assign tmp_74_fu_3498_p1 = grp_fu_4709_p3;

assign tmp_74_fu_3498_p4 = {{tmp_74_fu_3498_p1[23:8]}};

assign tmp_75_fu_2130_p1 = grp_fu_4604_p3;

assign tmp_76_fu_3536_p1 = grp_fu_4718_p3;

assign tmp_76_fu_3536_p4 = {{tmp_76_fu_3536_p1[23:8]}};

assign tmp_77_fu_3583_p1 = grp_fu_4727_p3;

assign tmp_79_fu_3649_p1 = grp_fu_4736_p3;

assign tmp_79_fu_3649_p4 = {{tmp_79_fu_3649_p1[23:8]}};

assign tmp_81_fu_3672_p1 = grp_fu_4745_p3;

assign tmp_81_fu_3672_p4 = {{tmp_81_fu_3672_p1[23:8]}};

assign tmp_82_fu_3695_p1 = grp_fu_4754_p3;

assign tmp_82_fu_3695_p4 = {{tmp_82_fu_3695_p1[23:8]}};

assign tmp_84_fu_3718_p1 = grp_fu_4763_p3;

assign tmp_84_fu_3718_p4 = {{tmp_84_fu_3718_p1[23:8]}};

assign tmp_86_fu_3741_p1 = grp_fu_4772_p3;

assign tmp_86_fu_3741_p4 = {{tmp_86_fu_3741_p1[23:8]}};

assign tmp_87_fu_3764_p1 = grp_fu_4781_p3;

assign tmp_87_fu_3764_p4 = {{tmp_87_fu_3764_p1[23:8]}};

assign tmp_88_fu_2202_p1 = grp_fu_4613_p3;

assign tmp_89_fu_3787_p1 = grp_fu_4790_p3;

assign tmp_89_fu_3787_p4 = {{tmp_89_fu_3787_p1[23:8]}};

assign tmp_90_fu_2211_p1 = grp_fu_4622_p3;

assign tmp_91_fu_3810_p1 = grp_fu_4799_p3;

assign tmp_91_fu_3810_p4 = {{tmp_91_fu_3810_p1[23:8]}};

assign tmp_92_fu_3843_p1 = grp_fu_4808_p3;

assign tmp_92_fu_3843_p4 = {{tmp_92_fu_3843_p1[23:8]}};

assign tmp_93_fu_2283_p1 = grp_fu_4631_p3;

assign tmp_94_fu_3887_p1 = grp_fu_4817_p3;

assign tmp_94_fu_3887_p4 = {{tmp_94_fu_3887_p1[23:8]}};

assign tmp_96_fu_3931_p1 = grp_fu_4826_p3;

assign tmp_96_fu_3931_p4 = {{tmp_96_fu_3931_p1[23:8]}};

assign tmp_97_fu_3975_p1 = grp_fu_4835_p3;

assign tmp_97_fu_3975_p4 = {{tmp_97_fu_3975_p1[23:8]}};

assign tmp_99_fu_4019_p1 = grp_fu_4844_p3;

assign tmp_99_fu_4019_p4 = {{tmp_99_fu_4019_p1[23:8]}};

assign tmp_fu_1782_p3 = {{select_ln93_1_fu_1774_p3}, {5'd0}};

assign trunc_ln95_1_fu_2006_p4 = {{mul_ln95_fu_1983_p2[15:10]}};

assign trunc_ln95_fu_2627_p1 = grp_fu_1848_p2[1:0];

assign trunc_ln_fu_4541_p1 = grp_fu_5006_p3;

assign trunc_ln_fu_4541_p4 = {{trunc_ln_fu_4541_p1[23:8]}};

assign zext_ln101_11_fu_2171_p1 = tmp_73_reg_5341;

assign zext_ln101_13_fu_2240_p1 = tmp_75_reg_5346;

assign zext_ln101_14_fu_2251_p1 = add_ln101_16_fu_2246_p2;

assign zext_ln101_16_fu_2321_p1 = tmp_78_reg_5426;

assign zext_ln101_18_fu_2327_p1 = tmp_80_reg_5521;

assign zext_ln101_19_fu_2405_p1 = add_ln101_22_fu_2399_p2;

assign zext_ln101_21_fu_2412_p1 = tmp_83_reg_5616;

assign zext_ln101_23_fu_2463_p1 = tmp_85_reg_5717;

assign zext_ln101_24_fu_2474_p1 = add_ln101_28_fu_2469_p2;

assign zext_ln101_26_fu_2526_p1 = tmp_88_reg_5431;

assign zext_ln101_28_fu_2532_p1 = tmp_90_reg_5436;

assign zext_ln101_29_fu_2578_p1 = add_ln101_34_fu_2573_p2;

assign zext_ln101_2_fu_1950_p1 = tmp_65_fu_1940_p4;

assign zext_ln101_31_fu_2585_p1 = tmp_93_reg_5526;

assign zext_ln101_33_fu_3001_p1 = tmp_95_reg_5802;

assign zext_ln101_34_fu_3013_p1 = add_ln101_40_fu_3007_p2;

assign zext_ln101_36_fu_3046_p1 = tmp_98_reg_5887;

assign zext_ln101_38_fu_3052_p1 = tmp_100_reg_5967;

assign zext_ln101_39_fu_3106_p1 = add_ln101_46_fu_3101_p2;

assign zext_ln101_41_fu_3113_p1 = tmp_103_reg_6181;

assign zext_ln101_43_fu_3172_p1 = tmp_105_reg_6241;

assign zext_ln101_44_fu_3183_p1 = add_ln101_52_fu_3178_p2;

assign zext_ln101_46_fu_3242_p1 = tmp_108_reg_6301;

assign zext_ln101_48_fu_3277_p1 = tmp_110_fu_3267_p4;

assign zext_ln101_49_fu_3313_p1 = add_ln101_58_fu_3308_p2;

assign zext_ln101_4_fu_2022_p1 = add_ln101_4_fu_2016_p2;

assign zext_ln101_51_fu_3320_p1 = tmp_113_reg_5531;

assign zext_ln101_53_fu_3374_p1 = tmp_115_reg_5621;

assign zext_ln101_54_fu_3385_p1 = add_ln101_64_fu_3380_p2;

assign zext_ln101_56_fu_3456_p1 = tmp_118_reg_5626;

assign zext_ln101_58_fu_3462_p1 = tmp_120_reg_6416;

assign zext_ln101_59_fu_3520_p1 = add_ln101_70_fu_3515_p2;

assign zext_ln101_61_fu_3527_p1 = tmp_123_reg_6476;

assign zext_ln101_63_fu_3556_p1 = tmp_125_reg_6536;

assign zext_ln101_64_fu_3573_p1 = $unsigned(sext_ln101_84_fu_3569_p1);

assign zext_ln101_6_fu_2098_p1 = tmp_68_fu_2088_p4;

assign zext_ln101_8_fu_2114_p1 = tmp_70_fu_2105_p4;

assign zext_ln101_9_fu_2164_p1 = add_ln101_10_fu_2159_p2;

assign zext_ln101_fu_1880_p1 = tmp_63_fu_1870_p4;

assign zext_ln103_fu_4568_p1 = add_ln103_1_reg_6541_pp0_iter1_reg;

assign zext_ln93_fu_4252_p1 = select_ln93_1_reg_5050_pp0_iter1_reg;

assign zext_ln95_1_fu_1922_p1 = select_ln93_reg_5040;

assign zext_ln95_2_fu_1844_p1 = select_ln93_fu_1760_p3;

assign zext_ln95_4_fu_1999_p1 = tmp_60_fu_1989_p4;

assign zext_ln95_5_fu_2624_p1 = tmp_60_reg_5212;

assign zext_ln95_6_fu_2396_p1 = tmp_60_reg_5212;

assign zext_ln95_fu_1977_p1 = select_ln93_reg_5040;

always @ (posedge ap_clk) begin
    tmp_reg_5056[4:0] <= 5'b00000;
    empty_reg_5061[2:0] <= 3'b000;
    empty_reg_5061_pp0_iter1_reg[2:0] <= 3'b000;
    zext_ln95_2_reg_5117[8] <= 1'b0;
    zext_ln95_1_reg_5154[9:8] <= 2'b00;
    zext_ln95_reg_5202[10:8] <= 3'b000;
    zext_ln95_6_reg_5651[7] <= 1'b0;
    zext_ln95_5_reg_5982[8:7] <= 2'b00;
end

endmodule //CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
