

================================================================
== Vitis HLS Report for 'calculate_statistics_Pipeline_calc_std'
================================================================
* Date:           Tue Feb 18 03:51:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        pack_stream_to_blk
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calc_std  |        ?|        ?|        17|          6|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     79|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    151|    -|
|Register         |        -|    -|     235|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     235|    250|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U21  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_188_p2   |         +|   0|  0|  38|          31|           1|
    |icmp_ln105_fu_164_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  79|          64|          35|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |accum_fu_60                       |   9|          2|   32|         64|
    |ap_NS_fsm                         |  37|          7|    1|          7|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|   31|         62|
    |grp_fu_139_opcode                 |  14|          3|    2|          6|
    |grp_fu_139_p0                     |  14|          3|   32|         96|
    |grp_fu_139_p1                     |  14|          3|   32|         96|
    |i_2_fu_64                         |   9|          2|   31|         62|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 151|         32|  166|        403|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |accum_1_reg_308                   |  32|   0|   32|          0|
    |accum_fu_60                       |  32|   0|   32|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |diff_reg_292                      |  32|   0|   32|          0|
    |i_2_fu_64                         |  31|   0|   31|          0|
    |i_reg_257                         |  31|   0|   31|          0|
    |icmp_ln105_reg_263                |   1|   0|    1|          0|
    |icmp_ln105_reg_263_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_reg_298                       |  32|   0|   32|          0|
    |tmp_1_reg_287                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 235|   0|  235|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|grp_fu_376_p_din0    |  out|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|grp_fu_376_p_din1    |  out|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|grp_fu_376_p_opcode  |  out|    2|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|grp_fu_376_p_dout0   |   in|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|grp_fu_376_p_ce      |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|grp_fu_381_p_din0    |  out|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|grp_fu_381_p_din1    |  out|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|grp_fu_381_p_dout0   |   in|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|grp_fu_381_p_ce      |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_std|  return value|
|n                    |   in|   32|     ap_none|                                       n|        scalar|
|data_address0        |  out|    8|   ap_memory|                                    data|         array|
|data_ce0             |  out|    1|   ap_memory|                                    data|         array|
|data_q0              |   in|   32|   ap_memory|                                    data|         array|
|data_1_address0      |  out|    8|   ap_memory|                                  data_1|         array|
|data_1_ce0           |  out|    1|   ap_memory|                                  data_1|         array|
|data_1_q0            |   in|   32|   ap_memory|                                  data_1|         array|
|data_2_address0      |  out|    8|   ap_memory|                                  data_2|         array|
|data_2_ce0           |  out|    1|   ap_memory|                                  data_2|         array|
|data_2_q0            |   in|   32|   ap_memory|                                  data_2|         array|
|data_3_address0      |  out|    8|   ap_memory|                                  data_3|         array|
|data_3_ce0           |  out|    1|   ap_memory|                                  data_3|         array|
|data_3_q0            |   in|   32|   ap_memory|                                  data_3|         array|
|mean_val             |   in|   32|     ap_none|                                mean_val|        scalar|
|accum_out            |  out|   32|      ap_vld|                               accum_out|       pointer|
|accum_out_ap_vld     |  out|    1|      ap_vld|                               accum_out|       pointer|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

