$date
	Thu Oct 17 17:03:49 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multi_tb $end
$var wire 4 ! s [3:0] $end
$var reg 2 " a [1:0] $end
$var reg 2 # b [1:0] $end
$scope module uut $end
$var wire 2 $ a [1:0] $end
$var wire 2 % b [1:0] $end
$var wire 4 & s [3:0] $end
$var wire 1 ' carry $end
$scope module adder1 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * c_in $end
$var wire 1 ' c_out $end
$var wire 1 + res $end
$upscope $end
$scope module adder2 $end
$var wire 1 ' a $end
$var wire 1 , b $end
$var wire 1 - c_in $end
$var wire 1 . c_out $end
$var wire 1 / res $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
0,
0+
0*
0)
0(
0'
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 "
b1 $
#20
b10 "
b10 $
#30
b11 "
b11 $
#40
b0 "
b0 $
b1 #
b1 %
#50
b1 !
b1 &
b1 "
b1 $
#60
1+
1/
b110 !
b110 &
1(
1,
b10 "
b10 $
b11 #
b11 %
#70
0/
1.
0+
1'
b1001 !
b1001 &
1)
b11 "
b11 $
#80
0/
0.
0'
0)
0,
b0 !
b0 &
0(
b0 "
b0 $
b10 #
b10 %
#90
b10 !
b10 &
1+
1)
b1 "
b1 $
#100
0+
b100 !
b100 &
1/
0)
1,
b10 "
b10 $
