module wideexpr_00358(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ({u6,3'b111,(($signed(6'sb000101))^(s3))|($signed(+(3'sb100))),^(s4)})^(($signed(((ctrl[7]?1'sb0:s0))|(4'sb1111)))<<($signed(3'sb110)));
  assign y1 = ({~($signed({2{{1{4'sb1001}}}})),{2{(s7)<<<(((s5)+(2'b01))^((6'b110101)+(3'sb110)))}}})^($signed($signed(($signed({4{s2}}))>>>((s1)<(4'sb1010)))));
  assign y2 = +(1'sb0);
  assign y3 = 5'b11001;
  assign y4 = (s5)^($signed(({4{(4'b0000)<(5'b00001)}})<<(s0)));
  assign y5 = $signed((s7)<<(5'sb11111));
  assign y6 = (1'sb1)==(s4);
  assign y7 = ((s3)<<<(((ctrl[5]?(ctrl[7]?{1{((ctrl[0]?1'sb0:s4))|(+(4'sb1110))}}:(($unsigned(6'sb011110))-((6'sb001011)>(u7)))<<<(((6'sb000011)+(3'sb001))>>>((s3)-(4'sb1010)))):(5'sb11000)!=(-($signed((1'sb1)-(s4))))))^~(((6'b100010)<<<({2{$signed({1'sb0,s0})}}))^((ctrl[3]?^(+((s7)<<(5'sb01110))):{s0,+((u0)^~(4'sb1101)),(-(s3))^~($signed(u0))})))))+(($signed(-((ctrl[1]?((ctrl[1]?2'sb11:$signed(6'b111111)))-((ctrl[3]?$signed(4'sb1110):$signed(6'sb101001))):4'sb0010))))<<<({4{((ctrl[0]?$signed((-(6'b000011))>($signed(5'sb10101))):-({4{{3{6'sb101110}}}})))>>(!(((ctrl[5]?(4'sb1101)|(s4):(s6)<<<(2'sb10)))-(s1)))}}));
endmodule
