Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Dec  9 08:44:04 2019
| Host         : MrHerbert running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: wrapper/divided_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.093        0.000                      0                   64        0.262        0.000                      0                   64        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.093        0.000                      0                   64        0.262        0.000                      0                   64        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.828ns (24.236%)  route 2.588ns (75.764%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 13.647 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.155    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  wrapper/counter_value_reg[9]/Q
                         net (fo=2, routed)           0.842     7.453    wrapper/counter_value[9]
    SLICE_X112Y102       LUT4 (Prop_lut4_I2_O)        0.124     7.577 f  wrapper/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.282     7.859    wrapper/counter_value[0]_i_8_n_0
    SLICE_X112Y102       LUT5 (Prop_lut5_I4_O)        0.124     7.983 f  wrapper/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.602     8.585    wrapper/counter_value[0]_i_3_n_0
    SLICE_X112Y103       LUT4 (Prop_lut4_I2_O)        0.124     8.709 r  wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.862     9.571    wrapper/divided_clk
    SLICE_X113Y107       FDRE                                         r  wrapper/counter_value_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.859    13.647    wrapper/clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  wrapper/counter_value_reg[25]/C
                         clock pessimism              0.481    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X113Y107       FDRE (Setup_fdre_C_R)       -0.429    13.664    wrapper/counter_value_reg[25]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.828ns (24.236%)  route 2.588ns (75.764%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 13.647 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.155    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  wrapper/counter_value_reg[9]/Q
                         net (fo=2, routed)           0.842     7.453    wrapper/counter_value[9]
    SLICE_X112Y102       LUT4 (Prop_lut4_I2_O)        0.124     7.577 f  wrapper/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.282     7.859    wrapper/counter_value[0]_i_8_n_0
    SLICE_X112Y102       LUT5 (Prop_lut5_I4_O)        0.124     7.983 f  wrapper/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.602     8.585    wrapper/counter_value[0]_i_3_n_0
    SLICE_X112Y103       LUT4 (Prop_lut4_I2_O)        0.124     8.709 r  wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.862     9.571    wrapper/divided_clk
    SLICE_X113Y107       FDRE                                         r  wrapper/counter_value_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.859    13.647    wrapper/clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  wrapper/counter_value_reg[26]/C
                         clock pessimism              0.481    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X113Y107       FDRE (Setup_fdre_C_R)       -0.429    13.664    wrapper/counter_value_reg[26]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.828ns (24.236%)  route 2.588ns (75.764%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 13.647 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.155    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  wrapper/counter_value_reg[9]/Q
                         net (fo=2, routed)           0.842     7.453    wrapper/counter_value[9]
    SLICE_X112Y102       LUT4 (Prop_lut4_I2_O)        0.124     7.577 f  wrapper/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.282     7.859    wrapper/counter_value[0]_i_8_n_0
    SLICE_X112Y102       LUT5 (Prop_lut5_I4_O)        0.124     7.983 f  wrapper/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.602     8.585    wrapper/counter_value[0]_i_3_n_0
    SLICE_X112Y103       LUT4 (Prop_lut4_I2_O)        0.124     8.709 r  wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.862     9.571    wrapper/divided_clk
    SLICE_X113Y107       FDRE                                         r  wrapper/counter_value_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.859    13.647    wrapper/clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  wrapper/counter_value_reg[27]/C
                         clock pessimism              0.481    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X113Y107       FDRE (Setup_fdre_C_R)       -0.429    13.664    wrapper/counter_value_reg[27]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.828ns (24.236%)  route 2.588ns (75.764%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 13.647 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.155    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  wrapper/counter_value_reg[9]/Q
                         net (fo=2, routed)           0.842     7.453    wrapper/counter_value[9]
    SLICE_X112Y102       LUT4 (Prop_lut4_I2_O)        0.124     7.577 f  wrapper/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.282     7.859    wrapper/counter_value[0]_i_8_n_0
    SLICE_X112Y102       LUT5 (Prop_lut5_I4_O)        0.124     7.983 f  wrapper/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.602     8.585    wrapper/counter_value[0]_i_3_n_0
    SLICE_X112Y103       LUT4 (Prop_lut4_I2_O)        0.124     8.709 r  wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.862     9.571    wrapper/divided_clk
    SLICE_X113Y107       FDRE                                         r  wrapper/counter_value_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.859    13.647    wrapper/clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  wrapper/counter_value_reg[28]/C
                         clock pessimism              0.481    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X113Y107       FDRE (Setup_fdre_C_R)       -0.429    13.664    wrapper/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.828ns (24.569%)  route 2.542ns (75.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.155    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  wrapper/counter_value_reg[9]/Q
                         net (fo=2, routed)           0.842     7.453    wrapper/counter_value[9]
    SLICE_X112Y102       LUT4 (Prop_lut4_I2_O)        0.124     7.577 f  wrapper/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.282     7.859    wrapper/counter_value[0]_i_8_n_0
    SLICE_X112Y102       LUT5 (Prop_lut5_I4_O)        0.124     7.983 f  wrapper/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.602     8.585    wrapper/counter_value[0]_i_3_n_0
    SLICE_X112Y103       LUT4 (Prop_lut4_I2_O)        0.124     8.709 r  wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.816     9.525    wrapper/divided_clk
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.860    13.648    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[10]/C
                         clock pessimism              0.506    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y103       FDRE (Setup_fdre_C_R)       -0.429    13.690    wrapper/counter_value_reg[10]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.828ns (24.569%)  route 2.542ns (75.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.155    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  wrapper/counter_value_reg[9]/Q
                         net (fo=2, routed)           0.842     7.453    wrapper/counter_value[9]
    SLICE_X112Y102       LUT4 (Prop_lut4_I2_O)        0.124     7.577 f  wrapper/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.282     7.859    wrapper/counter_value[0]_i_8_n_0
    SLICE_X112Y102       LUT5 (Prop_lut5_I4_O)        0.124     7.983 f  wrapper/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.602     8.585    wrapper/counter_value[0]_i_3_n_0
    SLICE_X112Y103       LUT4 (Prop_lut4_I2_O)        0.124     8.709 r  wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.816     9.525    wrapper/divided_clk
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.860    13.648    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[11]/C
                         clock pessimism              0.506    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y103       FDRE (Setup_fdre_C_R)       -0.429    13.690    wrapper/counter_value_reg[11]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.828ns (24.569%)  route 2.542ns (75.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.155    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  wrapper/counter_value_reg[9]/Q
                         net (fo=2, routed)           0.842     7.453    wrapper/counter_value[9]
    SLICE_X112Y102       LUT4 (Prop_lut4_I2_O)        0.124     7.577 f  wrapper/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.282     7.859    wrapper/counter_value[0]_i_8_n_0
    SLICE_X112Y102       LUT5 (Prop_lut5_I4_O)        0.124     7.983 f  wrapper/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.602     8.585    wrapper/counter_value[0]_i_3_n_0
    SLICE_X112Y103       LUT4 (Prop_lut4_I2_O)        0.124     8.709 r  wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.816     9.525    wrapper/divided_clk
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.860    13.648    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[12]/C
                         clock pessimism              0.506    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y103       FDRE (Setup_fdre_C_R)       -0.429    13.690    wrapper/counter_value_reg[12]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.828ns (24.569%)  route 2.542ns (75.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.155    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  wrapper/counter_value_reg[9]/Q
                         net (fo=2, routed)           0.842     7.453    wrapper/counter_value[9]
    SLICE_X112Y102       LUT4 (Prop_lut4_I2_O)        0.124     7.577 f  wrapper/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.282     7.859    wrapper/counter_value[0]_i_8_n_0
    SLICE_X112Y102       LUT5 (Prop_lut5_I4_O)        0.124     7.983 f  wrapper/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.602     8.585    wrapper/counter_value[0]_i_3_n_0
    SLICE_X112Y103       LUT4 (Prop_lut4_I2_O)        0.124     8.709 r  wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.816     9.525    wrapper/divided_clk
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.860    13.648    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[9]/C
                         clock pessimism              0.506    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y103       FDRE (Setup_fdre_C_R)       -0.429    13.690    wrapper/counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.828ns (25.745%)  route 2.388ns (74.255%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.155    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  wrapper/counter_value_reg[9]/Q
                         net (fo=2, routed)           0.842     7.453    wrapper/counter_value[9]
    SLICE_X112Y102       LUT4 (Prop_lut4_I2_O)        0.124     7.577 f  wrapper/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.282     7.859    wrapper/counter_value[0]_i_8_n_0
    SLICE_X112Y102       LUT5 (Prop_lut5_I4_O)        0.124     7.983 f  wrapper/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.602     8.585    wrapper/counter_value[0]_i_3_n_0
    SLICE_X112Y103       LUT4 (Prop_lut4_I2_O)        0.124     8.709 r  wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.662     9.371    wrapper/divided_clk
    SLICE_X113Y106       FDRE                                         r  wrapper/counter_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.860    13.648    wrapper/clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  wrapper/counter_value_reg[21]/C
                         clock pessimism              0.481    14.130    
                         clock uncertainty           -0.035    14.094    
    SLICE_X113Y106       FDRE (Setup_fdre_C_R)       -0.429    13.665    wrapper/counter_value_reg[21]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.828ns (25.745%)  route 2.388ns (74.255%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 13.648 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.155    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  wrapper/counter_value_reg[9]/Q
                         net (fo=2, routed)           0.842     7.453    wrapper/counter_value[9]
    SLICE_X112Y102       LUT4 (Prop_lut4_I2_O)        0.124     7.577 f  wrapper/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.282     7.859    wrapper/counter_value[0]_i_8_n_0
    SLICE_X112Y102       LUT5 (Prop_lut5_I4_O)        0.124     7.983 f  wrapper/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.602     8.585    wrapper/counter_value[0]_i_3_n_0
    SLICE_X112Y103       LUT4 (Prop_lut4_I2_O)        0.124     8.709 r  wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.662     9.371    wrapper/divided_clk
    SLICE_X113Y106       FDRE                                         r  wrapper/counter_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.860    13.648    wrapper/clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  wrapper/counter_value_reg[22]/C
                         clock pessimism              0.481    14.130    
                         clock uncertainty           -0.035    14.094    
    SLICE_X113Y106       FDRE (Setup_fdre_C_R)       -0.429    13.665    wrapper/counter_value_reg[22]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  4.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/divided_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.645%)  route 0.186ns (47.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.718     1.828    wrapper/clk_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  wrapper/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     1.992 r  wrapper/counter_value_reg[0]/Q
                         net (fo=4, routed)           0.186     2.179    wrapper/counter_value[0]
    SLICE_X112Y103       LUT5 (Prop_lut5_I0_O)        0.043     2.222 r  wrapper/divided_clk_i_1/O
                         net (fo=1, routed)           0.000     2.222    wrapper/divided_clk_i_1_n_0
    SLICE_X112Y103       FDRE                                         r  wrapper/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.994     2.361    wrapper/clk_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  wrapper/divided_clk_reg/C
                         clock pessimism             -0.532     1.828    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.131     1.959    wrapper/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.718     1.828    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  wrapper/counter_value_reg[12]/Q
                         net (fo=2, routed)           0.119     2.089    wrapper/counter_value[12]
    SLICE_X113Y103       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.197 r  wrapper/counter_value0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.197    wrapper/data0[12]
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.994     2.361    wrapper/clk_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  wrapper/counter_value_reg[12]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.105     1.933    wrapper/counter_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.718     1.828    wrapper/clk_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  wrapper/counter_value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  wrapper/counter_value_reg[16]/Q
                         net (fo=2, routed)           0.119     2.089    wrapper/counter_value[16]
    SLICE_X113Y104       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.197 r  wrapper/counter_value0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.197    wrapper/data0[16]
    SLICE_X113Y104       FDRE                                         r  wrapper/counter_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.994     2.361    wrapper/clk_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  wrapper/counter_value_reg[16]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y104       FDRE (Hold_fdre_C_D)         0.105     1.933    wrapper/counter_value_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.718     1.828    wrapper/clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  wrapper/counter_value_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  wrapper/counter_value_reg[20]/Q
                         net (fo=2, routed)           0.119     2.089    wrapper/counter_value[20]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.197 r  wrapper/counter_value0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.197    wrapper/data0[20]
    SLICE_X113Y105       FDRE                                         r  wrapper/counter_value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.994     2.361    wrapper/clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  wrapper/counter_value_reg[20]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y105       FDRE (Hold_fdre_C_D)         0.105     1.933    wrapper/counter_value_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.718     1.828    wrapper/clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  wrapper/counter_value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  wrapper/counter_value_reg[24]/Q
                         net (fo=2, routed)           0.119     2.089    wrapper/counter_value[24]
    SLICE_X113Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.197 r  wrapper/counter_value0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.197    wrapper/data0[24]
    SLICE_X113Y106       FDRE                                         r  wrapper/counter_value_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.994     2.361    wrapper/clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  wrapper/counter_value_reg[24]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y106       FDRE (Hold_fdre_C_D)         0.105     1.933    wrapper/counter_value_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.717     1.827    wrapper/clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     1.968 r  wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.119     2.088    wrapper/counter_value[28]
    SLICE_X113Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.196 r  wrapper/counter_value0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.196    wrapper/data0[28]
    SLICE_X113Y107       FDRE                                         r  wrapper/counter_value_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.993     2.360    wrapper/clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  wrapper/counter_value_reg[28]/C
                         clock pessimism             -0.532     1.827    
    SLICE_X113Y107       FDRE (Hold_fdre_C_D)         0.105     1.932    wrapper/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.719     1.829    wrapper/clk_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  wrapper/counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     1.970 r  wrapper/counter_value_reg[8]/Q
                         net (fo=2, routed)           0.119     2.090    wrapper/counter_value[8]
    SLICE_X113Y102       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.198 r  wrapper/counter_value0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.198    wrapper/data0[8]
    SLICE_X113Y102       FDRE                                         r  wrapper/counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.362    wrapper/clk_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  wrapper/counter_value_reg[8]/C
                         clock pessimism             -0.532     1.829    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.105     1.934    wrapper/counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.719     1.829    wrapper/clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  wrapper/counter_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.141     1.970 r  wrapper/counter_value_reg[4]/Q
                         net (fo=2, routed)           0.120     2.091    wrapper/counter_value[4]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.199 r  wrapper/counter_value0_carry/O[3]
                         net (fo=1, routed)           0.000     2.199    wrapper/data0[4]
    SLICE_X113Y101       FDRE                                         r  wrapper/counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.362    wrapper/clk_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  wrapper/counter_value_reg[4]/C
                         clock pessimism             -0.532     1.829    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     1.934    wrapper/counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.719     1.829    wrapper/clk_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  wrapper/counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     1.970 r  wrapper/counter_value_reg[5]/Q
                         net (fo=2, routed)           0.116     2.087    wrapper/counter_value[5]
    SLICE_X113Y102       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.202 r  wrapper/counter_value0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.202    wrapper/data0[5]
    SLICE_X113Y102       FDRE                                         r  wrapper/counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.362    wrapper/clk_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  wrapper/counter_value_reg[5]/C
                         clock pessimism             -0.532     1.829    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.105     1.934    wrapper/counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/counter_value_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.718     1.828    wrapper/clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  wrapper/counter_value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  wrapper/counter_value_reg[19]/Q
                         net (fo=2, routed)           0.120     2.090    wrapper/counter_value[19]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.201 r  wrapper/counter_value0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.201    wrapper/data0[19]
    SLICE_X113Y105       FDRE                                         r  wrapper/counter_value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.994     2.361    wrapper/clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  wrapper/counter_value_reg[19]/C
                         clock pessimism             -0.532     1.828    
    SLICE_X113Y105       FDRE (Hold_fdre_C_D)         0.105     1.933    wrapper/counter_value_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y103  wrapper/counter_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y103  wrapper/counter_value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y103  wrapper/counter_value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y103  wrapper/counter_value_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  wrapper/counter_value_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  wrapper/counter_value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  wrapper/counter_value_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  wrapper/counter_value_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y105  wrapper/counter_value_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  wrapper/counter_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  wrapper/counter_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  wrapper/counter_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  wrapper/counter_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  wrapper/counter_value_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  wrapper/counter_value_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  wrapper/counter_value_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  wrapper/counter_value_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y105  wrapper/counter_value_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y105  wrapper/counter_value_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  wrapper/counter_value_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  wrapper/counter_value_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  wrapper/counter_value_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  wrapper/counter_value_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  wrapper/counter_value_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  wrapper/counter_value_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  wrapper/counter_value_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  wrapper/counter_value_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y105  wrapper/counter_value_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y105  wrapper/counter_value_reg[18]/C



