#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr  4 12:51:04 2019
# Process ID: 18224
# Current directory: D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.runs/synth_1
# Command line: vivado.exe -log Voice_Scope_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Voice_Scope_TOP.tcl
# Log file: D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.runs/synth_1/Voice_Scope_TOP.vds
# Journal file: D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Voice_Scope_TOP.tcl -notrace
Command: synth_design -top Voice_Scope_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 357.773 ; gain = 100.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Voice_Scope_TOP' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_30hz' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/clk_30hz.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_30hz' (2#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/clk_30hz.v:6]
INFO: [Synth 8-6157] synthesizing module 'Voice_Capturer' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Capturer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Voice_Capturer' (3#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Capturer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Freq_Counter' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Freq_Counter.v:5]
WARNING: [Synth 8-3848] Net FREQ100 in module/entity Freq_Counter does not have driver. [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Freq_Counter.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Freq_Counter' (4#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Freq_Counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'Sound_Lvl_Converter' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Sound_Lvl_Converter.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Sound_Lvl_Converter.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Sound_Lvl_Converter' (5#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Sound_Lvl_Converter.v:9]
INFO: [Synth 8-6157] synthesizing module 'Mouse_Controller' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:208]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (6#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:451]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:457]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:515]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:521]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (7#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:208]
WARNING: [Synth 8-350] instance 'mc' of module 'MouseCtl' requires 16 connections, but only 8 given [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Mouse_Controller' (8#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mode_Selector' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:7]
INFO: [Synth 8-6157] synthesizing module 'Button_Pulser' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Button_Pulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'posE_dff' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/posE_dff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'posE_dff' (9#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/posE_dff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Button_Pulser' (10#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Button_Pulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'SEG_Decoder' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/SEG_Decoder.v:7]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000100000 is unreachable [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/SEG_Decoder.v:63]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000100001 is unreachable [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/SEG_Decoder.v:64]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000100010 is unreachable [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/SEG_Decoder.v:65]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000100011 is unreachable [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/SEG_Decoder.v:66]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000100100 is unreachable [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/SEG_Decoder.v:67]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000100101 is unreachable [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/SEG_Decoder.v:68]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000101000 is unreachable [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/SEG_Decoder.v:69]
WARNING: [Synth 8-6014] Unused sequential element PRINT_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/SEG_Decoder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'SEG_Decoder' (11#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/SEG_Decoder.v:7]
WARNING: [Synth 8-6090] variable 'display1Hz' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:137]
WARNING: [Synth 8-6090] variable 'display1Hz' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:165]
WARNING: [Synth 8-6090] variable 'display1Hz' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:170]
WARNING: [Synth 8-6090] variable 'display1Hz' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:190]
WARNING: [Synth 8-6090] variable 'display1Hz' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:195]
WARNING: [Synth 8-6090] variable 'display1Hz' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:215]
WARNING: [Synth 8-6090] variable 'display1Hz' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:220]
INFO: [Synth 8-155] case statement is not full and has no default [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:239]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:261]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:261]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:261]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:261]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:263]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:263]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:263]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:263]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:265]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:265]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:265]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:265]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:267]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:267]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:267]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:267]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:269]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:269]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:269]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:269]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:271]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:271]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:271]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:271]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:273]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:273]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:273]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:273]
INFO: [Synth 8-155] case statement is not full and has no default [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:259]
WARNING: [Synth 8-6014] Unused sequential element histstate_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:95]
WARNING: [Synth 8-6014] Unused sequential element circlestate_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:96]
WARNING: [Synth 8-6014] Unused sequential element histprev_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:95]
WARNING: [Synth 8-6014] Unused sequential element circleprev_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:96]
WARNING: [Synth 8-3848] Net HISTSTATE in module/entity Mode_Selector does not have driver. [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:15]
WARNING: [Synth 8-3848] Net CIRCLESTATE in module/entity Mode_Selector does not have driver. [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Mode_Selector' (12#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:7]
WARNING: [Synth 8-689] width (12) of port connection 'wave_sample_raw' does not match port width (1) of module 'Mode_Selector' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:97]
WARNING: [Synth 8-689] width (1) of port connection 'MOUSELEFT' does not match port width (6) of module 'Mode_Selector' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:100]
WARNING: [Synth 8-689] width (1) of port connection 'LOCK' does not match port width (3) of module 'Mode_Selector' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:101]
INFO: [Synth 8-6157] synthesizing module 'Colour_Selector' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Color_Selector.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Color_Selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Colour_Selector' (13#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Color_Selector.v:8]
INFO: [Synth 8-6157] synthesizing module 'Draw_Waveform_History' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_History.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Waveform_History' (14#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_History.v:10]
INFO: [Synth 8-6157] synthesizing module 'Draw_Background' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/Draw_Background.v:24]
INFO: [Synth 8-6157] synthesizing module 'char' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/char.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_vga_8x16' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/pc_vga_8x16.v:13]
INFO: [Synth 8-6157] synthesizing module 'pc_vga_8x16_00_7F' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/pc_vga_8x16_00_7F.v:2]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S1' [D:/VivadoHLX/Vivado/2018.2/scripts/rt/data/unisim_comp.v:45910]
	Parameter INIT bound to: 1'b0 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111101000000110000001100110011011110110000001100000011010010110000001011111100000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000001111110111111111111111111100111110000111111111111111111110110111111111101111110000000000000000000000000000000000000000000000000000100000011100001111100111111101111111011111110111111100110110000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000100000011100001111100111111100111110000111000000100000000000000000000000000000000000000000000000000000000000000000000001111000001100000011000111001111110011111100111001111000011110000011000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000111100000110000001100001111110111111111111111101111110001111000001100000000000000000000000000000000000000000000000000000000000000000000000000000011000001111000011110000011000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b1111111111111111111111111111111111111111111111111110011111000011110000111110011111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000011110001100110010000100100001001100110001111000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b1111111111111111111111111111111111111111110000111001100110111101101111011001100111000011111111111111111111111111111111111111111100000000000000000000000000000000011110001100110011001100110011001100110001111000001100100001101000001110000111100000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000011000000110000111111000011000001111000110011001100110011001100110011000111100000000000000000000000000000000000000000000000000111000001111000001110000001100000011000000110000001100000011111100110011001111110000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000001100000011100110111001110110011101100011011000110110001101100011011111110110001101111111000000000000000000000000000000000000000000000000000110000001100011011011001111001110011100111100110110110001100000011000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000010000000110000001110000011110000111110001111111011111000111100001110000011000000100000000000000000000000000000000000000000000000000000100000011000001110000111100011111011111110001111100001111000001110000001100000001000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000110000011110001111110000110000001100000011000011111100011110000011000000000000000000000000000000000000000000000000000011001100110011000000000011001100110011001100110011001100110011001100110011001100000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000011011000110110001101100011011000110110111101111011011110110111101101101111111000000000000000000000000000000000000000001111100110001100000110000111000011011001100011011000110011011000011100001100000110001100111110000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000011111110111111101111111011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100001100000111100011111100001100000011000000110000111111000111100000110000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000011000000110000001100000011000000110000001100000011000011111100011110000011000000000000000000000000000000000000000000000000000000110000011110001111110000110000001100000011000000110000001100000011000000110000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000001100000001100111111100000110000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000011000001111111001100000001100000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000001111111011000000110000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011001101111111101100110001001000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000111111101111111001111100011111000011100000111000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000111000001110000111110001111100111111101111111000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000001100000000000000110000001100000011000001111000011110000111100000110000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000110011001100110011001100000000000000000000000000000000000000000011011000110110011111110011011000110110001101100111111100110110001101100000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000110000001100001111100110001101000011000000110000001100111110011000000110000101100011001111100000110000001100000000000000000000000000000000000100001101100011001100000001100000001100000001100110001101100001000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000001110110110011001100110011001100110111000111011000111000011011000110110000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000110000001100000011000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000001100000110000011000000110000001100000011000000110000001100000001100000001100000000000000000000000000000000000000000000000000001100000001100000001100000011000000110000001100000011000000110000011000001100000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000110011000111100111111110011110001100110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000110000111111000011000000110000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000011000000011000000110000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000011000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001100000001100000001100000001100000001100000001100000001000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000001111100110001101100011011100110111101101101111011001110110001101100011001111100000000000000000000000000000000000000000000000000011111100001100000011000000110000001100000011000000110000111100000111000000110000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000011111110110001101100000001100000001100000001100000001100000001101100011001111100000000000000000000000000000000000000000000000000011111001100011000000110000001100000011000111100000001100000011011000110011111000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000011110000011000000110000001100111111101100110001101100001111000001110000001100000000000000000000000000000000000000000000000000011111001100011000000110000001100000011011111100110000001100000011000000111111100000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000001111100110001101100011011000110110001101111110011000000110000000110000000111000000000000000000000000000000000000000000000000000001100000011000000110000001100000001100000001100000001100000011011000110111111100000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000001111100110001101100011011000110110001100111110011000110110001101100011001111100000000000000000000000000000000000000000000000000011110000000110000000110000001100000011001111110110001101100011011000110011111000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000110000001100000000000000000000000000000011000000110000000000000000000000000000000000000000000000000000000000000000000001100000001100000011000000000000000000000000000000110000001100000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000110000011000001100000110000011000000011000000011000000011000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000011111100000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000001100000001100000001100000001100000001100000110000011000001100000110000000000000000000000000000000000000000000000000000000000000000110000001100000000000000110000001100000011000000011001100011011000110011111000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000001111100110000001101110011011110110111101101111011000110110001101100011001111100000000000000000000000000000000000000000000000000110001101100011011000110110001101111111011000110110001100110110000111000000100000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000011111100011001100110011001100110011001100111110001100110011001100110011011111100000000000000000000000000000000000000000000000000001111000110011011000010110000001100000011000000110000001100001001100110001111000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000011111000011011000110011001100110011001100110011001100110011001100110110011111000000000000000000000000000000000000000000000000000111111100110011001100010011000000110100001111000011010000110001001100110111111100000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000011110000011000000110000001100000011010000111100001101000011000100110011011111110000000000000000000000000000000000000000000000000001110100110011011000110110001101101111011000000110000001100001001100110001111000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000011000110110001101100011011000110110001101111111011000110110001101100011011000110000000000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000000110000001100000011000001111000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000001111000110011001100110011001100000011000000110000001100000011000000110000011110000000000000000000000000000000000000000000000000111001100110011001100110011011000111100001111000011011000110011001100110111001100000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000011111110011001100110001001100000011000000110000001100000011000000110000011110000000000000000000000000000000000000000000000000000110000111100001111000011110000111100001111011011111111111111111111100111110000110000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000011000110110001101100011011000110110011101101111011111110111101101110011011000110000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110110001101100011011000110011111000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000011110000011000000110000001100000011000000111110001100110011001100110011011111100000000000000000000000000000000000000111000001100011111001101111011010110110001101100011011000110110001101100011011000110011111000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000011100110011001100110011001100110011011000111110001100110011001100110011011111100000000000000000000000000000000000000000000000000011111001100011011000110000001100000110000111000011000001100011011000110011111000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000111100000110000001100000011000000110000001100000011000100110011101101111111111000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110110001101100011011000110110001100000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000011000001111000110011011000011110000111100001111000011110000111100001111000011000000000000000000000000000000000000000000000000011001100110011011111111110110111101101111000011110000111100001111000011110000110000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000011000011110000110110011000111100000110000001100000111100011001101100001111000011000000000000000000000000000000000000000000000000001111000001100000011000000110000001100000111100011001101100001111000011110000110000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000011111111110000111100000101100000001100000001100000001100100001101100001111111111000000000000000000000000000000000000000000000000001111000011000000110000001100000011000000110000001100000011000000110000001111000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000010000001100000111000011100001110000111000011100000110000001000000000000000000000000000000000000000000000000000000000000000001111000000110000001100000011000000110000001100000011000000110000001100001111000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100011001101100001110000001000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001100000011000000000000000000000000000000000000011101101100110011001100110011000111110000001100011110000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000001111100011001100110011001100110011001100110110001111000011000000110000011100000000000000000000000000000000000000000000000000000011111001100011011000000110000001100000011000110011111000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000001110110110011001100110011001100110011000110110000111100000011000000110000011100000000000000000000000000000000000000000000000000011111001100011011000000110000001111111011000110011111000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000011110000011000000110000001100000011000001111000001100000011001000110110000111000000000000000000000000000011110001100110000001100011111001100110011001100110011001100110011001100011101100000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000011100110011001100110011001100110011001100111011001101100011000000110000011100000000000000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000001110000000000000011000000110000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000111100011001100110011000000110000001100000011000000110000001100000011000001110000000000000011000000110000000000000000000000000000000000000000000000000111001100110011001101100011110000111100001101100011001100110000001100000111000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000111100000110000001100000011000000110000001100000011000000110000001100000111000000000000000000000000000000000000000000000000000110110111101101111011011110110111101101111111111111001100000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000001100110011001100110011001100110011001100110011011011100000000000000000000000000000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110011111000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000011110000011000000110000001111100011001100110011001100110011001100110011011011100000000000000000000000000000000000000000000000000000111100000110000001100011111001100110011001100110011001100110011001100011101100000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000011110000011000000110000001100000011001100111011011011100000000000000000000000000000000000000000000000000000000000000000000000000011111001100011000001100001110000110000011000110011111000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000011100001101100011000000110000001100000011000011111100001100000011000000010000000000000000000000000000000000000000000000000000011101101100110011001100110011001100110011001100110011000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000011000001111000110011011000011110000111100001111000011000000000000000000000000000000000000000000000000000000000000000000000000011001101111111111011011110110111100001111000011110000110000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000011000011011001100011110000011000001111000110011011000011000000000000000000000000000000000000000000000000111110000000110000000110011111101100011011000110110001101100011011000110110001100000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000011111110110001100110000000110000000110001100110011111110000000000000000000000000000000000000000000000000000000000000000000000000000011100001100000011000000110000001100001110000000110000001100000011000000011100000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000011000000110000001100000011000000110000000000000011000000110000001100000011000000000000000000000000000000000000000000000000000011100000001100000011000000110000001100000001110000110000001100000011000011100000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101110001110110000000000000000000000000000000000000000000000000000000001111111011000110110001101100011001101100001110000001000000000000000000000000000000000000 
	Parameter SRVAL bound to: 1'b0 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S1' (15#1) [D:/VivadoHLX/Vivado/2018.2/scripts/rt/data/unisim_comp.v:45910]
INFO: [Synth 8-6155] done synthesizing module 'pc_vga_8x16_00_7F' (16#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/pc_vga_8x16_00_7F.v:2]
INFO: [Synth 8-6157] synthesizing module 'pc_vga_8x16_80_FF' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/pc_vga_8x16_80_FF.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S1__parameterized0' [D:/VivadoHLX/Vivado/2018.2/scripts/rt/data/unisim_comp.v:45910]
	Parameter INIT bound to: 1'b0 
	Parameter INIT_00 bound to: 256'b0000000000000000011111000000011000001100001111000110011011000010110000001100000011000000110000100110011000111100000000000000000000000000000000000000000000000000011101101100110011001100110011001100110011001100110011000000000000000000110011000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000001111100110001101100000011000000111111101100011001111100000000000011000000011000000011000000000000000000000000000000000000000000011101101100110011001100110011000111110000001100011110000000000001101100001110000001000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000001110110110011001100110011001100011111000000110001111000000000000000000011001100000000000000000000000000000000000000000000000000011101101100110011001100110011000111110000001100011110000000000000011000001100000110000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000001110110110011001100110011001100011111000000110001111000000000000011100001101100001110000000000000000000000000000000000000111100000001100000110000111100011001100110000001100000011001100011110000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000001111100110001101100000011000000111111101100011001111100000000000110110000111000000100000000000000000000000000000000000000000000011111001100011011000000110000001111111011000110011111000000000000000000110001100000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000001111100110001101100000011000000111111101100011001111100000000000001100000110000011000000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000001110000000000000000000011001100000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000111100000110000001100000011000000110000001100000111000000000000110011000111100000110000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000001110000000000000011000001100000110000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000011000110110001101100011011111110110001101100011001101100001110000001000000000000110001100000000000000000000000000000000000000000110001101100011011000110111111101100011011000110011011000011100000000000001110000110110000111000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000011111110011001100110000001100000011111000110000001100110111111100000000001100000001100000001100000000000000000000000000000000000011101111101110011011000011111100001101100111011011011100000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000011001110110011001100110011001100110011001111111011001100110011000110110000111110000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110011111000000000001101100001110000001000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000001111100110001101100011011000110110001101100011001111100000000000000000011000110000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110011111000000000000011000001100000110000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000001110110110011001100110011001100110011001100110011001100000000001100110001111000001100000000000000000000000000000000000000000000011101101100110011001100110011001100110011001100110011000000000000011000001100000110000000000000 
	Parameter INIT_0C bound to: 256'b0000000001111000000011000000011001111110110001101100011011000110110001101100011011000110000000000000000011000110000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110110001101100011001111100000000001100011000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000001111100110001101100011011000110110001101100011011000110110001101100011000000000110001100000000000000000000000000000000000000000000110000001100001111110110000111100000011000000110000001100001101111110000110000001100000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000011111100111001100110000001100000011000000110000011110000011000000110010001101100001110000000000000000000000000000000000000000000000110000001100000011000111111110001100011111111000110000011110001100110110000110000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000011110011011001100110011001100110011011110110011001100010011111000110011001100110111111000000000000000000000000000111000011011000000110000001100000011000000110000001100001111110000110000001100000011000000110110000111000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000001110110110011001100110011001100011111000000110001111000000000000110000000110000000110000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000001110000000000000110000000110000000110000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000001111100110001101100011011000110110001101100011001111100000000000110000000110000000110000000000000000000000000000000000000000000011101101100110011001100110011001100110011001100110011000000000001100000001100000001100000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000001100110011001100110011001100110011001100110011011011100000000001101110001110110000000000000000000000000000000000000000000000000110001101100011011000110110011101101111011111110111101101110011011000110000000001101110001110110 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000111111000000000001111100110110001101100001111000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000011100001101100011011000011100000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000001111100110001101100011011000000011000000011000000110000000000000011000000110000000000000000000000000000000000000000000000000000000000001100000011000000110000001100000011111110000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000001100000011000000110000001101111111000000000000000000000000000000000000000000000000000000000000000000001111100001100000001101001101111001110011000000011000000011000110011001100011011000010110000001100000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000001100000011000111110100101101100111001100110001100000001100011001100110001101100001011000000110000000000000000000000000000000000000000000000000110000011110000111100001111000001100000011000000110000000000000011000000110000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000011011001101100110110000110110000110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000011011000011011001101100110110000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0100010000010001010001000001000101000100000100010100010000010001010001000001000101000100000100010100010000010001010001000001000110101010010101011010101001010101101010100101010110101010010101011010101001010101101010100101010110101010010101011010101001010101 
	Parameter INIT_19 bound to: 256'b0111011111011101011101111101110101110111110111010111011111011101011101111101110101110111110111010111011111011101011101111101110100011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000 
	Parameter INIT_1A bound to: 256'b0001100000011000000110000001100000011000000110000001100000011000111110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110001111100000011000111110000001100000011000000110000001100000011000 
	Parameter INIT_1B bound to: 256'b0011011000110110001101100011011000110110001101100011011000110110111101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101101111111000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0001100000011000000110000001100000011000000110000001100000011000111110000001100011111000000000000000000000000000000000000000000000110110001101100011011000110110001101100011011000110110001101101111011000000110111101100011011000110110001101100011011000110110 
	Parameter INIT_1D bound to: 256'b0011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101101111011000000110111111100000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000111111100000011011110110001101100011011000110110001101100011011000000000000000000000000000000000000000000000000000000000000000001111111000110110001101100011011000110110001101100011011000110110 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000111110000001100011111000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110001111100000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000111110001100000011000000110000001100000011000000110000001100000000000000000000000000000000000000000000000000000000000000000001111111100011000000110000001100000011000000110000001100000011000 
	Parameter INIT_21 bound to: 256'b0001100000011000000110000001100000011000000110000001100000011000111111110000000000000000000000000000000000000000000000000000000000011000000110000001100000011000000110000001100000011000000110000001111100011000000110000001100000011000000110000001100000011000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000011000000110000001100000011000000110000001100000011000000110001111111100011000000110000001100000011000000110000001100000011000 
	Parameter INIT_23 bound to: 256'b0001100000011000000110000001100000011000000110000001100000011000000111110001100000011111000110000001100000011000000110000001100000110110001101100011011000110110001101100011011000110110001101100011011100110110001101100011011000110110001101100011011000110110 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000001111110011000000110111001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011100110000001111110000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000111111110000000011110111001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101101111011100000000111111110000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0011011000110110001101100011011000110110001101100011011000110110001101110011000000110111001101100011011000110110001101100011011000000000000000000000000000000000000000000000000000000000000000001111111100000000111111110000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0011011000110110001101100011011000110110001101100011011000110110111101110000000011110111001101100011011000110110001101100011011000000000000000000000000000000000000000000000000000000000000000001111111100000000111111110001100000011000000110000001100000011000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000111111110011011000110110001101100011011000110110001101100011011000011000000110000001100000011000000110000001100000011000000110001111111100000000111111110000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0011011000110110001101100011011000110110001101100011011000110110111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100110110001101100011011000110110001101100011011000110110 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000111110001100000011111000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001111100011000000111110000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0011011000110110001101100011011000110110001101100011011000110110001111110000000000000000000000000000000000000000000000000000000000110110001101100011011000110110001101100011011000110110001101101111111100110110001101100011011000110110001101100011011000110110 
	Parameter INIT_2C bound to: 256'b0001100000011000000110000001100000011000000110000001100000011000111111110001100011111111000110000001100000011000000110000001100000000000000000000000000000000000000000000000000000000000000000001111100000011000000110000001100000011000000110000001100000011000 
	Parameter INIT_2D bound to: 256'b0001100000011000000110000001100000011000000110000001100000011000000111110000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INIT_2E bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000 
	Parameter INIT_2F bound to: 256'b0000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000001110110110111001101100011011000110110001101110001110110000000000000000000000000000000000000000000000000000000000000000000000000110011001100011011000110110001101100110011011000110011001100110011001100011110000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000011000000110000001100000011000000110000001100000011000000110001101100011011111110000000000000000000000000000000000000000000000000011011000110110001101100011011000110110001101100011011001111111000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000011111110110001100110000000110000000110000011000001100000110001101111111000000000000000000000000000000000000000000000000000000000011100001101100011011000110110001101100011011000011111100000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000001100000001100000011000000111110001100110011001100110011001100110011001100000000000000000000000000000000000000000000000000000000000000000000110000001100000011000000110000001100000011000110111000111011000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000001111110000110000011110001100110011001100110011000111100000110000111111000000000000000000000000000000000000000000000000000000000001110000110110011000110110001101111111011000110110001100110110000111000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000011101110011011000110110001101100011011001100011011000110110001100110110000111000000000000000000000000000000000000000000000000000001111000110011001100110011001100110011000111110000011000001100000110000000111100000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000111111011011011110110111101101101111110000000000000000000000000000000000000000000000000000000000000000000000000110000000110000001111110111100111101101111011011011111100000011000000011000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000011100001100000110000001100000011000000111110001100000011000000011000000011100000000000000000000000000000000000000000000000000110001101100011011000110110001101100011011000110110001101100011001111100000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000111111100000000000000000111111100000000000000000111111100000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000110000001100001111110000110000001100000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000001111110000000000011000000011000000011000000011000001100000110000011000000000000000000000000000000000000000000000000000000000000011111100000000000001100000110000011000001100000001100000001100000001100000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0001100000011000000110000001100000011000000110000001100000011000000110000001100000011011000110110001101100001110000000000000000000000000000000000000000000000000011100001101100011011000110110000001100000011000000110000001100000011000000110000001100000011000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000110000001100000000000011111100000000000011000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000011011100011101100000000011011100011101100000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000110110001101100001110000000000000000000000000000000000000000000000000000000000000000000000110000001100000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000011110001101100011011001110110000001100000011000000110000001100000011000000111100000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000110110001101100011011000110110001101100110110000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000110010000110000000110000110110000111000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000011111000111110001111100011111000111110001111100011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 1'b0 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S1__parameterized0' (16#1) [D:/VivadoHLX/Vivado/2018.2/scripts/rt/data/unisim_comp.v:45910]
INFO: [Synth 8-6155] done synthesizing module 'pc_vga_8x16_80_FF' (17#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/pc_vga_8x16_80_FF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc_vga_8x16' (18#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/pc_vga_8x16.v:13]
WARNING: [Synth 8-689] width (12) of port connection 'col' does not match port width (3) of module 'pc_vga_8x16' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/char.v:34]
WARNING: [Synth 8-689] width (12) of port connection 'row' does not match port width (4) of module 'pc_vga_8x16' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/char.v:34]
INFO: [Synth 8-6155] done synthesizing module 'char' (19#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/char.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Background' (20#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/Draw_Background.v:24]
INFO: [Synth 8-6157] synthesizing module 'VGA_DISPLAY' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/VGA_DISPLAY.v:17]
INFO: [Synth 8-638] synthesizing module 'CLK_108M' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:83]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.375000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:125]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:187]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'CLK_108M' (21#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:83]
INFO: [Synth 8-638] synthesizing module 'VGA_CONTROL' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/VGA_CONTROL.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'VGA_CONTROL' (22#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/VGA_CONTROL.vhd:61]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DISPLAY' (23#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/VGA_DISPLAY.v:17]
WARNING: [Synth 8-3848] Net VGA_Red_wave in module/entity Voice_Scope_TOP does not have driver. [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:130]
WARNING: [Synth 8-3848] Net VGA_Red_circle in module/entity Voice_Scope_TOP does not have driver. [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:138]
WARNING: [Synth 8-3848] Net VGA_Green_wave in module/entity Voice_Scope_TOP does not have driver. [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:131]
WARNING: [Synth 8-3848] Net VGA_Green_circle in module/entity Voice_Scope_TOP does not have driver. [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:139]
WARNING: [Synth 8-3848] Net VGA_Blue_wave in module/entity Voice_Scope_TOP does not have driver. [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:132]
WARNING: [Synth 8-3848] Net VGA_Blue_circle in module/entity Voice_Scope_TOP does not have driver. [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:140]
INFO: [Synth 8-6155] done synthesizing module 'Voice_Scope_TOP' (24#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:23]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port SW0
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[5]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[4]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[3]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[2]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[1]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[0]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port waveformstate[2]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port waveformstate[1]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port waveformstate[0]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port histstate[2]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port histstate[1]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port histstate[0]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port circlestate[2]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port circlestate[1]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port circlestate[0]
WARNING: [Synth 8-3331] design SEG_Decoder has unconnected port WORD0[5]
WARNING: [Synth 8-3331] design SEG_Decoder has unconnected port WORD1[5]
WARNING: [Synth 8-3331] design SEG_Decoder has unconnected port WORD2[5]
WARNING: [Synth 8-3331] design SEG_Decoder has unconnected port WORD3[5]
WARNING: [Synth 8-3331] design Mode_Selector has unconnected port HISTSTATE[2]
WARNING: [Synth 8-3331] design Mode_Selector has unconnected port HISTSTATE[1]
WARNING: [Synth 8-3331] design Mode_Selector has unconnected port HISTSTATE[0]
WARNING: [Synth 8-3331] design Mode_Selector has unconnected port CIRCLESTATE[2]
WARNING: [Synth 8-3331] design Mode_Selector has unconnected port CIRCLESTATE[1]
WARNING: [Synth 8-3331] design Mode_Selector has unconnected port CIRCLESTATE[0]
WARNING: [Synth 8-3331] design Mode_Selector has unconnected port clk_wire
WARNING: [Synth 8-3331] design Mode_Selector has unconnected port wave_sample_raw
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[11]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[10]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[9]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[8]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[7]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[6]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[5]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[4]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[3]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[2]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[1]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[0]
WARNING: [Synth 8-3331] design Freq_Counter has unconnected port FREQ100[11]
WARNING: [Synth 8-3331] design Freq_Counter has unconnected port FREQ100[10]
WARNING: [Synth 8-3331] design Freq_Counter has unconnected port FREQ100[9]
WARNING: [Synth 8-3331] design Freq_Counter has unconnected port FREQ100[8]
WARNING: [Synth 8-3331] design Freq_Counter has unconnected port FREQ100[7]
WARNING: [Synth 8-3331] design Freq_Counter has unconnected port FREQ100[6]
WARNING: [Synth 8-3331] design Freq_Counter has unconnected port FREQ100[5]
WARNING: [Synth 8-3331] design Freq_Counter has unconnected port FREQ100[4]
WARNING: [Synth 8-3331] design Freq_Counter has unconnected port FREQ100[3]
WARNING: [Synth 8-3331] design Freq_Counter has unconnected port FREQ100[2]
WARNING: [Synth 8-3331] design Freq_Counter has unconnected port FREQ100[1]
WARNING: [Synth 8-3331] design Freq_Counter has unconnected port FREQ100[0]
WARNING: [Synth 8-3331] design Freq_Counter has unconnected port CLOCK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 470.109 ; gain = 213.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mc:rst to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[11] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[10] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[9] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[8] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[7] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[6] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[5] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[4] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[3] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[2] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[1] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[0] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:setx to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:sety to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:setmax_x to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:setmax_y to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 470.109 ; gain = 213.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 470.109 ; gain = 213.016
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Voice_Scope_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Voice_Scope_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  RAMB16_S1 => RAMB18E1: 110 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 846.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 846.695 ; gain = 589.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 846.695 ; gain = 589.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 846.695 ; gain = 589.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "freq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "freq0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "freq1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "maxVol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "percent1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "STATE0" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:99]
INFO: [Synth 8-5546] ROM "mode0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "displaystate0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "option0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "displaystate0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "option0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "clrstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Condition_For_Box" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VGA_Green_Grid1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 846.695 ; gain = 589.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |Draw_Background__GB0  |           1|     13300|
|2     |Draw_Background__GB1  |           1|     11436|
|3     |Voice_Scope_TOP__GCB0 |           1|     26324|
|4     |Voice_Scope_TOP__GCB1 |           1|     16437|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 114   
	   3 Input     12 Bit       Adders := 110   
	 100 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 123   
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1281  
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 11    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 53    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     30 Bit        Muxes := 18    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     12 Bit        Muxes := 12    
	   6 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 29    
	   3 Input      6 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	  37 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 94    
	  16 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Voice_Scope_TOP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module pc_vga_8x16__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__49 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__50 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__51 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__52 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__53 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__54 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module Draw_Background 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module VGA_CONTROL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module VGA_DISPLAY 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module Draw_Waveform_History 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1281  
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module Voice_Capturer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Freq_Counter 
Detailed RTL Component Info : 
+---Adders : 
	 100 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 108   
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Sound_Lvl_Converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 2     
+---Muxes : 
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
Module posE_dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SEG_Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Mode_Selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 18    
	   2 Input      6 Bit        Muxes := 28    
	   3 Input      6 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module Colour_Selector 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module clk_30hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element vga/clk_vgaReg_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/VGA_DISPLAY.v:75]
INFO: [Synth 8-5546] ROM "freq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "freq0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "freq1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "maxVol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "percent1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mc/zpos_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:1007]
WARNING: [Synth 8-6014] Unused sequential element mc/new_event_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:606]
INFO: [Synth 8-5545] ROM "mc/periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mc/timeout" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'word2_reg' and it is trimmed from '6' to '5' bits. [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:243]
WARNING: [Synth 8-3936] Found unconnected internal register 'word1_reg' and it is trimmed from '6' to '5' bits. [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:242]
WARNING: [Synth 8-3936] Found unconnected internal register 'word0_reg' and it is trimmed from '6' to '5' bits. [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:241]
INFO: [Synth 8-5545] ROM "seg_d/STATE0" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg_d/STATE0" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/fc/\freq0_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_1/sound_converter/percent0_reg[1]' (FDRE) to 'i_1/sound_converter/percent0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/sound_converter/percent0_reg[5]' (FDRE) to 'i_1/sound_converter/percent0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/sound_converter/percent0_reg[2]' (FDRE) to 'i_1/sound_converter/percent0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/sound_converter/percent0_reg[0]' (FDRE) to 'i_1/sound_converter/percent0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/sound_converter/percent0_reg[3]' (FDRE) to 'i_1/sound_converter/percent0_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/sound_converter/\percent0_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_1/sound_converter/percent1_reg[4]' (FDRE) to 'i_1/sound_converter/percent2_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/sound_converter/\percent2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/sound_converter/\sound1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_4/\mode_s/seg_d/COUNTER_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_4/\mode_s/seg_d/COUNTER_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_4/\mode_s/seg_d/COUNTER_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_4/\mode_s/seg_d/COUNTER_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_4/\mode_s/seg_d/COUNTER_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_4/\mode_s/seg_d/COUNTER_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_4/\mode_s/seg_d/COUNTER_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_4/\mode_s/seg_d/COUNTER_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_4/\mode_s/seg_d/COUNTER_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_4/\mode_s/seg_d/COUNTER_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_1/cs/ticks_reg[1]' (FDE) to 'i_1/cs/ticks_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/ticks_reg[4]' (FDE) to 'i_1/cs/ticks_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/ticks_reg[5]' (FDE) to 'i_1/cs/ticks_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/ticks_reg[6]' (FDE) to 'i_1/cs/ticks_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/grid_reg[0]' (FDE) to 'i_1/cs/grid_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/grid_reg[1]' (FDE) to 'i_1/cs/grid_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/grid_reg[6]' (FDE) to 'i_1/cs/grid_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/grid_reg[7]' (FDE) to 'i_1/cs/grid_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/grid_reg[8]' (FDE) to 'i_1/cs/grid_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/grid_reg[9]' (FDE) to 'i_1/cs/grid_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/grid_reg[11]' (FDE) to 'i_1/cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/axes_reg[0]' (FDE) to 'i_1/cs/axes_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/axes_reg[2]' (FDE) to 'i_1/cs/axes_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/axes_reg[4]' (FDE) to 'i_1/cs/axes_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/axes_reg[5]' (FDE) to 'i_1/cs/axes_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/axes_reg[7]' (FDE) to 'i_1/cs/axes_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/axes_reg[8]' (FDE) to 'i_1/cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/axes_reg[10]' (FDE) to 'i_1/cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/waveform_reg[0]' (FDE) to 'i_1/cs/waveform_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/waveform_reg[1]' (FDE) to 'i_1/cs/waveform_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/waveform_reg[2]' (FDE) to 'i_1/cs/waveform_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/waveform_reg[3]' (FDE) to 'i_1/cs/waveform_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/waveform_reg[4]' (FDE) to 'i_1/cs/waveform_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/waveform_reg[8]' (FDE) to 'i_1/cs/waveform_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\cs/waveform_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_1/cs/background_reg[3]' (FDE) to 'i_1/cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/background_reg[4]' (FDE) to 'i_1/cs/background_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/background_reg[7]' (FDE) to 'i_1/cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/background_reg[8]' (FDE) to 'i_1/cs/background_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\cs/background_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\mode_s/seg_d/seg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/fc/\FREQ0_reg[3] )
WARNING: [Synth 8-3332] Sequential element (prev_reg[10]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[9]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[8]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[7]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[6]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[5]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[4]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[3]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[2]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[1]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[0]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[11]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[10]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[9]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[8]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[7]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[6]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[5]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[4]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[3]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (FREQ0_reg[3]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[11]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[10]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[9]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[8]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[7]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[6]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[5]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[4]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[11]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[10]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[9]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[8]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[7]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[6]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[5]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[4]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[11]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[10]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[9]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[8]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[7]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[6]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[5]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[4]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (sound1_reg[5]) is unused and will be removed from module Sound_Lvl_Converter.
WARNING: [Synth 8-3332] Sequential element (sound1_reg[4]) is unused and will be removed from module Sound_Lvl_Converter.
WARNING: [Synth 8-3332] Sequential element (percent0_reg[4]) is unused and will be removed from module Sound_Lvl_Converter.
WARNING: [Synth 8-3332] Sequential element (percent1_reg[5]) is unused and will be removed from module Sound_Lvl_Converter.
WARNING: [Synth 8-3332] Sequential element (percent2_reg[5]) is unused and will be removed from module Sound_Lvl_Converter.
WARNING: [Synth 8-3332] Sequential element (percent2_reg[4]) is unused and will be removed from module Sound_Lvl_Converter.
INFO: [Synth 8-3886] merging instance 'i_1/cs/ticks_reg[0]' (FDE) to 'i_1/cs/axes_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/ticks_reg[7]' (FDE) to 'i_1/cs/background_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/ticks_reg[8]' (FDE) to 'i_1/cs/grid_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/ticks_reg[9]' (FDE) to 'i_1/cs/background_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/ticks_reg[10]' (FDE) to 'i_1/cs/grid_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/grid_reg[3]' (FDE) to 'i_1/cs/background_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/grid_reg[10]' (FDE) to 'i_1/cs/background_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/cs/axes_reg[11]' (FDE) to 'i_1/cs/background_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/sound_converter/sound0_reg[0]' (FDE) to 'i_1/sound_converter/led_reg[9]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 846.695 ; gain = 589.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|SEG_Decoder   | seg        | 32x8          | LUT            | 
|Mode_Selector | seg_d/seg  | 32x8          | LUT            | 
+--------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |Draw_Background__GB0  |           1|       821|
|2     |Draw_Background__GB1  |           1|       999|
|3     |Voice_Scope_TOP__GCB0 |           1|     25903|
|4     |Voice_Scope_TOP__GCB1 |           1|     11153|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:39 ; elapsed = 00:02:43 . Memory (MB): peak = 846.695 ; gain = 589.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:42 ; elapsed = 00:03:47 . Memory (MB): peak = 929.047 ; gain = 671.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |Freq_Counter        |           1|      6514|
|2     |Voice_Scope_TOP_GT2 |           1|     32122|
|3     |Voice_Scope_TOP_GT3 |           1|         2|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:57 ; elapsed = 00:04:03 . Memory (MB): peak = 977.730 ; gain = 720.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop mc/mc/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to mc/mc/Inst_Ps2Interface/ps2_data_h_reg_inv.
INFO: [Synth 8-5365] Flop mc/mc/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to mc/mc/Inst_Ps2Interface/ps2_clk_h_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:01 ; elapsed = 00:04:06 . Memory (MB): peak = 977.730 ; gain = 720.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:01 ; elapsed = 00:04:06 . Memory (MB): peak = 977.730 ; gain = 720.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:03 ; elapsed = 00:04:08 . Memory (MB): peak = 977.730 ; gain = 720.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:03 ; elapsed = 00:04:08 . Memory (MB): peak = 977.730 ; gain = 720.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:04 ; elapsed = 00:04:09 . Memory (MB): peak = 977.730 ; gain = 720.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:04 ; elapsed = 00:04:09 . Memory (MB): peak = 977.730 ; gain = 720.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     5|
|2     |CARRY4     |   554|
|3     |LUT1       |   376|
|4     |LUT2       |   527|
|5     |LUT3       |   950|
|6     |LUT4       |   781|
|7     |LUT5       |   314|
|8     |LUT6       |  3988|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |  1678|
|11    |MUXF8      |   810|
|12    |RAMB16_S1  |    55|
|13    |FDRE       | 14793|
|14    |FDSE       |     1|
|15    |IBUF       |     8|
|16    |IOBUF      |     2|
|17    |OBUF       |    41|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------+----------------------+------+
|      |Instance                |Module                |Cells |
+------+------------------------+----------------------+------+
|1     |top                     |                      | 24884|
|2     |  clk_30                |clk_30hz              |    30|
|3     |  cs                    |Colour_Selector       |    42|
|4     |  dbg                   |Draw_Background       |   183|
|5     |    ahar1               |char                  |     4|
|6     |      c                 |pc_vga_8x16_173       |     1|
|7     |        U1              |pc_vga_8x16_00_7F_174 |     1|
|8     |    ahar10              |char_13               |     4|
|9     |      c                 |pc_vga_8x16_171       |     1|
|10    |        U1              |pc_vga_8x16_00_7F_172 |     1|
|11    |    ahar11              |char_14               |     4|
|12    |      c                 |pc_vga_8x16_169       |     1|
|13    |        U1              |pc_vga_8x16_00_7F_170 |     1|
|14    |    ahar12              |char_15               |     4|
|15    |      c                 |pc_vga_8x16_167       |     1|
|16    |        U1              |pc_vga_8x16_00_7F_168 |     1|
|17    |    ahar13              |char_16               |     4|
|18    |      c                 |pc_vga_8x16_165       |     1|
|19    |        U1              |pc_vga_8x16_00_7F_166 |     1|
|20    |    ahar14              |char_17               |     4|
|21    |      c                 |pc_vga_8x16_163       |     1|
|22    |        U1              |pc_vga_8x16_00_7F_164 |     1|
|23    |    ahar15              |char_18               |     4|
|24    |      c                 |pc_vga_8x16_161       |     1|
|25    |        U1              |pc_vga_8x16_00_7F_162 |     1|
|26    |    ahar2               |char_19               |     7|
|27    |      c                 |pc_vga_8x16_159       |     1|
|28    |        U1              |pc_vga_8x16_00_7F_160 |     1|
|29    |    ahar3               |char_20               |     4|
|30    |      c                 |pc_vga_8x16_157       |     1|
|31    |        U1              |pc_vga_8x16_00_7F_158 |     1|
|32    |    ahar4               |char_21               |     4|
|33    |      c                 |pc_vga_8x16_155       |     1|
|34    |        U1              |pc_vga_8x16_00_7F_156 |     1|
|35    |    ahar5               |char_22               |     3|
|36    |      c                 |pc_vga_8x16_153       |     1|
|37    |        U1              |pc_vga_8x16_00_7F_154 |     1|
|38    |    ahar6               |char_23               |     4|
|39    |      c                 |pc_vga_8x16_151       |     1|
|40    |        U1              |pc_vga_8x16_00_7F_152 |     1|
|41    |    ahar7               |char_24               |     4|
|42    |      c                 |pc_vga_8x16_149       |     1|
|43    |        U1              |pc_vga_8x16_00_7F_150 |     1|
|44    |    ahar8               |char_25               |     4|
|45    |      c                 |pc_vga_8x16_147       |     1|
|46    |        U1              |pc_vga_8x16_00_7F_148 |     1|
|47    |    ahar9               |char_26               |     4|
|48    |      c                 |pc_vga_8x16_145       |     1|
|49    |        U1              |pc_vga_8x16_00_7F_146 |     1|
|50    |    char1               |char_27               |     1|
|51    |      c                 |pc_vga_8x16_143       |     1|
|52    |        U1              |pc_vga_8x16_00_7F_144 |     1|
|53    |    char2               |char_28               |     4|
|54    |      c                 |pc_vga_8x16_141       |     1|
|55    |        U1              |pc_vga_8x16_00_7F_142 |     1|
|56    |    char3               |char_29               |     4|
|57    |      c                 |pc_vga_8x16_139       |     1|
|58    |        U1              |pc_vga_8x16_00_7F_140 |     1|
|59    |    char4               |char_30               |     6|
|60    |      c                 |pc_vga_8x16_137       |     3|
|61    |        U1              |pc_vga_8x16_00_7F_138 |     3|
|62    |    char5               |char_31               |     4|
|63    |      c                 |pc_vga_8x16_135       |     1|
|64    |        U1              |pc_vga_8x16_00_7F_136 |     1|
|65    |    char6               |char_32               |     4|
|66    |      c                 |pc_vga_8x16_133       |     1|
|67    |        U1              |pc_vga_8x16_00_7F_134 |     1|
|68    |    char7               |char_33               |     4|
|69    |      c                 |pc_vga_8x16_131       |     1|
|70    |        U1              |pc_vga_8x16_00_7F_132 |     1|
|71    |    char8               |char_34               |     7|
|72    |      c                 |pc_vga_8x16_129       |     1|
|73    |        U1              |pc_vga_8x16_00_7F_130 |     1|
|74    |    dhar1               |char_35               |     8|
|75    |      c                 |pc_vga_8x16_127       |     2|
|76    |        U1              |pc_vga_8x16_00_7F_128 |     2|
|77    |    dhar2               |char_36               |     7|
|78    |      c                 |pc_vga_8x16_125       |     1|
|79    |        U1              |pc_vga_8x16_00_7F_126 |     1|
|80    |    dhar3               |char_37               |     5|
|81    |      c                 |pc_vga_8x16_123       |     2|
|82    |        U1              |pc_vga_8x16_00_7F_124 |     2|
|83    |    dhar4               |char_38               |     6|
|84    |      c                 |pc_vga_8x16_121       |     2|
|85    |        U1              |pc_vga_8x16_00_7F_122 |     2|
|86    |    dhar5               |char_39               |     4|
|87    |      c                 |pc_vga_8x16_119       |     1|
|88    |        U1              |pc_vga_8x16_00_7F_120 |     1|
|89    |    dhar6               |char_40               |     1|
|90    |      c                 |pc_vga_8x16_117       |     1|
|91    |        U1              |pc_vga_8x16_00_7F_118 |     1|
|92    |    dhar7               |char_41               |     1|
|93    |      c                 |pc_vga_8x16_115       |     1|
|94    |        U1              |pc_vga_8x16_00_7F_116 |     1|
|95    |    dhar8               |char_42               |     1|
|96    |      c                 |pc_vga_8x16_113       |     1|
|97    |        U1              |pc_vga_8x16_00_7F_114 |     1|
|98    |    ehar1               |char_43               |     8|
|99    |      c                 |pc_vga_8x16_111       |     1|
|100   |        U1              |pc_vga_8x16_00_7F_112 |     1|
|101   |    ehar2               |char_44               |     1|
|102   |      c                 |pc_vga_8x16_109       |     1|
|103   |        U1              |pc_vga_8x16_00_7F_110 |     1|
|104   |    ehar3               |char_45               |     2|
|105   |      c                 |pc_vga_8x16_107       |     2|
|106   |        U1              |pc_vga_8x16_00_7F_108 |     2|
|107   |    ehar4               |char_46               |     1|
|108   |      c                 |pc_vga_8x16_105       |     1|
|109   |        U1              |pc_vga_8x16_00_7F_106 |     1|
|110   |    ehar5               |char_47               |     1|
|111   |      c                 |pc_vga_8x16_103       |     1|
|112   |        U1              |pc_vga_8x16_00_7F_104 |     1|
|113   |    ehar6               |char_48               |     1|
|114   |      c                 |pc_vga_8x16_101       |     1|
|115   |        U1              |pc_vga_8x16_00_7F_102 |     1|
|116   |    ehar7               |char_49               |     1|
|117   |      c                 |pc_vga_8x16_99        |     1|
|118   |        U1              |pc_vga_8x16_00_7F_100 |     1|
|119   |    ehar8               |char_50               |     1|
|120   |      c                 |pc_vga_8x16_97        |     1|
|121   |        U1              |pc_vga_8x16_00_7F_98  |     1|
|122   |    fhar1               |char_51               |     4|
|123   |      c                 |pc_vga_8x16_95        |     1|
|124   |        U1              |pc_vga_8x16_00_7F_96  |     1|
|125   |    fhar2               |char_52               |     1|
|126   |      c                 |pc_vga_8x16_93        |     1|
|127   |        U1              |pc_vga_8x16_00_7F_94  |     1|
|128   |    fhar3               |char_53               |     2|
|129   |      c                 |pc_vga_8x16_91        |     2|
|130   |        U1              |pc_vga_8x16_00_7F_92  |     2|
|131   |    fhar4               |char_54               |     1|
|132   |      c                 |pc_vga_8x16_89        |     1|
|133   |        U1              |pc_vga_8x16_00_7F_90  |     1|
|134   |    fhar5               |char_55               |     1|
|135   |      c                 |pc_vga_8x16_87        |     1|
|136   |        U1              |pc_vga_8x16_00_7F_88  |     1|
|137   |    fhar6               |char_56               |     1|
|138   |      c                 |pc_vga_8x16_85        |     1|
|139   |        U1              |pc_vga_8x16_00_7F_86  |     1|
|140   |    fhar7               |char_57               |     1|
|141   |      c                 |pc_vga_8x16_83        |     1|
|142   |        U1              |pc_vga_8x16_00_7F_84  |     1|
|143   |    fhar8               |char_58               |     2|
|144   |      c                 |pc_vga_8x16_81        |     2|
|145   |        U1              |pc_vga_8x16_00_7F_82  |     2|
|146   |    ghar1               |char_59               |     1|
|147   |      c                 |pc_vga_8x16_79        |     1|
|148   |        U1              |pc_vga_8x16_00_7F_80  |     1|
|149   |    ghar2               |char_60               |     1|
|150   |      c                 |pc_vga_8x16_77        |     1|
|151   |        U1              |pc_vga_8x16_00_7F_78  |     1|
|152   |    ghar3               |char_61               |     2|
|153   |      c                 |pc_vga_8x16_75        |     2|
|154   |        U1              |pc_vga_8x16_00_7F_76  |     2|
|155   |    ghar4               |char_62               |     1|
|156   |      c                 |pc_vga_8x16_73        |     1|
|157   |        U1              |pc_vga_8x16_00_7F_74  |     1|
|158   |    ghar5               |char_63               |     1|
|159   |      c                 |pc_vga_8x16_71        |     1|
|160   |        U1              |pc_vga_8x16_00_7F_72  |     1|
|161   |    ghar6               |char_64               |     8|
|162   |      c                 |pc_vga_8x16_69        |     2|
|163   |        U1              |pc_vga_8x16_00_7F_70  |     2|
|164   |    ghar7               |char_65               |     7|
|165   |      c                 |pc_vga_8x16_67        |     3|
|166   |        U1              |pc_vga_8x16_00_7F_68  |     3|
|167   |    ghar8               |char_66               |     4|
|168   |      c                 |pc_vga_8x16           |     1|
|169   |        U1              |pc_vga_8x16_00_7F     |     1|
|170   |  fc                    |Freq_Counter          |  2441|
|171   |  mc                    |Mouse_Controller      |   776|
|172   |    mc                  |MouseCtl              |   776|
|173   |      Inst_Ps2Interface |Ps2Interface          |   283|
|174   |  mode_s                |Mode_Selector         |   345|
|175   |    ctr                 |Button_Pulser         |    20|
|176   |      dff1              |posE_dff_11           |    11|
|177   |      dff2              |posE_dff_12           |     9|
|178   |    down                |Button_Pulser_0       |    20|
|179   |      dff1              |posE_dff_9            |     6|
|180   |      dff2              |posE_dff_10           |    14|
|181   |    left                |Button_Pulser_1       |   113|
|182   |      dff1              |posE_dff_7            |    39|
|183   |      dff2              |posE_dff_8            |    74|
|184   |    right               |Button_Pulser_2       |    11|
|185   |      dff1              |posE_dff_5            |     1|
|186   |      dff2              |posE_dff_6            |    10|
|187   |    seg_d               |SEG_Decoder           |    63|
|188   |    up                  |Button_Pulser_3       |     2|
|189   |      dff1              |posE_dff              |     1|
|190   |      dff2              |posE_dff_4            |     1|
|191   |  my_clk                |clk_div               |    21|
|192   |  sound_converter       |Sound_Lvl_Converter   |   748|
|193   |  vc                    |Voice_Capturer        |    78|
|194   |  vga                   |VGA_DISPLAY           |   890|
|195   |    VGA_CLK_108M        |CLK_108M              |     3|
|196   |    VGA_CONTROL         |VGA_CONTROL           |   870|
|197   |  wave_h                |Draw_Waveform_History | 18759|
+------+------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:04 ; elapsed = 00:04:09 . Memory (MB): peak = 977.730 ; gain = 720.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:45 ; elapsed = 00:03:56 . Memory (MB): peak = 977.730 ; gain = 344.051
Synthesis Optimization Complete : Time (s): cpu = 00:04:04 ; elapsed = 00:04:09 . Memory (MB): peak = 977.730 ; gain = 720.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAMB16_S1 => RAMB18E1: 55 instances

INFO: [Common 17-83] Releasing license: Synthesis
233 Infos, 193 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:12 ; elapsed = 00:04:17 . Memory (MB): peak = 977.730 ; gain = 734.059
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.runs/synth_1/Voice_Scope_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Voice_Scope_TOP_utilization_synth.rpt -pb Voice_Scope_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.353 . Memory (MB): peak = 977.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 12:55:30 2019...
