{
  "sha": "6d104cac0a03be6f005cef9da37ed39cc49cce5c",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NmQxMDRjYWMwYTAzYmU2ZjAwNWNlZjlkYTM3ZWQzOWNjNDljY2U1Yw==",
  "commit": {
    "author": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2021-01-12T13:18:50Z"
    },
    "committer": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2021-01-12T13:18:50Z"
    },
    "message": "Updated translations for some subdirectories",
    "tree": {
      "sha": "68b1cea2e2108d3b6e9676c52137c1b64db73314",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/68b1cea2e2108d3b6e9676c52137c1b64db73314"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/6d104cac0a03be6f005cef9da37ed39cc49cce5c",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/6d104cac0a03be6f005cef9da37ed39cc49cce5c",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/6d104cac0a03be6f005cef9da37ed39cc49cce5c",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/6d104cac0a03be6f005cef9da37ed39cc49cce5c/comments",
  "author": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "ce38f5edf1de7edefa983fd0d71a25ea8d2140b8",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/ce38f5edf1de7edefa983fd0d71a25ea8d2140b8",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/ce38f5edf1de7edefa983fd0d71a25ea8d2140b8"
    }
  ],
  "stats": {
    "total": 11592,
    "additions": 5976,
    "deletions": 5616
  },
  "files": [
    {
      "sha": "6a5a6f3013d1cda80d524b0292bf96e9673943b5",
      "filename": "binutils/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6d104cac0a03be6f005cef9da37ed39cc49cce5c/binutils/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6d104cac0a03be6f005cef9da37ed39cc49cce5c/binutils/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/binutils/ChangeLog?ref=6d104cac0a03be6f005cef9da37ed39cc49cce5c",
      "patch": "@@ -1,3 +1,7 @@\n+2021-01-12  Nick Clifton  <nickc@redhat.com>\n+\n+\t* po/fr.po: Updated French translation.\n+\n 2021-01-11  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR ld/27173"
    },
    {
      "sha": "731f3febfd9aeeb16f9fb68be05349911223c4e8",
      "filename": "binutils/po/fr.po",
      "status": "modified",
      "additions": 2064,
      "deletions": 1762,
      "changes": 3826,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6d104cac0a03be6f005cef9da37ed39cc49cce5c/binutils/po/fr.po",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6d104cac0a03be6f005cef9da37ed39cc49cce5c/binutils/po/fr.po",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/binutils/po/fr.po?ref=6d104cac0a03be6f005cef9da37ed39cc49cce5c"
    },
    {
      "sha": "3cfcc64ef3e59bc1156b42fdad629e0b4f7eb2fc",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6d104cac0a03be6f005cef9da37ed39cc49cce5c/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6d104cac0a03be6f005cef9da37ed39cc49cce5c/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=6d104cac0a03be6f005cef9da37ed39cc49cce5c",
      "patch": "@@ -1,3 +1,7 @@\n+2021-01-12  Nick Clifton  <nickc@redhat.com>\n+\n+\t* po/fr.po: Updated French translation.\n+\n 2021-01-11  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR ld/27173"
    },
    {
      "sha": "754f7b7cc5f285be02740a783e117570159d10a0",
      "filename": "gas/po/fr.po",
      "status": "modified",
      "additions": 3622,
      "deletions": 3617,
      "changes": 7239,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6d104cac0a03be6f005cef9da37ed39cc49cce5c/gas/po/fr.po",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6d104cac0a03be6f005cef9da37ed39cc49cce5c/gas/po/fr.po",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/po/fr.po?ref=6d104cac0a03be6f005cef9da37ed39cc49cce5c"
    },
    {
      "sha": "ff421a52ee4a95e5c6550c410b3531b1812da2e7",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6d104cac0a03be6f005cef9da37ed39cc49cce5c/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6d104cac0a03be6f005cef9da37ed39cc49cce5c/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=6d104cac0a03be6f005cef9da37ed39cc49cce5c",
      "patch": "@@ -1,3 +1,7 @@\n+2021-01-12  Nick Clifton  <nickc@redhat.com>\n+\n+\t* po/sr.po: Updated Serbian translation.\n+\n 2021-01-11  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR ld/27173"
    },
    {
      "sha": "5c76fbdaa462f2acf5da88df30c6e230a31fa287",
      "filename": "opcodes/po/sr.po",
      "status": "modified",
      "additions": 278,
      "deletions": 237,
      "changes": 515,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6d104cac0a03be6f005cef9da37ed39cc49cce5c/opcodes/po/sr.po",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6d104cac0a03be6f005cef9da37ed39cc49cce5c/opcodes/po/sr.po",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/po/sr.po?ref=6d104cac0a03be6f005cef9da37ed39cc49cce5c",
      "patch": "@@ -1,38 +1,37 @@\n # Serbian translation of opcodes.\n # Copyright \u00a9 2020 Free Software Foundation, Inc.\n # This file is distributed under the same license as the binutils package.\n-# \u041c\u0438\u0440\u043e\u0441\u043b\u0430\u0432 \u041d\u0438\u043a\u043e\u043b\u0438\u045b <miroslavnikolic@rocketmail.com>, 2016\u20132020.\n+# \u041c\u0438\u0440\u043e\u0441\u043b\u0430\u0432 \u041d\u0438\u043a\u043e\u043b\u0438\u045b <miroslavnikolic@rocketmail.com>, 2016\u20132021.\n msgid \"\"\n msgstr \"\"\n-\"Project-Id-Version: opcodes-2.34.90\\n\"\n+\"Project-Id-Version: opcodes-2.35.90\\n\"\n \"Report-Msgid-Bugs-To: bug-binutils@gnu.org\\n\"\n-\"POT-Creation-Date: 2020-07-04 10:28+0100\\n\"\n-\"PO-Revision-Date: 2020-08-04 10:38+0200\\n\"\n+\"POT-Creation-Date: 2021-01-09 10:56+0000\\n\"\n+\"PO-Revision-Date: 2021-01-12 07:27+0200\\n\"\n \"Last-Translator: \u041c\u0438\u0440\u043e\u0441\u043b\u0430\u0432 \u041d\u0438\u043a\u043e\u043b\u0438\u045b <miroslavnikolic@rocketmail.com>\\n\"\n \"Language-Team: Serbian <(nothing)>\\n\"\n \"Language: sr\\n\"\n \"MIME-Version: 1.0\\n\"\n \"Content-Type: text/plain; charset=UTF-8\\n\"\n \"Content-Transfer-Encoding: 8bit\\n\"\n \"Plural-Forms: nplurals=3; plural=(n%10==1 && n%100!=11 ? 0 : n%10>=2 && n%10<=4 && (n%100<10 || n%100>=20) ? 1 : 2);\\n\"\n-\"X-Generator: Virtaal 0.7.1\\n\"\n \"X-Bugs: Report translation errors to the Language-Team address.\\n\"\n \n-#: aarch64-asm.c:820\n+#: aarch64-asm.c:821\n msgid \"specified register cannot be read from\"\n msgstr \"\u043d\u0435 \u043c\u043e\u0433\u0443 \u0434\u0430 \u0447\u0438\u0442\u0430\u043c \u0438\u0437 \u043d\u0430\u0432\u0435\u0434\u0435\u043d\u043e\u0433 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430\"\n \n-#: aarch64-asm.c:829\n+#: aarch64-asm.c:830\n msgid \"specified register cannot be written to\"\n msgstr \"\u043d\u0435 \u043c\u043e\u0433\u0443 \u0434\u0430 \u043f\u0438\u0448\u0435\u043c \u0443 \u043d\u0430\u0432\u0435\u0434\u0435\u043d\u0438 \u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440\"\n \n #. Invalid option.\n-#: aarch64-dis.c:93 arc-dis.c:802 arm-dis.c:11654\n+#: aarch64-dis.c:94 arc-dis.c:802 arm-dis.c:11654\n #, c-format\n msgid \"unrecognised disassembler option: %s\"\n msgstr \"\u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u0430 \u043e\u043f\u0446\u0438\u0458\u0430 \u0440\u0430\u0437\u043b\u043e\u0436\u0438\u0442\u0435\u0459\u0430: %s\"\n \n-#: aarch64-dis.c:3531\n+#: aarch64-dis.c:3589\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -43,7 +42,7 @@ msgstr \"\"\n \"\u0421\u043b\u0435\u0434\u0435\u045b\u0435 \u043e\u043f\u0446\u0438\u0458\u0435 \u0440\u0430\u0437\u043b\u043e\u0436\u0438\u0442\u0435\u0459\u0430 \u0441\u043f\u0435\u0446\u0438\u0444\u0438\u0447\u043d\u0435 \u0437\u0430 \u201eAARCH64\u201c \u0441\u0443 \u043f\u043e\u0434\u0440\u0436\u0430\u043d\u0435 \u0437\u0430 \u043a\u043e\u0440\u0438\u0448\u045b\u0435\u045a\u0435\\n\"\n \"\u0441\u0430 \u043f\u0440\u0435\u043a\u0438\u0434\u0430\u0447\u0435\u043c \u201e-M\u201c (\u0432\u0438\u0448\u0435 \u043e\u043f\u0446\u0438\u0458\u0430 \u0442\u0440\u0435\u0431\u0430 \u0434\u0430 \u0441\u0435 \u0440\u0430\u0437\u0434\u0432\u0430\u0458\u0430\u0458\u0443 \u0437\u0430\u0440\u0435\u0437\u0438\u043c\u0430):\\n\"\n \n-#: aarch64-dis.c:3535\n+#: aarch64-dis.c:3593\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -52,7 +51,7 @@ msgstr \"\"\n \"\\n\"\n \"  no-aliases         \u041d\u0435 \u0438\u0441\u043f\u0438\u0441\u0443\u0458\u0435 \u0430\u043b\u0438\u0458\u0430\u0441\u0435 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435.\\n\"\n \n-#: aarch64-dis.c:3538\n+#: aarch64-dis.c:3596\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -61,7 +60,7 @@ msgstr \"\"\n \"\\n\"\n \"  aliases            \u0418\u0441\u043f\u0438\u0441\u0443\u0458\u0435 \u0430\u043b\u0438\u0458\u0430\u0441\u0435 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435.\\n\"\n \n-#: aarch64-dis.c:3541\n+#: aarch64-dis.c:3599\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -70,7 +69,7 @@ msgstr \"\"\n \"\\n\"\n \"  no-notes         \u041d\u0435 \u0438\u0441\u043f\u0438\u0441\u0443\u0458\u0435 \u043d\u0430\u043f\u043e\u043c\u0435\u043d\u0435 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435.\\n\"\n \n-#: aarch64-dis.c:3544\n+#: aarch64-dis.c:3602\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -79,7 +78,7 @@ msgstr \"\"\n \"\\n\"\n \"  notes            \u0418\u0441\u043f\u0438\u0441\u0443\u0458\u0435 \u043d\u0430\u043f\u043e\u043c\u0435\u043d\u0435 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435.\\n\"\n \n-#: aarch64-dis.c:3548\n+#: aarch64-dis.c:3606\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -88,264 +87,264 @@ msgstr \"\"\n \"\\n\"\n \"  debug_dump         \u0412\u0440\u0435\u043c\u0435\u043d\u0441\u043a\u0438 \u043f\u0440\u0435\u043a\u0438\u0434\u0430\u0447 \u0437\u0430 \u043f\u0440\u0430\u045b\u0435\u045a\u0435 \u043f\u0440\u043e\u0447\u0438\u0448\u045b\u0430\u0432\u0430\u045a\u0430.\\n\"\n \n-#: aarch64-dis.c:3552 mips-dis.c:2778 mips-dis.c:2788 mips-dis.c:2791\n-#: nfp-dis.c:2981 riscv-dis.c:620\n+#: aarch64-dis.c:3610 mips-dis.c:2778 mips-dis.c:2788 mips-dis.c:2791\n+#: nfp-dis.c:2981 riscv-dis.c:651\n #, c-format\n msgid \"\\n\"\n msgstr \"\\n\"\n \n-#: aarch64-opc.c:1347\n+#: aarch64-opc.c:1356\n msgid \"immediate value\"\n msgstr \"\u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u043d\u0435\u043f\u043e\u0441\u0440\u0435\u0434\u043d\u043e\u0433\"\n \n-#: aarch64-opc.c:1357\n+#: aarch64-opc.c:1366\n msgid \"immediate offset\"\n msgstr \"\u043f\u043e\u043c\u0435\u0440\u0430\u0458 \u043d\u0435\u043f\u043e\u0441\u0440\u0435\u0434\u043d\u043e\u0433\"\n \n-#: aarch64-opc.c:1367\n+#: aarch64-opc.c:1376\n msgid \"register number\"\n msgstr \"\u0431\u0440\u043e\u0458 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430\"\n \n-#: aarch64-opc.c:1377\n+#: aarch64-opc.c:1386\n msgid \"register element index\"\n msgstr \"\u0438\u043d\u0434\u0435\u043a\u0441 \u0435\u043b\u0435\u043c\u0435\u043d\u0442\u0430 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430\"\n \n-#: aarch64-opc.c:1387\n+#: aarch64-opc.c:1396\n msgid \"shift amount\"\n msgstr \"\u0438\u0437\u043d\u043e\u0441 \u043f\u043e\u043c\u0430\u043a\u0430\"\n \n-#: aarch64-opc.c:1399\n+#: aarch64-opc.c:1408\n msgid \"multiplier\"\n msgstr \"\u043c\u043d\u043e\u0436\u0438\u043b\u0430\u0446\"\n \n-#: aarch64-opc.c:1472\n+#: aarch64-opc.c:1481\n msgid \"reg pair must start from even reg\"\n msgstr \"\u043f\u0430\u0440 \u0438\u0437\u0440\u0430\u0437\u0430 \u043c\u043e\u0440\u0430 \u043f\u043e\u0447\u0435\u0442\u0438 \u043d\u0430 \u043f\u0430\u0440\u043d\u043e\u043c \u0438\u0437\u0440\u0430\u0437\u0443\"\n \n-#: aarch64-opc.c:1478\n+#: aarch64-opc.c:1487\n msgid \"reg pair must be contiguous\"\n msgstr \"\u043f\u0430\u0440 \u0438\u0437\u0440\u0430\u0437\u0430 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u043d\u0435\u043f\u0440\u0435\u043a\u0438\u0434\u0430\u043d\"\n \n-#: aarch64-opc.c:1492\n+#: aarch64-opc.c:1501\n msgid \"extraneous register\"\n msgstr \"\u0441\u0442\u0440\u0430\u043d\u0438 \u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440\"\n \n-#: aarch64-opc.c:1498\n+#: aarch64-opc.c:1507\n msgid \"missing register\"\n msgstr \"\u043d\u0435\u0434\u043e\u0441\u0442\u0430\u0458\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440\"\n \n-#: aarch64-opc.c:1509\n+#: aarch64-opc.c:1518\n msgid \"stack pointer register expected\"\n msgstr \"\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d \u0458\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043f\u043e\u043a\u0430\u0437\u0438\u0432\u0430\u0447\u0430 \u0441\u043f\u0440\u0435\u043c\u043d\u0438\u043a\u0430\"\n \n-#: aarch64-opc.c:1534\n+#: aarch64-opc.c:1543\n msgid \"z0-z15 expected\"\n msgstr \"\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d\u043e \u0458\u0435 \u201ez0-z15\u201c\"\n \n-#: aarch64-opc.c:1535\n+#: aarch64-opc.c:1544\n msgid \"z0-z7 expected\"\n msgstr \"\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d\u043e \u0458\u0435 \u201ez0-z7\u201c\"\n \n-#: aarch64-opc.c:1561\n+#: aarch64-opc.c:1570\n msgid \"invalid register list\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u0441\u043f\u0438\u0441\u0430\u043a \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430\"\n \n-#: aarch64-opc.c:1575\n+#: aarch64-opc.c:1584\n msgid \"p0-p7 expected\"\n msgstr \"\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d\u043e \u0458\u0435 \u201ep0-p7\u201c\"\n \n-#: aarch64-opc.c:1601 aarch64-opc.c:1609\n+#: aarch64-opc.c:1610 aarch64-opc.c:1618\n msgid \"unexpected address writeback\"\n msgstr \"\u043d\u0435\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d\u043e \u043f\u043e\u0432\u0440\u0430\u0442\u043d\u043e \u043f\u0438\u0441\u0430\u045a\u0435 \u0430\u0434\u0440\u0435\u0441\u0435\"\n \n-#: aarch64-opc.c:1620\n+#: aarch64-opc.c:1629\n msgid \"address writeback expected\"\n msgstr \"\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d\u043e \u0458\u0435 \u043f\u043e\u0432\u0440\u0430\u0442\u043d\u043e \u043f\u0438\u0441\u0430\u045a\u0435 \u0430\u0434\u0440\u0435\u0441\u0435\"\n \n-#: aarch64-opc.c:1667\n+#: aarch64-opc.c:1676\n msgid \"negative or unaligned offset expected\"\n msgstr \"\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d \u0458\u0435 \u043d\u0435\u0433\u0430\u0442\u0438\u0432\u0430\u043d \u0438\u043b\u0438 \u043d\u0435\u043f\u043e\u0440\u0430\u0432\u043d\u0430\u0442 \u043f\u043e\u043c\u0435\u0440\u0430\u0458\"\n \n-#: aarch64-opc.c:1724\n+#: aarch64-opc.c:1733\n msgid \"invalid register offset\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u043f\u043e\u043c\u0435\u0440\u0430\u0458 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430\"\n \n-#: aarch64-opc.c:1746\n+#: aarch64-opc.c:1755\n msgid \"invalid post-increment amount\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u0438\u0437\u043d\u043e\u0441 \u043f\u043e\u0441\u0442-\u0443\u0432\u0435\u045b\u0430\u045a\u0430\"\n \n-#: aarch64-opc.c:1762 aarch64-opc.c:2271\n+#: aarch64-opc.c:1771 aarch64-opc.c:2280\n msgid \"invalid shift amount\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u0438\u0437\u043d\u043e\u0441 \u043f\u043e\u043c\u0430\u043a\u0430\"\n \n-#: aarch64-opc.c:1775\n+#: aarch64-opc.c:1784\n msgid \"invalid extend/shift operator\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u043e\u043f\u0435\u0440\u0430\u0442\u043e\u0440 \u043f\u0440\u043e\u0448\u0438\u0440\u0435\u045a\u0430/\u043f\u043e\u043c\u0430\u043a\u0430\"\n \n-#: aarch64-opc.c:1821 aarch64-opc.c:2073 aarch64-opc.c:2108 aarch64-opc.c:2127\n-#: aarch64-opc.c:2135 aarch64-opc.c:2224 aarch64-opc.c:2401 aarch64-opc.c:2501\n-#: aarch64-opc.c:2514\n+#: aarch64-opc.c:1830 aarch64-opc.c:2082 aarch64-opc.c:2117 aarch64-opc.c:2136\n+#: aarch64-opc.c:2144 aarch64-opc.c:2233 aarch64-opc.c:2410 aarch64-opc.c:2510\n+#: aarch64-opc.c:2523\n msgid \"immediate out of range\"\n msgstr \"\u043d\u0435\u043f\u043e\u0441\u0440\u0435\u0434\u043d\u0438 \u0458\u0435 \u0432\u0430\u043d \u043e\u043f\u0441\u0435\u0433\u0430\"\n \n-#: aarch64-opc.c:1843 aarch64-opc.c:1885 aarch64-opc.c:1947 aarch64-opc.c:1981\n+#: aarch64-opc.c:1852 aarch64-opc.c:1894 aarch64-opc.c:1956 aarch64-opc.c:1990\n msgid \"invalid addressing mode\"\n msgstr \"\u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442 \u0440\u0435\u0436\u0438\u043c \u0430\u0434\u0440\u0435\u0441\u0438\u0440\u0430\u045a\u0430\"\n \n-#: aarch64-opc.c:1939\n+#: aarch64-opc.c:1948\n msgid \"index register xzr is not allowed\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u0438\u043d\u0434\u0435\u043a\u0441\u0430 \u201exzr\u201c \u043d\u0438\u0458\u0435 \u0434\u043e\u043f\u0443\u0448\u0442\u0435\u043d\"\n \n-#: aarch64-opc.c:2061 aarch64-opc.c:2083 aarch64-opc.c:2304 aarch64-opc.c:2312\n-#: aarch64-opc.c:2378 aarch64-opc.c:2407\n+#: aarch64-opc.c:2070 aarch64-opc.c:2092 aarch64-opc.c:2313 aarch64-opc.c:2321\n+#: aarch64-opc.c:2387 aarch64-opc.c:2416\n msgid \"invalid shift operator\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u043e\u043f\u0435\u0440\u0430\u0442\u043e\u0440 \u043f\u043e\u043c\u0430\u043a\u0430\"\n \n-#: aarch64-opc.c:2067\n+#: aarch64-opc.c:2076\n msgid \"shift amount must be 0 or 12\"\n msgstr \"\u0438\u0437\u043d\u043e\u0441 \u043f\u043e\u043c\u0430\u043a\u0430 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 0 \u0438\u043b\u0438 12\"\n \n-#: aarch64-opc.c:2090\n+#: aarch64-opc.c:2099\n msgid \"shift amount must be a multiple of 16\"\n msgstr \"\u0438\u0437\u043d\u043e\u0441 \u043f\u043e\u043c\u0430\u043a\u0430 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u043c\u043d\u043e\u0436\u0438\u043b\u0430\u0446 \u043e\u0434 16\"\n \n-#: aarch64-opc.c:2102\n+#: aarch64-opc.c:2111\n msgid \"negative immediate value not allowed\"\n msgstr \"\u043d\u0435\u0433\u0430\u0442\u0438\u0432\u043d\u0430 \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u043d\u0435\u043f\u043e\u0441\u0440\u0435\u0434\u043d\u043e\u0433 \u043d\u0438\u0458\u0435 \u0434\u043e\u0437\u0432\u043e\u0459\u0435\u043d\u0430\"\n \n-#: aarch64-opc.c:2235\n+#: aarch64-opc.c:2244\n msgid \"immediate zero expected\"\n msgstr \"\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d \u0458\u0435 \u043d\u0435\u043f\u043e\u0441\u0440\u0435\u0434\u043d\u0438 \u043d\u0443\u043b\u0430\"\n \n-#: aarch64-opc.c:2249\n+#: aarch64-opc.c:2258\n msgid \"rotate expected to be 0, 90, 180 or 270\"\n msgstr \"\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d\u043e \u0458\u0435 \u0434\u0430 \u0437\u0430\u043e\u043a\u0440\u0435\u0442 \u0431\u0443\u0434\u0435 0, 90, 180 \u0438\u043b\u0438 270\"\n \n-#: aarch64-opc.c:2260\n+#: aarch64-opc.c:2269\n msgid \"rotate expected to be 90 or 270\"\n msgstr \"\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d\u043e \u0458\u0435 \u0434\u0430 \u0437\u0430\u043e\u043a\u0440\u0435\u0442 \u0431\u0443\u0434\u0435 90 \u0438\u043b\u0438 270\"\n \n-#: aarch64-opc.c:2320\n+#: aarch64-opc.c:2329\n msgid \"shift is not permitted\"\n msgstr \"\u043f\u043e\u043c\u0430\u043a \u043d\u0438\u0458\u0435 \u0434\u043e\u043f\u0443\u0448\u0442\u0435\u043d\"\n \n-#: aarch64-opc.c:2345\n+#: aarch64-opc.c:2354\n msgid \"invalid value for immediate\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u0437\u0430 \u043d\u0435\u043f\u043e\u0441\u0440\u0435\u0434\u043d\u043e\u0433\"\n \n-#: aarch64-opc.c:2370\n+#: aarch64-opc.c:2379\n msgid \"shift amount must be 0 or 16\"\n msgstr \"\u0438\u0437\u043d\u043e\u0441 \u043f\u043e\u043c\u0430\u043a\u0430 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 0 \u0438\u043b\u0438 16\"\n \n-#: aarch64-opc.c:2391\n+#: aarch64-opc.c:2400\n msgid \"floating-point immediate expected\"\n msgstr \"\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d \u0458\u0435 \u043d\u0435\u043f\u043e\u0441\u0440\u0435\u0434\u043d\u0438 \u0441\u0430 \u043f\u043e\u043a\u0440\u0435\u0442\u043d\u0438\u043c \u0437\u0430\u0440\u0435\u0437\u043e\u043c\"\n \n-#: aarch64-opc.c:2425\n+#: aarch64-opc.c:2434\n msgid \"no shift amount allowed for 8-bit constants\"\n msgstr \"\u0438\u0437\u043d\u043e\u0441 \u043f\u043e\u043c\u0430\u043a\u0430 \u043d\u0438\u0458\u0435 \u0434\u043e\u043f\u0443\u0448\u0442\u0435\u043d \u0437\u0430 8-\u0431\u0438\u0442\u043d\u0435 \u043a\u043e\u043d\u0441\u0442\u0430\u043d\u0442\u0435\"\n \n-#: aarch64-opc.c:2435\n+#: aarch64-opc.c:2444\n msgid \"shift amount must be 0 or 8\"\n msgstr \"\u0438\u0437\u043d\u043e\u0441 \u043f\u043e\u043c\u0430\u043a\u0430 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 0 \u0438\u043b\u0438 8\"\n \n-#: aarch64-opc.c:2448\n+#: aarch64-opc.c:2457\n msgid \"immediate too big for element size\"\n msgstr \"\u043d\u0435\u043f\u043e\u0441\u0440\u0435\u0434\u043d\u0438 \u0458\u0435 \u043f\u0440\u0435\u0432\u0435\u043b\u0438\u043a \u0437\u0430 \u0432\u0435\u043b\u0438\u0447\u0438\u043d\u0443 \u0435\u043b\u0435\u043c\u043c\u0435\u043d\u0442\u0430\"\n \n-#: aarch64-opc.c:2455\n+#: aarch64-opc.c:2464\n msgid \"invalid arithmetic immediate\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u043d\u0435\u043f\u043e\u0441\u0440\u0435\u0434\u043d\u0438 \u0430\u0440\u0438\u0442\u043c\u0435\u0442\u0438\u043a\u0435\"\n \n-#: aarch64-opc.c:2469\n+#: aarch64-opc.c:2478\n msgid \"floating-point value must be 0.5 or 1.0\"\n msgstr \"\u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u043f\u043e\u043a\u0440\u0435\u0442\u043d\u043e\u0433 \u0437\u0430\u0440\u0435\u0437\u0430 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 0.5 \u0438\u043b\u0438 1.0\"\n \n-#: aarch64-opc.c:2479\n+#: aarch64-opc.c:2488\n msgid \"floating-point value must be 0.5 or 2.0\"\n msgstr \"\u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u043f\u043e\u043a\u0440\u0435\u0442\u043d\u043e\u0433 \u0437\u0430\u0440\u0435\u0437\u0430 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 0.5 \u0438\u043b\u0438 2.0\"\n \n-#: aarch64-opc.c:2489\n+#: aarch64-opc.c:2498\n msgid \"floating-point value must be 0.0 or 1.0\"\n msgstr \"\u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u043f\u043e\u043a\u0440\u0435\u0442\u043d\u043e\u0433 \u0437\u0430\u0440\u0435\u0437\u0430 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 0.0 \u0438\u043b\u0438 1.0\"\n \n-#: aarch64-opc.c:2520\n+#: aarch64-opc.c:2529\n msgid \"invalid replicated MOV immediate\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u0440\u0435\u043f\u043b\u0438\u0446\u0438\u0440\u0430\u043d\u0438 \u201eMOV\u201c \u043d\u0435\u043f\u043e\u0441\u0440\u0435\u0434\u043d\u0438\"\n \n-#: aarch64-opc.c:2641\n+#: aarch64-opc.c:2650\n msgid \"extend operator expected\"\n msgstr \"\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d \u0458\u0435 \u043f\u0440\u043e\u0448\u0438\u0440\u0435\u043d\u0438 \u043e\u043f\u0435\u0440\u0430\u0442\u043e\u0440\"\n \n-#: aarch64-opc.c:2654\n+#: aarch64-opc.c:2663\n msgid \"missing extend operator\"\n msgstr \"\u043d\u0435\u0434\u043e\u0441\u0442\u0430\u0458\u0435 \u043f\u0440\u043e\u0448\u0438\u0440\u0435\u043d\u0438 \u043e\u043f\u0435\u0440\u0430\u0442\u043e\u0440\"\n \n-#: aarch64-opc.c:2660\n+#: aarch64-opc.c:2669\n msgid \"'LSL' operator not allowed\"\n msgstr \"\u201eLSL\u201c \u043e\u043f\u0435\u0440\u0430\u0442\u043e\u0440 \u043d\u0438\u0458\u0435 \u0434\u043e\u043f\u0443\u0448\u0442\u0435\u043d\"\n \n-#: aarch64-opc.c:2681\n+#: aarch64-opc.c:2690\n msgid \"W register expected\"\n msgstr \"\u201eW\u201c \u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u0458\u0435 \u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d\"\n \n-#: aarch64-opc.c:2692\n+#: aarch64-opc.c:2701\n msgid \"shift operator expected\"\n msgstr \"\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d \u0458\u0435 \u043e\u043f\u0435\u0440\u0430\u0442\u043e\u0440 \u043f\u043e\u043c\u0430\u043a\u0430\"\n \n-#: aarch64-opc.c:2699\n+#: aarch64-opc.c:2708\n msgid \"'ROR' operator not allowed\"\n msgstr \"\u201eROR\u201c \u043e\u043f\u0435\u0440\u0430\u0442\u043e\u0440 \u043d\u0438\u0458\u0435 \u0434\u043e\u043f\u0443\u0448\u0442\u0435\u043d\"\n \n-#: aarch64-opc.c:3714\n+#: aarch64-opc.c:3728\n msgid \"reading from a write-only register\"\n msgstr \"\u0447\u0438\u0442\u0430\u043c \u0438\u0437 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 \u0441\u0430\u043c\u043e \u0437\u0430 \u043f\u0438\u0441\u0430\u045a\u0435\"\n \n-#: aarch64-opc.c:3716\n+#: aarch64-opc.c:3730\n msgid \"writing to a read-only register\"\n msgstr \"\u043f\u0438\u0448\u0435\u043c \u0443 \u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u0441\u0430\u043c\u043e \u0437\u0430 \u0447\u0438\u0442\u0430\u045a\u0435\"\n \n-#: aarch64-opc.c:4711\n+#: aarch64-opc.c:5154\n msgid \"instruction opens new dependency sequence without ending previous one\"\n msgstr \"\u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0430 \u0458\u0435 \u043e\u0442\u0432\u043e\u0440\u0438\u043b\u0430 \u043d\u043e\u0432\u0438 \u043d\u0438\u0437 \u0437\u0430\u0432\u0438\u0441\u043d\u043e\u0441\u0442\u0438 \u0430 \u0434\u0430 \u043d\u0438\u0458\u0435 \u0437\u0430\u0432\u0440\u0448\u0438\u043b\u0430 \u043f\u0440\u0435\u0442\u0445\u043e\u0434\u043d\u0438\"\n \n-#: aarch64-opc.c:4731\n+#: aarch64-opc.c:5174\n msgid \"previous `movprfx' sequence not closed\"\n msgstr \"\u043f\u0440\u0435\u0442\u0445\u043e\u0434\u043d\u0438 \u201emovprfx\u201c \u043d\u0438\u0437 \u043d\u0438\u0458\u0435 \u0437\u0430\u0442\u0432\u043e\u0440\u0435\u043d\"\n \n-#: aarch64-opc.c:4750\n+#: aarch64-opc.c:5193\n msgid \"SVE instruction expected after `movprfx'\"\n msgstr \"\u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0430 \u201eSVE\u201c \u0458\u0435 \u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d\u0430 \u043d\u0430\u043a\u043e\u043d \u201emovprfx\u201c\"\n \n-#: aarch64-opc.c:4763\n+#: aarch64-opc.c:5206\n msgid \"SVE `movprfx' compatible instruction expected\"\n msgstr \"\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d\u0430 \u0458\u0435 \u201eSVE movprfx\u201c \u0441\u0430\u0433\u043b\u0430\u0441\u043d\u0430 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0430\"\n \n-#: aarch64-opc.c:4850\n+#: aarch64-opc.c:5293\n msgid \"predicated instruction expected after `movprfx'\"\n msgstr \"\u043f\u0440\u0435\u0434\u0432\u0438\u0452\u0435\u043d\u0430 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0430 \u0458\u0435 \u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d\u0430 \u043d\u0430\u043a\u043e\u043d \u201emovprfx\u201c\"\n \n-#: aarch64-opc.c:4862\n+#: aarch64-opc.c:5305\n msgid \"merging predicate expected due to preceding `movprfx'\"\n msgstr \"\u0441\u0442\u0430\u043f\u0430\u045a\u0435 \u043f\u0440\u0435\u0434\u0438\u043a\u0430\u0442\u0430 \u0458\u0435 \u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d\u043e \u0443\u0441\u043b\u0435\u0434 \u043f\u0440\u0435\u0442\u0445\u043e\u0434\u0435\u045b\u0435\u0433 \u201emovprfx\u201c\"\n \n-#: aarch64-opc.c:4874\n+#: aarch64-opc.c:5317\n msgid \"predicate register differs from that in preceding `movprfx'\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430\u0440 \u043f\u0440\u0435\u0434\u0438\u043a\u0430\u0442\u0430 \u0441\u0435 \u0440\u0430\u0437\u043b\u0438\u043a\u0443\u0458\u0435 \u043e\u0434 \u043e\u043d\u043e\u0433 \u0443 \u043f\u0440\u0435\u0442\u0445\u043e\u0434\u0435\u045b\u0435\u043c \u201emovprfx\u201c\"\n \n-#: aarch64-opc.c:4893\n+#: aarch64-opc.c:5336\n msgid \"output register of preceding `movprfx' not used in current instruction\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u0438\u0437\u043b\u0430\u0437\u0430 \u043f\u0440\u0435\u0442\u0445\u043e\u0434\u0435\u045b\u0435 \u201emovprfx\u201c \u043d\u0438\u0458\u0435 \u043a\u043e\u0440\u0438\u0448\u045b\u0435\u043d \u0443 \u0442\u0435\u043a\u0443\u045b\u043e\u0458 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0438\"\n \n-#: aarch64-opc.c:4906\n+#: aarch64-opc.c:5349\n msgid \"output register of preceding `movprfx' expected as output\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u0438\u0437\u043b\u0430\u0437\u0430 \u043f\u0440\u0435\u0442\u0445\u043e\u0434\u0435\u045b\u0435 \u201emovprfx\u201c \u0458\u0435 \u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d \u043a\u0430\u043e \u0438\u0437\u043b\u0430\u0437\"\n \n-#: aarch64-opc.c:4918\n+#: aarch64-opc.c:5361\n msgid \"output register of preceding `movprfx' used as input\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u0438\u0437\u043b\u0430\u0437\u0430 \u043f\u0440\u0435\u0442\u0445\u043e\u0434\u0435\u045b\u0435 \u201emovprfx\u201c \u0458\u0435 \u043a\u043e\u0440\u0438\u0448\u045b\u0435\u043d \u043a\u0430\u043e \u0443\u043b\u0430\u0437\"\n \n-#: aarch64-opc.c:4934\n+#: aarch64-opc.c:5377\n msgid \"register size not compatible with previous `movprfx'\"\n msgstr \"\u0432\u0435\u043b\u0438\u0447\u0438\u043d\u0430 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 \u043d\u0438\u0458\u0435 \u0441\u0430\u0433\u043b\u0430\u0441\u043d\u0430 \u0441\u0430 \u043f\u0440\u0435\u0442\u0445\u043e\u0434\u043d\u0438\u043c \u201emovprfx\u201c\"\n \n@@ -370,15 +369,23 @@ msgstr \"\"\n \"\\t\\t\\t\\t\"\n \n #: arc-dis.c:440\n-msgid \"An error occured while generating the extension instruction operations\"\n+msgid \"An error occurred while generating the extension instruction operations\"\n msgstr \"\u0414\u043e\u0448\u043b\u043e \u0458\u0435 \u0434\u043e \u0433\u0440\u0435\u0448\u043a\u0435 \u043f\u0440\u0438\u043b\u0438\u043a\u043e\u043c \u0441\u0442\u0432\u0430\u0440\u0430\u045a\u0430 \u0440\u0430\u0434\u045a\u0438 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0430 \u043f\u0440\u043e\u0448\u0438\u0440\u0435\u045a\u0430\"\n \n #: arc-dis.c:845\n #, c-format\n msgid \"unrecognised disassembler CPU option: %s\"\n msgstr \"\u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u0430 \u043e\u043f\u0446\u0438\u0458\u0430 \u043f\u0440\u043e\u0446\u0435\u0441\u043e\u0440\u0430 \u0440\u0430\u0437\u043b\u043e\u0436\u0438\u0442\u0435\u0459\u0430: %s\"\n \n-#: arc-dis.c:1412\n+#: arc-dis.c:1283\n+msgid \"\"\n+\"\\n\"\n+\"Warning: illegal use of double register pair.\\n\"\n+msgstr \"\"\n+\"\\n\"\n+\"\u0423\u043f\u043e\u0437\u043e\u0440\u0435\u045a\u0435: \u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u0443\u043f\u043e\u0442\u0440\u0435\u0431\u0430 \u0434\u0432\u043e\u0441\u0442\u0440\u0443\u043a\u043e\u0433 \u043f\u0430\u0440\u0430 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430.\\n\"\n+\n+#: arc-dis.c:1420\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -389,209 +396,209 @@ msgstr \"\"\n \"\u0421\u043b\u0435\u0434\u0435\u045b\u0435 \u043e\u043f\u0446\u0438\u0458\u0435 \u0440\u0430\u0437\u043b\u043e\u0436\u0438\u0442\u0435\u0459\u0430 \u0441\u043f\u0435\u0446\u0438\u0444\u0438\u0447\u043d\u0435 \u0437\u0430 \u201eARC\u201c \u0441\u0443 \u043f\u043e\u0434\u0440\u0436\u0430\u043d\u0435 \u0437\u0430 \u043a\u043e\u0440\u0438\u0448\u045b\u0435\u045a\u0435\\n\"\n \"\u0441\u0430 \u043f\u0440\u0435\u043a\u0438\u0434\u0430\u0447\u0435\u043c \u201e-M\u201c (\u0432\u0438\u0448\u0435 \u043e\u043f\u0446\u0438\u0458\u0430 \u0442\u0440\u0435\u0431\u0430 \u0434\u0430 \u0441\u0435 \u0440\u0430\u0437\u0434\u0432\u0430\u0458\u0430\u0458\u0443 \u0437\u0430\u0440\u0435\u0437\u0438\u043c\u0430):\\n\"\n \n-#: arc-dis.c:1424\n+#: arc-dis.c:1432\n #, c-format\n msgid \"  dsp             Recognize DSP instructions.\\n\"\n msgstr \"  dsp             \u041f\u0440\u0435\u043f\u043e\u0437\u043d\u0430\u0458\u0435 \u201eDSP\u201c \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435.\\n\"\n \n-#: arc-dis.c:1426\n+#: arc-dis.c:1434\n #, c-format\n msgid \"  spfp            Recognize FPX SP instructions.\\n\"\n msgstr \"  spfp            \u041f\u0440\u0435\u043f\u043e\u0437\u043d\u0430\u0458\u0435 \u201eFPX SP\u201c \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435.\\n\"\n \n-#: arc-dis.c:1428\n+#: arc-dis.c:1436\n #, c-format\n msgid \"  dpfp            Recognize FPX DP instructions.\\n\"\n msgstr \"  dpfp            \u041f\u0440\u0435\u043f\u043e\u0437\u043d\u0430\u0458\u0435 \u201eFPX DP\u201c \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435.\\n\"\n \n-#: arc-dis.c:1430\n+#: arc-dis.c:1438\n #, c-format\n msgid \"  quarkse_em      Recognize FPU QuarkSE-EM instructions.\\n\"\n msgstr \"  quarkse_em      \u041f\u0440\u0435\u043f\u043e\u0437\u043d\u0430\u0458\u0435 \u201eFPU QuarkSE-EM\u201c \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435.\\n\"\n \n-#: arc-dis.c:1432\n+#: arc-dis.c:1440\n #, c-format\n msgid \"  fpuda           Recognize double assist FPU instructions.\\n\"\n msgstr \"  fpuda           \u041f\u0440\u0435\u043f\u043e\u0437\u043d\u0430\u0458\u0435 \u0434\u0432\u043e\u0441\u0442\u0440\u0443\u043a\u043e \u043f\u0440\u0438\u043f\u043e\u043c\u043e\u0433\u043d\u0443\u0442\u0435 \u201eFPU\u201c \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435.\\n\"\n \n-#: arc-dis.c:1434\n+#: arc-dis.c:1442\n #, c-format\n msgid \"  fpus            Recognize single precision FPU instructions.\\n\"\n msgstr \"  fpus            \u041f\u0440\u0435\u043f\u043e\u0437\u043d\u0430\u0458\u0435 \u201eFPU\u201c \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435 \u0458\u0435\u0434\u043d\u043e\u0441\u0442\u0440\u0443\u043a\u0435 \u0442\u0430\u0447\u043d\u043e\u0441\u0442\u0438.\\n\"\n \n-#: arc-dis.c:1436\n+#: arc-dis.c:1444\n #, c-format\n msgid \"  fpud            Recognize double precision FPU instructions.\\n\"\n msgstr \"  fpud            \u041f\u0440\u0435\u043f\u043e\u0437\u043d\u0430\u0458\u0435 \u201eFPU\u201c \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435 \u0434\u0432\u043e\u0441\u0442\u0440\u0443\u043a\u0435 \u0442\u0430\u0447\u043d\u043e\u0441\u0442\u0438.\\n\"\n \n-#: arc-dis.c:1438\n+#: arc-dis.c:1446\n #, c-format\n msgid \"  nps400          Recognize NPS400 instructions.\\n\"\n msgstr \"  nps400          \u041f\u0440\u0435\u043f\u043e\u0437\u043d\u0430\u0458\u0435 \u201eNPS400\u201c \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435.\\n\"\n \n-#: arc-dis.c:1440\n+#: arc-dis.c:1448\n #, c-format\n msgid \"  hex             Use only hexadecimal number to print immediates.\\n\"\n msgstr \"  hex             \u041a\u043e\u0440\u0438\u0441\u0442\u0438 \u0441\u0430\u043c\u043e \u0445\u0435\u043a\u0441\u0430\u0434\u0435\u0446\u0438\u043c\u0430\u043b\u043d\u0438 \u0431\u0440\u043e\u0458 \u0437\u0430 \u0438\u0441\u043f\u0438\u0441\u0438\u0432\u0430\u045a\u0435 \u043d\u0435\u043f\u043e\u0441\u0440\u0435\u0434\u043d\u0438\u0445.\\n\"\n \n-#: arc-opc.c:41 arc-opc.c:64 arc-opc.c:90\n+#: arc-opc.c:41 arc-opc.c:64 arc-opc.c:90 arc-opc.c:114\n msgid \"LP_COUNT register cannot be used as destination register\"\n msgstr \"\u201eLP_COUNT\u201c \u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u0441\u0435 \u043d\u0435 \u043c\u043e\u0436\u0435 \u043a\u043e\u0440\u0438\u0441\u0442\u0438\u0442\u0438 \u043a\u0430\u043e \u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043e\u0434\u0440\u0435\u0434\u0438\u0448\u0442\u0430\"\n \n #: arc-opc.c:88\n msgid \"cannot use odd number destination register\"\n msgstr \"\u043d\u0435 \u043c\u043e\u0433\u0443 \u043a\u043e\u0440\u0438\u0441\u0442\u0438\u0442\u0438 \u043e\u0434\u0440\u0435\u0434\u0438\u0448\u043d\u0438 \u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043d\u0435\u043f\u0430\u0440\u043d\u043e\u0433 \u0431\u0440\u043e\u0458\u0430\"\n \n-#: arc-opc.c:101\n+#: arc-opc.c:101 arc-opc.c:112\n msgid \"cannot use odd number source register\"\n msgstr \"\u043d\u0435 \u043c\u043e\u0433\u0443 \u043a\u043e\u0440\u0438\u0441\u0442\u0438\u0442\u0438 \u0438\u0437\u0432\u043e\u0440\u043d\u0438 \u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043d\u0435\u043f\u0430\u0440\u043d\u043e\u0433 \u0431\u0440\u043e\u0458\u0430\"\n \n-#: arc-opc.c:114\n+#: arc-opc.c:127\n msgid \"operand is not zero\"\n msgstr \"\u043e\u043f\u0435\u0440\u0430\u043d\u0434 \u043d\u0438\u0458\u0435 \u043d\u0443\u043b\u0430\"\n \n-#: arc-opc.c:173\n+#: arc-opc.c:186\n msgid \"register R30 is a limm indicator\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0440 \u201eR30\u201c \u0458\u0435 \u0443\u043a\u0430\u0437\u0438\u0432\u0430\u0447 \u043e\u0433\u0440\u0430\u043d\u0438\u0447\u0435\u045a\u0430\"\n \n-#: arc-opc.c:175\n+#: arc-opc.c:188\n msgid \"register out of range\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u0458\u0435 \u0432\u0430\u043d \u043e\u043f\u0441\u0435\u0433\u0430\"\n \n-#: arc-opc.c:194\n+#: arc-opc.c:207\n msgid \"register must be R0\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u201eR0\u201c\"\n \n-#: arc-opc.c:212\n+#: arc-opc.c:225\n msgid \"register must be R1\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u201eR1\u201c\"\n \n-#: arc-opc.c:229\n+#: arc-opc.c:242\n msgid \"register must be R2\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u201eR2\u201c\"\n \n-#: arc-opc.c:246\n+#: arc-opc.c:259\n msgid \"register must be R3\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u201eR3\u201c\"\n \n-#: arc-opc.c:263\n+#: arc-opc.c:276\n msgid \"register must be SP\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u201eSP\u201c\"\n \n-#: arc-opc.c:280\n+#: arc-opc.c:293\n msgid \"register must be GP\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u201eGP\u201c\"\n \n-#: arc-opc.c:297\n+#: arc-opc.c:310\n msgid \"register must be PCL\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u201ePCL\u201c\"\n \n-#: arc-opc.c:314\n+#: arc-opc.c:327\n msgid \"register must be BLINK\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u201eBLINK\u201c\"\n \n-#: arc-opc.c:331\n+#: arc-opc.c:344\n msgid \"register must be ILINK1\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u201eILINK1\u201c\"\n \n-#: arc-opc.c:348\n+#: arc-opc.c:361\n msgid \"register must be ILINK2\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u201eILINK2\u201c\"\n \n #. ARC NPS400 Support: See comment near head of file.\n-#: arc-opc.c:379 arc-opc.c:417 arc-opc.c:455 arc-opc.c:724\n+#: arc-opc.c:392 arc-opc.c:430 arc-opc.c:468 arc-opc.c:737\n msgid \"register must be either r0-r3 or r12-r15\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u201er0-r3\u201c \u0438\u043b\u0438 \u201er12-r15\u201c\"\n \n-#: arc-opc.c:506\n+#: arc-opc.c:519\n msgid \"accepted values are from -1 to 6\"\n msgstr \"\u043e\u0447\u0435\u043a\u0438\u0432\u0430\u043d\u0435 \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442\u0438 \u0441\u0443 \u043e\u0434 -1 \u0434\u043e 6\"\n \n-#: arc-opc.c:535\n+#: arc-opc.c:548\n msgid \"first register of the range should be r13\"\n msgstr \"\u043f\u0440\u0432\u0438 \u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043e\u043f\u0441\u0435\u0433\u0430 \u0442\u0440\u0435\u0431\u0430 \u0431\u0438\u0442\u0438 \u201er13\u201c\"\n \n-#: arc-opc.c:537\n+#: arc-opc.c:550\n msgid \"last register of the range doesn't fit\"\n msgstr \"\u043f\u043e\u0441\u043b\u0435\u0434\u045a\u0438 \u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u043e\u043f\u0441\u0435\u0433\u0430 \u043d\u0435 \u043c\u043e\u0436\u0435 \u0434\u0430 \u0441\u0442\u0430\u043d\u0435\"\n \n-#: arc-opc.c:557 arc-opc.c:572\n+#: arc-opc.c:570 arc-opc.c:585\n msgid \"invalid register number, should be fp\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u0431\u0440\u043e\u0458 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430, \u0442\u0440\u0435\u0431\u0430 \u0431\u0438\u0442\u0438 \u201efp\u201c\"\n \n-#: arc-opc.c:594\n+#: arc-opc.c:607\n msgid \"invalid register number, should be blink\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u0431\u0440\u043e\u0458 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430, \u0442\u0440\u0435\u0431\u0430 \u0431\u0438\u0442\u0438 \u201eblink\u201c\"\n \n-#: arc-opc.c:616\n+#: arc-opc.c:629\n msgid \"invalid register number, should be pcl\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u0431\u0440\u043e\u0458 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430, \u0442\u0440\u0435\u0431\u0430 \u0431\u0438\u0442\u0438 \u201epcl\u201c\"\n \n-#: arc-opc.c:772\n+#: arc-opc.c:785\n msgid \"invalid size, should be 1, 2, 4, or 8\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u0432\u0435\u043b\u0438\u0447\u0438\u043d\u0430, \u0442\u0440\u0435\u0431\u0430 \u0431\u0438\u0442\u0438 1, 2, 4 \u0438\u043b\u0438 8\"\n \n-#: arc-opc.c:817\n+#: arc-opc.c:830\n msgid \"invalid immediate, must be 1, 2, or 4\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u043d\u0435\u043f\u043e\u0441\u0440\u0435\u0434\u043d\u0438, \u043c\u043e\u0440\u0430 \u0431\u0438\u0442 1, 2 \u0438\u043b\u0438 4\"\n \n-#: arc-opc.c:856\n+#: arc-opc.c:869\n msgid \"invalid value for CMEM ld/st immediate\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u0437\u0430 \u201eCMEM ld/st\u201c \u043d\u0435\u043f\u043e\u0441\u0440\u0435\u0434\u043d\u043e\u0433\"\n \n-#: arc-opc.c:883\n+#: arc-opc.c:896\n msgid \"invalid position, should be 0, 16, 32, 48 or 64.\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u043f\u043e\u043b\u043e\u0436\u0430\u0458, \u0442\u0440\u0435\u0431\u0430 \u0431\u0438\u0442\u0438 0, 16, 32, 48 \u0438\u043b\u0438 64.\"\n \n-#: arc-opc.c:917\n+#: arc-opc.c:930\n msgid \"invalid position, should be 16, 32, 64 or 128.\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u043f\u043e\u043b\u043e\u0436\u0430\u0458, \u0442\u0440\u0435\u0431\u0430 \u0431\u0438\u0442\u0438 16, 32, 64 \u0438\u043b\u0438 128.\"\n \n-#: arc-opc.c:939\n+#: arc-opc.c:952\n msgid \"invalid size value must be on range 1-64.\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u0432\u0435\u043b\u0438\u0447\u0438\u043d\u0435 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u0443 \u043e\u043f\u0441\u0435\u0433\u0443 1-64.\"\n \n-#: arc-opc.c:970\n+#: arc-opc.c:983\n msgid \"invalid position, should be 0, 8, 16, or 24\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u043f\u043e\u043b\u043e\u0436\u0430\u0458, \u0442\u0440\u0435\u0431\u0430 \u0431\u0438\u0442\u0438 0, 8, 16 \u0438\u043b\u0438 24\"\n \n-#: arc-opc.c:995\n+#: arc-opc.c:1008\n msgid \"invalid size, value must be \"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u0432\u0435\u043b\u0438\u0447\u0438\u043d\u0430, \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \"\n \n-#: arc-opc.c:1069\n+#: arc-opc.c:1082\n msgid \"value out of range 1 - 256\"\n msgstr \"\u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u0458\u0435 \u0432\u0430\u043d \u043e\u043f\u0441\u0435\u0433\u0430 1 \u2013 256\"\n \n-#: arc-opc.c:1078\n+#: arc-opc.c:1091\n msgid \"value must be power of 2\"\n msgstr \"\u0432\u0435\u043b\u0438\u0447\u0438\u043d\u0430 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u0441\u0442\u0435\u043f\u0435\u043d 2\"\n \n-#: arc-opc.c:1131\n+#: arc-opc.c:1144\n msgid \"value must be in the range 0 to 28\"\n msgstr \"\u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u043c\u043e\u0440 \u0431\u0438\u0442\u0438 \u0443 \u043e\u043f\u0441\u0435\u0433\u0443 \u043e\u0434 0 \u0434\u043e 28\"\n \n-#: arc-opc.c:1153\n+#: arc-opc.c:1166\n msgid \"value must be in the range 1 to \"\n msgstr \"\u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u043c\u043e\u0440 \u0431\u0438\u0442\u0438 \u0443 \u043e\u043f\u0441\u0435\u0433\u0443 \u043e\u0434 1 \u0434\u043e \"\n \n-#: arc-opc.c:1183\n+#: arc-opc.c:1196\n msgid \"value must be in the range 0 to 240\"\n msgstr \"\u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u043c\u043e\u0440 \u0431\u0438\u0442\u0438 \u0443 \u043e\u043f\u0441\u0435\u0433\u0443 \u043e\u0434 0 \u0434\u043e 240\"\n \n-#: arc-opc.c:1185\n+#: arc-opc.c:1198\n msgid \"value must be a multiple of 16\"\n msgstr \"\u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u043c\u043d\u043e\u0436\u0438\u043b\u0430\u0446 \u043e\u0434 16\"\n \n-#: arc-opc.c:1205\n+#: arc-opc.c:1218\n msgid \"invalid address type for operand\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u0432\u0440\u0441\u0442\u0430 \u0430\u0434\u0440\u0435\u0441\u0435 \u0437\u0430 \u043e\u043f\u0435\u0440\u0430\u043d\u0434\"\n \n-#: arc-opc.c:1239\n+#: arc-opc.c:1252\n msgid \"value must be in the range 0 to 31\"\n msgstr \"\u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u043c\u043e\u0440 \u0431\u0438\u0442\u0438 \u0443 \u043e\u043f\u0441\u0435\u0433\u0443 \u043e\u0434 0 \u0434\u043e 31\"\n \n-#: arc-opc.c:1264\n+#: arc-opc.c:1277\n msgid \"invalid position, should be one of: 0,4,8,...124.\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u043f\u043e\u043b\u043e\u0436\u0430\u0458, \u0442\u0440\u0435\u0431\u0430 \u0434\u0430 \u0431\u0443\u0434\u0435: 0,4,8,...\u0438\u043b\u0438 124.\"\n \n@@ -763,17 +770,17 @@ msgstr \"\u043b\u043e\u0448\u0430 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0430 \u201e%.50s...\u201c\"\n msgid \"bad instruction `%.50s'\"\n msgstr \"\u043b\u043e\u0448\u0430 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0430 \u201e%.50s\u201c\"\n \n-#: bpf-desc.c:1671\n+#: bpf-desc.c:1767\n #, c-format\n msgid \"internal error: bpf_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\"\n msgstr \"\u0443\u043d\u0443\u0442\u0440\u0430\u0448\u045a\u0430 \u0433\u0440\u0435\u0448\u043a\u0430: bpf_cgen_rebuild_tables: \u0441\u0443\u043a\u043e\u0431\u0459\u0435\u043d\u0435 \u201einsn-chunk-bitsize\u201c \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442\u0438: %d \u043d\u0430\u0441\u043f\u0440\u0430\u043c %d\"\n \n-#: bpf-desc.c:1759\n+#: bpf-desc.c:1855\n #, c-format\n msgid \"internal error: bpf_cgen_cpu_open: unsupported argument `%d'\"\n msgstr \"\u0443\u043d\u0443\u0442\u0440\u0430\u0448\u045a\u0430 \u0433\u0440\u0435\u0448\u043a\u0430: bpf_cgen_cpu_open: \u043d\u0435\u043f\u043e\u0434\u0440\u0436\u0430\u043d \u0430\u0440\u0433\u0443\u043c\u0435\u043d\u0442 \u201e%d\u201c\"\n \n-#: bpf-desc.c:1778\n+#: bpf-desc.c:1874\n #, c-format\n msgid \"internal error: bpf_cgen_cpu_open: no endianness specified\"\n msgstr \"\u0443\u043d\u0443\u0442\u0440\u0430\u0448\u045a\u0430 \u0433\u0440\u0435\u0448\u043a\u0430: bpf_cgen_cpu_open: \u043d\u0438\u0441\u0443 \u043d\u0430\u0432\u0435\u0434\u0435\u043d\u0435 \u043a\u0440\u0430\u0458\u045a\u043e\u0441\u0442\u0438\"\n@@ -794,74 +801,74 @@ msgstr \"*\u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u043e*\"\n msgid \"internal error: unrecognized field %d while printing insn\"\n msgstr \"\u0443\u043d\u0443\u0442\u0440\u0430\u0448\u045a\u0430 \u0433\u0440\u0435\u0448\u043a\u0430: \u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u043e \u043f\u043e\u0459\u0435 %d \u043f\u0440\u0438\u043b\u0438\u043a\u043e\u043c \u0438\u0441\u043f\u0438\u0441\u0438\u0432\u0430\u045a\u0430 \u0438\u043d\u0441\u043d-\u0430\"\n \n-#: bpf-ibld.c:164 epiphany-ibld.c:164 fr30-ibld.c:164 frv-ibld.c:164\n-#: ip2k-ibld.c:164 iq2000-ibld.c:164 lm32-ibld.c:164 m32c-ibld.c:164\n-#: m32r-ibld.c:164 mep-ibld.c:164 mt-ibld.c:164 or1k-ibld.c:164\n-#: xc16x-ibld.c:164 xstormy16-ibld.c:164\n+#: bpf-ibld.c:166 epiphany-ibld.c:166 fr30-ibld.c:166 frv-ibld.c:166\n+#: ip2k-ibld.c:166 iq2000-ibld.c:166 lm32-ibld.c:166 m32c-ibld.c:166\n+#: m32r-ibld.c:166 mep-ibld.c:166 mt-ibld.c:166 or1k-ibld.c:166\n+#: xc16x-ibld.c:166 xstormy16-ibld.c:166\n #, c-format\n msgid \"operand out of range (%ld not between %ld and %lu)\"\n msgstr \"\u043e\u043f\u0435\u0440\u0430\u043d\u0434 \u0458\u0435 \u0432\u0430\u043d \u043e\u043f\u0441\u0435\u0433\u0430 (%ld \u043d\u0438\u0458\u0435 \u0438\u0437\u043c\u0435\u0452\u0443 %ld \u0438 %lu)\"\n \n-#: bpf-ibld.c:185 epiphany-ibld.c:185 fr30-ibld.c:185 frv-ibld.c:185\n-#: ip2k-ibld.c:185 iq2000-ibld.c:185 lm32-ibld.c:185 m32c-ibld.c:185\n-#: m32r-ibld.c:185 mep-ibld.c:185 mt-ibld.c:185 or1k-ibld.c:185\n-#: xc16x-ibld.c:185 xstormy16-ibld.c:185\n+#: bpf-ibld.c:187 epiphany-ibld.c:187 fr30-ibld.c:187 frv-ibld.c:187\n+#: ip2k-ibld.c:187 iq2000-ibld.c:187 lm32-ibld.c:187 m32c-ibld.c:187\n+#: m32r-ibld.c:187 mep-ibld.c:187 mt-ibld.c:187 or1k-ibld.c:187\n+#: xc16x-ibld.c:187 xstormy16-ibld.c:187\n #, c-format\n msgid \"operand out of range (0x%lx not between 0 and 0x%lx)\"\n msgstr \"\u043e\u043f\u0435\u0440\u0430\u043d\u0434 \u0458\u0435 \u0432\u0430\u043d \u043e\u043f\u0441\u0435\u0433\u0430 (0x%lx \u043d\u0438\u0458\u0435 \u0438\u0437\u043c\u0435\u0452\u0443 0 \u0438 0x%lx)\"\n \n-#: bpf-ibld.c:201 cgen-asm.c:351 epiphany-ibld.c:201 fr30-ibld.c:201\n-#: frv-ibld.c:201 ip2k-ibld.c:201 iq2000-ibld.c:201 lm32-ibld.c:201\n-#: m32c-ibld.c:201 m32r-ibld.c:201 mep-ibld.c:201 mt-ibld.c:201\n-#: or1k-ibld.c:201 xc16x-ibld.c:201 xstormy16-ibld.c:201\n+#: bpf-ibld.c:203 cgen-asm.c:351 epiphany-ibld.c:203 fr30-ibld.c:203\n+#: frv-ibld.c:203 ip2k-ibld.c:203 iq2000-ibld.c:203 lm32-ibld.c:203\n+#: m32c-ibld.c:203 m32r-ibld.c:203 mep-ibld.c:203 mt-ibld.c:203\n+#: or1k-ibld.c:203 xc16x-ibld.c:203 xstormy16-ibld.c:203\n #, c-format\n msgid \"operand out of range (%ld not between %ld and %ld)\"\n msgstr \"\u043e\u043f\u0435\u0440\u0430\u043d\u0434 \u0458\u0435 \u0432\u0430\u043d \u043e\u043f\u0441\u0435\u0433\u0430 (%ld \u043d\u0438\u0458\u0435 \u0438\u0437\u043c\u0435\u0452\u0443 %ld \u0438 %ld)\"\n \n-#: bpf-ibld.c:628 epiphany-ibld.c:883 fr30-ibld.c:738 frv-ibld.c:864\n-#: ip2k-ibld.c:615 iq2000-ibld.c:721 lm32-ibld.c:642 m32c-ibld.c:1739\n-#: m32r-ibld.c:673 mep-ibld.c:1216 mt-ibld.c:757 or1k-ibld.c:736\n-#: xc16x-ibld.c:760 xstormy16-ibld.c:686\n+#: bpf-ibld.c:630 epiphany-ibld.c:885 fr30-ibld.c:740 frv-ibld.c:866\n+#: ip2k-ibld.c:617 iq2000-ibld.c:723 lm32-ibld.c:644 m32c-ibld.c:1741\n+#: m32r-ibld.c:675 mep-ibld.c:1218 mt-ibld.c:759 or1k-ibld.c:738\n+#: xc16x-ibld.c:762 xstormy16-ibld.c:688\n #, c-format\n msgid \"internal error: unrecognized field %d while building insn\"\n msgstr \"\u0443\u043d\u0443\u0442\u0440\u0430\u0448\u045a\u0430 \u0433\u0440\u0435\u0448\u043a\u0430: \u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u043e \u043f\u043e\u0459\u0435 %d \u043f\u0440\u0438\u043b\u0438\u043a\u043e\u043c \u0438\u0437\u0433\u0440\u0430\u0434\u045a\u0435 \u0438\u043d\u0441\u043d-\u0430\"\n \n-#: bpf-ibld.c:712 epiphany-ibld.c:1178 fr30-ibld.c:944 frv-ibld.c:1182\n-#: ip2k-ibld.c:691 iq2000-ibld.c:897 lm32-ibld.c:747 m32c-ibld.c:2901\n-#: m32r-ibld.c:811 mep-ibld.c:1816 mt-ibld.c:978 or1k-ibld.c:895\n-#: xc16x-ibld.c:981 xstormy16-ibld.c:833\n+#: bpf-ibld.c:714 epiphany-ibld.c:1180 fr30-ibld.c:946 frv-ibld.c:1184\n+#: ip2k-ibld.c:693 iq2000-ibld.c:899 lm32-ibld.c:749 m32c-ibld.c:2903\n+#: m32r-ibld.c:813 mep-ibld.c:1818 mt-ibld.c:980 or1k-ibld.c:897\n+#: xc16x-ibld.c:983 xstormy16-ibld.c:835\n #, c-format\n msgid \"internal error: unrecognized field %d while decoding insn\"\n msgstr \"\u0443\u043d\u0443\u0442\u0440\u0430\u0448\u045a\u0430 \u0433\u0440\u0435\u0448\u043a\u0430: \u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u043e \u043f\u043e\u0459\u0435 %d \u043f\u0440\u0438\u043b\u0438\u043a\u043e\u043c \u0434\u0435\u043a\u043e\u0434\u0438\u0440\u0430\u045a\u0430 \u0438\u043d\u0441\u043d-\u0430\"\n \n-#: bpf-ibld.c:781 epiphany-ibld.c:1322 fr30-ibld.c:1091 frv-ibld.c:1461\n-#: ip2k-ibld.c:766 iq2000-ibld.c:1029 lm32-ibld.c:837 m32c-ibld.c:3519\n-#: m32r-ibld.c:925 mep-ibld.c:2287 mt-ibld.c:1179 or1k-ibld.c:991\n-#: xc16x-ibld.c:1203 xstormy16-ibld.c:944\n+#: bpf-ibld.c:783 epiphany-ibld.c:1324 fr30-ibld.c:1093 frv-ibld.c:1463\n+#: ip2k-ibld.c:768 iq2000-ibld.c:1031 lm32-ibld.c:839 m32c-ibld.c:3521\n+#: m32r-ibld.c:927 mep-ibld.c:2289 mt-ibld.c:1181 or1k-ibld.c:993\n+#: xc16x-ibld.c:1205 xstormy16-ibld.c:946\n #, c-format\n msgid \"internal error: unrecognized field %d while getting int operand\"\n msgstr \"\u0443\u043d\u0443\u0442\u0440\u0430\u0448\u045a\u0430 \u0433\u0440\u0435\u0448\u043a\u0430: \u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u043e \u043f\u043e\u0459\u0435 %d \u043f\u0440\u0438\u043b\u0438\u043a\u043e\u043c \u0434\u043e\u0431\u0430\u0432\u0459\u0430\u045a\u0430 \u0438\u043d\u0442 \u043e\u043f\u0435\u0440\u0430\u043d\u0434\u0430\"\n \n-#: bpf-ibld.c:832 epiphany-ibld.c:1448 fr30-ibld.c:1220 frv-ibld.c:1722\n-#: ip2k-ibld.c:823 iq2000-ibld.c:1143 lm32-ibld.c:909 m32c-ibld.c:4119\n-#: m32r-ibld.c:1021 mep-ibld.c:2740 mt-ibld.c:1362 or1k-ibld.c:1069\n-#: xc16x-ibld.c:1407 xstormy16-ibld.c:1037\n+#: bpf-ibld.c:834 epiphany-ibld.c:1450 fr30-ibld.c:1222 frv-ibld.c:1724\n+#: ip2k-ibld.c:825 iq2000-ibld.c:1145 lm32-ibld.c:911 m32c-ibld.c:4121\n+#: m32r-ibld.c:1023 mep-ibld.c:2742 mt-ibld.c:1364 or1k-ibld.c:1071\n+#: xc16x-ibld.c:1409 xstormy16-ibld.c:1039\n #, c-format\n msgid \"internal error: unrecognized field %d while getting vma operand\"\n msgstr \"\u0443\u043d\u0443\u0442\u0440\u0430\u0448\u045a\u0430 \u0433\u0440\u0435\u0448\u043a\u0430: \u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u043e \u043f\u043e\u0459\u0435 %d \u043f\u0440\u0438\u043b\u0438\u043a\u043e\u043c \u0434\u043e\u0431\u0430\u0432\u0459\u0430\u045a\u0430 \u0432\u043c\u0430 \u043e\u043f\u0435\u0440\u0430\u043d\u0434\u0430\"\n \n-#: bpf-ibld.c:890 epiphany-ibld.c:1581 fr30-ibld.c:1352 frv-ibld.c:1990\n-#: ip2k-ibld.c:883 iq2000-ibld.c:1264 lm32-ibld.c:988 m32c-ibld.c:4707\n-#: m32r-ibld.c:1123 mep-ibld.c:3154 mt-ibld.c:1552 or1k-ibld.c:1154\n-#: xc16x-ibld.c:1612 xstormy16-ibld.c:1137\n+#: bpf-ibld.c:892 epiphany-ibld.c:1583 fr30-ibld.c:1354 frv-ibld.c:1992\n+#: ip2k-ibld.c:885 iq2000-ibld.c:1266 lm32-ibld.c:990 m32c-ibld.c:4709\n+#: m32r-ibld.c:1125 mep-ibld.c:3156 mt-ibld.c:1554 or1k-ibld.c:1156\n+#: xc16x-ibld.c:1614 xstormy16-ibld.c:1139\n #, c-format\n msgid \"internal error: unrecognized field %d while setting int operand\"\n msgstr \"\u0443\u043d\u0443\u0442\u0440\u0430\u0448\u045a\u0430 \u0433\u0440\u0435\u0448\u043a\u0430: \u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u043e \u043f\u043e\u0459\u0435 %d \u043f\u0440\u0438\u043b\u0438\u043a\u043e\u043c \u043f\u043e\u0434\u0435\u0448\u0430\u0432\u0430\u045a\u0430 \u0438\u043d\u0442 \u043e\u043f\u0435\u0440\u0430\u043d\u0434\u0430\"\n \n-#: bpf-ibld.c:938 epiphany-ibld.c:1704 fr30-ibld.c:1474 frv-ibld.c:2248\n-#: ip2k-ibld.c:933 iq2000-ibld.c:1375 lm32-ibld.c:1057 m32c-ibld.c:5285\n-#: m32r-ibld.c:1215 mep-ibld.c:3558 mt-ibld.c:1732 or1k-ibld.c:1229\n-#: xc16x-ibld.c:1807 xstormy16-ibld.c:1227\n+#: bpf-ibld.c:940 epiphany-ibld.c:1706 fr30-ibld.c:1476 frv-ibld.c:2250\n+#: ip2k-ibld.c:935 iq2000-ibld.c:1377 lm32-ibld.c:1059 m32c-ibld.c:5287\n+#: m32r-ibld.c:1217 mep-ibld.c:3560 mt-ibld.c:1734 or1k-ibld.c:1231\n+#: xc16x-ibld.c:1809 xstormy16-ibld.c:1229\n #, c-format\n msgid \"internal error: unrecognized field %d while setting vma operand\"\n msgstr \"\u0443\u043d\u0443\u0442\u0440\u0430\u0448\u045a\u0430 \u0433\u0440\u0435\u0448\u043a\u0430: \u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u043e \u043f\u043e\u0459\u0435 %d \u043f\u0440\u0438\u043b\u0438\u043a\u043e\u043c \u043f\u043e\u0434\u0435\u0448\u0430\u0432\u0430\u045a\u0430 \u0432\u043c\u0430 \u043e\u043f\u0435\u0440\u0430\u043d\u0434\u0430\"\n@@ -892,12 +899,12 @@ msgstr \"\u041d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u0430 \u0433\u0440\u0435\u0448\u043a\u0430 %d\\n\"\n msgid \"Address 0x%s is out of bounds.\\n\"\n msgstr \"\u0410\u0434\u0440\u0435\u0441\u0430 0\u0445%s \u0458\u0435 \u0438\u0437\u0432\u0430\u043d \u0433\u0440\u0430\u043d\u0438\u0446\u0430.\\n\"\n \n-#: disassemble.c:840\n+#: disassemble.c:848\n #, c-format\n msgid \"assertion fail %s:%d\"\n msgstr \"\u043d\u0435\u0443\u0441\u043f\u0435\u0445 \u0442\u0432\u0440\u0434\u045a\u0435 \u201e%s:%d\u201c\"\n \n-#: disassemble.c:841\n+#: disassemble.c:849\n msgid \"Please report this bug\"\n msgstr \"\u0418\u0437\u0432\u0435\u0441\u0442\u0438\u0442\u0435 \u043e \u043e\u0432\u043e\u0458 \u0433\u0440\u0435\u0448\u0446\u0438\"\n \n@@ -1038,11 +1045,11 @@ msgstr \"Hmmmm 0x%x\"\n msgid \"Don't understand 0x%x \\n\"\n msgstr \"\u041d\u0435 \u0440\u0430\u0437\u0443\u043c\u0435\u043c 0x%x \\n\"\n \n-#: i386-dis.c:11040\n+#: i386-dis.c:9065\n msgid \"<internal disassembler error>\"\n msgstr \"<\u0443\u043d\u0443\u0442\u0440\u0430\u0448\u045a\u0430 \u0433\u0440\u0435\u0448\u043a\u0430 \u0440\u0430\u0437\u043b\u043e\u0436\u0438\u0442\u0435\u0459\u0430>\"\n \n-#: i386-dis.c:11337\n+#: i386-dis.c:9374\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -1053,32 +1060,32 @@ msgstr \"\"\n \"\u0421\u043b\u0435\u0434\u0435\u045b\u0435 \u043e\u043f\u0446\u0438\u0458\u0435 \u0440\u0430\u0437\u043b\u043e\u0436\u0438\u0442\u0435\u0459\u0430 \u0441\u043f\u0435\u0446\u0438\u0444\u0438\u0447\u043d\u0435 \u0437\u0430 \u201ei386/x86-64\u201c \u0441\u0443 \u043f\u043e\u0434\u0440\u0436\u0430\u043d\u0435 \u0437\u0430 \u043a\u043e\u0440\u0438\u0448\u045b\u0435\u045a\u0435\\n\"\n \"\u0441\u0430 \u043f\u0440\u0435\u043a\u0438\u0434\u0430\u0447\u0435\u043c \u201e-M\u201c (\u0432\u0438\u0448\u0435 \u043e\u043f\u0446\u0438\u0458\u0430 \u0442\u0440\u0435\u0431\u0430 \u0434\u0430 \u0441\u0435 \u0440\u0430\u0437\u0434\u0432\u0430\u0458\u0430\u0458\u0443 \u0437\u0430\u0440\u0435\u0437\u0438\u043c\u0430):\\n\"\n \n-#: i386-dis.c:11341\n+#: i386-dis.c:9378\n #, c-format\n msgid \"  x86-64      Disassemble in 64bit mode\\n\"\n msgstr \"  x86-64      \u0420\u0430\u0437\u043b\u0430\u0436\u0435 \u0443 \u0440\u0435\u0436\u0438\u043c\u0443 64-\u0431\u0438\u0442\u0430\\n\"\n \n-#: i386-dis.c:11342\n+#: i386-dis.c:9379\n #, c-format\n msgid \"  i386        Disassemble in 32bit mode\\n\"\n msgstr \"  i386        \u0420\u0430\u0437\u043b\u0430\u0436\u0435 \u0443 \u0440\u0435\u0436\u0438\u043c\u0443 32-\u0431\u0438\u0442\u0430\\n\"\n \n-#: i386-dis.c:11343\n+#: i386-dis.c:9380\n #, c-format\n msgid \"  i8086       Disassemble in 16bit mode\\n\"\n msgstr \"  i8086       \u0420\u0430\u0437\u043b\u0430\u0436\u0435 \u0443 \u0440\u0435\u0436\u0438\u043c\u0443 16-\u0431\u0438\u0442\u0430\\n\"\n \n-#: i386-dis.c:11344\n+#: i386-dis.c:9381\n #, c-format\n msgid \"  att         Display instruction in AT&T syntax\\n\"\n msgstr \"  att         \u041f\u0440\u0438\u043a\u0430\u0437\u0443\u0458\u0435 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0443 \u0443 \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438 \u201eAT&T\u201c-\u0458\u0430\\n\"\n \n-#: i386-dis.c:11345\n+#: i386-dis.c:9382\n #, c-format\n msgid \"  intel       Display instruction in Intel syntax\\n\"\n msgstr \"  intel       \u041f\u0440\u0438\u043a\u0430\u0437\u0443\u0458\u0435 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0443 \u0443 \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438 \u0418\u043d\u0442\u0435\u043b\u0430\\n\"\n \n-#: i386-dis.c:11346\n+#: i386-dis.c:9383\n #, c-format\n msgid \"\"\n \"  att-mnemonic\\n\"\n@@ -1087,7 +1094,7 @@ msgstr \"\"\n \"  att-mnemonic\\n\"\n \"              \u041f\u0440\u0438\u043a\u0430\u0437\u0443\u0458\u0435 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0443 \u0443 \u043c\u043d\u0435\u043c\u043e\u043d\u0438\u043a\u0443 \u201eAT&T\u201c-\u0430\\n\"\n \n-#: i386-dis.c:11348\n+#: i386-dis.c:9385\n #, c-format\n msgid \"\"\n \"  intel-mnemonic\\n\"\n@@ -1096,106 +1103,131 @@ msgstr \"\"\n \"  intel-mnemonic\\n\"\n \"              \u041f\u0440\u0438\u043a\u0430\u0437\u0443\u0458\u0435 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0443 \u0443 \u043c\u043d\u0435\u043c\u043e\u043d\u0438\u043a\u0443 \u0418\u043d\u0442\u0435\u043b\u0430\\n\"\n \n-#: i386-dis.c:11350\n+#: i386-dis.c:9387\n #, c-format\n msgid \"  addr64      Assume 64bit address size\\n\"\n msgstr \"  addr64      \u041f\u0440\u0435\u0442\u043f\u043e\u0441\u0442\u0430\u0432\u0459\u0430 \u0432\u0435\u043b\u0438\u0447\u0438\u043d\u0443 \u0430\u0434\u0440\u0435\u0441\u0435 \u043e\u0434 64 \u0431\u0438\u0442\u0430\\n\"\n \n-#: i386-dis.c:11351\n+#: i386-dis.c:9388\n #, c-format\n msgid \"  addr32      Assume 32bit address size\\n\"\n msgstr \"  addr32      \u041f\u0440\u0435\u0442\u043f\u043e\u0441\u0442\u0430\u0432\u0459\u0430 \u0432\u0435\u043b\u0438\u0447\u0438\u043d\u0443 \u0430\u0434\u0440\u0435\u0441\u0435 \u043e\u0434 32 \u0431\u0438\u0442\u0430\\n\"\n \n-#: i386-dis.c:11352\n+#: i386-dis.c:9389\n #, c-format\n msgid \"  addr16      Assume 16bit address size\\n\"\n msgstr \"  addr16      \u041f\u0440\u0435\u0442\u043f\u043e\u0441\u0442\u0430\u0432\u0459\u0430 \u0432\u0435\u043b\u0438\u0447\u0438\u043d\u0443 \u0430\u0434\u0440\u0435\u0441\u0435 \u043e\u0434 16 \u0431\u0438\u0442\u0430\\n\"\n \n-#: i386-dis.c:11353\n+#: i386-dis.c:9390\n #, c-format\n msgid \"  data32      Assume 32bit data size\\n\"\n msgstr \"  data32      \u041f\u0440\u0435\u0442\u043f\u043e\u0441\u0442\u0430\u0432\u0459\u0430 \u0432\u0435\u043b\u0438\u0447\u0438\u043d\u0443 \u043f\u043e\u0434\u0430\u0442\u0430\u043a\u0430 \u043e\u0434 32 \u0431\u0438\u0442\u0430\\n\"\n \n-#: i386-dis.c:11354\n+#: i386-dis.c:9391\n #, c-format\n msgid \"  data16      Assume 16bit data size\\n\"\n msgstr \"  data16      \u041f\u0440\u0435\u0442\u043f\u043e\u0441\u0442\u0430\u0432\u0459\u0430 \u0432\u0435\u043b\u0438\u0447\u0438\u043d\u0443 \u043f\u043e\u0434\u0430\u0442\u0430\u043a\u0430 \u043e\u0434 16 \u0431\u0438\u0442\u0430\\n\"\n \n-#: i386-dis.c:11355\n+#: i386-dis.c:9392\n #, c-format\n msgid \"  suffix      Always display instruction suffix in AT&T syntax\\n\"\n msgstr \"  suffix      \u0423\u0432\u0435\u043a \u043f\u0440\u0438\u043a\u0430\u0437\u0443\u0458\u0435 \u0441\u0443\u0444\u0438\u043a\u0441 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435 \u0443 \u0441\u0438\u043d\u0442\u0430\u043a\u0441\u0438 \u201eAT&T\u201c-\u0458\u0430\\n\"\n \n-#: i386-dis.c:11356\n+#: i386-dis.c:9393\n #, c-format\n msgid \"  amd64       Display instruction in AMD64 ISA\\n\"\n msgstr \"  amd64       \u041f\u0440\u0438\u043a\u0430\u0437\u0443\u0458\u0435 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0443 \u0443 \u201eAMD64 ISA\u201c\\n\"\n \n-#: i386-dis.c:11357\n+#: i386-dis.c:9394\n #, c-format\n msgid \"  intel64     Display instruction in Intel64 ISA\\n\"\n msgstr \"  intel64     \u041f\u0440\u0438\u043a\u0430\u0437\u0443\u0458\u0435 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435 \u0443 \u201eIntel64 ISA\u201c\\n\"\n \n-#: i386-dis.c:11912\n+#: i386-dis.c:9950\n msgid \"64-bit address is disabled\"\n msgstr \"64-\u0431\u0438\u0442\u043d\u0430 \u0430\u0434\u0440\u0435\u0441\u0430 \u0458\u0435 \u0438\u0441\u043a\u0459\u0443\u0447\u0435\u043d\u0430\"\n \n-#: i386-gen.c:793\n+#: i386-gen.c:853\n #, c-format\n msgid \"%s: error: \"\n msgstr \"%s: \u0433\u0440\u0435\u0448\u043a\u0430: \"\n \n-#: i386-gen.c:960\n+#: i386-gen.c:1020\n #, c-format\n msgid \"%s: %d: unknown bitfield: %s\\n\"\n msgstr \"%s: %d: \u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u043e \u043f\u043e\u0459\u0435 \u0431\u0438\u0442\u0430: %s\\n\"\n \n-#: i386-gen.c:962\n+#: i386-gen.c:1022\n #, c-format\n msgid \"unknown bitfield: %s\\n\"\n msgstr \"\u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u043e \u043f\u043e\u0459\u0435 \u0431\u0438\u0442\u0430: %s\\n\"\n \n-#: i386-gen.c:1025\n+#: i386-gen.c:1085\n #, c-format\n msgid \"%s: %d: missing `)' in bitfield: %s\\n\"\n msgstr \"%s: %d: \u043d\u0435\u0434\u043e\u0441\u0442\u0430\u0458\u0435 ) \u0443 \u043f\u043e\u0459\u0443 \u0431\u0438\u0442\u0430: %s\\n\"\n \n-#: i386-gen.c:1126\n+#: i386-gen.c:1186\n #, c-format\n msgid \"unknown broadcast operand: %s\\n\"\n msgstr \"\u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442 \u043e\u043f\u0435\u0440\u0430\u043d\u0434 \u0435\u043c\u0438\u0442\u043e\u0432\u0430\u045a\u0430: %s\\n\"\n \n-#: i386-gen.c:1777\n+#: i386-gen.c:1454\n+#, c-format\n+msgid \"%s: %s: (base_opcode >> 24) != 0: %s\\n\"\n+msgstr \"%s: %s: (base_opcode >> 24) != 0: %s\\n\"\n+\n+#: i386-gen.c:1459\n+#, c-format\n+msgid \"%s: %s: (base_opcode >> 16) != 0: %s\\n\"\n+msgstr \"%s: %s: (base_opcode >> 16) != 0: %s\\n\"\n+\n+#: i386-gen.c:1464\n+#, c-format\n+msgid \"%s: %s: (base_opcode >> 8) != 0: %s\\n\"\n+msgstr \"%s: %s: (base_opcode >> 8) != 0: %s\\n\"\n+\n+#: i386-gen.c:1469\n+#, c-format\n+msgid \"%s: %s: base_opcode != 0: %s\\n\"\n+msgstr \"%s: %s: base_opcode != 0: %s\\n\"\n+\n+#: i386-gen.c:1473\n+#, c-format\n+msgid \"%s: %s: invalid opcode length: %s\\n\"\n+msgstr \"%s: %s: \u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u0434\u0443\u0436\u0438\u043d\u0430 \u043e\u043f\u043a\u043e\u0434\u0430: %s\\n\"\n+\n+#: i386-gen.c:1888\n #, c-format\n msgid \"can't find i386-reg.tbl for reading, errno = %s\\n\"\n msgstr \"\u043d\u0435 \u043c\u043e\u0433\u0443 \u0434\u0430 \u043d\u0430\u0452\u0435\u043c \u201ei386-reg.tbl\u201c \u0437\u0430 \u0447\u0438\u0442\u0430\u045a\u0435, \u0433\u0440\u0435\u0448\u043a\u0430 = %s\\n\"\n \n-#: i386-gen.c:1855\n+#: i386-gen.c:1966\n #, c-format\n msgid \"can't create i386-init.h, errno = %s\\n\"\n msgstr \"\u043d\u0435 \u043c\u043e\u0433\u0443 \u0434\u0430 \u043d\u0430\u043f\u0440\u0430\u0432\u0438\u043c \u201ei386-init.h\u201c, \u0433\u0440\u0435\u0448\u043a\u0430 = %s\\n\"\n \n-#: i386-gen.c:1945 ia64-gen.c:2829\n+#: i386-gen.c:2056 ia64-gen.c:2829\n #, c-format\n msgid \"unable to change directory to \\\"%s\\\", errno = %s\\n\"\n msgstr \"\u043d\u0435 \u043c\u043e\u0433\u0443 \u0434\u0430 \u043f\u0440\u0435\u0452\u0435\u043c \u0443 \u0434\u0438\u0440\u0435\u043a\u0442\u043e\u0440\u0438\u0458\u0443\u043c \u201e%s\u201c, \u0433\u0440\u0448\u043a\u0430 = %s\\n\"\n \n-#: i386-gen.c:1959 i386-gen.c:1964\n+#: i386-gen.c:2070 i386-gen.c:2075\n #, c-format\n msgid \"CpuMax != %d!\\n\"\n msgstr \"CpuMax != %d!\\n\"\n \n-#: i386-gen.c:1968\n+#: i386-gen.c:2079\n #, c-format\n msgid \"%d unused bits in i386_cpu_flags.\\n\"\n msgstr \"%d \u043d\u0435\u043a\u043e\u0440\u0438\u0448\u045b\u0435\u043d\u0430 \u0431\u0438\u0442\u0430 \u0443 \u201ei386_cpu_flags\u201c.\\n\"\n \n-#: i386-gen.c:1983\n+#: i386-gen.c:2094\n #, c-format\n msgid \"%d unused bits in i386_operand_type.\\n\"\n msgstr \"%d \u043d\u0435\u043a\u043e\u0440\u0438\u0448\u045b\u0435\u043d\u0430 \u0431\u0438\u0442\u0430 \u0443 \u201ei386_operand_type\u201c.\\n\"\n \n-#: i386-gen.c:1997\n+#: i386-gen.c:2108\n #, c-format\n msgid \"can't create i386-tbl.h, errno = %s\\n\"\n msgstr \"\u043d\u0435 \u043c\u043e\u0433\u0443 \u0434\u0430 \u043d\u0430\u043f\u0440\u0430\u0432\u0438\u043c \u201ei386-tbl.h\u201c, \u0433\u0440\u0435\u0448\u043a\u0430 = %s\\n\"\n@@ -1936,7 +1968,7 @@ msgstr \"\u0443\u043d\u0443\u0442\u0440\u0430\u0448\u045a\u0430 \u0433\u0440\u0435\u0448\u043a\u0430: or1k_cgen_cpu_open: \u043d\u0438\u0441\u0443 \u043d\u0430\u0432\u0435\u0434\n msgid \"warning: ignoring unknown -M%s option\"\n msgstr \"\u0443\u043f\u043e\u0437\u043e\u0440\u0435\u045a\u0435: \u0437\u0430\u043d\u0435\u043c\u0430\u0440\u0443\u0458\u0435\u043c \u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u0443 \u043e\u043f\u0446\u0438\u0458\u0443 \u201e-M%s\u201c\"\n \n-#: ppc-dis.c:977\n+#: ppc-dis.c:1001\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -1971,104 +2003,108 @@ msgstr \"\u043f\u043e\u043a\u0443\u0452\u0430\u0432\u0430\u043c \u0434\u0430 \u043f\u043e\u0434\u0435\u0441\u0438\u043c \u201ey\u201c \u0431\u0438\u0442 \u043a\u0430\u0434\u0430 \u043a\u043e\u0440\u0438\n msgid \"attempt to set 'at' bits when using + or - modifier\"\n msgstr \"\u043f\u043e\u043a\u0443\u0452\u0430\u0432\u0430\u043c \u0434\u0430 \u043f\u043e\u0434\u0435\u0441\u0438\u043c \u201eat\u201c \u0431\u0438\u0442\u043e\u0432\u0435 \u043a\u0430\u0434\u0430 \u043a\u043e\u0440\u0438\u0441\u0442\u0438\u043c + \u0438\u043b\u0438 - \u0438\u0437\u043c\u0435\u045a\u0438\u0432\u0430\u0447\"\n \n-#: ppc-opc.c:677\n+#: ppc-opc.c:574\n+msgid \"invalid offset: must be in the range [-512, -8] and be a multiple of 8\"\n+msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u043f\u043e\u043c\u0435\u0440\u0430\u0458: \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u0443 \u043e\u043f\u0441\u0435\u0433\u0443 [-512, -8] \u0438 \u043c\u043e\u0440\u0430 \u0431\u0438\u0442\u0438 \u043f\u0440\u043e\u0438\u0437\u0432\u043e\u0434 8\"\n+\n+#: ppc-opc.c:705\n msgid \"invalid R operand\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u201eR\u201c \u043e\u043f\u0435\u0440\u0430\u043d\u0434\"\n \n-#: ppc-opc.c:732\n+#: ppc-opc.c:760\n msgid \"invalid mask field\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u043e \u043f\u043e\u0459\u0435 \u043c\u0430\u0441\u043a\u0435\"\n \n-#: ppc-opc.c:755\n+#: ppc-opc.c:783\n msgid \"invalid mfcr mask\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u201emfcr\u201c \u043c\u0430\u0441\u043a\u0430\"\n \n-#: ppc-opc.c:873 ppc-opc.c:891\n+#: ppc-opc.c:901 ppc-opc.c:919\n msgid \"illegal L operand value\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u201eL\u201c \u043e\u043f\u0435\u0440\u0430\u043d\u0434\u0430\"\n \n-#: ppc-opc.c:914\n+#: ppc-opc.c:942\n msgid \"illegal WC operand value\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u201eWC\u201c \u043e\u043f\u0435\u0440\u0430\u043d\u0434\u0430\"\n \n-#: ppc-opc.c:1011\n+#: ppc-opc.c:1039\n msgid \"incompatible L operand value\"\n msgstr \"\u043d\u0435\u0441\u0430\u0433\u043b\u0430\u0441\u043d\u0430 \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u201eL\u201c \u043e\u043f\u0435\u0440\u0430\u043d\u0434\u0430\"\n \n-#: ppc-opc.c:1051 ppc-opc.c:1086\n+#: ppc-opc.c:1079 ppc-opc.c:1114\n msgid \"illegal bitmask\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u0431\u0438\u0442\u043c\u0430\u0441\u043a\u0430\"\n \n-#: ppc-opc.c:1173\n+#: ppc-opc.c:1201\n msgid \"address register in load range\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u0430\u0434\u0440\u0435\u0441\u0435 \u0443 \u043e\u043f\u0441\u0435\u0433\u0443 \u0443\u0447\u0438\u0442\u0430\u0432\u0430\u045a\u0430\"\n \n-#: ppc-opc.c:1213\n+#: ppc-opc.c:1241\n msgid \"illegal PL operand value\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u201ePL\u201c \u043e\u043f\u0435\u0440\u0430\u043d\u0434\u0430\"\n \n-#: ppc-opc.c:1274\n+#: ppc-opc.c:1302\n msgid \"index register in load range\"\n msgstr \"\u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u0438\u043d\u0434\u0435\u043a\u0441\u0430 \u0443 \u043e\u043f\u0441\u0435\u0433\u0443 \u0443\u0447\u0438\u0442\u0430\u0432\u0430\u045a\u0430\"\n \n-#: ppc-opc.c:1303 ppc-opc.c:1389\n+#: ppc-opc.c:1331 ppc-opc.c:1417\n msgid \"source and target register operands must be different\"\n msgstr \"\u043e\u043f\u0435\u0440\u0430\u043d\u0434\u0438 \u0438\u0437\u0432\u043e\u0440\u043d\u043e\u0433 \u0438 \u0446\u0438\u0459\u043d\u043e\u0433 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 \u043c\u043e\u0440\u0430\u0458\u0443 \u0431\u0438\u0442\u0438 \u0440\u0430\u0437\u043b\u0438\u0447\u0438\u0442\u0438\"\n \n-#: ppc-opc.c:1334\n+#: ppc-opc.c:1362\n msgid \"invalid register operand when updating\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u043e\u043f\u0435\u0440\u0430\u043d\u0434 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430 \u043f\u0440\u0438\u043b\u0438\u043a\u043e\u043c \u043e\u0441\u0432\u0435\u0436\u0430\u0432\u0430\u045a\u0430\"\n \n-#: ppc-opc.c:1452\n+#: ppc-opc.c:1480\n msgid \"illegal immediate value\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442 \u043d\u0435\u043f\u043e\u0441\u0440\u0435\u0434\u043d\u043e\u0433\"\n \n-#: ppc-opc.c:1557\n+#: ppc-opc.c:1585\n msgid \"invalid bat number\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u0431\u0430\u0442 \u0431\u0440\u043e\u0458\"\n \n-#: ppc-opc.c:1592\n+#: ppc-opc.c:1620\n msgid \"invalid sprg number\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u0441\u043f\u0440\u0433 \u0431\u0440\u043e\u0458\"\n \n-#: ppc-opc.c:1629\n+#: ppc-opc.c:1657\n msgid \"invalid tbr number\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u0442\u0431\u0440 \u0431\u0440\u043e\u0458\"\n \n-#: ppc-opc.c:1715 ppc-opc.c:1761\n+#: ppc-opc.c:1743 ppc-opc.c:1789\n msgid \"VSR overlaps ACC operand\"\n msgstr \"\u201eVSR\u201c \u043f\u0440\u0435\u043a\u043b\u0430\u043f\u0430 \u201eACC\u201c \u043e\u043f\u0435\u0440\u0430\u043d\u0434\"\n \n-#: ppc-opc.c:1868\n+#: ppc-opc.c:1896\n msgid \"invalid constant\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u043a\u043e\u043d\u0441\u0442\u0430\u043d\u0442\u0430\"\n \n-#: ppc-opc.c:1970 ppc-opc.c:1993 ppc-opc.c:2016 ppc-opc.c:2039\n+#: ppc-opc.c:1998 ppc-opc.c:2021 ppc-opc.c:2044 ppc-opc.c:2067\n msgid \"UIMM = 00000 is illegal\"\n msgstr \"\u201eUIMM = 00000\u201c \u0458\u0435 \u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u043e\"\n \n-#: ppc-opc.c:2062\n+#: ppc-opc.c:2090\n msgid \"UIMM values >7 are illegal\"\n msgstr \"\u201eUIMM\u201c \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442\u0438 >7 \u0441\u0443 \u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0435\"\n \n-#: ppc-opc.c:2085\n+#: ppc-opc.c:2113\n msgid \"UIMM values >15 are illegal\"\n msgstr \"\u201eUIMM\u201c \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442\u0438 >15 \u0441\u0443 \u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0435\"\n \n-#: ppc-opc.c:2108\n+#: ppc-opc.c:2136\n msgid \"GPR odd is illegal\"\n msgstr \"\u043d\u0435\u043f\u0430\u0440\u043d\u043e \u201eGPR\u201c \u0458\u0435 \u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u043e\"\n \n-#: ppc-opc.c:2131 ppc-opc.c:2154\n+#: ppc-opc.c:2159 ppc-opc.c:2182\n msgid \"invalid offset\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u043f\u043e\u043c\u0435\u0440\u0430\u0458\"\n \n-#: ppc-opc.c:2177\n+#: ppc-opc.c:2205\n msgid \"invalid Ddd value\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u043d\u0430 \u201eDdd\u201c \u0432\u0440\u0435\u0434\u043d\u043e\u0441\u0442\"\n \n #. The option without '=' should be defined above.\n-#: riscv-dis.c:85 riscv-dis.c:109\n+#: riscv-dis.c:85 riscv-dis.c:117\n #, c-format\n msgid \"unrecognized disassembler option: %s\"\n msgstr \"\u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u0430 \u043e\u043f\u0446\u0438\u0458\u0430 \u0440\u0430\u0437\u043b\u043e\u0436\u0438\u0442\u0435\u0459\u0430: %s\"\n@@ -2080,17 +2116,22 @@ msgstr \"\u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u0430 \u043e\u043f\u0446\u0438\u0458\u0430 \u0440\u0430\u0437\u043b\u043e\u0436\u0438\u0442\u0435\u0459\u0430: %s\"\n msgid \"unrecognized disassembler option with '=': %s\"\n msgstr \"\u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u0430 \u043e\u043f\u0446\u0438\u0458\u0430 \u0440\u0430\u0437\u043b\u043e\u0436\u0438\u0442\u0435\u0459\u0430 \u0441\u0430 \u0437\u043d\u0430\u043a\u043e\u043c =: %s\"\n \n-#: riscv-dis.c:103\n+#: riscv-dis.c:104\n #, c-format\n msgid \"unknown privilege spec set by %s=%s\"\n msgstr \"\u043d\u0435\u043f\u043e\u0437\u043d\u0430\u0442\u0430 \u043e\u0434\u0440\u0435\u0434\u0431\u0430 \u043f\u0440\u0438\u0432\u0438\u043b\u0435\u0433\u0438\u0458\u0435 \u043f\u043e\u0441\u0442\u0430\u0432\u0459\u0435\u043d\u0430 \u0441\u0430 \u201e%s=%s\u201c\"\n \n-#: riscv-dis.c:406\n+#: riscv-dis.c:109\n+#, c-format\n+msgid \"mis-matched privilege spec set by %s=%s, the elf privilege attribute is %s\"\n+msgstr \"\u043d\u0435\u043e\u0434\u0433\u043e\u0432\u0430\u0440\u0430\u0458\u0443\u045b\u0443 \u043e\u0434\u0440\u0435\u0434\u0431\u0443 \u043f\u0440\u0438\u0432\u0438\u043b\u0435\u0433\u0438\u0458\u0435 \u0458\u0435 \u043f\u043e\u0441\u0442\u0430\u0432\u0438\u043e \u201e%s=%s\u201c, \u0430\u0442\u0440\u0438\u0431\u0443\u0442 \u0435\u043b\u0444 \u043f\u0440\u0438\u0432\u0438\u043b\u0435\u0433\u0438\u0458\u0435 \u0458\u0435 \u201e%s\u201c\"\n+\n+#: riscv-dis.c:414\n #, c-format\n msgid \"# internal error, undefined modifier (%c)\"\n msgstr \"# \u0443\u043d\u0443\u0442\u0440\u0430\u0448\u045a\u0430 \u0433\u0440\u0435\u0448\u043a\u0430, \u043d\u0435\u043e\u0434\u0440\u0435\u0452\u0435\u043d\u0438 \u0438\u0437\u043c\u0435\u045a\u0438\u0432\u0430\u0447 (%c)\"\n \n-#: riscv-dis.c:605\n+#: riscv-dis.c:636\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -2101,7 +2142,7 @@ msgstr \"\"\n \"\u0421\u043b\u0435\u0434\u0435\u045b\u0435 \u043e\u043f\u0446\u0438\u0458\u0435 \u0440\u0430\u0437\u043b\u043e\u0436\u0438\u0442\u0435\u0459\u0430 \u0441\u043f\u0435\u0446\u0438\u0444\u0438\u0447\u043d\u0435 \u0437\u0430 \u201eRISC-V-\u201c \u0441\u0443 \u043f\u043e\u0434\u0440\u0436\u0430\u043d\u0435 \u0437\u0430 \u043a\u043e\u0440\u0438\u0448\u045b\u0435\u045a\u0435\\n\"\n \"\u0441\u0430 \u043f\u0440\u0435\u043a\u0438\u0434\u0430\u0447\u0435\u043c \u201e-M\u201c (\u0432\u0438\u0448\u0435 \u043e\u043f\u0446\u0438\u0458\u0430 \u0442\u0440\u0435\u0431\u0430 \u0434\u0430 \u0441\u0435 \u0440\u0430\u0437\u0434\u0432\u0430\u0458\u0430\u0458\u0443 \u0437\u0430\u0440\u0435\u0437\u0438\u043c\u0430):\\n\"\n \n-#: riscv-dis.c:609\n+#: riscv-dis.c:640\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -2110,7 +2151,7 @@ msgstr \"\"\n \"\\n\"\n \"  numeric         \u0418\u0441\u043f\u0438\u0441\u0443\u0458\u0435 \u0431\u0440\u043e\u0458\u0447\u0430\u043d\u0435 \u043d\u0430\u0437\u0438\u0432\u0435 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430, \u0440\u0430\u0434\u0438\u0458\u0435 \u043d\u0435\u0433\u043e \u201eABI\u201c \u043d\u0430\u0437\u0438\u0432\u0435.\\n\"\n \n-#: riscv-dis.c:612\n+#: riscv-dis.c:643\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -2121,7 +2162,7 @@ msgstr \"\"\n \"  no-aliases      \u0420\u0430\u0437\u043b\u0430\u0436\u0435 \u0441\u0430\u043c\u043e \u0443 \u043f\u0440\u043e\u043f\u0438\u0441\u043d\u0435 \u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435, \u0440\u0430\u0434\u0438\u0458\u0435 \u043d\u0435\u0433\u043e\\n\"\n \"                  \u0443 \u043f\u0441\u0435\u0443\u0434\u043e\u0438\u043d\u0441\u0442\u0440\u0443\u043a\u0446\u0438\u0458\u0435.\\n\"\n \n-#: riscv-dis.c:616\n+#: riscv-dis.c:647\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -2311,11 +2352,11 @@ msgstr \"\u0438\u043c\u043c10 \u0458\u0435 \u0432\u0430\u043d \u043e\u043f\u0441\u0435\u0433\u0430\"\n msgid \"SR/SelID is out of range\"\n msgstr \"\u0421\u0420/\u0421\u0435\u043b\u0418\u0414 \u0458\u0435 \u0432\u0430\u043d \u043e\u043f\u0441\u0435\u0433\u0430\"\n \n-#: v850-opc.c:512\n+#: v850-opc.c:508\n msgid \"invalid register for stack adjustment\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u0440\u0435\u0433\u0438\u0441\u0442\u0430\u0440 \u0437\u0430 \u043f\u043e\u0440\u0430\u0432\u043d\u0430\u045a\u0435 \u0441\u043f\u0440\u0435\u043c\u043d\u0438\u043a\u0430\"\n \n-#: v850-opc.c:532\n+#: v850-opc.c:526\n msgid \"invalid register name\"\n msgstr \"\u043d\u0435\u0438\u0441\u043f\u0440\u0430\u0432\u0430\u043d \u043d\u0430\u0437\u0438\u0432 \u0440\u0435\u0433\u0438\u0441\u0442\u0440\u0430\"\n "
    }
  ]
}