--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2166004 paths analyzed, 4245 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.425ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (SLICE_X92Y38.B2), 846 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 5)
  Clock Path Skew:      -0.097ns (4.029 - 4.126)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y59.BQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X59Y63.C2      net (fanout=8)        0.687   VGA/v_count<1>
    SLICE_X59Y63.CMUX    Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X57Y58.B1      net (fanout=31)       0.855   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X57Y58.B       Tilo                  0.043   VGA_DEBUG/strdata<44>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X101Y39.A2     net (fanout=88)       1.511   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X101Y39.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<9>
                                                       MIPS/mux2947
    SLICE_X92Y38.C4      net (fanout=1)        0.719   MIPS/mux2946
    SLICE_X92Y38.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2948
    SLICE_X92Y38.B2      net (fanout=1)        0.464   MIPS/mux2947
    SLICE_X92Y38.CLK     Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (0.537ns logic, 4.236ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.686ns (Levels of Logic = 5)
  Clock Path Skew:      -0.097ns (4.029 - 4.126)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y59.DQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_3
    SLICE_X59Y63.C3      net (fanout=8)        0.598   VGA/v_count<3>
    SLICE_X59Y63.CMUX    Tilo                  0.141   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X57Y58.B1      net (fanout=31)       0.855   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X57Y58.B       Tilo                  0.043   VGA_DEBUG/strdata<44>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X101Y39.A2     net (fanout=88)       1.511   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X101Y39.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<9>
                                                       MIPS/mux2947
    SLICE_X92Y38.C4      net (fanout=1)        0.719   MIPS/mux2946
    SLICE_X92Y38.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2948
    SLICE_X92Y38.B2      net (fanout=1)        0.464   MIPS/mux2947
    SLICE_X92Y38.CLK     Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      4.686ns (0.539ns logic, 4.147ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.657ns (Levels of Logic = 5)
  Clock Path Skew:      -0.097ns (4.029 - 4.126)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y59.CQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_2
    SLICE_X59Y63.C4      net (fanout=8)        0.569   VGA/v_count<2>
    SLICE_X59Y63.CMUX    Tilo                  0.141   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X57Y58.B1      net (fanout=31)       0.855   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X57Y58.B       Tilo                  0.043   VGA_DEBUG/strdata<44>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X101Y39.A2     net (fanout=88)       1.511   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X101Y39.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<9>
                                                       MIPS/mux2947
    SLICE_X92Y38.C4      net (fanout=1)        0.719   MIPS/mux2946
    SLICE_X92Y38.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2948
    SLICE_X92Y38.B2      net (fanout=1)        0.464   MIPS/mux2947
    SLICE_X92Y38.CLK     Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      4.657ns (0.539ns logic, 4.118ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6 (SLICE_X91Y38.A2), 751 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.662ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (4.027 - 4.126)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y59.BQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X59Y63.C2      net (fanout=8)        0.687   VGA/v_count<1>
    SLICE_X59Y63.CMUX    Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X61Y59.D5      net (fanout=31)       0.488   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X61Y59.D       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X93Y40.A1      net (fanout=102)      1.654   debug_addr<4>
    SLICE_X93Y40.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<7>
                                                       MIPS/mux2845
    SLICE_X92Y38.A3      net (fanout=1)        0.357   MIPS/mux2844
    SLICE_X92Y38.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2846
    SLICE_X92Y38.C1      net (fanout=1)        0.359   MIPS/mux2845
    SLICE_X92Y38.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2848
    SLICE_X91Y38.A2      net (fanout=1)        0.442   MIPS/mux2847
    SLICE_X91Y38.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/mux2849
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6
    -------------------------------------------------  ---------------------------
    Total                                      4.662ns (0.675ns logic, 3.987ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (4.027 - 4.126)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y59.DQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_3
    SLICE_X59Y63.C3      net (fanout=8)        0.598   VGA/v_count<3>
    SLICE_X59Y63.CMUX    Tilo                  0.141   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X61Y59.D5      net (fanout=31)       0.488   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X61Y59.D       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X93Y40.A1      net (fanout=102)      1.654   debug_addr<4>
    SLICE_X93Y40.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<7>
                                                       MIPS/mux2845
    SLICE_X92Y38.A3      net (fanout=1)        0.357   MIPS/mux2844
    SLICE_X92Y38.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2846
    SLICE_X92Y38.C1      net (fanout=1)        0.359   MIPS/mux2845
    SLICE_X92Y38.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2848
    SLICE_X91Y38.A2      net (fanout=1)        0.442   MIPS/mux2847
    SLICE_X91Y38.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/mux2849
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (0.677ns logic, 3.898ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.546ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (4.027 - 4.126)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y59.CQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_2
    SLICE_X59Y63.C4      net (fanout=8)        0.569   VGA/v_count<2>
    SLICE_X59Y63.CMUX    Tilo                  0.141   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X61Y59.D5      net (fanout=31)       0.488   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X61Y59.D       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X93Y40.A1      net (fanout=102)      1.654   debug_addr<4>
    SLICE_X93Y40.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<7>
                                                       MIPS/mux2845
    SLICE_X92Y38.A3      net (fanout=1)        0.357   MIPS/mux2844
    SLICE_X92Y38.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2846
    SLICE_X92Y38.C1      net (fanout=1)        0.359   MIPS/mux2845
    SLICE_X92Y38.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2848
    SLICE_X91Y38.A2      net (fanout=1)        0.442   MIPS/mux2847
    SLICE_X91Y38.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/mux2849
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6
    -------------------------------------------------  ---------------------------
    Total                                      4.546ns (0.677ns logic, 3.869ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (SLICE_X93Y41.A2), 751 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.510ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (4.031 - 4.126)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y59.BQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X59Y63.C2      net (fanout=8)        0.687   VGA/v_count<1>
    SLICE_X59Y63.CMUX    Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X57Y58.B1      net (fanout=31)       0.855   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X57Y58.B       Tilo                  0.043   VGA_DEBUG/strdata<44>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X92Y41.C1      net (fanout=88)       1.472   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X92Y41.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/ALU/Sh531
                                                       MIPS/mux3047
    SLICE_X93Y42.C2      net (fanout=1)        0.432   MIPS/mux3046
    SLICE_X93Y42.CMUX    Tilo                  0.139   N178
                                                       MIPS/mux3048
    SLICE_X93Y41.A2      net (fanout=1)        0.432   MIPS/mux3047
    SLICE_X93Y41.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<9>
                                                       MIPS/mux3049
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (0.632ns logic, 3.878ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.423ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (4.031 - 4.126)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y59.DQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_3
    SLICE_X59Y63.C3      net (fanout=8)        0.598   VGA/v_count<3>
    SLICE_X59Y63.CMUX    Tilo                  0.141   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X57Y58.B1      net (fanout=31)       0.855   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X57Y58.B       Tilo                  0.043   VGA_DEBUG/strdata<44>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X92Y41.C1      net (fanout=88)       1.472   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X92Y41.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/ALU/Sh531
                                                       MIPS/mux3047
    SLICE_X93Y42.C2      net (fanout=1)        0.432   MIPS/mux3046
    SLICE_X93Y42.CMUX    Tilo                  0.139   N178
                                                       MIPS/mux3048
    SLICE_X93Y41.A2      net (fanout=1)        0.432   MIPS/mux3047
    SLICE_X93Y41.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<9>
                                                       MIPS/mux3049
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (0.634ns logic, 3.789ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.394ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (4.031 - 4.126)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y59.CQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_2
    SLICE_X59Y63.C4      net (fanout=8)        0.569   VGA/v_count<2>
    SLICE_X59Y63.CMUX    Tilo                  0.141   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X57Y58.B1      net (fanout=31)       0.855   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X57Y58.B       Tilo                  0.043   VGA_DEBUG/strdata<44>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X92Y41.C1      net (fanout=88)       1.472   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X92Y41.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/ALU/Sh531
                                                       MIPS/mux3047
    SLICE_X93Y42.C2      net (fanout=1)        0.432   MIPS/mux3046
    SLICE_X93Y42.CMUX    Tilo                  0.139   N178
                                                       MIPS/mux3048
    SLICE_X93Y41.A2      net (fanout=1)        0.432   MIPS/mux3047
    SLICE_X93Y41.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<9>
                                                       MIPS/mux3049
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (0.634ns logic, 3.760ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_mem_17 (SLICE_X95Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_exe_17 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_mem_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.263ns (0.753 - 0.490)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_exe_17 to MIPS/MIPS_CORE/DATAPATH/inst_data_mem_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y50.BMUX    Tshcko                0.127   MIPS/MIPS_CORE/DATAPATH/data_rt_src_exe<30>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_17
    SLICE_X95Y49.BX      net (fanout=2)        0.182   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<17>
    SLICE_X95Y49.CLK     Tckdi       (-Th)     0.038   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<19>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_mem_17
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.089ns logic, 0.182ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_29 (SLICE_X106Y48.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_29 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.761 - 0.497)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_29 to MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y51.CQ     Tcko                  0.118   MIPS/MIPS_CORE/DATAPATH/inst_addr<29>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_29
    SLICE_X106Y48.D5     net (fanout=5)        0.192   MIPS/MIPS_CORE/DATAPATH/inst_addr<29>
    SLICE_X106Y48.CLK    Tah         (-Th)     0.016   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<29>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr<29>_rt
                                                       MIPS/MIPS_CORE/DATAPATH/Madd_inst_addr_next_cy<29>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_29
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.102ns logic, 0.192ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_mem_18 (SLICE_X95Y49.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_exe_18 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_mem_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.263ns (0.753 - 0.490)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_exe_18 to MIPS/MIPS_CORE/DATAPATH/inst_data_mem_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y50.CMUX    Tshcko                0.127   MIPS/MIPS_CORE/DATAPATH/data_rt_src_exe<30>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_18
    SLICE_X95Y49.CX      net (fanout=2)        0.228   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<18>
    SLICE_X95Y49.CLK     Tckdi       (-Th)     0.041   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<19>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_mem_18
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.086ns logic, 0.228ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X3Y17.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X3Y17.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA/CLK
  Location pin: SLICE_X86Y39.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49665 paths analyzed, 1302 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.888ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf61/DP (SLICE_X78Y51.DI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf61/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.039ns (Levels of Logic = 1)
  Clock Path Skew:      -0.468ns (3.845 - 4.313)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP to VGA_DEBUG/Mram_data_buf61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y49.AMUX    Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_a[4]_read_port_4_OUT<31>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP
    SLICE_X92Y51.D2      net (fanout=1)        0.526   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<30>
    SLICE_X92Y51.D       Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X78Y51.DI      net (fanout=1)        0.408   debug_data<30>
    SLICE_X78Y51.CLK     Tds                   0.258   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/DP
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (1.105ns logic, 0.934ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf61/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.154ns (Levels of Logic = 1)
  Clock Path Skew:      -0.296ns (3.845 - 4.141)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 to VGA_DEBUG/Mram_data_buf61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y51.CQ      Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30
    SLICE_X92Y51.D6      net (fanout=1)        0.186   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
    SLICE_X92Y51.D       Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X78Y51.DI      net (fanout=1)        0.408   debug_data<30>
    SLICE_X78Y51.CLK     Tds                   0.258   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/DP
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.560ns logic, 0.594ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf61/DP (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.542 - 0.590)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to VGA_DEBUG/Mram_data_buf61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y59.BQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X59Y63.C2      net (fanout=8)        0.687   VGA/v_count<1>
    SLICE_X59Y63.CMUX    Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X57Y58.B1      net (fanout=31)       0.855   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X57Y58.B       Tilo                  0.043   VGA_DEBUG/strdata<44>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X87Y43.A2      net (fanout=88)       1.217   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X87Y43.A       Tilo                  0.043   debug_data<0>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/GND_15_o_GND_15_o_equal_10_o<4>1
    SLICE_X92Y51.D1      net (fanout=32)       0.835   MIPS/MIPS_CORE/DATAPATH/REGFILE/GND_15_o_GND_15_o_equal_10_o
    SLICE_X92Y51.D       Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X78Y51.DI      net (fanout=1)        0.408   debug_data<30>
    SLICE_X78Y51.CLK     Tds                   0.258   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (0.785ns logic, 4.002ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMC (SLICE_X78Y52.CI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.026ns (Levels of Logic = 1)
  Clock Path Skew:      -0.461ns (3.845 - 4.306)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC to VGA_DEBUG/Mram_data_buf1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y39.CMUX    Tshcko                0.797   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC
    SLICE_X87Y40.C1      net (fanout=1)        0.438   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<4>
    SLICE_X87Y40.C       Tilo                  0.043   debug_data<4>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data271
    SLICE_X78Y52.CI      net (fanout=1)        0.636   debug_data<4>
    SLICE_X78Y52.CLK     Tds                   0.112   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      2.026ns (0.952ns logic, 1.074ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.578ns (Levels of Logic = 1)
  Clock Path Skew:      -0.467ns (3.845 - 4.312)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4 to VGA_DEBUG/Mram_data_buf1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y39.CQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<4>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4
    SLICE_X87Y40.C2      net (fanout=1)        0.564   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<4>
    SLICE_X87Y40.C       Tilo                  0.043   debug_data<4>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data271
    SLICE_X78Y52.CI      net (fanout=1)        0.636   debug_data<4>
    SLICE_X78Y52.CLK     Tds                   0.112   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.578ns (0.378ns logic, 1.200ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.639ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.542 - 0.590)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to VGA_DEBUG/Mram_data_buf1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y59.BQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X59Y63.C2      net (fanout=8)        0.687   VGA/v_count<1>
    SLICE_X59Y63.CMUX    Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X60Y59.D2      net (fanout=31)       0.690   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X60Y59.D       Tilo                  0.043   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT39
                                                       VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT391
    SLICE_X86Y39.C4      net (fanout=56)       1.454   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT39
    SLICE_X86Y39.CMUX    Tilo                  0.138   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC
    SLICE_X87Y40.C1      net (fanout=1)        0.438   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<4>
    SLICE_X87Y40.C       Tilo                  0.043   debug_data<4>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data271
    SLICE_X78Y52.CI      net (fanout=1)        0.636   debug_data<4>
    SLICE_X78Y52.CLK     Tds                   0.112   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.639ns (0.734ns logic, 3.905ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMA (SLICE_X78Y52.AI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.016ns (Levels of Logic = 1)
  Clock Path Skew:      -0.461ns (3.845 - 4.306)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y39.AMUX    Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA
    SLICE_X87Y43.B4      net (fanout=1)        0.529   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<0>
    SLICE_X87Y43.B       Tilo                  0.043   debug_data<0>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data110
    SLICE_X78Y52.AI      net (fanout=1)        0.544   debug_data<0>
    SLICE_X78Y52.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.016ns (0.943ns logic, 1.073ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.629ns (Levels of Logic = 1)
  Clock Path Skew:      -0.464ns (3.845 - 4.309)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y37.AQ      Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<0>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    SLICE_X87Y43.B1      net (fanout=1)        0.687   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<0>
    SLICE_X87Y43.B       Tilo                  0.043   debug_data<0>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data110
    SLICE_X78Y52.AI      net (fanout=1)        0.544   debug_data<0>
    SLICE_X78Y52.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.629ns (0.398ns logic, 1.231ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.626ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.542 - 0.590)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y59.BQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X59Y63.C2      net (fanout=8)        0.687   VGA/v_count<1>
    SLICE_X59Y63.CMUX    Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X60Y59.D2      net (fanout=31)       0.690   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X60Y59.D       Tilo                  0.043   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT39
                                                       VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT391
    SLICE_X86Y39.A4      net (fanout=56)       1.454   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_22_o_select_58_OUT39
    SLICE_X86Y39.AMUX    Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA
    SLICE_X87Y43.B4      net (fanout=1)        0.529   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<0>
    SLICE_X87Y43.B       Tilo                  0.043   debug_data<0>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data110
    SLICE_X78Y52.AI      net (fanout=1)        0.544   debug_data<0>
    SLICE_X78Y52.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.626ns (0.722ns logic, 3.904ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/data_count_4 (SLICE_X54Y77.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/data_count_3 (FF)
  Destination:          DISPLAY/P2S_SEG/data_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/data_count_3 to DISPLAY/P2S_SEG/data_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.CQ      Tcko                  0.100   DISPLAY/P2S_SEG/data_count<3>
                                                       DISPLAY/P2S_SEG/data_count_3
    SLICE_X54Y77.B6      net (fanout=5)        0.091   DISPLAY/P2S_SEG/data_count<3>
    SLICE_X54Y77.CLK     Tah         (-Th)     0.059   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/Mcount_data_count41
                                                       DISPLAY/P2S_SEG/data_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.041ns logic, 0.091ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/state_FSM_FFd2 (SLICE_X56Y77.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/data_count_5 (FF)
  Destination:          DISPLAY/P2S_SEG/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/data_count_5 to DISPLAY/P2S_SEG/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.DQ      Tcko                  0.118   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/data_count_5
    SLICE_X56Y77.C6      net (fanout=3)        0.100   DISPLAY/P2S_SEG/data_count<5>
    SLICE_X56Y77.CLK     Tah         (-Th)     0.059   DISPLAY/P2S_SEG/state_FSM_FFd2
                                                       DISPLAY/P2S_SEG/state_FSM_FFd2-In1
                                                       DISPLAY/P2S_SEG/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.059ns logic, 0.100ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_39 (SLICE_X59Y77.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/buff_38 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/buff_38 to DISPLAY/P2S_SEG/buff_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y77.DQ      Tcko                  0.100   DISPLAY/P2S_SEG/buff<38>
                                                       DISPLAY/P2S_SEG/buff_38
    SLICE_X59Y77.A6      net (fanout=1)        0.092   DISPLAY/P2S_SEG/buff<38>
    SLICE_X59Y77.CLK     Tah         (-Th)     0.032   DISPLAY/P2S_SEG/buff<44>
                                                       DISPLAY/P2S_SEG/Mmux__n0110321
                                                       DISPLAY/P2S_SEG/buff_39
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.068ns logic, 0.092ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y25.CLKARDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh58/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf62/DP/CLK
  Location pin: SLICE_X78Y51.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh58/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf62/DP/CLK
  Location pin: SLICE_X78Y51.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.361ns|            0|            0|            0|      2215669|
| TS_CLK_GEN_clkout3            |    100.000ns|     25.425ns|          N/A|            0|            0|      2166004|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     10.888ns|          N/A|            0|            0|        49665|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    8.322|    5.430|    2.882|         |
CLK_200M_P     |    8.322|    5.430|    2.882|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    8.322|    5.430|    2.882|         |
CLK_200M_P     |    8.322|    5.430|    2.882|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2215669 paths, 0 nets, and 9295 connections

Design statistics:
   Minimum period:  25.425ns{1}   (Maximum frequency:  39.331MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 08 16:49:55 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5222 MB



