// Seed: 571095236
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input tri id_2
    , id_12,
    output wire id_3
    , id_13,
    input tri id_4,
    output wire id_5,
    output wand id_6,
    input tri0 id_7
    , id_14,
    output tri0 id_8,
    input uwire id_9,
    input tri0 id_10
);
  wand id_15 = id_4;
  assign id_6 = id_4;
  assign id_8 = id_7;
  wire id_16;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output wor id_2,
    input uwire id_3,
    input wire id_4,
    output supply0 id_5,
    output supply1 id_6,
    output tri id_7,
    output uwire id_8,
    input wire id_9,
    input tri1 id_10
);
  assign id_0 = id_10;
  module_0(
      id_2, id_3, id_1, id_7, id_9, id_2, id_8, id_9, id_0, id_10, id_10
  );
endmodule
