`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date:    21:34:44 03/12/2012
// Design Name:
// Module Name:    REGS ID/EX Latch
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////

module    REG_ID_EX(input clk,                                         //ID/EX Latch
                    input rst,
                    input EN,                                          //æµæ°´å¯„å­˜å™¨ä½¿ï¿??
                    input flush,                                       //æ•°æ®ç«äº‰æ¸…é™¤å¹¶ç­‰å¾…ï¼šDStall
                    input [31:0] IR_ID,                                //å½“å‰è¯‘ç æŒ‡ä»¤(æµ‹è¯•)
                    input [31:0] PCurrent_ID,                          //å½“å‰è¯‘ç æŒ‡ä»¤å­˜å‚¨å™¨æŒ‡ï¿??
                    input [4:0] rs1_addr,                               //å½“å‰æŒ‡ä»¤è¯»å‡ºå¯„å­˜å™¨Aåœ°å€
                    input [4:0] rs2_addr,                               //å½“å‰æŒ‡ä»¤è¯»å‡ºå¯„å­˜å™¨Båœ°å€
                    input [31:0] rs1_data,                             //å½“å‰æŒ‡ä»¤è¯»å‡ºå¯„å­˜å™¨Aæ•°æ®
                    input [31:0] rs2_data,                             //å½“å‰æŒ‡ä»¤è¯»å‡ºå¯„å­˜å™¨Aæ•°æ®
                    input [31:0] Imm32,                                //å½“å‰æŒ‡ä»¤è¯»å‡ºå¹¶æ‰©ï¿??32ä½ç«‹å³æ•°ï¿??
                    input [4:0]  rd_addr,                              //å½“å‰æŒ‡ä»¤è¯»å‡ºç›®çš„æ“ä½œæ•°åœ°ï¿??
                    input ALUSrc_A,                             //å½“å‰æŒ‡ä»¤è¯‘ç ï¼šALU Aé€šé“æ§åˆ¶
                    input ALUSrc_B,                             //å½“å‰æŒ‡ä»¤è¯‘ç ï¼šALU Bé€šé“æ§åˆ¶
                    input [3:0]  ALUC,                                 //å½“å‰æŒ‡ä»¤è¯‘ç ï¼šALUæ“ä½œæ§åˆ¶
                    input  DatatoReg,                            //å½“å‰æŒ‡ä»¤è¯‘ç ï¼šREGå†™æ•°æ®ï¿½?ï¿½é“é€‰æ‹©
                    input RegWrite,                                    //å½“å‰æŒ‡ä»¤è¯‘ç ï¼šå¯„å­˜å™¨å†™ä¿¡ï¿??
                    input WR,                                          //å½“å‰æŒ‡ä»¤è¯‘ç ï¼šå­˜å‚¨å™¨è¯»å†™ä¿¡å·
                    input [2:0] u_b_h_w,
                    input MIO,



                    output reg[31:0] Imm_EX,
                    output reg[31:0] PCurrent_EX,                      //é”å­˜å½“å‰è¯‘ç æŒ‡ä»¤åœ°å€
                    output reg[31:0] IR_EX,                            //é”å­˜å½“å‰è¯‘ç æŒ‡ä»¤(æµ‹è¯•)
                    output reg[4:0]  rs1_EX,
                    output reg[4:0]  rs2_EX,
                    output reg[31:0] A_EX,                             //é”å­˜å½“å‰è¯‘ç æŒ‡ä»¤è¯»å‡ºå¯„å­˜å™¨Aæ•°æ®
                    output reg[31:0] B_EX,                             //é”å­˜å½“å‰è¯‘ç æŒ‡ä»¤è¯»å‡ºå¯„å­˜å™¨Bæ•°æ®
                                                                         //é”å­˜å½“å‰è¯‘ç æŒ‡ä»¤32ä½ç«‹å³æ•°ï¿??
                    output reg[4:0]  rd_EX,                            //é”å­˜å½“å‰è¯‘ç æŒ‡ä»¤å†™ç›®çš„å¯„å­˜å™¨åœ°å€
                    output reg       ALUSrc_A_EX,                      //é”å­˜å½“å‰è¯‘ç æŒ‡ä»¤ALU Aé€šé“æ§åˆ¶
                    output reg       ALUSrc_B_EX,                      //é”å­˜å½“å‰è¯‘ç æŒ‡ä»¤ALU Bé€šé“æ§åˆ¶(ä¿ç•™)
                    output reg[3:0]  ALUC_EX,                          //é”å­˜å½“å‰è¯‘ç æŒ‡ä»¤ALUæ“ä½œåŠŸèƒ½æ§åˆ¶
                    output reg       DatatoReg_EX,                     //é”å­˜å½“å‰è¯‘ç æŒ‡ä»¤REGå†™æ•°æ®ï¿½?ï¿½é“é€‰æ‹©
                    output reg       RegWrite_EX,                      //é”å­˜å½“å‰è¯‘ç æŒ‡ä»¤å¯„å­˜å™¨å†™ä¿¡å·
                    output reg       WR_EX,                            //é”å­˜å½“å‰è¯‘ç æŒ‡ä»¤å­˜å‚¨å™¨è¯»å†™ä¿¡ï¿??
                    output reg[2:0]  u_b_h_w_EX,
                    output reg       MIO_EX
                );

    always @(posedge clk or posedge rst) begin                           //ID/EX Latch
    if(rst) begin
                PCurrent_EX <= 0;              //ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤åœ°ï¿??
                IR_EX       <= 32'h00000033;                    //ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤åœ°ï¿??(æµ‹è¯•)
                A_EX        <= 0;                //ä¼ ï¿½?ï¿½å¯„å­˜å™¨Aè¯»å‡ºæ•°æ®
                B_EX        <= 0;                 //ä¼ ï¿½?ï¿½å¯„å­˜å™¨Bè¯»å‡ºæ•°æ®
                Imm_EX    <= 0;                    //ä¼ ï¿½?ï¿½æ‰©å±•åç«‹å³ï¿??
                rd_EX       <= 0;                  //ä¼ ï¿½?ï¿½å†™ç›®çš„å¯„å­˜å™¨åœ°ï¿??
                rs1_EX      <= 0;
                rs2_EX      <= 0;
                ALUSrc_A_EX <= 0;                 //ä¼ ï¿½?ï¿½ALU Aé€šé“æ§åˆ¶ä¿¡å·
                ALUSrc_B_EX <= 0;                 //ä¼ ï¿½?ï¿½ALU Bé€šé“æ§åˆ¶ä¿¡å·
                ALUC_EX     <= 0;                     //ä¼ ï¿½?ï¿½ALUæ“ä½œåŠŸèƒ½æ§åˆ¶ä¿¡å·
                DatatoReg_EX<= 0;               //ä¼ ï¿½?ï¿½REGå†™æ•°æ®ï¿½?ï¿½é“é€‰æ‹©
                RegWrite_EX <= 0;                 //ä¼ ï¿½?ï¿½å¯„å­˜å™¨å†™ä¿¡ï¿??
                WR_EX       <= 0;                       //ä¼ ï¿½?ï¿½å­˜å‚¨å™¨è¯»å†™ä¿¡å·
                u_b_h_w_EX    <= 0;
                MIO_EX       <= 0;


    end
    else if(EN)begin
            if(flush)begin                               //æ•°æ®å†²çªæ—¶å†²åˆ·æµæ°´çº¿ç¦æ­¢æ”¹å˜CPUçŠ¶ï¿½??
                IR_EX       <= 32'h00000033;             //nop,åºŸå¼ƒå½“å‰å–è„‚ : æ’å…¥32'h00000013
                rd_EX       <= 0;                        //cancel Instruction write address
                RegWrite_EX <= 0;                        //å¯„å­˜å™¨å†™ä¿¡å·ï¼šç¦æ­¢å¯„å­˜å™¨ï¿??
                WR_EX       <= 0;                        //cancel write memory
                PCurrent_EX <= PCurrent_ID;              //ä¼ ï¿½?ï¿½PC(æµ‹è¯•)
                MIO_EX       <= 0;
                Imm_EX <= 0;
                A_EX        <= 0;                //ä¼ ï¿½?ï¿½å¯„å­˜å™¨Aè¯»å‡ºæ•°æ®
                B_EX        <= 0; 
            end
            else begin                                   //æ— æ•°æ®å†²çªæ­£å¸¸ä¼ è¾“åˆ°EXï¿??
                PCurrent_EX <= PCurrent_ID;              //ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤åœ°ï¿??
                IR_EX       <= IR_ID;                    //ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤åœ°ï¿??(æµ‹è¯•)
                A_EX        <= rs1_data;                 //ä¼ ï¿½?ï¿½å¯„å­˜å™¨Aè¯»å‡ºæ•°æ®
                B_EX        <= rs2_data;                 //ä¼ ï¿½?ï¿½å¯„å­˜å™¨Bè¯»å‡ºæ•°æ®
                rd_EX       <= rd_addr;                  //ä¼ ï¿½?ï¿½å†™ç›®çš„å¯„å­˜å™¨åœ°ï¿??
                rs1_EX      <= rs1_addr;
                rs2_EX      <= rs2_addr;
                ALUSrc_A_EX <= ALUSrc_A;                 //ä¼ ï¿½?ï¿½ALU Aé€šé“æ§åˆ¶ä¿¡å·
                ALUSrc_B_EX <= ALUSrc_B;                 //ä¼ ï¿½?ï¿½ALU Bé€šé“æ§åˆ¶ä¿¡å·
                ALUC_EX     <= ALUC;                     //ä¼ ï¿½?ï¿½ALUæ“ä½œåŠŸèƒ½æ§åˆ¶ä¿¡å·
                DatatoReg_EX<= DatatoReg;               //ä¼ ï¿½?ï¿½REGå†™æ•°æ®ï¿½?ï¿½é“é€‰æ‹©
                RegWrite_EX <= RegWrite;                 //ä¼ ï¿½?ï¿½å¯„å­˜å™¨å†™ä¿¡ï¿??
                WR_EX       <= WR;                       //ä¼ ï¿½?ï¿½å­˜å‚¨å™¨è¯»å†™ä¿¡å·
                u_b_h_w_EX    <= u_b_h_w;
                MIO_EX       <= MIO;
                Imm_EX <= Imm32;;
                end
        end
    end

endmodule