// Seed: 2947690581
`define pp_9 0
`define pp_10 0
`default_nettype id_1 `timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    input reg id_4,
    input logic id_5,
    input tri1 id_6,
    input id_7,
    input id_8
);
  reg id_9 = id_4;
  always @(negedge 1) begin
    if (id_6[1] && (1) && id_8 === id_5 && (id_2)) id_9 <= {1{""}};
    else id_9 = 1;
  end
  logic id_10;
endmodule
