Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/taebum/Workspace/Final/StopWatchTest_isim_beh.exe -prj /home/taebum/Workspace/Final/StopWatchTest_beh.prj work.StopWatchTest work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/taebum/Workspace/Final/StopWatch.v" into library work
Analyzing Verilog file "/home/taebum/Workspace/Final/StopWatchTest.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95492 KB
Fuse CPU Usage: 810 ms
Compiling module StopWatch
Compiling module StopWatchTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/taebum/Workspace/Final/StopWatchTest_isim_beh.exe
Fuse Memory Usage: 393544 KB
Fuse CPU Usage: 820 ms
GCC CPU Usage: 210 ms
