// Seed: 2982175990
module module_0 ();
  generate
    for (id_1 = 1; 1; id_1 = id_1) begin : LABEL_0
      assign id_1 = 'd0;
    end
  endgenerate
  assign id_1 = 1;
endmodule
module module_1 (
    output tri  id_0,
    output tri1 id_1
);
  wor id_3;
  id_4(
      .id_0(1), .id_1(1), .id_2(id_0), .id_3(1), .id_4(1), .id_5(id_3 - id_1)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [7:0] id_5;
  assign id_5[1] = "";
endmodule
