# TrafficLightVerilog
Logic Design Final Project 
