<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/platform/stm32nucleo-spirit1/stm32cube-lib/drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_206e9d4b2c9bc05aa0b079a803a973a3.html">platform</a></li><li class="navelem"><a class="el" href="dir_e2d39be6ca30b09e78cff250106b64f2.html">stm32nucleo-spirit1</a></li><li class="navelem"><a class="el" href="dir_4e23d31b5d0c9e819cbd42c59c7843b7.html">stm32cube-lib</a></li><li class="navelem"><a class="el" href="dir_7c6c8bd24154fb4cff906096cfdd7125.html">drivers</a></li><li class="navelem"><a class="el" href="dir_1cc1ee17e3d07d3161599902069ca75a.html">STM32L1xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_40fc44aa017a1c55920b2beb7b0abaa3.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32l1xx_hal_rcc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32l1xx__hal__def_8h_source.html">stm32l1xx_hal_def.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32l1xx__hal__rcc__ex_8h_source.html">stm32l1xx_hal_rcc_ex.h</a>&quot;</code><br />
</div>
<p><a href="stm32l1xx__hal__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__PLLInitTypeDef.html">RCC_PLLInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL configuration structure definition.  <a href="structRCC__PLLInitTypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.  <a href="structRCC__OscInitTypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC System, AHB and APB busses clock configuration structure definition.  <a href="structRCC__ClkInitTypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3508fa29d62b42d7d9117c419e076efc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Constants.html#ga3508fa29d62b42d7d9117c419e076efc">DBP_TIMEOUT_VALUE</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)100)</td></tr>
<tr class="separator:ga3508fa29d62b42d7d9117c419e076efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0965572baea57cdfd3616bef14d41053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Constants.html#ga0965572baea57cdfd3616bef14d41053">LSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32l1xx__hal__conf_8h.html#a85e6fc812dc26f7161a04be2568a5462">LSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:ga0965572baea57cdfd3616bef14d41053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> - <a class="el" href="group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1e90a88869585b970749de3c16ce4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:gafb1e90a88869585b970749de3c16ce4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace77000e86938c6253dc08e8c17e891a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="separator:gace77000e86938c6253dc08e8c17e891a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63141585a221eed1fd009eb80e406619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="separator:ga63141585a221eed1fd009eb80e406619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda2a01fba2f4f6b28d6533aef2f2396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>)</td></tr>
<tr class="separator:gacda2a01fba2f4f6b28d6533aef2f2396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4bdac027bca99768bdbdd4bd794abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaff4bdac027bca99768bdbdd4bd794abc">RCC_CFGR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a>)</td></tr>
<tr class="separator:gaff4bdac027bca99768bdbdd4bd794abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae509d1d4d3915d2d95b0c141e09a8fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gae509d1d4d3915d2d95b0c141e09a8fd2">RCC_CIR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a>)</td></tr>
<tr class="separator:gae509d1d4d3915d2d95b0c141e09a8fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07932326df75b09ed7c43233a7c6666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a>)</td></tr>
<tr class="separator:gad07932326df75b09ed7c43233a7c6666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f147c8b2f8fe05574f861483be5aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga79f147c8b2f8fe05574f861483be5aa4">HSION_BITNUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="separator:ga79f147c8b2f8fe05574f861483be5aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3290a833c0e35ec17d32c2d494e6133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga79f147c8b2f8fe05574f861483be5aa4">HSION_BITNUMBER</a> * 4)))</td></tr>
<tr class="separator:gac3290a833c0e35ec17d32c2d494e6133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269ef9e8d23c9ea0c0a0df0d361c3467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga269ef9e8d23c9ea0c0a0df0d361c3467">MSION_BITNUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>)</td></tr>
<tr class="separator:ga269ef9e8d23c9ea0c0a0df0d361c3467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80b5fd1d6f839cc29c9272d47742907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac80b5fd1d6f839cc29c9272d47742907">CR_MSION_BB</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga269ef9e8d23c9ea0c0a0df0d361c3467">MSION_BITNUMBER</a> * 4)))</td></tr>
<tr class="separator:gac80b5fd1d6f839cc29c9272d47742907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca813609511152216b194e490bef027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga6ca813609511152216b194e490bef027">HSEON_BITNUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>)</td></tr>
<tr class="separator:ga6ca813609511152216b194e490bef027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08230c355dd58b92f14444c65521e248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga08230c355dd58b92f14444c65521e248">CR_HSEON_BB</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga6ca813609511152216b194e490bef027">HSEON_BITNUMBER</a> * 4)))</td></tr>
<tr class="separator:ga08230c355dd58b92f14444c65521e248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993cf17c844a51d912cf099d4117bd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga993cf17c844a51d912cf099d4117bd70">CSSON_BITNUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>)</td></tr>
<tr class="separator:ga993cf17c844a51d912cf099d4117bd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca914aed10477ae4090fea0a9639b1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaca914aed10477ae4090fea0a9639b1ea">CR_CSSON_BB</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga993cf17c844a51d912cf099d4117bd70">CSSON_BITNUMBER</a> * 4)))</td></tr>
<tr class="separator:gaca914aed10477ae4090fea0a9639b1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1360ce96541cc7c323d3ea4b5b885a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga1360ce96541cc7c323d3ea4b5b885a64">PLLON_BITNUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td></tr>
<tr class="separator:ga1360ce96541cc7c323d3ea4b5b885a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1fb2589cb8b5ac2f7121aba1135a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga1360ce96541cc7c323d3ea4b5b885a64">PLLON_BITNUMBER</a> * 4)))</td></tr>
<tr class="separator:ga3f1fb2589cb8b5ac2f7121aba1135a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga240275048c246bf22b5fce8ff4f7b33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga240275048c246bf22b5fce8ff4f7b33d">LSION_BITNUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>)</td></tr>
<tr class="separator:ga240275048c246bf22b5fce8ff4f7b33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa253e36e7e5fb02998c0e4d0388abc52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga240275048c246bf22b5fce8ff4f7b33d">LSION_BITNUMBER</a> * 4)))</td></tr>
<tr class="separator:gaa253e36e7e5fb02998c0e4d0388abc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dcf3f6a2fd518a7fd96f96280f81f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga9dcf3f6a2fd518a7fd96f96280f81f8f">LSEON_BITNUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>)</td></tr>
<tr class="separator:ga9dcf3f6a2fd518a7fd96f96280f81f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213e54878ac3849d9ea59567cf73bac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga213e54878ac3849d9ea59567cf73bac2">CSR_LSEON_BB</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga9dcf3f6a2fd518a7fd96f96280f81f8f">LSEON_BITNUMBER</a> * 4)))</td></tr>
<tr class="separator:ga213e54878ac3849d9ea59567cf73bac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af20e20f5b32e8a85f607ea43c338df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga6af20e20f5b32e8a85f607ea43c338df">LSEBYP_BITNUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a>)</td></tr>
<tr class="separator:ga6af20e20f5b32e8a85f607ea43c338df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c26259006de79c8754693af9712d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac7c26259006de79c8754693af9712d1a">CSR_LSEBYP_BB</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga6af20e20f5b32e8a85f607ea43c338df">LSEBYP_BITNUMBER</a> * 4)))</td></tr>
<tr class="separator:gac7c26259006de79c8754693af9712d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58db3c6eeaa150182f32e741e2ad8066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga58db3c6eeaa150182f32e741e2ad8066">RTCEN_BITNUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>)</td></tr>
<tr class="separator:ga58db3c6eeaa150182f32e741e2ad8066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3641969630c9b8eb0f5da2f164a5892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac3641969630c9b8eb0f5da2f164a5892">CSR_RTCEN_BB</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga58db3c6eeaa150182f32e741e2ad8066">RTCEN_BITNUMBER</a> * 4)))</td></tr>
<tr class="separator:gac3641969630c9b8eb0f5da2f164a5892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cfaa60ebd031d12bff625ca896f1fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga0cfaa60ebd031d12bff625ca896f1fd5">RTCRST_BITNUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>)</td></tr>
<tr class="separator:ga0cfaa60ebd031d12bff625ca896f1fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55aab5ed906bf71760d81cc5acefd55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga55aab5ed906bf71760d81cc5acefd55c">CSR_RTCRST_BB</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga0cfaa60ebd031d12bff625ca896f1fd5">RTCRST_BITNUMBER</a> * 4)))</td></tr>
<tr class="separator:ga55aab5ed906bf71760d81cc5acefd55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0193aa09fc91ebd9a119c8d98e6184a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga0193aa09fc91ebd9a119c8d98e6184a9">CR_BYTE2_ADDRESS</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> + 0x02))</td></tr>
<tr class="separator:ga0193aa09fc91ebd9a119c8d98e6184a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159aa247b8dc96a030bcb9b43ece4256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a> + 0x01))</td></tr>
<tr class="separator:ga159aa247b8dc96a030bcb9b43ece4256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab58c3f3f81bf1ab9a14cf3fececd8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a> + 0x02))</td></tr>
<tr class="separator:gaab58c3f3f81bf1ab9a14cf3fececd8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Clock__Source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga915304a210fe2681353f5c201b66fb6b">RCC_CFGR_PLLSRC_HSI</a></td></tr>
<tr class="separator:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Clock__Source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a></td></tr>
<tr class="separator:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13202f72c93b28705bd35aab3cbd951f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Clock__Source.html#ga13202f72c93b28705bd35aab3cbd951f">IS_RCC_PLLSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga13202f72c93b28705bd35aab3cbd951f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">RCC_OSCILLATORTYPE_NONE</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000000)</td></tr>
<tr class="separator:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000001)</td></tr>
<tr class="separator:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000002)</td></tr>
<tr class="separator:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7036aec5659343c695d795e04d9152ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000004)</td></tr>
<tr class="separator:ga7036aec5659343c695d795e04d9152ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000008)</td></tr>
<tr class="separator:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967ab49a19c9c88b4d7a85faf4707243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#ga967ab49a19c9c88b4d7a85faf4707243">RCC_OSCILLATORTYPE_MSI</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000010)</td></tr>
<tr class="separator:ga967ab49a19c9c88b4d7a85faf4707243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68584e3b585c1c1770d504a030d0dd34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#ga68584e3b585c1c1770d504a030d0dd34">IS_RCC_OSCILLATORTYPE</a>(__OSCILLATOR__)</td></tr>
<tr class="separator:ga68584e3b585c1c1770d504a030d0dd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1616626d23fbce440398578855df6f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSE__Config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000000)</td></tr>
<tr class="separator:ga1616626d23fbce440398578855df6f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4f70a44776c557af20496b04d9a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSE__Config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000001)</td></tr>
<tr class="separator:gabc4f70a44776c557af20496b04d9a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSE__Config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000005)</td></tr>
<tr class="separator:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9bb7f31e4cd8436a41ae33c8908226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSE__Config.html#ga3c9bb7f31e4cd8436a41ae33c8908226">IS_RCC_HSE</a>(__HSE__)</td></tr>
<tr class="separator:ga3c9bb7f31e4cd8436a41ae33c8908226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSE__Config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000000)</td></tr>
<tr class="separator:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac981ea636c2f215e4473901e0912f55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSE__Config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000001)</td></tr>
<tr class="separator:gac981ea636c2f215e4473901e0912f55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad580157edbae878edbcc83c5a68e767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSE__Config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000005)</td></tr>
<tr class="separator:gaad580157edbae878edbcc83c5a68e767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c766af016cdc1d63f1ed64c5082737c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSE__Config.html#ga6c766af016cdc1d63f1ed64c5082737c">IS_RCC_LSE</a>(__LSE__)</td></tr>
<tr class="separator:ga6c766af016cdc1d63f1ed64c5082737c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000000)</td></tr>
<tr class="separator:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000001)</td></tr>
<tr class="separator:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230f351a740560f6b51cdc4b7051606e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Config.html#ga230f351a740560f6b51cdc4b7051606e">IS_RCC_HSI</a>(__HSI__)&#160;&#160;&#160;(((__HSI__) == <a class="el" href="group__RCC__HSI__Config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>) || ((__HSI__) == <a class="el" href="group__RCC__HSI__Config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>))</td></tr>
<tr class="separator:ga230f351a740560f6b51cdc4b7051606e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Config.html#ga03cf582e263fb7e31a7783d8adabd7a0">RCC_HSICALIBRATION_DEFAULT</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x10)   /* Default HSI calibration trimming value */</td></tr>
<tr class="separator:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0811e1266f1690c9f967df0129cb9d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Config.html#ga0811e1266f1690c9f967df0129cb9d66">IS_RCC_CALIBRATION_VALUE</a>(__VALUE__)&#160;&#160;&#160;((__VALUE__) &lt;= 0x1F)</td></tr>
<tr class="separator:ga0811e1266f1690c9f967df0129cb9d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a266a56e6a43bdaef4bbcc1eee4c360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MSI__Clock__Range.html#ga3a266a56e6a43bdaef4bbcc1eee4c360">RCC_MSIRANGE_0</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9ec7422168fd486c1a0031116f9acd93">RCC_ICSCR_MSIRANGE_0</a>)</td></tr>
<tr class="separator:ga3a266a56e6a43bdaef4bbcc1eee4c360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90601d6a9beb6a00245ecbf193d0ece5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MSI__Clock__Range.html#ga90601d6a9beb6a00245ecbf193d0ece5">RCC_MSIRANGE_1</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8">RCC_ICSCR_MSIRANGE_1</a>)</td></tr>
<tr class="separator:ga90601d6a9beb6a00245ecbf193d0ece5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12a5d5063914b4aa66c8f12324926e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MSI__Clock__Range.html#gafa12a5d5063914b4aa66c8f12324926e">RCC_MSIRANGE_2</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga48527b1ba8d8f88073a34f5af4c7557d">RCC_ICSCR_MSIRANGE_2</a>)</td></tr>
<tr class="separator:gafa12a5d5063914b4aa66c8f12324926e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb0f8e9e5800747454d52f5497dea57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MSI__Clock__Range.html#ga2eb0f8e9e5800747454d52f5497dea57">RCC_MSIRANGE_3</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga4bc6acbe6b593a22910be5202ea8f920">RCC_ICSCR_MSIRANGE_3</a>)</td></tr>
<tr class="separator:ga2eb0f8e9e5800747454d52f5497dea57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ca16a71f018ae2ceb5bcef29434f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MSI__Clock__Range.html#gab5ca16a71f018ae2ceb5bcef29434f1c">RCC_MSIRANGE_4</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7">RCC_ICSCR_MSIRANGE_4</a>)</td></tr>
<tr class="separator:gab5ca16a71f018ae2ceb5bcef29434f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd068b50d4fdfb3529272fbb169ebb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MSI__Clock__Range.html#gabcd068b50d4fdfb3529272fbb169ebb1">RCC_MSIRANGE_5</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga30480b94b74b9f8264617059baa16786">RCC_ICSCR_MSIRANGE_5</a>)</td></tr>
<tr class="separator:gabcd068b50d4fdfb3529272fbb169ebb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6e3de13b041244869fba14585c43fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MSI__Clock__Range.html#ga7f6e3de13b041244869fba14585c43fe">RCC_MSIRANGE_6</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaa2179594652f94a2b51e13559612e5ea">RCC_ICSCR_MSIRANGE_6</a>)</td></tr>
<tr class="separator:ga7f6e3de13b041244869fba14585c43fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbf6f1eef394237321549a70bfcd6344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MSI__Clock__Range.html#gafbf6f1eef394237321549a70bfcd6344">IS_RCC_MSIRANGE</a>(__RANGE__)</td></tr>
<tr class="separator:gafbf6f1eef394237321549a70bfcd6344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1710927d79a2032f87f039c4a27356a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSI__Config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000000)</td></tr>
<tr class="separator:gaa1710927d79a2032f87f039c4a27356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSI__Config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000001)</td></tr>
<tr class="separator:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2961f77a4ee7870f36d9f7f6729a0608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSI__Config.html#ga2961f77a4ee7870f36d9f7f6729a0608">IS_RCC_LSI</a>(__LSI__)&#160;&#160;&#160;(((__LSI__) == <a class="el" href="group__RCC__LSI__Config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>) || ((__LSI__) == <a class="el" href="group__RCC__LSI__Config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>))</td></tr>
<tr class="separator:ga2961f77a4ee7870f36d9f7f6729a0608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80ce94ec4b5a82e2f3a36abb7cc017a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MSI__Config.html#gac80ce94ec4b5a82e2f3a36abb7cc017a">RCC_MSI_OFF</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000000)</td></tr>
<tr class="separator:gac80ce94ec4b5a82e2f3a36abb7cc017a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf942d45be1bc843650abc9e79426739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MSI__Config.html#gabf942d45be1bc843650abc9e79426739">RCC_MSI_ON</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000001)</td></tr>
<tr class="separator:gabf942d45be1bc843650abc9e79426739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac570b69943ae13dc611be7cf1216a76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MSI__Config.html#gac570b69943ae13dc611be7cf1216a76e">IS_RCC_MSI</a>(__MSI__)&#160;&#160;&#160;(((__MSI__) == <a class="el" href="group__RCC__MSI__Config.html#gac80ce94ec4b5a82e2f3a36abb7cc017a">RCC_MSI_OFF</a>) || ((__MSI__) == <a class="el" href="group__RCC__MSI__Config.html#gabf942d45be1bc843650abc9e79426739">RCC_MSI_ON</a>))</td></tr>
<tr class="separator:gac570b69943ae13dc611be7cf1216a76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bb1809b5ba2dd69171f8f1c4d91728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MSI__Config.html#ga70bb1809b5ba2dd69171f8f1c4d91728">RCC_MSICALIBRATION_DEFAULT</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00)   /* Default MSI calibration trimming value */</td></tr>
<tr class="separator:ga70bb1809b5ba2dd69171f8f1c4d91728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47a612f8e15c32917ee2181362d88f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000000)</td></tr>
<tr class="separator:gae47a612f8e15c32917ee2181362d88f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000001)</td></tr>
<tr class="separator:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86dbee130304ba5760818f56d34ec91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000002)</td></tr>
<tr class="separator:gaf86dbee130304ba5760818f56d34ec91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8a1f3a151c3011e915df4da312dd73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Config.html#ga4e8a1f3a151c3011e915df4da312dd73">IS_RCC_PLL</a>(__PLL__)</td></tr>
<tr class="separator:ga4e8a1f3a151c3011e915df4da312dd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99ce6d8bb2024b91859445ea6dd6e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Division__Factor.html#gaa99ce6d8bb2024b91859445ea6dd6e8f">RCC_PLL_DIV2</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6d0b498f4f0ec257aa80334e622046f0">RCC_CFGR_PLLDIV2</a></td></tr>
<tr class="separator:gaa99ce6d8bb2024b91859445ea6dd6e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f44363e494f7ab9259e1c64b981dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Division__Factor.html#ga08f44363e494f7ab9259e1c64b981dd2">RCC_PLL_DIV3</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32">RCC_CFGR_PLLDIV3</a></td></tr>
<tr class="separator:ga08f44363e494f7ab9259e1c64b981dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2632cb3df857c806ea08a4482df5daa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Division__Factor.html#ga2632cb3df857c806ea08a4482df5daa6">RCC_PLL_DIV4</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga287acb80daf1c57a41971a9a25beff81">RCC_CFGR_PLLDIV4</a></td></tr>
<tr class="separator:ga2632cb3df857c806ea08a4482df5daa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538fbf6f9c19eff60a92d73ce8d8c12f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Division__Factor.html#ga538fbf6f9c19eff60a92d73ce8d8c12f">IS_RCC_PLL_DIV</a>(__DIV__)</td></tr>
<tr class="separator:ga538fbf6f9c19eff60a92d73ce8d8c12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee529382af73885706795fd81538781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Multiplication__Factor.html#ga4ee529382af73885706795fd81538781">RCC_PLL_MUL3</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga599cf14f159345374d91a96e645b105b">RCC_CFGR_PLLMUL3</a></td></tr>
<tr class="separator:ga4ee529382af73885706795fd81538781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aedc8bc6552d98fb748b58a2379820b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Multiplication__Factor.html#ga2aedc8bc6552d98fb748b58a2379820b">RCC_PLL_MUL4</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">RCC_CFGR_PLLMUL4</a></td></tr>
<tr class="separator:ga2aedc8bc6552d98fb748b58a2379820b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f8dd748556470dcac6901ac7a3e650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Multiplication__Factor.html#gae2f8dd748556470dcac6901ac7a3e650">RCC_PLL_MUL6</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">RCC_CFGR_PLLMUL6</a></td></tr>
<tr class="separator:gae2f8dd748556470dcac6901ac7a3e650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfa6ebdecba8c5951a774b271fa82eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Multiplication__Factor.html#gaddfa6ebdecba8c5951a774b271fa82eb">RCC_PLL_MUL8</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8a409fec792612f0583ed37fd5bffd16">RCC_CFGR_PLLMUL8</a></td></tr>
<tr class="separator:gaddfa6ebdecba8c5951a774b271fa82eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5a5ddd829f682dd9a211e6a9be452a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Multiplication__Factor.html#gaca5a5ddd829f682dd9a211e6a9be452a">RCC_PLL_MUL12</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad4d4ff081f554fcb4278df9f259f2392">RCC_CFGR_PLLMUL12</a></td></tr>
<tr class="separator:gaca5a5ddd829f682dd9a211e6a9be452a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bd735dbbdf7f4bbc122b833d2c92f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Multiplication__Factor.html#ga39bd735dbbdf7f4bbc122b833d2c92f3">RCC_PLL_MUL16</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae1ef5de15a26513ab208a48a21f8aa58">RCC_CFGR_PLLMUL16</a></td></tr>
<tr class="separator:ga39bd735dbbdf7f4bbc122b833d2c92f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee672b4272b1054bb53278972bbd1c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Multiplication__Factor.html#gaee672b4272b1054bb53278972bbd1c76">RCC_PLL_MUL24</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga39af78af8145dd94a065426e8c9f9675">RCC_CFGR_PLLMUL24</a></td></tr>
<tr class="separator:gaee672b4272b1054bb53278972bbd1c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37615feccd4bdf924c05c6d6576acc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Multiplication__Factor.html#gae37615feccd4bdf924c05c6d6576acc2">RCC_PLL_MUL32</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4">RCC_CFGR_PLLMUL32</a></td></tr>
<tr class="separator:gae37615feccd4bdf924c05c6d6576acc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd0f597bce64d1db8ad83fdfd15ed518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Multiplication__Factor.html#gadd0f597bce64d1db8ad83fdfd15ed518">RCC_PLL_MUL48</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga597063f54fb43db439f8548305154df5">RCC_CFGR_PLLMUL48</a></td></tr>
<tr class="separator:gadd0f597bce64d1db8ad83fdfd15ed518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa87e62aba8556651b5d09e2f7ec4db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Multiplication__Factor.html#gaaa87e62aba8556651b5d09e2f7ec4db5">IS_RCC_PLL_MUL</a>(__MUL__)</td></tr>
<tr class="separator:gaaa87e62aba8556651b5d09e2f7ec4db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e721f5bf3fe925f78dae0356165332e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000001)</td></tr>
<tr class="separator:ga7e721f5bf3fe925f78dae0356165332e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5330efbd790632856a2b15851517ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000002)</td></tr>
<tr class="separator:gaa5330efbd790632856a2b15851517ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00c7b70f0770a616be4b5df45a454c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000004)</td></tr>
<tr class="separator:gab00c7b70f0770a616be4b5df45a454c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000008)</td></tr>
<tr class="separator:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5639cc7f37f0cb7ce1e5d0f3918a48ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Type.html#ga5639cc7f37f0cb7ce1e5d0f3918a48ba">IS_RCC_CLOCKTYPE</a>(__CLK__)&#160;&#160;&#160;((1 &lt;= (__CLK__)) &amp;&amp; ((__CLK__) &lt;= 15))</td></tr>
<tr class="separator:ga5639cc7f37f0cb7ce1e5d0f3918a48ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e02722521eb426d481d52ba9f79afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source.html#ga1e02722521eb426d481d52ba9f79afef">RCC_SYSCLKSOURCE_MSI</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf76678c7a8f1366e115dbdd95e3568eb">RCC_CFGR_SW_MSI</a>)</td></tr>
<tr class="separator:ga1e02722521eb426d481d52ba9f79afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">RCC_SYSCLKSOURCE_HSI</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>)</td></tr>
<tr class="separator:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>)</td></tr>
<tr class="separator:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>)</td></tr>
<tr class="separator:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc6fce00c2191e691fb2b17dd176d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source.html#ga7dc6fce00c2191e691fb2b17dd176d65">IS_RCC_SYSCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga7dc6fce00c2191e691fb2b17dd176d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f5bf675015ea677868132b6b83494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>)</td></tr>
<tr class="separator:ga226f5bf675015ea677868132b6b83494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c0610458a92e3cb32ec81014625c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>)</td></tr>
<tr class="separator:gac37c0610458a92e3cb32ec81014625c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>)</td></tr>
<tr class="separator:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>)</td></tr>
<tr class="separator:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895462b261e03eade3d0139cc1327a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>)</td></tr>
<tr class="separator:ga895462b261e03eade3d0139cc1327a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73814b5a7ee000687ec8334637ca5b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>)</td></tr>
<tr class="separator:ga73814b5a7ee000687ec8334637ca5b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43eddf4d4160df30548a714dce102ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>)</td></tr>
<tr class="separator:ga43eddf4d4160df30548a714dce102ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94956d6e9c3a78230bf660b838f987e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>)</td></tr>
<tr class="separator:ga94956d6e9c3a78230bf660b838f987e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>)</td></tr>
<tr class="separator:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3">IS_RCC_HCLK</a>(__HCLK__)</td></tr>
<tr class="separator:ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>)</td></tr>
<tr class="separator:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>)</td></tr>
<tr class="separator:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>)</td></tr>
<tr class="separator:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a>)</td></tr>
<tr class="separator:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a>)</td></tr>
<tr class="separator:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378b8fcc2e64326f6f98b30cb3fc22d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#ga378b8fcc2e64326f6f98b30cb3fc22d9">IS_RCC_PCLK</a>(__PCLK__)</td></tr>
<tr class="separator:ga378b8fcc2e64326f6f98b30cb3fc22d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__LCD__Clock__Source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">RCC_CSR_RTCSEL_LSE</a>)</td></tr>
<tr class="separator:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__LCD__Clock__Source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41">RCC_CSR_RTCSEL_LSI</a>)</td></tr>
<tr class="separator:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ee63256acb5637e994abf629edaf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__LCD__Clock__Source.html#gac1ee63256acb5637e994abf629edaf3b">RCC_RTCCLKSOURCE_HSE_DIV2</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>)</td></tr>
<tr class="separator:gac1ee63256acb5637e994abf629edaf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f45ba0fe6a8f125137d3cee8b49f7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__LCD__Clock__Source.html#ga0f45ba0fe6a8f125137d3cee8b49f7cc">RCC_RTCCLKSOURCE_HSE_DIV4</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff">RCC_CR_RTCPRE_0</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>))</td></tr>
<tr class="separator:ga0f45ba0fe6a8f125137d3cee8b49f7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f0209bbf068b427617f380e8e42490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__LCD__Clock__Source.html#gaf4f0209bbf068b427617f380e8e42490">RCC_RTCCLKSOURCE_HSE_DIV8</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga97b08bda72e10784ae37f72f48da6829">RCC_CR_RTCPRE_1</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>))</td></tr>
<tr class="separator:gaf4f0209bbf068b427617f380e8e42490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e1ffd844b9e9192c5d7dbeed20765f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__LCD__Clock__Source.html#ga48e1ffd844b9e9192c5d7dbeed20765f">RCC_RTCCLKSOURCE_HSE_DIV16</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">RCC_CR_RTCPRE</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>))</td></tr>
<tr class="separator:ga48e1ffd844b9e9192c5d7dbeed20765f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152dd1ae9455e528526c4e23a817937b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO__Index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000000)</td></tr>
<tr class="separator:ga152dd1ae9455e528526c4e23a817937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bc2abe13f0d3e62a5f9aa381927eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO__Index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">RCC_MCO</a>&#160;&#160;&#160;<a class="el" href="group__RCC__MCO__Index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a></td></tr>
<tr class="separator:gad9bc2abe13f0d3e62a5f9aa381927eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa7b8751b8f868f0f1dd55b6efced65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO__Index.html#ga9fa7b8751b8f868f0f1dd55b6efced65">IS_RCC_MCO</a>(__MCO__)&#160;&#160;&#160;(((__MCO__) == <a class="el" href="group__RCC__MCO__Index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">RCC_MCO</a>))</td></tr>
<tr class="separator:ga9fa7b8751b8f868f0f1dd55b6efced65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCOx__Clock__Prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">RCC_MCODIV_1</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae8dc46f3c11cef325d28f49a62bc4ac6">RCC_CFGR_MCO_DIV1</a>)</td></tr>
<tr class="separator:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6198330847077f4da351915518140bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCOx__Clock__Prescaler.html#ga6198330847077f4da351915518140bfc">RCC_MCODIV_2</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5de45047037537d2dc34f99caba9d69e">RCC_CFGR_MCO_DIV2</a>)</td></tr>
<tr class="separator:ga6198330847077f4da351915518140bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCOx__Clock__Prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">RCC_MCODIV_4</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac0ff81e3f81e83e9250d3bb2934012e8">RCC_CFGR_MCO_DIV4</a>)</td></tr>
<tr class="separator:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb84d9a10db2c49376be8fada619fe08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCOx__Clock__Prescaler.html#gadb84d9a10db2c49376be8fada619fe08">RCC_MCODIV_8</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaac99eea3f711a169fb64bd0ddaf99e5a">RCC_CFGR_MCO_DIV8</a>)</td></tr>
<tr class="separator:gadb84d9a10db2c49376be8fada619fe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab3ab9547ef8800355111517b547882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCOx__Clock__Prescaler.html#ga3ab3ab9547ef8800355111517b547882">RCC_MCODIV_16</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8da7d9083ad13d0a8b8e7d5e35d6346c">RCC_CFGR_MCO_DIV16</a>)</td></tr>
<tr class="separator:ga3ab3ab9547ef8800355111517b547882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab281379d2f6361a20a082259be63af0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCOx__Clock__Prescaler.html#gab281379d2f6361a20a082259be63af0f">IS_RCC_MCODIV</a>(__DIV__)</td></tr>
<tr class="separator:gab281379d2f6361a20a082259be63af0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725a16362f3324ef5866dc5a1ff07cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO1__Clock__Source.html#ga725a16362f3324ef5866dc5a1ff07cf5">RCC_MCO1SOURCE_NOCLOCK</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a>)</td></tr>
<tr class="separator:ga725a16362f3324ef5866dc5a1ff07cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ca2959a1252ecd319843da02c79526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO1__Clock__Source.html#gae8ca2959a1252ecd319843da02c79526">RCC_MCO1SOURCE_SYSCLK</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>)</td></tr>
<tr class="separator:gae8ca2959a1252ecd319843da02c79526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ae615cfe916da9ecb212cf8ac102a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO1__Clock__Source.html#gac5ae615cfe916da9ecb212cf8ac102a6">RCC_MCO1SOURCE_MSI</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1">RCC_CFGR_MCO_MSI</a>)</td></tr>
<tr class="separator:gac5ae615cfe916da9ecb212cf8ac102a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99c388c455852143220397db3730635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO1__Clock__Source.html#gad99c388c455852143220397db3730635">RCC_MCO1SOURCE_HSI</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>)</td></tr>
<tr class="separator:gad99c388c455852143220397db3730635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO1__Clock__Source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">RCC_MCO1SOURCE_LSE</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a>)</td></tr>
<tr class="separator:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ada18d28374df66c1b6da16606c23d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO1__Clock__Source.html#ga4ada18d28374df66c1b6da16606c23d8">RCC_MCO1SOURCE_LSI</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a>)</td></tr>
<tr class="separator:ga4ada18d28374df66c1b6da16606c23d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO1__Clock__Source.html#ga5582d2ab152eb440a6cc3ae4833b043f">RCC_MCO1SOURCE_HSE</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>)</td></tr>
<tr class="separator:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO1__Clock__Source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">RCC_MCO1SOURCE_PLLCLK</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a>)</td></tr>
<tr class="separator:ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17690472f266a032db5324907a0ddc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO1__Clock__Source.html#ga17690472f266a032db5324907a0ddc31">IS_RCC_MCO1SOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga17690472f266a032db5324907a0ddc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">RCC_IT_LSIRDY</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>)</td></tr>
<tr class="separator:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e78a426850f595ef180d292a673d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#gad6b6e78a426850f595ef180d292a673d">RCC_IT_LSERDY</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>)</td></tr>
<tr class="separator:gad6b6e78a426850f595ef180d292a673d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69637e51b71f73f519c8c0a0613d042f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">RCC_IT_HSIRDY</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>)</td></tr>
<tr class="separator:ga69637e51b71f73f519c8c0a0613d042f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13eaede352bca59611e6cae68665866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#gad13eaede352bca59611e6cae68665866">RCC_IT_HSERDY</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>)</td></tr>
<tr class="separator:gad13eaede352bca59611e6cae68665866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">RCC_IT_PLLRDY</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>)</td></tr>
<tr class="separator:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cfda620ac8949e5b266661dba7ba0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#gae0cfda620ac8949e5b266661dba7ba0a">RCC_IT_MSIRDY</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga3730ae0a55c59ca7581ae1e8e8319663">RCC_CIR_MSIRDYF</a>)</td></tr>
<tr class="separator:gae0cfda620ac8949e5b266661dba7ba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f259914cb56820b1649c9d4413736c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#gaf3f259914cb56820b1649c9d4413736c">RCC_IT_LSECSS</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf9045f799b03300b7178862ff3f599dd">RCC_CIR_LSECSS</a>)</td></tr>
<tr class="separator:gaf3f259914cb56820b1649c9d4413736c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>)</td></tr>
<tr class="separator:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56feb1abcd35b22427fa55164c585afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)1)</td></tr>
<tr class="separator:ga56feb1abcd35b22427fa55164c585afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9507f2d9ee5d477b11363b052cd07c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)3)</td></tr>
<tr class="separator:gab9507f2d9ee5d477b11363b052cd07c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827d986723e7ce652fa733bb8184d216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>)))</td></tr>
<tr class="separator:ga827d986723e7ce652fa733bb8184d216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ed7a3bb53fc28801071a2ad0d4f1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga62ed7a3bb53fc28801071a2ad0d4f1af">RCC_FLAG_MSIRDY</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>)))</td></tr>
<tr class="separator:ga62ed7a3bb53fc28801071a2ad0d4f1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>)))</td></tr>
<tr class="separator:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>)))</td></tr>
<tr class="separator:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5e4992314d347597621bfe7ab10d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>)))</td></tr>
<tr class="separator:ga8c5e4992314d347597621bfe7ab10d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fb963db446c16e46a18908f7fe1927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a>)))</td></tr>
<tr class="separator:gac9fb963db446c16e46a18908f7fe1927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b25cf4df6fbb729b0d3f1530e5f6576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga7b25cf4df6fbb729b0d3f1530e5f6576">RCC_FLAG_LSECSS</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gabb783f6cf3e637a310edf19c63eef951">RCC_CSR_LSECSSD</a>)))</td></tr>
<tr class="separator:ga7b25cf4df6fbb729b0d3f1530e5f6576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8c4619a9f4ca5d19340d0510aa37e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga7f8c4619a9f4ca5d19340d0510aa37e5">RCC_FLAG_RMV</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>)))</td></tr>
<tr class="separator:ga7f8c4619a9f4ca5d19340d0510aa37e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bacaedece5c7cb6d9e52c1412e1a8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">RCC_FLAG_OBLRST</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>)))</td></tr>
<tr class="separator:ga9bacaedece5c7cb6d9e52c1412e1a8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>)))</td></tr>
<tr class="separator:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ad309070f416720207eece5da7dc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga39ad309070f416720207eece5da7dc2c">RCC_FLAG_PORRST</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>)))</td></tr>
<tr class="separator:ga39ad309070f416720207eece5da7dc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>)))</td></tr>
<tr class="separator:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">RCC_FLAG_IWDGRST</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>)))</td></tr>
<tr class="separator:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gaa80b60b2d497ccd7b7de1075009999a7">RCC_FLAG_WWDGRST</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>)))</td></tr>
<tr class="separator:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67049531354aed7546971163d02c9920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga67049531354aed7546971163d02c9920">RCC_FLAG_LPWRRST</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((<a class="el" href="group__RCC__Flag.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>)))</td></tr>
<tr class="separator:ga67049531354aed7546971163d02c9920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x1F)</td></tr>
<tr class="separator:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2040fdf331db98e0fd887b244b7ff172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga2040fdf331db98e0fd887b244b7ff172">__GPIOA_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>))</td></tr>
<tr class="separator:ga2040fdf331db98e0fd887b244b7ff172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc636ff03a42ab4be78b6029ae80271d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gacc636ff03a42ab4be78b6029ae80271d">__GPIOB_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>))</td></tr>
<tr class="separator:gacc636ff03a42ab4be78b6029ae80271d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fba7fc35bc89927c666427b251988d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gad3fba7fc35bc89927c666427b251988d">__GPIOC_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>))</td></tr>
<tr class="separator:gad3fba7fc35bc89927c666427b251988d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fc5a09e6132a7dd82150d3c518d371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga23fc5a09e6132a7dd82150d3c518d371">__GPIOD_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga07b7f4fd011c26e100682157c4a59890">RCC_AHBENR_GPIODEN</a>))</td></tr>
<tr class="separator:ga23fc5a09e6132a7dd82150d3c518d371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6266ff53538648d34198b0513f6dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gabf6266ff53538648d34198b0513f6dc7">__GPIOH_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga65735e58928263f9171aa04ce1784843">RCC_AHBENR_GPIOHEN</a>))</td></tr>
<tr class="separator:gabf6266ff53538648d34198b0513f6dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aca7089a6e0c473d599e784cb2c70fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga7aca7089a6e0c473d599e784cb2c70fd">__CRC_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>))</td></tr>
<tr class="separator:ga7aca7089a6e0c473d599e784cb2c70fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga271a07304f2e863f19fdd13d41bae47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga271a07304f2e863f19fdd13d41bae47c">__FLITF_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>))</td></tr>
<tr class="separator:ga271a07304f2e863f19fdd13d41bae47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c46f3ca0f41eccb579a8695965e2ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga4c46f3ca0f41eccb579a8695965e2ed3">__DMA1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>))</td></tr>
<tr class="separator:ga4c46f3ca0f41eccb579a8695965e2ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55611ad5b74fd66d559094b381d7e775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga55611ad5b74fd66d559094b381d7e775">__GPIOA_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>))</td></tr>
<tr class="separator:ga55611ad5b74fd66d559094b381d7e775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c708bc4e94a521cb6ea2f67d44e0aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga5c708bc4e94a521cb6ea2f67d44e0aed">__GPIOB_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>))</td></tr>
<tr class="separator:ga5c708bc4e94a521cb6ea2f67d44e0aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b0292ea15890abc49b49e32ce32e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gaf1b0292ea15890abc49b49e32ce32e00">__GPIOC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>))</td></tr>
<tr class="separator:gaf1b0292ea15890abc49b49e32ce32e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab36f7db61c220e2fc903575168703fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gab36f7db61c220e2fc903575168703fc8">__GPIOD_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga07b7f4fd011c26e100682157c4a59890">RCC_AHBENR_GPIODEN</a>))</td></tr>
<tr class="separator:gab36f7db61c220e2fc903575168703fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c800e30edc73abbedd96880e4336d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga7c800e30edc73abbedd96880e4336d9c">__GPIOH_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga65735e58928263f9171aa04ce1784843">RCC_AHBENR_GPIOHEN</a>))</td></tr>
<tr class="separator:ga7c800e30edc73abbedd96880e4336d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9162a63a0ed92401200145efee605650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga9162a63a0ed92401200145efee605650">__CRC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>))</td></tr>
<tr class="separator:ga9162a63a0ed92401200145efee605650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab451ff2120cd4e83f559ea230ea95006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gab451ff2120cd4e83f559ea230ea95006">__FLITF_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>))</td></tr>
<tr class="separator:gab451ff2120cd4e83f559ea230ea95006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd35ed9c991f90a67e79392509688c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gafd35ed9c991f90a67e79392509688c32">__DMA1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>))</td></tr>
<tr class="separator:gafd35ed9c991f90a67e79392509688c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5db5981b04f2ef00b4d660adc7ed8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga8f5db5981b04f2ef00b4d660adc7ed8f">__TIM2_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>))</td></tr>
<tr class="memdesc:ga8f5db5981b04f2ef00b4d660adc7ed8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the Low Speed APB (APB1) peripheral clock.  <a href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga8f5db5981b04f2ef00b4d660adc7ed8f">More...</a><br /></td></tr>
<tr class="separator:ga8f5db5981b04f2ef00b4d660adc7ed8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89f11cded6e76fb011109fae7d051d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gaf89f11cded6e76fb011109fae7d051d1">__TIM3_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>))</td></tr>
<tr class="separator:gaf89f11cded6e76fb011109fae7d051d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5334ce85f4c2078b09479d855150501b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga5334ce85f4c2078b09479d855150501b">__TIM4_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>))</td></tr>
<tr class="separator:ga5334ce85f4c2078b09479d855150501b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bd8ea021f1ceef0a1bf6ab5f613b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga52bd8ea021f1ceef0a1bf6ab5f613b9a">__TIM6_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>))</td></tr>
<tr class="separator:ga52bd8ea021f1ceef0a1bf6ab5f613b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e70519c142fabfb5182761e126cc1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga16e70519c142fabfb5182761e126cc1d">__TIM7_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>))</td></tr>
<tr class="separator:ga16e70519c142fabfb5182761e126cc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd8d0b078f967225fcececf0d4a32a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga9cd8d0b078f967225fcececf0d4a32a8">__WWDG_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td></tr>
<tr class="separator:ga9cd8d0b078f967225fcececf0d4a32a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c0b620030538d3eec8e797d605a98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga04c0b620030538d3eec8e797d605a98c">__SPI2_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>))</td></tr>
<tr class="separator:ga04c0b620030538d3eec8e797d605a98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19f09e53523f1659071354a17a72ba63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga19f09e53523f1659071354a17a72ba63">__USART2_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>))</td></tr>
<tr class="separator:ga19f09e53523f1659071354a17a72ba63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87dafbdd65bbc8d48b64ef99c702bdc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga87dafbdd65bbc8d48b64ef99c702bdc3">__USART3_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>))</td></tr>
<tr class="separator:ga87dafbdd65bbc8d48b64ef99c702bdc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74632f4c0b984e497f4ab792acf25f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga74632f4c0b984e497f4ab792acf25f88">__I2C1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))</td></tr>
<tr class="separator:ga74632f4c0b984e497f4ab792acf25f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f226d206b5826e0b659789f50d134e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga2f226d206b5826e0b659789f50d134e2">__I2C2_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>))</td></tr>
<tr class="separator:ga2f226d206b5826e0b659789f50d134e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab77ba29070e91daa7eaedda388c6705c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gab77ba29070e91daa7eaedda388c6705c">__USB_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>))</td></tr>
<tr class="separator:gab77ba29070e91daa7eaedda388c6705c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714060f6efe9614a5222dc2d9a5dbc3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga714060f6efe9614a5222dc2d9a5dbc3b">__PWR_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td></tr>
<tr class="separator:ga714060f6efe9614a5222dc2d9a5dbc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6115e15cfb6d71f60f94b3d6564fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gade6115e15cfb6d71f60f94b3d6564fd0">__DAC_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>))</td></tr>
<tr class="separator:gade6115e15cfb6d71f60f94b3d6564fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb32e22b2afd716edbea432b183dea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gaedb32e22b2afd716edbea432b183dea9">__COMP_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga25307398c31b0f372cad700d4c0d26ed">RCC_APB1ENR_COMPEN</a>))</td></tr>
<tr class="separator:gaedb32e22b2afd716edbea432b183dea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga266c349c8d14f9c99143d0ff1c0b724a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga266c349c8d14f9c99143d0ff1c0b724a">__TIM2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>))</td></tr>
<tr class="separator:ga266c349c8d14f9c99143d0ff1c0b724a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af4211a72c692cb40a07dff0433fddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga7af4211a72c692cb40a07dff0433fddd">__TIM3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>))</td></tr>
<tr class="separator:ga7af4211a72c692cb40a07dff0433fddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36bf3d742817031974ec68edf0c34ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga36bf3d742817031974ec68edf0c34ba0">__TIM4_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>))</td></tr>
<tr class="separator:ga36bf3d742817031974ec68edf0c34ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1db3f3377dcfee8024e728159c46b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gacd1db3f3377dcfee8024e728159c46b9">__TIM6_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>))</td></tr>
<tr class="separator:gacd1db3f3377dcfee8024e728159c46b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4384af8b9bb4d6ce4986af055b5436a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gae4384af8b9bb4d6ce4986af055b5436a">__TIM7_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>))</td></tr>
<tr class="separator:gae4384af8b9bb4d6ce4986af055b5436a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58a60dac1343c8e4999f800a0b12c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gae58a60dac1343c8e4999f800a0b12c4f">__WWDG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td></tr>
<tr class="separator:gae58a60dac1343c8e4999f800a0b12c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17055374452ff904ed238bb702f692f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga17055374452ff904ed238bb702f692f9">__SPI2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>))</td></tr>
<tr class="separator:ga17055374452ff904ed238bb702f692f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa063500432ebe53a8e19fb7739590dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gaa063500432ebe53a8e19fb7739590dfa">__USART2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>))</td></tr>
<tr class="separator:gaa063500432ebe53a8e19fb7739590dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c2a6cb9998c9fe1aa2d88b349154930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga6c2a6cb9998c9fe1aa2d88b349154930">__USART3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>))</td></tr>
<tr class="separator:ga6c2a6cb9998c9fe1aa2d88b349154930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a7ad9dc047323f759d2f9d5240e9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga17a7ad9dc047323f759d2f9d5240e9c4">__I2C1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))</td></tr>
<tr class="separator:ga17a7ad9dc047323f759d2f9d5240e9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61113a7a6ec00e33e673158edaf4a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gab61113a7a6ec00e33e673158edaf4a18">__I2C2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>))</td></tr>
<tr class="separator:gab61113a7a6ec00e33e673158edaf4a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2d43496807ddef7f78cf0d8e41f983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga4e2d43496807ddef7f78cf0d8e41f983">__USB_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>))</td></tr>
<tr class="separator:ga4e2d43496807ddef7f78cf0d8e41f983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9314358bee2d449f2aafe9725bcf06df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga9314358bee2d449f2aafe9725bcf06df">__PWR_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td></tr>
<tr class="separator:ga9314358bee2d449f2aafe9725bcf06df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c4b8e9e18851d85fbe6729706a38ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gaa0c4b8e9e18851d85fbe6729706a38ad">__DAC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>))</td></tr>
<tr class="separator:gaa0c4b8e9e18851d85fbe6729706a38ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd4b2a94a5590aa74040253a925976a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga8cd4b2a94a5590aa74040253a925976a">__COMP_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga25307398c31b0f372cad700d4c0d26ed">RCC_APB1ENR_COMPEN</a>))</td></tr>
<tr class="separator:ga8cd4b2a94a5590aa74040253a925976a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414ead6b8bd49ec44c127fe51b21315f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga414ead6b8bd49ec44c127fe51b21315f">__SYSCFG_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>))</td></tr>
<tr class="memdesc:ga414ead6b8bd49ec44c127fe51b21315f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the High Speed APB (APB2) peripheral clock.  <a href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga414ead6b8bd49ec44c127fe51b21315f">More...</a><br /></td></tr>
<tr class="separator:ga414ead6b8bd49ec44c127fe51b21315f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61872a1928532f4ec081bc2ff2a5234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gab61872a1928532f4ec081bc2ff2a5234">__TIM9_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>))</td></tr>
<tr class="separator:gab61872a1928532f4ec081bc2ff2a5234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c3e152e1b7f9cc0d772f37e9d3cf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga94c3e152e1b7f9cc0d772f37e9d3cf75">__TIM10_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>))</td></tr>
<tr class="separator:ga94c3e152e1b7f9cc0d772f37e9d3cf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0307a8011144e62790d931ea00ce37bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga0307a8011144e62790d931ea00ce37bc">__TIM11_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>))</td></tr>
<tr class="separator:ga0307a8011144e62790d931ea00ce37bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ba0fbac7dc8f96894cefbca9af41e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga08ba0fbac7dc8f96894cefbca9af41e5">__ADC1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))</td></tr>
<tr class="separator:ga08ba0fbac7dc8f96894cefbca9af41e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1830cf3b75c0695b3c8a0bacd4e1deb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga1830cf3b75c0695b3c8a0bacd4e1deb1">__SPI1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))</td></tr>
<tr class="separator:ga1830cf3b75c0695b3c8a0bacd4e1deb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23de933fad121fa0034844e4c3093d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga23de933fad121fa0034844e4c3093d1b">__USART1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>))</td></tr>
<tr class="separator:ga23de933fad121fa0034844e4c3093d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565ff4c946631daa48068db67495084b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga565ff4c946631daa48068db67495084b">__SYSCFG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>))</td></tr>
<tr class="separator:ga565ff4c946631daa48068db67495084b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa971dfd4cb4e0a104f42eac92eec8f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gaa971dfd4cb4e0a104f42eac92eec8f7e">__TIM9_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>))</td></tr>
<tr class="separator:gaa971dfd4cb4e0a104f42eac92eec8f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b74f93ec123508c676396a380260dc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga3b74f93ec123508c676396a380260dc5">__TIM10_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>))</td></tr>
<tr class="separator:ga3b74f93ec123508c676396a380260dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b79e1130e9235182ef5b807e9aebbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga0b79e1130e9235182ef5b807e9aebbf1">__TIM11_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>))</td></tr>
<tr class="separator:ga0b79e1130e9235182ef5b807e9aebbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173362326ecc82180b863393ee781097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga173362326ecc82180b863393ee781097">__ADC1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))</td></tr>
<tr class="separator:ga173362326ecc82180b863393ee781097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b7803922ad09acce9ce7fac33bb5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gad1b7803922ad09acce9ce7fac33bb5ca">__SPI1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))</td></tr>
<tr class="separator:gad1b7803922ad09acce9ce7fac33bb5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae202ba0653f8193f465540df04b2ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga6ae202ba0653f8193f465540df04b2ae">__USART1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>))</td></tr>
<tr class="separator:ga6ae202ba0653f8193f465540df04b2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066d38c26bffae5936064dd3316b99c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga066d38c26bffae5936064dd3316b99c1">__AHB_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR = 0xFFFFFFFF)</td></tr>
<tr class="separator:ga066d38c26bffae5936064dd3316b99c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53ac2da99c9699e97fca645af412d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gac53ac2da99c9699e97fca645af412d42">__GPIOA_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>))</td></tr>
<tr class="separator:gac53ac2da99c9699e97fca645af412d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb2f08e019eafe4872660ec908836f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gadb2f08e019eafe4872660ec908836f49">__GPIOB_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:gadb2f08e019eafe4872660ec908836f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfaacc1b9a54296ba1756085179acde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga6dfaacc1b9a54296ba1756085179acde">__GPIOC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga6dfaacc1b9a54296ba1756085179acde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9891dc6475f68029cefc5421dd0bd28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga9891dc6475f68029cefc5421dd0bd28d">__GPIOD_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9054c3b77b70344f0edb27e3397fee77">RCC_AHBRSTR_GPIODRST</a>))</td></tr>
<tr class="separator:ga9891dc6475f68029cefc5421dd0bd28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8cb1d391e800bdcb08847549593345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gadb8cb1d391e800bdcb08847549593345">__GPIOH_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga4641a35381254234afb284547689e43c">RCC_AHBRSTR_GPIOHRST</a>))</td></tr>
<tr class="separator:gadb8cb1d391e800bdcb08847549593345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124fe851e88c56a7ab4f55139a07baa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga124fe851e88c56a7ab4f55139a07baa5">__CRC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>))</td></tr>
<tr class="separator:ga124fe851e88c56a7ab4f55139a07baa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65a57fdbd3f9a9d3dae457d03e963e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gac65a57fdbd3f9a9d3dae457d03e963e3">__FLITF_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga14792d6944967d58822d13c720f83ee8">RCC_AHBRSTR_FLITFRST</a>))</td></tr>
<tr class="separator:gac65a57fdbd3f9a9d3dae457d03e963e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba211f55b3d1f98c3f2d1e2d505089d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga2ba211f55b3d1f98c3f2d1e2d505089d">__DMA1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>))</td></tr>
<tr class="separator:ga2ba211f55b3d1f98c3f2d1e2d505089d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dfd52407e8670a4233ad0e9ac93a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gae4dfd52407e8670a4233ad0e9ac93a78">__AHB_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR = 0x00)</td></tr>
<tr class="separator:gae4dfd52407e8670a4233ad0e9ac93a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b4dff3e72feea14def8e01978b2876e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga0b4dff3e72feea14def8e01978b2876e">__GPIOA_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>))</td></tr>
<tr class="separator:ga0b4dff3e72feea14def8e01978b2876e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fe5bce7dfa48a680176fccaa2f4194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga29fe5bce7dfa48a680176fccaa2f4194">__GPIOB_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:ga29fe5bce7dfa48a680176fccaa2f4194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad48b930be88563b75de1674d252128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga5ad48b930be88563b75de1674d252128">__GPIOC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga5ad48b930be88563b75de1674d252128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5e0bc82fe9dd4dfe9f639c18265ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga5f5e0bc82fe9dd4dfe9f639c18265ffb">__GPIOD_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9054c3b77b70344f0edb27e3397fee77">RCC_AHBRSTR_GPIODRST</a>))</td></tr>
<tr class="separator:ga5f5e0bc82fe9dd4dfe9f639c18265ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9798278634f760d2710f77de921f2189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga9798278634f760d2710f77de921f2189">__GPIOH_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga4641a35381254234afb284547689e43c">RCC_AHBRSTR_GPIOHRST</a>))</td></tr>
<tr class="separator:ga9798278634f760d2710f77de921f2189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade11ef6b09339931584e89342e9a83bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gade11ef6b09339931584e89342e9a83bb">__CRC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>))</td></tr>
<tr class="separator:gade11ef6b09339931584e89342e9a83bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1158bbbffe63ef291b1f90f06fcce17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gac1158bbbffe63ef291b1f90f06fcce17">__FLITF_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga14792d6944967d58822d13c720f83ee8">RCC_AHBRSTR_FLITFRST</a>))</td></tr>
<tr class="separator:gac1158bbbffe63ef291b1f90f06fcce17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00cb8e328b057553e7679cd5aaaf128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gaf00cb8e328b057553e7679cd5aaaf128">__DMA1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>))</td></tr>
<tr class="separator:gaf00cb8e328b057553e7679cd5aaaf128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb652fad9969cf07ca19cb44f5a6aaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gabb652fad9969cf07ca19cb44f5a6aaf2">__APB1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0xFFFFFFFF)</td></tr>
<tr class="memdesc:gabb652fad9969cf07ca19cb44f5a6aaf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release APB1 peripheral reset.  <a href="group__RCC__Peripheral__Clock__Force__Release.html#gabb652fad9969cf07ca19cb44f5a6aaf2">More...</a><br /></td></tr>
<tr class="separator:gabb652fad9969cf07ca19cb44f5a6aaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8de2fd2b4824f74d224d3ed250d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gaad8de2fd2b4824f74d224d3ed250d22f">__TIM2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>))</td></tr>
<tr class="separator:gaad8de2fd2b4824f74d224d3ed250d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac330e8745bc605134beb3f8b0e710343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gac330e8745bc605134beb3f8b0e710343">__TIM3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td></tr>
<tr class="separator:gac330e8745bc605134beb3f8b0e710343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d7d6edf526af037c6d98a6aaf45d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga09d7d6edf526af037c6d98a6aaf45d3e">__TIM4_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>))</td></tr>
<tr class="separator:ga09d7d6edf526af037c6d98a6aaf45d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f322a22601d881e41571d23d8ab82a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga1f322a22601d881e41571d23d8ab82a3">__TIM6_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>))</td></tr>
<tr class="separator:ga1f322a22601d881e41571d23d8ab82a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81fa3a9fd6ea060d780aa4ad8a549967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga81fa3a9fd6ea060d780aa4ad8a549967">__TIM7_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>))</td></tr>
<tr class="separator:ga81fa3a9fd6ea060d780aa4ad8a549967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54aacffe47d41f02a7a60048c4378a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga54aacffe47d41f02a7a60048c4378a5a">__WWDG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:ga54aacffe47d41f02a7a60048c4378a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208b91334be948ed8dc4335ed7dad6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga208b91334be948ed8dc4335ed7dad6b2">__SPI2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>))</td></tr>
<tr class="separator:ga208b91334be948ed8dc4335ed7dad6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f35d5a4ee7fd39c7172d1ef3bd689b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gab3f35d5a4ee7fd39c7172d1ef3bd689b">__USART2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td></tr>
<tr class="separator:gab3f35d5a4ee7fd39c7172d1ef3bd689b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b3fb3b88d0af3e018fd4f11aee7629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga51b3fb3b88d0af3e018fd4f11aee7629">__USART3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>))</td></tr>
<tr class="separator:ga51b3fb3b88d0af3e018fd4f11aee7629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a00c647822c285737f3d532d73a3a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga0a00c647822c285737f3d532d73a3a8c">__I2C1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga0a00c647822c285737f3d532d73a3a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f47a35a678fb4b04a0a13b8ea3d599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga42f47a35a678fb4b04a0a13b8ea3d599">__I2C2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>))</td></tr>
<tr class="separator:ga42f47a35a678fb4b04a0a13b8ea3d599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea438c85852e2fe096122c72414ff66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga0ea438c85852e2fe096122c72414ff66">__USB_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>))</td></tr>
<tr class="separator:ga0ea438c85852e2fe096122c72414ff66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2b3546a86cce1119cfb239f073b5df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gaee2b3546a86cce1119cfb239f073b5df">__PWR_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaee2b3546a86cce1119cfb239f073b5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga073ffd85c7dc137898afed7efa2ab88f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga073ffd85c7dc137898afed7efa2ab88f">__DAC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>))</td></tr>
<tr class="separator:ga073ffd85c7dc137898afed7efa2ab88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb22d49eab1144d92e1aa8a202f4a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gaceb22d49eab1144d92e1aa8a202f4a56">__COMP_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8895a90782d329bed4152b0bcf8266f7">RCC_APB1RSTR_COMPRST</a>))</td></tr>
<tr class="separator:gaceb22d49eab1144d92e1aa8a202f4a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f75418cb370d7be609dd272ba75b02f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga0f75418cb370d7be609dd272ba75b02f">__APB1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0x00)</td></tr>
<tr class="separator:ga0f75418cb370d7be609dd272ba75b02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca8996024dd53f2b0efa4352e3f1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga2dca8996024dd53f2b0efa4352e3f1f1">__TIM2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>))</td></tr>
<tr class="separator:ga2dca8996024dd53f2b0efa4352e3f1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697a415832a512df537f31f89347d883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga697a415832a512df537f31f89347d883">__TIM3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td></tr>
<tr class="separator:ga697a415832a512df537f31f89347d883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1dc0c50c5146b8387ac2e7c8184dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gaed1dc0c50c5146b8387ac2e7c8184dda">__TIM4_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>))</td></tr>
<tr class="separator:gaed1dc0c50c5146b8387ac2e7c8184dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b76de33173b546eafb8457ba8a88fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga44b76de33173b546eafb8457ba8a88fe">__TIM6_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>))</td></tr>
<tr class="separator:ga44b76de33173b546eafb8457ba8a88fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0371094798fd2e0d736bbc67231fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gabd0371094798fd2e0d736bbc67231fce">__TIM7_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>))</td></tr>
<tr class="separator:gabd0371094798fd2e0d736bbc67231fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade639a993d2b3f3269360282889dbc62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gade639a993d2b3f3269360282889dbc62">__WWDG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:gade639a993d2b3f3269360282889dbc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b0d796003dfd0b72390c21301165c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga40b0d796003dfd0b72390c21301165c6">__SPI2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>))</td></tr>
<tr class="separator:ga40b0d796003dfd0b72390c21301165c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5847a3269715b7252fa9a26d45fe67ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga5847a3269715b7252fa9a26d45fe67ac">__USART2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td></tr>
<tr class="separator:ga5847a3269715b7252fa9a26d45fe67ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4233bdc95745d4690c8f359aac01cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga5d4233bdc95745d4690c8f359aac01cb">__USART3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>))</td></tr>
<tr class="separator:ga5d4233bdc95745d4690c8f359aac01cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b01ba44daa66c18af195a9c3d6ba371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga2b01ba44daa66c18af195a9c3d6ba371">__I2C1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga2b01ba44daa66c18af195a9c3d6ba371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12942137b1164bf3f97533451df7d4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga12942137b1164bf3f97533451df7d4ca">__I2C2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>))</td></tr>
<tr class="separator:ga12942137b1164bf3f97533451df7d4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2963c832c28302e099d1bda1336a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga9b2963c832c28302e099d1bda1336a2d">__USB_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>))</td></tr>
<tr class="separator:ga9b2963c832c28302e099d1bda1336a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aca0e996a2a292addf21d7b8787ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga90aca0e996a2a292addf21d7b8787ab5">__PWR_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:ga90aca0e996a2a292addf21d7b8787ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9559626c800e583a024db66a5454065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gaa9559626c800e583a024db66a5454065">__DAC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>))</td></tr>
<tr class="separator:gaa9559626c800e583a024db66a5454065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d7483f45439c3541e79c3989b7a80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga68d7483f45439c3541e79c3989b7a80f">__COMP_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8895a90782d329bed4152b0bcf8266f7">RCC_APB1RSTR_COMPRST</a>))</td></tr>
<tr class="separator:ga68d7483f45439c3541e79c3989b7a80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb26fc64aa793146dbacf2c4a21fca67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gabb26fc64aa793146dbacf2c4a21fca67">__APB2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0xFFFFFFFF)</td></tr>
<tr class="memdesc:gabb26fc64aa793146dbacf2c4a21fca67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release APB2 peripheral reset.  <a href="group__RCC__Peripheral__Clock__Force__Release.html#gabb26fc64aa793146dbacf2c4a21fca67">More...</a><br /></td></tr>
<tr class="separator:gabb26fc64aa793146dbacf2c4a21fca67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd7c392e6c8fbb7081fcee100dea4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga3bd7c392e6c8fbb7081fcee100dea4b9">__SYSCFG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga3bd7c392e6c8fbb7081fcee100dea4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d702f24f3386305b728fedabe1da78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga15d702f24f3386305b728fedabe1da78">__TIM9_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>))</td></tr>
<tr class="separator:ga15d702f24f3386305b728fedabe1da78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3702c18cef9b427a7d84ab57a08cc14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga3702c18cef9b427a7d84ab57a08cc14e">__TIM10_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>))</td></tr>
<tr class="separator:ga3702c18cef9b427a7d84ab57a08cc14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49713fd0d5319ab707cbeebcb067a052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga49713fd0d5319ab707cbeebcb067a052">__TIM11_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>))</td></tr>
<tr class="separator:ga49713fd0d5319ab707cbeebcb067a052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a324f4d940319521dd2441862fc821a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga0a324f4d940319521dd2441862fc821a">__ADC1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>))</td></tr>
<tr class="separator:ga0a324f4d940319521dd2441862fc821a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743eabfff95dc66a2bd94587b8e26727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga743eabfff95dc66a2bd94587b8e26727">__SPI1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:ga743eabfff95dc66a2bd94587b8e26727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3ad2646ce15b193e3134bd05dab7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga8f3ad2646ce15b193e3134bd05dab7d3">__USART1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga8f3ad2646ce15b193e3134bd05dab7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73e1addcdd82c6c97dd843a161473af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gab73e1addcdd82c6c97dd843a161473af">__APB2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0x00)</td></tr>
<tr class="separator:gab73e1addcdd82c6c97dd843a161473af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661c05d88401b811f261eb0bacfd16d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga661c05d88401b811f261eb0bacfd16d5">__SYSCFG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga661c05d88401b811f261eb0bacfd16d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257a2ef198be9965132b107151bf4e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga257a2ef198be9965132b107151bf4e33">__TIM9_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>))</td></tr>
<tr class="separator:ga257a2ef198be9965132b107151bf4e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cc93fd2202a73d918d8862e6e87e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga03cc93fd2202a73d918d8862e6e87e20">__TIM10_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>))</td></tr>
<tr class="separator:ga03cc93fd2202a73d918d8862e6e87e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6044bf8fb42af4b6acf9e493bd7e4d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga6044bf8fb42af4b6acf9e493bd7e4d4e">__TIM11_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>))</td></tr>
<tr class="separator:ga6044bf8fb42af4b6acf9e493bd7e4d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60618a7a3ee8cd761ca95e3e47f2f669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga60618a7a3ee8cd761ca95e3e47f2f669">__ADC1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>))</td></tr>
<tr class="separator:ga60618a7a3ee8cd761ca95e3e47f2f669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39667e27dac8ef868287948bb3eee69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga39667e27dac8ef868287948bb3eee69c">__SPI1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:ga39667e27dac8ef868287948bb3eee69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54146ad06ec6a6ad028a6a920eccab0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga54146ad06ec6a6ad028a6a920eccab0a">__USART1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga54146ad06ec6a6ad028a6a920eccab0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7226f2a8e6177a8460c6cff095b47cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaa7226f2a8e6177a8460c6cff095b47cc">__GPIOA_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8fdb2dae547fe9b89381c894ae21e08a">RCC_AHBLPENR_GPIOALPEN</a>))</td></tr>
<tr class="separator:gaa7226f2a8e6177a8460c6cff095b47cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddac75812cf5ea634dd2de0cc80ad34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaddac75812cf5ea634dd2de0cc80ad34b">__GPIOB_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga1943c1a7faf87f869a4a381bb17fb0ea">RCC_AHBLPENR_GPIOBLPEN</a>))</td></tr>
<tr class="separator:gaddac75812cf5ea634dd2de0cc80ad34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62c22199cb0521b7d7f961d28fe6f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaa62c22199cb0521b7d7f961d28fe6f04">__GPIOC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga31961dd470a5be30373cd496ae6da055">RCC_AHBLPENR_GPIOCLPEN</a>))</td></tr>
<tr class="separator:gaa62c22199cb0521b7d7f961d28fe6f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a88fbdf3d630c0d56a25c539866867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gad6a88fbdf3d630c0d56a25c539866867">__GPIOD_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga25cad84f367cbe2ecdbea5a5b3f0d605">RCC_AHBLPENR_GPIODLPEN</a>))</td></tr>
<tr class="separator:gad6a88fbdf3d630c0d56a25c539866867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16afe20eafd431e50cab3f234792af21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga16afe20eafd431e50cab3f234792af21">__GPIOH_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga13b804e2e8ae7920a8db3a1828ff3b42">RCC_AHBLPENR_GPIOHLPEN</a>))</td></tr>
<tr class="separator:ga16afe20eafd431e50cab3f234792af21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9786479c06b3b804e5a9546adac5c748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga9786479c06b3b804e5a9546adac5c748">__CRC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga24b72821d1df0037ffad16d4e7aefc48">RCC_AHBLPENR_CRCLPEN</a>))</td></tr>
<tr class="separator:ga9786479c06b3b804e5a9546adac5c748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1782b13d16e9b6847b777600c1c77c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga1782b13d16e9b6847b777600c1c77c0a">__FLITF_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga216c6dc7dadf00b88d1b0585b68e23f0">RCC_AHBLPENR_FLITFLPEN</a>))</td></tr>
<tr class="separator:ga1782b13d16e9b6847b777600c1c77c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad959b0a4eb5b87d460791a6de8a78513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gad959b0a4eb5b87d460791a6de8a78513">__DMA1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8053aa13396d01a92ab6668dc18024b1">RCC_AHBLPENR_DMA1LPEN</a>))</td></tr>
<tr class="separator:gad959b0a4eb5b87d460791a6de8a78513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea189ec5f1a9f0979625df1e49bda6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaeea189ec5f1a9f0979625df1e49bda6c">__GPIOA_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8fdb2dae547fe9b89381c894ae21e08a">RCC_AHBLPENR_GPIOALPEN</a>))</td></tr>
<tr class="separator:gaeea189ec5f1a9f0979625df1e49bda6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18823dc3f6df380f212fc23918ab0240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga18823dc3f6df380f212fc23918ab0240">__GPIOB_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga1943c1a7faf87f869a4a381bb17fb0ea">RCC_AHBLPENR_GPIOBLPEN</a>))</td></tr>
<tr class="separator:ga18823dc3f6df380f212fc23918ab0240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7435b49fb5c0ddb588789c054162ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaed7435b49fb5c0ddb588789c054162ef">__GPIOC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga31961dd470a5be30373cd496ae6da055">RCC_AHBLPENR_GPIOCLPEN</a>))</td></tr>
<tr class="separator:gaed7435b49fb5c0ddb588789c054162ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71706b87112aa43c0364e15a9f5e202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gac71706b87112aa43c0364e15a9f5e202">__GPIOD_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga25cad84f367cbe2ecdbea5a5b3f0d605">RCC_AHBLPENR_GPIODLPEN</a>))</td></tr>
<tr class="separator:gac71706b87112aa43c0364e15a9f5e202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73a317183b0a920c843b61b5be79e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaa73a317183b0a920c843b61b5be79e9b">__GPIOH_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga13b804e2e8ae7920a8db3a1828ff3b42">RCC_AHBLPENR_GPIOHLPEN</a>))</td></tr>
<tr class="separator:gaa73a317183b0a920c843b61b5be79e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bd35a7b8044dbe33bd452b81915bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga70bd35a7b8044dbe33bd452b81915bb0">__CRC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga24b72821d1df0037ffad16d4e7aefc48">RCC_AHBLPENR_CRCLPEN</a>))</td></tr>
<tr class="separator:ga70bd35a7b8044dbe33bd452b81915bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b30c33c17f97ed9e2cd3af0afe3f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gae8b30c33c17f97ed9e2cd3af0afe3f05">__FLITF_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga216c6dc7dadf00b88d1b0585b68e23f0">RCC_AHBLPENR_FLITFLPEN</a>))</td></tr>
<tr class="separator:gae8b30c33c17f97ed9e2cd3af0afe3f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c3c514f62e1bdba0a39a4f45af547a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gad2c3c514f62e1bdba0a39a4f45af547a">__DMA1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBLPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8053aa13396d01a92ab6668dc18024b1">RCC_AHBLPENR_DMA1LPEN</a>))</td></tr>
<tr class="separator:gad2c3c514f62e1bdba0a39a4f45af547a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548dab344e5f4f733f10f621d5021258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga548dab344e5f4f733f10f621d5021258">__TIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>))</td></tr>
<tr class="memdesc:ga548dab344e5f4f733f10f621d5021258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.  <a href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga548dab344e5f4f733f10f621d5021258">More...</a><br /></td></tr>
<tr class="separator:ga548dab344e5f4f733f10f621d5021258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f85684d6cf2aef3f12d2e5e7c582242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga7f85684d6cf2aef3f12d2e5e7c582242">__TIM3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>))</td></tr>
<tr class="separator:ga7f85684d6cf2aef3f12d2e5e7c582242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10a7e0ff283f479ec97e92df3ac3246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gad10a7e0ff283f479ec97e92df3ac3246">__TIM4_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>))</td></tr>
<tr class="separator:gad10a7e0ff283f479ec97e92df3ac3246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0940278b1ad855f29935ce1e93bbb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga9a0940278b1ad855f29935ce1e93bbb3">__TIM6_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>))</td></tr>
<tr class="separator:ga9a0940278b1ad855f29935ce1e93bbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84aaa432228664b1d71e62b5f6f036cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga84aaa432228664b1d71e62b5f6f036cf">__TIM7_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>))</td></tr>
<tr class="separator:ga84aaa432228664b1d71e62b5f6f036cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30175f1c20623be727bb9882fd7875c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaa30175f1c20623be727bb9882fd7875c">__WWDG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>))</td></tr>
<tr class="separator:gaa30175f1c20623be727bb9882fd7875c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27596c991eb89307897f15356573ae4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga27596c991eb89307897f15356573ae4d">__SPI2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>))</td></tr>
<tr class="separator:ga27596c991eb89307897f15356573ae4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc176ced9204a2e8fa7f3c60dbe2bd2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gafc176ced9204a2e8fa7f3c60dbe2bd2d">__USART2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>))</td></tr>
<tr class="separator:gafc176ced9204a2e8fa7f3c60dbe2bd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee65cfa9fa9908058b6cc5589bf229d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga5ee65cfa9fa9908058b6cc5589bf229d">__USART3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>))</td></tr>
<tr class="separator:ga5ee65cfa9fa9908058b6cc5589bf229d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8c1f2f1710b3d9ac6c1ff47b8216f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga3e8c1f2f1710b3d9ac6c1ff47b8216f5">__I2C1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>))</td></tr>
<tr class="separator:ga3e8c1f2f1710b3d9ac6c1ff47b8216f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd03bd6614d2e69221c7fb6208f57959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gadd03bd6614d2e69221c7fb6208f57959">__I2C2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>))</td></tr>
<tr class="separator:gadd03bd6614d2e69221c7fb6208f57959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f84246aa8b25ed0e0d47f7606327070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga7f84246aa8b25ed0e0d47f7606327070">__USB_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9c068ba6f9554c5b98ddc7c87b658e1e">RCC_APB1LPENR_USBLPEN</a>))</td></tr>
<tr class="separator:ga7f84246aa8b25ed0e0d47f7606327070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18304dbd75bc6ca98a3be9834ea3a193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga18304dbd75bc6ca98a3be9834ea3a193">__PWR_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>))</td></tr>
<tr class="separator:ga18304dbd75bc6ca98a3be9834ea3a193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14a008285c82413ef992fa86ab5501a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gac14a008285c82413ef992fa86ab5501a">__DAC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>))</td></tr>
<tr class="separator:gac14a008285c82413ef992fa86ab5501a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1db68f2988d11738c8465c0e28cf970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gac1db68f2988d11738c8465c0e28cf970">__COMP_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae6751f8c4511c642d6086b356f325a63">RCC_APB1LPENR_COMPLPEN</a>))</td></tr>
<tr class="separator:gac1db68f2988d11738c8465c0e28cf970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d45f3a4232045971840c447f798db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gac7d45f3a4232045971840c447f798db4">__TIM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>))</td></tr>
<tr class="separator:gac7d45f3a4232045971840c447f798db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653238770c676e8027096821356c76f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga653238770c676e8027096821356c76f1">__TIM3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>))</td></tr>
<tr class="separator:ga653238770c676e8027096821356c76f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac56d691bb8f24caf34748e8fbe08246d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gac56d691bb8f24caf34748e8fbe08246d">__TIM4_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>))</td></tr>
<tr class="separator:gac56d691bb8f24caf34748e8fbe08246d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10718e4dacc2b886fa5038990f480e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gad10718e4dacc2b886fa5038990f480e1">__TIM6_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>))</td></tr>
<tr class="separator:gad10718e4dacc2b886fa5038990f480e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53fd91cd698c062e00a245dbc3b6267f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga53fd91cd698c062e00a245dbc3b6267f">__TIM7_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>))</td></tr>
<tr class="separator:ga53fd91cd698c062e00a245dbc3b6267f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab690663b0d7bb91887d7655496f76d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gab690663b0d7bb91887d7655496f76d68">__WWDG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>))</td></tr>
<tr class="separator:gab690663b0d7bb91887d7655496f76d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0cdfebe340524ec980e03b1ebef2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga9d0cdfebe340524ec980e03b1ebef2b1">__SPI2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>))</td></tr>
<tr class="separator:ga9d0cdfebe340524ec980e03b1ebef2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab13b1b90717b63339001bde799676d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gab13b1b90717b63339001bde799676d98">__USART2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>))</td></tr>
<tr class="separator:gab13b1b90717b63339001bde799676d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8e2b3d8e49a7b52e7ba920bac232e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaec8e2b3d8e49a7b52e7ba920bac232e5">__USART3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>))</td></tr>
<tr class="separator:gaec8e2b3d8e49a7b52e7ba920bac232e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffef2534d1d74d7cf39c9466ebad7c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaffef2534d1d74d7cf39c9466ebad7c33">__I2C1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>))</td></tr>
<tr class="separator:gaffef2534d1d74d7cf39c9466ebad7c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fe7357c252303be97424e03775a16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaf9fe7357c252303be97424e03775a16c">__I2C2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>))</td></tr>
<tr class="separator:gaf9fe7357c252303be97424e03775a16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3063451617c910e54d630011c47e655f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga3063451617c910e54d630011c47e655f">__USB_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9c068ba6f9554c5b98ddc7c87b658e1e">RCC_APB1LPENR_USBLPEN</a>))</td></tr>
<tr class="separator:ga3063451617c910e54d630011c47e655f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfa76560ea9d20285f94ca36111d5048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gabfa76560ea9d20285f94ca36111d5048">__PWR_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>))</td></tr>
<tr class="separator:gabfa76560ea9d20285f94ca36111d5048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61a3d81c3512860d669ff97a6540140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gac61a3d81c3512860d669ff97a6540140">__DAC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>))</td></tr>
<tr class="separator:gac61a3d81c3512860d669ff97a6540140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc36e5c20728c91d29d1d440c8763e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga1bc36e5c20728c91d29d1d440c8763e5">__COMP_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae6751f8c4511c642d6086b356f325a63">RCC_APB1LPENR_COMPLPEN</a>))</td></tr>
<tr class="separator:ga1bc36e5c20728c91d29d1d440c8763e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9440005e90146348c9172c379963df62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga9440005e90146348c9172c379963df62">__SYSCFG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>))</td></tr>
<tr class="memdesc:ga9440005e90146348c9172c379963df62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.  <a href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga9440005e90146348c9172c379963df62">More...</a><br /></td></tr>
<tr class="separator:ga9440005e90146348c9172c379963df62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d42f306cafde9841d9eb66e62c4ea80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga0d42f306cafde9841d9eb66e62c4ea80">__TIM9_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>))</td></tr>
<tr class="separator:ga0d42f306cafde9841d9eb66e62c4ea80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704b70541b0dd37cbeed2a7871460baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga704b70541b0dd37cbeed2a7871460baf">__TIM10_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>))</td></tr>
<tr class="separator:ga704b70541b0dd37cbeed2a7871460baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad75162b5c0b0c62ddc3c6e1509c9804f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gad75162b5c0b0c62ddc3c6e1509c9804f">__TIM11_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>))</td></tr>
<tr class="separator:gad75162b5c0b0c62ddc3c6e1509c9804f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a6e9a53ed4cf8af2fd1129f49d99f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga80a6e9a53ed4cf8af2fd1129f49d99f2">__ADC1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>))</td></tr>
<tr class="separator:ga80a6e9a53ed4cf8af2fd1129f49d99f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b1be31f1972d6d3089e8faa1372fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga22b1be31f1972d6d3089e8faa1372fa3">__SPI1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))</td></tr>
<tr class="separator:ga22b1be31f1972d6d3089e8faa1372fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7595f248296f06dc9d49d243c3b649f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga7595f248296f06dc9d49d243c3b649f6">__USART1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>))</td></tr>
<tr class="separator:ga7595f248296f06dc9d49d243c3b649f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c47a6b111062192d81460dc0dfa49c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga2c47a6b111062192d81460dc0dfa49c9">__SYSCFG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>))</td></tr>
<tr class="separator:ga2c47a6b111062192d81460dc0dfa49c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb054752a802576d532d502bbbb5d6e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gadb054752a802576d532d502bbbb5d6e1">__TIM9_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>))</td></tr>
<tr class="separator:gadb054752a802576d532d502bbbb5d6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6408109c422cd730ae7efdc72d62101f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga6408109c422cd730ae7efdc72d62101f">__TIM10_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>))</td></tr>
<tr class="separator:ga6408109c422cd730ae7efdc72d62101f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83664173583e23c386ae49f7fcba6939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga83664173583e23c386ae49f7fcba6939">__TIM11_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>))</td></tr>
<tr class="separator:ga83664173583e23c386ae49f7fcba6939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2743a40f0b1712a06947c2f368435429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga2743a40f0b1712a06947c2f368435429">__ADC1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>))</td></tr>
<tr class="separator:ga2743a40f0b1712a06947c2f368435429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448614eb6e006bffe6a77dba07e7fbae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga448614eb6e006bffe6a77dba07e7fbae">__SPI1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))</td></tr>
<tr class="separator:ga448614eb6e006bffe6a77dba07e7fbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df637fa137457830dcc1311040d8a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga1df637fa137457830dcc1311040d8a36">__USART1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>))</td></tr>
<tr class="separator:ga1df637fa137457830dcc1311040d8a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a> = <a class="el" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</td></tr>
<tr class="memdesc:gaab944f562b53fc74bcc0e4958388fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed oscillator (HSI).  <a href="group__RCC__Exported__Macros.html#gaab944f562b53fc74bcc0e4958388fd42">More...</a><br /></td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a> = <a class="el" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd977713ebe44549ad1592f04bad8d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#gadd977713ebe44549ad1592f04bad8d48">__HAL_RCC_HSE_CONFIG</a>(__HSE_STATE__)&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga0193aa09fc91ebd9a119c8d98e6184a9">CR_BYTE2_ADDRESS</a> = (__HSE_STATE__))</td></tr>
<tr class="memdesc:gadd977713ebe44549ad1592f04bad8d48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the External High Speed oscillator (HSE).  <a href="group__RCC__Exported__Macros.html#gadd977713ebe44549ad1592f04bad8d48">More...</a><br /></td></tr>
<tr class="separator:gadd977713ebe44549ad1592f04bad8d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6797e8502d134483ba092f5d4345c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#gaf6797e8502d134483ba092f5d4345c70">__HAL_RCC_MSI_ENABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac80b5fd1d6f839cc29c9272d47742907">CR_MSION_BB</a> = <a class="el" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</td></tr>
<tr class="memdesc:gaf6797e8502d134483ba092f5d4345c70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal Multi Speed oscillator (MSI).  <a href="group__RCC__Exported__Macros.html#gaf6797e8502d134483ba092f5d4345c70">More...</a><br /></td></tr>
<tr class="separator:gaf6797e8502d134483ba092f5d4345c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c15fd232bd099f020e508fe9c3cd12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga49c15fd232bd099f020e508fe9c3cd12">__HAL_RCC_MSI_DISABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac80b5fd1d6f839cc29c9272d47742907">CR_MSION_BB</a> = <a class="el" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga49c15fd232bd099f020e508fe9c3cd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36991d340af7ad14b79f204c748b0e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga36991d340af7ad14b79f204c748b0e3e">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(_HSICALIBRATIONVALUE_)&#160;&#160;&#160;(<a class="el" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>, (<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(_HSICALIBRATIONVALUE_) &lt;&lt; <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>)))</td></tr>
<tr class="memdesc:ga36991d340af7ad14b79f204c748b0e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to adjust the Internal High Speed oscillator (HSI) calibration value.  <a href="group__RCC__Exported__Macros.html#ga36991d340af7ad14b79f204c748b0e3e">More...</a><br /></td></tr>
<tr class="separator:ga36991d340af7ad14b79f204c748b0e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1e051a956f43b1895e8b6c0572c45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga6c1e051a956f43b1895e8b6c0572c45e">__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST</a>(_MSICALIBRATIONVALUE_)&#160;&#160;&#160;(<a class="el" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>, (<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(_MSICALIBRATIONVALUE_) &lt;&lt; <a class="el" href="group__Exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>)))</td></tr>
<tr class="memdesc:ga6c1e051a956f43b1895e8b6c0572c45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to adjust the Internal Multi Speed oscillator (MSI) calibration value.  <a href="group__RCC__Exported__Macros.html#ga6c1e051a956f43b1895e8b6c0572c45e">More...</a><br /></td></tr>
<tr class="separator:ga6c1e051a956f43b1895e8b6c0572c45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68665004900d9e54d6083861c727af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#gaa68665004900d9e54d6083861c727af9">__HAL_RCC_MSI_RANGE_CONFIG</a>(_MSIRANGEVALUE_)&#160;&#160;&#160;(<a class="el" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga015acd05a0c052e05e5ad6c32c442232">RCC_ICSCR_MSIRANGE</a>, (<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(_MSIRANGEVALUE_)))</td></tr>
<tr class="separator:gaa68665004900d9e54d6083861c727af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a> = <a class="el" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</td></tr>
<tr class="memdesc:ga560de8b8991db4a296de878a7a8aa58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal Low Speed oscillator (LSI).  <a href="group__RCC__Exported__Macros.html#ga560de8b8991db4a296de878a7a8aa58b">More...</a><br /></td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96095bb4acda60b7f66d5d927da181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a> = <a class="el" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga4f96095bb4acda60b7f66d5d927da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc75d74c58b63f15394dcc2be2a5ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#gabfc75d74c58b63f15394dcc2be2a5ae6">__HAL_RCC_LSE_CONFIG</a>(__LSE_STATE__)</td></tr>
<tr class="memdesc:gabfc75d74c58b63f15394dcc2be2a5ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal Low Speed oscillator (LSE).  <a href="group__RCC__Exported__Macros.html#gabfc75d74c58b63f15394dcc2be2a5ae6">More...</a><br /></td></tr>
<tr class="separator:gabfc75d74c58b63f15394dcc2be2a5ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac3641969630c9b8eb0f5da2f164a5892">CSR_RTCEN_BB</a> = <a class="el" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</td></tr>
<tr class="memdesc:gab7cc36427c31da645a0e38e181f8ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the the RTC clock.  <a href="group__RCC__Exported__Macros.html#gab7cc36427c31da645a0e38e181f8ce0f">More...</a><br /></td></tr>
<tr class="separator:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac3641969630c9b8eb0f5da2f164a5892">CSR_RTCEN_BB</a> = <a class="el" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga55aab5ed906bf71760d81cc5acefd55c">CSR_RTCRST_BB</a> = <a class="el" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</td></tr>
<tr class="memdesc:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to force or release the Backup domain reset.  <a href="group__RCC__Exported__Macros.html#ga3bf7da608ff985873ca8e248fb1dc4f0">More...</a><br /></td></tr>
<tr class="separator:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f32622c65f4ae239ba8cb00d510321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga55aab5ed906bf71760d81cc5acefd55c">CSR_RTCRST_BB</a> = <a class="el" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga14f32622c65f4ae239ba8cb00d510321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad781a9f1f8aea8713287ca6d7d2ac683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#gad781a9f1f8aea8713287ca6d7d2ac683">__HAL_RCC_RTC_CLKPRESCALER</a>(__RTC_CLKSOURCE__)</td></tr>
<tr class="memdesc:gad781a9f1f8aea8713287ca6d7d2ac683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configures the RTC clock (RTCCLK).  <a href="group__RCC__Exported__Macros.html#gad781a9f1f8aea8713287ca6d7d2ac683">More...</a><br /></td></tr>
<tr class="separator:gad781a9f1f8aea8713287ca6d7d2ac683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">__HAL_RCC_RTC_CONFIG</a>(__RTC_CLKSOURCE__)</td></tr>
<tr class="separator:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">RCC_CSR_RTCSEL</a>))</td></tr>
<tr class="memdesc:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">macros to get the RTC clock source.  <a href="group__RCC__Exported__Macros.html#gad40d00ff1c984ebd011ea9f6e7f93c44">More...</a><br /></td></tr>
<tr class="separator:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a> = <a class="el" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</td></tr>
<tr class="memdesc:gaaf196a2df41b0bcbc32745c2b218e696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the main PLL.  <a href="group__RCC__Exported__Macros.html#gaaf196a2df41b0bcbc32745c2b218e696">More...</a><br /></td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a> = <a class="el" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2145b44e05d90ad3ff43653ee98cbba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga2145b44e05d90ad3ff43653ee98cbba7">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSOURCE__,  __PLLMUL__,  __PLLDIV__)&#160;&#160;&#160;<a class="el" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>|<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>|<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a>),((__RCC_PLLSOURCE__) | (__PLLMUL__) | (__PLLDIV__)))</td></tr>
<tr class="memdesc:ga2145b44e05d90ad3ff43653ee98cbba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">macros to configure the main PLL clock source, multiplication and division factors.  <a href="group__RCC__Exported__Macros.html#ga2145b44e05d90ad3ff43653ee98cbba7">More...</a><br /></td></tr>
<tr class="separator:ga2145b44e05d90ad3ff43653ee98cbba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)(<a class="el" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR,<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>)))</td></tr>
<tr class="memdesc:gac99c2453d9e77c8b457acc0210e754c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <a href="group__RCC__Exported__Macros.html#gac99c2453d9e77c8b457acc0210e754c2">More...</a><br /></td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</a> |= (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="mdescLeft">&#160;</td><td class="mdescRight">macros to manage the specified RCC Flags and interrupts.  <a href="group__RCC__Exported__Macros.html#ga180fb20a37b31a6e4f7e59213a6c0405">More...</a><br /></td></tr>
<tr class="separator:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</a> &amp;= ~(__INTERRUPT__))</td></tr>
<tr class="memdesc:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts).  <a href="group__RCC__Exported__Macros.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">More...</a><br /></td></tr>
<tr class="separator:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8ab157f58045b8daf8136bee54f139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(__IO <a class="el" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *) <a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a> = (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga9d8ab157f58045b8daf8136bee54f139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RCC's interrupt pending bits ( Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt pending bits.  <a href="group__RCC__Exported__Macros.html#ga9d8ab157f58045b8daf8136bee54f139">More...</a><br /></td></tr>
<tr class="separator:ga9d8ab157f58045b8daf8136bee54f139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134af980b892f362c05ae21922cd828d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(__INTERRUPT__)&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga134af980b892f362c05ae21922cd828d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the RCC's interrupt has occurred or not.  <a href="group__RCC__Exported__Macros.html#ga134af980b892f362c05ae21922cd828d">More...</a><br /></td></tr>
<tr class="separator:ga134af980b892f362c05ae21922cd828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>)</td></tr>
<tr class="memdesc:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST.  <a href="group__RCC__Exported__Macros.html#gaf28c11b36035ef1e27883ff7ee2c46b0">More...</a><br /></td></tr>
<tr class="separator:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(__FLAG__)&#160;&#160;&#160;(((((__FLAG__) &gt;&gt; 5) == <a class="el" href="group__RCC__Flag.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a>)? <a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR :<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR) &amp; ((<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)1 &lt;&lt; ((__FLAG__) &amp; <a class="el" href="group__RCC__Flag.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>)))</td></tr>
<tr class="memdesc:gae2d7d461630562bf2a2ddb31b1f96449"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check RCC flag is set or not.  <a href="group__RCC__Exported__Macros.html#gae2d7d461630562bf2a2ddb31b1f96449">More...</a><br /></td></tr>
<tr class="separator:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>))</td></tr>
<tr class="memdesc:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get oscillator clock selected as PLL input clock.  <a href="group__RCC__Exported__Macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53">More...</a><br /></td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga6b82cafd84a33caa126523b3d288f14b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group1.html#ga6b82cafd84a33caa126523b3d288f14b">HAL_RCC_DeInit</a> (void)</td></tr>
<tr class="separator:ga6b82cafd84a33caa126523b3d288f14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c504088722e03830df6caad932ad06b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a> (<a class="el" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:ga9c504088722e03830df6caad932ad06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a> (<a class="el" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> FLatency)</td></tr>
<tr class="separator:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a> (<a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> RCC_MCOx, <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> RCC_MCOSource, <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> RCC_MCODiv)</td></tr>
<tr class="separator:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a> (void)</td></tr>
<tr class="separator:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a> (void)</td></tr>
<tr class="separator:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a> (void)</td></tr>
<tr class="separator:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a> (void)</td></tr>
<tr class="separator:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3042d8ac5703ac696cabf0ee461c599"><td class="memItemLeft" align="right" valign="top"><a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a> (void)</td></tr>
<tr class="separator:gab3042d8ac5703ac696cabf0ee461c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a> (void)</td></tr>
<tr class="separator:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a> (<a class="el" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95375dfca279d88b9ded9d063d2323"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a> (<a class="el" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, <a class="el" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *pFLatency)</td></tr>
<tr class="separator:gabc95375dfca279d88b9ded9d063d2323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c124cf403362750513cae7fb6e6b195"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a> (void)</td></tr>
<tr class="separator:ga0c124cf403362750513cae7fb6e6b195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a4bfea38a4d69462d2f1ef8204596d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gaa6a4bfea38a4d69462d2f1ef8204596d">HAL_RCC_CCSCallback</a> (void)</td></tr>
<tr class="separator:gaa6a4bfea38a4d69462d2f1ef8204596d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of RCC HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.0.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>5-September-2014 </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p class="definition">Definition in file <a class="el" href="stm32l1xx__hal__rcc_8h_source.html">stm32l1xx_hal_rcc.h</a>.</p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:07:30 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
