Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Sep  5 21:13:30 2020
| Host         : DESKTOP-64JSPKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bwt_design_wrapper_timing_summary_routed.rpt -pb bwt_design_wrapper_timing_summary_routed.pb -rpx bwt_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bwt_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.924        0.000                      0                18254        0.016        0.000                      0                18254        3.750        0.000                       0                  6919  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.924        0.000                      0                18078        0.016        0.000                      0                18078        3.750        0.000                       0                  6919  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.487        0.000                      0                  176        2.997        0.000                      0                  176  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.669ns  (logic 0.518ns (5.975%)  route 8.151ns (94.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.700     2.994    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X58Y69         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.518     3.512 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/Q
                         net (fo=258, routed)         8.151    11.663    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/Q[1]
    SLICE_X47Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.638    12.817    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X47Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][5]/C
                         clock pessimism              0.129    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X47Y122        FDRE (Setup_fdre_C_CE)      -0.205    12.587    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][5]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -11.663    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 0.518ns (5.979%)  route 8.145ns (94.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.700     2.994    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X58Y69         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.518     3.512 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/Q
                         net (fo=258, routed)         8.145    11.657    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/Q[1]
    SLICE_X48Y120        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.640    12.819    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X48Y120        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][6]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X48Y120        FDRE (Setup_fdre_C_CE)      -0.205    12.589    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][6]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -11.657    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.518ns (5.984%)  route 8.138ns (94.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.700     2.994    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X58Y69         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.518     3.512 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/Q
                         net (fo=258, routed)         8.138    11.650    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/Q[1]
    SLICE_X48Y121        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.639    12.818    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X48Y121        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][3]/C
                         clock pessimism              0.129    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X48Y121        FDRE (Setup_fdre_C_CE)      -0.205    12.588    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][3]
  -------------------------------------------------------------------
                         required time                         12.588    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 0.518ns (5.990%)  route 8.129ns (94.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 12.816 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.700     2.994    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X58Y69         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.518     3.512 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/Q
                         net (fo=258, routed)         8.129    11.641    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/Q[1]
    SLICE_X48Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.637    12.816    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X48Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][0]/C
                         clock pessimism              0.129    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X48Y122        FDRE (Setup_fdre_C_CE)      -0.205    12.586    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][0]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                         -11.641    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[6][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 0.518ns (5.977%)  route 8.148ns (94.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.700     2.994    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X58Y69         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.518     3.512 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/Q
                         net (fo=258, routed)         8.148    11.660    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/Q[1]
    SLICE_X50Y129        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.629    12.808    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X50Y129        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[6][6]/C
                         clock pessimism              0.129    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X50Y129        FDRE (Setup_fdre_C_CE)      -0.169    12.614    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[6][6]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -11.660    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[27][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 0.518ns (6.008%)  route 8.104ns (93.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 12.811 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.700     2.994    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X58Y69         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.518     3.512 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/Q
                         net (fo=258, routed)         8.104    11.616    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/Q[1]
    SLICE_X51Y117        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[27][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.632    12.811    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X51Y117        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[27][2]/C
                         clock pessimism              0.129    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X51Y117        FDRE (Setup_fdre_C_CE)      -0.205    12.581    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[27][2]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[22][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 0.518ns (5.988%)  route 8.133ns (94.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.805 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.700     2.994    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X58Y69         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.518     3.512 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/Q
                         net (fo=258, routed)         8.133    11.645    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/Q[1]
    SLICE_X50Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[22][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.626    12.805    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X50Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[22][2]/C
                         clock pessimism              0.129    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X50Y122        FDRE (Setup_fdre_C_CE)      -0.169    12.611    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[22][2]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 0.518ns (6.057%)  route 8.035ns (93.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.700     2.994    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X58Y69         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.518     3.512 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/Q
                         net (fo=258, routed)         8.035    11.547    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/Q[1]
    SLICE_X41Y121        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.641    12.820    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X41Y121        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][1]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X41Y121        FDRE (Setup_fdre_C_CE)      -0.205    12.590    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[7][1]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[21][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 0.518ns (6.020%)  route 8.087ns (93.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.700     2.994    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X58Y69         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.518     3.512 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/Q
                         net (fo=258, routed)         8.087    11.599    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/Q[1]
    SLICE_X64Y113        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[21][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.710    12.889    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X64Y113        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[21][0]/C
                         clock pessimism              0.129    13.018    
                         clock uncertainty           -0.154    12.864    
    SLICE_X64Y113        FDRE (Setup_fdre_C_CE)      -0.205    12.659    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[21][0]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[31][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.509ns  (logic 0.518ns (6.087%)  route 7.991ns (93.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.700     2.994    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X58Y69         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.518     3.512 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/Q
                         net (fo=258, routed)         7.991    11.503    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/Q[1]
    SLICE_X51Y120        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[31][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.629    12.808    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X51Y120        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[31][4]/C
                         clock pessimism              0.129    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X51Y120        FDRE (Setup_fdre_C_CE)      -0.205    12.578    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[31][4]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  1.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[1].RAM/ram_reg_0_1_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.376%)  route 0.177ns (55.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.666     1.002    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/s00_axi_aclk
    SLICE_X83Y101        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[1][7]/Q
                         net (fo=1, routed)           0.177     1.320    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[1].RAM/ram_reg_0_1_6_7/DIA1
    SLICE_X82Y99         RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[1].RAM/ram_reg_0_1_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.853     1.219    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[1].RAM/ram_reg_0_1_6_7/WCLK
    SLICE_X82Y99         RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[1].RAM/ram_reg_0_1_6_7/RAMA_D1/CLK
                         clock pessimism             -0.035     1.184    
    SLICE_X82Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.304    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[1].RAM/ram_reg_0_1_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[10]/sorted_array_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[5]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.427%)  route 0.191ns (57.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.662     0.998    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[10]/s00_axi_aclk
    SLICE_X67Y100        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[10]/sorted_array_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[10]/sorted_array_reg[1][1]/Q
                         net (fo=1, routed)           0.191     1.330    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[5]/genblk1[1].RAM/ram_reg_0_1_0_5/DIA1
    SLICE_X62Y97         RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[5]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.849     1.215    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[5]/genblk1[1].RAM/ram_reg_0_1_0_5/WCLK
    SLICE_X62Y97         RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[5]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism             -0.035     1.180    
    SLICE_X62Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.300    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[5]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_reg[13][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.977%)  route 0.202ns (52.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.542     0.878    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/s00_axi_aclk
    SLICE_X53Y72         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][0][4]/Q
                         net (fo=3, routed)           0.202     1.220    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/sort_data_out[13][0]_263[4]
    SLICE_X49Y73         LUT5 (Prop_lut5_I3_O)        0.045     1.265 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/sort_data_in[13][0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.265    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort_n_733
    SLICE_X49Y73         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_reg[13][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.809     1.175    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X49Y73         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_reg[13][0][4]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.091     1.231    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_reg[13][0][4]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[19][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.551%)  route 0.205ns (52.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.621     0.957    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X52Y124        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[19][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDRE (Prop_fdre_C_Q)         0.141     1.098 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_reg[19][7]/Q
                         net (fo=1, routed)           0.205     1.303    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string[19]_345[7]
    SLICE_X45Y124        LUT2 (Prop_lut2_I1_O)        0.045     1.348 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/output_string_char[159]_i_1/O
                         net (fo=1, routed)           0.000     1.348    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa_n_101
    SLICE_X45Y124        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.894     1.260    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aclk
    SLICE_X45Y124        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[159]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X45Y124        FDRE (Hold_fdre_C_D)         0.092     1.313    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[159]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_reg[10][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.442%)  route 0.206ns (52.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.542     0.878    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/s00_axi_aclk
    SLICE_X53Y71         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][0][4]/Q
                         net (fo=3, routed)           0.206     1.225    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/sort_data_out[10][0]_254[4]
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.045     1.270 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/sort_data_in[10][0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.270    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort_n_805
    SLICE_X49Y72         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_reg[10][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.811     1.177    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X49Y72         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_reg[10][0][4]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.091     1.233    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_reg[10][0][4]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.666     1.002    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/s00_axi_aclk
    SLICE_X87Y101        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.199    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[0].RAM/ram_reg_0_1_0_5/DIA0
    SLICE_X86Y101        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.940     1.306    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[0].RAM/ram_reg_0_1_0_5/WCLK
    SLICE_X86Y101        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.291     1.015    
    SLICE_X86Y101        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.162    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/sorted_array_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.606     0.942    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aclk
    SLICE_X93Y93         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/sorted_array_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y93         FDRE (Prop_fdre_C_Q)         0.141     1.083 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/sorted_array_reg[2][6]/Q
                         net (fo=1, routed)           0.056     1.138    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[2].RAM/ram_reg_0_1_6_7/DIA0
    SLICE_X92Y93         RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.876     1.242    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[2].RAM/ram_reg_0_1_6_7/WCLK
    SLICE_X92Y93         RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMA/CLK
                         clock pessimism             -0.287     0.955    
    SLICE_X92Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.102    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[8]/sorted_array_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/genblk1[0].RAM/ram_reg_0_1_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.575     0.911    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[8]/s00_axi_aclk
    SLICE_X55Y91         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[8]/sorted_array_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[8]/sorted_array_reg[0][6]/Q
                         net (fo=1, routed)           0.056     1.107    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/genblk1[0].RAM/ram_reg_0_1_6_7/DIA0
    SLICE_X54Y91         RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/genblk1[0].RAM/ram_reg_0_1_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.844     1.210    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/genblk1[0].RAM/ram_reg_0_1_6_7/WCLK
    SLICE_X54Y91         RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/genblk1[0].RAM/ram_reg_0_1_6_7/RAMA/CLK
                         clock pessimism             -0.286     0.924    
    SLICE_X54Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.071    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/genblk1[0].RAM/ram_reg_0_1_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/sorted_array_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.984%)  route 0.230ns (62.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.689     1.025    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aclk
    SLICE_X91Y102        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/sorted_array_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y102        FDRE (Prop_fdre_C_Q)         0.141     1.166 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/sorted_array_reg[0][0]/Q
                         net (fo=1, routed)           0.230     1.396    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[0].RAM/ram_reg_0_1_0_5/DIA0
    SLICE_X90Y99         RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.877     1.243    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[0].RAM/ram_reg_0_1_0_5/WCLK
    SLICE_X90Y99         RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.035     1.208    
    SLICE_X90Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.355    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.343%)  route 0.200ns (58.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.640     0.976    bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y106        FDRE                                         r  bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.200     1.317    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y99         SRLC32E                                      r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.826     1.192    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X33Y137   bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y136   bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y136   bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y136   bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y138   bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y138   bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y138   bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y80    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[13][0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X48Y73    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[13][0][1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y80    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[0]/genblk1[2].RAM/ram_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y80    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[0]/genblk1[2].RAM/ram_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y80    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[0]/genblk1[2].RAM/ram_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y80    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[0]/genblk1[2].RAM/ram_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y80    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[0]/genblk1[2].RAM/ram_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y80    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[0]/genblk1[2].RAM/ram_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y75    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[1]/genblk1[0].RAM/ram_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y75    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[1]/genblk1[0].RAM/ram_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y75    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[1]/genblk1[0].RAM/ram_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y75    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[1]/genblk1[0].RAM/ram_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y72    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[13]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y72    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[13]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y94    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y94    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y94    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y94    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y77    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/genblk1[0].RAM/ram_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y77    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/genblk1[0].RAM/ram_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y77    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/genblk1[0].RAM/ram_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y77    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/genblk1[0].RAM/ram_reg_0_3_6_7/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.997ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/full_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 0.580ns (7.427%)  route 7.229ns (92.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.699     2.993    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           3.195     6.644    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        4.035    10.802    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/w_ptr_reg_reg[0]_0
    SLICE_X83Y85         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.541    12.720    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/s00_axi_aclk
    SLICE_X83Y85         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/full_reg_reg/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X83Y85         FDCE (Recov_fdce_C_CLR)     -0.405    12.290    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/full_reg_reg
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/r_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 0.580ns (7.427%)  route 7.229ns (92.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.699     2.993    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           3.195     6.644    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        4.035    10.802    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/w_ptr_reg_reg[0]_0
    SLICE_X82Y85         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.541    12.720    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/s00_axi_aclk
    SLICE_X82Y85         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/r_ptr_reg_reg[1]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X82Y85         FDCE (Recov_fdce_C_CLR)     -0.361    12.334    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/r_ptr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 0.580ns (7.427%)  route 7.229ns (92.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.699     2.993    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           3.195     6.644    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        4.035    10.802    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/w_ptr_reg_reg[0]_0
    SLICE_X82Y85         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/r_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.541    12.720    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/s00_axi_aclk
    SLICE_X82Y85         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/r_ptr_reg_reg[3]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X82Y85         FDCE (Recov_fdce_C_CLR)     -0.361    12.334    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/r_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 0.580ns (7.500%)  route 7.153ns (92.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.699     2.993    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           3.195     6.644    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        3.959    10.726    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]_0
    SLICE_X80Y82         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.537    12.716    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/s00_axi_aclk
    SLICE_X80Y82         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X80Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.286    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 0.580ns (7.500%)  route 7.153ns (92.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.699     2.993    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           3.195     6.644    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        3.959    10.726    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]_0
    SLICE_X80Y82         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.537    12.716    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/s00_axi_aclk
    SLICE_X80Y82         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[1]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X80Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.286    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 0.580ns (7.500%)  route 7.153ns (92.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.699     2.993    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           3.195     6.644    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        3.959    10.726    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]_0
    SLICE_X80Y82         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.537    12.716    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/s00_axi_aclk
    SLICE_X80Y82         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[2]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X80Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.286    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 0.580ns (7.500%)  route 7.153ns (92.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.699     2.993    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           3.195     6.644    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        3.959    10.726    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]_0
    SLICE_X80Y82         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.537    12.716    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/s00_axi_aclk
    SLICE_X80Y82         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[3]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X80Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.286    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 0.580ns (7.500%)  route 7.153ns (92.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.699     2.993    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           3.195     6.644    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        3.959    10.726    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]_0
    SLICE_X80Y82         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.537    12.716    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/s00_axi_aclk
    SLICE_X80Y82         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[4]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X80Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.286    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[0]/full_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 0.580ns (7.501%)  route 7.153ns (92.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.699     2.993    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           3.195     6.644    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        3.958    10.726    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[0]/w_ptr_reg_reg[0]_0
    SLICE_X83Y83         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[0]/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.539    12.718    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[0]/s00_axi_aclk
    SLICE_X83Y83         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[0]/full_reg_reg/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X83Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.288    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[0]/full_reg_reg
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/full_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.729ns  (logic 0.580ns (7.504%)  route 7.149ns (92.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.699     2.993    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           3.195     6.644    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.768 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        3.954    10.722    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]_0
    SLICE_X81Y82         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.537    12.716    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/s00_axi_aclk
    SLICE_X81Y82         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/full_reg_reg/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X81Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.286    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/full_reg_reg
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  1.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.997ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.186ns (5.865%)  route 2.986ns (94.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.576     0.912    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.398     2.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.495 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        1.588     4.083    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg_1
    SLICE_X65Y90         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.847     1.213    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/s00_axi_aclk
    SLICE_X65Y90         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg/C
                         clock pessimism             -0.035     1.178    
    SLICE_X65Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           4.083    
  -------------------------------------------------------------------
                         slack                                  2.997    

Slack (MET) :             2.997ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.186ns (5.865%)  route 2.986ns (94.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.576     0.912    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.398     2.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.495 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        1.588     4.083    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg_1
    SLICE_X65Y90         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.847     1.213    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/s00_axi_aclk
    SLICE_X65Y90         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X65Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           4.083    
  -------------------------------------------------------------------
                         slack                                  2.997    

Slack (MET) :             3.000ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/empty_reg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.186ns (5.865%)  route 2.986ns (94.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.576     0.912    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.398     2.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.495 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        1.588     4.083    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg_1
    SLICE_X65Y90         FDPE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/empty_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.847     1.213    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/s00_axi_aclk
    SLICE_X65Y90         FDPE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/empty_reg_reg/C
                         clock pessimism             -0.035     1.178    
    SLICE_X65Y90         FDPE (Remov_fdpe_C_PRE)     -0.095     1.083    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           4.083    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.010ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/r_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.186ns (5.843%)  route 2.997ns (94.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.576     0.912    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.398     2.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.495 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        1.599     4.095    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg_1
    SLICE_X65Y89         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.846     1.212    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/s00_axi_aclk
    SLICE_X65Y89         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/r_ptr_reg_reg[0]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X65Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.085    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           4.095    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.014ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/full_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.186ns (5.836%)  route 3.001ns (94.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.576     0.912    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.398     2.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.495 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        1.604     4.099    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/full_reg_reg_1
    SLICE_X64Y89         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.846     1.212    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/s00_axi_aclk
    SLICE_X64Y89         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/full_reg_reg/C
                         clock pessimism             -0.035     1.177    
    SLICE_X64Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.085    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/full_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           4.099    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.017ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/empty_reg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.186ns (5.836%)  route 3.001ns (94.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.576     0.912    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.398     2.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.495 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        1.604     4.099    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/full_reg_reg_1
    SLICE_X64Y89         FDPE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/empty_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.846     1.212    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/s00_axi_aclk
    SLICE_X64Y89         FDPE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/empty_reg_reg/C
                         clock pessimism             -0.035     1.177    
    SLICE_X64Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     1.082    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           4.099    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.029ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.186ns (5.827%)  route 3.006ns (94.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.576     0.912    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.398     2.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.495 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        1.608     4.104    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/full_reg_reg_1
    SLICE_X61Y78         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.836     1.202    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/s00_axi_aclk
    SLICE_X61Y78         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.035     1.167    
    SLICE_X61Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.186ns (5.827%)  route 3.006ns (94.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.576     0.912    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.398     2.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.495 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        1.608     4.104    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/full_reg_reg_1
    SLICE_X61Y78         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.836     1.202    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/s00_axi_aclk
    SLICE_X61Y78         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.035     1.167    
    SLICE_X61Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.030ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.186ns (5.806%)  route 3.018ns (94.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.576     0.912    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.398     2.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.495 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        1.620     4.115    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/full_reg_reg_1
    SLICE_X64Y88         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.846     1.212    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/s00_axi_aclk
    SLICE_X64Y88         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X64Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.085    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           4.115    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.030ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.186ns (5.806%)  route 3.018ns (94.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.576     0.912    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.398     2.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X34Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.495 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        1.620     4.115    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/full_reg_reg_1
    SLICE_X64Y88         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.846     1.212    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/s00_axi_aclk
    SLICE_X64Y88         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X64Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.085    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           4.115    
  -------------------------------------------------------------------
                         slack                                  3.030    





