set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Memoria4x3.vo Memoria4x3_v.sdo}}
	{{"Fast Model"} {Memoria4x3_fast.vo Memoria4x3_v_fast.sdo}}
}
