# Copyright (c) 2018, NVIDIA CORPORATION. All rights reserved.
# 
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
#  * Redistributions of source code must retain the above copyright
#    notice, this list of conditions and the following disclaimer.
#  * Redistributions in binary form must reproduce the above copyright
#    notice, this list of conditions and the following disclaimer in the
#    documentation and/or other materials provided with the distribution.
#  * Neither the name of NVIDIA CORPORATION nor the names of its
#    contributors may be used to endorse or promote products derived
#    from this software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
# EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
# CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
# EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
# PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
# OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

architecture:
  version: 0.2
  subtree:
    - name: eyeriss
      attributes:
        techonlogy: 40nm
      local:
        - name: Wire
          class: wire
          attributes:
            datawidth: 1
            length: 1
        - name: DummyBuffer[0..15]
          class: regfile
          attributes:
            datawidth: 16
            entries: 0
            meshX: 16
        - name: GlobalBuffer
          class: SRAM
          attributes:
            word_width: 16
            n_words: 4
            width: word_width * n_words
            depth: 16384
            meshX: 1
            read_bandwidth: 16
            write_bandwidth: 16
        - name: DRAM
          class: DRAM
          attributes:
            word_width: 16
      subtree:
        - name: PE[0..255]
          attributes:
            memory_width: 16
          local:
            - name: PsumRegFile
              class: regfile
              attributes:
                entries: 16
                datawidth: 16
                meshX: 16
                read_bandwidth: 2
                write_bandwidth: 2
            - name: WeightRegFile
              class: regfile
              attributes:
                entries: 192
                datawidth: 16
                meshX: 16
                read_bandwidth: 2
                write_bandwidth: 2
            - name: InputRegFile
              class: regfile
              attributes:
                entries: 12
                datawidth: 16
                meshX: 16
                read_bandwidth: 2
                write_bandwidth: 2
            - name: MACs
              class: intmac
              attributes:
                datawidth: 16

