{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449729412731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449729412736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 01:36:52 2015 " "Processing started: Thu Dec 10 01:36:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449729412736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449729412736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WRAPPER_EXAM_III -c WRAPPER_EXAM_III " "Command: quartus_map --read_settings_files=on --write_settings_files=off WRAPPER_EXAM_III -c WRAPPER_EXAM_III" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449729412736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449729413087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE WRAPPER_EXAM_III.v(248) " "Verilog HDL Declaration information at WRAPPER_EXAM_III.v(248): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449729421396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE WRAPPER_EXAM_III.v(340) " "Verilog HDL Declaration information at WRAPPER_EXAM_III.v(340): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 340 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449729421396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_exam_iii.v 5 5 " "Found 5 design units, including 5 entities, in source file wrapper_exam_iii.v" { { "Info" "ISGN_ENTITY_NAME" "1 WRAPPER_EXAM_III " "Found entity 1: WRAPPER_EXAM_III" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449729421396 ""} { "Info" "ISGN_ENTITY_NAME" "2 your_exam_module " "Found entity 2: your_exam_module" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449729421396 ""} { "Info" "ISGN_ENTITY_NAME" "3 loop2 " "Found entity 3: loop2" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449729421396 ""} { "Info" "ISGN_ENTITY_NAME" "4 debounce_DE2_SW " "Found entity 4: debounce_DE2_SW" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 530 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449729421396 ""} { "Info" "ISGN_ENTITY_NAME" "5 debouncer " "Found entity 5: debouncer" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 556 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449729421396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449729421396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WRAPPER_EXAM_III " "Elaborating entity \"WRAPPER_EXAM_III\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449729421630 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WRAPPER_EXAM_III.v(94) " "Verilog HDL Case Statement information at WRAPPER_EXAM_III.v(94): all case item expressions in this case statement are onehot" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449729421693 "|WRAPPER_EXAM_III"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WRAPPER_EXAM_III.v(176) " "Verilog HDL Case Statement information at WRAPPER_EXAM_III.v(176): all case item expressions in this case statement are onehot" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 176 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449729421708 "|WRAPPER_EXAM_III"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "your_exam_module your_exam_module:instantiated " "Elaborating entity \"your_exam_module\" for hierarchy \"your_exam_module:instantiated\"" {  } { { "WRAPPER_EXAM_III.v" "instantiated" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449729422302 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "g WRAPPER_EXAM_III.v(255) " "Verilog HDL Port Connection error at WRAPPER_EXAM_III.v(255): output or inout port \"g\" must be connected to a structural net expression" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 255 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1449729422302 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "h WRAPPER_EXAM_III.v(255) " "Verilog HDL Port Connection error at WRAPPER_EXAM_III.v(255): output or inout port \"h\" must be connected to a structural net expression" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 255 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1449729422302 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "done WRAPPER_EXAM_III.v(255) " "Verilog HDL Port Connection error at WRAPPER_EXAM_III.v(255): output or inout port \"done\" must be connected to a structural net expression" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 255 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1449729422302 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "your_exam_module:instantiated " "Can't elaborate user hierarchy \"your_exam_module:instantiated\"" {  } { { "WRAPPER_EXAM_III.v" "instantiated" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 39 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449729422302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/output_files/WRAPPER_EXAM_III.map.smsg " "Generated suppressed messages file C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/output_files/WRAPPER_EXAM_III.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449729422349 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449729422427 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 10 01:37:02 2015 " "Processing ended: Thu Dec 10 01:37:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449729422427 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449729422427 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449729422427 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449729422427 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449729423052 ""}
