{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678434599669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678434599670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 02:49:59 2023 " "Processing started: Fri Mar 10 02:49:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678434599670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678434599670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off servo_pwm -c servo_pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off servo_pwm -c servo_pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678434599670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678434600782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678434600782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debounce_pin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/debounce_pin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_pin-func_debounce " "Found design unit 1: debounce_pin-func_debounce" {  } { { "src/debounce_pin.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/debounce_pin.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678434614227 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_pin " "Found entity 1: debounce_pin" {  } { { "src/debounce_pin.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/debounce_pin.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678434614227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678434614227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servo_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/servo_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo_pwm-func_servo_pwm " "Found design unit 1: servo_pwm-func_servo_pwm" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678434614231 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo_pwm " "Found entity 1: servo_pwm" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678434614231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678434614231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "servo_pwm " "Elaborating entity \"servo_pwm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678434614718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ang_sum_debounce servo_pwm.vhd(32) " "Verilog HDL or VHDL warning at servo_pwm.vhd(32): object \"ang_sum_debounce\" assigned a value but never read" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678434615052 "|servo_pwm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ang_res_debounce servo_pwm.vhd(33) " "Verilog HDL or VHDL warning at servo_pwm.vhd(33): object \"ang_res_debounce\" assigned a value but never read" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678434615052 "|servo_pwm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida_multiplex servo_pwm.vhd(94) " "VHDL Process Statement warning at servo_pwm.vhd(94): inferring latch(es) for signal or variable \"salida_multiplex\", which holds its previous value in one or more paths through the process" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678434615081 "|servo_pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida_multiplex\[0\] servo_pwm.vhd(94) " "Inferred latch for \"salida_multiplex\[0\]\" at servo_pwm.vhd(94)" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678434615085 "|servo_pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida_multiplex\[1\] servo_pwm.vhd(94) " "Inferred latch for \"salida_multiplex\[1\]\" at servo_pwm.vhd(94)" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678434615086 "|servo_pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida_multiplex\[2\] servo_pwm.vhd(94) " "Inferred latch for \"salida_multiplex\[2\]\" at servo_pwm.vhd(94)" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678434615086 "|servo_pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida_multiplex\[3\] servo_pwm.vhd(94) " "Inferred latch for \"salida_multiplex\[3\]\" at servo_pwm.vhd(94)" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678434615086 "|servo_pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debounce_pin debounce_pin:unidad_1 A:func_debounce " "Elaborating entity \"debounce_pin\" using architecture \"A:func_debounce\" for hierarchy \"debounce_pin:unidad_1\"" {  } { { "src/servo_pwm.vhd" "unidad_1" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678434615874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida_multiplex\[1\] " "Latch salida_multiplex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_2_bits\[0\] " "Ports D and ENA on the latch are fed by the same signal contador_2_bits\[0\]" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678434619508 ""}  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678434619508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida_multiplex\[0\] " "Latch salida_multiplex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_2_bits\[0\] " "Ports D and ENA on the latch are fed by the same signal contador_2_bits\[0\]" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678434619508 ""}  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678434619508 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ser_pwm_disp_seg\[5\] GND " "Pin \"ser_pwm_disp_seg\[5\]\" is stuck at GND" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678434619551 "|servo_pwm|ser_pwm_disp_seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ser_pwm_servo_out GND " "Pin \"ser_pwm_servo_out\" is stuck at GND" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678434619551 "|servo_pwm|ser_pwm_servo_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678434619551 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678434620089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678434622883 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678434622883 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ser_pwm_selec_an\[0\] " "No output dependent on input pin \"ser_pwm_selec_an\[0\]\"" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678434624666 "|servo_pwm|ser_pwm_selec_an[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ser_pwm_selec_an\[1\] " "No output dependent on input pin \"ser_pwm_selec_an\[1\]\"" {  } { { "src/servo_pwm.vhd" "" { Text "D:/Escritorio/FPGA - Course/proy3_1_pwm_Servo/src/servo_pwm.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678434624666 "|servo_pwm|ser_pwm_selec_an[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678434624666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678434624699 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678434624699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678434624699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678434624699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678434624728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 02:50:24 2023 " "Processing ended: Fri Mar 10 02:50:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678434624728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678434624728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678434624728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678434624728 ""}
