Protel Design System Design Rule Check
PCB File : C:\Users\Eric Tse\Documents\GitHub\Altium-Designs\CPRacing Designs\AeroPressureSensor\Pressure_Tap_Board.PcbDoc
Date     : 1/12/2019
Time     : 11:22:33 AM

WARNING: Zero hole size multi-layer pad(s) detected
   Pad PWR_OUT1-1(7030mil,3301.634mil) on Multi-Layer on Net NetC7_2
   Pad TEST_USBD_P1-1(8834.7mil,2963.408mil) on Multi-Layer on Net D_P
   Pad TEST_USBD_N1-1(8835mil,3023mil) on Multi-Layer on Net D_N
   Pad TEST_CANTX1-1(8100mil,2640mil) on Multi-Layer on Net NetTEST_CANTX1_1
   Pad TEST_CANRX1-1(7900mil,2470mil) on Multi-Layer on Net NetTEST_CANRX1_1
   Pad TEST_CANP1-1(8905mil,2310mil) on Multi-Layer on Net CAN_P
   Pad TEST_CANN1-1(8918.031mil,2135mil) on Multi-Layer on Net CAN_N
   Pad OVP_G1-1(6651.929mil,2085mil) on Multi-Layer on Net NetD6_1
   Pad UART_TX1-1(7970mil,3715mil) on Multi-Layer on Net NetR9_1
   Pad UART_RX1-1(8009.7mil,3418.408mil) on Multi-Layer on Net NetR7_1
   Pad PWR_IN1-1(1580mil,2405mil) on Multi-Layer on Net 12V

WARNING: Multilayer Pads with 0 size Hole found
   Pad PWR_OUT1-1(7030mil,3301.634mil) on Multi-Layer
   Pad TEST_USBD_P1-1(8834.7mil,2963.408mil) on Multi-Layer
   Pad TEST_USBD_N1-1(8835mil,3023mil) on Multi-Layer
   Pad TEST_CANTX1-1(8100mil,2640mil) on Multi-Layer
   Pad TEST_CANRX1-1(7900mil,2470mil) on Multi-Layer
   Pad TEST_CANP1-1(8905mil,2310mil) on Multi-Layer
   Pad TEST_CANN1-1(8918.031mil,2135mil) on Multi-Layer
   Pad OVP_G1-1(6651.929mil,2085mil) on Multi-Layer
   Pad UART_TX1-1(7970mil,3715mil) on Multi-Layer
   Pad UART_RX1-1(8009.7mil,3418.408mil) on Multi-Layer
   Pad PWR_IN1-1(1580mil,2405mil) on Multi-Layer

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (7110.661mil,1927.728mil) on Top Overlay And Pad D5-1(7159.874mil,1941.508mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-1(7860mil,3291.575mil) on Top Layer And Track (7832.441mil,3209.882mil)(7832.441mil,3320.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(7860mil,3291.575mil) on Top Layer And Track (7832.441mil,3265mil)(7887.559mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(7860mil,3291.575mil) on Top Layer And Track (7832.441mil,3320.118mil)(7844.252mil,3320.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(7860mil,3291.575mil) on Top Layer And Track (7875.748mil,3320.118mil)(7887.559mil,3320.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-1(7860mil,3291.575mil) on Top Layer And Track (7887.559mil,3209.882mil)(7887.559mil,3320.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-2(7860mil,3238.425mil) on Top Layer And Track (7832.441mil,3209.882mil)(7832.441mil,3320.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(7860mil,3238.425mil) on Top Layer And Track (7832.441mil,3209.882mil)(7844.252mil,3209.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(7860mil,3238.425mil) on Top Layer And Track (7832.441mil,3265mil)(7887.559mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(7860mil,3238.425mil) on Top Layer And Track (7875.748mil,3209.882mil)(7887.559mil,3209.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-2(7860mil,3238.425mil) on Top Layer And Track (7887.559mil,3209.882mil)(7887.559mil,3320.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(8845mil,2236.575mil) on Top Layer And Track (8817.441mil,2154.882mil)(8817.441mil,2265.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(8845mil,2236.575mil) on Top Layer And Track (8817.441mil,2210mil)(8872.559mil,2210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(8845mil,2236.575mil) on Top Layer And Track (8817.441mil,2265.118mil)(8829.252mil,2265.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(8845mil,2236.575mil) on Top Layer And Track (8860.748mil,2265.118mil)(8872.559mil,2265.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(8845mil,2236.575mil) on Top Layer And Track (8872.559mil,2154.882mil)(8872.559mil,2265.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(9250mil,3780mil) on Top Layer And Track (9222.441mil,3751.457mil)(9222.441mil,3861.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(9250mil,3780mil) on Top Layer And Track (9222.441mil,3751.457mil)(9234.252mil,3751.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(9250mil,3780mil) on Top Layer And Track (9222.441mil,3806.575mil)(9277.559mil,3806.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(9250mil,3780mil) on Top Layer And Track (9265.748mil,3751.457mil)(9277.559mil,3751.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(9250mil,3780mil) on Top Layer And Track (9277.559mil,3751.457mil)(9277.559mil,3861.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(8845mil,2183.425mil) on Top Layer And Track (8817.441mil,2154.882mil)(8817.441mil,2265.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(8845mil,2183.425mil) on Top Layer And Track (8817.441mil,2154.882mil)(8829.252mil,2154.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(8845mil,2183.425mil) on Top Layer And Track (8817.441mil,2210mil)(8872.559mil,2210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(8845mil,2183.425mil) on Top Layer And Track (8860.748mil,2154.882mil)(8872.559mil,2154.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(8845mil,2183.425mil) on Top Layer And Track (8872.559mil,2154.882mil)(8872.559mil,2265.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(9250mil,3833.15mil) on Top Layer And Track (9222.441mil,3751.457mil)(9222.441mil,3861.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(9250mil,3833.15mil) on Top Layer And Track (9222.441mil,3806.575mil)(9277.559mil,3806.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(9250mil,3833.15mil) on Top Layer And Track (9222.441mil,3861.693mil)(9234.252mil,3861.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(9250mil,3833.15mil) on Top Layer And Track (9265.748mil,3861.693mil)(9277.559mil,3861.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(9250mil,3833.15mil) on Top Layer And Track (9277.559mil,3751.457mil)(9277.559mil,3861.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-1(9425mil,3778.425mil) on Top Layer And Track (9397.441mil,3749.882mil)(9397.441mil,3860.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(9425mil,3778.425mil) on Top Layer And Track (9397.441mil,3749.882mil)(9409.252mil,3749.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(9425mil,3778.425mil) on Top Layer And Track (9397.441mil,3805mil)(9452.559mil,3805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(9425mil,3778.425mil) on Top Layer And Track (9440.748mil,3749.882mil)(9452.559mil,3749.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-1(9425mil,3778.425mil) on Top Layer And Track (9452.559mil,3749.882mil)(9452.559mil,3860.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-2(9425mil,3831.575mil) on Top Layer And Track (9397.441mil,3749.882mil)(9397.441mil,3860.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(9425mil,3831.575mil) on Top Layer And Track (9397.441mil,3805mil)(9452.559mil,3805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(9425mil,3831.575mil) on Top Layer And Track (9397.441mil,3860.118mil)(9409.252mil,3860.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(9425mil,3831.575mil) on Top Layer And Track (9440.748mil,3860.118mil)(9452.559mil,3860.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-2(9425mil,3831.575mil) on Top Layer And Track (9452.559mil,3749.882mil)(9452.559mil,3860.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(8015.15mil,2327.9mil) on Top Layer And Track (7986.607mil,2300.341mil)(7986.607mil,2312.152mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-1(8015.15mil,2327.9mil) on Top Layer And Track (7986.607mil,2300.341mil)(8096.843mil,2300.341mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(8015.15mil,2327.9mil) on Top Layer And Track (7986.607mil,2343.648mil)(7986.607mil,2355.459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-1(8015.15mil,2327.9mil) on Top Layer And Track (7986.607mil,2355.459mil)(8096.843mil,2355.459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(8015.15mil,2327.9mil) on Top Layer And Track (8041.725mil,2300.341mil)(8041.725mil,2355.459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-2(8068.3mil,2327.9mil) on Top Layer And Track (7986.607mil,2300.341mil)(8096.843mil,2300.341mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-2(8068.3mil,2327.9mil) on Top Layer And Track (7986.607mil,2355.459mil)(8096.843mil,2355.459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(8068.3mil,2327.9mil) on Top Layer And Track (8041.725mil,2300.341mil)(8041.725mil,2355.459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(8068.3mil,2327.9mil) on Top Layer And Track (8096.843mil,2300.341mil)(8096.843mil,2312.152mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(8068.3mil,2327.9mil) on Top Layer And Track (8096.843mil,2343.648mil)(8096.843mil,2355.459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(9155mil,1876.575mil) on Top Layer And Track (9127.441mil,1794.882mil)(9127.441mil,1905.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(9155mil,1876.575mil) on Top Layer And Track (9127.441mil,1850mil)(9182.559mil,1850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(9155mil,1876.575mil) on Top Layer And Track (9127.441mil,1905.118mil)(9139.252mil,1905.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(9155mil,1876.575mil) on Top Layer And Track (9170.748mil,1905.118mil)(9182.559mil,1905.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(9155mil,1876.575mil) on Top Layer And Track (9182.559mil,1794.882mil)(9182.559mil,1905.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(9155mil,1823.425mil) on Top Layer And Track (9127.441mil,1794.882mil)(9127.441mil,1905.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(9155mil,1823.425mil) on Top Layer And Track (9127.441mil,1794.882mil)(9139.252mil,1794.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(9155mil,1823.425mil) on Top Layer And Track (9127.441mil,1850mil)(9182.559mil,1850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(9155mil,1823.425mil) on Top Layer And Track (9170.748mil,1794.882mil)(9182.559mil,1794.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(9155mil,1823.425mil) on Top Layer And Track (9182.559mil,1794.882mil)(9182.559mil,1905.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.94mil < 10mil) Between Pad C20-1(9146.275mil,3153.408mil) on Top Layer And Text "C20" (9025mil,3061.802mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-1(9146.275mil,3153.408mil) on Top Layer And Track (9064.582mil,3125.849mil)(9174.818mil,3125.849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-1(9146.275mil,3153.408mil) on Top Layer And Track (9064.582mil,3180.967mil)(9174.818mil,3180.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(9146.275mil,3153.408mil) on Top Layer And Track (9119.7mil,3125.849mil)(9119.7mil,3180.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(9146.275mil,3153.408mil) on Top Layer And Track (9174.818mil,3125.849mil)(9174.818mil,3137.66mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(9146.275mil,3153.408mil) on Top Layer And Track (9174.818mil,3169.156mil)(9174.818mil,3180.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.94mil < 10mil) Between Pad C20-2(9093.125mil,3153.408mil) on Top Layer And Text "C20" (9025mil,3061.802mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(9093.125mil,3153.408mil) on Top Layer And Track (9064.582mil,3125.849mil)(9064.582mil,3137.66mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-2(9093.125mil,3153.408mil) on Top Layer And Track (9064.582mil,3125.849mil)(9174.818mil,3125.849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(9093.125mil,3153.408mil) on Top Layer And Track (9064.582mil,3169.156mil)(9064.582mil,3180.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-2(9093.125mil,3153.408mil) on Top Layer And Track (9064.582mil,3180.967mil)(9174.818mil,3180.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(9093.125mil,3153.408mil) on Top Layer And Track (9119.7mil,3125.849mil)(9119.7mil,3180.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(7693.299mil,3496.508mil) on Top Layer And Track (7664.756mil,3468.949mil)(7664.756mil,3480.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C22-1(7749.874mil,3621.508mil) on Top Layer And Track (7668.181mil,3593.949mil)(7778.417mil,3593.949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C22-1(7749.874mil,3621.508mil) on Top Layer And Track (7668.181mil,3649.067mil)(7778.417mil,3649.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-1(7749.874mil,3621.508mil) on Top Layer And Track (7723.299mil,3593.949mil)(7723.299mil,3649.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(7749.874mil,3621.508mil) on Top Layer And Track (7778.417mil,3593.949mil)(7778.417mil,3605.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(7749.874mil,3621.508mil) on Top Layer And Track (7778.417mil,3637.256mil)(7778.417mil,3649.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(7696.724mil,3621.508mil) on Top Layer And Track (7668.181mil,3593.949mil)(7668.181mil,3605.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C22-2(7696.724mil,3621.508mil) on Top Layer And Track (7668.181mil,3593.949mil)(7778.417mil,3593.949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(7696.724mil,3621.508mil) on Top Layer And Track (7668.181mil,3637.256mil)(7668.181mil,3649.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C22-2(7696.724mil,3621.508mil) on Top Layer And Track (7668.181mil,3649.067mil)(7778.417mil,3649.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-2(7696.724mil,3621.508mil) on Top Layer And Track (7723.299mil,3593.949mil)(7723.299mil,3649.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-1(2965mil,3423.425mil) on Top Layer And Track (2937.441mil,3394.882mil)(2937.441mil,3505.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(2965mil,3423.425mil) on Top Layer And Track (2937.441mil,3394.882mil)(2949.252mil,3394.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(2965mil,3423.425mil) on Top Layer And Track (2937.441mil,3450mil)(2992.559mil,3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(2965mil,3423.425mil) on Top Layer And Track (2980.748mil,3394.882mil)(2992.559mil,3394.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-1(2965mil,3423.425mil) on Top Layer And Track (2992.559mil,3394.882mil)(2992.559mil,3505.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-2(2965mil,3476.575mil) on Top Layer And Track (2937.441mil,3394.882mil)(2937.441mil,3505.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(2965mil,3476.575mil) on Top Layer And Track (2937.441mil,3450mil)(2992.559mil,3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(2965mil,3476.575mil) on Top Layer And Track (2937.441mil,3505.118mil)(2949.252mil,3505.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(2965mil,3476.575mil) on Top Layer And Track (2980.748mil,3505.118mil)(2992.559mil,3505.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-2(2965mil,3476.575mil) on Top Layer And Track (2992.559mil,3394.882mil)(2992.559mil,3505.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-1(5985mil,3178.032mil) on Top Layer And Track (5957.441mil,3096.339mil)(5957.441mil,3206.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(5985mil,3178.032mil) on Top Layer And Track (5957.441mil,3151.457mil)(6012.559mil,3151.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(5985mil,3178.032mil) on Top Layer And Track (5957.441mil,3206.575mil)(5969.252mil,3206.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(5985mil,3178.032mil) on Top Layer And Track (6000.748mil,3206.575mil)(6012.559mil,3206.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-1(5985mil,3178.032mil) on Top Layer And Track (6012.559mil,3096.339mil)(6012.559mil,3206.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-2(5985mil,3124.882mil) on Top Layer And Track (5957.441mil,3096.339mil)(5957.441mil,3206.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(5985mil,3124.882mil) on Top Layer And Track (5957.441mil,3096.339mil)(5969.252mil,3096.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(5985mil,3124.882mil) on Top Layer And Track (5957.441mil,3151.457mil)(6012.559mil,3151.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(5985mil,3124.882mil) on Top Layer And Track (6000.748mil,3096.339mil)(6012.559mil,3096.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-2(5985mil,3124.882mil) on Top Layer And Track (6012.559mil,3096.339mil)(6012.559mil,3206.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(2675mil,3423.425mil) on Top Layer And Track (2647.441mil,3394.882mil)(2647.441mil,3505.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(2675mil,3423.425mil) on Top Layer And Track (2647.441mil,3394.882mil)(2659.252mil,3394.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(2675mil,3423.425mil) on Top Layer And Track (2647.441mil,3450mil)(2702.559mil,3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(2675mil,3423.425mil) on Top Layer And Track (2690.748mil,3394.882mil)(2702.559mil,3394.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(2675mil,3423.425mil) on Top Layer And Track (2702.559mil,3394.882mil)(2702.559mil,3505.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(7120mil,3407.953mil) on Top Layer And Track (7092.441mil,3326.26mil)(7092.441mil,3436.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(7120mil,3407.953mil) on Top Layer And Track (7092.441mil,3381.378mil)(7147.559mil,3381.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(7120mil,3407.953mil) on Top Layer And Track (7092.441mil,3436.496mil)(7104.252mil,3436.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(7120mil,3407.953mil) on Top Layer And Track (7135.748mil,3436.496mil)(7147.559mil,3436.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(7120mil,3407.953mil) on Top Layer And Track (7147.559mil,3326.26mil)(7147.559mil,3436.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(8008.425mil,2525mil) on Top Layer And Track (7979.882mil,2497.441mil)(7979.882mil,2509.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(8008.425mil,2525mil) on Top Layer And Track (7979.882mil,2497.441mil)(8090.118mil,2497.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(8008.425mil,2525mil) on Top Layer And Track (7979.882mil,2540.748mil)(7979.882mil,2552.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(8008.425mil,2525mil) on Top Layer And Track (7979.882mil,2552.559mil)(8090.118mil,2552.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(8008.425mil,2525mil) on Top Layer And Track (8035mil,2497.441mil)(8035mil,2552.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-2(7120mil,3354.803mil) on Top Layer And Track (7092.441mil,3326.26mil)(7092.441mil,3436.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(7120mil,3354.803mil) on Top Layer And Track (7092.441mil,3326.26mil)(7104.252mil,3326.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(7120mil,3354.803mil) on Top Layer And Track (7092.441mil,3381.378mil)(7147.559mil,3381.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(7120mil,3354.803mil) on Top Layer And Track (7135.748mil,3326.26mil)(7147.559mil,3326.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-2(7120mil,3354.803mil) on Top Layer And Track (7147.559mil,3326.26mil)(7147.559mil,3436.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(8061.575mil,2525mil) on Top Layer And Track (8035mil,2497.441mil)(8035mil,2552.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-1(7115mil,2789.525mil) on Top Layer And Track (7087.441mil,2760.982mil)(7087.441mil,2871.218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(7115mil,2789.525mil) on Top Layer And Track (7087.441mil,2760.982mil)(7099.252mil,2760.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(7115mil,2789.525mil) on Top Layer And Track (7087.441mil,2816.1mil)(7142.559mil,2816.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(7115mil,2789.525mil) on Top Layer And Track (7130.748mil,2760.982mil)(7142.559mil,2760.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-1(7115mil,2789.525mil) on Top Layer And Track (7142.559mil,2760.982mil)(7142.559mil,2871.218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-2(7115mil,2842.675mil) on Top Layer And Track (7087.441mil,2760.982mil)(7087.441mil,2871.218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(7115mil,2842.675mil) on Top Layer And Track (7087.441mil,2816.1mil)(7142.559mil,2816.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(7115mil,2842.675mil) on Top Layer And Track (7087.441mil,2871.218mil)(7099.252mil,2871.218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(7115mil,2842.675mil) on Top Layer And Track (7130.748mil,2871.218mil)(7142.559mil,2871.218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-2(7115mil,2842.675mil) on Top Layer And Track (7142.559mil,2760.982mil)(7142.559mil,2871.218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-1(7363.1mil,3133.875mil) on Top Layer And Track (7335.541mil,3052.182mil)(7335.541mil,3162.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(7363.1mil,3133.875mil) on Top Layer And Track (7335.541mil,3107.3mil)(7390.659mil,3107.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(7363.1mil,3133.875mil) on Top Layer And Track (7335.541mil,3162.418mil)(7347.352mil,3162.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(7363.1mil,3133.875mil) on Top Layer And Track (7378.848mil,3162.418mil)(7390.659mil,3162.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-1(7363.1mil,3133.875mil) on Top Layer And Track (7390.659mil,3052.182mil)(7390.659mil,3162.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(7363.1mil,3080.725mil) on Top Layer And Track (7335.541mil,3052.182mil)(7335.541mil,3162.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(7363.1mil,3080.725mil) on Top Layer And Track (7335.541mil,3052.182mil)(7347.352mil,3052.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(7363.1mil,3080.725mil) on Top Layer And Track (7335.541mil,3107.3mil)(7390.659mil,3107.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(7363.1mil,3080.725mil) on Top Layer And Track (7378.848mil,3052.182mil)(7390.659mil,3052.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(7363.1mil,3080.725mil) on Top Layer And Track (7390.659mil,3052.182mil)(7390.659mil,3162.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-1(9089.976mil,3353.408mil) on Top Layer And Track (8964.7mil,3318.408mil)(9125.724mil,3318.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-1(9089.976mil,3353.408mil) on Top Layer And Track (8964.7mil,3388.408mil)(9125.724mil,3388.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D1-2(8999.424mil,3353.408mil) on Top Layer And Track (8964.7mil,3318.408mil)(8964.7mil,3388.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-2(8999.424mil,3353.408mil) on Top Layer And Track (8964.7mil,3318.408mil)(9125.724mil,3318.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-2(8999.424mil,3353.408mil) on Top Layer And Track (8964.7mil,3388.408mil)(9125.724mil,3388.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D3-1(9080.276mil,3245mil) on Top Layer And Track (8955mil,3210mil)(9116.024mil,3210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D3-1(9080.276mil,3245mil) on Top Layer And Track (8955mil,3280mil)(9116.024mil,3280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D3-2(8989.724mil,3245mil) on Top Layer And Track (8955mil,3210mil)(8955mil,3280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D3-2(8989.724mil,3245mil) on Top Layer And Track (8955mil,3210mil)(9116.024mil,3210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D3-2(8989.724mil,3245mil) on Top Layer And Track (8955mil,3280mil)(9116.024mil,3280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.382mil < 10mil) Between Pad OVP_G1-1(6651.929mil,2085mil) on Multi-Layer And Text "OVP_G1" (6574.186mil,1995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER-1(6060mil,2190.905mil) on Top Layer And Track (6025mil,2155.157mil)(6025mil,2316.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER-1(6060mil,2190.905mil) on Top Layer And Track (6095mil,2155.157mil)(6095mil,2316.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER-2(6060mil,2281.457mil) on Top Layer And Track (6025mil,2155.157mil)(6025mil,2316.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad POWER-2(6060mil,2281.457mil) on Top Layer And Track (6025mil,2316.181mil)(6095mil,2316.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER-2(6060mil,2281.457mil) on Top Layer And Track (6095mil,2155.157mil)(6095mil,2316.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-1(7144.409mil,3735mil) on Top Layer And Track (7120mil,3707.441mil)(7120mil,3715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(7144.409mil,3735mil) on Top Layer And Track (7120mil,3707.441mil)(7220mil,3707.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-1(7144.409mil,3735mil) on Top Layer And Track (7120mil,3755mil)(7120mil,3762.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(7144.409mil,3735mil) on Top Layer And Track (7120mil,3762.559mil)(7220mil,3762.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(7144.409mil,3735mil) on Top Layer And Track (7170mil,3707.441mil)(7170mil,3762.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(8745mil,2129.409mil) on Top Layer And Track (8717.441mil,2105mil)(8717.441mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-1(8745mil,2129.409mil) on Top Layer And Track (8717.441mil,2105mil)(8725mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(8745mil,2129.409mil) on Top Layer And Track (8717.441mil,2155mil)(8772.559mil,2155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-1(8745mil,2129.409mil) on Top Layer And Track (8765mil,2105mil)(8772.559mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(8745mil,2129.409mil) on Top Layer And Track (8772.559mil,2105mil)(8772.559mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(7195.591mil,3735mil) on Top Layer And Track (7120mil,3707.441mil)(7220mil,3707.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(7195.591mil,3735mil) on Top Layer And Track (7120mil,3762.559mil)(7220mil,3762.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(7195.591mil,3735mil) on Top Layer And Track (7170mil,3707.441mil)(7170mil,3762.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-2(7195.591mil,3735mil) on Top Layer And Track (7220mil,3707.441mil)(7220mil,3715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-2(7195.591mil,3735mil) on Top Layer And Track (7220mil,3755mil)(7220mil,3762.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(8745mil,2180.59mil) on Top Layer And Track (8717.441mil,2105mil)(8717.441mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(8745mil,2180.59mil) on Top Layer And Track (8717.441mil,2155mil)(8772.559mil,2155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-2(8745mil,2180.59mil) on Top Layer And Track (8717.441mil,2205mil)(8725mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-2(8745mil,2180.59mil) on Top Layer And Track (8765mil,2205mil)(8772.559mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(8745mil,2180.59mil) on Top Layer And Track (8772.559mil,2105mil)(8772.559mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(7460.591mil,3750mil) on Top Layer And Track (7385mil,3722.441mil)(7485mil,3722.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(7460.591mil,3750mil) on Top Layer And Track (7385mil,3777.559mil)(7485mil,3777.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(7460.591mil,3750mil) on Top Layer And Track (7435mil,3722.441mil)(7435mil,3777.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-1(7460.591mil,3750mil) on Top Layer And Track (7485mil,3722.441mil)(7485mil,3730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-1(7460.591mil,3750mil) on Top Layer And Track (7485mil,3770mil)(7485mil,3777.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(8750mil,2258.819mil) on Top Layer And Track (8722.441mil,2234.41mil)(8722.441mil,2334.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-1(8750mil,2258.819mil) on Top Layer And Track (8722.441mil,2234.41mil)(8730mil,2234.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(8750mil,2258.819mil) on Top Layer And Track (8722.441mil,2284.41mil)(8777.559mil,2284.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-1(8750mil,2258.819mil) on Top Layer And Track (8770mil,2234.41mil)(8777.559mil,2234.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(8750mil,2258.819mil) on Top Layer And Track (8777.559mil,2234.41mil)(8777.559mil,2334.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-2(7409.409mil,3750mil) on Top Layer And Track (7385mil,3722.441mil)(7385mil,3730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(7409.409mil,3750mil) on Top Layer And Track (7385mil,3722.441mil)(7485mil,3722.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-2(7409.409mil,3750mil) on Top Layer And Track (7385mil,3770mil)(7385mil,3777.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(7409.409mil,3750mil) on Top Layer And Track (7385mil,3777.559mil)(7485mil,3777.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(7409.409mil,3750mil) on Top Layer And Track (7435mil,3722.441mil)(7435mil,3777.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(8750mil,2310mil) on Top Layer And Track (8722.441mil,2234.41mil)(8722.441mil,2334.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(8750mil,2310mil) on Top Layer And Track (8722.441mil,2284.41mil)(8777.559mil,2284.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-2(8750mil,2310mil) on Top Layer And Track (8722.441mil,2334.41mil)(8730mil,2334.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-2(8750mil,2310mil) on Top Layer And Track (8770mil,2334.41mil)(8777.559mil,2334.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(8750mil,2310mil) on Top Layer And Track (8777.559mil,2234.41mil)(8777.559mil,2334.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.184mil < 10mil) Between Pad R14-1(9440.079mil,2460.591mil) on Top Layer And Text "TEST_CANP1" (8864.754mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(9440.079mil,2460.591mil) on Top Layer And Track (9412.52mil,2385mil)(9412.52mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(9440.079mil,2460.591mil) on Top Layer And Track (9412.52mil,2435mil)(9467.638mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R14-1(9440.079mil,2460.591mil) on Top Layer And Track (9412.52mil,2485mil)(9420.079mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R14-1(9440.079mil,2460.591mil) on Top Layer And Track (9460.079mil,2485mil)(9467.638mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(9440.079mil,2460.591mil) on Top Layer And Track (9467.638mil,2385mil)(9467.638mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.801mil < 10mil) Between Pad R14-2(9440.079mil,2409.41mil) on Top Layer And Text "TEST_CANP1" (8864.754mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.801mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(9440.079mil,2409.41mil) on Top Layer And Track (9412.52mil,2385mil)(9412.52mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R14-2(9440.079mil,2409.41mil) on Top Layer And Track (9412.52mil,2385mil)(9420.079mil,2385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(9440.079mil,2409.41mil) on Top Layer And Track (9412.52mil,2435mil)(9467.638mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R14-2(9440.079mil,2409.41mil) on Top Layer And Track (9460.079mil,2385mil)(9467.638mil,2385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(9440.079mil,2409.41mil) on Top Layer And Track (9467.638mil,2385mil)(9467.638mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.197mil < 10mil) Between Pad R15-1(9260.802mil,3243.408mil) on Top Layer And Text "D3" (9125mil,3216.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-1(9260.802mil,3243.408mil) on Top Layer And Track (9228.322mil,3207.975mil)(9228.322mil,3215.849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(9260.802mil,3243.408mil) on Top Layer And Track (9228.322mil,3207.975mil)(9362.18mil,3207.975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-1(9260.802mil,3243.408mil) on Top Layer And Track (9228.322mil,3270.967mil)(9228.322mil,3278.841mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(9260.802mil,3243.408mil) on Top Layer And Track (9228.322mil,3278.841mil)(9362.18mil,3278.841mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R15-1(9260.802mil,3243.408mil) on Top Layer And Track (9295.251mil,3207.975mil)(9295.251mil,3278.841mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(9329.7mil,3243.408mil) on Top Layer And Track (9228.322mil,3207.975mil)(9362.18mil,3207.975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(9329.7mil,3243.408mil) on Top Layer And Track (9228.322mil,3278.841mil)(9362.18mil,3278.841mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R15-2(9329.7mil,3243.408mil) on Top Layer And Track (9295.251mil,3207.975mil)(9295.251mil,3278.841mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-2(9329.7mil,3243.408mil) on Top Layer And Track (9362.18mil,3207.975mil)(9362.18mil,3215.849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-2(9329.7mil,3243.408mil) on Top Layer And Track (9362.18mil,3270.967mil)(9362.18mil,3278.841mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R16-1(9250.251mil,3358.211mil) on Top Layer And Track (9217.771mil,3322.778mil)(9217.771mil,3330.652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(9250.251mil,3358.211mil) on Top Layer And Track (9217.771mil,3322.778mil)(9351.629mil,3322.778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R16-1(9250.251mil,3358.211mil) on Top Layer And Track (9217.771mil,3385.77mil)(9217.771mil,3393.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(9250.251mil,3358.211mil) on Top Layer And Track (9217.771mil,3393.644mil)(9351.629mil,3393.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R16-1(9250.251mil,3358.211mil) on Top Layer And Track (9284.7mil,3322.778mil)(9284.7mil,3393.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(9319.149mil,3358.211mil) on Top Layer And Track (9217.771mil,3322.778mil)(9351.629mil,3322.778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(9319.149mil,3358.211mil) on Top Layer And Track (9217.771mil,3393.644mil)(9351.629mil,3393.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R16-2(9319.149mil,3358.211mil) on Top Layer And Track (9284.7mil,3322.778mil)(9284.7mil,3393.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R16-2(9319.149mil,3358.211mil) on Top Layer And Track (9351.629mil,3322.778mil)(9351.629mil,3330.652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R16-2(9319.149mil,3358.211mil) on Top Layer And Track (9351.629mil,3385.77mil)(9351.629mil,3393.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(9315mil,1819.409mil) on Top Layer And Track (9287.441mil,1795mil)(9287.441mil,1895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-1(9315mil,1819.409mil) on Top Layer And Track (9287.441mil,1795mil)(9295mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(9315mil,1819.409mil) on Top Layer And Track (9287.441mil,1845mil)(9342.559mil,1845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-1(9315mil,1819.409mil) on Top Layer And Track (9335mil,1795mil)(9342.559mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(9315mil,1819.409mil) on Top Layer And Track (9342.559mil,1795mil)(9342.559mil,1895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(8810mil,1829.409mil) on Top Layer And Track (8782.441mil,1805mil)(8782.441mil,1905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R18-1(8810mil,1829.409mil) on Top Layer And Track (8782.441mil,1805mil)(8790mil,1805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(8810mil,1829.409mil) on Top Layer And Track (8782.441mil,1855mil)(8837.559mil,1855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R18-1(8810mil,1829.409mil) on Top Layer And Track (8830mil,1805mil)(8837.559mil,1805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(8810mil,1829.409mil) on Top Layer And Track (8837.559mil,1805mil)(8837.559mil,1905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(8810mil,1880.591mil) on Top Layer And Track (8782.441mil,1805mil)(8782.441mil,1905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(8810mil,1880.591mil) on Top Layer And Track (8782.441mil,1855mil)(8837.559mil,1855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R18-2(8810mil,1880.591mil) on Top Layer And Track (8782.441mil,1905mil)(8790mil,1905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R18-2(8810mil,1880.591mil) on Top Layer And Track (8830mil,1905mil)(8837.559mil,1905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(8810mil,1880.591mil) on Top Layer And Track (8837.559mil,1805mil)(8837.559mil,1905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(8985mil,1829.409mil) on Top Layer And Track (8957.441mil,1805mil)(8957.441mil,1905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-1(8985mil,1829.409mil) on Top Layer And Track (8957.441mil,1805mil)(8965mil,1805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(8985mil,1829.409mil) on Top Layer And Track (8957.441mil,1855mil)(9012.559mil,1855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-1(8985mil,1829.409mil) on Top Layer And Track (9005mil,1805mil)(9012.559mil,1805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(8985mil,1829.409mil) on Top Layer And Track (9012.559mil,1805mil)(9012.559mil,1905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(8985mil,1880.591mil) on Top Layer And Track (8957.441mil,1805mil)(8957.441mil,1905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(8985mil,1880.591mil) on Top Layer And Track (8957.441mil,1855mil)(9012.559mil,1855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-2(8985mil,1880.591mil) on Top Layer And Track (8957.441mil,1905mil)(8965mil,1905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-2(8985mil,1880.591mil) on Top Layer And Track (9005mil,1905mil)(9012.559mil,1905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(8985mil,1880.591mil) on Top Layer And Track (9012.559mil,1805mil)(9012.559mil,1905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-1(6950mil,2044.449mil) on Top Layer And Track (6914.567mil,1943.071mil)(6914.567mil,2076.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R33-1(6950mil,2044.449mil) on Top Layer And Track (6914.567mil,2076.929mil)(6922.441mil,2076.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R33-1(6950mil,2044.449mil) on Top Layer And Track (6977.559mil,2076.929mil)(6985.433mil,2076.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-1(6775mil,3440mil) on Top Layer And Track (6750.591mil,3412.441mil)(6750.591mil,3420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(6775mil,3440mil) on Top Layer And Track (6750.591mil,3412.441mil)(6850.591mil,3412.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-1(6775mil,3440mil) on Top Layer And Track (6750.591mil,3460mil)(6750.591mil,3467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(6775mil,3440mil) on Top Layer And Track (6750.591mil,3467.559mil)(6850.591mil,3467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(6775mil,3440mil) on Top Layer And Track (6800.591mil,3412.441mil)(6800.591mil,3467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(6826.181mil,3440mil) on Top Layer And Track (6750.591mil,3412.441mil)(6850.591mil,3412.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(6826.181mil,3440mil) on Top Layer And Track (6750.591mil,3467.559mil)(6850.591mil,3467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(6826.181mil,3440mil) on Top Layer And Track (6800.591mil,3412.441mil)(6800.591mil,3467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-2(6826.181mil,3440mil) on Top Layer And Track (6850.591mil,3412.441mil)(6850.591mil,3420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-2(6826.181mil,3440mil) on Top Layer And Track (6850.591mil,3460mil)(6850.591mil,3467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-1(6573.819mil,3430mil) on Top Layer And Track (6549.409mil,3402.441mil)(6549.409mil,3410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(6573.819mil,3430mil) on Top Layer And Track (6549.409mil,3402.441mil)(6649.409mil,3402.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-1(6573.819mil,3430mil) on Top Layer And Track (6549.409mil,3450mil)(6549.409mil,3457.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(6573.819mil,3430mil) on Top Layer And Track (6549.409mil,3457.559mil)(6649.409mil,3457.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(6573.819mil,3430mil) on Top Layer And Track (6599.409mil,3402.441mil)(6599.409mil,3457.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(6625mil,3430mil) on Top Layer And Track (6549.409mil,3402.441mil)(6649.409mil,3402.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(6625mil,3430mil) on Top Layer And Track (6549.409mil,3457.559mil)(6649.409mil,3457.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(6625mil,3430mil) on Top Layer And Track (6599.409mil,3402.441mil)(6599.409mil,3457.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(6625mil,3430mil) on Top Layer And Track (6649.409mil,3402.441mil)(6649.409mil,3410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(6625mil,3430mil) on Top Layer And Track (6649.409mil,3450mil)(6649.409mil,3457.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(7120mil,3131.378mil) on Top Layer And Track (7092.441mil,3055.787mil)(7092.441mil,3155.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(7120mil,3131.378mil) on Top Layer And Track (7092.441mil,3105.787mil)(7147.559mil,3105.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-1(7120mil,3131.378mil) on Top Layer And Track (7092.441mil,3155.787mil)(7100mil,3155.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-1(7120mil,3131.378mil) on Top Layer And Track (7140mil,3155.787mil)(7147.559mil,3155.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(7120mil,3131.378mil) on Top Layer And Track (7147.559mil,3055.787mil)(7147.559mil,3155.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(7120mil,3080.197mil) on Top Layer And Track (7092.441mil,3055.787mil)(7092.441mil,3155.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-2(7120mil,3080.197mil) on Top Layer And Track (7092.441mil,3055.787mil)(7100mil,3055.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(7120mil,3080.197mil) on Top Layer And Track (7092.441mil,3105.787mil)(7147.559mil,3105.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-2(7120mil,3080.197mil) on Top Layer And Track (7140mil,3055.787mil)(7147.559mil,3055.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(7120mil,3080.197mil) on Top Layer And Track (7147.559mil,3055.787mil)(7147.559mil,3155.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(7754.323mil,3411.508mil) on Top Layer And Track (7652.945mil,3376.075mil)(7786.803mil,3376.075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(7754.323mil,3411.508mil) on Top Layer And Track (7652.945mil,3446.941mil)(7786.803mil,3446.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R7-1(7754.323mil,3411.508mil) on Top Layer And Track (7719.874mil,3376.075mil)(7719.874mil,3446.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R7-1(7754.323mil,3411.508mil) on Top Layer And Track (7786.803mil,3376.075mil)(7786.803mil,3383.949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R7-1(7754.323mil,3411.508mil) on Top Layer And Track (7786.803mil,3439.067mil)(7786.803mil,3446.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(7369.874mil,3352.295mil) on Top Layer And Track (7342.315mil,3327.886mil)(7342.315mil,3427.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R7-2(7369.874mil,3352.295mil) on Top Layer And Track (7342.315mil,3327.886mil)(7349.874mil,3327.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(7369.874mil,3352.295mil) on Top Layer And Track (7342.315mil,3377.886mil)(7397.433mil,3377.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R7-2(7369.874mil,3352.295mil) on Top Layer And Track (7389.874mil,3327.886mil)(7397.433mil,3327.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(7369.874mil,3352.295mil) on Top Layer And Track (7397.433mil,3327.886mil)(7397.433mil,3427.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R7-2(7685.425mil,3411.508mil) on Top Layer And Track (7652.945mil,3376.075mil)(7652.945mil,3383.949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(7685.425mil,3411.508mil) on Top Layer And Track (7652.945mil,3376.075mil)(7786.803mil,3376.075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R7-2(7685.425mil,3411.508mil) on Top Layer And Track (7652.945mil,3439.067mil)(7652.945mil,3446.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(7685.425mil,3411.508mil) on Top Layer And Track (7652.945mil,3446.941mil)(7786.803mil,3446.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R7-2(7685.425mil,3411.508mil) on Top Layer And Track (7719.874mil,3376.075mil)(7719.874mil,3446.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(8765mil,2610.591mil) on Top Layer And Track (8737.441mil,2535mil)(8737.441mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(8765mil,2610.591mil) on Top Layer And Track (8737.441mil,2585mil)(8792.559mil,2585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8-1(8765mil,2610.591mil) on Top Layer And Track (8737.441mil,2635mil)(8745mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8-1(8765mil,2610.591mil) on Top Layer And Track (8785mil,2635mil)(8792.559mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(8765mil,2610.591mil) on Top Layer And Track (8792.559mil,2535mil)(8792.559mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(8765mil,2559.41mil) on Top Layer And Track (8737.441mil,2535mil)(8737.441mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8-2(8765mil,2559.41mil) on Top Layer And Track (8737.441mil,2535mil)(8745mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(8765mil,2559.41mil) on Top Layer And Track (8737.441mil,2585mil)(8792.559mil,2585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8-2(8765mil,2559.41mil) on Top Layer And Track (8785mil,2535mil)(8792.559mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(8765mil,2559.41mil) on Top Layer And Track (8792.559mil,2535mil)(8792.559mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.492mil < 10mil) Between Pad R9-1(7764.323mil,3791.508mil) on Top Layer And Text "R9" (7699.228mil,3831.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.492mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(7764.323mil,3791.508mil) on Top Layer And Track (7662.945mil,3756.075mil)(7796.803mil,3756.075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(7764.323mil,3791.508mil) on Top Layer And Track (7662.945mil,3826.941mil)(7796.803mil,3826.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R9-1(7764.323mil,3791.508mil) on Top Layer And Track (7729.874mil,3756.075mil)(7729.874mil,3826.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R9-1(7764.323mil,3791.508mil) on Top Layer And Track (7796.803mil,3756.075mil)(7796.803mil,3763.949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R9-1(7764.323mil,3791.508mil) on Top Layer And Track (7796.803mil,3819.067mil)(7796.803mil,3826.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.492mil < 10mil) Between Pad R9-2(7695.425mil,3791.508mil) on Top Layer And Text "R9" (7699.228mil,3831.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.492mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R9-2(7695.425mil,3791.508mil) on Top Layer And Track (7662.945mil,3756.075mil)(7662.945mil,3763.949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(7695.425mil,3791.508mil) on Top Layer And Track (7662.945mil,3756.075mil)(7796.803mil,3756.075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R9-2(7695.425mil,3791.508mil) on Top Layer And Track (7662.945mil,3819.067mil)(7662.945mil,3826.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(7695.425mil,3791.508mil) on Top Layer And Track (7662.945mil,3826.941mil)(7796.803mil,3826.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R9-2(7695.425mil,3791.508mil) on Top Layer And Track (7729.874mil,3756.075mil)(7729.874mil,3826.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad T1-1(6494.37mil,1963.228mil) on Top Layer And Track (6427.441mil,1941.575mil)(6466.811mil,1941.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad T1-2(6494.37mil,2038.031mil) on Top Layer And Track (6427.441mil,2059.685mil)(6466.811mil,2059.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.518mil < 10mil) Between Pad TEST_CANN1-1(8918.031mil,2135mil) on Multi-Layer And Text "TEST_CANN1" (8850mil,2024.147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.845mil < 10mil) Between Pad TEST_CANP1-1(8905mil,2310mil) on Multi-Layer And Track (8860.748mil,2265.118mil)(8872.559mil,2265.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.845mil < 10mil) Between Pad TEST_CANP1-1(8905mil,2310mil) on Multi-Layer And Track (8872.559mil,2154.882mil)(8872.559mil,2265.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U4-(6530.574mil,3111.9mil) on Top Layer And Track (6582.739mil,2981.979mil)(6582.739mil,3241.821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U4-1(6764.826mil,3011.9mil) on Top Layer And Track (6712.661mil,2981.979mil)(6712.661mil,3241.821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U4-2(6764.826mil,3061.9mil) on Top Layer And Track (6712.661mil,2981.979mil)(6712.661mil,3241.821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U4-3(6764.826mil,3111.9mil) on Top Layer And Track (6712.661mil,2981.979mil)(6712.661mil,3241.821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U4-4(6764.826mil,3161.9mil) on Top Layer And Track (6712.661mil,2981.979mil)(6712.661mil,3241.821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U4-5(6764.826mil,3211.9mil) on Top Layer And Track (6712.661mil,2981.979mil)(6712.661mil,3241.821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
Rule Violations :340

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.868mil < 10mil) Between Text "*" (6040mil,2296.181mil) on Top Overlay And Track (6025mil,2155.157mil)(6025mil,2316.181mil) on Top Overlay Silk Text to Silk Clearance [8.868mil]
   Violation between Silk To Silk Clearance Constraint: (7.251mil < 10mil) Between Text "*" (6040mil,2296.181mil) on Top Overlay And Track (6025mil,2316.181mil)(6095mil,2316.181mil) on Top Overlay Silk Text to Silk Clearance [7.251mil]
   Violation between Silk To Silk Clearance Constraint: (8.901mil < 10mil) Between Text "*" (8975mil,3225mil) on Top Overlay And Track (8955mil,3210mil)(8955mil,3280mil) on Top Overlay Silk Text to Silk Clearance [8.901mil]
   Violation between Silk To Silk Clearance Constraint: (8.147mil < 10mil) Between Text "*" (8975mil,3225mil) on Top Overlay And Track (8955mil,3210mil)(9116.024mil,3210mil) on Top Overlay Silk Text to Silk Clearance [8.147mil]
   Violation between Silk To Silk Clearance Constraint: (8.901mil < 10mil) Between Text "*" (8984.7mil,3333.408mil) on Top Overlay And Track (8964.7mil,3318.408mil)(8964.7mil,3388.408mil) on Top Overlay Silk Text to Silk Clearance [8.901mil]
   Violation between Silk To Silk Clearance Constraint: (8.147mil < 10mil) Between Text "*" (8984.7mil,3333.408mil) on Top Overlay And Track (8964.7mil,3318.408mil)(9125.724mil,3318.408mil) on Top Overlay Silk Text to Silk Clearance [8.147mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (7810mil,3144.532mil) on Top Overlay And Track (7832.441mil,3209.882mil)(7832.441mil,3320.118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (7810mil,3144.532mil) on Top Overlay And Track (7832.441mil,3209.882mil)(7844.252mil,3209.882mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (7810mil,3144.532mil) on Top Overlay And Track (7875.748mil,3209.882mil)(7887.559mil,3209.882mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.338mil < 10mil) Between Text "C10" (7810mil,3144.532mil) on Top Overlay And Track (7887.559mil,3209.882mil)(7887.559mil,3320.118mil) on Top Overlay Silk Text to Silk Clearance [1.338mil]
   Violation between Silk To Silk Clearance Constraint: (6.319mil < 10mil) Between Text "C11" (8850mil,2280mil) on Top Overlay And Text "R13" (8773.701mil,2350mil) on Top Overlay Silk Text to Silk Clearance [6.319mil]
   Violation between Silk To Silk Clearance Constraint: (5.703mil < 10mil) Between Text "C11" (8850mil,2280mil) on Top Overlay And Track (8722.441mil,2284.41mil)(8777.559mil,2284.41mil) on Top Overlay Silk Text to Silk Clearance [5.703mil]
   Violation between Silk To Silk Clearance Constraint: (4.508mil < 10mil) Between Text "C11" (8850mil,2280mil) on Top Overlay And Track (8777.559mil,2234.41mil)(8777.559mil,2334.41mil) on Top Overlay Silk Text to Silk Clearance [4.508mil]
   Violation between Silk To Silk Clearance Constraint: (6.929mil < 10mil) Between Text "C11" (8850mil,2280mil) on Top Overlay And Track (8817.441mil,2154.882mil)(8817.441mil,2265.118mil) on Top Overlay Silk Text to Silk Clearance [6.929mil]
   Violation between Silk To Silk Clearance Constraint: (6.929mil < 10mil) Between Text "C11" (8850mil,2280mil) on Top Overlay And Track (8817.441mil,2265.118mil)(8829.252mil,2265.118mil) on Top Overlay Silk Text to Silk Clearance [6.929mil]
   Violation between Silk To Silk Clearance Constraint: (5.048mil < 10mil) Between Text "C14" (9130mil,1915mil) on Top Overlay And Text "R17" (9295mil,1907.323mil) on Top Overlay Silk Text to Silk Clearance [5.048mil]
   Violation between Silk To Silk Clearance Constraint: (7.913mil < 10mil) Between Text "C14" (9130mil,1915mil) on Top Overlay And Track (9127.441mil,1794.882mil)(9127.441mil,1905.118mil) on Top Overlay Silk Text to Silk Clearance [7.913mil]
   Violation between Silk To Silk Clearance Constraint: (1.957mil < 10mil) Between Text "C14" (9130mil,1915mil) on Top Overlay And Track (9127.441mil,1905.118mil)(9139.252mil,1905.118mil) on Top Overlay Silk Text to Silk Clearance [1.957mil]
   Violation between Silk To Silk Clearance Constraint: (4.406mil < 10mil) Between Text "C14" (9130mil,1915mil) on Top Overlay And Track (9170.748mil,1905.118mil)(9182.559mil,1905.118mil) on Top Overlay Silk Text to Silk Clearance [4.406mil]
   Violation between Silk To Silk Clearance Constraint: (4.406mil < 10mil) Between Text "C14" (9130mil,1915mil) on Top Overlay And Track (9182.559mil,1794.882mil)(9182.559mil,1905.118mil) on Top Overlay Silk Text to Silk Clearance [4.406mil]
   Violation between Silk To Silk Clearance Constraint: (1.705mil < 10mil) Between Text "C20" (9025mil,3061.802mil) on Top Overlay And Track (9064.582mil,3125.849mil)(9064.582mil,3137.66mil) on Top Overlay Silk Text to Silk Clearance [1.705mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (9025mil,3061.802mil) on Top Overlay And Track (9064.582mil,3125.849mil)(9174.818mil,3125.849mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (9025mil,3061.802mil) on Top Overlay And Track (9119.7mil,3125.849mil)(9119.7mil,3180.967mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (9025mil,3061.802mil) on Top Overlay And Track (9174.818mil,3125.849mil)(9174.818mil,3137.66mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.016mil < 10mil) Between Text "C21" (7786.961mil,3493.55mil) on Top Overlay And Track (7664.756mil,3524.067mil)(7774.992mil,3524.067mil) on Top Overlay Silk Text to Silk Clearance [4.016mil]
   Violation between Silk To Silk Clearance Constraint: (4.016mil < 10mil) Between Text "C21" (7786.961mil,3493.55mil) on Top Overlay And Track (7774.992mil,3512.256mil)(7774.992mil,3524.067mil) on Top Overlay Silk Text to Silk Clearance [4.016mil]
   Violation between Silk To Silk Clearance Constraint: (3.63mil < 10mil) Between Text "C22" (7790mil,3599.51mil) on Top Overlay And Track (7668.181mil,3649.067mil)(7778.417mil,3649.067mil) on Top Overlay Silk Text to Silk Clearance [3.63mil]
   Violation between Silk To Silk Clearance Constraint: (4.221mil < 10mil) Between Text "C22" (7790mil,3599.51mil) on Top Overlay And Track (7778.417mil,3593.949mil)(7778.417mil,3605.76mil) on Top Overlay Silk Text to Silk Clearance [4.221mil]
   Violation between Silk To Silk Clearance Constraint: (3.63mil < 10mil) Between Text "C22" (7790mil,3599.51mil) on Top Overlay And Track (7778.417mil,3637.256mil)(7778.417mil,3649.067mil) on Top Overlay Silk Text to Silk Clearance [3.63mil]
   Violation between Silk To Silk Clearance Constraint: (8.2mil < 10mil) Between Text "C24" (6135mil,3027.841mil) on Top Overlay And Track (6122.441mil,3099.882mil)(6134.252mil,3099.882mil) on Top Overlay Silk Text to Silk Clearance [8.2mil]
   Violation between Silk To Silk Clearance Constraint: (4.132mil < 10mil) Between Text "C24" (6135mil,3027.841mil) on Top Overlay And Track (6165.748mil,3099.882mil)(6177.559mil,3099.882mil) on Top Overlay Silk Text to Silk Clearance [4.132mil]
   Violation between Silk To Silk Clearance Constraint: (9.463mil < 10mil) Between Text "C24" (6135mil,3027.841mil) on Top Overlay And Track (6177.559mil,3099.882mil)(6177.559mil,3210.118mil) on Top Overlay Silk Text to Silk Clearance [9.463mil]
   Violation between Silk To Silk Clearance Constraint: (9.712mil < 10mil) Between Text "C5" (5948.423mil,3224.213mil) on Top Overlay And Track (5957.441mil,3096.339mil)(5957.441mil,3206.575mil) on Top Overlay Silk Text to Silk Clearance [9.712mil]
   Violation between Silk To Silk Clearance Constraint: (9.685mil < 10mil) Between Text "C5" (5948.423mil,3224.213mil) on Top Overlay And Track (5957.441mil,3206.575mil)(5969.252mil,3206.575mil) on Top Overlay Silk Text to Silk Clearance [9.685mil]
   Violation between Silk To Silk Clearance Constraint: (7.431mil < 10mil) Between Text "C7" (7100mil,3450.766mil) on Top Overlay And Track (7092.441mil,3436.496mil)(7104.252mil,3436.496mil) on Top Overlay Silk Text to Silk Clearance [7.431mil]
   Violation between Silk To Silk Clearance Constraint: (7.435mil < 10mil) Between Text "C7" (7100mil,3450.766mil) on Top Overlay And Track (7135.748mil,3436.496mil)(7147.559mil,3436.496mil) on Top Overlay Silk Text to Silk Clearance [7.435mil]
   Violation between Silk To Silk Clearance Constraint: (5.734mil < 10mil) Between Text "C7" (7944.186mil,2565mil) on Top Overlay And Track (7979.882mil,2540.748mil)(7979.882mil,2552.559mil) on Top Overlay Silk Text to Silk Clearance [5.734mil]
   Violation between Silk To Silk Clearance Constraint: (4.488mil < 10mil) Between Text "C7" (7944.186mil,2565mil) on Top Overlay And Track (7979.882mil,2552.559mil)(8090.118mil,2552.559mil) on Top Overlay Silk Text to Silk Clearance [4.488mil]
   Violation between Silk To Silk Clearance Constraint: (9.521mil < 10mil) Between Text "C8" (6970mil,2761.976mil) on Top Overlay And Track (7087.441mil,2760.982mil)(7087.441mil,2871.218mil) on Top Overlay Silk Text to Silk Clearance [9.521mil]
   Violation between Silk To Silk Clearance Constraint: (5.196mil < 10mil) Between Text "C9" (7341.173mil,3175mil) on Top Overlay And Track (7335.541mil,3162.418mil)(7347.352mil,3162.418mil) on Top Overlay Silk Text to Silk Clearance [5.196mil]
   Violation between Silk To Silk Clearance Constraint: (6.79mil < 10mil) Between Text "C9" (7341.173mil,3175mil) on Top Overlay And Track (7378.848mil,3162.418mil)(7390.659mil,3162.418mil) on Top Overlay Silk Text to Silk Clearance [6.79mil]
   Violation between Silk To Silk Clearance Constraint: (2.431mil < 10mil) Between Text "D3" (9125mil,3216.976mil) on Top Overlay And Track (8955mil,3210mil)(9116.024mil,3210mil) on Top Overlay Silk Text to Silk Clearance [2.431mil]
   Violation between Silk To Silk Clearance Constraint: (0.541mil < 10mil) Between Text "D3" (9125mil,3216.976mil) on Top Overlay And Track (8955mil,3280mil)(9116.024mil,3280mil) on Top Overlay Silk Text to Silk Clearance [0.541mil]
   Violation between Silk To Silk Clearance Constraint: (0.039mil < 10mil) Between Text "D3" (9125mil,3216.976mil) on Top Overlay And Track (9116.024mil,3210mil)(9116.024mil,3280mil) on Top Overlay Silk Text to Silk Clearance [0.039mil]
   Violation between Silk To Silk Clearance Constraint: (2.285mil < 10mil) Between Text "D3" (9125mil,3216.976mil) on Top Overlay And Track (9228.322mil,3207.975mil)(9228.322mil,3215.849mil) on Top Overlay Silk Text to Silk Clearance [2.285mil]
   Violation between Silk To Silk Clearance Constraint: (7.853mil < 10mil) Between Text "D3" (9125mil,3216.976mil) on Top Overlay And Track (9228.322mil,3207.975mil)(9362.18mil,3207.975mil) on Top Overlay Silk Text to Silk Clearance [7.853mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (9125mil,3216.976mil) on Top Overlay And Track (9228.322mil,3270.967mil)(9228.322mil,3278.841mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.82mil < 10mil) Between Text "D3" (9125mil,3216.976mil) on Top Overlay And Track (9228.322mil,3278.841mil)(9362.18mil,3278.841mil) on Top Overlay Silk Text to Silk Clearance [2.82mil]
   Violation between Silk To Silk Clearance Constraint: (6.24mil < 10mil) Between Text "POWER" (5810mil,2080mil) on Top Overlay And Track (6025mil,2155.157mil)(6025mil,2316.181mil) on Top Overlay Silk Text to Silk Clearance [6.24mil]
   Violation between Silk To Silk Clearance Constraint: (6.24mil < 10mil) Between Text "POWER" (5810mil,2080mil) on Top Overlay And Track (6025mil,2155.157mil)(6095mil,2155.157mil) on Top Overlay Silk Text to Silk Clearance [6.24mil]
   Violation between Silk To Silk Clearance Constraint: (4.721mil < 10mil) Between Text "R12" (7125mil,3635.814mil) on Top Overlay And Track (7120mil,3707.441mil)(7120mil,3715mil) on Top Overlay Silk Text to Silk Clearance [4.721mil]
   Violation between Silk To Silk Clearance Constraint: (3.693mil < 10mil) Between Text "R12" (7125mil,3635.814mil) on Top Overlay And Track (7120mil,3707.441mil)(7220mil,3707.441mil) on Top Overlay Silk Text to Silk Clearance [3.693mil]
   Violation between Silk To Silk Clearance Constraint: (8.702mil < 10mil) Between Text "R12" (8612.236mil,2030mil) on Top Overlay And Track (8717.441mil,2105mil)(8725mil,2105mil) on Top Overlay Silk Text to Silk Clearance [8.702mil]
   Violation between Silk To Silk Clearance Constraint: (3.315mil < 10mil) Between Text "R13" (7450mil,3651.193mil) on Top Overlay And Track (7385mil,3722.441mil)(7485mil,3722.441mil) on Top Overlay Silk Text to Silk Clearance [3.315mil]
   Violation between Silk To Silk Clearance Constraint: (4.378mil < 10mil) Between Text "R13" (7450mil,3651.193mil) on Top Overlay And Track (7485mil,3722.441mil)(7485mil,3730mil) on Top Overlay Silk Text to Silk Clearance [4.378mil]
   Violation between Silk To Silk Clearance Constraint: (7.638mil < 10mil) Between Text "R13" (8773.701mil,2350mil) on Top Overlay And Track (8722.441mil,2234.41mil)(8722.441mil,2334.41mil) on Top Overlay Silk Text to Silk Clearance [7.638mil]
   Violation between Silk To Silk Clearance Constraint: (7.638mil < 10mil) Between Text "R13" (8773.701mil,2350mil) on Top Overlay And Track (8722.441mil,2334.41mil)(8730mil,2334.41mil) on Top Overlay Silk Text to Silk Clearance [7.638mil]
   Violation between Silk To Silk Clearance Constraint: (7.638mil < 10mil) Between Text "R13" (8773.701mil,2350mil) on Top Overlay And Track (8770mil,2334.41mil)(8777.559mil,2334.41mil) on Top Overlay Silk Text to Silk Clearance [7.638mil]
   Violation between Silk To Silk Clearance Constraint: (8.108mil < 10mil) Between Text "R13" (8773.701mil,2350mil) on Top Overlay And Track (8777.559mil,2234.41mil)(8777.559mil,2334.41mil) on Top Overlay Silk Text to Silk Clearance [8.108mil]
   Violation between Silk To Silk Clearance Constraint: (8.46mil < 10mil) Between Text "R14" (9430mil,2498.075mil) on Top Overlay And Track (9412.52mil,2485mil)(9420.079mil,2485mil) on Top Overlay Silk Text to Silk Clearance [8.46mil]
   Violation between Silk To Silk Clearance Constraint: (5.331mil < 10mil) Between Text "R14" (9430mil,2498.075mil) on Top Overlay And Track (9460.079mil,2485mil)(9467.638mil,2485mil) on Top Overlay Silk Text to Silk Clearance [5.331mil]
   Violation between Silk To Silk Clearance Constraint: (5.331mil < 10mil) Between Text "R14" (9430mil,2498.075mil) on Top Overlay And Track (9467.638mil,2385mil)(9467.638mil,2485mil) on Top Overlay Silk Text to Silk Clearance [5.331mil]
   Violation between Silk To Silk Clearance Constraint: (4.358mil < 10mil) Between Text "R15" (9419.238mil,2100mil) on Top Overlay And Track (9352.315mil,2096.508mil)(9407.433mil,2096.508mil) on Top Overlay Silk Text to Silk Clearance [4.358mil]
   Violation between Silk To Silk Clearance Constraint: (3.853mil < 10mil) Between Text "R15" (9419.238mil,2100mil) on Top Overlay And Track (9399.874mil,2146.508mil)(9407.433mil,2146.508mil) on Top Overlay Silk Text to Silk Clearance [3.853mil]
   Violation between Silk To Silk Clearance Constraint: (3.853mil < 10mil) Between Text "R15" (9419.238mil,2100mil) on Top Overlay And Track (9407.433mil,2046.508mil)(9407.433mil,2146.508mil) on Top Overlay Silk Text to Silk Clearance [3.853mil]
   Violation between Silk To Silk Clearance Constraint: (3.329mil < 10mil) Between Text "R16" (9433.549mil,1730.245mil) on Top Overlay And Track (9437.315mil,1801.508mil)(9437.315mil,1901.508mil) on Top Overlay Silk Text to Silk Clearance [3.329mil]
   Violation between Silk To Silk Clearance Constraint: (3.329mil < 10mil) Between Text "R16" (9433.549mil,1730.245mil) on Top Overlay And Track (9437.315mil,1801.508mil)(9444.874mil,1801.508mil) on Top Overlay Silk Text to Silk Clearance [3.329mil]
   Violation between Silk To Silk Clearance Constraint: (7.87mil < 10mil) Between Text "R16" (9433.549mil,1730.245mil) on Top Overlay And Track (9484.874mil,1801.508mil)(9492.433mil,1801.508mil) on Top Overlay Silk Text to Silk Clearance [7.87mil]
   Violation between Silk To Silk Clearance Constraint: (7.87mil < 10mil) Between Text "R16" (9433.549mil,1730.245mil) on Top Overlay And Track (9492.433mil,1801.508mil)(9492.433mil,1901.508mil) on Top Overlay Silk Text to Silk Clearance [7.87mil]
   Violation between Silk To Silk Clearance Constraint: (6.504mil < 10mil) Between Text "R17" (9295mil,1907.323mil) on Top Overlay And Track (9287.441mil,1795mil)(9287.441mil,1895mil) on Top Overlay Silk Text to Silk Clearance [6.504mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R17" (9295mil,1907.323mil) on Top Overlay And Track (9287.441mil,1895mil)(9295mil,1895mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R17" (9295mil,1907.323mil) on Top Overlay And Track (9335mil,1895mil)(9342.559mil,1895mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (6.511mil < 10mil) Between Text "R17" (9295mil,1907.323mil) on Top Overlay And Track (9342.559mil,1795mil)(9342.559mil,1895mil) on Top Overlay Silk Text to Silk Clearance [6.511mil]
   Violation between Silk To Silk Clearance Constraint: (7.053mil < 10mil) Between Text "R18" (8689.627mil,1920mil) on Top Overlay And Track (8830mil,1905mil)(8837.559mil,1905mil) on Top Overlay Silk Text to Silk Clearance [7.053mil]
   Violation between Silk To Silk Clearance Constraint: (9.037mil < 10mil) Between Text "R18" (8689.627mil,1920mil) on Top Overlay And Track (8837.559mil,1805mil)(8837.559mil,1905mil) on Top Overlay Silk Text to Silk Clearance [9.037mil]
   Violation between Silk To Silk Clearance Constraint: (0.138mil < 10mil) Between Text "R33" (6907.186mil,1875mil) on Top Overlay And Track (6914.567mil,1943.071mil)(6914.567mil,2076.929mil) on Top Overlay Silk Text to Silk Clearance [0.138mil]
   Violation between Silk To Silk Clearance Constraint: (0.138mil < 10mil) Between Text "R33" (6907.186mil,1875mil) on Top Overlay And Track (6914.567mil,1943.071mil)(6922.441mil,1943.071mil) on Top Overlay Silk Text to Silk Clearance [0.138mil]
   Violation between Silk To Silk Clearance Constraint: (0.138mil < 10mil) Between Text "R33" (6907.186mil,1875mil) on Top Overlay And Track (6977.559mil,1943.071mil)(6985.433mil,1943.071mil) on Top Overlay Silk Text to Silk Clearance [0.138mil]
   Violation between Silk To Silk Clearance Constraint: (0.138mil < 10mil) Between Text "R33" (6907.186mil,1875mil) on Top Overlay And Track (6985.433mil,1943.071mil)(6985.433mil,2076.929mil) on Top Overlay Silk Text to Silk Clearance [0.138mil]
   Violation between Silk To Silk Clearance Constraint: (4.962mil < 10mil) Between Text "R4" (6860.245mil,3421.018mil) on Top Overlay And Track (6750.591mil,3412.441mil)(6850.591mil,3412.441mil) on Top Overlay Silk Text to Silk Clearance [4.962mil]
   Violation between Silk To Silk Clearance Constraint: (1.702mil < 10mil) Between Text "R4" (6860.245mil,3421.018mil) on Top Overlay And Track (6750.591mil,3467.559mil)(6850.591mil,3467.559mil) on Top Overlay Silk Text to Silk Clearance [1.702mil]
   Violation between Silk To Silk Clearance Constraint: (1.756mil < 10mil) Between Text "R4" (6860.245mil,3421.018mil) on Top Overlay And Track (6850.591mil,3412.441mil)(6850.591mil,3420mil) on Top Overlay Silk Text to Silk Clearance [1.756mil]
   Violation between Silk To Silk Clearance Constraint: (1.702mil < 10mil) Between Text "R4" (6860.245mil,3421.018mil) on Top Overlay And Track (6850.591mil,3460mil)(6850.591mil,3467.559mil) on Top Overlay Silk Text to Silk Clearance [1.702mil]
   Violation between Silk To Silk Clearance Constraint: (3.189mil < 10mil) Between Text "R5" (6468.72mil,3468.701mil) on Top Overlay And Track (6549.409mil,3450mil)(6549.409mil,3457.559mil) on Top Overlay Silk Text to Silk Clearance [3.189mil]
   Violation between Silk To Silk Clearance Constraint: (3.189mil < 10mil) Between Text "R5" (6468.72mil,3468.701mil) on Top Overlay And Track (6549.409mil,3457.559mil)(6649.409mil,3457.559mil) on Top Overlay Silk Text to Silk Clearance [3.189mil]
   Violation between Silk To Silk Clearance Constraint: (0.121mil < 10mil) Between Text "R6" (7060mil,2988.114mil) on Top Overlay And Track (7092.441mil,3055.787mil)(7092.441mil,3155.787mil) on Top Overlay Silk Text to Silk Clearance [0.121mil]
   Violation between Silk To Silk Clearance Constraint: (0.121mil < 10mil) Between Text "R6" (7060mil,2988.114mil) on Top Overlay And Track (7092.441mil,3055.787mil)(7100mil,3055.787mil) on Top Overlay Silk Text to Silk Clearance [0.121mil]
   Violation between Silk To Silk Clearance Constraint: (4.477mil < 10mil) Between Text "R6" (7060mil,2988.114mil) on Top Overlay And Track (7140mil,3055.787mil)(7147.559mil,3055.787mil) on Top Overlay Silk Text to Silk Clearance [4.477mil]
   Violation between Silk To Silk Clearance Constraint: (4.477mil < 10mil) Between Text "R6" (7060mil,2988.114mil) on Top Overlay And Track (7147.559mil,3055.787mil)(7147.559mil,3155.787mil) on Top Overlay Silk Text to Silk Clearance [4.477mil]
   Violation between Silk To Silk Clearance Constraint: (7.083mil < 10mil) Between Text "R7" (7409.409mil,3386.976mil) on Top Overlay And Track (7342.315mil,3377.886mil)(7397.433mil,3377.886mil) on Top Overlay Silk Text to Silk Clearance [7.083mil]
   Violation between Silk To Silk Clearance Constraint: (4.024mil < 10mil) Between Text "R7" (7409.409mil,3386.976mil) on Top Overlay And Track (7389.874mil,3427.886mil)(7397.433mil,3427.886mil) on Top Overlay Silk Text to Silk Clearance [4.024mil]
   Violation between Silk To Silk Clearance Constraint: (4.024mil < 10mil) Between Text "R7" (7409.409mil,3386.976mil) on Top Overlay And Track (7397.433mil,3327.886mil)(7397.433mil,3427.886mil) on Top Overlay Silk Text to Silk Clearance [4.024mil]
   Violation between Silk To Silk Clearance Constraint: (1.032mil < 10mil) Between Text "R7" (7795.787mil,3371.081mil) on Top Overlay And Track (7652.945mil,3376.075mil)(7786.803mil,3376.075mil) on Top Overlay Silk Text to Silk Clearance [1.032mil]
   Violation between Silk To Silk Clearance Constraint: (1.032mil < 10mil) Between Text "R7" (7795.787mil,3371.081mil) on Top Overlay And Track (7786.803mil,3376.075mil)(7786.803mil,3383.949mil) on Top Overlay Silk Text to Silk Clearance [1.032mil]
   Violation between Silk To Silk Clearance Constraint: (4.08mil < 10mil) Between Text "R7" (7795.787mil,3371.081mil) on Top Overlay And Track (7786.803mil,3439.067mil)(7786.803mil,3446.941mil) on Top Overlay Silk Text to Silk Clearance [4.08mil]
   Violation between Silk To Silk Clearance Constraint: (7.666mil < 10mil) Between Text "R8" (8671.817mil,2650mil) on Top Overlay And Track (8737.441mil,2535mil)(8737.441mil,2635mil) on Top Overlay Silk Text to Silk Clearance [7.666mil]
   Violation between Silk To Silk Clearance Constraint: (7.047mil < 10mil) Between Text "R8" (8671.817mil,2650mil) on Top Overlay And Track (8737.441mil,2635mil)(8745mil,2635mil) on Top Overlay Silk Text to Silk Clearance [7.047mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (7699.228mil,3831.575mil) on Top Overlay And Track (7662.945mil,3826.941mil)(7796.803mil,3826.941mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.929mil < 10mil) Between Text "R9" (7699.228mil,3831.575mil) on Top Overlay And Track (7729.874mil,3756.075mil)(7729.874mil,3826.941mil) on Top Overlay Silk Text to Silk Clearance [1.929mil]
   Violation between Silk To Silk Clearance Constraint: (0.701mil < 10mil) Between Text "R9" (7699.228mil,3831.575mil) on Top Overlay And Track (7796.803mil,3819.067mil)(7796.803mil,3826.941mil) on Top Overlay Silk Text to Silk Clearance [0.701mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TEST_CANN1" (8850mil,2024.147mil) on Top Overlay And Track (9352.315mil,2046.508mil)(9352.315mil,2146.508mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TEST_CANN1" (8850mil,2024.147mil) on Top Overlay And Track (9352.315mil,2046.508mil)(9359.874mil,2046.508mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.427mil < 10mil) Between Text "TEST_CANN1" (8850mil,2024.147mil) on Top Overlay And Track (9352.315mil,2096.508mil)(9407.433mil,2096.508mil) on Top Overlay Silk Text to Silk Clearance [4.427mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TEST_CANN1" (8850mil,2024.147mil) on Top Overlay And Track (9399.874mil,2046.508mil)(9407.433mil,2046.508mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TEST_CANN1" (8850mil,2024.147mil) on Top Overlay And Track (9407.433mil,2046.508mil)(9407.433mil,2146.508mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TEST_CANP1" (8864.754mil,2375mil) on Top Overlay And Track (9412.52mil,2385mil)(9412.52mil,2485mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TEST_CANP1" (8864.754mil,2375mil) on Top Overlay And Track (9412.52mil,2385mil)(9420.079mil,2385mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TEST_CANP1" (8864.754mil,2375mil) on Top Overlay And Track (9412.52mil,2435mil)(9467.638mil,2435mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.082mil < 10mil) Between Text "TEST_USBD_P1" (8920mil,3045mil) on Top Overlay And Track (8945mil,3205mil)(8945mil,3285mil) on Top Overlay Silk Text to Silk Clearance [5.082mil]
   Violation between Silk To Silk Clearance Constraint: (8.061mil < 10mil) Between Text "U4" (6610mil,2905mil) on Top Overlay And Track (6582.739mil,2981.979mil)(6712.661mil,2981.979mil) on Top Overlay Silk Text to Silk Clearance [8.061mil]
   Violation between Silk To Silk Clearance Constraint: (6.419mil < 10mil) Between Text "U7" (8315.874mil,3408.508mil) on Top Overlay And Text "UART_RX1" (7975.2mil,3484.908mil) on Top Overlay Silk Text to Silk Clearance [6.419mil]
Rule Violations :111

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InNet('D_N'))
Rule Violations :0

Processing Rule : Room U_Power circuit (Bounding Region = (6056.591mil, 2908.298mil, 7696.591mil, 3308.298mil) (InComponentClass('U_Power circuit'))
   Violation between Room Definition: Between Component U3-LP5907-3.3 V LDO (7625mil,3120mil) on Top Layer And Room U_Power circuit (Bounding Region = (6056.591mil, 2908.298mil, 7696.591mil, 3308.298mil) (InComponentClass('U_Power circuit')) 
   Violation between Room Definition: Between Room U_Power circuit (Bounding Region = (6056.591mil, 2908.298mil, 7696.591mil, 3308.298mil) (InComponentClass('U_Power circuit')) And SMT Small Component C10-Capacitor MLCC 0.010uf 16V CAP 0603/1608 (7860mil,3265mil) on Top Layer 
   Violation between Room Definition: Between Room U_Power circuit (Bounding Region = (6056.591mil, 2908.298mil, 7696.591mil, 3308.298mil) (InComponentClass('U_Power circuit')) And SMT Small Component C7-Capacitor MLCC 0.10uf 16V CAP 0603/1608 (7120mil,3381.378mil) on Top Layer 
   Violation between Room Definition: Between Room U_Power circuit (Bounding Region = (6056.591mil, 2908.298mil, 7696.591mil, 3308.298mil) (InComponentClass('U_Power circuit')) And SMT Small Component C7-Capacitor MLCC 0.10uf 50V CAP 0603/1608 (8035mil,2525mil) on Top Layer 
   Violation between Room Definition: Between Room U_Power circuit (Bounding Region = (6056.591mil, 2908.298mil, 7696.591mil, 3308.298mil) (InComponentClass('U_Power circuit')) And SMT Small Component C8-Capacitor MLCC 1.0uf 16V CAP 0603/1608 (7115mil,2816.1mil) on Top Layer 
   Violation between Room Definition: Between Room U_Power circuit (Bounding Region = (6056.591mil, 2908.298mil, 7696.591mil, 3308.298mil) (InComponentClass('U_Power circuit')) And SMT Small Component R7-Resistor 1.0k 0805 1/4W 1% (7719.874mil,3411.508mil) on Top Layer 
   Violation between Room Definition: Between Room U_Power circuit (Bounding Region = (6056.591mil, 2908.298mil, 7696.591mil, 3308.298mil) (InComponentClass('U_Power circuit')) And SMT Small Component R7-Resistor 15k 0603 1/10W 1% (7369.874mil,3377.886mil) on Top Layer 
   Violation between Room Definition: Between Room U_Power circuit (Bounding Region = (6056.591mil, 2908.298mil, 7696.591mil, 3308.298mil) (InComponentClass('U_Power circuit')) And SOIC Component U3-MCP2561 CAN Transceiver (8431.7mil,2485.5mil) on Top Layer 
Rule Violations :8

Processing Rule : Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB'))
   Violation between Room Definition: Between Component J2-1981568-1 (9447mil,3118mil) on Bottom Layer And Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And Small Component TEST_USBD_N1-RCU-0C (8835mil,3023mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And Small Component TEST_USBD_P1-RCU-0C (8834.7mil,2963.408mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And Small Component UART_RX1-RCU-0C (8009.7mil,3418.408mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And Small Component UART_TX1-RCU-0C (7970mil,3715mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And SMT Small Component C20-Capacitor MLCC 0.10uf 25V CAP 0603/1608 (9119.7mil,3153.408mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And SMT Small Component C21-Capacitor MLCC 0.10uf 25V CAP 0603/1608 (7719.874mil,3496.508mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And SMT Small Component C22-Capacitor MLCC 0.10uf 25V CAP 0603/1608 (7723.299mil,3621.508mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And SMT Small Component D1 (9044.7mil,3353.408mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And SMT Small Component D3 (9035mil,3245mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And SMT Small Component R15-Resistor 1.0k 0603 1/10W 5% (9379.874mil,2096.508mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And SMT Small Component R15-Resistor 1.0k 0805 1/4W 1% (9295.251mil,3243.408mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And SMT Small Component R16-Resistor 1.0k 0603 1/10W 5% (9464.874mil,1851.508mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And SMT Small Component R16-Resistor 1.0k 0805 1/4W 1% (9284.7mil,3358.211mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And SMT Small Component R7-Resistor 1.0k 0805 1/4W 1% (7719.874mil,3411.508mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And SMT Small Component R9-Resistor 1.0k 0805 1/4W 1% (7729.874mil,3791.508mil) on Top Layer 
   Violation between Room Definition: Between Room U_USB (Bounding Region = (4835mil, 3001.808mil, 7630mil, 3551.808mil) (InComponentClass('U_USB')) And SOIC Component U7-FT232RL (8492.157mil,3161.272mil) on Top Layer 
Rule Violations :17

Processing Rule : Room U_RVP_OVP_LC (Bounding Region = (6031.929mil, 1800.63mil, 7376.929mil, 2140.63mil) (InComponentClass('U_RVP_OVP_LC'))
   Violation between Room Definition: Between Room U_RVP_OVP_LC (Bounding Region = (6031.929mil, 1800.63mil, 7376.929mil, 2140.63mil) (InComponentClass('U_RVP_OVP_LC')) And Small Component PWR_IN1-RCU-0C (1580mil,2405mil) on Top Layer 
   Violation between Room Definition: Between Room U_RVP_OVP_LC (Bounding Region = (6031.929mil, 1800.63mil, 7376.929mil, 2140.63mil) (InComponentClass('U_RVP_OVP_LC')) And Small Component PWR_OUT1-RCU-0C (7030mil,3301.634mil) on Top Layer 
   Violation between Room Definition: Between Room U_RVP_OVP_LC (Bounding Region = (6031.929mil, 1800.63mil, 7376.929mil, 2140.63mil) (InComponentClass('U_RVP_OVP_LC')) And SMT Small Component D6-DDZ9701-7 (6710mil,2220.63mil) on Top Layer 
   Violation between Room Definition: Between Room U_RVP_OVP_LC (Bounding Region = (6031.929mil, 1800.63mil, 7376.929mil, 2140.63mil) (InComponentClass('U_RVP_OVP_LC')) And SMT Small Component POWER-LED (6060mil,2236.181mil) on Top Layer 
   Violation between Room Definition: Between Room U_RVP_OVP_LC (Bounding Region = (6031.929mil, 1800.63mil, 7376.929mil, 2140.63mil) (InComponentClass('U_RVP_OVP_LC')) And SMT Small Component R34-Resistor 470 0805 1/10W 1% (6290mil,2190.905mil) on Top Layer 
Rule Violations :5

Processing Rule : Room U_MCU_MKE185F512VLH16 (Bounding Region = (2475mil, 2876.772mil, 4345mil, 3516.772mil) (InComponentClass('U_MCU_MKE185F512VLH16'))
   Violation between Room Definition: Between Component P1-5103309-1 (6731.772mil,3690.421mil) on Top Layer And Room U_MCU_MKE185F512VLH16 (Bounding Region = (2475mil, 2876.772mil, 4345mil, 3516.772mil) (InComponentClass('U_MCU_MKE185F512VLH16')) 
   Violation between Room Definition: Between Room U_MCU_MKE185F512VLH16 (Bounding Region = (2475mil, 2876.772mil, 4345mil, 3516.772mil) (InComponentClass('U_MCU_MKE185F512VLH16')) And Small Component TEST_CANRX1-RCU-0C (7900mil,2470mil) on Top Layer 
   Violation between Room Definition: Between Room U_MCU_MKE185F512VLH16 (Bounding Region = (2475mil, 2876.772mil, 4345mil, 3516.772mil) (InComponentClass('U_MCU_MKE185F512VLH16')) And Small Component TEST_CANTX1-RCU-0C (8100mil,2640mil) on Top Layer 
   Violation between Room Definition: Between Room U_MCU_MKE185F512VLH16 (Bounding Region = (2475mil, 2876.772mil, 4345mil, 3516.772mil) (InComponentClass('U_MCU_MKE185F512VLH16')) And SMT Small Component C24-Capacitor MLCC 0.10uf 25V CAP 0603/1608 (6150mil,3155mil) on Top Layer 
   Violation between Room Definition: Between Room U_MCU_MKE185F512VLH16 (Bounding Region = (2475mil, 2876.772mil, 4345mil, 3516.772mil) (InComponentClass('U_MCU_MKE185F512VLH16')) And SMT Small Component C5-Capacitor MLCC 0.10uf 25V CAP 0603/1608 (5985mil,3151.457mil) on Top Layer 
   Violation between Room Definition: Between Room U_MCU_MKE185F512VLH16 (Bounding Region = (2475mil, 2876.772mil, 4345mil, 3516.772mil) (InComponentClass('U_MCU_MKE185F512VLH16')) And SMT Small Component R4-Resistor 10k 0603 1/10W 1% (6800.591mil,3440mil) on Top Layer 
   Violation between Room Definition: Between Room U_MCU_MKE185F512VLH16 (Bounding Region = (2475mil, 2876.772mil, 4345mil, 3516.772mil) (InComponentClass('U_MCU_MKE185F512VLH16')) And SMT Small Component R5-Resistor 10k 0603 1/10W 5% (6599.409mil,3430mil) on Top Layer 
Rule Violations :7

Processing Rule : Room U_CAN_Tranceiver (Bounding Region = (7631.217mil, 2155.991mil, 8946.217mil, 2495.991mil) (InComponentClass('U_CAN_Tranceiver'))
   Violation between Room Definition: Between Component U3-LP5907-3.3 V LDO (7625mil,3120mil) on Top Layer And Room U_CAN_Tranceiver (Bounding Region = (7631.217mil, 2155.991mil, 8946.217mil, 2495.991mil) (InComponentClass('U_CAN_Tranceiver')) 
   Violation between Room Definition: Between Room U_CAN_Tranceiver (Bounding Region = (7631.217mil, 2155.991mil, 8946.217mil, 2495.991mil) (InComponentClass('U_CAN_Tranceiver')) And Small Component TEST_CANN1-RCU-0C (8918.031mil,2135mil) on Top Layer 
   Violation between Room Definition: Between Room U_CAN_Tranceiver (Bounding Region = (7631.217mil, 2155.991mil, 8946.217mil, 2495.991mil) (InComponentClass('U_CAN_Tranceiver')) And SMT Small Component C11-Capacitor MLCC 0.10uf 16V CAP 0603/1608 (9250mil,3806.575mil) on Top Layer 
   Violation between Room Definition: Between Room U_CAN_Tranceiver (Bounding Region = (7631.217mil, 2155.991mil, 8946.217mil, 2495.991mil) (InComponentClass('U_CAN_Tranceiver')) And SMT Small Component C11-Capacitor MLCC 4700pf 50V CAP 0603/1608 (8845mil,2210mil) on Top Layer 
   Violation between Room Definition: Between Room U_CAN_Tranceiver (Bounding Region = (7631.217mil, 2155.991mil, 8946.217mil, 2495.991mil) (InComponentClass('U_CAN_Tranceiver')) And SMT Small Component C7-Capacitor MLCC 0.10uf 16V CAP 0603/1608 (7120mil,3381.378mil) on Top Layer 
   Violation between Room Definition: Between Room U_CAN_Tranceiver (Bounding Region = (7631.217mil, 2155.991mil, 8946.217mil, 2495.991mil) (InComponentClass('U_CAN_Tranceiver')) And SMT Small Component C7-Capacitor MLCC 0.10uf 50V CAP 0603/1608 (8035mil,2525mil) on Top Layer 
   Violation between Room Definition: Between Room U_CAN_Tranceiver (Bounding Region = (7631.217mil, 2155.991mil, 8946.217mil, 2495.991mil) (InComponentClass('U_CAN_Tranceiver')) And SMT Small Component D2-NUP1105LT1G (9030mil,2200mil) on Top Layer 
   Violation between Room Definition: Between Room U_CAN_Tranceiver (Bounding Region = (7631.217mil, 2155.991mil, 8946.217mil, 2495.991mil) (InComponentClass('U_CAN_Tranceiver')) And SMT Small Component R12-Resistor 1.0k 0603 1/10W 5% (7170mil,3735mil) on Top Layer 
   Violation between Room Definition: Between Room U_CAN_Tranceiver (Bounding Region = (7631.217mil, 2155.991mil, 8946.217mil, 2495.991mil) (InComponentClass('U_CAN_Tranceiver')) And SMT Small Component R12-Resistor 62 0603 1/10W 5% (8745mil,2155mil) on Top Layer 
   Violation between Room Definition: Between Room U_CAN_Tranceiver (Bounding Region = (7631.217mil, 2155.991mil, 8946.217mil, 2495.991mil) (InComponentClass('U_CAN_Tranceiver')) And SMT Small Component R13-Resistor 1.0k 0603 1/10W 5% (7435mil,3750mil) on Top Layer 
   Violation between Room Definition: Between Room U_CAN_Tranceiver (Bounding Region = (7631.217mil, 2155.991mil, 8946.217mil, 2495.991mil) (InComponentClass('U_CAN_Tranceiver')) And SMT Small Component R8-Resistor 100 0603 1/10W 10% (8765mil,2585mil) on Top Layer 
   Violation between Room Definition: Between Room U_CAN_Tranceiver (Bounding Region = (7631.217mil, 2155.991mil, 8946.217mil, 2495.991mil) (InComponentClass('U_CAN_Tranceiver')) And SOIC Component U3-MCP2561 CAN Transceiver (8431.7mil,2485.5mil) on Top Layer 
Rule Violations :12

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01