==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1418 ; free virtual = 10064
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1418 ; free virtual = 10064
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 1372 ; free virtual = 10036
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_64_div9' (test.cpp:5234) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5248) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5233: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 1353 ; free virtual = 10018
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5230) in function 'int_64_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (test.cpp:5212) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (test.cpp:5213) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (test.cpp:5214) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (test.cpp:5215) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (test.cpp:5216) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (test.cpp:5217) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5248) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 1306 ; free virtual = 9974
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1288 ; free virtual = 9956
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div9/in' to 'operator_long_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.39 seconds; current allocated memory: 132.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 132.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 133.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 133.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region operator_long_div9 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 133.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 133.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div9_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 134.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_64_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 136.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div9' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 138.262 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1309 ; free virtual = 9981
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div9.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div10'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1446 ; free virtual = 10079
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1446 ; free virtual = 10079
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.383 ; gain = 128.781 ; free physical = 1417 ; free virtual = 10052
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_64_div9' (test.cpp:5235) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5249) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5234: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.383 ; gain = 128.781 ; free physical = 1389 ; free virtual = 10018
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5231) in function 'int_64_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (test.cpp:5212) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (test.cpp:5213) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (test.cpp:5214) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (test.cpp:5215) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (test.cpp:5216) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (test.cpp:5217) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5249) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 501.383 ; gain = 128.781 ; free physical = 1395 ; free virtual = 10027
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 564.602 ; gain = 192.000 ; free physical = 1376 ; free virtual = 10007
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div9/in' to 'operator_long_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.61 seconds; current allocated memory: 132.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 132.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (66.672ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'in_V' (0 ns)
	'call' operation ('call_ret', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_1', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_2', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_3', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_4', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_5', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_6', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_7', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_8', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_9', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_s', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 133.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 133.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region operator_long_div9 since region contains function calls with variable latency.
WARNING: [SCHED 204-21] Estimated clock period (64.463ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('agg_result_V_i', test.cpp:5243->test.cpp:5249) to 'int_64_div9' (64.5 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 133.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 133.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div9_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 134.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_64_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 136.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div9' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 138.473 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 564.602 ; gain = 192.000 ; free physical = 1408 ; free virtual = 10043
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div9.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div10'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 1492 ; free virtual = 10113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 1492 ; free virtual = 10113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1462 ; free virtual = 10086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_64_div9' (test.cpp:5235) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5249) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5234: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1431 ; free virtual = 10058
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5231) in function 'int_64_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (test.cpp:5212) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (test.cpp:5213) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (test.cpp:5214) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (test.cpp:5215) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (test.cpp:5216) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (test.cpp:5217) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5249) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1410 ; free virtual = 10039
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1334 ; free virtual = 9963
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div9/in' to 'operator_long_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.64 seconds; current allocated memory: 132.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 132.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (66.672ns) exceeds the target (target clock period: 30ns, clock uncertainty: 3.75ns, effective delay budget: 26.25ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'in_V' (0 ns)
	'call' operation ('call_ret', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_1', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_2', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_3', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_4', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_5', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_6', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_7', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_8', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_9', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_s', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 133.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 133.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region operator_long_div9 since region contains function calls with variable latency.
WARNING: [SCHED 204-21] Estimated clock period (64.463ns) exceeds the target (target clock period: 30ns, clock uncertainty: 3.75ns, effective delay budget: 26.25ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('agg_result_V_i', test.cpp:5243->test.cpp:5249) to 'int_64_div9' (64.5 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 133.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 133.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div9_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 134.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_64_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 136.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div9' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 138.476 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1360 ; free virtual = 9993
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div9.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 1417 ; free virtual = 10046
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 1417 ; free virtual = 10046
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1389 ; free virtual = 10019
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_64_div9' (test.cpp:5235) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5249) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5234: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1370 ; free virtual = 10001
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5231) in function 'int_64_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (test.cpp:5212) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (test.cpp:5213) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (test.cpp:5214) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (test.cpp:5215) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (test.cpp:5216) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (test.cpp:5217) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5249) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1328 ; free virtual = 9961
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1317 ; free virtual = 9951
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div9/in' to 'operator_long_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.58 seconds; current allocated memory: 132.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 132.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (66.672ns) exceeds the target (target clock period: 40ns, clock uncertainty: 5ns, effective delay budget: 35ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'in_V' (0 ns)
	'call' operation ('call_ret', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_1', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_2', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_3', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_4', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_5', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_6', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_7', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_8', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_9', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_s', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 133.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 133.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region operator_long_div9 since region contains function calls with variable latency.
WARNING: [SCHED 204-21] Estimated clock period (64.463ns) exceeds the target (target clock period: 40ns, clock uncertainty: 5ns, effective delay budget: 35ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('agg_result_V_i', test.cpp:5243->test.cpp:5249) to 'int_64_div9' (64.5 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 133.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 133.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div9_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 134.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_64_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 136.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div9' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 138.463 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1311 ; free virtual = 9949
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div9.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 60ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1385 ; free virtual = 10015
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1385 ; free virtual = 10015
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1356 ; free virtual = 9988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_64_div9' (test.cpp:5235) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5249) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5234: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1329 ; free virtual = 9963
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5231) in function 'int_64_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (test.cpp:5212) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (test.cpp:5213) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (test.cpp:5214) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (test.cpp:5215) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (test.cpp:5216) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (test.cpp:5217) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5249) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1271 ; free virtual = 9908
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1251 ; free virtual = 9889
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div9/in' to 'operator_long_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.22 seconds; current allocated memory: 132.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 132.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (66.672ns) exceeds the target (target clock period: 60ns, clock uncertainty: 7.5ns, effective delay budget: 52.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'in_V' (0 ns)
	'call' operation ('call_ret', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_1', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_2', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_3', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_4', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_5', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_6', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_7', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_8', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_9', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_s', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 133.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 133.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region operator_long_div9 since region contains function calls with variable latency.
WARNING: [SCHED 204-21] Estimated clock period (64.463ns) exceeds the target (target clock period: 60ns, clock uncertainty: 7.5ns, effective delay budget: 52.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('agg_result_V_i', test.cpp:5243->test.cpp:5249) to 'int_64_div9' (64.5 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 133.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 133.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div9_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 134.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_64_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 136.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div9' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 138.465 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1211 ; free virtual = 9851
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div9.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 70ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1461 ; free virtual = 10092
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1461 ; free virtual = 10092
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.383 ; gain = 128.781 ; free physical = 1426 ; free virtual = 10066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_64_div9' (test.cpp:5235) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5249) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5234: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.383 ; gain = 128.781 ; free physical = 1395 ; free virtual = 10037
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5231) in function 'int_64_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (test.cpp:5212) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (test.cpp:5213) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (test.cpp:5214) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (test.cpp:5215) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (test.cpp:5216) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (test.cpp:5217) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5249) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.383 ; gain = 128.781 ; free physical = 1395 ; free virtual = 10039
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 564.602 ; gain = 192.000 ; free physical = 1372 ; free virtual = 10021
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div9/in' to 'operator_long_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.08 seconds; current allocated memory: 132.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 132.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (66.672ns) exceeds the target (target clock period: 70ns, clock uncertainty: 8.75ns, effective delay budget: 61.25ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'in_V' (0 ns)
	'call' operation ('call_ret', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_1', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_2', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_3', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_4', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_5', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_6', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_7', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_8', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_9', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_s', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 133.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 133.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region operator_long_div9 since region contains function calls with variable latency.
WARNING: [SCHED 204-21] Estimated clock period (64.463ns) exceeds the target (target clock period: 70ns, clock uncertainty: 8.75ns, effective delay budget: 61.25ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('agg_result_V_i', test.cpp:5243->test.cpp:5249) to 'int_64_div9' (64.5 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 133.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 133.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div9_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 134.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_64_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 136.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div9' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 138.464 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 564.602 ; gain = 192.000 ; free physical = 1369 ; free virtual = 10021
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div9.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 90ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 1492 ; free virtual = 10104
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 1492 ; free virtual = 10104
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1462 ; free virtual = 10077
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_64_div9' (test.cpp:5235) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5249) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5234: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1435 ; free virtual = 10052
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5231) in function 'int_64_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (test.cpp:5212) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (test.cpp:5213) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (test.cpp:5214) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (test.cpp:5215) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (test.cpp:5216) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (test.cpp:5217) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5249) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1418 ; free virtual = 10038
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1398 ; free virtual = 10018
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div9/in' to 'operator_long_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.12 seconds; current allocated memory: 132.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 132.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (79.173ns) exceeds the target (target clock period: 90ns, clock uncertainty: 11.25ns, effective delay budget: 78.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_12', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_15', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_16', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_17', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_18', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_19', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_20', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_21', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_22', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_23', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_24', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_25', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_26', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_27', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_28', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_29', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
	'call' operation ('call_ret_30', test.cpp:5235) to 'lut_div9_chunk' (4.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 133.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 133.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region operator_long_div9 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 133.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 133.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div9_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 134.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_64_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 136.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div9' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 138.562 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1392 ; free virtual = 10015
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div9.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div10'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 120ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 120ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1317 ; free virtual = 9972
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1317 ; free virtual = 9972
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1277 ; free virtual = 9947
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_64_div9' (test.cpp:5235) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5249) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5234: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1245 ; free virtual = 9917
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5231) in function 'int_64_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (test.cpp:5212) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (test.cpp:5213) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (test.cpp:5214) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (test.cpp:5215) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (test.cpp:5216) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (test.cpp:5217) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div9' into 'operator_long_div9' (test.cpp:5249) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1246 ; free virtual = 9920
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1227 ; free virtual = 9900
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div9/in' to 'operator_long_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.32 seconds; current allocated memory: 132.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 132.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 133.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 133.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region operator_long_div9 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 133.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 133.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div9_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 134.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_64_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 136.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div9' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 138.702 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1224 ; free virtual = 9902
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div9.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div10'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:12:06 ; elapsed = 00:15:26 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2156 ; free virtual = 9760
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:12:06 ; elapsed = 00:15:26 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2156 ; free virtual = 9760
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:12:07 ; elapsed = 00:15:27 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2158 ; free virtual = 9764
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:12:07 ; elapsed = 00:15:27 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2158 ; free virtual = 9764
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:12:07 ; elapsed = 00:15:28 . Memory (MB): peak = 639.605 ; gain = 267.000 ; free physical = 2145 ; free virtual = 9752
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:12:07 ; elapsed = 00:15:28 . Memory (MB): peak = 639.605 ; gain = 267.000 ; free physical = 2117 ; free virtual = 9724
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div9/in' to 'operator_long_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 223.69 seconds; current allocated memory: 209.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 210.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 210.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (2.9063ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
INFO: [BIND 205-100] The critical path consists of the following:
	wire read on port 'in_V' (0 ns)
	'call' operation ('call_ret1', test.cpp:420) to 'lut_div9_chunk' (2.91 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 211.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 211.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 211.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 211.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_64_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_64_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 213.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div9' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 215.704 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_q1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:12:09 ; elapsed = 00:15:29 . Memory (MB): peak = 639.605 ; gain = 267.000 ; free physical = 2097 ; free virtual = 9708
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div9.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div10'.
INFO: [HLS 200-10] Cleaning up the solution database.
