/*
 * Freescale ls1028a SOC common device tree source
 *
 * Copyright 2017-2019 NXP
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

/{
	compatible= "fsl,ls1028a";
	interrupt-parent= <&gic>;
	#address-cells= <2>;
	#size-cells= <2>;

	cpus{
		#address-cells= <0x1>;
		#size-cells= <0x0>;

		cpu0:cpu@0 {
			device_type= "cpu";
			compatible= "arm,cortex-a72", "arm,armv8";
			reg = <0x0>;
			enable-method= "psci";
		};

		cpu1:cpu@1 {
			device_type= "cpu";
			compatible= "arm,cortex-a72", "arm,armv8";
			reg= <0x1>;
			enable-method= "psci";
		};
	};

	memory@01080000 {
		device_type = "memory";
		reg = <0x00000000 0x01080000 0 0x80000000>; /* DRAM space - 1, size : 2 GB DRAM */
	};

/* Sudhanshu : 2017-04-05 : Commented for later use.
 *	gpu_2d: gpu@F0C0000 {
 *		compatible = "vivante,gc";
 *		reg = <0x0 0x0F0C0000 0x0 0x1000>;
 *		interrupts = <0 10 IRQ_TYPE_LEVEL_HIGH>;
 *		clocks = <&clks IMX6QDL_CLK_GPU2D_AXI>,
 *			<&clks IMX6QDL_CLK_GPU2D_CORE>;
 *		clock-names = "bus", "core";
 *		power-domains = <&gpc 1>;
 *	};
 */

	sysclk:sysclk {
		compatible= "fixed-clock";
		#clock-cells= <0>;
		clock-frequency= <100000000>;
		clock-output-names= "sysclk";
	};

	clockgen:clocking@1300000 {	/* Clock Generation Unit  CGU_CGA*/
		compatible= "fsl,ls1028a-clockgen";
		reg= <0x0 0x1300000 0x0 0x1000>;
		#clock-cells= <2>;
		clocks= <&sysclk>;
	};

	gic:interrupt-controller@6000000 {
		compatible= "arm,gic-v3";
		reg= <0x0 0x06000000 0 0x10000>, /* GIC Dist */
		     <0x0 0x06020000 0 0x10000>; /* GIC Registers */
		#interrupt-cells= <3>;
		interrupt-controller;
		interrupts= <1 9 0x4>;/* modify interrupts specifiers */
		gic-its@6030000{
			compatible= "arm,gic-v3-its";
			msi-controller;
			#msi-cells= <1>;
			reg= <0x0 0x06030000 0 0x10000>;	/* GIC Translater */
		};
	};

	timer{
		compatible= "arm,armv8-timer";
		reg= <0x0 0x023D0000 0 0x10000>, /* Generic Reference Timer (GRT) */
			<0x0 0x023E0000 0 0x10000>, /* GRT control CNTControlBase */
			<0x0 0x023F0000 0 0x10000>, /* GRT status CNTReadBase */
			<0x0 0x02880000 0 0x10000>, /* GRT non-secure control CNTCTLBase_NS */
			<0x0 0x02890000 0 0x10000>, /* GRT secure control CNTCTLBase_S */
			<0x0 0x028A0000 0 0x10000>, /* GRT non-secure base0 CNTCTLBase0 */
			<0x0 0x028B0000 0 0x10000>, /* GRT non-secure base1 CNTCTLBase1  */
			<0x0 0x028C0000 0 0x10000>, /* GRT secure base2 CNTCTLBase2 */
			<0x0 0x028D0000 0 0x10000>, /* GRT secure base3 CNTCTLBase3  */
			<0x0 0x028E0000 0 0x10000>, /* GRT non-secure base0 CNTCTLEL0Base0 */
			<0x0 0x028F0000 0 0x10000>; /* GRT secure base2 CNTCTLEL0Base2 */
		interrupts= <1 13 0x8>, /* Physical Secure PPI, active-low */
			    <1 14 0x8>, /* Physical Non-Secure PPI, active-low */
			    <1 11 0x8>, /* Virtual PPI, active-low */
			    <1 10 0x8>; /* Hypervisor PPI, active-low */
	};

	watchdogtimer{
		compatible= "arm,armv8-timer";
		reg= <0x0 0x023C0000 0 0x10000>; /* TZWDT TrustZone Watchdog timer */
		interrupts= <1 13 0x8>, /* Physical Secure PPI, active-low */
			    <1 14 0x8>, /* Physical Non-Secure PPI, active-low */
			    <1 11 0x8>, /* Virtual PPI, active-low */
			    <1 10 0x8>; /* Hypervisor PPI, active-low */
	};

	flextimer1: flextimer@2800000 {
		compatible = "fsl,flextimer";
		reg = <0x0 0x02800000 0 0x10000>; /* FTMR1 */
		interrupts = <0 44 0x8>;
	};

	flextimer2: flextimer@2810000 {
		compatible = "fsl,flextimer";
		reg = <0x0 0x02810000 0 0x10000>; /* FTMR2 */
		interrupts = <0 45 0x8>;
	};

	flextimer3: flextimer@2820000 {
		compatible = "fsl,flextimer";
		reg = <0x0 0x02820000 0 0x10000>; /* FTMR3 */
		interrupts = <0 242 0x8>;
	};

	flextimer4: flextimer@2830000 {
		compatible = "fsl,flextimer";
		reg = <0x0 0x02830000 0 0x10000>; /* FTMR4 */
		interrupts = <0 243 0x8>;
	};

	flextimer5: flextimer@2840000 {
		compatible = "fsl,flextimer";
		reg = <0x0 0x02840000 0 0x10000>, /* FTMR5 */
		interrupts = <0 243 0x8>;
	};

	flextimer6: flextimer@2850000 {
		compatible = "fsl,flextimer";
		reg = <0x0 0x02850000 0 0x10000>, /* FTMR6 */
		interrupts = <0 243 0x8>;
	};

	flextimer7: flextimer@2860000 {
		compatible = "fsl,flextimer";
		reg = <0x0 0x02860000 0 0x10000>, /* FTMR7 */
		interrupts = <0 243 0x8>;
	};

	flextimer8: flextimer@2870000 {
		compatible = "fsl,flextimer";
		reg = <0x0 0x02870000 0 0x10000>; /* FTMR8 */
		interrupts = <0 243 0x8>;
	};

	serial0: serial@21C0000 {		/* DUART */
		device_type= "serial";
		compatible= "fsl,ns16550", "ns16550a";
		reg= <0x0 0x21C0000 0x0 0x1000>;
		clock-frequency= <0>;	/* Updated by bootloader */
		interrupts = <1 0 0x1>; /* SP Interrupt = 1 & edge triggered */
	};

	serial1: serial@2260000 {		/* LPUART */
		device_type= "serial";
		compatible= "fsl,ns16550", "ns16550a";
		reg= <0x0 0x2260000 0x0 0x1000>;
		clock-frequency= <0>;	/* Updated by bootloader */
		interrupts = <1 50 0x1>; /* SP Interrupt = 1 & edge triggered */
	};

	dspi1:dspi@2100000 {
		compatible= "fsl,vf610-dspi";
		#address-cells= <1>;
		#size-cells= <0>;
		reg= <0x0 0x2100000 0x0 0x1000>;
		interrupts= <0 26 0x4>; /* Level high type */
		num-cs= <6>;
	};

	dspi2:dspi@2110000 {
		compatible= "fsl,vf610-dspi";
		#address-cells= <1>;
		#size-cells= <0>;
		reg= <0x0 0x2110000 0x0 0x1000>;
		interrupts= <0 26 0x4>; /* Level high type */
		num-cs= <6>;
	};

	usb0:usb3@3100000 {
		compatible= "fsl,layerscape-dwc3";
		reg= <0x0 0x3100000 0x0 0x10000>;
		interrupts= <0 80 0x4>; /* Level high type */
		dr_mode= "host";
	};

	usb1:usb3@3110000 {
		compatible= "fsl,layerscape-dwc3";
		reg= <0x0 0x3110000 0x0 0x10000>;
		interrupts= <0 81 0x4>; /* Level high type */
		dr_mode= "host";
	};

	sdhci_0: sdhci@02140000 {
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x0 0x02140000 0x0 0x1000>;
		interrupts = <0 28 0x4>;
		clocks = <&clock CLK_SDMMC0>, <&clock CLK_SCLK_MMC0>;
		clock-names = "hsmmc", "mmc_busclk.2";
		status = "disabled";
	};

	sdhci_1: sdhci@02150000 {
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x0 0x02150000 0x0 0x1000>;
		interrupts = <0 63 0x4>;
		clocks = <&clock CLK_SDMMC1>, <&clock CLK_SCLK_MMC1>;
		clock-names = "hsmmc", "mmc_busclk.2";
		status = "disabled";
	};

	sata@3200000{
		compatible= "marvell,orion-sata";
		reg= <0X0 0X03200000 0X0 0x1000>;
		interrupts= <0 133 0x4>; /* Level high type */
		clocks= <&gateclk 14>, <&gateclk 20>;/* add appropriate clocks */
		clock-names= "0", "1";
		status= "disabled";
	};

	pcie@3400000{		/* rcie_enetc */
		compatible= "fsl,ls-pcie", "snps,dw-pcie";
		reg= <0x00 0x03400000 0x0 0x10000   /* PF0 / shared registers */
		      0x00 0x03480000 0x0 0x10000   /* AMQ map registers */
		      0x00 0x034C0000 0x0 0x10000>; /* control registers */
		reg-names= "pf0", "amq", "control";
		interrupts= <0 109 0x4>; /* Level high type */
		#address-cells= <3>;
		#size-cells= <2>;
		device_type= "pci";
		num-lanes= <4>;
		bus-range= <0x0 0xff>;
		ranges= <0x81000000 0x0 0x00000000 0x10 0x00020000 0x0 0x00010000   /* downstream I/O */
			 0x82000000 0x0 0x40000000 0x10 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
	};

	pcie@3500000{		/* pex2_device */
		compatible= "fsl,ls-pcie", "snps,dw-pcie";
		reg= <0x00 0x03500000 0x0 0x10000   /* PF0 / shared registers */
		      0x00 0x03580000 0x0 0x10000   /* AMQ map registers */
		      0x00 0x035C0000 0x0 0x10000>; /* control registers */
		reg-names= "pf0", "amq", "control";
		interrupts= <0 114 0x4>; /* Level high type */
		#address-cells= <3>;
		#size-cells= <2>;
		device_type= "pci";
		num-lanes= <4>;
		bus-range= <0x0 0xff>;
		ranges= <0x81000000 0x0 0x00000000 0x12 0x00020000 0x0 0x00010000   /* downstream I/O */
			 0x82000000 0x0 0x40000000 0x12 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
	};

	i2c1: i2c@2000000 {
		compatible = "fsl,vf610-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x2000000 0x0 0x1000>;
		interrupts = <0 66 0x4>;/* Interrupt lines of i2c1,2 are ORed */
		clock-names = "i2c";
		clocks = <&platform_clk 1>;
		status = "disabled";
	};

	i2c2: i2c@2010000 {
		compatible = "fsl,vf610-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x2010000 0x0 0x1000>;
		interrupts = <0 66 0x4>;/* Interrupt lines of i2c1,2 are ORed */
		clock-names = "i2c";
		clocks = <&platform_clk 1>;
		status = "disabled";
	};

	i2c3: i2c@2020000 {
		compatible = "fsl,vf610-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x2020000 0x0 0x1000>;
		interrupts = <0 67 0x4>;/* Interrupt lines of i2c3,4 are ORed */
		clock-names = "i2c";
		clocks = <&platform_clk 1>;
		status = "disabled";
	};

	i2c4: i2c@2030000 {
		compatible = "fsl,vf610-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x2030000 0x0 0x1000>;
		interrupts = <0 67 0x4>;/* Interrupt lines of i2c3,4 are ORed */
		clock-names = "i2c";
		clocks = <&platform_clk 1>;
		status = "disabled";
	};

	i2c5: i2c@2040000 {
		compatible = "fsl,vf610-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x2040000 0x0 0x1000>;
		interrupts = <0 106 0x4>;/* Interrupt lines of i2c6,7 are ORed*/
		clock-names = "i2c";
		clocks = <&platform_clk 1>;
		status = "disabled";
	};

	i2c6: i2c@2050000 {
		compatible = "fsl,vf610-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x2050000 0x0 0x1000>;
		interrupts = <0 106 0x4>;/* Interrupt lines of i2c6,7 are ORed*/
		clock-names = "i2c";
		clocks = <&platform_clk 1>;
		status = "disabled";
	};

	i2c7: i2c@2060000 {
		compatible = "fsl,vf610-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x2060000 0x0 0x1000>;
		interrupts = <0 107 0x4>;/* Interrupt lines of i2c7,8 are ORed*/
		clock-names = "i2c";
		clocks = <&platform_clk 1>;
		status = "disabled";
	};

	i2c8: i2c@2070000 {
		compatible = "fsl,vf610-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x2070000 0x0 0x1000>;
		interrupts = <0 107 0x4>;/* Interrupt lines of i2c7,8 are ORed*/
		clock-names = "i2c";
		clocks = <&platform_clk 1>;
		status = "disabled";
	};

	can1: flexcan@02180000 {
		compatible = "fsl,imx6ul-flexcan", "fsl,imx6q-flexcan";
		reg = <0x0 0x02180000 0x0 0x1000>;
		interrupts = <0 21 0x4>;
		clocks = <&clks IMX6UL_CLK_CAN1_IPG>,
			 <&clks IMX6UL_CLK_CAN1_SERIAL>;
		clock-names = "ipg", "per";
		status = "disabled";
	};

	can2: flexcan@02190000 {
		compatible = "fsl,imx6ul-flexcan", "fsl,imx6q-flexcan";
		reg = <0x0 0x02190000 0x0 0x1000>;
		interrupts = <0 22 0x4>;
		clocks = <&clks IMX6UL_CLK_CAN2_IPG>,
			 <&clks IMX6UL_CLK_CAN2_SERIAL>;
		clock-names = "ipg", "per";
		status = "disabled";
	};

/*
 * TODO : Sudhanshu 20170406:  Add Nodes for
 * 1) GPIO
 * 2) FlexSPI *1 controller
 */

};
