<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>axgbe_dev.c source code [linux-4.18.y/drivers/net/axgbe/axgbe_dev.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/net/axgbe/axgbe_dev.c'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.18.y</a>/<a href='../..'>drivers</a>/<a href='..'>net</a>/<a href='./'>axgbe</a>/<a href='axgbe_dev.c.html'>axgbe_dev.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*   SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> *   Copyright(c) 2018 Advanced Micro Devices, Inc. All rights reserved.</i></td></tr>
<tr><th id="3">3</th><td><i> *   Copyright(c) 2018 Synopsys, Inc. All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> */</i></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><u>#include <a href="axgbe_ethdev.h.html">"axgbe_ethdev.h"</a></u></td></tr>
<tr><th id="7">7</th><td><u>#include <a href="axgbe_common.h.html">"axgbe_common.h"</a></u></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="axgbe_phy.h.html">"axgbe_phy.h"</a></u></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="axgbe_rxtx.h.html">"axgbe_rxtx.h"</a></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><em>static</em> <b>inline</b> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_get_max_frame" title='axgbe_get_max_frame' data-type='unsigned int axgbe_get_max_frame(struct axgbe_port * pdata)' data-ref="axgbe_get_max_frame">axgbe_get_max_frame</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col9 decl" id="59pdata" title='pdata' data-type='struct axgbe_port *' data-ref="59pdata">pdata</dfn>)</td></tr>
<tr><th id="12">12</th><td>{</td></tr>
<tr><th id="13">13</th><td>	<b>return</b> <a class="local col9 ref" href="#59pdata" title='pdata' data-ref="59pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::mtu" title='rte_eth_dev_data::mtu' data-ref="rte_eth_dev_data::mtu">mtu</a> + <a class="macro" href="../../../lib/librte_net/rte_ether.h.html#29" title="(6 * 2 + 2)" data-ref="_M/ETHER_HDR_LEN">ETHER_HDR_LEN</a> +</td></tr>
<tr><th id="14">14</th><td>		<a class="macro" href="../../../lib/librte_net/rte_ether.h.html#28" title="4" data-ref="_M/ETHER_CRC_LEN">ETHER_CRC_LEN</a> + <a class="macro" href="axgbe_ethdev.h.html#14" title="4" data-ref="_M/VLAN_HLEN">VLAN_HLEN</a>;</td></tr>
<tr><th id="15">15</th><td>}</td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><i  data-doc="mdio_complete">/* query busy bit */</i></td></tr>
<tr><th id="18">18</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="mdio_complete" title='mdio_complete' data-type='int mdio_complete(struct axgbe_port * pdata)' data-ref="mdio_complete">mdio_complete</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col0 decl" id="60pdata" title='pdata' data-type='struct axgbe_port *' data-ref="60pdata">pdata</dfn>)</td></tr>
<tr><th id="19">19</th><td>{</td></tr>
<tr><th id="20">20</th><td>	<b>if</b> (!<a class="macro" href="axgbe_common.h.html#1397" title="(((rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0204))) &gt;&gt; (22)) &amp; ((0x1 &lt;&lt; (1)) - 1))" data-ref="_M/AXGMAC_IOREAD_BITS">AXGMAC_IOREAD_BITS</a>(<a class="local col0 ref" href="#60pdata" title='pdata' data-ref="60pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#261" title="0x0204" data-ref="_M/MAC_MDIOSCCDR">MAC_MDIOSCCDR</a>, BUSY))</td></tr>
<tr><th id="21">21</th><td>		<b>return</b> <var>1</var>;</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="24">24</th><td>}</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_write_ext_mii_regs" title='axgbe_write_ext_mii_regs' data-type='int axgbe_write_ext_mii_regs(struct axgbe_port * pdata, int addr, int reg, u16 val)' data-ref="axgbe_write_ext_mii_regs">axgbe_write_ext_mii_regs</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col1 decl" id="61pdata" title='pdata' data-type='struct axgbe_port *' data-ref="61pdata">pdata</dfn>, <em>int</em> <dfn class="local col2 decl" id="62addr" title='addr' data-type='int' data-ref="62addr">addr</dfn>,</td></tr>
<tr><th id="27">27</th><td>				    <em>int</em> <dfn class="local col3 decl" id="63reg" title='reg' data-type='int' data-ref="63reg">reg</dfn>, <a class="typedef" href="axgbe_common.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="local col4 decl" id="64val" title='val' data-type='u16' data-ref="64val">val</dfn>)</td></tr>
<tr><th id="28">28</th><td>{</td></tr>
<tr><th id="29">29</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="65mdio_sca" title='mdio_sca' data-type='unsigned int' data-ref="65mdio_sca">mdio_sca</dfn>, <dfn class="local col6 decl" id="66mdio_sccd" title='mdio_sccd' data-type='unsigned int' data-ref="66mdio_sccd">mdio_sccd</dfn>;</td></tr>
<tr><th id="30">30</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="67timeout" title='timeout' data-type='uint64_t' data-ref="67timeout">timeout</dfn>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>	<a class="local col5 ref" href="#65mdio_sca" title='mdio_sca' data-ref="65mdio_sca">mdio_sca</a> = <var>0</var>;</td></tr>
<tr><th id="33">33</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((mdio_sca)) &amp;= ~(((0x1 &lt;&lt; (21)) - 1) &lt;&lt; (0)); ((mdio_sca)) |= ((((reg)) &amp; ((0x1 &lt;&lt; (21)) - 1)) &lt;&lt; (0)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col5 ref" href="#65mdio_sca" title='mdio_sca' data-ref="65mdio_sca">mdio_sca</a>, MAC_MDIOSCAR, REG, <a class="local col3 ref" href="#63reg" title='reg' data-ref="63reg">reg</a>);</td></tr>
<tr><th id="34">34</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((mdio_sca)) &amp;= ~(((0x1 &lt;&lt; (5)) - 1) &lt;&lt; (21)); ((mdio_sca)) |= ((((addr)) &amp; ((0x1 &lt;&lt; (5)) - 1)) &lt;&lt; (21)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col5 ref" href="#65mdio_sca" title='mdio_sca' data-ref="65mdio_sca">mdio_sca</a>, MAC_MDIOSCAR, DA, <a class="local col2 ref" href="#62addr" title='addr' data-ref="62addr">addr</a>);</td></tr>
<tr><th id="35">35</th><td>	<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((mdio_sca), (uint8_t *)((pdata)-&gt;xgmac_regs) + (0x0200))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col1 ref" href="#61pdata" title='pdata' data-ref="61pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#260" title="0x0200" data-ref="_M/MAC_MDIOSCAR">MAC_MDIOSCAR</a>, <a class="local col5 ref" href="#65mdio_sca" title='mdio_sca' data-ref="65mdio_sca">mdio_sca</a>);</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>	<a class="local col6 ref" href="#66mdio_sccd" title='mdio_sccd' data-ref="66mdio_sccd">mdio_sccd</a> = <var>0</var>;</td></tr>
<tr><th id="38">38</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((mdio_sccd)) &amp;= ~(((0x1 &lt;&lt; (16)) - 1) &lt;&lt; (0)); ((mdio_sccd)) |= ((((val)) &amp; ((0x1 &lt;&lt; (16)) - 1)) &lt;&lt; (0)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col6 ref" href="#66mdio_sccd" title='mdio_sccd' data-ref="66mdio_sccd">mdio_sccd</a>, MAC_MDIOSCCDR, DATA, <a class="local col4 ref" href="#64val" title='val' data-ref="64val">val</a>);</td></tr>
<tr><th id="39">39</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((mdio_sccd)) &amp;= ~(((0x1 &lt;&lt; (2)) - 1) &lt;&lt; (16)); ((mdio_sccd)) |= ((((1)) &amp; ((0x1 &lt;&lt; (2)) - 1)) &lt;&lt; (16)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col6 ref" href="#66mdio_sccd" title='mdio_sccd' data-ref="66mdio_sccd">mdio_sccd</a>, MAC_MDIOSCCDR, CMD, <var>1</var>);</td></tr>
<tr><th id="40">40</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((mdio_sccd)) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (22)); ((mdio_sccd)) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (22)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col6 ref" href="#66mdio_sccd" title='mdio_sccd' data-ref="66mdio_sccd">mdio_sccd</a>, MAC_MDIOSCCDR, BUSY, <var>1</var>);</td></tr>
<tr><th id="41">41</th><td>	<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((mdio_sccd), (uint8_t *)((pdata)-&gt;xgmac_regs) + (0x0204))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col1 ref" href="#61pdata" title='pdata' data-ref="61pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#261" title="0x0204" data-ref="_M/MAC_MDIOSCCDR">MAC_MDIOSCCDR</a>, <a class="local col6 ref" href="#66mdio_sccd" title='mdio_sccd' data-ref="66mdio_sccd">mdio_sccd</a>);</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>	<a class="local col7 ref" href="#67timeout" title='timeout' data-ref="67timeout">timeout</a> = <a class="ref fn" href="../../../lib/librte_eal/common/include/generic/rte_cycles.h.html#rte_get_timer_cycles" title='rte_get_timer_cycles' data-ref="rte_get_timer_cycles">rte_get_timer_cycles</a>() + <a class="ref fn" href="../../../lib/librte_eal/common/include/generic/rte_cycles.h.html#rte_get_timer_hz" title='rte_get_timer_hz' data-ref="rte_get_timer_hz">rte_get_timer_hz</a>();</td></tr>
<tr><th id="44">44</th><td>	<b>while</b> (<a class="macro" href="axgbe_common.h.html#1672" title="((long)((rte_get_timer_cycles()) - (timeout)) &lt; 0)" data-ref="_M/time_before">time_before</a>(<a class="ref fn" href="../../../lib/librte_eal/common/include/generic/rte_cycles.h.html#rte_get_timer_cycles" title='rte_get_timer_cycles' data-ref="rte_get_timer_cycles">rte_get_timer_cycles</a>(), <a class="local col7 ref" href="#67timeout" title='timeout' data-ref="67timeout">timeout</a>)) {</td></tr>
<tr><th id="45">45</th><td>		<a class="ref" href="../../../lib/librte_eal/common/include/generic/rte_cycles.h.html#rte_delay_us" title='rte_delay_us' data-ref="rte_delay_us">rte_delay_us</a>(<var>100</var>);</td></tr>
<tr><th id="46">46</th><td>		<b>if</b> (<a class="tu ref fn" href="#mdio_complete" title='mdio_complete' data-use='c' data-ref="mdio_complete">mdio_complete</a>(<a class="local col1 ref" href="#61pdata" title='pdata' data-ref="61pdata">pdata</a>))</td></tr>
<tr><th id="47">47</th><td>			<b>return</b> <var>0</var>;</td></tr>
<tr><th id="48">48</th><td>	}</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>	<a class="macro" href="axgbe_logs.h.html#22" title="rte_log(4U, axgbe_logtype_driver, &quot;%s(): &quot; &quot;Mdio write operation timed out\n&quot;, __func__)" data-ref="_M/PMD_DRV_LOG">PMD_DRV_LOG</a>(ERR, <q>"Mdio write operation timed out\n"</q>);</td></tr>
<tr><th id="51">51</th><td>	<b>return</b> -<a class="macro" href="../../../../include/asm-generic/errno.h.html#83" title="110" data-ref="_M/ETIMEDOUT">ETIMEDOUT</a>;</td></tr>
<tr><th id="52">52</th><td>}</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_read_ext_mii_regs" title='axgbe_read_ext_mii_regs' data-type='int axgbe_read_ext_mii_regs(struct axgbe_port * pdata, int addr, int reg)' data-ref="axgbe_read_ext_mii_regs">axgbe_read_ext_mii_regs</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col8 decl" id="68pdata" title='pdata' data-type='struct axgbe_port *' data-ref="68pdata">pdata</dfn>, <em>int</em> <dfn class="local col9 decl" id="69addr" title='addr' data-type='int' data-ref="69addr">addr</dfn>,</td></tr>
<tr><th id="55">55</th><td>				   <em>int</em> <dfn class="local col0 decl" id="70reg" title='reg' data-type='int' data-ref="70reg">reg</dfn>)</td></tr>
<tr><th id="56">56</th><td>{</td></tr>
<tr><th id="57">57</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="71mdio_sca" title='mdio_sca' data-type='unsigned int' data-ref="71mdio_sca">mdio_sca</dfn>, <dfn class="local col2 decl" id="72mdio_sccd" title='mdio_sccd' data-type='unsigned int' data-ref="72mdio_sccd">mdio_sccd</dfn>;</td></tr>
<tr><th id="58">58</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="73timeout" title='timeout' data-type='uint64_t' data-ref="73timeout">timeout</dfn>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>	<a class="local col1 ref" href="#71mdio_sca" title='mdio_sca' data-ref="71mdio_sca">mdio_sca</a> = <var>0</var>;</td></tr>
<tr><th id="61">61</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((mdio_sca)) &amp;= ~(((0x1 &lt;&lt; (21)) - 1) &lt;&lt; (0)); ((mdio_sca)) |= ((((reg)) &amp; ((0x1 &lt;&lt; (21)) - 1)) &lt;&lt; (0)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col1 ref" href="#71mdio_sca" title='mdio_sca' data-ref="71mdio_sca">mdio_sca</a>, MAC_MDIOSCAR, REG, <a class="local col0 ref" href="#70reg" title='reg' data-ref="70reg">reg</a>);</td></tr>
<tr><th id="62">62</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((mdio_sca)) &amp;= ~(((0x1 &lt;&lt; (5)) - 1) &lt;&lt; (21)); ((mdio_sca)) |= ((((addr)) &amp; ((0x1 &lt;&lt; (5)) - 1)) &lt;&lt; (21)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col1 ref" href="#71mdio_sca" title='mdio_sca' data-ref="71mdio_sca">mdio_sca</a>, MAC_MDIOSCAR, DA, <a class="local col9 ref" href="#69addr" title='addr' data-ref="69addr">addr</a>);</td></tr>
<tr><th id="63">63</th><td>	<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((mdio_sca), (uint8_t *)((pdata)-&gt;xgmac_regs) + (0x0200))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col8 ref" href="#68pdata" title='pdata' data-ref="68pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#260" title="0x0200" data-ref="_M/MAC_MDIOSCAR">MAC_MDIOSCAR</a>, <a class="local col1 ref" href="#71mdio_sca" title='mdio_sca' data-ref="71mdio_sca">mdio_sca</a>);</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>	<a class="local col2 ref" href="#72mdio_sccd" title='mdio_sccd' data-ref="72mdio_sccd">mdio_sccd</a> = <var>0</var>;</td></tr>
<tr><th id="66">66</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((mdio_sccd)) &amp;= ~(((0x1 &lt;&lt; (2)) - 1) &lt;&lt; (16)); ((mdio_sccd)) |= ((((3)) &amp; ((0x1 &lt;&lt; (2)) - 1)) &lt;&lt; (16)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col2 ref" href="#72mdio_sccd" title='mdio_sccd' data-ref="72mdio_sccd">mdio_sccd</a>, MAC_MDIOSCCDR, CMD, <var>3</var>);</td></tr>
<tr><th id="67">67</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((mdio_sccd)) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (22)); ((mdio_sccd)) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (22)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col2 ref" href="#72mdio_sccd" title='mdio_sccd' data-ref="72mdio_sccd">mdio_sccd</a>, MAC_MDIOSCCDR, BUSY, <var>1</var>);</td></tr>
<tr><th id="68">68</th><td>	<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((mdio_sccd), (uint8_t *)((pdata)-&gt;xgmac_regs) + (0x0204))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col8 ref" href="#68pdata" title='pdata' data-ref="68pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#261" title="0x0204" data-ref="_M/MAC_MDIOSCCDR">MAC_MDIOSCCDR</a>, <a class="local col2 ref" href="#72mdio_sccd" title='mdio_sccd' data-ref="72mdio_sccd">mdio_sccd</a>);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>	<a class="local col3 ref" href="#73timeout" title='timeout' data-ref="73timeout">timeout</a> = <a class="ref fn" href="../../../lib/librte_eal/common/include/generic/rte_cycles.h.html#rte_get_timer_cycles" title='rte_get_timer_cycles' data-ref="rte_get_timer_cycles">rte_get_timer_cycles</a>() + <a class="ref fn" href="../../../lib/librte_eal/common/include/generic/rte_cycles.h.html#rte_get_timer_hz" title='rte_get_timer_hz' data-ref="rte_get_timer_hz">rte_get_timer_hz</a>();</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>	<b>while</b> (<a class="macro" href="axgbe_common.h.html#1672" title="((long)((rte_get_timer_cycles()) - (timeout)) &lt; 0)" data-ref="_M/time_before">time_before</a>(<a class="ref fn" href="../../../lib/librte_eal/common/include/generic/rte_cycles.h.html#rte_get_timer_cycles" title='rte_get_timer_cycles' data-ref="rte_get_timer_cycles">rte_get_timer_cycles</a>(), <a class="local col3 ref" href="#73timeout" title='timeout' data-ref="73timeout">timeout</a>)) {</td></tr>
<tr><th id="73">73</th><td>		<a class="ref" href="../../../lib/librte_eal/common/include/generic/rte_cycles.h.html#rte_delay_us" title='rte_delay_us' data-ref="rte_delay_us">rte_delay_us</a>(<var>100</var>);</td></tr>
<tr><th id="74">74</th><td>		<b>if</b> (<a class="tu ref fn" href="#mdio_complete" title='mdio_complete' data-use='c' data-ref="mdio_complete">mdio_complete</a>(<a class="local col8 ref" href="#68pdata" title='pdata' data-ref="68pdata">pdata</a>))</td></tr>
<tr><th id="75">75</th><td>			<b>goto</b> <a class="lbl" href="#74success" data-ref="74success">success</a>;</td></tr>
<tr><th id="76">76</th><td>	}</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>	<a class="macro" href="axgbe_logs.h.html#22" title="rte_log(4U, axgbe_logtype_driver, &quot;%s(): &quot; &quot;Mdio read operation timed out\n&quot;, __func__)" data-ref="_M/PMD_DRV_LOG">PMD_DRV_LOG</a>(ERR, <q>"Mdio read operation timed out\n"</q>);</td></tr>
<tr><th id="79">79</th><td>	<b>return</b> -<a class="macro" href="../../../../include/asm-generic/errno.h.html#83" title="110" data-ref="_M/ETIMEDOUT">ETIMEDOUT</a>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><dfn class="lbl" id="74success" data-ref="74success">success</dfn>:</td></tr>
<tr><th id="82">82</th><td>	<b>return</b> <a class="macro" href="axgbe_common.h.html#1397" title="(((rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0204))) &gt;&gt; (0)) &amp; ((0x1 &lt;&lt; (16)) - 1))" data-ref="_M/AXGMAC_IOREAD_BITS">AXGMAC_IOREAD_BITS</a>(<a class="local col8 ref" href="#68pdata" title='pdata' data-ref="68pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#261" title="0x0204" data-ref="_M/MAC_MDIOSCCDR">MAC_MDIOSCCDR</a>, DATA);</td></tr>
<tr><th id="83">83</th><td>}</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_set_ext_mii_mode" title='axgbe_set_ext_mii_mode' data-type='int axgbe_set_ext_mii_mode(struct axgbe_port * pdata, unsigned int port, enum axgbe_mdio_mode mode)' data-ref="axgbe_set_ext_mii_mode">axgbe_set_ext_mii_mode</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col5 decl" id="75pdata" title='pdata' data-type='struct axgbe_port *' data-ref="75pdata">pdata</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="76port" title='port' data-type='unsigned int' data-ref="76port">port</dfn>,</td></tr>
<tr><th id="86">86</th><td>				  <b>enum</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_mdio_mode" title='axgbe_mdio_mode' data-ref="axgbe_mdio_mode">axgbe_mdio_mode</a> <dfn class="local col7 decl" id="77mode" title='mode' data-type='enum axgbe_mdio_mode' data-ref="77mode">mode</dfn>)</td></tr>
<tr><th id="87">87</th><td>{</td></tr>
<tr><th id="88">88</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="78reg_val" title='reg_val' data-type='unsigned int' data-ref="78reg_val">reg_val</dfn> = <var>0</var>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>	<b>switch</b> (<a class="local col7 ref" href="#77mode" title='mode' data-ref="77mode">mode</a>) {</td></tr>
<tr><th id="91">91</th><td>	<b>case</b> <a class="enum" href="axgbe_ethdev.h.html#AXGBE_MDIO_MODE_CL22" title='AXGBE_MDIO_MODE_CL22' data-ref="AXGBE_MDIO_MODE_CL22">AXGBE_MDIO_MODE_CL22</a>:</td></tr>
<tr><th id="92">92</th><td>		<b>if</b> (<a class="local col6 ref" href="#76port" title='port' data-ref="76port">port</a> &gt; <a class="macro" href="axgbe_ethdev.h.html#117" title="3" data-ref="_M/AXGMAC_MAX_C22_PORT">AXGMAC_MAX_C22_PORT</a>)</td></tr>
<tr><th id="93">93</th><td>			<b>return</b> -<a class="macro" href="../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="94">94</th><td>		<a class="local col8 ref" href="#78reg_val" title='reg_val' data-ref="78reg_val">reg_val</a> |= (<var>1</var> &lt;&lt; <a class="local col6 ref" href="#76port" title='port' data-ref="76port">port</a>);</td></tr>
<tr><th id="95">95</th><td>		<b>break</b>;</td></tr>
<tr><th id="96">96</th><td>	<b>case</b> <a class="enum" href="axgbe_ethdev.h.html#AXGBE_MDIO_MODE_CL45" title='AXGBE_MDIO_MODE_CL45' data-ref="AXGBE_MDIO_MODE_CL45">AXGBE_MDIO_MODE_CL45</a>:</td></tr>
<tr><th id="97">97</th><td>		<b>break</b>;</td></tr>
<tr><th id="98">98</th><td>	<b>default</b>:</td></tr>
<tr><th id="99">99</th><td>		<b>return</b> -<a class="macro" href="../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="100">100</th><td>	}</td></tr>
<tr><th id="101">101</th><td>	<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((reg_val), (uint8_t *)((pdata)-&gt;xgmac_regs) + (0x0220))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col5 ref" href="#75pdata" title='pdata' data-ref="75pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#264" title="0x0220" data-ref="_M/MAC_MDIOCL22R">MAC_MDIOCL22R</a>, <a class="local col8 ref" href="#78reg_val" title='reg_val' data-ref="78reg_val">reg_val</a>);</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="104">104</th><td>}</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_read_mmd_regs_v2" title='axgbe_read_mmd_regs_v2' data-type='int axgbe_read_mmd_regs_v2(struct axgbe_port * pdata, int prtad, int mmd_reg)' data-ref="axgbe_read_mmd_regs_v2">axgbe_read_mmd_regs_v2</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col9 decl" id="79pdata" title='pdata' data-type='struct axgbe_port *' data-ref="79pdata">pdata</dfn>,</td></tr>
<tr><th id="107">107</th><td>				  <em>int</em> <dfn class="local col0 decl" id="80prtad" title='prtad' data-type='int' data-ref="80prtad">prtad</dfn> <a class="macro" href="../../../lib/librte_eal/common/include/rte_common.h.html#76" title="__attribute__((__unused__))" data-ref="_M/__rte_unused">__rte_unused</a>, <em>int</em> <dfn class="local col1 decl" id="81mmd_reg" title='mmd_reg' data-type='int' data-ref="81mmd_reg">mmd_reg</dfn>)</td></tr>
<tr><th id="108">108</th><td>{</td></tr>
<tr><th id="109">109</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="82mmd_address" title='mmd_address' data-type='unsigned int' data-ref="82mmd_address">mmd_address</dfn>, <dfn class="local col3 decl" id="83index" title='index' data-type='unsigned int' data-ref="83index">index</dfn>, <dfn class="local col4 decl" id="84offset" title='offset' data-type='unsigned int' data-ref="84offset">offset</dfn>;</td></tr>
<tr><th id="110">110</th><td>	<em>int</em> <dfn class="local col5 decl" id="85mmd_data" title='mmd_data' data-type='int' data-ref="85mmd_data">mmd_data</dfn>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>	<b>if</b> (<a class="local col1 ref" href="#81mmd_reg" title='mmd_reg' data-ref="81mmd_reg">mmd_reg</a> &amp; <a class="macro" href="axgbe_phy.h.html#19" title="(1 &lt;&lt; 30)" data-ref="_M/MII_ADDR_C45">MII_ADDR_C45</a>)</td></tr>
<tr><th id="113">113</th><td>		<a class="local col2 ref" href="#82mmd_address" title='mmd_address' data-ref="82mmd_address">mmd_address</a> = <a class="local col1 ref" href="#81mmd_reg" title='mmd_reg' data-ref="81mmd_reg">mmd_reg</a> &amp; ~<a class="macro" href="axgbe_phy.h.html#19" title="(1 &lt;&lt; 30)" data-ref="_M/MII_ADDR_C45">MII_ADDR_C45</a>;</td></tr>
<tr><th id="114">114</th><td>	<b>else</b></td></tr>
<tr><th id="115">115</th><td>		<a class="local col2 ref" href="#82mmd_address" title='mmd_address' data-ref="82mmd_address">mmd_address</a> = (<a class="local col9 ref" href="#79pdata" title='pdata' data-ref="79pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::mdio_mmd" title='axgbe_port::mdio_mmd' data-ref="axgbe_port::mdio_mmd">mdio_mmd</a> &lt;&lt; <var>16</var>) | (<a class="local col1 ref" href="#81mmd_reg" title='mmd_reg' data-ref="81mmd_reg">mmd_reg</a> &amp; <var>0xffff</var>);</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>	<i>/* The PCS registers are accessed using mmio. The underlying</i></td></tr>
<tr><th id="118">118</th><td><i>	 * management interface uses indirect addressing to access the MMD</i></td></tr>
<tr><th id="119">119</th><td><i>	 * register sets. This requires accessing of the PCS register in two</i></td></tr>
<tr><th id="120">120</th><td><i>	 * phases, an address phase and a data phase.</i></td></tr>
<tr><th id="121">121</th><td><i>	 *</i></td></tr>
<tr><th id="122">122</th><td><i>	 * The mmio interface is based on 16-bit offsets and values. All</i></td></tr>
<tr><th id="123">123</th><td><i>	 * register offsets must therefore be adjusted by left shifting the</i></td></tr>
<tr><th id="124">124</th><td><i>	 * offset 1 bit and reading 16 bits of data.</i></td></tr>
<tr><th id="125">125</th><td><i>	 */</i></td></tr>
<tr><th id="126">126</th><td>	<a class="local col2 ref" href="#82mmd_address" title='mmd_address' data-ref="82mmd_address">mmd_address</a> &lt;&lt;= <var>1</var>;</td></tr>
<tr><th id="127">127</th><td>	<a class="local col3 ref" href="#83index" title='index' data-ref="83index">index</a> = <a class="local col2 ref" href="#82mmd_address" title='mmd_address' data-ref="82mmd_address">mmd_address</a> &amp; ~<a class="local col9 ref" href="#79pdata" title='pdata' data-ref="79pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::xpcs_window_mask" title='axgbe_port::xpcs_window_mask' data-ref="axgbe_port::xpcs_window_mask">xpcs_window_mask</a>;</td></tr>
<tr><th id="128">128</th><td>	<a class="local col4 ref" href="#84offset" title='offset' data-ref="84offset">offset</a> = <a class="local col9 ref" href="#79pdata" title='pdata' data-ref="79pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::xpcs_window" title='axgbe_port::xpcs_window' data-ref="axgbe_port::xpcs_window">xpcs_window</a> + (<a class="local col2 ref" href="#82mmd_address" title='mmd_address' data-ref="82mmd_address">mmd_address</a> &amp; <a class="local col9 ref" href="#79pdata" title='pdata' data-ref="79pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::xpcs_window_mask" title='axgbe_port::xpcs_window_mask' data-ref="axgbe_port::xpcs_window_mask">xpcs_window_mask</a>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>	<a class="ref fn" href="../../../../include/pthread.h.html#pthread_mutex_lock" title='pthread_mutex_lock' data-ref="pthread_mutex_lock">pthread_mutex_lock</a>(&amp;<a class="local col9 ref" href="#79pdata" title='pdata' data-ref="79pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::xpcs_mutex" title='axgbe_port::xpcs_mutex' data-ref="axgbe_port::xpcs_mutex">xpcs_mutex</a>);</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>	<a class="macro" href="axgbe_common.h.html#1479" title="rte_write32(index, (uint8_t *)((pdata)-&gt;xpcs_regs) + (pdata-&gt;xpcs_window_sel_reg))" data-ref="_M/XPCS32_IOWRITE">XPCS32_IOWRITE</a>(<a class="local col9 ref" href="#79pdata" title='pdata' data-ref="79pdata">pdata</a>, <a class="local col9 ref" href="#79pdata" title='pdata' data-ref="79pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::xpcs_window_sel_reg" title='axgbe_port::xpcs_window_sel_reg' data-ref="axgbe_port::xpcs_window_sel_reg">xpcs_window_sel_reg</a>, <a class="local col3 ref" href="#83index" title='index' data-ref="83index">index</a>);</td></tr>
<tr><th id="133">133</th><td>	<a class="local col5 ref" href="#85mmd_data" title='mmd_data' data-ref="85mmd_data">mmd_data</a> = <a class="macro" href="axgbe_common.h.html#1490" title="rte_read16((uint8_t *)((pdata)-&gt;xpcs_regs) + (offset))" data-ref="_M/XPCS16_IOREAD">XPCS16_IOREAD</a>(<a class="local col9 ref" href="#79pdata" title='pdata' data-ref="79pdata">pdata</a>, <a class="local col4 ref" href="#84offset" title='offset' data-ref="84offset">offset</a>);</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>	<a class="ref fn" href="../../../../include/pthread.h.html#pthread_mutex_unlock" title='pthread_mutex_unlock' data-ref="pthread_mutex_unlock">pthread_mutex_unlock</a>(&amp;<a class="local col9 ref" href="#79pdata" title='pdata' data-ref="79pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::xpcs_mutex" title='axgbe_port::xpcs_mutex' data-ref="axgbe_port::xpcs_mutex">xpcs_mutex</a>);</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>	<b>return</b> <a class="local col5 ref" href="#85mmd_data" title='mmd_data' data-ref="85mmd_data">mmd_data</a>;</td></tr>
<tr><th id="138">138</th><td>}</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_write_mmd_regs_v2" title='axgbe_write_mmd_regs_v2' data-type='void axgbe_write_mmd_regs_v2(struct axgbe_port * pdata, int prtad, int mmd_reg, int mmd_data)' data-ref="axgbe_write_mmd_regs_v2">axgbe_write_mmd_regs_v2</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col6 decl" id="86pdata" title='pdata' data-type='struct axgbe_port *' data-ref="86pdata">pdata</dfn>,</td></tr>
<tr><th id="141">141</th><td>				    <em>int</em> <dfn class="local col7 decl" id="87prtad" title='prtad' data-type='int' data-ref="87prtad">prtad</dfn> <a class="macro" href="../../../lib/librte_eal/common/include/rte_common.h.html#76" title="__attribute__((__unused__))" data-ref="_M/__rte_unused">__rte_unused</a>,</td></tr>
<tr><th id="142">142</th><td>				    <em>int</em> <dfn class="local col8 decl" id="88mmd_reg" title='mmd_reg' data-type='int' data-ref="88mmd_reg">mmd_reg</dfn>, <em>int</em> <dfn class="local col9 decl" id="89mmd_data" title='mmd_data' data-type='int' data-ref="89mmd_data">mmd_data</dfn>)</td></tr>
<tr><th id="143">143</th><td>{</td></tr>
<tr><th id="144">144</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="90mmd_address" title='mmd_address' data-type='unsigned int' data-ref="90mmd_address">mmd_address</dfn>, <dfn class="local col1 decl" id="91index" title='index' data-type='unsigned int' data-ref="91index">index</dfn>, <dfn class="local col2 decl" id="92offset" title='offset' data-type='unsigned int' data-ref="92offset">offset</dfn>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>	<b>if</b> (<a class="local col8 ref" href="#88mmd_reg" title='mmd_reg' data-ref="88mmd_reg">mmd_reg</a> &amp; <a class="macro" href="axgbe_phy.h.html#19" title="(1 &lt;&lt; 30)" data-ref="_M/MII_ADDR_C45">MII_ADDR_C45</a>)</td></tr>
<tr><th id="147">147</th><td>		<a class="local col0 ref" href="#90mmd_address" title='mmd_address' data-ref="90mmd_address">mmd_address</a> = <a class="local col8 ref" href="#88mmd_reg" title='mmd_reg' data-ref="88mmd_reg">mmd_reg</a> &amp; ~<a class="macro" href="axgbe_phy.h.html#19" title="(1 &lt;&lt; 30)" data-ref="_M/MII_ADDR_C45">MII_ADDR_C45</a>;</td></tr>
<tr><th id="148">148</th><td>	<b>else</b></td></tr>
<tr><th id="149">149</th><td>		<a class="local col0 ref" href="#90mmd_address" title='mmd_address' data-ref="90mmd_address">mmd_address</a> = (<a class="local col6 ref" href="#86pdata" title='pdata' data-ref="86pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::mdio_mmd" title='axgbe_port::mdio_mmd' data-ref="axgbe_port::mdio_mmd">mdio_mmd</a> &lt;&lt; <var>16</var>) | (<a class="local col8 ref" href="#88mmd_reg" title='mmd_reg' data-ref="88mmd_reg">mmd_reg</a> &amp; <var>0xffff</var>);</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>	<i>/* The PCS registers are accessed using mmio. The underlying</i></td></tr>
<tr><th id="152">152</th><td><i>	 * management interface uses indirect addressing to access the MMD</i></td></tr>
<tr><th id="153">153</th><td><i>	 * register sets. This requires accessing of the PCS register in two</i></td></tr>
<tr><th id="154">154</th><td><i>	 * phases, an address phase and a data phase.</i></td></tr>
<tr><th id="155">155</th><td><i>	 *</i></td></tr>
<tr><th id="156">156</th><td><i>	 * The mmio interface is based on 16-bit offsets and values. All</i></td></tr>
<tr><th id="157">157</th><td><i>	 * register offsets must therefore be adjusted by left shifting the</i></td></tr>
<tr><th id="158">158</th><td><i>	 * offset 1 bit and writing 16 bits of data.</i></td></tr>
<tr><th id="159">159</th><td><i>	 */</i></td></tr>
<tr><th id="160">160</th><td>	<a class="local col0 ref" href="#90mmd_address" title='mmd_address' data-ref="90mmd_address">mmd_address</a> &lt;&lt;= <var>1</var>;</td></tr>
<tr><th id="161">161</th><td>	<a class="local col1 ref" href="#91index" title='index' data-ref="91index">index</a> = <a class="local col0 ref" href="#90mmd_address" title='mmd_address' data-ref="90mmd_address">mmd_address</a> &amp; ~<a class="local col6 ref" href="#86pdata" title='pdata' data-ref="86pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::xpcs_window_mask" title='axgbe_port::xpcs_window_mask' data-ref="axgbe_port::xpcs_window_mask">xpcs_window_mask</a>;</td></tr>
<tr><th id="162">162</th><td>	<a class="local col2 ref" href="#92offset" title='offset' data-ref="92offset">offset</a> = <a class="local col6 ref" href="#86pdata" title='pdata' data-ref="86pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::xpcs_window" title='axgbe_port::xpcs_window' data-ref="axgbe_port::xpcs_window">xpcs_window</a> + (<a class="local col0 ref" href="#90mmd_address" title='mmd_address' data-ref="90mmd_address">mmd_address</a> &amp; <a class="local col6 ref" href="#86pdata" title='pdata' data-ref="86pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::xpcs_window_mask" title='axgbe_port::xpcs_window_mask' data-ref="axgbe_port::xpcs_window_mask">xpcs_window_mask</a>);</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>	<a class="ref fn" href="../../../../include/pthread.h.html#pthread_mutex_lock" title='pthread_mutex_lock' data-ref="pthread_mutex_lock">pthread_mutex_lock</a>(&amp;<a class="local col6 ref" href="#86pdata" title='pdata' data-ref="86pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::xpcs_mutex" title='axgbe_port::xpcs_mutex' data-ref="axgbe_port::xpcs_mutex">xpcs_mutex</a>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>	<a class="macro" href="axgbe_common.h.html#1479" title="rte_write32(index, (uint8_t *)((pdata)-&gt;xpcs_regs) + (pdata-&gt;xpcs_window_sel_reg))" data-ref="_M/XPCS32_IOWRITE">XPCS32_IOWRITE</a>(<a class="local col6 ref" href="#86pdata" title='pdata' data-ref="86pdata">pdata</a>, <a class="local col6 ref" href="#86pdata" title='pdata' data-ref="86pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::xpcs_window_sel_reg" title='axgbe_port::xpcs_window_sel_reg' data-ref="axgbe_port::xpcs_window_sel_reg">xpcs_window_sel_reg</a>, <a class="local col1 ref" href="#91index" title='index' data-ref="91index">index</a>);</td></tr>
<tr><th id="167">167</th><td>	<a class="macro" href="axgbe_common.h.html#1486" title="rte_write16(mmd_data, (uint8_t *)((pdata)-&gt;xpcs_regs) + (offset))" data-ref="_M/XPCS16_IOWRITE">XPCS16_IOWRITE</a>(<a class="local col6 ref" href="#86pdata" title='pdata' data-ref="86pdata">pdata</a>, <a class="local col2 ref" href="#92offset" title='offset' data-ref="92offset">offset</a>, <a class="local col9 ref" href="#89mmd_data" title='mmd_data' data-ref="89mmd_data">mmd_data</a>);</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>	<a class="ref fn" href="../../../../include/pthread.h.html#pthread_mutex_unlock" title='pthread_mutex_unlock' data-ref="pthread_mutex_unlock">pthread_mutex_unlock</a>(&amp;<a class="local col6 ref" href="#86pdata" title='pdata' data-ref="86pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::xpcs_mutex" title='axgbe_port::xpcs_mutex' data-ref="axgbe_port::xpcs_mutex">xpcs_mutex</a>);</td></tr>
<tr><th id="170">170</th><td>}</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_read_mmd_regs" title='axgbe_read_mmd_regs' data-type='int axgbe_read_mmd_regs(struct axgbe_port * pdata, int prtad, int mmd_reg)' data-ref="axgbe_read_mmd_regs">axgbe_read_mmd_regs</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col3 decl" id="93pdata" title='pdata' data-type='struct axgbe_port *' data-ref="93pdata">pdata</dfn>, <em>int</em> <dfn class="local col4 decl" id="94prtad" title='prtad' data-type='int' data-ref="94prtad">prtad</dfn>,</td></tr>
<tr><th id="173">173</th><td>			       <em>int</em> <dfn class="local col5 decl" id="95mmd_reg" title='mmd_reg' data-type='int' data-ref="95mmd_reg">mmd_reg</dfn>)</td></tr>
<tr><th id="174">174</th><td>{</td></tr>
<tr><th id="175">175</th><td>	<b>switch</b> (<a class="local col3 ref" href="#93pdata" title='pdata' data-ref="93pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::vdata" title='axgbe_port::vdata' data-ref="axgbe_port::vdata">vdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_version_data::xpcs_access" title='axgbe_version_data::xpcs_access' data-ref="axgbe_version_data::xpcs_access">xpcs_access</a>) {</td></tr>
<tr><th id="176">176</th><td>	<b>case</b> <a class="enum" href="axgbe_ethdev.h.html#AXGBE_XPCS_ACCESS_V1" title='AXGBE_XPCS_ACCESS_V1' data-ref="AXGBE_XPCS_ACCESS_V1">AXGBE_XPCS_ACCESS_V1</a>:</td></tr>
<tr><th id="177">177</th><td>		<a class="macro" href="axgbe_logs.h.html#22" title="rte_log(4U, axgbe_logtype_driver, &quot;%s(): &quot; &quot;PHY_Version 1 is not supported\n&quot;, __func__)" data-ref="_M/PMD_DRV_LOG">PMD_DRV_LOG</a>(ERR, <q>"PHY_Version 1 is not supported\n"</q>);</td></tr>
<tr><th id="178">178</th><td>		<b>return</b> -<var>1</var>;</td></tr>
<tr><th id="179">179</th><td>	<b>case</b> <a class="enum" href="axgbe_ethdev.h.html#AXGBE_XPCS_ACCESS_V2" title='AXGBE_XPCS_ACCESS_V2' data-ref="AXGBE_XPCS_ACCESS_V2">AXGBE_XPCS_ACCESS_V2</a>:</td></tr>
<tr><th id="180">180</th><td>	<b>default</b>:</td></tr>
<tr><th id="181">181</th><td>		<b>return</b> <a class="tu ref fn" href="#axgbe_read_mmd_regs_v2" title='axgbe_read_mmd_regs_v2' data-use='c' data-ref="axgbe_read_mmd_regs_v2">axgbe_read_mmd_regs_v2</a>(<a class="local col3 ref" href="#93pdata" title='pdata' data-ref="93pdata">pdata</a>, <a class="local col4 ref" href="#94prtad" title='prtad' data-ref="94prtad">prtad</a>, <a class="local col5 ref" href="#95mmd_reg" title='mmd_reg' data-ref="95mmd_reg">mmd_reg</a>);</td></tr>
<tr><th id="182">182</th><td>	}</td></tr>
<tr><th id="183">183</th><td>}</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_write_mmd_regs" title='axgbe_write_mmd_regs' data-type='void axgbe_write_mmd_regs(struct axgbe_port * pdata, int prtad, int mmd_reg, int mmd_data)' data-ref="axgbe_write_mmd_regs">axgbe_write_mmd_regs</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col6 decl" id="96pdata" title='pdata' data-type='struct axgbe_port *' data-ref="96pdata">pdata</dfn>, <em>int</em> <dfn class="local col7 decl" id="97prtad" title='prtad' data-type='int' data-ref="97prtad">prtad</dfn>,</td></tr>
<tr><th id="186">186</th><td>				 <em>int</em> <dfn class="local col8 decl" id="98mmd_reg" title='mmd_reg' data-type='int' data-ref="98mmd_reg">mmd_reg</dfn>, <em>int</em> <dfn class="local col9 decl" id="99mmd_data" title='mmd_data' data-type='int' data-ref="99mmd_data">mmd_data</dfn>)</td></tr>
<tr><th id="187">187</th><td>{</td></tr>
<tr><th id="188">188</th><td>	<b>switch</b> (<a class="local col6 ref" href="#96pdata" title='pdata' data-ref="96pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::vdata" title='axgbe_port::vdata' data-ref="axgbe_port::vdata">vdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_version_data::xpcs_access" title='axgbe_version_data::xpcs_access' data-ref="axgbe_version_data::xpcs_access">xpcs_access</a>) {</td></tr>
<tr><th id="189">189</th><td>	<b>case</b> <a class="enum" href="axgbe_ethdev.h.html#AXGBE_XPCS_ACCESS_V1" title='AXGBE_XPCS_ACCESS_V1' data-ref="AXGBE_XPCS_ACCESS_V1">AXGBE_XPCS_ACCESS_V1</a>:</td></tr>
<tr><th id="190">190</th><td>		<a class="macro" href="axgbe_logs.h.html#22" title="rte_log(4U, axgbe_logtype_driver, &quot;%s(): &quot; &quot;PHY_Version 1 is not supported\n&quot;, __func__)" data-ref="_M/PMD_DRV_LOG">PMD_DRV_LOG</a>(ERR, <q>"PHY_Version 1 is not supported\n"</q>);</td></tr>
<tr><th id="191">191</th><td>		<b>return</b>;</td></tr>
<tr><th id="192">192</th><td>	<b>case</b> <a class="enum" href="axgbe_ethdev.h.html#AXGBE_XPCS_ACCESS_V2" title='AXGBE_XPCS_ACCESS_V2' data-ref="AXGBE_XPCS_ACCESS_V2">AXGBE_XPCS_ACCESS_V2</a>:</td></tr>
<tr><th id="193">193</th><td>	<b>default</b>:</td></tr>
<tr><th id="194">194</th><td>		<b>return</b> <a class="tu ref fn" href="#axgbe_write_mmd_regs_v2" title='axgbe_write_mmd_regs_v2' data-use='c' data-ref="axgbe_write_mmd_regs_v2">axgbe_write_mmd_regs_v2</a>(<a class="local col6 ref" href="#96pdata" title='pdata' data-ref="96pdata">pdata</a>, <a class="local col7 ref" href="#97prtad" title='prtad' data-ref="97prtad">prtad</a>, <a class="local col8 ref" href="#98mmd_reg" title='mmd_reg' data-ref="98mmd_reg">mmd_reg</a>, <a class="local col9 ref" href="#99mmd_data" title='mmd_data' data-ref="99mmd_data">mmd_data</a>);</td></tr>
<tr><th id="195">195</th><td>	}</td></tr>
<tr><th id="196">196</th><td>}</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_set_speed" title='axgbe_set_speed' data-type='int axgbe_set_speed(struct axgbe_port * pdata, int speed)' data-ref="axgbe_set_speed">axgbe_set_speed</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col0 decl" id="100pdata" title='pdata' data-type='struct axgbe_port *' data-ref="100pdata">pdata</dfn>, <em>int</em> <dfn class="local col1 decl" id="101speed" title='speed' data-type='int' data-ref="101speed">speed</dfn>)</td></tr>
<tr><th id="199">199</th><td>{</td></tr>
<tr><th id="200">200</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="102ss" title='ss' data-type='unsigned int' data-ref="102ss">ss</dfn>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>	<b>switch</b> (<a class="local col1 ref" href="#101speed" title='speed' data-ref="101speed">speed</a>) {</td></tr>
<tr><th id="203">203</th><td>	<b>case</b> <a class="macro" href="axgbe_phy.h.html#11" title="1000" data-ref="_M/SPEED_1000">SPEED_1000</a>:</td></tr>
<tr><th id="204">204</th><td>		<a class="local col2 ref" href="#102ss" title='ss' data-ref="102ss">ss</a> = <var>0x03</var>;</td></tr>
<tr><th id="205">205</th><td>		<b>break</b>;</td></tr>
<tr><th id="206">206</th><td>	<b>case</b> <a class="macro" href="axgbe_phy.h.html#12" title="2500" data-ref="_M/SPEED_2500">SPEED_2500</a>:</td></tr>
<tr><th id="207">207</th><td>		<a class="local col2 ref" href="#102ss" title='ss' data-ref="102ss">ss</a> = <var>0x02</var>;</td></tr>
<tr><th id="208">208</th><td>		<b>break</b>;</td></tr>
<tr><th id="209">209</th><td>	<b>case</b> <a class="macro" href="axgbe_phy.h.html#13" title="10000" data-ref="_M/SPEED_10000">SPEED_10000</a>:</td></tr>
<tr><th id="210">210</th><td>		<a class="local col2 ref" href="#102ss" title='ss' data-ref="102ss">ss</a> = <var>0x00</var>;</td></tr>
<tr><th id="211">211</th><td>		<b>break</b>;</td></tr>
<tr><th id="212">212</th><td>	<b>default</b>:</td></tr>
<tr><th id="213">213</th><td>		<b>return</b> -<a class="macro" href="../../../../include/asm-generic/errno-base.h.html#25" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="214">214</th><td>	}</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>	<b>if</b> (<a class="macro" href="axgbe_common.h.html#1397" title="(((rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0000))) &gt;&gt; (29)) &amp; ((0x1 &lt;&lt; (2)) - 1))" data-ref="_M/AXGMAC_IOREAD_BITS">AXGMAC_IOREAD_BITS</a>(<a class="local col0 ref" href="#100pdata" title='pdata' data-ref="100pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#232" title="0x0000" data-ref="_M/MAC_TCR">MAC_TCR</a>, SS) != <a class="local col2 ref" href="#102ss" title='ss' data-ref="102ss">ss</a>)</td></tr>
<tr><th id="217">217</th><td>		<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0000)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (2)) - 1) &lt;&lt; (29)); (reg_val) |= ((((ss)) &amp; ((0x1 &lt;&lt; (2)) - 1)) &lt;&lt; (29)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0000)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col0 ref" href="#100pdata" title='pdata' data-ref="100pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#232" title="0x0000" data-ref="_M/MAC_TCR">MAC_TCR</a>, SS, <a class="local col2 ref" href="#102ss" title='ss' data-ref="102ss">ss</a>);</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="220">220</th><td>}</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_disable_tx_flow_control" title='axgbe_disable_tx_flow_control' data-type='int axgbe_disable_tx_flow_control(struct axgbe_port * pdata)' data-ref="axgbe_disable_tx_flow_control">axgbe_disable_tx_flow_control</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col3 decl" id="103pdata" title='pdata' data-type='struct axgbe_port *' data-ref="103pdata">pdata</dfn>)</td></tr>
<tr><th id="223">223</th><td>{</td></tr>
<tr><th id="224">224</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="104max_q_count" title='max_q_count' data-type='unsigned int' data-ref="104max_q_count">max_q_count</dfn>, <dfn class="local col5 decl" id="105q_count" title='q_count' data-type='unsigned int' data-ref="105q_count">q_count</dfn>;</td></tr>
<tr><th id="225">225</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="106reg" title='reg' data-type='unsigned int' data-ref="106reg">reg</dfn>, <dfn class="local col7 decl" id="107reg_val" title='reg_val' data-type='unsigned int' data-ref="107reg_val">reg_val</dfn>;</td></tr>
<tr><th id="226">226</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="108i" title='i' data-type='unsigned int' data-ref="108i">i</dfn>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>	<i>/* Clear MTL flow control */</i></td></tr>
<tr><th id="229">229</th><td>	<b>for</b> (<a class="local col8 ref" href="#108i" title='i' data-ref="108i">i</a> = <var>0</var>; <a class="local col8 ref" href="#108i" title='i' data-ref="108i">i</a> &lt; <a class="local col3 ref" href="#103pdata" title='pdata' data-ref="103pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_q_count" title='axgbe_port::rx_q_count' data-ref="axgbe_port::rx_q_count">rx_q_count</a>; <a class="local col8 ref" href="#108i" title='i' data-ref="108i">i</a>++)</td></tr>
<tr><th id="230">230</th><td>		<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x40)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (7)); (reg_val) |= ((((0)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (7)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x40)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col3 ref" href="#103pdata" title='pdata' data-ref="103pdata">pdata</a>, <a class="local col8 ref" href="#108i" title='i' data-ref="108i">i</a>, <a class="macro" href="axgbe_common.h.html#750" title="0x40" data-ref="_M/MTL_Q_RQOMR">MTL_Q_RQOMR</a>, EHFC, <var>0</var>);</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>	<i>/* Clear MAC flow control */</i></td></tr>
<tr><th id="233">233</th><td>	<a class="local col4 ref" href="#104max_q_count" title='max_q_count' data-ref="104max_q_count">max_q_count</a> = <a class="macro" href="axgbe_ethdev.h.html#75" title="8" data-ref="_M/AXGMAC_MAX_FLOW_CONTROL_QUEUES">AXGMAC_MAX_FLOW_CONTROL_QUEUES</a>;</td></tr>
<tr><th id="234">234</th><td>	<a class="local col5 ref" href="#105q_count" title='q_count' data-ref="105q_count">q_count</a> = <a class="macro" href="../../../lib/librte_eal/common/include/rte_common.h.html#412" title="__extension__ ({ __typeof__ (pdata-&gt;tx_q_count) _a = (pdata-&gt;tx_q_count); __typeof__ (max_q_count) _b = (max_q_count); _a &lt; _b ? _a : _b; })" data-ref="_M/RTE_MIN">RTE_MIN</a>(<a class="local col3 ref" href="#103pdata" title='pdata' data-ref="103pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_q_count" title='axgbe_port::tx_q_count' data-ref="axgbe_port::tx_q_count">tx_q_count</a>,</td></tr>
<tr><th id="235">235</th><td>			<a class="local col4 ref" href="#104max_q_count" title='max_q_count' data-ref="104max_q_count">max_q_count</a>);</td></tr>
<tr><th id="236">236</th><td>	<a class="local col6 ref" href="#106reg" title='reg' data-ref="106reg">reg</a> = <a class="macro" href="axgbe_common.h.html#242" title="0x0070" data-ref="_M/MAC_Q0TFCR">MAC_Q0TFCR</a>;</td></tr>
<tr><th id="237">237</th><td>	<b>for</b> (<a class="local col8 ref" href="#108i" title='i' data-ref="108i">i</a> = <var>0</var>; <a class="local col8 ref" href="#108i" title='i' data-ref="108i">i</a> &lt; <a class="local col5 ref" href="#105q_count" title='q_count' data-ref="105q_count">q_count</a>; <a class="local col8 ref" href="#108i" title='i' data-ref="108i">i</a>++) {</td></tr>
<tr><th id="238">238</th><td>		<a class="local col7 ref" href="#107reg_val" title='reg_val' data-ref="107reg_val">reg_val</a> = <a class="macro" href="axgbe_common.h.html#1394" title="rte_read32((uint8_t *)((pdata)-&gt;xgmac_regs) + (reg))" data-ref="_M/AXGMAC_IOREAD">AXGMAC_IOREAD</a>(<a class="local col3 ref" href="#103pdata" title='pdata' data-ref="103pdata">pdata</a>, <a class="local col6 ref" href="#106reg" title='reg' data-ref="106reg">reg</a>);</td></tr>
<tr><th id="239">239</th><td>		<a class="macro" href="axgbe_common.h.html#1372" title="do { ((reg_val)) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (1)); ((reg_val)) |= ((((0)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (1)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col7 ref" href="#107reg_val" title='reg_val' data-ref="107reg_val">reg_val</a>, MAC_Q0TFCR, TFE, <var>0</var>);</td></tr>
<tr><th id="240">240</th><td>		<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((reg_val), (uint8_t *)((pdata)-&gt;xgmac_regs) + (reg))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col3 ref" href="#103pdata" title='pdata' data-ref="103pdata">pdata</a>, <a class="local col6 ref" href="#106reg" title='reg' data-ref="106reg">reg</a>, <a class="local col7 ref" href="#107reg_val" title='reg_val' data-ref="107reg_val">reg_val</a>);</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>		<a class="local col6 ref" href="#106reg" title='reg' data-ref="106reg">reg</a> += <a class="macro" href="axgbe_common.h.html#285" title="4" data-ref="_M/MAC_QTFCR_INC">MAC_QTFCR_INC</a>;</td></tr>
<tr><th id="243">243</th><td>	}</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_enable_tx_flow_control" title='axgbe_enable_tx_flow_control' data-type='int axgbe_enable_tx_flow_control(struct axgbe_port * pdata)' data-ref="axgbe_enable_tx_flow_control">axgbe_enable_tx_flow_control</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col9 decl" id="109pdata" title='pdata' data-type='struct axgbe_port *' data-ref="109pdata">pdata</dfn>)</td></tr>
<tr><th id="249">249</th><td>{</td></tr>
<tr><th id="250">250</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="110max_q_count" title='max_q_count' data-type='unsigned int' data-ref="110max_q_count">max_q_count</dfn>, <dfn class="local col1 decl" id="111q_count" title='q_count' data-type='unsigned int' data-ref="111q_count">q_count</dfn>;</td></tr>
<tr><th id="251">251</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="112reg" title='reg' data-type='unsigned int' data-ref="112reg">reg</dfn>, <dfn class="local col3 decl" id="113reg_val" title='reg_val' data-type='unsigned int' data-ref="113reg_val">reg_val</dfn>;</td></tr>
<tr><th id="252">252</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="114i" title='i' data-type='unsigned int' data-ref="114i">i</dfn>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>	<i>/* Set MTL flow control */</i></td></tr>
<tr><th id="255">255</th><td>	<b>for</b> (<a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a> = <var>0</var>; <a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a> &lt; <a class="local col9 ref" href="#109pdata" title='pdata' data-ref="109pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_q_count" title='axgbe_port::rx_q_count' data-ref="axgbe_port::rx_q_count">rx_q_count</a>; <a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a>++) {</td></tr>
<tr><th id="256">256</th><td>		<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="115ehfc" title='ehfc' data-type='unsigned int' data-ref="115ehfc">ehfc</dfn> = <var>0</var>;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>		<i>/* Flow control thresholds are established */</i></td></tr>
<tr><th id="259">259</th><td>		<b>if</b> (<a class="local col9 ref" href="#109pdata" title='pdata' data-ref="109pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_rfd" title='axgbe_port::rx_rfd' data-ref="axgbe_port::rx_rfd">rx_rfd</a>[<a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a>])</td></tr>
<tr><th id="260">260</th><td>			<a class="local col5 ref" href="#115ehfc" title='ehfc' data-ref="115ehfc">ehfc</a> = <var>1</var>;</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>		<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x40)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (7)); (reg_val) |= ((((ehfc)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (7)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x40)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col9 ref" href="#109pdata" title='pdata' data-ref="109pdata">pdata</a>, <a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a>, <a class="macro" href="axgbe_common.h.html#750" title="0x40" data-ref="_M/MTL_Q_RQOMR">MTL_Q_RQOMR</a>, EHFC, <a class="local col5 ref" href="#115ehfc" title='ehfc' data-ref="115ehfc">ehfc</a>);</td></tr>
<tr><th id="263">263</th><td>	}</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>	<i>/* Set MAC flow control */</i></td></tr>
<tr><th id="266">266</th><td>	<a class="local col0 ref" href="#110max_q_count" title='max_q_count' data-ref="110max_q_count">max_q_count</a> = <a class="macro" href="axgbe_ethdev.h.html#75" title="8" data-ref="_M/AXGMAC_MAX_FLOW_CONTROL_QUEUES">AXGMAC_MAX_FLOW_CONTROL_QUEUES</a>;</td></tr>
<tr><th id="267">267</th><td>	<a class="local col1 ref" href="#111q_count" title='q_count' data-ref="111q_count">q_count</a> = <a class="macro" href="../../../lib/librte_eal/common/include/rte_common.h.html#412" title="__extension__ ({ __typeof__ (pdata-&gt;tx_q_count) _a = (pdata-&gt;tx_q_count); __typeof__ (max_q_count) _b = (max_q_count); _a &lt; _b ? _a : _b; })" data-ref="_M/RTE_MIN">RTE_MIN</a>(<a class="local col9 ref" href="#109pdata" title='pdata' data-ref="109pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_q_count" title='axgbe_port::tx_q_count' data-ref="axgbe_port::tx_q_count">tx_q_count</a>,</td></tr>
<tr><th id="268">268</th><td>			<a class="local col0 ref" href="#110max_q_count" title='max_q_count' data-ref="110max_q_count">max_q_count</a>);</td></tr>
<tr><th id="269">269</th><td>	<a class="local col2 ref" href="#112reg" title='reg' data-ref="112reg">reg</a> = <a class="macro" href="axgbe_common.h.html#242" title="0x0070" data-ref="_M/MAC_Q0TFCR">MAC_Q0TFCR</a>;</td></tr>
<tr><th id="270">270</th><td>	<b>for</b> (<a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a> = <var>0</var>; <a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a> &lt; <a class="local col1 ref" href="#111q_count" title='q_count' data-ref="111q_count">q_count</a>; <a class="local col4 ref" href="#114i" title='i' data-ref="114i">i</a>++) {</td></tr>
<tr><th id="271">271</th><td>		<a class="local col3 ref" href="#113reg_val" title='reg_val' data-ref="113reg_val">reg_val</a> = <a class="macro" href="axgbe_common.h.html#1394" title="rte_read32((uint8_t *)((pdata)-&gt;xgmac_regs) + (reg))" data-ref="_M/AXGMAC_IOREAD">AXGMAC_IOREAD</a>(<a class="local col9 ref" href="#109pdata" title='pdata' data-ref="109pdata">pdata</a>, <a class="local col2 ref" href="#112reg" title='reg' data-ref="112reg">reg</a>);</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>		<i>/* Enable transmit flow control */</i></td></tr>
<tr><th id="274">274</th><td>		<a class="macro" href="axgbe_common.h.html#1372" title="do { ((reg_val)) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (1)); ((reg_val)) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (1)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col3 ref" href="#113reg_val" title='reg_val' data-ref="113reg_val">reg_val</a>, MAC_Q0TFCR, TFE, <var>1</var>);</td></tr>
<tr><th id="275">275</th><td>		<i>/* Set pause time */</i></td></tr>
<tr><th id="276">276</th><td>		<a class="macro" href="axgbe_common.h.html#1372" title="do { ((reg_val)) &amp;= ~(((0x1 &lt;&lt; (16)) - 1) &lt;&lt; (16)); ((reg_val)) |= ((((0xffff)) &amp; ((0x1 &lt;&lt; (16)) - 1)) &lt;&lt; (16)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col3 ref" href="#113reg_val" title='reg_val' data-ref="113reg_val">reg_val</a>, MAC_Q0TFCR, PT, <var>0xffff</var>);</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>		<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((reg_val), (uint8_t *)((pdata)-&gt;xgmac_regs) + (reg))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col9 ref" href="#109pdata" title='pdata' data-ref="109pdata">pdata</a>, <a class="local col2 ref" href="#112reg" title='reg' data-ref="112reg">reg</a>, <a class="local col3 ref" href="#113reg_val" title='reg_val' data-ref="113reg_val">reg_val</a>);</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>		<a class="local col2 ref" href="#112reg" title='reg' data-ref="112reg">reg</a> += <a class="macro" href="axgbe_common.h.html#285" title="4" data-ref="_M/MAC_QTFCR_INC">MAC_QTFCR_INC</a>;</td></tr>
<tr><th id="281">281</th><td>	}</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="284">284</th><td>}</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_disable_rx_flow_control" title='axgbe_disable_rx_flow_control' data-type='int axgbe_disable_rx_flow_control(struct axgbe_port * pdata)' data-ref="axgbe_disable_rx_flow_control">axgbe_disable_rx_flow_control</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col6 decl" id="116pdata" title='pdata' data-type='struct axgbe_port *' data-ref="116pdata">pdata</dfn>)</td></tr>
<tr><th id="287">287</th><td>{</td></tr>
<tr><th id="288">288</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0090)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (0)); (reg_val) |= ((((0)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (0)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0090)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col6 ref" href="#116pdata" title='pdata' data-ref="116pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#243" title="0x0090" data-ref="_M/MAC_RFCR">MAC_RFCR</a>, RFE, <var>0</var>);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="291">291</th><td>}</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_enable_rx_flow_control" title='axgbe_enable_rx_flow_control' data-type='int axgbe_enable_rx_flow_control(struct axgbe_port * pdata)' data-ref="axgbe_enable_rx_flow_control">axgbe_enable_rx_flow_control</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col7 decl" id="117pdata" title='pdata' data-type='struct axgbe_port *' data-ref="117pdata">pdata</dfn>)</td></tr>
<tr><th id="294">294</th><td>{</td></tr>
<tr><th id="295">295</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0090)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (0)); (reg_val) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (0)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0090)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col7 ref" href="#117pdata" title='pdata' data-ref="117pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#243" title="0x0090" data-ref="_M/MAC_RFCR">MAC_RFCR</a>, RFE, <var>1</var>);</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="298">298</th><td>}</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_config_tx_flow_control" title='axgbe_config_tx_flow_control' data-type='int axgbe_config_tx_flow_control(struct axgbe_port * pdata)' data-ref="axgbe_config_tx_flow_control">axgbe_config_tx_flow_control</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col8 decl" id="118pdata" title='pdata' data-type='struct axgbe_port *' data-ref="118pdata">pdata</dfn>)</td></tr>
<tr><th id="301">301</th><td>{</td></tr>
<tr><th id="302">302</th><td>	<b>if</b> (<a class="local col8 ref" href="#118pdata" title='pdata' data-ref="118pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_pause" title='axgbe_port::tx_pause' data-ref="axgbe_port::tx_pause">tx_pause</a>)</td></tr>
<tr><th id="303">303</th><td>		<a class="tu ref fn" href="#axgbe_enable_tx_flow_control" title='axgbe_enable_tx_flow_control' data-use='c' data-ref="axgbe_enable_tx_flow_control">axgbe_enable_tx_flow_control</a>(<a class="local col8 ref" href="#118pdata" title='pdata' data-ref="118pdata">pdata</a>);</td></tr>
<tr><th id="304">304</th><td>	<b>else</b></td></tr>
<tr><th id="305">305</th><td>		<a class="tu ref fn" href="#axgbe_disable_tx_flow_control" title='axgbe_disable_tx_flow_control' data-use='c' data-ref="axgbe_disable_tx_flow_control">axgbe_disable_tx_flow_control</a>(<a class="local col8 ref" href="#118pdata" title='pdata' data-ref="118pdata">pdata</a>);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="308">308</th><td>}</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_config_rx_flow_control" title='axgbe_config_rx_flow_control' data-type='int axgbe_config_rx_flow_control(struct axgbe_port * pdata)' data-ref="axgbe_config_rx_flow_control">axgbe_config_rx_flow_control</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col9 decl" id="119pdata" title='pdata' data-type='struct axgbe_port *' data-ref="119pdata">pdata</dfn>)</td></tr>
<tr><th id="311">311</th><td>{</td></tr>
<tr><th id="312">312</th><td>	<b>if</b> (<a class="local col9 ref" href="#119pdata" title='pdata' data-ref="119pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_pause" title='axgbe_port::rx_pause' data-ref="axgbe_port::rx_pause">rx_pause</a>)</td></tr>
<tr><th id="313">313</th><td>		<a class="tu ref fn" href="#axgbe_enable_rx_flow_control" title='axgbe_enable_rx_flow_control' data-use='c' data-ref="axgbe_enable_rx_flow_control">axgbe_enable_rx_flow_control</a>(<a class="local col9 ref" href="#119pdata" title='pdata' data-ref="119pdata">pdata</a>);</td></tr>
<tr><th id="314">314</th><td>	<b>else</b></td></tr>
<tr><th id="315">315</th><td>		<a class="tu ref fn" href="#axgbe_disable_rx_flow_control" title='axgbe_disable_rx_flow_control' data-use='c' data-ref="axgbe_disable_rx_flow_control">axgbe_disable_rx_flow_control</a>(<a class="local col9 ref" href="#119pdata" title='pdata' data-ref="119pdata">pdata</a>);</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="318">318</th><td>}</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_config_flow_control" title='axgbe_config_flow_control' data-type='void axgbe_config_flow_control(struct axgbe_port * pdata)' data-ref="axgbe_config_flow_control">axgbe_config_flow_control</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col0 decl" id="120pdata" title='pdata' data-type='struct axgbe_port *' data-ref="120pdata">pdata</dfn>)</td></tr>
<tr><th id="321">321</th><td>{</td></tr>
<tr><th id="322">322</th><td>	<a class="tu ref fn" href="#axgbe_config_tx_flow_control" title='axgbe_config_tx_flow_control' data-use='c' data-ref="axgbe_config_tx_flow_control">axgbe_config_tx_flow_control</a>(<a class="local col0 ref" href="#120pdata" title='pdata' data-ref="120pdata">pdata</a>);</td></tr>
<tr><th id="323">323</th><td>	<a class="tu ref fn" href="#axgbe_config_rx_flow_control" title='axgbe_config_rx_flow_control' data-use='c' data-ref="axgbe_config_rx_flow_control">axgbe_config_rx_flow_control</a>(<a class="local col0 ref" href="#120pdata" title='pdata' data-ref="120pdata">pdata</a>);</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0090)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (8)); (reg_val) |= ((((0)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (8)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0090)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col0 ref" href="#120pdata" title='pdata' data-ref="120pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#243" title="0x0090" data-ref="_M/MAC_RFCR">MAC_RFCR</a>, PFCE, <var>0</var>);</td></tr>
<tr><th id="326">326</th><td>}</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_queue_flow_control_threshold" title='axgbe_queue_flow_control_threshold' data-type='void axgbe_queue_flow_control_threshold(struct axgbe_port * pdata, unsigned int queue, unsigned int q_fifo_size)' data-ref="axgbe_queue_flow_control_threshold">axgbe_queue_flow_control_threshold</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col1 decl" id="121pdata" title='pdata' data-type='struct axgbe_port *' data-ref="121pdata">pdata</dfn>,</td></tr>
<tr><th id="329">329</th><td>					       <em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="122queue" title='queue' data-type='unsigned int' data-ref="122queue">queue</dfn>,</td></tr>
<tr><th id="330">330</th><td>					       <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="123q_fifo_size" title='q_fifo_size' data-type='unsigned int' data-ref="123q_fifo_size">q_fifo_size</dfn>)</td></tr>
<tr><th id="331">331</th><td>{</td></tr>
<tr><th id="332">332</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="124frame_fifo_size" title='frame_fifo_size' data-type='unsigned int' data-ref="124frame_fifo_size">frame_fifo_size</dfn>;</td></tr>
<tr><th id="333">333</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="125rfa" title='rfa' data-type='unsigned int' data-ref="125rfa">rfa</dfn>, <dfn class="local col6 decl" id="126rfd" title='rfd' data-type='unsigned int' data-ref="126rfd">rfd</dfn>;</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>	<a class="local col4 ref" href="#124frame_fifo_size" title='frame_fifo_size' data-ref="124frame_fifo_size">frame_fifo_size</a> = <a class="macro" href="axgbe_ethdev.h.html#79" title="(((axgbe_get_max_frame(pdata)) + 512 - 1) &amp; ~(512 - 1))" data-ref="_M/AXGMAC_FLOW_CONTROL_ALIGN">AXGMAC_FLOW_CONTROL_ALIGN</a>(<a class="tu ref fn" href="#axgbe_get_max_frame" title='axgbe_get_max_frame' data-use='c' data-ref="axgbe_get_max_frame">axgbe_get_max_frame</a>(<a class="local col1 ref" href="#121pdata" title='pdata' data-ref="121pdata">pdata</a>));</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>	<i>/* This path deals with just maximum frame sizes which are</i></td></tr>
<tr><th id="338">338</th><td><i>	 * limited to a jumbo frame of 9,000 (plus headers, etc.)</i></td></tr>
<tr><th id="339">339</th><td><i>	 * so we can never exceed the maximum allowable RFA/RFD</i></td></tr>
<tr><th id="340">340</th><td><i>	 * values.</i></td></tr>
<tr><th id="341">341</th><td><i>	 */</i></td></tr>
<tr><th id="342">342</th><td>	<b>if</b> (<a class="local col3 ref" href="#123q_fifo_size" title='q_fifo_size' data-ref="123q_fifo_size">q_fifo_size</a> &lt;= <var>2048</var>) {</td></tr>
<tr><th id="343">343</th><td>		<i>/* rx_rfd to zero to signal no flow control */</i></td></tr>
<tr><th id="344">344</th><td>		<a class="local col1 ref" href="#121pdata" title='pdata' data-ref="121pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_rfa" title='axgbe_port::rx_rfa' data-ref="axgbe_port::rx_rfa">rx_rfa</a>[<a class="local col2 ref" href="#122queue" title='queue' data-ref="122queue">queue</a>] = <var>0</var>;</td></tr>
<tr><th id="345">345</th><td>		<a class="local col1 ref" href="#121pdata" title='pdata' data-ref="121pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_rfd" title='axgbe_port::rx_rfd' data-ref="axgbe_port::rx_rfd">rx_rfd</a>[<a class="local col2 ref" href="#122queue" title='queue' data-ref="122queue">queue</a>] = <var>0</var>;</td></tr>
<tr><th id="346">346</th><td>		<b>return</b>;</td></tr>
<tr><th id="347">347</th><td>	}</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>	<b>if</b> (<a class="local col3 ref" href="#123q_fifo_size" title='q_fifo_size' data-ref="123q_fifo_size">q_fifo_size</a> &lt;= <var>4096</var>) {</td></tr>
<tr><th id="350">350</th><td>		<i>/* Between 2048 and 4096 */</i></td></tr>
<tr><th id="351">351</th><td>		<a class="local col1 ref" href="#121pdata" title='pdata' data-ref="121pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_rfa" title='axgbe_port::rx_rfa' data-ref="axgbe_port::rx_rfa">rx_rfa</a>[<a class="local col2 ref" href="#122queue" title='queue' data-ref="122queue">queue</a>] = <var>0</var>;	<i>/* Full - 1024 bytes */</i></td></tr>
<tr><th id="352">352</th><td>		<a class="local col1 ref" href="#121pdata" title='pdata' data-ref="121pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_rfd" title='axgbe_port::rx_rfd' data-ref="axgbe_port::rx_rfd">rx_rfd</a>[<a class="local col2 ref" href="#122queue" title='queue' data-ref="122queue">queue</a>] = <var>1</var>;	<i>/* Full - 1536 bytes */</i></td></tr>
<tr><th id="353">353</th><td>		<b>return</b>;</td></tr>
<tr><th id="354">354</th><td>	}</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>	<b>if</b> (<a class="local col3 ref" href="#123q_fifo_size" title='q_fifo_size' data-ref="123q_fifo_size">q_fifo_size</a> &lt;= <a class="local col4 ref" href="#124frame_fifo_size" title='frame_fifo_size' data-ref="124frame_fifo_size">frame_fifo_size</a>) {</td></tr>
<tr><th id="357">357</th><td>		<i>/* Between 4096 and max-frame */</i></td></tr>
<tr><th id="358">358</th><td>		<a class="local col1 ref" href="#121pdata" title='pdata' data-ref="121pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_rfa" title='axgbe_port::rx_rfa' data-ref="axgbe_port::rx_rfa">rx_rfa</a>[<a class="local col2 ref" href="#122queue" title='queue' data-ref="122queue">queue</a>] = <var>2</var>;	<i>/* Full - 2048 bytes */</i></td></tr>
<tr><th id="359">359</th><td>		<a class="local col1 ref" href="#121pdata" title='pdata' data-ref="121pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_rfd" title='axgbe_port::rx_rfd' data-ref="axgbe_port::rx_rfd">rx_rfd</a>[<a class="local col2 ref" href="#122queue" title='queue' data-ref="122queue">queue</a>] = <var>5</var>;	<i>/* Full - 3584 bytes */</i></td></tr>
<tr><th id="360">360</th><td>		<b>return</b>;</td></tr>
<tr><th id="361">361</th><td>	}</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>	<b>if</b> (<a class="local col3 ref" href="#123q_fifo_size" title='q_fifo_size' data-ref="123q_fifo_size">q_fifo_size</a> &lt;= (<a class="local col4 ref" href="#124frame_fifo_size" title='frame_fifo_size' data-ref="124frame_fifo_size">frame_fifo_size</a> * <var>3</var>)) {</td></tr>
<tr><th id="364">364</th><td>		<i>/* Between max-frame and 3 max-frames,</i></td></tr>
<tr><th id="365">365</th><td><i>		 * trigger if we get just over a frame of data and</i></td></tr>
<tr><th id="366">366</th><td><i>		 * resume when we have just under half a frame left.</i></td></tr>
<tr><th id="367">367</th><td><i>		 */</i></td></tr>
<tr><th id="368">368</th><td>		<a class="local col5 ref" href="#125rfa" title='rfa' data-ref="125rfa">rfa</a> = <a class="local col3 ref" href="#123q_fifo_size" title='q_fifo_size' data-ref="123q_fifo_size">q_fifo_size</a> - <a class="local col4 ref" href="#124frame_fifo_size" title='frame_fifo_size' data-ref="124frame_fifo_size">frame_fifo_size</a>;</td></tr>
<tr><th id="369">369</th><td>		<a class="local col6 ref" href="#126rfd" title='rfd' data-ref="126rfd">rfd</a> = <a class="local col5 ref" href="#125rfa" title='rfa' data-ref="125rfa">rfa</a> + (<a class="local col4 ref" href="#124frame_fifo_size" title='frame_fifo_size' data-ref="124frame_fifo_size">frame_fifo_size</a> / <var>2</var>);</td></tr>
<tr><th id="370">370</th><td>	} <b>else</b> {</td></tr>
<tr><th id="371">371</th><td>		<i>/* Above 3 max-frames - trigger when just over</i></td></tr>
<tr><th id="372">372</th><td><i>		 * 2 frames of space available</i></td></tr>
<tr><th id="373">373</th><td><i>		 */</i></td></tr>
<tr><th id="374">374</th><td>		<a class="local col5 ref" href="#125rfa" title='rfa' data-ref="125rfa">rfa</a> = <a class="local col4 ref" href="#124frame_fifo_size" title='frame_fifo_size' data-ref="124frame_fifo_size">frame_fifo_size</a> * <var>2</var>;</td></tr>
<tr><th id="375">375</th><td>		<a class="local col5 ref" href="#125rfa" title='rfa' data-ref="125rfa">rfa</a> += <a class="macro" href="axgbe_ethdev.h.html#78" title="512" data-ref="_M/AXGMAC_FLOW_CONTROL_UNIT">AXGMAC_FLOW_CONTROL_UNIT</a>;</td></tr>
<tr><th id="376">376</th><td>		<a class="local col6 ref" href="#126rfd" title='rfd' data-ref="126rfd">rfd</a> = <a class="local col5 ref" href="#125rfa" title='rfa' data-ref="125rfa">rfa</a> + <a class="local col4 ref" href="#124frame_fifo_size" title='frame_fifo_size' data-ref="124frame_fifo_size">frame_fifo_size</a>;</td></tr>
<tr><th id="377">377</th><td>	}</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>	<a class="local col1 ref" href="#121pdata" title='pdata' data-ref="121pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_rfa" title='axgbe_port::rx_rfa' data-ref="axgbe_port::rx_rfa">rx_rfa</a>[<a class="local col2 ref" href="#122queue" title='queue' data-ref="122queue">queue</a>] = <a class="macro" href="axgbe_ethdev.h.html#82" title="(((rfa) &lt; 1024) ? 0 : ((rfa) / 512) - 2)" data-ref="_M/AXGMAC_FLOW_CONTROL_VALUE">AXGMAC_FLOW_CONTROL_VALUE</a>(<a class="local col5 ref" href="#125rfa" title='rfa' data-ref="125rfa">rfa</a>);</td></tr>
<tr><th id="380">380</th><td>	<a class="local col1 ref" href="#121pdata" title='pdata' data-ref="121pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_rfd" title='axgbe_port::rx_rfd' data-ref="axgbe_port::rx_rfd">rx_rfd</a>[<a class="local col2 ref" href="#122queue" title='queue' data-ref="122queue">queue</a>] = <a class="macro" href="axgbe_ethdev.h.html#82" title="(((rfd) &lt; 1024) ? 0 : ((rfd) / 512) - 2)" data-ref="_M/AXGMAC_FLOW_CONTROL_VALUE">AXGMAC_FLOW_CONTROL_VALUE</a>(<a class="local col6 ref" href="#126rfd" title='rfd' data-ref="126rfd">rfd</a>);</td></tr>
<tr><th id="381">381</th><td>}</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_calculate_flow_control_threshold" title='axgbe_calculate_flow_control_threshold' data-type='void axgbe_calculate_flow_control_threshold(struct axgbe_port * pdata)' data-ref="axgbe_calculate_flow_control_threshold">axgbe_calculate_flow_control_threshold</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col7 decl" id="127pdata" title='pdata' data-type='struct axgbe_port *' data-ref="127pdata">pdata</dfn>)</td></tr>
<tr><th id="384">384</th><td>{</td></tr>
<tr><th id="385">385</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="128q_fifo_size" title='q_fifo_size' data-type='unsigned int' data-ref="128q_fifo_size">q_fifo_size</dfn>;</td></tr>
<tr><th id="386">386</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="129i" title='i' data-type='unsigned int' data-ref="129i">i</dfn>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>	<b>for</b> (<a class="local col9 ref" href="#129i" title='i' data-ref="129i">i</a> = <var>0</var>; <a class="local col9 ref" href="#129i" title='i' data-ref="129i">i</a> &lt; <a class="local col7 ref" href="#127pdata" title='pdata' data-ref="127pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_q_count" title='axgbe_port::rx_q_count' data-ref="axgbe_port::rx_q_count">rx_q_count</a>; <a class="local col9 ref" href="#129i" title='i' data-ref="129i">i</a>++) {</td></tr>
<tr><th id="389">389</th><td>		<a class="local col8 ref" href="#128q_fifo_size" title='q_fifo_size' data-ref="128q_fifo_size">q_fifo_size</a> = (<a class="local col7 ref" href="#127pdata" title='pdata' data-ref="127pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::fifo" title='axgbe_port::fifo' data-ref="axgbe_port::fifo">fifo</a> + <var>1</var>) * <a class="macro" href="axgbe_ethdev.h.html#66" title="256" data-ref="_M/AXGMAC_FIFO_UNIT">AXGMAC_FIFO_UNIT</a>;</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>		<a class="tu ref fn" href="#axgbe_queue_flow_control_threshold" title='axgbe_queue_flow_control_threshold' data-use='c' data-ref="axgbe_queue_flow_control_threshold">axgbe_queue_flow_control_threshold</a>(<a class="local col7 ref" href="#127pdata" title='pdata' data-ref="127pdata">pdata</a>, <a class="local col9 ref" href="#129i" title='i' data-ref="129i">i</a>, <a class="local col8 ref" href="#128q_fifo_size" title='q_fifo_size' data-ref="128q_fifo_size">q_fifo_size</a>);</td></tr>
<tr><th id="392">392</th><td>	}</td></tr>
<tr><th id="393">393</th><td>}</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_config_flow_control_threshold" title='axgbe_config_flow_control_threshold' data-type='void axgbe_config_flow_control_threshold(struct axgbe_port * pdata)' data-ref="axgbe_config_flow_control_threshold">axgbe_config_flow_control_threshold</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col0 decl" id="130pdata" title='pdata' data-type='struct axgbe_port *' data-ref="130pdata">pdata</dfn>)</td></tr>
<tr><th id="396">396</th><td>{</td></tr>
<tr><th id="397">397</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="131i" title='i' data-type='unsigned int' data-ref="131i">i</dfn>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>	<b>for</b> (<a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a> = <var>0</var>; <a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a> &lt; <a class="local col0 ref" href="#130pdata" title='pdata' data-ref="130pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_q_count" title='axgbe_port::rx_q_count' data-ref="axgbe_port::rx_q_count">rx_q_count</a>; <a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a>++) {</td></tr>
<tr><th id="400">400</th><td>		<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x50)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (6)) - 1) &lt;&lt; (1)); (reg_val) |= ((((pdata-&gt;rx_rfa[i])) &amp; ((0x1 &lt;&lt; (6)) - 1)) &lt;&lt; (1)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x50)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col0 ref" href="#130pdata" title='pdata' data-ref="130pdata">pdata</a>, <a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a>, <a class="macro" href="axgbe_common.h.html#753" title="0x50" data-ref="_M/MTL_Q_RQFCR">MTL_Q_RQFCR</a>, RFA,</td></tr>
<tr><th id="401">401</th><td>					<a class="local col0 ref" href="#130pdata" title='pdata' data-ref="130pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_rfa" title='axgbe_port::rx_rfa' data-ref="axgbe_port::rx_rfa">rx_rfa</a>[<a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a>]);</td></tr>
<tr><th id="402">402</th><td>		<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x50)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (6)) - 1) &lt;&lt; (17)); (reg_val) |= ((((pdata-&gt;rx_rfd[i])) &amp; ((0x1 &lt;&lt; (6)) - 1)) &lt;&lt; (17)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x50)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col0 ref" href="#130pdata" title='pdata' data-ref="130pdata">pdata</a>, <a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a>, <a class="macro" href="axgbe_common.h.html#753" title="0x50" data-ref="_M/MTL_Q_RQFCR">MTL_Q_RQFCR</a>, RFD,</td></tr>
<tr><th id="403">403</th><td>					<a class="local col0 ref" href="#130pdata" title='pdata' data-ref="130pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_rfd" title='axgbe_port::rx_rfd' data-ref="axgbe_port::rx_rfd">rx_rfd</a>[<a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a>]);</td></tr>
<tr><th id="404">404</th><td>	}</td></tr>
<tr><th id="405">405</th><td>}</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="__axgbe_exit" title='__axgbe_exit' data-type='int __axgbe_exit(struct axgbe_port * pdata)' data-ref="__axgbe_exit">__axgbe_exit</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col2 decl" id="132pdata" title='pdata' data-type='struct axgbe_port *' data-ref="132pdata">pdata</dfn>)</td></tr>
<tr><th id="408">408</th><td>{</td></tr>
<tr><th id="409">409</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="133count" title='count' data-type='unsigned int' data-ref="133count">count</dfn> = <var>2000</var>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>	<i>/* Issue a software reset */</i></td></tr>
<tr><th id="412">412</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3000)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (0)); (reg_val) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (0)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3000)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col2 ref" href="#132pdata" title='pdata' data-ref="132pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#50" title="0x3000" data-ref="_M/DMA_MR">DMA_MR</a>, SWR, <var>1</var>);</td></tr>
<tr><th id="413">413</th><td>	<a class="ref" href="../../../lib/librte_eal/common/include/generic/rte_cycles.h.html#rte_delay_us" title='rte_delay_us' data-ref="rte_delay_us">rte_delay_us</a>(<var>10</var>);</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>	<i>/* Poll Until Poll Condition */</i></td></tr>
<tr><th id="416">416</th><td>	<b>while</b> (--<a class="local col3 ref" href="#133count" title='count' data-ref="133count">count</a> &amp;&amp; <a class="macro" href="axgbe_common.h.html#1397" title="(((rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3000))) &gt;&gt; (0)) &amp; ((0x1 &lt;&lt; (1)) - 1))" data-ref="_M/AXGMAC_IOREAD_BITS">AXGMAC_IOREAD_BITS</a>(<a class="local col2 ref" href="#132pdata" title='pdata' data-ref="132pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#50" title="0x3000" data-ref="_M/DMA_MR">DMA_MR</a>, SWR))</td></tr>
<tr><th id="417">417</th><td>		<a class="ref" href="../../../lib/librte_eal/common/include/generic/rte_cycles.h.html#rte_delay_us" title='rte_delay_us' data-ref="rte_delay_us">rte_delay_us</a>(<var>500</var>);</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>	<b>if</b> (!<a class="local col3 ref" href="#133count" title='count' data-ref="133count">count</a>)</td></tr>
<tr><th id="420">420</th><td>		<b>return</b> -<a class="macro" href="../../../../include/asm-generic/errno-base.h.html#19" title="16" data-ref="_M/EBUSY">EBUSY</a>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="423">423</th><td>}</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_exit" title='axgbe_exit' data-type='int axgbe_exit(struct axgbe_port * pdata)' data-ref="axgbe_exit">axgbe_exit</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col4 decl" id="134pdata" title='pdata' data-type='struct axgbe_port *' data-ref="134pdata">pdata</dfn>)</td></tr>
<tr><th id="426">426</th><td>{</td></tr>
<tr><th id="427">427</th><td>	<em>int</em> <dfn class="local col5 decl" id="135ret" title='ret' data-type='int' data-ref="135ret">ret</dfn>;</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>	<i>/* To guard against possible incorrectly generated interrupts,</i></td></tr>
<tr><th id="430">430</th><td><i>	 * issue the software reset twice.</i></td></tr>
<tr><th id="431">431</th><td><i>	 */</i></td></tr>
<tr><th id="432">432</th><td>	<a class="local col5 ref" href="#135ret" title='ret' data-ref="135ret">ret</a> = <a class="tu ref fn" href="#__axgbe_exit" title='__axgbe_exit' data-use='c' data-ref="__axgbe_exit">__axgbe_exit</a>(<a class="local col4 ref" href="#134pdata" title='pdata' data-ref="134pdata">pdata</a>);</td></tr>
<tr><th id="433">433</th><td>	<b>if</b> (<a class="local col5 ref" href="#135ret" title='ret' data-ref="135ret">ret</a>)</td></tr>
<tr><th id="434">434</th><td>		<b>return</b> <a class="local col5 ref" href="#135ret" title='ret' data-ref="135ret">ret</a>;</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>	<b>return</b> <a class="tu ref fn" href="#__axgbe_exit" title='__axgbe_exit' data-use='c' data-ref="__axgbe_exit">__axgbe_exit</a>(<a class="local col4 ref" href="#134pdata" title='pdata' data-ref="134pdata">pdata</a>);</td></tr>
<tr><th id="437">437</th><td>}</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_flush_tx_queues" title='axgbe_flush_tx_queues' data-type='int axgbe_flush_tx_queues(struct axgbe_port * pdata)' data-ref="axgbe_flush_tx_queues">axgbe_flush_tx_queues</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col6 decl" id="136pdata" title='pdata' data-type='struct axgbe_port *' data-ref="136pdata">pdata</dfn>)</td></tr>
<tr><th id="440">440</th><td>{</td></tr>
<tr><th id="441">441</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="137i" title='i' data-type='unsigned int' data-ref="137i">i</dfn>, <dfn class="local col8 decl" id="138count" title='count' data-type='unsigned int' data-ref="138count">count</dfn>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>	<b>if</b> (<a class="macro" href="axgbe_common.h.html#1367" title="((((pdata-&gt;hw_feat.version)) &gt;&gt; (0)) &amp; ((0x1 &lt;&lt; (8)) - 1))" data-ref="_M/AXGMAC_GET_BITS">AXGMAC_GET_BITS</a>(<a class="local col6 ref" href="#136pdata" title='pdata' data-ref="136pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::hw_feat" title='axgbe_port::hw_feat' data-ref="axgbe_port::hw_feat">hw_feat</a>.<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_features::version" title='axgbe_hw_features::version' data-ref="axgbe_hw_features::version">version</a>, MAC_VR, SNPSVER) &lt; <var>0x21</var>)</td></tr>
<tr><th id="444">444</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>	<b>for</b> (<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a> = <var>0</var>; <a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a> &lt; <a class="local col6 ref" href="#136pdata" title='pdata' data-ref="136pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_q_count" title='axgbe_port::tx_q_count' data-ref="axgbe_port::tx_q_count">tx_q_count</a>; <a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>++)</td></tr>
<tr><th id="447">447</th><td>		<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x00)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (0)); (reg_val) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (0)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x00)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col6 ref" href="#136pdata" title='pdata' data-ref="136pdata">pdata</a>, <a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>, <a class="macro" href="axgbe_common.h.html#747" title="0x00" data-ref="_M/MTL_Q_TQOMR">MTL_Q_TQOMR</a>, FTQ, <var>1</var>);</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>	<i>/* Poll Until Poll Condition */</i></td></tr>
<tr><th id="450">450</th><td>	<b>for</b> (<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a> = <var>0</var>; <a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a> &lt; <a class="local col6 ref" href="#136pdata" title='pdata' data-ref="136pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_q_count" title='axgbe_port::tx_q_count' data-ref="axgbe_port::tx_q_count">tx_q_count</a>; <a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>++) {</td></tr>
<tr><th id="451">451</th><td>		<a class="local col8 ref" href="#138count" title='count' data-ref="138count">count</a> = <var>2000</var>;</td></tr>
<tr><th id="452">452</th><td>		<b>while</b> (--<a class="local col8 ref" href="#138count" title='count' data-ref="138count">count</a> &amp;&amp; <a class="macro" href="axgbe_common.h.html#1423" title="(((rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + ((0x00)))) &gt;&gt; (0)) &amp; ((0x1 &lt;&lt; (1)) - 1))" data-ref="_M/AXGMAC_MTL_IOREAD_BITS">AXGMAC_MTL_IOREAD_BITS</a>(<a class="local col6 ref" href="#136pdata" title='pdata' data-ref="136pdata">pdata</a>, <a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>,</td></tr>
<tr><th id="453">453</th><td>							 <a class="macro" href="axgbe_common.h.html#747" title="0x00" data-ref="_M/MTL_Q_TQOMR">MTL_Q_TQOMR</a>, FTQ))</td></tr>
<tr><th id="454">454</th><td>			<a class="ref" href="../../../lib/librte_eal/common/include/generic/rte_cycles.h.html#rte_delay_us" title='rte_delay_us' data-ref="rte_delay_us">rte_delay_us</a>(<var>500</var>);</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>		<b>if</b> (!<a class="local col8 ref" href="#138count" title='count' data-ref="138count">count</a>)</td></tr>
<tr><th id="457">457</th><td>			<b>return</b> -<a class="macro" href="../../../../include/asm-generic/errno-base.h.html#19" title="16" data-ref="_M/EBUSY">EBUSY</a>;</td></tr>
<tr><th id="458">458</th><td>	}</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="461">461</th><td>}</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_config_dma_bus" title='axgbe_config_dma_bus' data-type='void axgbe_config_dma_bus(struct axgbe_port * pdata)' data-ref="axgbe_config_dma_bus">axgbe_config_dma_bus</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col9 decl" id="139pdata" title='pdata' data-type='struct axgbe_port *' data-ref="139pdata">pdata</dfn>)</td></tr>
<tr><th id="464">464</th><td>{</td></tr>
<tr><th id="465">465</th><td>	<i>/* Set enhanced addressing mode */</i></td></tr>
<tr><th id="466">466</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3004)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (11)); (reg_val) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (11)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3004)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col9 ref" href="#139pdata" title='pdata' data-ref="139pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#51" title="0x3004" data-ref="_M/DMA_SBMR">DMA_SBMR</a>, EAME, <var>1</var>);</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>	<i>/* Out standing read/write requests*/</i></td></tr>
<tr><th id="469">469</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3004)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (6)) - 1) &lt;&lt; (16)); (reg_val) |= ((((0x3f)) &amp; ((0x1 &lt;&lt; (6)) - 1)) &lt;&lt; (16)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3004)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col9 ref" href="#139pdata" title='pdata' data-ref="139pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#51" title="0x3004" data-ref="_M/DMA_SBMR">DMA_SBMR</a>, RD_OSR, <var>0x3f</var>);</td></tr>
<tr><th id="470">470</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3004)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (6)) - 1) &lt;&lt; (24)); (reg_val) |= ((((0x3f)) &amp; ((0x1 &lt;&lt; (6)) - 1)) &lt;&lt; (24)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3004)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col9 ref" href="#139pdata" title='pdata' data-ref="139pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#51" title="0x3004" data-ref="_M/DMA_SBMR">DMA_SBMR</a>, WR_OSR, <var>0x3f</var>);</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>	<i>/* Set the System Bus mode */</i></td></tr>
<tr><th id="473">473</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3004)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (0)); (reg_val) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (0)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3004)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col9 ref" href="#139pdata" title='pdata' data-ref="139pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#51" title="0x3004" data-ref="_M/DMA_SBMR">DMA_SBMR</a>, UNDEF, <var>1</var>);</td></tr>
<tr><th id="474">474</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3004)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (4)); (reg_val) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (4)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3004)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col9 ref" href="#139pdata" title='pdata' data-ref="139pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#51" title="0x3004" data-ref="_M/DMA_SBMR">DMA_SBMR</a>, BLEN_32, <var>1</var>);</td></tr>
<tr><th id="475">475</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3004)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (12)); (reg_val) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (12)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x3004)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col9 ref" href="#139pdata" title='pdata' data-ref="139pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#51" title="0x3004" data-ref="_M/DMA_SBMR">DMA_SBMR</a>, AAL, <var>1</var>);</td></tr>
<tr><th id="476">476</th><td>}</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_config_dma_cache" title='axgbe_config_dma_cache' data-type='void axgbe_config_dma_cache(struct axgbe_port * pdata)' data-ref="axgbe_config_dma_cache">axgbe_config_dma_cache</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col0 decl" id="140pdata" title='pdata' data-type='struct axgbe_port *' data-ref="140pdata">pdata</dfn>)</td></tr>
<tr><th id="479">479</th><td>{</td></tr>
<tr><th id="480">480</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="141arcache" title='arcache' data-type='unsigned int' data-ref="141arcache">arcache</dfn>, <dfn class="local col2 decl" id="142awcache" title='awcache' data-type='unsigned int' data-ref="142awcache">awcache</dfn>, <dfn class="local col3 decl" id="143arwcache" title='arwcache' data-type='unsigned int' data-ref="143arwcache">arwcache</dfn>;</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>	<a class="local col1 ref" href="#141arcache" title='arcache' data-ref="141arcache">arcache</a> = <var>0</var>;</td></tr>
<tr><th id="483">483</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((arcache)) &amp;= ~(((0x1 &lt;&lt; (4)) - 1) &lt;&lt; (0)); ((arcache)) |= ((((0x3)) &amp; ((0x1 &lt;&lt; (4)) - 1)) &lt;&lt; (0)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col1 ref" href="#141arcache" title='arcache' data-ref="141arcache">arcache</a>, DMA_AXIARCR, DRC, <var>0x3</var>);</td></tr>
<tr><th id="484">484</th><td>	<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((arcache), (uint8_t *)((pdata)-&gt;xgmac_regs) + (0x3010))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col0 ref" href="#140pdata" title='pdata' data-ref="140pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#53" title="0x3010" data-ref="_M/DMA_AXIARCR">DMA_AXIARCR</a>, <a class="local col1 ref" href="#141arcache" title='arcache' data-ref="141arcache">arcache</a>);</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>	<a class="local col2 ref" href="#142awcache" title='awcache' data-ref="142awcache">awcache</a> = <var>0</var>;</td></tr>
<tr><th id="487">487</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((awcache)) &amp;= ~(((0x1 &lt;&lt; (4)) - 1) &lt;&lt; (0)); ((awcache)) |= ((((0x3)) &amp; ((0x1 &lt;&lt; (4)) - 1)) &lt;&lt; (0)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col2 ref" href="#142awcache" title='awcache' data-ref="142awcache">awcache</a>, DMA_AXIAWCR, DWC, <var>0x3</var>);</td></tr>
<tr><th id="488">488</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((awcache)) &amp;= ~(((0x1 &lt;&lt; (4)) - 1) &lt;&lt; (8)); ((awcache)) |= ((((0x3)) &amp; ((0x1 &lt;&lt; (4)) - 1)) &lt;&lt; (8)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col2 ref" href="#142awcache" title='awcache' data-ref="142awcache">awcache</a>, DMA_AXIAWCR, RPC, <var>0x3</var>);</td></tr>
<tr><th id="489">489</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((awcache)) &amp;= ~(((0x1 &lt;&lt; (2)) - 1) &lt;&lt; (12)); ((awcache)) |= ((((0x1)) &amp; ((0x1 &lt;&lt; (2)) - 1)) &lt;&lt; (12)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col2 ref" href="#142awcache" title='awcache' data-ref="142awcache">awcache</a>, DMA_AXIAWCR, RPD, <var>0x1</var>);</td></tr>
<tr><th id="490">490</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((awcache)) &amp;= ~(((0x1 &lt;&lt; (4)) - 1) &lt;&lt; (16)); ((awcache)) |= ((((0x3)) &amp; ((0x1 &lt;&lt; (4)) - 1)) &lt;&lt; (16)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col2 ref" href="#142awcache" title='awcache' data-ref="142awcache">awcache</a>, DMA_AXIAWCR, RHC, <var>0x3</var>);</td></tr>
<tr><th id="491">491</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((awcache)) &amp;= ~(((0x1 &lt;&lt; (2)) - 1) &lt;&lt; (20)); ((awcache)) |= ((((0x1)) &amp; ((0x1 &lt;&lt; (2)) - 1)) &lt;&lt; (20)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col2 ref" href="#142awcache" title='awcache' data-ref="142awcache">awcache</a>, DMA_AXIAWCR, RHD, <var>0x1</var>);</td></tr>
<tr><th id="492">492</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((awcache)) &amp;= ~(((0x1 &lt;&lt; (4)) - 1) &lt;&lt; (24)); ((awcache)) |= ((((0x3)) &amp; ((0x1 &lt;&lt; (4)) - 1)) &lt;&lt; (24)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col2 ref" href="#142awcache" title='awcache' data-ref="142awcache">awcache</a>, DMA_AXIAWCR, RDC, <var>0x3</var>);</td></tr>
<tr><th id="493">493</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((awcache)) &amp;= ~(((0x1 &lt;&lt; (2)) - 1) &lt;&lt; (28)); ((awcache)) |= ((((0x1)) &amp; ((0x1 &lt;&lt; (2)) - 1)) &lt;&lt; (28)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col2 ref" href="#142awcache" title='awcache' data-ref="142awcache">awcache</a>, DMA_AXIAWCR, RDD, <var>0x1</var>);</td></tr>
<tr><th id="494">494</th><td>	<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((awcache), (uint8_t *)((pdata)-&gt;xgmac_regs) + (0x3018))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col0 ref" href="#140pdata" title='pdata' data-ref="140pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#54" title="0x3018" data-ref="_M/DMA_AXIAWCR">DMA_AXIAWCR</a>, <a class="local col2 ref" href="#142awcache" title='awcache' data-ref="142awcache">awcache</a>);</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>	<a class="local col3 ref" href="#143arwcache" title='arwcache' data-ref="143arwcache">arwcache</a> = <var>0</var>;</td></tr>
<tr><th id="497">497</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((arwcache)) &amp;= ~(((0x1 &lt;&lt; (4)) - 1) &lt;&lt; (4)); ((arwcache)) |= ((((0x1)) &amp; ((0x1 &lt;&lt; (4)) - 1)) &lt;&lt; (4)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col3 ref" href="#143arwcache" title='arwcache' data-ref="143arwcache">arwcache</a>, DMA_AXIAWRCR, TDWD, <var>0x1</var>);</td></tr>
<tr><th id="498">498</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((arwcache)) &amp;= ~(((0x1 &lt;&lt; (4)) - 1) &lt;&lt; (0)); ((arwcache)) |= ((((0x3)) &amp; ((0x1 &lt;&lt; (4)) - 1)) &lt;&lt; (0)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col3 ref" href="#143arwcache" title='arwcache' data-ref="143arwcache">arwcache</a>, DMA_AXIAWRCR, TDWC, <var>0x3</var>);</td></tr>
<tr><th id="499">499</th><td>	<a class="macro" href="axgbe_common.h.html#1372" title="do { ((arwcache)) &amp;= ~(((0x1 &lt;&lt; (4)) - 1) &lt;&lt; (8)); ((arwcache)) |= ((((0x3)) &amp; ((0x1 &lt;&lt; (4)) - 1)) &lt;&lt; (8)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col3 ref" href="#143arwcache" title='arwcache' data-ref="143arwcache">arwcache</a>, DMA_AXIAWRCR, RDRC, <var>0x3</var>);</td></tr>
<tr><th id="500">500</th><td>	<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((arwcache), (uint8_t *)((pdata)-&gt;xgmac_regs) + (0x301c))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col0 ref" href="#140pdata" title='pdata' data-ref="140pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#55" title="0x301c" data-ref="_M/DMA_AXIAWRCR">DMA_AXIAWRCR</a>, <a class="local col3 ref" href="#143arwcache" title='arwcache' data-ref="143arwcache">arwcache</a>);</td></tr>
<tr><th id="501">501</th><td>}</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_config_edma_control" title='axgbe_config_edma_control' data-type='void axgbe_config_edma_control(struct axgbe_port * pdata)' data-ref="axgbe_config_edma_control">axgbe_config_edma_control</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col4 decl" id="144pdata" title='pdata' data-type='struct axgbe_port *' data-ref="144pdata">pdata</dfn>)</td></tr>
<tr><th id="504">504</th><td>{</td></tr>
<tr><th id="505">505</th><td>	<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((0x5), (uint8_t *)((pdata)-&gt;xgmac_regs) + (0x3040))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col4 ref" href="#144pdata" title='pdata' data-ref="144pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#58" title="0x3040" data-ref="_M/EDMA_TX_CONTROL">EDMA_TX_CONTROL</a>, <var>0x5</var>);</td></tr>
<tr><th id="506">506</th><td>	<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((0x5), (uint8_t *)((pdata)-&gt;xgmac_regs) + (0x3044))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col4 ref" href="#144pdata" title='pdata' data-ref="144pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#59" title="0x3044" data-ref="_M/EDMA_RX_CONTROL">EDMA_RX_CONTROL</a>, <var>0x5</var>);</td></tr>
<tr><th id="507">507</th><td>}</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_config_osp_mode" title='axgbe_config_osp_mode' data-type='int axgbe_config_osp_mode(struct axgbe_port * pdata)' data-ref="axgbe_config_osp_mode">axgbe_config_osp_mode</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col5 decl" id="145pdata" title='pdata' data-type='struct axgbe_port *' data-ref="145pdata">pdata</dfn>)</td></tr>
<tr><th id="510">510</th><td>{</td></tr>
<tr><th id="511">511</th><td>	<i>/* Force DMA to operate on second packet before closing descriptors</i></td></tr>
<tr><th id="512">512</th><td><i>	 *  of first packet</i></td></tr>
<tr><th id="513">513</th><td><i>	 */</i></td></tr>
<tr><th id="514">514</th><td>	<b>struct</b> <a class="type" href="axgbe_rxtx.h.html#axgbe_tx_queue" title='axgbe_tx_queue' data-ref="axgbe_tx_queue">axgbe_tx_queue</a> *<dfn class="local col6 decl" id="146txq" title='txq' data-type='struct axgbe_tx_queue *' data-ref="146txq">txq</dfn>;</td></tr>
<tr><th id="515">515</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="147i" title='i' data-type='unsigned int' data-ref="147i">i</dfn>;</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>	<b>for</b> (<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a> = <var>0</var>; <a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a> &lt; <a class="local col5 ref" href="#145pdata" title='pdata' data-ref="145pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::nb_tx_queues" title='rte_eth_dev_data::nb_tx_queues' data-ref="rte_eth_dev_data::nb_tx_queues">nb_tx_queues</a>; <a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>++) {</td></tr>
<tr><th id="518">518</th><td>		<a class="local col6 ref" href="#146txq" title='txq' data-ref="146txq">txq</a> = <a class="local col5 ref" href="#145pdata" title='pdata' data-ref="145pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::tx_queues" title='rte_eth_dev_data::tx_queues' data-ref="rte_eth_dev_data::tx_queues">tx_queues</a>[<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>];</td></tr>
<tr><th id="519">519</th><td>		<a class="macro" href="axgbe_common.h.html#1457" title="do { u32 reg_val = rte_read32((uint8_t *)(((txq))-&gt;dma_regs) + (0x04)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (4)); (reg_val) |= ((((pdata-&gt;tx_osp_mode)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (4)); } while (0); rte_write32((reg_val), (uint8_t *)(((txq))-&gt;dma_regs) + (0x04)); } while (0)" data-ref="_M/AXGMAC_DMA_IOWRITE_BITS">AXGMAC_DMA_IOWRITE_BITS</a>(<a class="local col6 ref" href="#146txq" title='txq' data-ref="146txq">txq</a>, <a class="macro" href="axgbe_common.h.html#142" title="0x04" data-ref="_M/DMA_CH_TCR">DMA_CH_TCR</a>, OSP,</td></tr>
<tr><th id="520">520</th><td>					<a class="local col5 ref" href="#145pdata" title='pdata' data-ref="145pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_osp_mode" title='axgbe_port::tx_osp_mode' data-ref="axgbe_port::tx_osp_mode">tx_osp_mode</a>);</td></tr>
<tr><th id="521">521</th><td>	}</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="524">524</th><td>}</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_config_pblx8" title='axgbe_config_pblx8' data-type='int axgbe_config_pblx8(struct axgbe_port * pdata)' data-ref="axgbe_config_pblx8">axgbe_config_pblx8</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col8 decl" id="148pdata" title='pdata' data-type='struct axgbe_port *' data-ref="148pdata">pdata</dfn>)</td></tr>
<tr><th id="527">527</th><td>{</td></tr>
<tr><th id="528">528</th><td>	<b>struct</b> <a class="type" href="axgbe_rxtx.h.html#axgbe_tx_queue" title='axgbe_tx_queue' data-ref="axgbe_tx_queue">axgbe_tx_queue</a> *<dfn class="local col9 decl" id="149txq" title='txq' data-type='struct axgbe_tx_queue *' data-ref="149txq">txq</dfn>;</td></tr>
<tr><th id="529">529</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="150i" title='i' data-type='unsigned int' data-ref="150i">i</dfn>;</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>	<b>for</b> (<a class="local col0 ref" href="#150i" title='i' data-ref="150i">i</a> = <var>0</var>; <a class="local col0 ref" href="#150i" title='i' data-ref="150i">i</a> &lt; <a class="local col8 ref" href="#148pdata" title='pdata' data-ref="148pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::nb_tx_queues" title='rte_eth_dev_data::nb_tx_queues' data-ref="rte_eth_dev_data::nb_tx_queues">nb_tx_queues</a>; <a class="local col0 ref" href="#150i" title='i' data-ref="150i">i</a>++) {</td></tr>
<tr><th id="532">532</th><td>		<a class="local col9 ref" href="#149txq" title='txq' data-ref="149txq">txq</a> = <a class="local col8 ref" href="#148pdata" title='pdata' data-ref="148pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::tx_queues" title='rte_eth_dev_data::tx_queues' data-ref="rte_eth_dev_data::tx_queues">tx_queues</a>[<a class="local col0 ref" href="#150i" title='i' data-ref="150i">i</a>];</td></tr>
<tr><th id="533">533</th><td>		<a class="macro" href="axgbe_common.h.html#1457" title="do { u32 reg_val = rte_read32((uint8_t *)(((txq))-&gt;dma_regs) + (0x00)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (16)); (reg_val) |= ((((pdata-&gt;pblx8)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (16)); } while (0); rte_write32((reg_val), (uint8_t *)(((txq))-&gt;dma_regs) + (0x00)); } while (0)" data-ref="_M/AXGMAC_DMA_IOWRITE_BITS">AXGMAC_DMA_IOWRITE_BITS</a>(<a class="local col9 ref" href="#149txq" title='txq' data-ref="149txq">txq</a>, <a class="macro" href="axgbe_common.h.html#141" title="0x00" data-ref="_M/DMA_CH_CR">DMA_CH_CR</a>, PBLX8,</td></tr>
<tr><th id="534">534</th><td>					<a class="local col8 ref" href="#148pdata" title='pdata' data-ref="148pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::pblx8" title='axgbe_port::pblx8' data-ref="axgbe_port::pblx8">pblx8</a>);</td></tr>
<tr><th id="535">535</th><td>	}</td></tr>
<tr><th id="536">536</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="537">537</th><td>}</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_config_tx_pbl_val" title='axgbe_config_tx_pbl_val' data-type='int axgbe_config_tx_pbl_val(struct axgbe_port * pdata)' data-ref="axgbe_config_tx_pbl_val">axgbe_config_tx_pbl_val</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col1 decl" id="151pdata" title='pdata' data-type='struct axgbe_port *' data-ref="151pdata">pdata</dfn>)</td></tr>
<tr><th id="540">540</th><td>{</td></tr>
<tr><th id="541">541</th><td>	<b>struct</b> <a class="type" href="axgbe_rxtx.h.html#axgbe_tx_queue" title='axgbe_tx_queue' data-ref="axgbe_tx_queue">axgbe_tx_queue</a> *<dfn class="local col2 decl" id="152txq" title='txq' data-type='struct axgbe_tx_queue *' data-ref="152txq">txq</dfn>;</td></tr>
<tr><th id="542">542</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="153i" title='i' data-type='unsigned int' data-ref="153i">i</dfn>;</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>	<b>for</b> (<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a> = <var>0</var>; <a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a> &lt; <a class="local col1 ref" href="#151pdata" title='pdata' data-ref="151pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::nb_tx_queues" title='rte_eth_dev_data::nb_tx_queues' data-ref="rte_eth_dev_data::nb_tx_queues">nb_tx_queues</a>; <a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>++) {</td></tr>
<tr><th id="545">545</th><td>		<a class="local col2 ref" href="#152txq" title='txq' data-ref="152txq">txq</a> = <a class="local col1 ref" href="#151pdata" title='pdata' data-ref="151pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::tx_queues" title='rte_eth_dev_data::tx_queues' data-ref="rte_eth_dev_data::tx_queues">tx_queues</a>[<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>];</td></tr>
<tr><th id="546">546</th><td>		<a class="macro" href="axgbe_common.h.html#1457" title="do { u32 reg_val = rte_read32((uint8_t *)(((txq))-&gt;dma_regs) + (0x04)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (6)) - 1) &lt;&lt; (16)); (reg_val) |= ((((pdata-&gt;tx_pbl)) &amp; ((0x1 &lt;&lt; (6)) - 1)) &lt;&lt; (16)); } while (0); rte_write32((reg_val), (uint8_t *)(((txq))-&gt;dma_regs) + (0x04)); } while (0)" data-ref="_M/AXGMAC_DMA_IOWRITE_BITS">AXGMAC_DMA_IOWRITE_BITS</a>(<a class="local col2 ref" href="#152txq" title='txq' data-ref="152txq">txq</a>, <a class="macro" href="axgbe_common.h.html#142" title="0x04" data-ref="_M/DMA_CH_TCR">DMA_CH_TCR</a>, PBL,</td></tr>
<tr><th id="547">547</th><td>				<a class="local col1 ref" href="#151pdata" title='pdata' data-ref="151pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_pbl" title='axgbe_port::tx_pbl' data-ref="axgbe_port::tx_pbl">tx_pbl</a>);</td></tr>
<tr><th id="548">548</th><td>	}</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="551">551</th><td>}</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_config_rx_pbl_val" title='axgbe_config_rx_pbl_val' data-type='int axgbe_config_rx_pbl_val(struct axgbe_port * pdata)' data-ref="axgbe_config_rx_pbl_val">axgbe_config_rx_pbl_val</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col4 decl" id="154pdata" title='pdata' data-type='struct axgbe_port *' data-ref="154pdata">pdata</dfn>)</td></tr>
<tr><th id="554">554</th><td>{</td></tr>
<tr><th id="555">555</th><td>	<b>struct</b> <a class="type" href="axgbe_rxtx.h.html#axgbe_rx_queue" title='axgbe_rx_queue' data-ref="axgbe_rx_queue">axgbe_rx_queue</a> *<dfn class="local col5 decl" id="155rxq" title='rxq' data-type='struct axgbe_rx_queue *' data-ref="155rxq">rxq</dfn>;</td></tr>
<tr><th id="556">556</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="156i" title='i' data-type='unsigned int' data-ref="156i">i</dfn>;</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>	<b>for</b> (<a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a> = <var>0</var>; <a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a> &lt; <a class="local col4 ref" href="#154pdata" title='pdata' data-ref="154pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::nb_rx_queues" title='rte_eth_dev_data::nb_rx_queues' data-ref="rte_eth_dev_data::nb_rx_queues">nb_rx_queues</a>; <a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a>++) {</td></tr>
<tr><th id="559">559</th><td>		<a class="local col5 ref" href="#155rxq" title='rxq' data-ref="155rxq">rxq</a> = <a class="local col4 ref" href="#154pdata" title='pdata' data-ref="154pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::rx_queues" title='rte_eth_dev_data::rx_queues' data-ref="rte_eth_dev_data::rx_queues">rx_queues</a>[<a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a>];</td></tr>
<tr><th id="560">560</th><td>		<a class="macro" href="axgbe_common.h.html#1457" title="do { u32 reg_val = rte_read32((uint8_t *)(((rxq))-&gt;dma_regs) + (0x08)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (6)) - 1) &lt;&lt; (16)); (reg_val) |= ((((pdata-&gt;rx_pbl)) &amp; ((0x1 &lt;&lt; (6)) - 1)) &lt;&lt; (16)); } while (0); rte_write32((reg_val), (uint8_t *)(((rxq))-&gt;dma_regs) + (0x08)); } while (0)" data-ref="_M/AXGMAC_DMA_IOWRITE_BITS">AXGMAC_DMA_IOWRITE_BITS</a>(<a class="local col5 ref" href="#155rxq" title='rxq' data-ref="155rxq">rxq</a>, <a class="macro" href="axgbe_common.h.html#143" title="0x08" data-ref="_M/DMA_CH_RCR">DMA_CH_RCR</a>, PBL,</td></tr>
<tr><th id="561">561</th><td>				<a class="local col4 ref" href="#154pdata" title='pdata' data-ref="154pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_pbl" title='axgbe_port::rx_pbl' data-ref="axgbe_port::rx_pbl">rx_pbl</a>);</td></tr>
<tr><th id="562">562</th><td>	}</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="565">565</th><td>}</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_config_rx_buffer_size" title='axgbe_config_rx_buffer_size' data-type='void axgbe_config_rx_buffer_size(struct axgbe_port * pdata)' data-ref="axgbe_config_rx_buffer_size">axgbe_config_rx_buffer_size</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col7 decl" id="157pdata" title='pdata' data-type='struct axgbe_port *' data-ref="157pdata">pdata</dfn>)</td></tr>
<tr><th id="568">568</th><td>{</td></tr>
<tr><th id="569">569</th><td>	<b>struct</b> <a class="type" href="axgbe_rxtx.h.html#axgbe_rx_queue" title='axgbe_rx_queue' data-ref="axgbe_rx_queue">axgbe_rx_queue</a> *<dfn class="local col8 decl" id="158rxq" title='rxq' data-type='struct axgbe_rx_queue *' data-ref="158rxq">rxq</dfn>;</td></tr>
<tr><th id="570">570</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="159i" title='i' data-type='unsigned int' data-ref="159i">i</dfn>;</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>	<b>for</b> (<a class="local col9 ref" href="#159i" title='i' data-ref="159i">i</a> = <var>0</var>; <a class="local col9 ref" href="#159i" title='i' data-ref="159i">i</a> &lt; <a class="local col7 ref" href="#157pdata" title='pdata' data-ref="157pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::nb_rx_queues" title='rte_eth_dev_data::nb_rx_queues' data-ref="rte_eth_dev_data::nb_rx_queues">nb_rx_queues</a>; <a class="local col9 ref" href="#159i" title='i' data-ref="159i">i</a>++) {</td></tr>
<tr><th id="573">573</th><td>		<a class="local col8 ref" href="#158rxq" title='rxq' data-ref="158rxq">rxq</a> = <a class="local col7 ref" href="#157pdata" title='pdata' data-ref="157pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::rx_queues" title='rte_eth_dev_data::rx_queues' data-ref="rte_eth_dev_data::rx_queues">rx_queues</a>[<a class="local col9 ref" href="#159i" title='i' data-ref="159i">i</a>];</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>		<a class="local col8 ref" href="#158rxq" title='rxq' data-ref="158rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::buf_size" title='axgbe_rx_queue::buf_size' data-ref="axgbe_rx_queue::buf_size">buf_size</a> = <a class="ref fn" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_pktmbuf_data_room_size" title='rte_pktmbuf_data_room_size' data-ref="rte_pktmbuf_data_room_size">rte_pktmbuf_data_room_size</a>(<a class="local col8 ref" href="#158rxq" title='rxq' data-ref="158rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::mb_pool" title='axgbe_rx_queue::mb_pool' data-ref="axgbe_rx_queue::mb_pool">mb_pool</a>) -</td></tr>
<tr><th id="576">576</th><td>			<a class="macro" href="../../../build/include/rte_config.h.html#396" title="128" data-ref="_M/RTE_PKTMBUF_HEADROOM">RTE_PKTMBUF_HEADROOM</a>;</td></tr>
<tr><th id="577">577</th><td>		<a class="local col8 ref" href="#158rxq" title='rxq' data-ref="158rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::buf_size" title='axgbe_rx_queue::buf_size' data-ref="axgbe_rx_queue::buf_size">buf_size</a> = (<a class="local col8 ref" href="#158rxq" title='rxq' data-ref="158rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::buf_size" title='axgbe_rx_queue::buf_size' data-ref="axgbe_rx_queue::buf_size">buf_size</a> + <a class="macro" href="axgbe_ethdev.h.html#21" title="64" data-ref="_M/AXGBE_RX_BUF_ALIGN">AXGBE_RX_BUF_ALIGN</a> - <var>1</var>) &amp;</td></tr>
<tr><th id="578">578</th><td>			~(<a class="macro" href="axgbe_ethdev.h.html#21" title="64" data-ref="_M/AXGBE_RX_BUF_ALIGN">AXGBE_RX_BUF_ALIGN</a> - <var>1</var>);</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>		<b>if</b> (<a class="local col8 ref" href="#158rxq" title='rxq' data-ref="158rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::buf_size" title='axgbe_rx_queue::buf_size' data-ref="axgbe_rx_queue::buf_size">buf_size</a> &gt; <a class="local col7 ref" href="#157pdata" title='pdata' data-ref="157pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_buf_size" title='axgbe_port::rx_buf_size' data-ref="axgbe_port::rx_buf_size">rx_buf_size</a>)</td></tr>
<tr><th id="581">581</th><td>			<a class="local col7 ref" href="#157pdata" title='pdata' data-ref="157pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_buf_size" title='axgbe_port::rx_buf_size' data-ref="axgbe_port::rx_buf_size">rx_buf_size</a> = <a class="local col8 ref" href="#158rxq" title='rxq' data-ref="158rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::buf_size" title='axgbe_rx_queue::buf_size' data-ref="axgbe_rx_queue::buf_size">buf_size</a>;</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>		<a class="macro" href="axgbe_common.h.html#1457" title="do { u32 reg_val = rte_read32((uint8_t *)(((rxq))-&gt;dma_regs) + (0x08)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (14)) - 1) &lt;&lt; (1)); (reg_val) |= ((((rxq-&gt;buf_size)) &amp; ((0x1 &lt;&lt; (14)) - 1)) &lt;&lt; (1)); } while (0); rte_write32((reg_val), (uint8_t *)(((rxq))-&gt;dma_regs) + (0x08)); } while (0)" data-ref="_M/AXGMAC_DMA_IOWRITE_BITS">AXGMAC_DMA_IOWRITE_BITS</a>(<a class="local col8 ref" href="#158rxq" title='rxq' data-ref="158rxq">rxq</a>, <a class="macro" href="axgbe_common.h.html#143" title="0x08" data-ref="_M/DMA_CH_RCR">DMA_CH_RCR</a>, RBSZ,</td></tr>
<tr><th id="584">584</th><td>					<a class="local col8 ref" href="#158rxq" title='rxq' data-ref="158rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::buf_size" title='axgbe_rx_queue::buf_size' data-ref="axgbe_rx_queue::buf_size">buf_size</a>);</td></tr>
<tr><th id="585">585</th><td>	}</td></tr>
<tr><th id="586">586</th><td>}</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_write_rss_reg" title='axgbe_write_rss_reg' data-type='int axgbe_write_rss_reg(struct axgbe_port * pdata, unsigned int type, unsigned int index, unsigned int val)' data-ref="axgbe_write_rss_reg">axgbe_write_rss_reg</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col0 decl" id="160pdata" title='pdata' data-type='struct axgbe_port *' data-ref="160pdata">pdata</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="161type" title='type' data-type='unsigned int' data-ref="161type">type</dfn>,</td></tr>
<tr><th id="589">589</th><td>			       <em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="162index" title='index' data-type='unsigned int' data-ref="162index">index</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="163val" title='val' data-type='unsigned int' data-ref="163val">val</dfn>)</td></tr>
<tr><th id="590">590</th><td>{</td></tr>
<tr><th id="591">591</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="164wait" title='wait' data-type='unsigned int' data-ref="164wait">wait</dfn>;</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>	<b>if</b> (<a class="macro" href="axgbe_common.h.html#1397" title="(((rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0c88))) &gt;&gt; (0)) &amp; ((0x1 &lt;&lt; (1)) - 1))" data-ref="_M/AXGMAC_IOREAD_BITS">AXGMAC_IOREAD_BITS</a>(<a class="local col0 ref" href="#160pdata" title='pdata' data-ref="160pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#272" title="0x0c88" data-ref="_M/MAC_RSSAR">MAC_RSSAR</a>, OB))</td></tr>
<tr><th id="594">594</th><td>		<b>return</b> -<a class="macro" href="../../../../include/asm-generic/errno-base.h.html#19" title="16" data-ref="_M/EBUSY">EBUSY</a>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>	<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((val), (uint8_t *)((pdata)-&gt;xgmac_regs) + (0x0c8c))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col0 ref" href="#160pdata" title='pdata' data-ref="160pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#273" title="0x0c8c" data-ref="_M/MAC_RSSDR">MAC_RSSDR</a>, <a class="local col3 ref" href="#163val" title='val' data-ref="163val">val</a>);</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0c88)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (8)) - 1) &lt;&lt; (8)); (reg_val) |= ((((index)) &amp; ((0x1 &lt;&lt; (8)) - 1)) &lt;&lt; (8)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0c88)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col0 ref" href="#160pdata" title='pdata' data-ref="160pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#272" title="0x0c88" data-ref="_M/MAC_RSSAR">MAC_RSSAR</a>, RSSIA, <a class="local col2 ref" href="#162index" title='index' data-ref="162index">index</a>);</td></tr>
<tr><th id="599">599</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0c88)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (2)); (reg_val) |= ((((type)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (2)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0c88)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col0 ref" href="#160pdata" title='pdata' data-ref="160pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#272" title="0x0c88" data-ref="_M/MAC_RSSAR">MAC_RSSAR</a>, ADDRT, <a class="local col1 ref" href="#161type" title='type' data-ref="161type">type</a>);</td></tr>
<tr><th id="600">600</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0c88)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (1)); (reg_val) |= ((((0)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (1)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0c88)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col0 ref" href="#160pdata" title='pdata' data-ref="160pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#272" title="0x0c88" data-ref="_M/MAC_RSSAR">MAC_RSSAR</a>, CT, <var>0</var>);</td></tr>
<tr><th id="601">601</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0c88)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (0)); (reg_val) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (0)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0c88)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col0 ref" href="#160pdata" title='pdata' data-ref="160pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#272" title="0x0c88" data-ref="_M/MAC_RSSAR">MAC_RSSAR</a>, OB, <var>1</var>);</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>	<a class="local col4 ref" href="#164wait" title='wait' data-ref="164wait">wait</a> = <var>1000</var>;</td></tr>
<tr><th id="604">604</th><td>	<b>while</b> (<a class="local col4 ref" href="#164wait" title='wait' data-ref="164wait">wait</a>--) {</td></tr>
<tr><th id="605">605</th><td>		<b>if</b> (!<a class="macro" href="axgbe_common.h.html#1397" title="(((rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0c88))) &gt;&gt; (0)) &amp; ((0x1 &lt;&lt; (1)) - 1))" data-ref="_M/AXGMAC_IOREAD_BITS">AXGMAC_IOREAD_BITS</a>(<a class="local col0 ref" href="#160pdata" title='pdata' data-ref="160pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#272" title="0x0c88" data-ref="_M/MAC_RSSAR">MAC_RSSAR</a>, OB))</td></tr>
<tr><th id="606">606</th><td>			<b>return</b> <var>0</var>;</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>		<a class="ref" href="../../../lib/librte_eal/common/include/generic/rte_cycles.h.html#rte_delay_us" title='rte_delay_us' data-ref="rte_delay_us">rte_delay_us</a>(<var>1500</var>);</td></tr>
<tr><th id="609">609</th><td>	}</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>	<b>return</b> -<a class="macro" href="../../../../include/asm-generic/errno-base.h.html#19" title="16" data-ref="_M/EBUSY">EBUSY</a>;</td></tr>
<tr><th id="612">612</th><td>}</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_write_rss_hash_key" title='axgbe_write_rss_hash_key' data-type='int axgbe_write_rss_hash_key(struct axgbe_port * pdata)' data-ref="axgbe_write_rss_hash_key">axgbe_write_rss_hash_key</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col5 decl" id="165pdata" title='pdata' data-type='struct axgbe_port *' data-ref="165pdata">pdata</dfn>)</td></tr>
<tr><th id="615">615</th><td>{</td></tr>
<tr><th id="616">616</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev.h.html#rte_eth_rss_conf" title='rte_eth_rss_conf' data-ref="rte_eth_rss_conf">rte_eth_rss_conf</a> *<dfn class="local col6 decl" id="166rss_conf" title='rss_conf' data-type='struct rte_eth_rss_conf *' data-ref="166rss_conf">rss_conf</dfn>;</td></tr>
<tr><th id="617">617</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="167key_regs" title='key_regs' data-type='unsigned int' data-ref="167key_regs">key_regs</dfn> = <b>sizeof</b>(<a class="local col5 ref" href="#165pdata" title='pdata' data-ref="165pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rss_key" title='axgbe_port::rss_key' data-ref="axgbe_port::rss_key">rss_key</a>) / <b>sizeof</b>(<a class="typedef" href="axgbe_common.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>);</td></tr>
<tr><th id="618">618</th><td>	<em>unsigned</em> <em>int</em> *<dfn class="local col8 decl" id="168key" title='key' data-type='unsigned int *' data-ref="168key">key</dfn>;</td></tr>
<tr><th id="619">619</th><td>	<em>int</em> <dfn class="local col9 decl" id="169ret" title='ret' data-type='int' data-ref="169ret">ret</dfn>;</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>	<a class="local col6 ref" href="#166rss_conf" title='rss_conf' data-ref="166rss_conf">rss_conf</a> = &amp;<a class="local col5 ref" href="#165pdata" title='pdata' data-ref="165pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::dev_conf" title='rte_eth_dev_data::dev_conf' data-ref="rte_eth_dev_data::dev_conf">dev_conf</a>.<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev.h.html#rte_eth_conf::rx_adv_conf" title='rte_eth_conf::rx_adv_conf' data-ref="rte_eth_conf::rx_adv_conf">rx_adv_conf</a>.<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev.h.html#rte_eth_conf::(anonymous)::rss_conf" title='rte_eth_conf::(anonymous struct)::rss_conf' data-ref="rte_eth_conf::(anonymous)::rss_conf">rss_conf</a>;</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>	<b>if</b> (!<a class="local col6 ref" href="#166rss_conf" title='rss_conf' data-ref="166rss_conf">rss_conf</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev.h.html#rte_eth_rss_conf::rss_key" title='rte_eth_rss_conf::rss_key' data-ref="rte_eth_rss_conf::rss_key">rss_key</a>)</td></tr>
<tr><th id="624">624</th><td>		<a class="local col8 ref" href="#168key" title='key' data-ref="168key">key</a> = (<em>unsigned</em> <em>int</em> *)&amp;<a class="local col5 ref" href="#165pdata" title='pdata' data-ref="165pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rss_key" title='axgbe_port::rss_key' data-ref="axgbe_port::rss_key">rss_key</a>;</td></tr>
<tr><th id="625">625</th><td>	<b>else</b></td></tr>
<tr><th id="626">626</th><td>		<a class="local col8 ref" href="#168key" title='key' data-ref="168key">key</a> = (<em>unsigned</em> <em>int</em> *)&amp;<a class="local col6 ref" href="#166rss_conf" title='rss_conf' data-ref="166rss_conf">rss_conf</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev.h.html#rte_eth_rss_conf::rss_key" title='rte_eth_rss_conf::rss_key' data-ref="rte_eth_rss_conf::rss_key">rss_key</a>;</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>	<b>while</b> (<a class="local col7 ref" href="#167key_regs" title='key_regs' data-ref="167key_regs">key_regs</a>--) {</td></tr>
<tr><th id="629">629</th><td>		<a class="local col9 ref" href="#169ret" title='ret' data-ref="169ret">ret</a> = <a class="tu ref fn" href="#axgbe_write_rss_reg" title='axgbe_write_rss_reg' data-use='c' data-ref="axgbe_write_rss_reg">axgbe_write_rss_reg</a>(<a class="local col5 ref" href="#165pdata" title='pdata' data-ref="165pdata">pdata</a>, <a class="macro" href="axgbe_ethdev.h.html#101" title="1" data-ref="_M/AXGBE_RSS_HASH_KEY_TYPE">AXGBE_RSS_HASH_KEY_TYPE</a>,</td></tr>
<tr><th id="630">630</th><td>					  <a class="local col7 ref" href="#167key_regs" title='key_regs' data-ref="167key_regs">key_regs</a>, *<a class="local col8 ref" href="#168key" title='key' data-ref="168key">key</a>++);</td></tr>
<tr><th id="631">631</th><td>		<b>if</b> (<a class="local col9 ref" href="#169ret" title='ret' data-ref="169ret">ret</a>)</td></tr>
<tr><th id="632">632</th><td>			<b>return</b> <a class="local col9 ref" href="#169ret" title='ret' data-ref="169ret">ret</a>;</td></tr>
<tr><th id="633">633</th><td>	}</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="636">636</th><td>}</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_write_rss_lookup_table" title='axgbe_write_rss_lookup_table' data-type='int axgbe_write_rss_lookup_table(struct axgbe_port * pdata)' data-ref="axgbe_write_rss_lookup_table">axgbe_write_rss_lookup_table</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col0 decl" id="170pdata" title='pdata' data-type='struct axgbe_port *' data-ref="170pdata">pdata</dfn>)</td></tr>
<tr><th id="639">639</th><td>{</td></tr>
<tr><th id="640">640</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="171i" title='i' data-type='unsigned int' data-ref="171i">i</dfn>;</td></tr>
<tr><th id="641">641</th><td>	<em>int</em> <dfn class="local col2 decl" id="172ret" title='ret' data-type='int' data-ref="172ret">ret</dfn>;</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>	<b>for</b> (<a class="local col1 ref" href="#171i" title='i' data-ref="171i">i</a> = <var>0</var>; <a class="local col1 ref" href="#171i" title='i' data-ref="171i">i</a> &lt; <a class="macro" href="axgbe_common.h.html#44" title="(sizeof(pdata-&gt;rss_table) / sizeof((pdata-&gt;rss_table)[0]))" data-ref="_M/ARRAY_SIZE">ARRAY_SIZE</a>(<a class="local col0 ref" href="#170pdata" title='pdata' data-ref="170pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rss_table" title='axgbe_port::rss_table' data-ref="axgbe_port::rss_table">rss_table</a>); <a class="local col1 ref" href="#171i" title='i' data-ref="171i">i</a>++) {</td></tr>
<tr><th id="644">644</th><td>		<a class="local col2 ref" href="#172ret" title='ret' data-ref="172ret">ret</a> = <a class="tu ref fn" href="#axgbe_write_rss_reg" title='axgbe_write_rss_reg' data-use='c' data-ref="axgbe_write_rss_reg">axgbe_write_rss_reg</a>(<a class="local col0 ref" href="#170pdata" title='pdata' data-ref="170pdata">pdata</a>,</td></tr>
<tr><th id="645">645</th><td>					  <a class="macro" href="axgbe_ethdev.h.html#100" title="0" data-ref="_M/AXGBE_RSS_LOOKUP_TABLE_TYPE">AXGBE_RSS_LOOKUP_TABLE_TYPE</a>, <a class="local col1 ref" href="#171i" title='i' data-ref="171i">i</a>,</td></tr>
<tr><th id="646">646</th><td>					  <a class="local col0 ref" href="#170pdata" title='pdata' data-ref="170pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rss_table" title='axgbe_port::rss_table' data-ref="axgbe_port::rss_table">rss_table</a>[<a class="local col1 ref" href="#171i" title='i' data-ref="171i">i</a>]);</td></tr>
<tr><th id="647">647</th><td>		<b>if</b> (<a class="local col2 ref" href="#172ret" title='ret' data-ref="172ret">ret</a>)</td></tr>
<tr><th id="648">648</th><td>			<b>return</b> <a class="local col2 ref" href="#172ret" title='ret' data-ref="172ret">ret</a>;</td></tr>
<tr><th id="649">649</th><td>	}</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="652">652</th><td>}</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_enable_rss" title='axgbe_enable_rss' data-type='int axgbe_enable_rss(struct axgbe_port * pdata)' data-ref="axgbe_enable_rss">axgbe_enable_rss</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col3 decl" id="173pdata" title='pdata' data-type='struct axgbe_port *' data-ref="173pdata">pdata</dfn>)</td></tr>
<tr><th id="655">655</th><td>{</td></tr>
<tr><th id="656">656</th><td>	<em>int</em> <dfn class="local col4 decl" id="174ret" title='ret' data-type='int' data-ref="174ret">ret</dfn>;</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>	<i>/* Program the hash key */</i></td></tr>
<tr><th id="659">659</th><td>	<a class="local col4 ref" href="#174ret" title='ret' data-ref="174ret">ret</a> = <a class="tu ref fn" href="#axgbe_write_rss_hash_key" title='axgbe_write_rss_hash_key' data-use='c' data-ref="axgbe_write_rss_hash_key">axgbe_write_rss_hash_key</a>(<a class="local col3 ref" href="#173pdata" title='pdata' data-ref="173pdata">pdata</a>);</td></tr>
<tr><th id="660">660</th><td>	<b>if</b> (<a class="local col4 ref" href="#174ret" title='ret' data-ref="174ret">ret</a>)</td></tr>
<tr><th id="661">661</th><td>		<b>return</b> <a class="local col4 ref" href="#174ret" title='ret' data-ref="174ret">ret</a>;</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>	<i>/* Program the lookup table */</i></td></tr>
<tr><th id="664">664</th><td>	<a class="local col4 ref" href="#174ret" title='ret' data-ref="174ret">ret</a> = <a class="tu ref fn" href="#axgbe_write_rss_lookup_table" title='axgbe_write_rss_lookup_table' data-use='c' data-ref="axgbe_write_rss_lookup_table">axgbe_write_rss_lookup_table</a>(<a class="local col3 ref" href="#173pdata" title='pdata' data-ref="173pdata">pdata</a>);</td></tr>
<tr><th id="665">665</th><td>	<b>if</b> (<a class="local col4 ref" href="#174ret" title='ret' data-ref="174ret">ret</a>)</td></tr>
<tr><th id="666">666</th><td>		<b>return</b> <a class="local col4 ref" href="#174ret" title='ret' data-ref="174ret">ret</a>;</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>	<i>/* Set the RSS options */</i></td></tr>
<tr><th id="669">669</th><td>	<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((pdata-&gt;rss_options), (uint8_t *)((pdata)-&gt;xgmac_regs) + (0x0c80))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col3 ref" href="#173pdata" title='pdata' data-ref="173pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#271" title="0x0c80" data-ref="_M/MAC_RSSCR">MAC_RSSCR</a>, <a class="local col3 ref" href="#173pdata" title='pdata' data-ref="173pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rss_options" title='axgbe_port::rss_options' data-ref="axgbe_port::rss_options">rss_options</a>);</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>	<i>/* Enable RSS */</i></td></tr>
<tr><th id="672">672</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0c80)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (0)); (reg_val) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (0)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0c80)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col3 ref" href="#173pdata" title='pdata' data-ref="173pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#271" title="0x0c80" data-ref="_M/MAC_RSSCR">MAC_RSSCR</a>, RSSE, <var>1</var>);</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="675">675</th><td>}</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_rss_options" title='axgbe_rss_options' data-type='void axgbe_rss_options(struct axgbe_port * pdata)' data-ref="axgbe_rss_options">axgbe_rss_options</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col5 decl" id="175pdata" title='pdata' data-type='struct axgbe_port *' data-ref="175pdata">pdata</dfn>)</td></tr>
<tr><th id="678">678</th><td>{</td></tr>
<tr><th id="679">679</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev.h.html#rte_eth_rss_conf" title='rte_eth_rss_conf' data-ref="rte_eth_rss_conf">rte_eth_rss_conf</a> *<dfn class="local col6 decl" id="176rss_conf" title='rss_conf' data-type='struct rte_eth_rss_conf *' data-ref="176rss_conf">rss_conf</dfn>;</td></tr>
<tr><th id="680">680</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="177rss_hf" title='rss_hf' data-type='uint64_t' data-ref="177rss_hf">rss_hf</dfn>;</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>	<a class="local col6 ref" href="#176rss_conf" title='rss_conf' data-ref="176rss_conf">rss_conf</a> = &amp;<a class="local col5 ref" href="#175pdata" title='pdata' data-ref="175pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::dev_conf" title='rte_eth_dev_data::dev_conf' data-ref="rte_eth_dev_data::dev_conf">dev_conf</a>.<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev.h.html#rte_eth_conf::rx_adv_conf" title='rte_eth_conf::rx_adv_conf' data-ref="rte_eth_conf::rx_adv_conf">rx_adv_conf</a>.<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev.h.html#rte_eth_conf::(anonymous)::rss_conf" title='rte_eth_conf::(anonymous struct)::rss_conf' data-ref="rte_eth_conf::(anonymous)::rss_conf">rss_conf</a>;</td></tr>
<tr><th id="683">683</th><td>	<a class="local col7 ref" href="#177rss_hf" title='rss_hf' data-ref="177rss_hf">rss_hf</a> = <a class="local col6 ref" href="#176rss_conf" title='rss_conf' data-ref="176rss_conf">rss_conf</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev.h.html#rte_eth_rss_conf::rss_hf" title='rte_eth_rss_conf::rss_hf' data-ref="rte_eth_rss_conf::rss_hf">rss_hf</a>;</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>	<b>if</b> (<a class="local col7 ref" href="#177rss_hf" title='rss_hf' data-ref="177rss_hf">rss_hf</a> &amp; (<a class="macro" href="../../../lib/librte_ethdev/rte_ethdev.h.html#387" title="(1ULL &lt;&lt; 2)" data-ref="_M/ETH_RSS_IPV4">ETH_RSS_IPV4</a> | <a class="macro" href="../../../lib/librte_ethdev/rte_ethdev.h.html#393" title="(1ULL &lt;&lt; 8)" data-ref="_M/ETH_RSS_IPV6">ETH_RSS_IPV6</a>))</td></tr>
<tr><th id="686">686</th><td>		<a class="macro" href="axgbe_common.h.html#1372" title="do { ((pdata-&gt;rss_options)) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (1)); ((pdata-&gt;rss_options)) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (1)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col5 ref" href="#175pdata" title='pdata' data-ref="175pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rss_options" title='axgbe_port::rss_options' data-ref="axgbe_port::rss_options">rss_options</a>, MAC_RSSCR, IP2TE, <var>1</var>);</td></tr>
<tr><th id="687">687</th><td>	<b>if</b> (<a class="local col7 ref" href="#177rss_hf" title='rss_hf' data-ref="177rss_hf">rss_hf</a> &amp; (<a class="macro" href="../../../lib/librte_ethdev/rte_ethdev.h.html#389" title="(1ULL &lt;&lt; 4)" data-ref="_M/ETH_RSS_NONFRAG_IPV4_TCP">ETH_RSS_NONFRAG_IPV4_TCP</a> | <a class="macro" href="../../../lib/librte_ethdev/rte_ethdev.h.html#395" title="(1ULL &lt;&lt; 10)" data-ref="_M/ETH_RSS_NONFRAG_IPV6_TCP">ETH_RSS_NONFRAG_IPV6_TCP</a>))</td></tr>
<tr><th id="688">688</th><td>		<a class="macro" href="axgbe_common.h.html#1372" title="do { ((pdata-&gt;rss_options)) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (2)); ((pdata-&gt;rss_options)) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (2)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col5 ref" href="#175pdata" title='pdata' data-ref="175pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rss_options" title='axgbe_port::rss_options' data-ref="axgbe_port::rss_options">rss_options</a>, MAC_RSSCR, TCP4TE, <var>1</var>);</td></tr>
<tr><th id="689">689</th><td>	<b>if</b> (<a class="local col7 ref" href="#177rss_hf" title='rss_hf' data-ref="177rss_hf">rss_hf</a> &amp; (<a class="macro" href="../../../lib/librte_ethdev/rte_ethdev.h.html#390" title="(1ULL &lt;&lt; 5)" data-ref="_M/ETH_RSS_NONFRAG_IPV4_UDP">ETH_RSS_NONFRAG_IPV4_UDP</a> | <a class="macro" href="../../../lib/librte_ethdev/rte_ethdev.h.html#396" title="(1ULL &lt;&lt; 11)" data-ref="_M/ETH_RSS_NONFRAG_IPV6_UDP">ETH_RSS_NONFRAG_IPV6_UDP</a>))</td></tr>
<tr><th id="690">690</th><td>		<a class="macro" href="axgbe_common.h.html#1372" title="do { ((pdata-&gt;rss_options)) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (3)); ((pdata-&gt;rss_options)) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (3)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col5 ref" href="#175pdata" title='pdata' data-ref="175pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rss_options" title='axgbe_port::rss_options' data-ref="axgbe_port::rss_options">rss_options</a>, MAC_RSSCR, UDP4TE, <var>1</var>);</td></tr>
<tr><th id="691">691</th><td>}</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_config_rss" title='axgbe_config_rss' data-type='int axgbe_config_rss(struct axgbe_port * pdata)' data-ref="axgbe_config_rss">axgbe_config_rss</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col8 decl" id="178pdata" title='pdata' data-type='struct axgbe_port *' data-ref="178pdata">pdata</dfn>)</td></tr>
<tr><th id="694">694</th><td>{</td></tr>
<tr><th id="695">695</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="179i" title='i' data-type='uint32_t' data-ref="179i">i</dfn>;</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>	<b>if</b> (<a class="local col8 ref" href="#178pdata" title='pdata' data-ref="178pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rss_enable" title='axgbe_port::rss_enable' data-ref="axgbe_port::rss_enable">rss_enable</a>) {</td></tr>
<tr><th id="698">698</th><td>		<i>/* Initialize RSS hash key and lookup table */</i></td></tr>
<tr><th id="699">699</th><td>		<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col0 decl" id="180key" title='key' data-type='uint32_t *' data-ref="180key">key</dfn> = (<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col8 ref" href="#178pdata" title='pdata' data-ref="178pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rss_key" title='axgbe_port::rss_key' data-ref="axgbe_port::rss_key">rss_key</a>;</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>		<b>for</b> (<a class="local col9 ref" href="#179i" title='i' data-ref="179i">i</a> = <var>0</var>; <a class="local col9 ref" href="#179i" title='i' data-ref="179i">i</a> &lt; <b>sizeof</b>(<a class="local col8 ref" href="#178pdata" title='pdata' data-ref="178pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rss_key" title='axgbe_port::rss_key' data-ref="axgbe_port::rss_key">rss_key</a>) / <var>4</var>; <a class="local col9 ref" href="#179i" title='i' data-ref="179i">i</a>++)</td></tr>
<tr><th id="702">702</th><td>			*<a class="local col0 ref" href="#180key" title='key' data-ref="180key">key</a>++ = (<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a>)<a class="ref fn" href="../../../lib/librte_eal/common/include/rte_random.h.html#rte_rand" title='rte_rand' data-ref="rte_rand">rte_rand</a>();</td></tr>
<tr><th id="703">703</th><td>		<b>for</b> (<a class="local col9 ref" href="#179i" title='i' data-ref="179i">i</a> = <var>0</var>; <a class="local col9 ref" href="#179i" title='i' data-ref="179i">i</a> &lt; <a class="macro" href="axgbe_ethdev.h.html#99" title="256" data-ref="_M/AXGBE_RSS_MAX_TABLE_SIZE">AXGBE_RSS_MAX_TABLE_SIZE</a>; <a class="local col9 ref" href="#179i" title='i' data-ref="179i">i</a>++)</td></tr>
<tr><th id="704">704</th><td>			<a class="macro" href="axgbe_common.h.html#1372" title="do { ((pdata-&gt;rss_table[i])) &amp;= ~(((0x1 &lt;&lt; (4)) - 1) &lt;&lt; (0)); ((pdata-&gt;rss_table[i])) |= ((((i % pdata-&gt;eth_dev-&gt;data-&gt;nb_rx_queues)) &amp; ((0x1 &lt;&lt; (4)) - 1)) &lt;&lt; (0)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col8 ref" href="#178pdata" title='pdata' data-ref="178pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rss_table" title='axgbe_port::rss_table' data-ref="axgbe_port::rss_table">rss_table</a>[<a class="local col9 ref" href="#179i" title='i' data-ref="179i">i</a>], MAC_RSSDR, DMCH,</td></tr>
<tr><th id="705">705</th><td>					<a class="local col9 ref" href="#179i" title='i' data-ref="179i">i</a> % <a class="local col8 ref" href="#178pdata" title='pdata' data-ref="178pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::nb_rx_queues" title='rte_eth_dev_data::nb_rx_queues' data-ref="rte_eth_dev_data::nb_rx_queues">nb_rx_queues</a>);</td></tr>
<tr><th id="706">706</th><td>		<a class="tu ref fn" href="#axgbe_rss_options" title='axgbe_rss_options' data-use='c' data-ref="axgbe_rss_options">axgbe_rss_options</a>(<a class="local col8 ref" href="#178pdata" title='pdata' data-ref="178pdata">pdata</a>);</td></tr>
<tr><th id="707">707</th><td>		<b>if</b> (<a class="tu ref fn" href="#axgbe_enable_rss" title='axgbe_enable_rss' data-use='c' data-ref="axgbe_enable_rss">axgbe_enable_rss</a>(<a class="local col8 ref" href="#178pdata" title='pdata' data-ref="178pdata">pdata</a>)) {</td></tr>
<tr><th id="708">708</th><td>			<a class="macro" href="axgbe_logs.h.html#22" title="rte_log(4U, axgbe_logtype_driver, &quot;%s(): &quot; &quot;Error in enabling RSS support\n&quot;, __func__)" data-ref="_M/PMD_DRV_LOG">PMD_DRV_LOG</a>(ERR, <q>"Error in enabling RSS support\n"</q>);</td></tr>
<tr><th id="709">709</th><td>			<b>return</b> -<var>1</var>;</td></tr>
<tr><th id="710">710</th><td>		}</td></tr>
<tr><th id="711">711</th><td>	} <b>else</b> {</td></tr>
<tr><th id="712">712</th><td>		<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0c80)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (0)); (reg_val) |= ((((0)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (0)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0c80)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col8 ref" href="#178pdata" title='pdata' data-ref="178pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#271" title="0x0c80" data-ref="_M/MAC_RSSCR">MAC_RSSCR</a>, RSSE, <var>0</var>);</td></tr>
<tr><th id="713">713</th><td>	}</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="716">716</th><td>}</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_enable_dma_interrupts" title='axgbe_enable_dma_interrupts' data-type='void axgbe_enable_dma_interrupts(struct axgbe_port * pdata)' data-ref="axgbe_enable_dma_interrupts">axgbe_enable_dma_interrupts</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col1 decl" id="181pdata" title='pdata' data-type='struct axgbe_port *' data-ref="181pdata">pdata</dfn>)</td></tr>
<tr><th id="719">719</th><td>{</td></tr>
<tr><th id="720">720</th><td>	<b>struct</b> <a class="type" href="axgbe_rxtx.h.html#axgbe_tx_queue" title='axgbe_tx_queue' data-ref="axgbe_tx_queue">axgbe_tx_queue</a> *<dfn class="local col2 decl" id="182txq" title='txq' data-type='struct axgbe_tx_queue *' data-ref="182txq">txq</dfn>;</td></tr>
<tr><th id="721">721</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="183dma_ch_isr" title='dma_ch_isr' data-type='unsigned int' data-ref="183dma_ch_isr">dma_ch_isr</dfn>, <dfn class="local col4 decl" id="184dma_ch_ier" title='dma_ch_ier' data-type='unsigned int' data-ref="184dma_ch_ier">dma_ch_ier</dfn>;</td></tr>
<tr><th id="722">722</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="185i" title='i' data-type='unsigned int' data-ref="185i">i</dfn>;</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>	<b>for</b> (<a class="local col5 ref" href="#185i" title='i' data-ref="185i">i</a> = <var>0</var>; <a class="local col5 ref" href="#185i" title='i' data-ref="185i">i</a> &lt; <a class="local col1 ref" href="#181pdata" title='pdata' data-ref="181pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::nb_tx_queues" title='rte_eth_dev_data::nb_tx_queues' data-ref="rte_eth_dev_data::nb_tx_queues">nb_tx_queues</a>; <a class="local col5 ref" href="#185i" title='i' data-ref="185i">i</a>++) {</td></tr>
<tr><th id="725">725</th><td>		<a class="local col2 ref" href="#182txq" title='txq' data-ref="182txq">txq</a> = <a class="local col1 ref" href="#181pdata" title='pdata' data-ref="181pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::tx_queues" title='rte_eth_dev_data::tx_queues' data-ref="rte_eth_dev_data::tx_queues">tx_queues</a>[<a class="local col5 ref" href="#185i" title='i' data-ref="185i">i</a>];</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>		<i>/* Clear all the interrupts which are set */</i></td></tr>
<tr><th id="728">728</th><td>		<a class="local col3 ref" href="#183dma_ch_isr" title='dma_ch_isr' data-ref="183dma_ch_isr">dma_ch_isr</a> = <a class="macro" href="axgbe_common.h.html#1445" title="rte_read32((uint8_t *)((txq)-&gt;dma_regs) + (0x60))" data-ref="_M/AXGMAC_DMA_IOREAD">AXGMAC_DMA_IOREAD</a>(<a class="local col2 ref" href="#182txq" title='txq' data-ref="182txq">txq</a>, <a class="macro" href="axgbe_common.h.html#160" title="0x60" data-ref="_M/DMA_CH_SR">DMA_CH_SR</a>);</td></tr>
<tr><th id="729">729</th><td>		<a class="macro" href="axgbe_common.h.html#1453" title="rte_write32((dma_ch_isr), (uint8_t *)((txq)-&gt;dma_regs) + (0x60))" data-ref="_M/AXGMAC_DMA_IOWRITE">AXGMAC_DMA_IOWRITE</a>(<a class="local col2 ref" href="#182txq" title='txq' data-ref="182txq">txq</a>, <a class="macro" href="axgbe_common.h.html#160" title="0x60" data-ref="_M/DMA_CH_SR">DMA_CH_SR</a>, <a class="local col3 ref" href="#183dma_ch_isr" title='dma_ch_isr' data-ref="183dma_ch_isr">dma_ch_isr</a>);</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>		<i>/* Clear all interrupt enable bits */</i></td></tr>
<tr><th id="732">732</th><td>		<a class="local col4 ref" href="#184dma_ch_ier" title='dma_ch_ier' data-ref="184dma_ch_ier">dma_ch_ier</a> = <var>0</var>;</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>		<i>/* Enable following interrupts</i></td></tr>
<tr><th id="735">735</th><td><i>		 *   NIE  - Normal Interrupt Summary Enable</i></td></tr>
<tr><th id="736">736</th><td><i>		 *   AIE  - Abnormal Interrupt Summary Enable</i></td></tr>
<tr><th id="737">737</th><td><i>		 *   FBEE - Fatal Bus Error Enable</i></td></tr>
<tr><th id="738">738</th><td><i>		 */</i></td></tr>
<tr><th id="739">739</th><td>		<a class="macro" href="axgbe_common.h.html#1372" title="do { ((dma_ch_ier)) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (15)); ((dma_ch_ier)) |= ((((0)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (15)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col4 ref" href="#184dma_ch_ier" title='dma_ch_ier' data-ref="184dma_ch_ier">dma_ch_ier</a>, DMA_CH_IER, NIE, <var>0</var>);</td></tr>
<tr><th id="740">740</th><td>		<a class="macro" href="axgbe_common.h.html#1372" title="do { ((dma_ch_ier)) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (14)); ((dma_ch_ier)) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (14)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col4 ref" href="#184dma_ch_ier" title='dma_ch_ier' data-ref="184dma_ch_ier">dma_ch_ier</a>, DMA_CH_IER, AIE, <var>1</var>);</td></tr>
<tr><th id="741">741</th><td>		<a class="macro" href="axgbe_common.h.html#1372" title="do { ((dma_ch_ier)) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (12)); ((dma_ch_ier)) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (12)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col4 ref" href="#184dma_ch_ier" title='dma_ch_ier' data-ref="184dma_ch_ier">dma_ch_ier</a>, DMA_CH_IER, FBEE, <var>1</var>);</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>		<i>/* Enable following Rx interrupts</i></td></tr>
<tr><th id="744">744</th><td><i>		 *   RBUE - Receive Buffer Unavailable Enable</i></td></tr>
<tr><th id="745">745</th><td><i>		 *   RIE  - Receive Interrupt Enable (unless using</i></td></tr>
<tr><th id="746">746</th><td><i>		 *          per channel interrupts in edge triggered</i></td></tr>
<tr><th id="747">747</th><td><i>		 *          mode)</i></td></tr>
<tr><th id="748">748</th><td><i>		 */</i></td></tr>
<tr><th id="749">749</th><td>		<a class="macro" href="axgbe_common.h.html#1372" title="do { ((dma_ch_ier)) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (7)); ((dma_ch_ier)) |= ((((0)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (7)); } while (0)" data-ref="_M/AXGMAC_SET_BITS">AXGMAC_SET_BITS</a>(<a class="local col4 ref" href="#184dma_ch_ier" title='dma_ch_ier' data-ref="184dma_ch_ier">dma_ch_ier</a>, DMA_CH_IER, RBUE, <var>0</var>);</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>		<a class="macro" href="axgbe_common.h.html#1453" title="rte_write32((dma_ch_ier), (uint8_t *)((txq)-&gt;dma_regs) + (0x38))" data-ref="_M/AXGMAC_DMA_IOWRITE">AXGMAC_DMA_IOWRITE</a>(<a class="local col2 ref" href="#182txq" title='txq' data-ref="182txq">txq</a>, <a class="macro" href="axgbe_common.h.html#152" title="0x38" data-ref="_M/DMA_CH_IER">DMA_CH_IER</a>, <a class="local col4 ref" href="#184dma_ch_ier" title='dma_ch_ier' data-ref="184dma_ch_ier">dma_ch_ier</a>);</td></tr>
<tr><th id="752">752</th><td>	}</td></tr>
<tr><th id="753">753</th><td>}</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="wrapper_tx_desc_init" title='wrapper_tx_desc_init' data-type='void wrapper_tx_desc_init(struct axgbe_port * pdata)' data-ref="wrapper_tx_desc_init">wrapper_tx_desc_init</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col6 decl" id="186pdata" title='pdata' data-type='struct axgbe_port *' data-ref="186pdata">pdata</dfn>)</td></tr>
<tr><th id="756">756</th><td>{</td></tr>
<tr><th id="757">757</th><td>	<b>struct</b> <a class="type" href="axgbe_rxtx.h.html#axgbe_tx_queue" title='axgbe_tx_queue' data-ref="axgbe_tx_queue">axgbe_tx_queue</a> *<dfn class="local col7 decl" id="187txq" title='txq' data-type='struct axgbe_tx_queue *' data-ref="187txq">txq</dfn>;</td></tr>
<tr><th id="758">758</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="188i" title='i' data-type='unsigned int' data-ref="188i">i</dfn>;</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>	<b>for</b> (<a class="local col8 ref" href="#188i" title='i' data-ref="188i">i</a> = <var>0</var>; <a class="local col8 ref" href="#188i" title='i' data-ref="188i">i</a> &lt; <a class="local col6 ref" href="#186pdata" title='pdata' data-ref="186pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::nb_tx_queues" title='rte_eth_dev_data::nb_tx_queues' data-ref="rte_eth_dev_data::nb_tx_queues">nb_tx_queues</a>; <a class="local col8 ref" href="#188i" title='i' data-ref="188i">i</a>++) {</td></tr>
<tr><th id="761">761</th><td>		<a class="local col7 ref" href="#187txq" title='txq' data-ref="187txq">txq</a> = <a class="local col6 ref" href="#186pdata" title='pdata' data-ref="186pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::tx_queues" title='rte_eth_dev_data::tx_queues' data-ref="rte_eth_dev_data::tx_queues">tx_queues</a>[<a class="local col8 ref" href="#188i" title='i' data-ref="188i">i</a>];</td></tr>
<tr><th id="762">762</th><td>		<a class="local col7 ref" href="#187txq" title='txq' data-ref="187txq">txq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_tx_queue::cur" title='axgbe_tx_queue::cur' data-ref="axgbe_tx_queue::cur">cur</a> = <var>0</var>;</td></tr>
<tr><th id="763">763</th><td>		<a class="local col7 ref" href="#187txq" title='txq' data-ref="187txq">txq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_tx_queue::dirty" title='axgbe_tx_queue::dirty' data-ref="axgbe_tx_queue::dirty">dirty</a> = <var>0</var>;</td></tr>
<tr><th id="764">764</th><td>		<i>/* Update the total number of Tx descriptors */</i></td></tr>
<tr><th id="765">765</th><td>		<a class="macro" href="axgbe_common.h.html#1453" title="rte_write32((txq-&gt;nb_desc - 1), (uint8_t *)((txq)-&gt;dma_regs) + (0x30))" data-ref="_M/AXGMAC_DMA_IOWRITE">AXGMAC_DMA_IOWRITE</a>(<a class="local col7 ref" href="#187txq" title='txq' data-ref="187txq">txq</a>, <a class="macro" href="axgbe_common.h.html#150" title="0x30" data-ref="_M/DMA_CH_TDRLR">DMA_CH_TDRLR</a>, <a class="local col7 ref" href="#187txq" title='txq' data-ref="187txq">txq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_tx_queue::nb_desc" title='axgbe_tx_queue::nb_desc' data-ref="axgbe_tx_queue::nb_desc">nb_desc</a> - <var>1</var>);</td></tr>
<tr><th id="766">766</th><td>		<i>/* Update the starting address of descriptor ring */</i></td></tr>
<tr><th id="767">767</th><td>		<a class="macro" href="axgbe_common.h.html#1453" title="rte_write32((high32_value(txq-&gt;ring_phys_addr)), (uint8_t *)((txq)-&gt;dma_regs) + (0x10))" data-ref="_M/AXGMAC_DMA_IOWRITE">AXGMAC_DMA_IOWRITE</a>(<a class="local col7 ref" href="#187txq" title='txq' data-ref="187txq">txq</a>, <a class="macro" href="axgbe_common.h.html#144" title="0x10" data-ref="_M/DMA_CH_TDLR_HI">DMA_CH_TDLR_HI</a>,</td></tr>
<tr><th id="768">768</th><td>					<a class="ref fn" href="axgbe_common.h.html#high32_value" title='high32_value' data-ref="high32_value">high32_value</a>(<a class="local col7 ref" href="#187txq" title='txq' data-ref="187txq">txq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_tx_queue::ring_phys_addr" title='axgbe_tx_queue::ring_phys_addr' data-ref="axgbe_tx_queue::ring_phys_addr">ring_phys_addr</a>));</td></tr>
<tr><th id="769">769</th><td>		<a class="macro" href="axgbe_common.h.html#1453" title="rte_write32((low32_value(txq-&gt;ring_phys_addr)), (uint8_t *)((txq)-&gt;dma_regs) + (0x14))" data-ref="_M/AXGMAC_DMA_IOWRITE">AXGMAC_DMA_IOWRITE</a>(<a class="local col7 ref" href="#187txq" title='txq' data-ref="187txq">txq</a>, <a class="macro" href="axgbe_common.h.html#145" title="0x14" data-ref="_M/DMA_CH_TDLR_LO">DMA_CH_TDLR_LO</a>,</td></tr>
<tr><th id="770">770</th><td>					<a class="ref fn" href="axgbe_common.h.html#low32_value" title='low32_value' data-ref="low32_value">low32_value</a>(<a class="local col7 ref" href="#187txq" title='txq' data-ref="187txq">txq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_tx_queue::ring_phys_addr" title='axgbe_tx_queue::ring_phys_addr' data-ref="axgbe_tx_queue::ring_phys_addr">ring_phys_addr</a>));</td></tr>
<tr><th id="771">771</th><td>	}</td></tr>
<tr><th id="772">772</th><td>}</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="wrapper_rx_desc_init" title='wrapper_rx_desc_init' data-type='int wrapper_rx_desc_init(struct axgbe_port * pdata)' data-ref="wrapper_rx_desc_init">wrapper_rx_desc_init</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col9 decl" id="189pdata" title='pdata' data-type='struct axgbe_port *' data-ref="189pdata">pdata</dfn>)</td></tr>
<tr><th id="775">775</th><td>{</td></tr>
<tr><th id="776">776</th><td>	<b>struct</b> <a class="type" href="axgbe_rxtx.h.html#axgbe_rx_queue" title='axgbe_rx_queue' data-ref="axgbe_rx_queue">axgbe_rx_queue</a> *<dfn class="local col0 decl" id="190rxq" title='rxq' data-type='struct axgbe_rx_queue *' data-ref="190rxq">rxq</dfn>;</td></tr>
<tr><th id="777">777</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="local col1 decl" id="191mbuf" title='mbuf' data-type='struct rte_mbuf *' data-ref="191mbuf">mbuf</dfn>;</td></tr>
<tr><th id="778">778</th><td>	<em>volatile</em> <b>union</b> <a class="type" href="axgbe_rxtx.h.html#axgbe_rx_desc" title='axgbe_rx_desc' data-ref="axgbe_rx_desc">axgbe_rx_desc</a> *<dfn class="local col2 decl" id="192desc" title='desc' data-type='volatile union axgbe_rx_desc *' data-ref="192desc">desc</dfn>;</td></tr>
<tr><th id="779">779</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="193i" title='i' data-type='unsigned int' data-ref="193i">i</dfn>, <dfn class="local col4 decl" id="194j" title='j' data-type='unsigned int' data-ref="194j">j</dfn>;</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>	<b>for</b> (<a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a> = <var>0</var>; <a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a> &lt; <a class="local col9 ref" href="#189pdata" title='pdata' data-ref="189pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::nb_rx_queues" title='rte_eth_dev_data::nb_rx_queues' data-ref="rte_eth_dev_data::nb_rx_queues">nb_rx_queues</a>; <a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a>++) {</td></tr>
<tr><th id="782">782</th><td>		<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a> = <a class="local col9 ref" href="#189pdata" title='pdata' data-ref="189pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::eth_dev" title='axgbe_port::eth_dev' data-ref="axgbe_port::eth_dev">eth_dev</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev::data" title='rte_eth_dev::data' data-ref="rte_eth_dev::data">data</a>-&gt;<a class="ref field" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev_data::rx_queues" title='rte_eth_dev_data::rx_queues' data-ref="rte_eth_dev_data::rx_queues">rx_queues</a>[<a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a>];</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>		<i>/* Initialize software ring entries */</i></td></tr>
<tr><th id="785">785</th><td>		<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::mbuf_alloc" title='axgbe_rx_queue::mbuf_alloc' data-ref="axgbe_rx_queue::mbuf_alloc">mbuf_alloc</a> = <var>0</var>;</td></tr>
<tr><th id="786">786</th><td>		<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::cur" title='axgbe_rx_queue::cur' data-ref="axgbe_rx_queue::cur">cur</a> = <var>0</var>;</td></tr>
<tr><th id="787">787</th><td>		<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::dirty" title='axgbe_rx_queue::dirty' data-ref="axgbe_rx_queue::dirty">dirty</a> = <var>0</var>;</td></tr>
<tr><th id="788">788</th><td>		<a class="local col2 ref" href="#192desc" title='desc' data-ref="192desc">desc</a> = <a class="macro" href="axgbe_rxtx.h.html#37" title="(((rxq)-&gt;desc) + ((0) &amp; ((rxq)-&gt;nb_desc - 1)))" data-ref="_M/AXGBE_GET_DESC_PT">AXGBE_GET_DESC_PT</a>(<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>, <var>0</var>);</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>		<b>for</b> (<a class="local col4 ref" href="#194j" title='j' data-ref="194j">j</a> = <var>0</var>; <a class="local col4 ref" href="#194j" title='j' data-ref="194j">j</a> &lt; <a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::nb_desc" title='axgbe_rx_queue::nb_desc' data-ref="axgbe_rx_queue::nb_desc">nb_desc</a>; <a class="local col4 ref" href="#194j" title='j' data-ref="194j">j</a>++) {</td></tr>
<tr><th id="791">791</th><td>			<a class="local col1 ref" href="#191mbuf" title='mbuf' data-ref="191mbuf">mbuf</a> = <a class="ref fn" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf_raw_alloc" title='rte_mbuf_raw_alloc' data-ref="rte_mbuf_raw_alloc">rte_mbuf_raw_alloc</a>(<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::mb_pool" title='axgbe_rx_queue::mb_pool' data-ref="axgbe_rx_queue::mb_pool">mb_pool</a>);</td></tr>
<tr><th id="792">792</th><td>			<b>if</b> (<a class="local col1 ref" href="#191mbuf" title='mbuf' data-ref="191mbuf">mbuf</a> == <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>) {</td></tr>
<tr><th id="793">793</th><td>				<a class="macro" href="axgbe_logs.h.html#22" title="rte_log(4U, axgbe_logtype_driver, &quot;%s(): &quot; &quot;RX mbuf alloc failed queue_id = %u, idx = %d\n&quot;, __func__, (unsigned int)rxq-&gt;queue_id, j)" data-ref="_M/PMD_DRV_LOG">PMD_DRV_LOG</a>(ERR, <q>"RX mbuf alloc failed queue_id = %u, idx = %d\n"</q>,</td></tr>
<tr><th id="794">794</th><td>					    (<em>unsigned</em> <em>int</em>)<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::queue_id" title='axgbe_rx_queue::queue_id' data-ref="axgbe_rx_queue::queue_id">queue_id</a>, <a class="local col4 ref" href="#194j" title='j' data-ref="194j">j</a>);</td></tr>
<tr><th id="795">795</th><td>				<a class="ref fn" href="axgbe_rxtx.h.html#axgbe_dev_rx_queue_release" title='axgbe_dev_rx_queue_release' data-ref="axgbe_dev_rx_queue_release">axgbe_dev_rx_queue_release</a>(<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>);</td></tr>
<tr><th id="796">796</th><td>				<b>return</b> -<a class="macro" href="../../../../include/asm-generic/errno-base.h.html#15" title="12" data-ref="_M/ENOMEM">ENOMEM</a>;</td></tr>
<tr><th id="797">797</th><td>			}</td></tr>
<tr><th id="798">798</th><td>			<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::sw_ring" title='axgbe_rx_queue::sw_ring' data-ref="axgbe_rx_queue::sw_ring">sw_ring</a>[<a class="local col4 ref" href="#194j" title='j' data-ref="194j">j</a>] = <a class="local col1 ref" href="#191mbuf" title='mbuf' data-ref="191mbuf">mbuf</a>;</td></tr>
<tr><th id="799">799</th><td>			<i>/* Mbuf populate */</i></td></tr>
<tr><th id="800">800</th><td>			<a class="local col1 ref" href="#191mbuf" title='mbuf' data-ref="191mbuf">mbuf</a>-&gt;<a class="ref field" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf::next" title='rte_mbuf::next' data-ref="rte_mbuf::next">next</a> = <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>;</td></tr>
<tr><th id="801">801</th><td>			<a class="local col1 ref" href="#191mbuf" title='mbuf' data-ref="191mbuf">mbuf</a>-&gt;<a class="ref field" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf::data_off" title='rte_mbuf::data_off' data-ref="rte_mbuf::data_off">data_off</a> = <a class="macro" href="../../../build/include/rte_config.h.html#396" title="128" data-ref="_M/RTE_PKTMBUF_HEADROOM">RTE_PKTMBUF_HEADROOM</a>;</td></tr>
<tr><th id="802">802</th><td>			<a class="local col1 ref" href="#191mbuf" title='mbuf' data-ref="191mbuf">mbuf</a>-&gt;<a class="ref field" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf::nb_segs" title='rte_mbuf::nb_segs' data-ref="rte_mbuf::nb_segs">nb_segs</a> = <var>1</var>;</td></tr>
<tr><th id="803">803</th><td>			<a class="local col1 ref" href="#191mbuf" title='mbuf' data-ref="191mbuf">mbuf</a>-&gt;<a class="ref field" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf::port" title='rte_mbuf::port' data-ref="rte_mbuf::port">port</a> = <a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::port_id" title='axgbe_rx_queue::port_id' data-ref="axgbe_rx_queue::port_id">port_id</a>;</td></tr>
<tr><th id="804">804</th><td>			<a class="local col2 ref" href="#192desc" title='desc' data-ref="192desc">desc</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_desc::read" title='axgbe_rx_desc::read' data-ref="axgbe_rx_desc::read">read</a>.<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_desc::(anonymous)::baddr" title='axgbe_rx_desc::(anonymous struct)::baddr' data-ref="axgbe_rx_desc::(anonymous)::baddr">baddr</a> =</td></tr>
<tr><th id="805">805</th><td>				<a class="macro" href="../../../lib/librte_eal/common/include/arch/x86/rte_byteorder.h.html#75" title="(rte_mbuf_data_iova_default(mbuf))" data-ref="_M/rte_cpu_to_le_64">rte_cpu_to_le_64</a>(</td></tr>
<tr><th id="806">806</th><td>					<a class="ref fn" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf_data_iova_default" title='rte_mbuf_data_iova_default' data-ref="rte_mbuf_data_iova_default">rte_mbuf_data_iova_default</a>(<a class="local col1 ref" href="#191mbuf" title='mbuf' data-ref="191mbuf">mbuf</a>));</td></tr>
<tr><th id="807">807</th><td>			<a class="macro" href="../../../lib/librte_eal/common/include/arch/x86/rte_atomic.h.html#26" title="_mm_sfence()" data-ref="_M/rte_wmb">rte_wmb</a>();</td></tr>
<tr><th id="808">808</th><td>			<a class="macro" href="axgbe_common.h.html#1382" title="do { ((desc-&gt;read.desc3)) &amp;= (~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (31))); ((desc-&gt;read.desc3)) |= (((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (31))); } while (0)" data-ref="_M/AXGMAC_SET_BITS_LE">AXGMAC_SET_BITS_LE</a>(<a class="local col2 ref" href="#192desc" title='desc' data-ref="192desc">desc</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_desc::read" title='axgbe_rx_desc::read' data-ref="axgbe_rx_desc::read">read</a>.<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_desc::(anonymous)::desc3" title='axgbe_rx_desc::(anonymous struct)::desc3' data-ref="axgbe_rx_desc::(anonymous)::desc3">desc3</a>,</td></tr>
<tr><th id="809">809</th><td>						RX_NORMAL_DESC3, OWN, <var>1</var>);</td></tr>
<tr><th id="810">810</th><td>			<a class="macro" href="../../../lib/librte_eal/common/include/arch/x86/rte_atomic.h.html#26" title="_mm_sfence()" data-ref="_M/rte_wmb">rte_wmb</a>();</td></tr>
<tr><th id="811">811</th><td>			<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::mbuf_alloc" title='axgbe_rx_queue::mbuf_alloc' data-ref="axgbe_rx_queue::mbuf_alloc">mbuf_alloc</a>++;</td></tr>
<tr><th id="812">812</th><td>			<a class="local col2 ref" href="#192desc" title='desc' data-ref="192desc">desc</a>++;</td></tr>
<tr><th id="813">813</th><td>		}</td></tr>
<tr><th id="814">814</th><td>		<i>/* Update the total number of Rx descriptors */</i></td></tr>
<tr><th id="815">815</th><td>		<a class="macro" href="axgbe_common.h.html#1453" title="rte_write32((rxq-&gt;nb_desc - 1), (uint8_t *)((rxq)-&gt;dma_regs) + (0x34))" data-ref="_M/AXGMAC_DMA_IOWRITE">AXGMAC_DMA_IOWRITE</a>(<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>, <a class="macro" href="axgbe_common.h.html#151" title="0x34" data-ref="_M/DMA_CH_RDRLR">DMA_CH_RDRLR</a>,</td></tr>
<tr><th id="816">816</th><td>					<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::nb_desc" title='axgbe_rx_queue::nb_desc' data-ref="axgbe_rx_queue::nb_desc">nb_desc</a> - <var>1</var>);</td></tr>
<tr><th id="817">817</th><td>		<i>/* Update the starting address of descriptor ring */</i></td></tr>
<tr><th id="818">818</th><td>		<a class="macro" href="axgbe_common.h.html#1453" title="rte_write32((high32_value(rxq-&gt;ring_phys_addr)), (uint8_t *)((rxq)-&gt;dma_regs) + (0x18))" data-ref="_M/AXGMAC_DMA_IOWRITE">AXGMAC_DMA_IOWRITE</a>(<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>, <a class="macro" href="axgbe_common.h.html#146" title="0x18" data-ref="_M/DMA_CH_RDLR_HI">DMA_CH_RDLR_HI</a>,</td></tr>
<tr><th id="819">819</th><td>					<a class="ref fn" href="axgbe_common.h.html#high32_value" title='high32_value' data-ref="high32_value">high32_value</a>(<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::ring_phys_addr" title='axgbe_rx_queue::ring_phys_addr' data-ref="axgbe_rx_queue::ring_phys_addr">ring_phys_addr</a>));</td></tr>
<tr><th id="820">820</th><td>		<a class="macro" href="axgbe_common.h.html#1453" title="rte_write32((low32_value(rxq-&gt;ring_phys_addr)), (uint8_t *)((rxq)-&gt;dma_regs) + (0x1c))" data-ref="_M/AXGMAC_DMA_IOWRITE">AXGMAC_DMA_IOWRITE</a>(<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>, <a class="macro" href="axgbe_common.h.html#147" title="0x1c" data-ref="_M/DMA_CH_RDLR_LO">DMA_CH_RDLR_LO</a>,</td></tr>
<tr><th id="821">821</th><td>					<a class="ref fn" href="axgbe_common.h.html#low32_value" title='low32_value' data-ref="low32_value">low32_value</a>(<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::ring_phys_addr" title='axgbe_rx_queue::ring_phys_addr' data-ref="axgbe_rx_queue::ring_phys_addr">ring_phys_addr</a>));</td></tr>
<tr><th id="822">822</th><td>		<i>/* Update the Rx Descriptor Tail Pointer */</i></td></tr>
<tr><th id="823">823</th><td>		<a class="macro" href="axgbe_common.h.html#1453" title="rte_write32((low32_value(rxq-&gt;ring_phys_addr + (rxq-&gt;nb_desc - 1) * sizeof(union axgbe_rx_desc))), (uint8_t *)((rxq)-&gt;dma_regs) + (0x2c))" data-ref="_M/AXGMAC_DMA_IOWRITE">AXGMAC_DMA_IOWRITE</a>(<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>, <a class="macro" href="axgbe_common.h.html#149" title="0x2c" data-ref="_M/DMA_CH_RDTR_LO">DMA_CH_RDTR_LO</a>,</td></tr>
<tr><th id="824">824</th><td>				   <a class="ref fn" href="axgbe_common.h.html#low32_value" title='low32_value' data-ref="low32_value">low32_value</a>(<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::ring_phys_addr" title='axgbe_rx_queue::ring_phys_addr' data-ref="axgbe_rx_queue::ring_phys_addr">ring_phys_addr</a> +</td></tr>
<tr><th id="825">825</th><td>				   (<a class="local col0 ref" href="#190rxq" title='rxq' data-ref="190rxq">rxq</a>-&gt;<a class="ref field" href="axgbe_rxtx.h.html#axgbe_rx_queue::nb_desc" title='axgbe_rx_queue::nb_desc' data-ref="axgbe_rx_queue::nb_desc">nb_desc</a> - <var>1</var>) *</td></tr>
<tr><th id="826">826</th><td>				   <b>sizeof</b>(<b>union</b> <a class="type" href="axgbe_rxtx.h.html#axgbe_rx_desc" title='axgbe_rx_desc' data-ref="axgbe_rx_desc">axgbe_rx_desc</a>)));</td></tr>
<tr><th id="827">827</th><td>	}</td></tr>
<tr><th id="828">828</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="829">829</th><td>}</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_config_mtl_mode" title='axgbe_config_mtl_mode' data-type='void axgbe_config_mtl_mode(struct axgbe_port * pdata)' data-ref="axgbe_config_mtl_mode">axgbe_config_mtl_mode</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col5 decl" id="195pdata" title='pdata' data-type='struct axgbe_port *' data-ref="195pdata">pdata</dfn>)</td></tr>
<tr><th id="832">832</th><td>{</td></tr>
<tr><th id="833">833</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="196i" title='i' data-type='unsigned int' data-ref="196i">i</dfn>;</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>	<i>/* Set Tx to weighted round robin scheduling algorithm */</i></td></tr>
<tr><th id="836">836</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x1000)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (2)) - 1) &lt;&lt; (5)); (reg_val) |= ((((0x00)) &amp; ((0x1 &lt;&lt; (2)) - 1)) &lt;&lt; (5)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x1000)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col5 ref" href="#195pdata" title='pdata' data-ref="195pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#719" title="0x1000" data-ref="_M/MTL_OMR">MTL_OMR</a>, ETSALG, <a class="macro" href="axgbe_common.h.html#809" title="0x00" data-ref="_M/MTL_ETSALG_WRR">MTL_ETSALG_WRR</a>);</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>	<i>/* Set Tx traffic classes to use WRR algorithm with equal weights */</i></td></tr>
<tr><th id="839">839</th><td>	<b>for</b> (<a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a> = <var>0</var>; <a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a> &lt; <a class="local col5 ref" href="#195pdata" title='pdata' data-ref="195pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::hw_feat" title='axgbe_port::hw_feat' data-ref="axgbe_port::hw_feat">hw_feat</a>.<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_features::tc_cnt" title='axgbe_hw_features::tc_cnt' data-ref="axgbe_hw_features::tc_cnt">tc_cnt</a>; <a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a>++) {</td></tr>
<tr><th id="840">840</th><td>		<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x10)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (2)) - 1) &lt;&lt; (0)); (reg_val) |= ((((0x02)) &amp; ((0x1 &lt;&lt; (2)) - 1)) &lt;&lt; (0)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x10)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col5 ref" href="#195pdata" title='pdata' data-ref="195pdata">pdata</a>, <a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a>, <a class="macro" href="axgbe_common.h.html#826" title="0x10" data-ref="_M/MTL_TC_ETSCR">MTL_TC_ETSCR</a>, TSA,</td></tr>
<tr><th id="841">841</th><td>				<a class="macro" href="axgbe_common.h.html#838" title="0x02" data-ref="_M/MTL_TSA_ETS">MTL_TSA_ETS</a>);</td></tr>
<tr><th id="842">842</th><td>		<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x18)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (21)) - 1) &lt;&lt; (0)); (reg_val) |= ((((1)) &amp; ((0x1 &lt;&lt; (21)) - 1)) &lt;&lt; (0)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x18)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col5 ref" href="#195pdata" title='pdata' data-ref="195pdata">pdata</a>, <a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a>, <a class="macro" href="axgbe_common.h.html#828" title="0x18" data-ref="_M/MTL_TC_QWR">MTL_TC_QWR</a>, QW, <var>1</var>);</td></tr>
<tr><th id="843">843</th><td>	}</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td>	<i>/* Set Rx to strict priority algorithm */</i></td></tr>
<tr><th id="846">846</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x1000)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (2)); (reg_val) |= ((((0x00)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (2)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x1000)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col5 ref" href="#195pdata" title='pdata' data-ref="195pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#719" title="0x1000" data-ref="_M/MTL_OMR">MTL_OMR</a>, RAA, <a class="macro" href="axgbe_common.h.html#812" title="0x00" data-ref="_M/MTL_RAA_SP">MTL_RAA_SP</a>);</td></tr>
<tr><th id="847">847</th><td>}</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_config_tsf_mode" title='axgbe_config_tsf_mode' data-type='int axgbe_config_tsf_mode(struct axgbe_port * pdata, unsigned int val)' data-ref="axgbe_config_tsf_mode">axgbe_config_tsf_mode</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col7 decl" id="197pdata" title='pdata' data-type='struct axgbe_port *' data-ref="197pdata">pdata</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="198val" title='val' data-type='unsigned int' data-ref="198val">val</dfn>)</td></tr>
<tr><th id="850">850</th><td>{</td></tr>
<tr><th id="851">851</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="199i" title='i' data-type='unsigned int' data-ref="199i">i</dfn>;</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>	<b>for</b> (<a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a> = <var>0</var>; <a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a> &lt; <a class="local col7 ref" href="#197pdata" title='pdata' data-ref="197pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_q_count" title='axgbe_port::tx_q_count' data-ref="axgbe_port::tx_q_count">tx_q_count</a>; <a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a>++)</td></tr>
<tr><th id="854">854</th><td>		<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x00)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (1)); (reg_val) |= ((((val)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (1)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x00)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col7 ref" href="#197pdata" title='pdata' data-ref="197pdata">pdata</a>, <a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a>, <a class="macro" href="axgbe_common.h.html#747" title="0x00" data-ref="_M/MTL_Q_TQOMR">MTL_Q_TQOMR</a>, TSF, <a class="local col8 ref" href="#198val" title='val' data-ref="198val">val</a>);</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="857">857</th><td>}</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_config_rsf_mode" title='axgbe_config_rsf_mode' data-type='int axgbe_config_rsf_mode(struct axgbe_port * pdata, unsigned int val)' data-ref="axgbe_config_rsf_mode">axgbe_config_rsf_mode</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col0 decl" id="200pdata" title='pdata' data-type='struct axgbe_port *' data-ref="200pdata">pdata</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="201val" title='val' data-type='unsigned int' data-ref="201val">val</dfn>)</td></tr>
<tr><th id="860">860</th><td>{</td></tr>
<tr><th id="861">861</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="202i" title='i' data-type='unsigned int' data-ref="202i">i</dfn>;</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td>	<b>for</b> (<a class="local col2 ref" href="#202i" title='i' data-ref="202i">i</a> = <var>0</var>; <a class="local col2 ref" href="#202i" title='i' data-ref="202i">i</a> &lt; <a class="local col0 ref" href="#200pdata" title='pdata' data-ref="200pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_q_count" title='axgbe_port::rx_q_count' data-ref="axgbe_port::rx_q_count">rx_q_count</a>; <a class="local col2 ref" href="#202i" title='i' data-ref="202i">i</a>++)</td></tr>
<tr><th id="864">864</th><td>		<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x40)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (5)); (reg_val) |= ((((val)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (5)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x40)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col0 ref" href="#200pdata" title='pdata' data-ref="200pdata">pdata</a>, <a class="local col2 ref" href="#202i" title='i' data-ref="202i">i</a>, <a class="macro" href="axgbe_common.h.html#750" title="0x40" data-ref="_M/MTL_Q_RQOMR">MTL_Q_RQOMR</a>, RSF, <a class="local col1 ref" href="#201val" title='val' data-ref="201val">val</a>);</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="867">867</th><td>}</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_config_tx_threshold" title='axgbe_config_tx_threshold' data-type='int axgbe_config_tx_threshold(struct axgbe_port * pdata, unsigned int val)' data-ref="axgbe_config_tx_threshold">axgbe_config_tx_threshold</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col3 decl" id="203pdata" title='pdata' data-type='struct axgbe_port *' data-ref="203pdata">pdata</dfn>,</td></tr>
<tr><th id="870">870</th><td>				     <em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="204val" title='val' data-type='unsigned int' data-ref="204val">val</dfn>)</td></tr>
<tr><th id="871">871</th><td>{</td></tr>
<tr><th id="872">872</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="205i" title='i' data-type='unsigned int' data-ref="205i">i</dfn>;</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>	<b>for</b> (<a class="local col5 ref" href="#205i" title='i' data-ref="205i">i</a> = <var>0</var>; <a class="local col5 ref" href="#205i" title='i' data-ref="205i">i</a> &lt; <a class="local col3 ref" href="#203pdata" title='pdata' data-ref="203pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_q_count" title='axgbe_port::tx_q_count' data-ref="axgbe_port::tx_q_count">tx_q_count</a>; <a class="local col5 ref" href="#205i" title='i' data-ref="205i">i</a>++)</td></tr>
<tr><th id="875">875</th><td>		<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x00)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (3)) - 1) &lt;&lt; (4)); (reg_val) |= ((((val)) &amp; ((0x1 &lt;&lt; (3)) - 1)) &lt;&lt; (4)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x00)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col3 ref" href="#203pdata" title='pdata' data-ref="203pdata">pdata</a>, <a class="local col5 ref" href="#205i" title='i' data-ref="205i">i</a>, <a class="macro" href="axgbe_common.h.html#747" title="0x00" data-ref="_M/MTL_Q_TQOMR">MTL_Q_TQOMR</a>, TTC, <a class="local col4 ref" href="#204val" title='val' data-ref="204val">val</a>);</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="878">878</th><td>}</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_config_rx_threshold" title='axgbe_config_rx_threshold' data-type='int axgbe_config_rx_threshold(struct axgbe_port * pdata, unsigned int val)' data-ref="axgbe_config_rx_threshold">axgbe_config_rx_threshold</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col6 decl" id="206pdata" title='pdata' data-type='struct axgbe_port *' data-ref="206pdata">pdata</dfn>,</td></tr>
<tr><th id="881">881</th><td>				     <em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="207val" title='val' data-type='unsigned int' data-ref="207val">val</dfn>)</td></tr>
<tr><th id="882">882</th><td>{</td></tr>
<tr><th id="883">883</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="208i" title='i' data-type='unsigned int' data-ref="208i">i</dfn>;</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td>	<b>for</b> (<a class="local col8 ref" href="#208i" title='i' data-ref="208i">i</a> = <var>0</var>; <a class="local col8 ref" href="#208i" title='i' data-ref="208i">i</a> &lt; <a class="local col6 ref" href="#206pdata" title='pdata' data-ref="206pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_q_count" title='axgbe_port::rx_q_count' data-ref="axgbe_port::rx_q_count">rx_q_count</a>; <a class="local col8 ref" href="#208i" title='i' data-ref="208i">i</a>++)</td></tr>
<tr><th id="886">886</th><td>		<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x40)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (2)) - 1) &lt;&lt; (0)); (reg_val) |= ((((val)) &amp; ((0x1 &lt;&lt; (2)) - 1)) &lt;&lt; (0)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x40)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col6 ref" href="#206pdata" title='pdata' data-ref="206pdata">pdata</a>, <a class="local col8 ref" href="#208i" title='i' data-ref="208i">i</a>, <a class="macro" href="axgbe_common.h.html#750" title="0x40" data-ref="_M/MTL_Q_RQOMR">MTL_Q_RQOMR</a>, RTC, <a class="local col7 ref" href="#207val" title='val' data-ref="207val">val</a>);</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="889">889</th><td>}</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td><i  data-doc="axgbe_config_rx_fifo_size">/*Distrubting fifo size  */</i></td></tr>
<tr><th id="892">892</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_config_rx_fifo_size" title='axgbe_config_rx_fifo_size' data-type='void axgbe_config_rx_fifo_size(struct axgbe_port * pdata)' data-ref="axgbe_config_rx_fifo_size">axgbe_config_rx_fifo_size</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col9 decl" id="209pdata" title='pdata' data-type='struct axgbe_port *' data-ref="209pdata">pdata</dfn>)</td></tr>
<tr><th id="893">893</th><td>{</td></tr>
<tr><th id="894">894</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="210fifo_size" title='fifo_size' data-type='unsigned int' data-ref="210fifo_size">fifo_size</dfn>;</td></tr>
<tr><th id="895">895</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="211q_fifo_size" title='q_fifo_size' data-type='unsigned int' data-ref="211q_fifo_size">q_fifo_size</dfn>;</td></tr>
<tr><th id="896">896</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="212p_fifo" title='p_fifo' data-type='unsigned int' data-ref="212p_fifo">p_fifo</dfn>, <dfn class="local col3 decl" id="213i" title='i' data-type='unsigned int' data-ref="213i">i</dfn>;</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>	<a class="local col0 ref" href="#210fifo_size" title='fifo_size' data-ref="210fifo_size">fifo_size</a> = <a class="macro" href="../../../lib/librte_eal/common/include/rte_common.h.html#412" title="__extension__ ({ __typeof__ (pdata-&gt;rx_max_fifo_size) _a = (pdata-&gt;rx_max_fifo_size); __typeof__ (pdata-&gt;hw_feat.rx_fifo_size) _b = (pdata-&gt;hw_feat.rx_fifo_size); _a &lt; _b ? _a : _b; })" data-ref="_M/RTE_MIN">RTE_MIN</a>(<a class="local col9 ref" href="#209pdata" title='pdata' data-ref="209pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_max_fifo_size" title='axgbe_port::rx_max_fifo_size' data-ref="axgbe_port::rx_max_fifo_size">rx_max_fifo_size</a>,</td></tr>
<tr><th id="899">899</th><td>			  <a class="local col9 ref" href="#209pdata" title='pdata' data-ref="209pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::hw_feat" title='axgbe_port::hw_feat' data-ref="axgbe_port::hw_feat">hw_feat</a>.<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_features::rx_fifo_size" title='axgbe_hw_features::rx_fifo_size' data-ref="axgbe_hw_features::rx_fifo_size">rx_fifo_size</a>);</td></tr>
<tr><th id="900">900</th><td>	<a class="local col1 ref" href="#211q_fifo_size" title='q_fifo_size' data-ref="211q_fifo_size">q_fifo_size</a> = <a class="local col0 ref" href="#210fifo_size" title='fifo_size' data-ref="210fifo_size">fifo_size</a> / <a class="local col9 ref" href="#209pdata" title='pdata' data-ref="209pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_q_count" title='axgbe_port::rx_q_count' data-ref="axgbe_port::rx_q_count">rx_q_count</a>;</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>	<i>/* Calculate the fifo setting by dividing the queue's fifo size</i></td></tr>
<tr><th id="903">903</th><td><i>	 * by the fifo allocation increment (with 0 representing the</i></td></tr>
<tr><th id="904">904</th><td><i>	 * base allocation increment so decrement the result</i></td></tr>
<tr><th id="905">905</th><td><i>	 * by 1).</i></td></tr>
<tr><th id="906">906</th><td><i>	 */</i></td></tr>
<tr><th id="907">907</th><td>	<a class="local col2 ref" href="#212p_fifo" title='p_fifo' data-ref="212p_fifo">p_fifo</a> = <a class="local col1 ref" href="#211q_fifo_size" title='q_fifo_size' data-ref="211q_fifo_size">q_fifo_size</a> / <a class="macro" href="axgbe_ethdev.h.html#66" title="256" data-ref="_M/AXGMAC_FIFO_UNIT">AXGMAC_FIFO_UNIT</a>;</td></tr>
<tr><th id="908">908</th><td>	<b>if</b> (<a class="local col2 ref" href="#212p_fifo" title='p_fifo' data-ref="212p_fifo">p_fifo</a>)</td></tr>
<tr><th id="909">909</th><td>		<a class="local col2 ref" href="#212p_fifo" title='p_fifo' data-ref="212p_fifo">p_fifo</a>--;</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>	<b>for</b> (<a class="local col3 ref" href="#213i" title='i' data-ref="213i">i</a> = <var>0</var>; <a class="local col3 ref" href="#213i" title='i' data-ref="213i">i</a> &lt; <a class="local col9 ref" href="#209pdata" title='pdata' data-ref="209pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_q_count" title='axgbe_port::rx_q_count' data-ref="axgbe_port::rx_q_count">rx_q_count</a>; <a class="local col3 ref" href="#213i" title='i' data-ref="213i">i</a>++)</td></tr>
<tr><th id="912">912</th><td>		<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x40)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (9)) - 1) &lt;&lt; (16)); (reg_val) |= ((((p_fifo)) &amp; ((0x1 &lt;&lt; (9)) - 1)) &lt;&lt; (16)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x40)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col9 ref" href="#209pdata" title='pdata' data-ref="209pdata">pdata</a>, <a class="local col3 ref" href="#213i" title='i' data-ref="213i">i</a>, <a class="macro" href="axgbe_common.h.html#750" title="0x40" data-ref="_M/MTL_Q_RQOMR">MTL_Q_RQOMR</a>, RQS, <a class="local col2 ref" href="#212p_fifo" title='p_fifo' data-ref="212p_fifo">p_fifo</a>);</td></tr>
<tr><th id="913">913</th><td>	<a class="local col9 ref" href="#209pdata" title='pdata' data-ref="209pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::fifo" title='axgbe_port::fifo' data-ref="axgbe_port::fifo">fifo</a> = <a class="local col2 ref" href="#212p_fifo" title='p_fifo' data-ref="212p_fifo">p_fifo</a>;</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td>	<i>/*Calculate and config Flow control threshold*/</i></td></tr>
<tr><th id="916">916</th><td>	<a class="tu ref fn" href="#axgbe_calculate_flow_control_threshold" title='axgbe_calculate_flow_control_threshold' data-use='c' data-ref="axgbe_calculate_flow_control_threshold">axgbe_calculate_flow_control_threshold</a>(<a class="local col9 ref" href="#209pdata" title='pdata' data-ref="209pdata">pdata</a>);</td></tr>
<tr><th id="917">917</th><td>	<a class="tu ref fn" href="#axgbe_config_flow_control_threshold" title='axgbe_config_flow_control_threshold' data-use='c' data-ref="axgbe_config_flow_control_threshold">axgbe_config_flow_control_threshold</a>(<a class="local col9 ref" href="#209pdata" title='pdata' data-ref="209pdata">pdata</a>);</td></tr>
<tr><th id="918">918</th><td>}</td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_config_tx_fifo_size" title='axgbe_config_tx_fifo_size' data-type='void axgbe_config_tx_fifo_size(struct axgbe_port * pdata)' data-ref="axgbe_config_tx_fifo_size">axgbe_config_tx_fifo_size</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col4 decl" id="214pdata" title='pdata' data-type='struct axgbe_port *' data-ref="214pdata">pdata</dfn>)</td></tr>
<tr><th id="921">921</th><td>{</td></tr>
<tr><th id="922">922</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="215fifo_size" title='fifo_size' data-type='unsigned int' data-ref="215fifo_size">fifo_size</dfn>;</td></tr>
<tr><th id="923">923</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="216q_fifo_size" title='q_fifo_size' data-type='unsigned int' data-ref="216q_fifo_size">q_fifo_size</dfn>;</td></tr>
<tr><th id="924">924</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="217p_fifo" title='p_fifo' data-type='unsigned int' data-ref="217p_fifo">p_fifo</dfn>, <dfn class="local col8 decl" id="218i" title='i' data-type='unsigned int' data-ref="218i">i</dfn>;</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td>	<a class="local col5 ref" href="#215fifo_size" title='fifo_size' data-ref="215fifo_size">fifo_size</a> = <a class="macro" href="../../../lib/librte_eal/common/include/rte_common.h.html#412" title="__extension__ ({ __typeof__ (pdata-&gt;tx_max_fifo_size) _a = (pdata-&gt;tx_max_fifo_size); __typeof__ (pdata-&gt;hw_feat.tx_fifo_size) _b = (pdata-&gt;hw_feat.tx_fifo_size); _a &lt; _b ? _a : _b; })" data-ref="_M/RTE_MIN">RTE_MIN</a>(<a class="local col4 ref" href="#214pdata" title='pdata' data-ref="214pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_max_fifo_size" title='axgbe_port::tx_max_fifo_size' data-ref="axgbe_port::tx_max_fifo_size">tx_max_fifo_size</a>,</td></tr>
<tr><th id="927">927</th><td>				<a class="local col4 ref" href="#214pdata" title='pdata' data-ref="214pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::hw_feat" title='axgbe_port::hw_feat' data-ref="axgbe_port::hw_feat">hw_feat</a>.<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_features::tx_fifo_size" title='axgbe_hw_features::tx_fifo_size' data-ref="axgbe_hw_features::tx_fifo_size">tx_fifo_size</a>);</td></tr>
<tr><th id="928">928</th><td>	<a class="local col6 ref" href="#216q_fifo_size" title='q_fifo_size' data-ref="216q_fifo_size">q_fifo_size</a> = <a class="local col5 ref" href="#215fifo_size" title='fifo_size' data-ref="215fifo_size">fifo_size</a> / <a class="local col4 ref" href="#214pdata" title='pdata' data-ref="214pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_q_count" title='axgbe_port::tx_q_count' data-ref="axgbe_port::tx_q_count">tx_q_count</a>;</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>	<i>/* Calculate the fifo setting by dividing the queue's fifo size</i></td></tr>
<tr><th id="931">931</th><td><i>	 * by the fifo allocation increment (with 0 representing the</i></td></tr>
<tr><th id="932">932</th><td><i>	 * base allocation increment so decrement the result</i></td></tr>
<tr><th id="933">933</th><td><i>	 * by 1).</i></td></tr>
<tr><th id="934">934</th><td><i>	 */</i></td></tr>
<tr><th id="935">935</th><td>	<a class="local col7 ref" href="#217p_fifo" title='p_fifo' data-ref="217p_fifo">p_fifo</a> = <a class="local col6 ref" href="#216q_fifo_size" title='q_fifo_size' data-ref="216q_fifo_size">q_fifo_size</a> / <a class="macro" href="axgbe_ethdev.h.html#66" title="256" data-ref="_M/AXGMAC_FIFO_UNIT">AXGMAC_FIFO_UNIT</a>;</td></tr>
<tr><th id="936">936</th><td>	<b>if</b> (<a class="local col7 ref" href="#217p_fifo" title='p_fifo' data-ref="217p_fifo">p_fifo</a>)</td></tr>
<tr><th id="937">937</th><td>		<a class="local col7 ref" href="#217p_fifo" title='p_fifo' data-ref="217p_fifo">p_fifo</a>--;</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td>	<b>for</b> (<a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a> = <var>0</var>; <a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a> &lt; <a class="local col4 ref" href="#214pdata" title='pdata' data-ref="214pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_q_count" title='axgbe_port::tx_q_count' data-ref="axgbe_port::tx_q_count">tx_q_count</a>; <a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a>++)</td></tr>
<tr><th id="940">940</th><td>		<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x00)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (10)) - 1) &lt;&lt; (16)); (reg_val) |= ((((p_fifo)) &amp; ((0x1 &lt;&lt; (10)) - 1)) &lt;&lt; (16)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((i)) * 0x80) + (0x00)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col4 ref" href="#214pdata" title='pdata' data-ref="214pdata">pdata</a>, <a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a>, <a class="macro" href="axgbe_common.h.html#747" title="0x00" data-ref="_M/MTL_Q_TQOMR">MTL_Q_TQOMR</a>, TQS, <a class="local col7 ref" href="#217p_fifo" title='p_fifo' data-ref="217p_fifo">p_fifo</a>);</td></tr>
<tr><th id="941">941</th><td>}</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_config_queue_mapping" title='axgbe_config_queue_mapping' data-type='void axgbe_config_queue_mapping(struct axgbe_port * pdata)' data-ref="axgbe_config_queue_mapping">axgbe_config_queue_mapping</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col9 decl" id="219pdata" title='pdata' data-type='struct axgbe_port *' data-ref="219pdata">pdata</dfn>)</td></tr>
<tr><th id="944">944</th><td>{</td></tr>
<tr><th id="945">945</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="220qptc" title='qptc' data-type='unsigned int' data-ref="220qptc">qptc</dfn>, <dfn class="local col1 decl" id="221qptc_extra" title='qptc_extra' data-type='unsigned int' data-ref="221qptc_extra">qptc_extra</dfn>, <dfn class="local col2 decl" id="222queue" title='queue' data-type='unsigned int' data-ref="222queue">queue</dfn>;</td></tr>
<tr><th id="946">946</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="223i" title='i' data-type='unsigned int' data-ref="223i">i</dfn>, <dfn class="local col4 decl" id="224j" title='j' data-type='unsigned int' data-ref="224j">j</dfn>, <dfn class="local col5 decl" id="225reg" title='reg' data-type='unsigned int' data-ref="225reg">reg</dfn>, <dfn class="local col6 decl" id="226reg_val" title='reg_val' data-type='unsigned int' data-ref="226reg_val">reg_val</dfn>;</td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>	<i>/* Map the MTL Tx Queues to Traffic Classes</i></td></tr>
<tr><th id="949">949</th><td><i>	 *   Note: Tx Queues &gt;= Traffic Classes</i></td></tr>
<tr><th id="950">950</th><td><i>	 */</i></td></tr>
<tr><th id="951">951</th><td>	<a class="local col0 ref" href="#220qptc" title='qptc' data-ref="220qptc">qptc</a> = <a class="local col9 ref" href="#219pdata" title='pdata' data-ref="219pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_q_count" title='axgbe_port::tx_q_count' data-ref="axgbe_port::tx_q_count">tx_q_count</a> / <a class="local col9 ref" href="#219pdata" title='pdata' data-ref="219pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::hw_feat" title='axgbe_port::hw_feat' data-ref="axgbe_port::hw_feat">hw_feat</a>.<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_features::tc_cnt" title='axgbe_hw_features::tc_cnt' data-ref="axgbe_hw_features::tc_cnt">tc_cnt</a>;</td></tr>
<tr><th id="952">952</th><td>	<a class="local col1 ref" href="#221qptc_extra" title='qptc_extra' data-ref="221qptc_extra">qptc_extra</a> = <a class="local col9 ref" href="#219pdata" title='pdata' data-ref="219pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_q_count" title='axgbe_port::tx_q_count' data-ref="axgbe_port::tx_q_count">tx_q_count</a> % <a class="local col9 ref" href="#219pdata" title='pdata' data-ref="219pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::hw_feat" title='axgbe_port::hw_feat' data-ref="axgbe_port::hw_feat">hw_feat</a>.<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_features::tc_cnt" title='axgbe_hw_features::tc_cnt' data-ref="axgbe_hw_features::tc_cnt">tc_cnt</a>;</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td>	<b>for</b> (<a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a> = <var>0</var>, <a class="local col2 ref" href="#222queue" title='queue' data-ref="222queue">queue</a> = <var>0</var>; <a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a> &lt; <a class="local col9 ref" href="#219pdata" title='pdata' data-ref="219pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::hw_feat" title='axgbe_port::hw_feat' data-ref="axgbe_port::hw_feat">hw_feat</a>.<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_features::tc_cnt" title='axgbe_hw_features::tc_cnt' data-ref="axgbe_hw_features::tc_cnt">tc_cnt</a>; <a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a>++) {</td></tr>
<tr><th id="955">955</th><td>		<b>for</b> (<a class="local col4 ref" href="#224j" title='j' data-ref="224j">j</a> = <var>0</var>; <a class="local col4 ref" href="#224j" title='j' data-ref="224j">j</a> &lt; <a class="local col0 ref" href="#220qptc" title='qptc' data-ref="220qptc">qptc</a>; <a class="local col4 ref" href="#224j" title='j' data-ref="224j">j</a>++)</td></tr>
<tr><th id="956">956</th><td>			<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((queue)) * 0x80) + (0x00)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (3)) - 1) &lt;&lt; (8)); (reg_val) |= ((((i)) &amp; ((0x1 &lt;&lt; (3)) - 1)) &lt;&lt; (8)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((queue)) * 0x80) + (0x00)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col9 ref" href="#219pdata" title='pdata' data-ref="219pdata">pdata</a>, <a class="local col2 ref" href="#222queue" title='queue' data-ref="222queue">queue</a>, <a class="macro" href="axgbe_common.h.html#747" title="0x00" data-ref="_M/MTL_Q_TQOMR">MTL_Q_TQOMR</a>,</td></tr>
<tr><th id="957">957</th><td>						Q2TCMAP, <a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a>);</td></tr>
<tr><th id="958">958</th><td>		<b>if</b> (<a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a> &lt; <a class="local col1 ref" href="#221qptc_extra" title='qptc_extra' data-ref="221qptc_extra">qptc_extra</a>)</td></tr>
<tr><th id="959">959</th><td>			<a class="macro" href="axgbe_common.h.html#1432" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((queue)) * 0x80) + (0x00)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (3)) - 1) &lt;&lt; (8)); (reg_val) |= ((((i)) &amp; ((0x1 &lt;&lt; (3)) - 1)) &lt;&lt; (8)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + 0x1100 + (((queue)) * 0x80) + (0x00)); } while (0)" data-ref="_M/AXGMAC_MTL_IOWRITE_BITS">AXGMAC_MTL_IOWRITE_BITS</a>(<a class="local col9 ref" href="#219pdata" title='pdata' data-ref="219pdata">pdata</a>, <a class="local col2 ref" href="#222queue" title='queue' data-ref="222queue">queue</a>, <a class="macro" href="axgbe_common.h.html#747" title="0x00" data-ref="_M/MTL_Q_TQOMR">MTL_Q_TQOMR</a>,</td></tr>
<tr><th id="960">960</th><td>						Q2TCMAP, <a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a>);</td></tr>
<tr><th id="961">961</th><td>	}</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>	<b>if</b> (<a class="local col9 ref" href="#219pdata" title='pdata' data-ref="219pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rss_enable" title='axgbe_port::rss_enable' data-ref="axgbe_port::rss_enable">rss_enable</a>) {</td></tr>
<tr><th id="964">964</th><td>		<i>/* Select dynamic mapping of MTL Rx queue to DMA Rx channel */</i></td></tr>
<tr><th id="965">965</th><td>		<a class="local col5 ref" href="#225reg" title='reg' data-ref="225reg">reg</a> = <a class="macro" href="axgbe_common.h.html#724" title="0x1030" data-ref="_M/MTL_RQDCM0R">MTL_RQDCM0R</a>;</td></tr>
<tr><th id="966">966</th><td>		<a class="local col6 ref" href="#226reg_val" title='reg_val' data-ref="226reg_val">reg_val</a> = <var>0</var>;</td></tr>
<tr><th id="967">967</th><td>		<b>for</b> (<a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a> = <var>0</var>; <a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a> &lt; <a class="local col9 ref" href="#219pdata" title='pdata' data-ref="219pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_q_count" title='axgbe_port::rx_q_count' data-ref="axgbe_port::rx_q_count">rx_q_count</a>;) {</td></tr>
<tr><th id="968">968</th><td>			<a class="local col6 ref" href="#226reg_val" title='reg_val' data-ref="226reg_val">reg_val</a> |= (<var>0x80</var> &lt;&lt; ((<a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a>++ % <a class="macro" href="axgbe_common.h.html#729" title="4" data-ref="_M/MTL_RQDCM_Q_PER_REG">MTL_RQDCM_Q_PER_REG</a>) &lt;&lt; <var>3</var>));</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td>			<b>if</b> ((<a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a> % <a class="macro" href="axgbe_common.h.html#729" title="4" data-ref="_M/MTL_RQDCM_Q_PER_REG">MTL_RQDCM_Q_PER_REG</a>) &amp;&amp;</td></tr>
<tr><th id="971">971</th><td>			    (<a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a> != <a class="local col9 ref" href="#219pdata" title='pdata' data-ref="219pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_q_count" title='axgbe_port::rx_q_count' data-ref="axgbe_port::rx_q_count">rx_q_count</a>))</td></tr>
<tr><th id="972">972</th><td>				<b>continue</b>;</td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td>			<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((reg_val), (uint8_t *)((pdata)-&gt;xgmac_regs) + (reg))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col9 ref" href="#219pdata" title='pdata' data-ref="219pdata">pdata</a>, <a class="local col5 ref" href="#225reg" title='reg' data-ref="225reg">reg</a>, <a class="local col6 ref" href="#226reg_val" title='reg_val' data-ref="226reg_val">reg_val</a>);</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>			<a class="local col5 ref" href="#225reg" title='reg' data-ref="225reg">reg</a> += <a class="macro" href="axgbe_common.h.html#728" title="4" data-ref="_M/MTL_RQDCM_INC">MTL_RQDCM_INC</a>;</td></tr>
<tr><th id="977">977</th><td>			<a class="local col6 ref" href="#226reg_val" title='reg_val' data-ref="226reg_val">reg_val</a> = <var>0</var>;</td></tr>
<tr><th id="978">978</th><td>		}</td></tr>
<tr><th id="979">979</th><td>	}</td></tr>
<tr><th id="980">980</th><td>}</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_enable_mtl_interrupts" title='axgbe_enable_mtl_interrupts' data-type='void axgbe_enable_mtl_interrupts(struct axgbe_port * pdata)' data-ref="axgbe_enable_mtl_interrupts">axgbe_enable_mtl_interrupts</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col7 decl" id="227pdata" title='pdata' data-type='struct axgbe_port *' data-ref="227pdata">pdata</dfn>)</td></tr>
<tr><th id="983">983</th><td>{</td></tr>
<tr><th id="984">984</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="228mtl_q_isr" title='mtl_q_isr' data-type='unsigned int' data-ref="228mtl_q_isr">mtl_q_isr</dfn>;</td></tr>
<tr><th id="985">985</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="229q_count" title='q_count' data-type='unsigned int' data-ref="229q_count">q_count</dfn>, <dfn class="local col0 decl" id="230i" title='i' data-type='unsigned int' data-ref="230i">i</dfn>;</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td>	<a class="local col9 ref" href="#229q_count" title='q_count' data-ref="229q_count">q_count</a> = <a class="macro" href="../../../lib/librte_eal/common/include/rte_common.h.html#422" title="__extension__ ({ __typeof__ (pdata-&gt;hw_feat.tx_q_cnt) _a = (pdata-&gt;hw_feat.tx_q_cnt); __typeof__ (pdata-&gt;hw_feat.rx_q_cnt) _b = (pdata-&gt;hw_feat.rx_q_cnt); _a &gt; _b ? _a : _b; })" data-ref="_M/RTE_MAX">RTE_MAX</a>(<a class="local col7 ref" href="#227pdata" title='pdata' data-ref="227pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::hw_feat" title='axgbe_port::hw_feat' data-ref="axgbe_port::hw_feat">hw_feat</a>.<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_features::tx_q_cnt" title='axgbe_hw_features::tx_q_cnt' data-ref="axgbe_hw_features::tx_q_cnt">tx_q_cnt</a>, <a class="local col7 ref" href="#227pdata" title='pdata' data-ref="227pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::hw_feat" title='axgbe_port::hw_feat' data-ref="axgbe_port::hw_feat">hw_feat</a>.<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_features::rx_q_cnt" title='axgbe_hw_features::rx_q_cnt' data-ref="axgbe_hw_features::rx_q_cnt">rx_q_cnt</a>);</td></tr>
<tr><th id="988">988</th><td>	<b>for</b> (<a class="local col0 ref" href="#230i" title='i' data-ref="230i">i</a> = <var>0</var>; <a class="local col0 ref" href="#230i" title='i' data-ref="230i">i</a> &lt; <a class="local col9 ref" href="#229q_count" title='q_count' data-ref="229q_count">q_count</a>; <a class="local col0 ref" href="#230i" title='i' data-ref="230i">i</a>++) {</td></tr>
<tr><th id="989">989</th><td>		<i>/* Clear all the interrupts which are set */</i></td></tr>
<tr><th id="990">990</th><td>		<a class="local col8 ref" href="#228mtl_q_isr" title='mtl_q_isr' data-ref="228mtl_q_isr">mtl_q_isr</a> = <a class="macro" href="axgbe_common.h.html#1419" title="rte_read32((uint8_t *)((pdata)-&gt;xgmac_regs) + 0x1100 + ((i) * 0x80) + (0x74))" data-ref="_M/AXGMAC_MTL_IOREAD">AXGMAC_MTL_IOREAD</a>(<a class="local col7 ref" href="#227pdata" title='pdata' data-ref="227pdata">pdata</a>, <a class="local col0 ref" href="#230i" title='i' data-ref="230i">i</a>, <a class="macro" href="axgbe_common.h.html#755" title="0x74" data-ref="_M/MTL_Q_ISR">MTL_Q_ISR</a>);</td></tr>
<tr><th id="991">991</th><td>		<a class="macro" href="axgbe_common.h.html#1428" title="rte_write32((mtl_q_isr), (uint8_t *)((pdata)-&gt;xgmac_regs) + 0x1100 + ((i) * 0x80) + (0x74))" data-ref="_M/AXGMAC_MTL_IOWRITE">AXGMAC_MTL_IOWRITE</a>(<a class="local col7 ref" href="#227pdata" title='pdata' data-ref="227pdata">pdata</a>, <a class="local col0 ref" href="#230i" title='i' data-ref="230i">i</a>, <a class="macro" href="axgbe_common.h.html#755" title="0x74" data-ref="_M/MTL_Q_ISR">MTL_Q_ISR</a>, <a class="local col8 ref" href="#228mtl_q_isr" title='mtl_q_isr' data-ref="228mtl_q_isr">mtl_q_isr</a>);</td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td>		<i>/* No MTL interrupts to be enabled */</i></td></tr>
<tr><th id="994">994</th><td>		<a class="macro" href="axgbe_common.h.html#1428" title="rte_write32((0), (uint8_t *)((pdata)-&gt;xgmac_regs) + 0x1100 + ((i) * 0x80) + (0x70))" data-ref="_M/AXGMAC_MTL_IOWRITE">AXGMAC_MTL_IOWRITE</a>(<a class="local col7 ref" href="#227pdata" title='pdata' data-ref="227pdata">pdata</a>, <a class="local col0 ref" href="#230i" title='i' data-ref="230i">i</a>, <a class="macro" href="axgbe_common.h.html#754" title="0x70" data-ref="_M/MTL_Q_IER">MTL_Q_IER</a>, <var>0</var>);</td></tr>
<tr><th id="995">995</th><td>	}</td></tr>
<tr><th id="996">996</th><td>}</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_set_mac_address" title='axgbe_set_mac_address' data-type='int axgbe_set_mac_address(struct axgbe_port * pdata, u8 * addr)' data-ref="axgbe_set_mac_address">axgbe_set_mac_address</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col1 decl" id="231pdata" title='pdata' data-type='struct axgbe_port *' data-ref="231pdata">pdata</dfn>, <a class="typedef" href="axgbe_common.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col2 decl" id="232addr" title='addr' data-type='u8 *' data-ref="232addr">addr</dfn>)</td></tr>
<tr><th id="999">999</th><td>{</td></tr>
<tr><th id="1000">1000</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="233mac_addr_hi" title='mac_addr_hi' data-type='unsigned int' data-ref="233mac_addr_hi">mac_addr_hi</dfn>, <dfn class="local col4 decl" id="234mac_addr_lo" title='mac_addr_lo' data-type='unsigned int' data-ref="234mac_addr_lo">mac_addr_lo</dfn>;</td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td>	<a class="local col3 ref" href="#233mac_addr_hi" title='mac_addr_hi' data-ref="233mac_addr_hi">mac_addr_hi</a> = (<a class="local col2 ref" href="#232addr" title='addr' data-ref="232addr">addr</a>[<var>5</var>] &lt;&lt;  <var>8</var>) | (<a class="local col2 ref" href="#232addr" title='addr' data-ref="232addr">addr</a>[<var>4</var>] &lt;&lt;  <var>0</var>);</td></tr>
<tr><th id="1003">1003</th><td>	<a class="local col4 ref" href="#234mac_addr_lo" title='mac_addr_lo' data-ref="234mac_addr_lo">mac_addr_lo</a> = (<a class="local col2 ref" href="#232addr" title='addr' data-ref="232addr">addr</a>[<var>3</var>] &lt;&lt; <var>24</var>) | (<a class="local col2 ref" href="#232addr" title='addr' data-ref="232addr">addr</a>[<var>2</var>] &lt;&lt; <var>16</var>) |</td></tr>
<tr><th id="1004">1004</th><td>		(<a class="local col2 ref" href="#232addr" title='addr' data-ref="232addr">addr</a>[<var>1</var>] &lt;&lt;  <var>8</var>) | (<a class="local col2 ref" href="#232addr" title='addr' data-ref="232addr">addr</a>[<var>0</var>] &lt;&lt;  <var>0</var>);</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td>	<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((mac_addr_hi), (uint8_t *)((pdata)-&gt;xgmac_regs) + (0x0300))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col1 ref" href="#231pdata" title='pdata' data-ref="231pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#267" title="0x0300" data-ref="_M/MAC_MACA0HR">MAC_MACA0HR</a>, <a class="local col3 ref" href="#233mac_addr_hi" title='mac_addr_hi' data-ref="233mac_addr_hi">mac_addr_hi</a>);</td></tr>
<tr><th id="1007">1007</th><td>	<a class="macro" href="axgbe_common.h.html#1402" title="rte_write32((mac_addr_lo), (uint8_t *)((pdata)-&gt;xgmac_regs) + (0x0304))" data-ref="_M/AXGMAC_IOWRITE">AXGMAC_IOWRITE</a>(<a class="local col1 ref" href="#231pdata" title='pdata' data-ref="231pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#268" title="0x0304" data-ref="_M/MAC_MACA0LR">MAC_MACA0LR</a>, <a class="local col4 ref" href="#234mac_addr_lo" title='mac_addr_lo' data-ref="234mac_addr_lo">mac_addr_lo</a>);</td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1010">1010</th><td>}</td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_config_mac_address" title='axgbe_config_mac_address' data-type='void axgbe_config_mac_address(struct axgbe_port * pdata)' data-ref="axgbe_config_mac_address">axgbe_config_mac_address</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col5 decl" id="235pdata" title='pdata' data-type='struct axgbe_port *' data-ref="235pdata">pdata</dfn>)</td></tr>
<tr><th id="1013">1013</th><td>{</td></tr>
<tr><th id="1014">1014</th><td>	<a class="tu ref fn" href="#axgbe_set_mac_address" title='axgbe_set_mac_address' data-use='c' data-ref="axgbe_set_mac_address">axgbe_set_mac_address</a>(<a class="local col5 ref" href="#235pdata" title='pdata' data-ref="235pdata">pdata</a>, <a class="local col5 ref" href="#235pdata" title='pdata' data-ref="235pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::mac_addr" title='axgbe_port::mac_addr' data-ref="axgbe_port::mac_addr">mac_addr</a>.<a class="ref field" href="../../../lib/librte_net/rte_ether.h.html#ether_addr::addr_bytes" title='ether_addr::addr_bytes' data-ref="ether_addr::addr_bytes">addr_bytes</a>);</td></tr>
<tr><th id="1015">1015</th><td>}</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_config_jumbo_enable" title='axgbe_config_jumbo_enable' data-type='void axgbe_config_jumbo_enable(struct axgbe_port * pdata)' data-ref="axgbe_config_jumbo_enable">axgbe_config_jumbo_enable</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col6 decl" id="236pdata" title='pdata' data-type='struct axgbe_port *' data-ref="236pdata">pdata</dfn>)</td></tr>
<tr><th id="1018">1018</th><td>{</td></tr>
<tr><th id="1019">1019</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="237val" title='val' data-type='unsigned int' data-ref="237val">val</dfn>;</td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td>	<a class="local col7 ref" href="#237val" title='val' data-ref="237val">val</a> = (<a class="local col6 ref" href="#236pdata" title='pdata' data-ref="236pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_buf_size" title='axgbe_port::rx_buf_size' data-ref="axgbe_port::rx_buf_size">rx_buf_size</a> &gt; <a class="macro" href="axgbe_ethdev.h.html#45" title="1500" data-ref="_M/AXGMAC_STD_PACKET_MTU">AXGMAC_STD_PACKET_MTU</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>	<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0004)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (8)); (reg_val) |= ((((val)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (8)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0004)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col6 ref" href="#236pdata" title='pdata' data-ref="236pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#233" title="0x0004" data-ref="_M/MAC_RCR">MAC_RCR</a>, JE, <a class="local col7 ref" href="#237val" title='val' data-ref="237val">val</a>);</td></tr>
<tr><th id="1024">1024</th><td>}</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_config_mac_speed" title='axgbe_config_mac_speed' data-type='void axgbe_config_mac_speed(struct axgbe_port * pdata)' data-ref="axgbe_config_mac_speed">axgbe_config_mac_speed</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col8 decl" id="238pdata" title='pdata' data-type='struct axgbe_port *' data-ref="238pdata">pdata</dfn>)</td></tr>
<tr><th id="1027">1027</th><td>{</td></tr>
<tr><th id="1028">1028</th><td>	<a class="tu ref fn" href="#axgbe_set_speed" title='axgbe_set_speed' data-use='c' data-ref="axgbe_set_speed">axgbe_set_speed</a>(<a class="local col8 ref" href="#238pdata" title='pdata' data-ref="238pdata">pdata</a>, <a class="local col8 ref" href="#238pdata" title='pdata' data-ref="238pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::phy_speed" title='axgbe_port::phy_speed' data-ref="axgbe_port::phy_speed">phy_speed</a>);</td></tr>
<tr><th id="1029">1029</th><td>}</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="axgbe_config_checksum_offload" title='axgbe_config_checksum_offload' data-type='void axgbe_config_checksum_offload(struct axgbe_port * pdata)' data-ref="axgbe_config_checksum_offload">axgbe_config_checksum_offload</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col9 decl" id="239pdata" title='pdata' data-type='struct axgbe_port *' data-ref="239pdata">pdata</dfn>)</td></tr>
<tr><th id="1032">1032</th><td>{</td></tr>
<tr><th id="1033">1033</th><td>	<b>if</b> (<a class="local col9 ref" href="#239pdata" title='pdata' data-ref="239pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_csum_enable" title='axgbe_port::rx_csum_enable' data-ref="axgbe_port::rx_csum_enable">rx_csum_enable</a>)</td></tr>
<tr><th id="1034">1034</th><td>		<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0004)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (9)); (reg_val) |= ((((1)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (9)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0004)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col9 ref" href="#239pdata" title='pdata' data-ref="239pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#233" title="0x0004" data-ref="_M/MAC_RCR">MAC_RCR</a>, IPC, <var>1</var>);</td></tr>
<tr><th id="1035">1035</th><td>	<b>else</b></td></tr>
<tr><th id="1036">1036</th><td>		<a class="macro" href="axgbe_common.h.html#1406" title="do { u32 reg_val = rte_read32((uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0004)); do { (reg_val) &amp;= ~(((0x1 &lt;&lt; (1)) - 1) &lt;&lt; (9)); (reg_val) |= ((((0)) &amp; ((0x1 &lt;&lt; (1)) - 1)) &lt;&lt; (9)); } while (0); rte_write32((reg_val), (uint8_t *)(((pdata))-&gt;xgmac_regs) + (0x0004)); } while (0)" data-ref="_M/AXGMAC_IOWRITE_BITS">AXGMAC_IOWRITE_BITS</a>(<a class="local col9 ref" href="#239pdata" title='pdata' data-ref="239pdata">pdata</a>, <a class="macro" href="axgbe_common.h.html#233" title="0x0004" data-ref="_M/MAC_RCR">MAC_RCR</a>, IPC, <var>0</var>);</td></tr>
<tr><th id="1037">1037</th><td>}</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="axgbe_init" title='axgbe_init' data-type='int axgbe_init(struct axgbe_port * pdata)' data-ref="axgbe_init">axgbe_init</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_port" title='axgbe_port' data-ref="axgbe_port">axgbe_port</a> *<dfn class="local col0 decl" id="240pdata" title='pdata' data-type='struct axgbe_port *' data-ref="240pdata">pdata</dfn>)</td></tr>
<tr><th id="1040">1040</th><td>{</td></tr>
<tr><th id="1041">1041</th><td>	<em>int</em> <dfn class="local col1 decl" id="241ret" title='ret' data-type='int' data-ref="241ret">ret</dfn>;</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td>	<i>/* Flush Tx queues */</i></td></tr>
<tr><th id="1044">1044</th><td>	<a class="local col1 ref" href="#241ret" title='ret' data-ref="241ret">ret</a> = <a class="tu ref fn" href="#axgbe_flush_tx_queues" title='axgbe_flush_tx_queues' data-use='c' data-ref="axgbe_flush_tx_queues">axgbe_flush_tx_queues</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1045">1045</th><td>	<b>if</b> (<a class="local col1 ref" href="#241ret" title='ret' data-ref="241ret">ret</a>)</td></tr>
<tr><th id="1046">1046</th><td>		<b>return</b> <a class="local col1 ref" href="#241ret" title='ret' data-ref="241ret">ret</a>;</td></tr>
<tr><th id="1047">1047</th><td>	<i>/* Initialize DMA related features */</i></td></tr>
<tr><th id="1048">1048</th><td>	<a class="tu ref fn" href="#axgbe_config_dma_bus" title='axgbe_config_dma_bus' data-use='c' data-ref="axgbe_config_dma_bus">axgbe_config_dma_bus</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1049">1049</th><td>	<a class="tu ref fn" href="#axgbe_config_dma_cache" title='axgbe_config_dma_cache' data-use='c' data-ref="axgbe_config_dma_cache">axgbe_config_dma_cache</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1050">1050</th><td>	<a class="tu ref fn" href="#axgbe_config_edma_control" title='axgbe_config_edma_control' data-use='c' data-ref="axgbe_config_edma_control">axgbe_config_edma_control</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1051">1051</th><td>	<a class="tu ref fn" href="#axgbe_config_osp_mode" title='axgbe_config_osp_mode' data-use='c' data-ref="axgbe_config_osp_mode">axgbe_config_osp_mode</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1052">1052</th><td>	<a class="tu ref fn" href="#axgbe_config_pblx8" title='axgbe_config_pblx8' data-use='c' data-ref="axgbe_config_pblx8">axgbe_config_pblx8</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1053">1053</th><td>	<a class="tu ref fn" href="#axgbe_config_tx_pbl_val" title='axgbe_config_tx_pbl_val' data-use='c' data-ref="axgbe_config_tx_pbl_val">axgbe_config_tx_pbl_val</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1054">1054</th><td>	<a class="tu ref fn" href="#axgbe_config_rx_pbl_val" title='axgbe_config_rx_pbl_val' data-use='c' data-ref="axgbe_config_rx_pbl_val">axgbe_config_rx_pbl_val</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1055">1055</th><td>	<a class="tu ref fn" href="#axgbe_config_rx_buffer_size" title='axgbe_config_rx_buffer_size' data-use='c' data-ref="axgbe_config_rx_buffer_size">axgbe_config_rx_buffer_size</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1056">1056</th><td>	<a class="tu ref fn" href="#axgbe_config_rss" title='axgbe_config_rss' data-use='c' data-ref="axgbe_config_rss">axgbe_config_rss</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1057">1057</th><td>	<a class="tu ref fn" href="#wrapper_tx_desc_init" title='wrapper_tx_desc_init' data-use='c' data-ref="wrapper_tx_desc_init">wrapper_tx_desc_init</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1058">1058</th><td>	<a class="local col1 ref" href="#241ret" title='ret' data-ref="241ret">ret</a> = <a class="tu ref fn" href="#wrapper_rx_desc_init" title='wrapper_rx_desc_init' data-use='c' data-ref="wrapper_rx_desc_init">wrapper_rx_desc_init</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1059">1059</th><td>	<b>if</b> (<a class="local col1 ref" href="#241ret" title='ret' data-ref="241ret">ret</a>)</td></tr>
<tr><th id="1060">1060</th><td>		<b>return</b> <a class="local col1 ref" href="#241ret" title='ret' data-ref="241ret">ret</a>;</td></tr>
<tr><th id="1061">1061</th><td>	<a class="tu ref fn" href="#axgbe_enable_dma_interrupts" title='axgbe_enable_dma_interrupts' data-use='c' data-ref="axgbe_enable_dma_interrupts">axgbe_enable_dma_interrupts</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>	<i>/* Initialize MTL related features */</i></td></tr>
<tr><th id="1064">1064</th><td>	<a class="tu ref fn" href="#axgbe_config_mtl_mode" title='axgbe_config_mtl_mode' data-use='c' data-ref="axgbe_config_mtl_mode">axgbe_config_mtl_mode</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1065">1065</th><td>	<a class="tu ref fn" href="#axgbe_config_queue_mapping" title='axgbe_config_queue_mapping' data-use='c' data-ref="axgbe_config_queue_mapping">axgbe_config_queue_mapping</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1066">1066</th><td>	<a class="tu ref fn" href="#axgbe_config_tsf_mode" title='axgbe_config_tsf_mode' data-use='c' data-ref="axgbe_config_tsf_mode">axgbe_config_tsf_mode</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>, <a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_sf_mode" title='axgbe_port::tx_sf_mode' data-ref="axgbe_port::tx_sf_mode">tx_sf_mode</a>);</td></tr>
<tr><th id="1067">1067</th><td>	<a class="tu ref fn" href="#axgbe_config_rsf_mode" title='axgbe_config_rsf_mode' data-use='c' data-ref="axgbe_config_rsf_mode">axgbe_config_rsf_mode</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>, <a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_sf_mode" title='axgbe_port::rx_sf_mode' data-ref="axgbe_port::rx_sf_mode">rx_sf_mode</a>);</td></tr>
<tr><th id="1068">1068</th><td>	<a class="tu ref fn" href="#axgbe_config_tx_threshold" title='axgbe_config_tx_threshold' data-use='c' data-ref="axgbe_config_tx_threshold">axgbe_config_tx_threshold</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>, <a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::tx_threshold" title='axgbe_port::tx_threshold' data-ref="axgbe_port::tx_threshold">tx_threshold</a>);</td></tr>
<tr><th id="1069">1069</th><td>	<a class="tu ref fn" href="#axgbe_config_rx_threshold" title='axgbe_config_rx_threshold' data-use='c' data-ref="axgbe_config_rx_threshold">axgbe_config_rx_threshold</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>, <a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_port::rx_threshold" title='axgbe_port::rx_threshold' data-ref="axgbe_port::rx_threshold">rx_threshold</a>);</td></tr>
<tr><th id="1070">1070</th><td>	<a class="tu ref fn" href="#axgbe_config_tx_fifo_size" title='axgbe_config_tx_fifo_size' data-use='c' data-ref="axgbe_config_tx_fifo_size">axgbe_config_tx_fifo_size</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1071">1071</th><td>	<a class="tu ref fn" href="#axgbe_config_rx_fifo_size" title='axgbe_config_rx_fifo_size' data-use='c' data-ref="axgbe_config_rx_fifo_size">axgbe_config_rx_fifo_size</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>	<a class="tu ref fn" href="#axgbe_enable_mtl_interrupts" title='axgbe_enable_mtl_interrupts' data-use='c' data-ref="axgbe_enable_mtl_interrupts">axgbe_enable_mtl_interrupts</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td>	<i>/* Initialize MAC related features */</i></td></tr>
<tr><th id="1076">1076</th><td>	<a class="tu ref fn" href="#axgbe_config_mac_address" title='axgbe_config_mac_address' data-use='c' data-ref="axgbe_config_mac_address">axgbe_config_mac_address</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1077">1077</th><td>	<a class="tu ref fn" href="#axgbe_config_jumbo_enable" title='axgbe_config_jumbo_enable' data-use='c' data-ref="axgbe_config_jumbo_enable">axgbe_config_jumbo_enable</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1078">1078</th><td>	<a class="tu ref fn" href="#axgbe_config_flow_control" title='axgbe_config_flow_control' data-use='c' data-ref="axgbe_config_flow_control">axgbe_config_flow_control</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1079">1079</th><td>	<a class="tu ref fn" href="#axgbe_config_mac_speed" title='axgbe_config_mac_speed' data-use='c' data-ref="axgbe_config_mac_speed">axgbe_config_mac_speed</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1080">1080</th><td>	<a class="tu ref fn" href="#axgbe_config_checksum_offload" title='axgbe_config_checksum_offload' data-use='c' data-ref="axgbe_config_checksum_offload">axgbe_config_checksum_offload</a>(<a class="local col0 ref" href="#240pdata" title='pdata' data-ref="240pdata">pdata</a>);</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1083">1083</th><td>}</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td><em>void</em> <dfn class="decl def fn" id="axgbe_init_function_ptrs_dev" title='axgbe_init_function_ptrs_dev' data-ref="axgbe_init_function_ptrs_dev">axgbe_init_function_ptrs_dev</dfn>(<b>struct</b> <a class="type" href="axgbe_ethdev.h.html#axgbe_hw_if" title='axgbe_hw_if' data-ref="axgbe_hw_if">axgbe_hw_if</a> *<dfn class="local col2 decl" id="242hw_if" title='hw_if' data-type='struct axgbe_hw_if *' data-ref="242hw_if">hw_if</dfn>)</td></tr>
<tr><th id="1086">1086</th><td>{</td></tr>
<tr><th id="1087">1087</th><td>	<a class="local col2 ref" href="#242hw_if" title='hw_if' data-ref="242hw_if">hw_if</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_if::exit" title='axgbe_hw_if::exit' data-ref="axgbe_hw_if::exit">exit</a> = <a class="tu ref fn" href="#axgbe_exit" title='axgbe_exit' data-use='r' data-ref="axgbe_exit">axgbe_exit</a>;</td></tr>
<tr><th id="1088">1088</th><td>	<a class="local col2 ref" href="#242hw_if" title='hw_if' data-ref="242hw_if">hw_if</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_if::config_flow_control" title='axgbe_hw_if::config_flow_control' data-ref="axgbe_hw_if::config_flow_control">config_flow_control</a> = <a class="tu ref fn" href="#axgbe_config_flow_control" title='axgbe_config_flow_control' data-use='r' data-ref="axgbe_config_flow_control">axgbe_config_flow_control</a>;</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td>	<a class="local col2 ref" href="#242hw_if" title='hw_if' data-ref="242hw_if">hw_if</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_if::init" title='axgbe_hw_if::init' data-ref="axgbe_hw_if::init">init</a> = <a class="tu ref fn" href="#axgbe_init" title='axgbe_init' data-use='r' data-ref="axgbe_init">axgbe_init</a>;</td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td>	<a class="local col2 ref" href="#242hw_if" title='hw_if' data-ref="242hw_if">hw_if</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_if::read_mmd_regs" title='axgbe_hw_if::read_mmd_regs' data-ref="axgbe_hw_if::read_mmd_regs">read_mmd_regs</a> = <a class="tu ref fn" href="#axgbe_read_mmd_regs" title='axgbe_read_mmd_regs' data-use='r' data-ref="axgbe_read_mmd_regs">axgbe_read_mmd_regs</a>;</td></tr>
<tr><th id="1093">1093</th><td>	<a class="local col2 ref" href="#242hw_if" title='hw_if' data-ref="242hw_if">hw_if</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_if::write_mmd_regs" title='axgbe_hw_if::write_mmd_regs' data-ref="axgbe_hw_if::write_mmd_regs">write_mmd_regs</a> = <a class="tu ref fn" href="#axgbe_write_mmd_regs" title='axgbe_write_mmd_regs' data-use='r' data-ref="axgbe_write_mmd_regs">axgbe_write_mmd_regs</a>;</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td>	<a class="local col2 ref" href="#242hw_if" title='hw_if' data-ref="242hw_if">hw_if</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_if::set_speed" title='axgbe_hw_if::set_speed' data-ref="axgbe_hw_if::set_speed">set_speed</a> = <a class="tu ref fn" href="#axgbe_set_speed" title='axgbe_set_speed' data-use='r' data-ref="axgbe_set_speed">axgbe_set_speed</a>;</td></tr>
<tr><th id="1096">1096</th><td></td></tr>
<tr><th id="1097">1097</th><td>	<a class="local col2 ref" href="#242hw_if" title='hw_if' data-ref="242hw_if">hw_if</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_if::set_ext_mii_mode" title='axgbe_hw_if::set_ext_mii_mode' data-ref="axgbe_hw_if::set_ext_mii_mode">set_ext_mii_mode</a> = <a class="tu ref fn" href="#axgbe_set_ext_mii_mode" title='axgbe_set_ext_mii_mode' data-use='r' data-ref="axgbe_set_ext_mii_mode">axgbe_set_ext_mii_mode</a>;</td></tr>
<tr><th id="1098">1098</th><td>	<a class="local col2 ref" href="#242hw_if" title='hw_if' data-ref="242hw_if">hw_if</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_if::read_ext_mii_regs" title='axgbe_hw_if::read_ext_mii_regs' data-ref="axgbe_hw_if::read_ext_mii_regs">read_ext_mii_regs</a> = <a class="tu ref fn" href="#axgbe_read_ext_mii_regs" title='axgbe_read_ext_mii_regs' data-use='r' data-ref="axgbe_read_ext_mii_regs">axgbe_read_ext_mii_regs</a>;</td></tr>
<tr><th id="1099">1099</th><td>	<a class="local col2 ref" href="#242hw_if" title='hw_if' data-ref="242hw_if">hw_if</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_if::write_ext_mii_regs" title='axgbe_hw_if::write_ext_mii_regs' data-ref="axgbe_hw_if::write_ext_mii_regs">write_ext_mii_regs</a> = <a class="tu ref fn" href="#axgbe_write_ext_mii_regs" title='axgbe_write_ext_mii_regs' data-use='r' data-ref="axgbe_write_ext_mii_regs">axgbe_write_ext_mii_regs</a>;</td></tr>
<tr><th id="1100">1100</th><td>	<i>/* For FLOW ctrl */</i></td></tr>
<tr><th id="1101">1101</th><td>	<a class="local col2 ref" href="#242hw_if" title='hw_if' data-ref="242hw_if">hw_if</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_if::config_tx_flow_control" title='axgbe_hw_if::config_tx_flow_control' data-ref="axgbe_hw_if::config_tx_flow_control">config_tx_flow_control</a> = <a class="tu ref fn" href="#axgbe_config_tx_flow_control" title='axgbe_config_tx_flow_control' data-use='r' data-ref="axgbe_config_tx_flow_control">axgbe_config_tx_flow_control</a>;</td></tr>
<tr><th id="1102">1102</th><td>	<a class="local col2 ref" href="#242hw_if" title='hw_if' data-ref="242hw_if">hw_if</a>-&gt;<a class="ref field" href="axgbe_ethdev.h.html#axgbe_hw_if::config_rx_flow_control" title='axgbe_hw_if::config_rx_flow_control' data-ref="axgbe_hw_if::config_rx_flow_control">config_rx_flow_control</a> = <a class="tu ref fn" href="#axgbe_config_rx_flow_control" title='axgbe_config_rx_flow_control' data-use='r' data-ref="axgbe_config_rx_flow_control">axgbe_config_rx_flow_control</a>;</td></tr>
<tr><th id="1103">1103</th><td>}</td></tr>
<tr><th id="1104">1104</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
