

================================================================
== Vivado HLS Report for 'down_sample'
================================================================
* Date:           Fri Nov 13 14:25:13 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        down_sample_proj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.506 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16388|    16388| 81.940 us | 81.940 us |  16388|  16388|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    16386|    16386|         4|          1|          1|  16384|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i16"   --->   Operation 7 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%hw_input_stencil_1_2 = alloca i16"   --->   Operation 8 'alloca' 'hw_input_stencil_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i16"   --->   Operation 9 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %hw_output_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %input_copy_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_copy_stencil_values_V_val_V), !map !167"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %hw_output_stencil_values_V_val_V), !map !173"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @down_sample_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hw_input_stencil_hw_s = alloca [62 x i16], align 2" [down_sample.cpp:377]   --->   Operation 15 'alloca' 'hw_input_stencil_hw_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 62> <RAM>
ST_1 : Operation 16 [1/1] (0.87ns)   --->   "br label %.preheader" [down_sample.cpp:407]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i15 [ 0, %avg_pool_stencil_cache.exit ], [ %add_ln407, %hls_label_0_end ]" [down_sample.cpp:407]   --->   Operation 17 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %avg_pool_stencil_cache.exit ], [ %select_ln408_4, %hls_label_0_end ]" [down_sample.cpp:408]   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c2_0 = phi i7 [ 0, %avg_pool_stencil_cache.exit ], [ %select_ln408_3, %hls_label_0_end ]" [down_sample.cpp:408]   --->   Operation 19 'phi' 'c2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%addr_2 = phi i32 [ 0, %avg_pool_stencil_cache.exit ], [ %hw_input_stencil_hw_3, %hls_label_0_end ]"   --->   Operation 20 'phi' 'addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c3_0 = phi i7 [ 0, %avg_pool_stencil_cache.exit ], [ %c3, %hls_label_0_end ]"   --->   Operation 21 'phi' 'c3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%hw_input_stencil_1_2_1 = load i16* %hw_input_stencil_1_2" [../../.././hw_classes.h:190->../../.././hw_classes.h:120->down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 22 'load' 'hw_input_stencil_1_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i16* %p_Val2_1"   --->   Operation 23 'load' 'p_Val2_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln408 = trunc i7 %c2_0 to i1" [down_sample.cpp:408]   --->   Operation 24 'trunc' 'trunc_ln408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.47ns)   --->   "%xor_ln412 = xor i1 %trunc_ln408, true" [down_sample.cpp:412]   --->   Operation 25 'xor' 'xor_ln412' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.24ns)   --->   "%icmp_ln407 = icmp eq i15 %indvar_flatten23, -16384" [down_sample.cpp:407]   --->   Operation 26 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.34ns)   --->   "%add_ln407 = add i15 1, %indvar_flatten23" [down_sample.cpp:407]   --->   Operation 27 'add' 'add_ln407' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "store i16 %p_Val2_1_load, i16* %hw_input_stencil_1_2"   --->   Operation 28 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln407, label %0, label %hls_label_0_begin" [down_sample.cpp:407]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.19ns)   --->   "%icmp_ln408 = icmp eq i14 %indvar_flatten, 4096" [down_sample.cpp:408]   --->   Operation 30 'icmp' 'icmp_ln408' <Predicate = (!icmp_ln407)> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.51ns)   --->   "%select_ln408 = select i1 %icmp_ln408, i7 0, i7 %c2_0" [down_sample.cpp:408]   --->   Operation 31 'select' 'select_ln408' <Predicate = (!icmp_ln407)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln412)   --->   "%or_ln408 = or i1 %icmp_ln408, %xor_ln412" [down_sample.cpp:408]   --->   Operation 32 'or' 'or_ln408' <Predicate = (!icmp_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln408)   --->   "%xor_ln408 = xor i1 %icmp_ln408, true" [down_sample.cpp:408]   --->   Operation 33 'xor' 'xor_ln408' <Predicate = (!icmp_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.92ns)   --->   "%icmp_ln409 = icmp eq i7 %c3_0, -64" [down_sample.cpp:409]   --->   Operation 34 'icmp' 'icmp_ln409' <Predicate = (!icmp_ln407)> <Delay = 0.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.47ns) (out node of the LUT)   --->   "%and_ln408 = and i1 %icmp_ln409, %xor_ln408" [down_sample.cpp:408]   --->   Operation 35 'and' 'and_ln408' <Predicate = (!icmp_ln407)> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.27ns)   --->   "%c2 = add i7 1, %select_ln408" [down_sample.cpp:408]   --->   Operation 36 'add' 'c2' <Predicate = (!icmp_ln407)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln408_1)   --->   "%or_ln408_1 = or i1 %and_ln408, %icmp_ln408" [down_sample.cpp:408]   --->   Operation 37 'or' 'or_ln408_1' <Predicate = (!icmp_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.51ns) (out node of the LUT)   --->   "%select_ln408_1 = select i1 %or_ln408_1, i7 0, i7 %c3_0" [down_sample.cpp:408]   --->   Operation 38 'select' 'select_ln408_1' <Predicate = (!icmp_ln407)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln412)   --->   "%trunc_ln408_1 = trunc i7 %c2 to i1" [down_sample.cpp:408]   --->   Operation 39 'trunc' 'trunc_ln408_1' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln412)   --->   "%xor_ln412_2 = xor i1 %trunc_ln408_1, true" [down_sample.cpp:412]   --->   Operation 40 'xor' 'xor_ln412_2' <Predicate = (!icmp_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln412)   --->   "%select_ln408_2 = select i1 %and_ln408, i1 %xor_ln412_2, i1 %or_ln408" [down_sample.cpp:408]   --->   Operation 41 'select' 'select_ln408_2' <Predicate = (!icmp_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.51ns)   --->   "%select_ln408_3 = select i1 %and_ln408, i7 %c2, i7 %select_ln408" [down_sample.cpp:408]   --->   Operation 42 'select' 'select_ln408_3' <Predicate = (!icmp_ln407)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln412)   --->   "%trunc_ln409 = trunc i7 %select_ln408_1 to i1" [down_sample.cpp:409]   --->   Operation 43 'trunc' 'trunc_ln409' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.51ns)   --->   "%addr = add nsw i32 62, %addr_2" [../../.././hw_classes.h:105->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 44 'add' 'addr' <Predicate = (!icmp_ln407)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.28ns)   --->   "%icmp_ln121 = icmp eq i32 %addr_2, 61" [../../.././hw_classes.h:121->down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 45 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln407)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.51ns)   --->   "%add_ln121 = add nsw i32 1, %addr_2" [../../.././hw_classes.h:121->down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 46 'add' 'add_ln121' <Predicate = (!icmp_ln407)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.49ns)   --->   "%hw_input_stencil_hw_3 = select i1 %icmp_ln121, i32 0, i32 %add_ln121" [../../.././hw_classes.h:121->down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 47 'select' 'hw_input_stencil_hw_3' <Predicate = (!icmp_ln407)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln412)   --->   "%xor_ln412_1 = xor i1 %trunc_ln409, true" [down_sample.cpp:412]   --->   Operation 48 'xor' 'xor_ln412_1' <Predicate = (!icmp_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln412 = or i1 %select_ln408_2, %xor_ln412_1" [down_sample.cpp:412]   --->   Operation 49 'or' 'or_ln412' <Predicate = (!icmp_ln407)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %or_ln412, label %hls_label_0_end, label %.preheader26" [down_sample.cpp:412]   --->   Operation 50 'br' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.27ns)   --->   "%c3 = add i7 %select_ln408_1, 1" [down_sample.cpp:409]   --->   Operation 51 'add' 'c3' <Predicate = (!icmp_ln407)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.34ns)   --->   "%add_ln408_1 = add i14 %indvar_flatten, 1" [down_sample.cpp:408]   --->   Operation 52 'add' 'add_ln408_1' <Predicate = (!icmp_ln407)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%select_ln408_4 = select i1 %icmp_ln408, i14 1, i14 %add_ln408_1" [down_sample.cpp:408]   --->   Operation 53 'select' 'select_ln408_4' <Predicate = (!icmp_ln407)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_Val2_1_load_1 = load i16* %p_Val2_1" [./down_sample_compute.h:31->down_sample.cpp:337->down_sample.cpp:414]   --->   Operation 54 'load' 'p_Val2_1_load_1' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.18ns)   --->   "%tmp_val_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %input_copy_stencil_values_V_val_V)" [../../.././hw_classes.h:381->down_sample.cpp:300->down_sample.cpp:411]   --->   Operation 55 'read' 'tmp_val_V' <Predicate = (!icmp_ln407)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 56 [1/1] (1.28ns)   --->   "%icmp_ln106 = icmp sgt i32 %addr, 61" [../../.././hw_classes.h:106->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 56 'icmp' 'icmp_ln106' <Predicate = (!icmp_ln407)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.49ns)   --->   "%select_ln106 = select i1 %icmp_ln106, i32 %addr_2, i32 %addr" [../../.././hw_classes.h:106->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 57 'select' 'select_ln106' <Predicate = (!icmp_ln407)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i32 %select_ln106 to i64" [../../.././hw_classes.h:112->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 58 'sext' 'sext_ln112' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%hw_input_stencil_hw_1 = getelementptr [62 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %sext_ln112" [../../.././hw_classes.h:201->../../.././hw_classes.h:201->../../.././hw_classes.h:112->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 59 'getelementptr' 'hw_input_stencil_hw_1' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (1.14ns)   --->   "%hw_input_stencil_op_s = load i16* %hw_input_stencil_hw_1, align 2" [../../.././hw_classes.h:201->../../.././hw_classes.h:201->../../.././hw_classes.h:112->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 60 'load' 'hw_input_stencil_op_s' <Predicate = (!icmp_ln407)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 62> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i32 %addr_2 to i64" [../../.././hw_classes.h:120->down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 61 'sext' 'sext_ln120' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%hw_input_stencil_hw_2 = getelementptr [62 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %sext_ln120" [../../.././hw_classes.h:190->../../.././hw_classes.h:120->down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 62 'getelementptr' 'hw_input_stencil_hw_2' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.14ns)   --->   "store i16 %hw_input_stencil_1_2_1, i16* %hw_input_stencil_hw_2, align 2" [../../.././hw_classes.h:190->../../.././hw_classes.h:120->down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 63 'store' <Predicate = (!icmp_ln407)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 62> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store i16 %tmp_val_V, i16* %p_Val2_1" [down_sample.cpp:412]   --->   Operation 64 'store' <Predicate = (!icmp_ln407)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.39>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_load = load i16* %p_Val2_s" [./down_sample_compute.h:31->down_sample.cpp:337->down_sample.cpp:414]   --->   Operation 65 'load' 'p_Val2_load' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (1.14ns)   --->   "%hw_input_stencil_op_s = load i16* %hw_input_stencil_hw_1, align 2" [../../.././hw_classes.h:201->../../.././hw_classes.h:201->../../.././hw_classes.h:112->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 66 'load' 'hw_input_stencil_op_s' <Predicate = (!icmp_ln407)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 62> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "store i16 %hw_input_stencil_op_s, i16* %p_Val2_s" [down_sample.cpp:412]   --->   Operation 67 'store' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31 = add i16 %hw_input_stencil_op_s, %tmp_val_V" [./down_sample_compute.h:31->down_sample.cpp:337->down_sample.cpp:414]   --->   Operation 68 'add' 'add_ln31' <Predicate = (!or_ln412)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (1.34ns)   --->   "%add_ln31_1 = add i16 %p_Val2_load, %p_Val2_1_load_1" [./down_sample_compute.h:31->down_sample.cpp:337->down_sample.cpp:414]   --->   Operation 69 'add' 'add_ln31_1' <Predicate = (!or_ln412)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%p_393 = add i16 %add_ln31_1, %add_ln31" [./down_sample_compute.h:31->down_sample.cpp:337->down_sample.cpp:414]   --->   Operation 70 'add' 'p_393' <Predicate = (!or_ln412)> <Delay = 2.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_s = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %p_393, i32 2, i32 15)" [./down_sample_compute.h:40->down_sample.cpp:355->down_sample.cpp:415]   --->   Operation 71 'partselect' 'p_s' <Predicate = (!or_ln412)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 72 'speclooptripcount' 'empty_8' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [down_sample.cpp:409]   --->   Operation 73 'specregionbegin' 'tmp' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [down_sample.cpp:410]   --->   Operation 74 'specpipeline' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%p_412 = zext i14 %p_s to i16" [./down_sample_compute.h:40->down_sample.cpp:355->down_sample.cpp:415]   --->   Operation 75 'zext' 'p_412' <Predicate = (!or_ln412)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %hw_output_stencil_values_V_val_V, i16 %p_412)" [../../.././hw_classes.h:377->down_sample.cpp:357->down_sample.cpp:415]   --->   Operation 76 'write' <Predicate = (!or_ln412)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [down_sample.cpp:416]   --->   Operation 77 'br' <Predicate = (!or_ln412)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp)" [down_sample.cpp:417]   --->   Operation 78 'specregionend' 'empty_7' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader" [down_sample.cpp:409]   --->   Operation 79 'br' <Predicate = (!icmp_ln407)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "ret void" [down_sample.cpp:422]   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten23', down_sample.cpp:407) with incoming values : ('add_ln407', down_sample.cpp:407) [14]  (0.872 ns)

 <State 2>: 3.51ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', down_sample.cpp:408) with incoming values : ('select_ln408_4', down_sample.cpp:408) [15]  (0 ns)
	'icmp' operation ('icmp_ln408', down_sample.cpp:408) [31]  (1.2 ns)
	'select' operation ('select_ln408', down_sample.cpp:408) [32]  (0.517 ns)
	'add' operation ('c2', down_sample.cpp:408) [37]  (1.27 ns)
	'select' operation ('select_ln408_3', down_sample.cpp:408) [43]  (0.517 ns)

 <State 3>: 2.93ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln106', ../../.././hw_classes.h:106->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411) [49]  (1.29 ns)
	'select' operation ('select_ln106', ../../.././hw_classes.h:106->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411) [50]  (0.492 ns)
	'getelementptr' operation ('hw_input_stencil_hw_1', ../../.././hw_classes.h:201->../../.././hw_classes.h:201->../../.././hw_classes.h:112->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411) [52]  (0 ns)
	'load' operation ('hw_input_stencil.hw_input_stencil_op_hcompute_hw_input_stencil_2_merged_banks_4.f4.val.V', ../../.././hw_classes.h:201->../../.././hw_classes.h:201->../../.././hw_classes.h:112->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411) on array 'hw_input_stencil.hw_input_stencil_op_hcompute_hw_input_stencil_2_merged_banks_4.f3.vals.val.V', down_sample.cpp:377 [53]  (1.15 ns)

 <State 4>: 3.39ns
The critical path consists of the following:
	'load' operation ('p_Val2_load', ./down_sample_compute.h:31->down_sample.cpp:337->down_sample.cpp:414) on local variable '__Val2__' [28]  (0 ns)
	'add' operation ('add_ln31_1', ./down_sample_compute.h:31->down_sample.cpp:337->down_sample.cpp:414) [67]  (1.35 ns)
	'add' operation ('_393', ./down_sample_compute.h:31->down_sample.cpp:337->down_sample.cpp:414) [68]  (2.05 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	fifo write on port 'hw_output_stencil_values_V_val_V' (../../.././hw_classes.h:377->down_sample.cpp:357->down_sample.cpp:415) [71]  (2.19 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
