
Timers_EstimateTime.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000306c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003244  08003244  00004244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003284  08003284  0000500c  2**0
                  CONTENTS
  4 .ARM          00000008  08003284  08003284  00004284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800328c  0800328c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800328c  0800328c  0000428c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003290  08003290  00004290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003294  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  2000000c  080032a0  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000118  080032a0  00005118  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001119d  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020e1  00000000  00000000  000161d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa0  00000000  00000000  000182c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c3f  00000000  00000000  00019260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e3f4  00000000  00000000  00019e9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011914  00000000  00000000  00038293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9a3a  00000000  00000000  00049ba7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001135e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042b0  00000000  00000000  00113624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001178d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800322c 	.word	0x0800322c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	0800322c 	.word	0x0800322c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800050c:	f000 fa7d 	bl	8000a0a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000510:	f000 f828 	bl	8000564 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000514:	f000 f8f6 	bl	8000704 <MX_GPIO_Init>
  MX_TIM6_Init();
 8000518:	f000 f870 	bl	80005fc <MX_TIM6_Init>
  MX_USART1_UART_Init();
 800051c:	f000 f8a6 	bl	800066c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim6);
 8000520:	480c      	ldr	r0, [pc, #48]	@ (8000554 <main+0x4c>)
 8000522:	f001 fe49 	bl	80021b8 <HAL_TIM_Base_Start>

  time_start = __HAL_TIM_GET_COUNTER(&htim6);
 8000526:	4b0b      	ldr	r3, [pc, #44]	@ (8000554 <main+0x4c>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800052c:	4a0a      	ldr	r2, [pc, #40]	@ (8000558 <main+0x50>)
 800052e:	6013      	str	r3, [r2, #0]
  HAL_Delay(50);
 8000530:	2032      	movs	r0, #50	@ 0x32
 8000532:	f000 fadb 	bl	8000aec <HAL_Delay>
  time_stop = __HAL_TIM_GET_COUNTER(&htim6);
 8000536:	4b07      	ldr	r3, [pc, #28]	@ (8000554 <main+0x4c>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800053c:	4a07      	ldr	r2, [pc, #28]	@ (800055c <main+0x54>)
 800053e:	6013      	str	r3, [r2, #0]

  time_delta = time_stop - time_start;
 8000540:	4b06      	ldr	r3, [pc, #24]	@ (800055c <main+0x54>)
 8000542:	681a      	ldr	r2, [r3, #0]
 8000544:	4b04      	ldr	r3, [pc, #16]	@ (8000558 <main+0x50>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	1ad3      	subs	r3, r2, r3
 800054a:	4a05      	ldr	r2, [pc, #20]	@ (8000560 <main+0x58>)
 800054c:	6013      	str	r3, [r2, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800054e:	bf00      	nop
 8000550:	e7fd      	b.n	800054e <main+0x46>
 8000552:	bf00      	nop
 8000554:	20000028 	.word	0x20000028
 8000558:	20000108 	.word	0x20000108
 800055c:	2000010c 	.word	0x2000010c
 8000560:	20000110 	.word	0x20000110

08000564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b094      	sub	sp, #80	@ 0x50
 8000568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800056a:	f107 0318 	add.w	r3, r7, #24
 800056e:	2238      	movs	r2, #56	@ 0x38
 8000570:	2100      	movs	r1, #0
 8000572:	4618      	mov	r0, r3
 8000574:	f002 fe2e 	bl	80031d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000578:	1d3b      	adds	r3, r7, #4
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
 8000584:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000586:	2000      	movs	r0, #0
 8000588:	f000 fda0 	bl	80010cc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800058c:	2302      	movs	r3, #2
 800058e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000590:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000594:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000596:	2340      	movs	r3, #64	@ 0x40
 8000598:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800059a:	2302      	movs	r3, #2
 800059c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800059e:	2302      	movs	r3, #2
 80005a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80005a2:	2304      	movs	r3, #4
 80005a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80005a6:	2355      	movs	r3, #85	@ 0x55
 80005a8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005aa:	2302      	movs	r3, #2
 80005ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005ae:	2302      	movs	r3, #2
 80005b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005b2:	2302      	movs	r3, #2
 80005b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b6:	f107 0318 	add.w	r3, r7, #24
 80005ba:	4618      	mov	r0, r3
 80005bc:	f000 fe3a 	bl	8001234 <HAL_RCC_OscConfig>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <SystemClock_Config+0x66>
  {
    Error_Handler();
 80005c6:	f000 f90b 	bl	80007e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ca:	230f      	movs	r3, #15
 80005cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ce:	2303      	movs	r3, #3
 80005d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d2:	2300      	movs	r3, #0
 80005d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005d6:	2300      	movs	r3, #0
 80005d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005da:	2300      	movs	r3, #0
 80005dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005de:	1d3b      	adds	r3, r7, #4
 80005e0:	2104      	movs	r1, #4
 80005e2:	4618      	mov	r0, r3
 80005e4:	f001 f938 	bl	8001858 <HAL_RCC_ClockConfig>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80005ee:	f000 f8f7 	bl	80007e0 <Error_Handler>
  }
}
 80005f2:	bf00      	nop
 80005f4:	3750      	adds	r7, #80	@ 0x50
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
	...

080005fc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000602:	1d3b      	adds	r3, r7, #4
 8000604:	2200      	movs	r2, #0
 8000606:	601a      	str	r2, [r3, #0]
 8000608:	605a      	str	r2, [r3, #4]
 800060a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800060c:	4b15      	ldr	r3, [pc, #84]	@ (8000664 <MX_TIM6_Init+0x68>)
 800060e:	4a16      	ldr	r2, [pc, #88]	@ (8000668 <MX_TIM6_Init+0x6c>)
 8000610:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1700 - 1;
 8000612:	4b14      	ldr	r3, [pc, #80]	@ (8000664 <MX_TIM6_Init+0x68>)
 8000614:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8000618:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800061a:	4b12      	ldr	r3, [pc, #72]	@ (8000664 <MX_TIM6_Init+0x68>)
 800061c:	2200      	movs	r2, #0
 800061e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8000620:	4b10      	ldr	r3, [pc, #64]	@ (8000664 <MX_TIM6_Init+0x68>)
 8000622:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000626:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000628:	4b0e      	ldr	r3, [pc, #56]	@ (8000664 <MX_TIM6_Init+0x68>)
 800062a:	2200      	movs	r2, #0
 800062c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800062e:	480d      	ldr	r0, [pc, #52]	@ (8000664 <MX_TIM6_Init+0x68>)
 8000630:	f001 fd6a 	bl	8002108 <HAL_TIM_Base_Init>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800063a:	f000 f8d1 	bl	80007e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800063e:	2300      	movs	r3, #0
 8000640:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000642:	2300      	movs	r3, #0
 8000644:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000646:	1d3b      	adds	r3, r7, #4
 8000648:	4619      	mov	r1, r3
 800064a:	4806      	ldr	r0, [pc, #24]	@ (8000664 <MX_TIM6_Init+0x68>)
 800064c:	f001 fec6 	bl	80023dc <HAL_TIMEx_MasterConfigSynchronization>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8000656:	f000 f8c3 	bl	80007e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800065a:	bf00      	nop
 800065c:	3710      	adds	r7, #16
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	20000028 	.word	0x20000028
 8000668:	40001000 	.word	0x40001000

0800066c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000670:	4b22      	ldr	r3, [pc, #136]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 8000672:	4a23      	ldr	r2, [pc, #140]	@ (8000700 <MX_USART1_UART_Init+0x94>)
 8000674:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000676:	4b21      	ldr	r3, [pc, #132]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 8000678:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800067c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800067e:	4b1f      	ldr	r3, [pc, #124]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000684:	4b1d      	ldr	r3, [pc, #116]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 8000686:	2200      	movs	r2, #0
 8000688:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800068a:	4b1c      	ldr	r3, [pc, #112]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 800068c:	2200      	movs	r2, #0
 800068e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000690:	4b1a      	ldr	r3, [pc, #104]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 8000692:	220c      	movs	r2, #12
 8000694:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000696:	4b19      	ldr	r3, [pc, #100]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 8000698:	2200      	movs	r2, #0
 800069a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800069c:	4b17      	ldr	r3, [pc, #92]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 800069e:	2200      	movs	r2, #0
 80006a0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006a2:	4b16      	ldr	r3, [pc, #88]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006a8:	4b14      	ldr	r3, [pc, #80]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006ae:	4b13      	ldr	r3, [pc, #76]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006b4:	4811      	ldr	r0, [pc, #68]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 80006b6:	f001 ff1f 	bl	80024f8 <HAL_UART_Init>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80006c0:	f000 f88e 	bl	80007e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006c4:	2100      	movs	r1, #0
 80006c6:	480d      	ldr	r0, [pc, #52]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 80006c8:	f002 fcba 	bl	8003040 <HAL_UARTEx_SetTxFifoThreshold>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80006d2:	f000 f885 	bl	80007e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006d6:	2100      	movs	r1, #0
 80006d8:	4808      	ldr	r0, [pc, #32]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 80006da:	f002 fcef 	bl	80030bc <HAL_UARTEx_SetRxFifoThreshold>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80006e4:	f000 f87c 	bl	80007e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80006e8:	4804      	ldr	r0, [pc, #16]	@ (80006fc <MX_USART1_UART_Init+0x90>)
 80006ea:	f002 fc70 	bl	8002fce <HAL_UARTEx_DisableFifoMode>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80006f4:	f000 f874 	bl	80007e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006f8:	bf00      	nop
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	20000074 	.word	0x20000074
 8000700:	40013800 	.word	0x40013800

08000704 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b08a      	sub	sp, #40	@ 0x28
 8000708:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070a:	f107 0314 	add.w	r3, r7, #20
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]
 8000712:	605a      	str	r2, [r3, #4]
 8000714:	609a      	str	r2, [r3, #8]
 8000716:	60da      	str	r2, [r3, #12]
 8000718:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800071a:	4b2f      	ldr	r3, [pc, #188]	@ (80007d8 <MX_GPIO_Init+0xd4>)
 800071c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800071e:	4a2e      	ldr	r2, [pc, #184]	@ (80007d8 <MX_GPIO_Init+0xd4>)
 8000720:	f043 0304 	orr.w	r3, r3, #4
 8000724:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000726:	4b2c      	ldr	r3, [pc, #176]	@ (80007d8 <MX_GPIO_Init+0xd4>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072a:	f003 0304 	and.w	r3, r3, #4
 800072e:	613b      	str	r3, [r7, #16]
 8000730:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000732:	4b29      	ldr	r3, [pc, #164]	@ (80007d8 <MX_GPIO_Init+0xd4>)
 8000734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000736:	4a28      	ldr	r2, [pc, #160]	@ (80007d8 <MX_GPIO_Init+0xd4>)
 8000738:	f043 0320 	orr.w	r3, r3, #32
 800073c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800073e:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <MX_GPIO_Init+0xd4>)
 8000740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000742:	f003 0320 	and.w	r3, r3, #32
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800074a:	4b23      	ldr	r3, [pc, #140]	@ (80007d8 <MX_GPIO_Init+0xd4>)
 800074c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800074e:	4a22      	ldr	r2, [pc, #136]	@ (80007d8 <MX_GPIO_Init+0xd4>)
 8000750:	f043 0301 	orr.w	r3, r3, #1
 8000754:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000756:	4b20      	ldr	r3, [pc, #128]	@ (80007d8 <MX_GPIO_Init+0xd4>)
 8000758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800075a:	f003 0301 	and.w	r3, r3, #1
 800075e:	60bb      	str	r3, [r7, #8]
 8000760:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000762:	4b1d      	ldr	r3, [pc, #116]	@ (80007d8 <MX_GPIO_Init+0xd4>)
 8000764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000766:	4a1c      	ldr	r2, [pc, #112]	@ (80007d8 <MX_GPIO_Init+0xd4>)
 8000768:	f043 0302 	orr.w	r3, r3, #2
 800076c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800076e:	4b1a      	ldr	r3, [pc, #104]	@ (80007d8 <MX_GPIO_Init+0xd4>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000772:	f003 0302 	and.w	r3, r3, #2
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800077a:	2200      	movs	r2, #0
 800077c:	2120      	movs	r1, #32
 800077e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000782:	f000 fc67 	bl	8001054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000786:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800078a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800078c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000790:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000792:	2300      	movs	r3, #0
 8000794:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000796:	f107 0314 	add.w	r3, r7, #20
 800079a:	4619      	mov	r1, r3
 800079c:	480f      	ldr	r0, [pc, #60]	@ (80007dc <MX_GPIO_Init+0xd8>)
 800079e:	f000 fad7 	bl	8000d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007a2:	2320      	movs	r3, #32
 80007a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a6:	2301      	movs	r3, #1
 80007a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007aa:	2300      	movs	r3, #0
 80007ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ae:	2300      	movs	r3, #0
 80007b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007b2:	f107 0314 	add.w	r3, r7, #20
 80007b6:	4619      	mov	r1, r3
 80007b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007bc:	f000 fac8 	bl	8000d50 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80007c0:	2200      	movs	r2, #0
 80007c2:	2100      	movs	r1, #0
 80007c4:	2028      	movs	r0, #40	@ 0x28
 80007c6:	f000 fa8e 	bl	8000ce6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80007ca:	2028      	movs	r0, #40	@ 0x28
 80007cc:	f000 faa5 	bl	8000d1a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007d0:	bf00      	nop
 80007d2:	3728      	adds	r7, #40	@ 0x28
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	40021000 	.word	0x40021000
 80007dc:	48000800 	.word	0x48000800

080007e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007e4:	b672      	cpsid	i
}
 80007e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007e8:	bf00      	nop
 80007ea:	e7fd      	b.n	80007e8 <Error_Handler+0x8>

080007ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000830 <HAL_MspInit+0x44>)
 80007f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007f6:	4a0e      	ldr	r2, [pc, #56]	@ (8000830 <HAL_MspInit+0x44>)
 80007f8:	f043 0301 	orr.w	r3, r3, #1
 80007fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80007fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000830 <HAL_MspInit+0x44>)
 8000800:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000802:	f003 0301 	and.w	r3, r3, #1
 8000806:	607b      	str	r3, [r7, #4]
 8000808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800080a:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <HAL_MspInit+0x44>)
 800080c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800080e:	4a08      	ldr	r2, [pc, #32]	@ (8000830 <HAL_MspInit+0x44>)
 8000810:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000814:	6593      	str	r3, [r2, #88]	@ 0x58
 8000816:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <HAL_MspInit+0x44>)
 8000818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800081a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800081e:	603b      	str	r3, [r7, #0]
 8000820:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000822:	f000 fcf7 	bl	8001214 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000826:	bf00      	nop
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40021000 	.word	0x40021000

08000834 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000834:	b480      	push	{r7}
 8000836:	b085      	sub	sp, #20
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a0a      	ldr	r2, [pc, #40]	@ (800086c <HAL_TIM_Base_MspInit+0x38>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d10b      	bne.n	800085e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000846:	4b0a      	ldr	r3, [pc, #40]	@ (8000870 <HAL_TIM_Base_MspInit+0x3c>)
 8000848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800084a:	4a09      	ldr	r2, [pc, #36]	@ (8000870 <HAL_TIM_Base_MspInit+0x3c>)
 800084c:	f043 0310 	orr.w	r3, r3, #16
 8000850:	6593      	str	r3, [r2, #88]	@ 0x58
 8000852:	4b07      	ldr	r3, [pc, #28]	@ (8000870 <HAL_TIM_Base_MspInit+0x3c>)
 8000854:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000856:	f003 0310 	and.w	r3, r3, #16
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM6_MspInit 1 */

  }

}
 800085e:	bf00      	nop
 8000860:	3714      	adds	r7, #20
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	40001000 	.word	0x40001000
 8000870:	40021000 	.word	0x40021000

08000874 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b09e      	sub	sp, #120	@ 0x78
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	605a      	str	r2, [r3, #4]
 8000886:	609a      	str	r2, [r3, #8]
 8000888:	60da      	str	r2, [r3, #12]
 800088a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800088c:	f107 0314 	add.w	r3, r7, #20
 8000890:	2250      	movs	r2, #80	@ 0x50
 8000892:	2100      	movs	r1, #0
 8000894:	4618      	mov	r0, r3
 8000896:	f002 fc9d 	bl	80031d4 <memset>
  if(huart->Instance==USART1)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4a1e      	ldr	r2, [pc, #120]	@ (8000918 <HAL_UART_MspInit+0xa4>)
 80008a0:	4293      	cmp	r3, r2
 80008a2:	d135      	bne.n	8000910 <HAL_UART_MspInit+0x9c>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80008a4:	2301      	movs	r3, #1
 80008a6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80008a8:	2300      	movs	r3, #0
 80008aa:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008ac:	f107 0314 	add.w	r3, r7, #20
 80008b0:	4618      	mov	r0, r3
 80008b2:	f001 f9ed 	bl	8001c90 <HAL_RCCEx_PeriphCLKConfig>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80008bc:	f7ff ff90 	bl	80007e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80008c0:	4b16      	ldr	r3, [pc, #88]	@ (800091c <HAL_UART_MspInit+0xa8>)
 80008c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008c4:	4a15      	ldr	r2, [pc, #84]	@ (800091c <HAL_UART_MspInit+0xa8>)
 80008c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008ca:	6613      	str	r3, [r2, #96]	@ 0x60
 80008cc:	4b13      	ldr	r3, [pc, #76]	@ (800091c <HAL_UART_MspInit+0xa8>)
 80008ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008d4:	613b      	str	r3, [r7, #16]
 80008d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008d8:	4b10      	ldr	r3, [pc, #64]	@ (800091c <HAL_UART_MspInit+0xa8>)
 80008da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008dc:	4a0f      	ldr	r2, [pc, #60]	@ (800091c <HAL_UART_MspInit+0xa8>)
 80008de:	f043 0304 	orr.w	r3, r3, #4
 80008e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008e4:	4b0d      	ldr	r3, [pc, #52]	@ (800091c <HAL_UART_MspInit+0xa8>)
 80008e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008e8:	f003 0304 	and.w	r3, r3, #4
 80008ec:	60fb      	str	r3, [r7, #12]
 80008ee:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80008f0:	2330      	movs	r3, #48	@ 0x30
 80008f2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f4:	2302      	movs	r3, #2
 80008f6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fc:	2300      	movs	r3, #0
 80008fe:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000900:	2307      	movs	r3, #7
 8000902:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000904:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000908:	4619      	mov	r1, r3
 800090a:	4805      	ldr	r0, [pc, #20]	@ (8000920 <HAL_UART_MspInit+0xac>)
 800090c:	f000 fa20 	bl	8000d50 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000910:	bf00      	nop
 8000912:	3778      	adds	r7, #120	@ 0x78
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	40013800 	.word	0x40013800
 800091c:	40021000 	.word	0x40021000
 8000920:	48000800 	.word	0x48000800

08000924 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000928:	bf00      	nop
 800092a:	e7fd      	b.n	8000928 <NMI_Handler+0x4>

0800092c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <HardFault_Handler+0x4>

08000934 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <MemManage_Handler+0x4>

0800093c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <BusFault_Handler+0x4>

08000944 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000948:	bf00      	nop
 800094a:	e7fd      	b.n	8000948 <UsageFault_Handler+0x4>

0800094c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000950:	bf00      	nop
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr

0800095a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800095a:	b480      	push	{r7}
 800095c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800095e:	bf00      	nop
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr

08000968 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800096c:	bf00      	nop
 800096e:	46bd      	mov	sp, r7
 8000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000974:	4770      	bx	lr

08000976 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000976:	b580      	push	{r7, lr}
 8000978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800097a:	f000 f899 	bl	8000ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800097e:	bf00      	nop
 8000980:	bd80      	pop	{r7, pc}

08000982 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000982:	b580      	push	{r7, lr}
 8000984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000986:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800098a:	f000 fb7b 	bl	8001084 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800098e:	bf00      	nop
 8000990:	bd80      	pop	{r7, pc}
	...

08000994 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000998:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <SystemInit+0x20>)
 800099a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800099e:	4a05      	ldr	r2, [pc, #20]	@ (80009b4 <SystemInit+0x20>)
 80009a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009a8:	bf00      	nop
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	e000ed00 	.word	0xe000ed00

080009b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009b8:	480d      	ldr	r0, [pc, #52]	@ (80009f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009ba:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80009bc:	f7ff ffea 	bl	8000994 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009c0:	480c      	ldr	r0, [pc, #48]	@ (80009f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80009c2:	490d      	ldr	r1, [pc, #52]	@ (80009f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009c4:	4a0d      	ldr	r2, [pc, #52]	@ (80009fc <LoopForever+0xe>)
  movs r3, #0
 80009c6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80009c8:	e002      	b.n	80009d0 <LoopCopyDataInit>

080009ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ce:	3304      	adds	r3, #4

080009d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009d4:	d3f9      	bcc.n	80009ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000a00 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009d8:	4c0a      	ldr	r4, [pc, #40]	@ (8000a04 <LoopForever+0x16>)
  movs r3, #0
 80009da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009dc:	e001      	b.n	80009e2 <LoopFillZerobss>

080009de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009e0:	3204      	adds	r2, #4

080009e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009e4:	d3fb      	bcc.n	80009de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009e6:	f002 fbfd 	bl	80031e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009ea:	f7ff fd8d 	bl	8000508 <main>

080009ee <LoopForever>:

LoopForever:
    b LoopForever
 80009ee:	e7fe      	b.n	80009ee <LoopForever>
  ldr   r0, =_estack
 80009f0:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 80009f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009f8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80009fc:	08003294 	.word	0x08003294
  ldr r2, =_sbss
 8000a00:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000a04:	20000118 	.word	0x20000118

08000a08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a08:	e7fe      	b.n	8000a08 <ADC1_2_IRQHandler>

08000a0a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	b082      	sub	sp, #8
 8000a0e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a10:	2300      	movs	r3, #0
 8000a12:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a14:	2003      	movs	r0, #3
 8000a16:	f000 f95b 	bl	8000cd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a1a:	2000      	movs	r0, #0
 8000a1c:	f000 f80e 	bl	8000a3c <HAL_InitTick>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d002      	beq.n	8000a2c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a26:	2301      	movs	r3, #1
 8000a28:	71fb      	strb	r3, [r7, #7]
 8000a2a:	e001      	b.n	8000a30 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a2c:	f7ff fede 	bl	80007ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a30:	79fb      	ldrb	r3, [r7, #7]

}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
	...

08000a3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a44:	2300      	movs	r3, #0
 8000a46:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000a48:	4b16      	ldr	r3, [pc, #88]	@ (8000aa4 <HAL_InitTick+0x68>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d022      	beq.n	8000a96 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000a50:	4b15      	ldr	r3, [pc, #84]	@ (8000aa8 <HAL_InitTick+0x6c>)
 8000a52:	681a      	ldr	r2, [r3, #0]
 8000a54:	4b13      	ldr	r3, [pc, #76]	@ (8000aa4 <HAL_InitTick+0x68>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000a60:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a64:	4618      	mov	r0, r3
 8000a66:	f000 f966 	bl	8000d36 <HAL_SYSTICK_Config>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d10f      	bne.n	8000a90 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2b0f      	cmp	r3, #15
 8000a74:	d809      	bhi.n	8000a8a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a76:	2200      	movs	r2, #0
 8000a78:	6879      	ldr	r1, [r7, #4]
 8000a7a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a7e:	f000 f932 	bl	8000ce6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a82:	4a0a      	ldr	r2, [pc, #40]	@ (8000aac <HAL_InitTick+0x70>)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	6013      	str	r3, [r2, #0]
 8000a88:	e007      	b.n	8000a9a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	73fb      	strb	r3, [r7, #15]
 8000a8e:	e004      	b.n	8000a9a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a90:	2301      	movs	r3, #1
 8000a92:	73fb      	strb	r3, [r7, #15]
 8000a94:	e001      	b.n	8000a9a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a96:	2301      	movs	r3, #1
 8000a98:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3710      	adds	r7, #16
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	20000008 	.word	0x20000008
 8000aa8:	20000000 	.word	0x20000000
 8000aac:	20000004 	.word	0x20000004

08000ab0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ab4:	4b05      	ldr	r3, [pc, #20]	@ (8000acc <HAL_IncTick+0x1c>)
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	4b05      	ldr	r3, [pc, #20]	@ (8000ad0 <HAL_IncTick+0x20>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4413      	add	r3, r2
 8000abe:	4a03      	ldr	r2, [pc, #12]	@ (8000acc <HAL_IncTick+0x1c>)
 8000ac0:	6013      	str	r3, [r2, #0]
}
 8000ac2:	bf00      	nop
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr
 8000acc:	20000114 	.word	0x20000114
 8000ad0:	20000008 	.word	0x20000008

08000ad4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ad8:	4b03      	ldr	r3, [pc, #12]	@ (8000ae8 <HAL_GetTick+0x14>)
 8000ada:	681b      	ldr	r3, [r3, #0]
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	20000114 	.word	0x20000114

08000aec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000af4:	f7ff ffee 	bl	8000ad4 <HAL_GetTick>
 8000af8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b04:	d004      	beq.n	8000b10 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b06:	4b09      	ldr	r3, [pc, #36]	@ (8000b2c <HAL_Delay+0x40>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	68fa      	ldr	r2, [r7, #12]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b10:	bf00      	nop
 8000b12:	f7ff ffdf 	bl	8000ad4 <HAL_GetTick>
 8000b16:	4602      	mov	r2, r0
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	1ad3      	subs	r3, r2, r3
 8000b1c:	68fa      	ldr	r2, [r7, #12]
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	d8f7      	bhi.n	8000b12 <HAL_Delay+0x26>
  {
  }
}
 8000b22:	bf00      	nop
 8000b24:	bf00      	nop
 8000b26:	3710      	adds	r7, #16
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	20000008 	.word	0x20000008

08000b30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b085      	sub	sp, #20
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	f003 0307 	and.w	r3, r3, #7
 8000b3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b40:	4b0c      	ldr	r3, [pc, #48]	@ (8000b74 <__NVIC_SetPriorityGrouping+0x44>)
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b46:	68ba      	ldr	r2, [r7, #8]
 8000b48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b62:	4a04      	ldr	r2, [pc, #16]	@ (8000b74 <__NVIC_SetPriorityGrouping+0x44>)
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	60d3      	str	r3, [r2, #12]
}
 8000b68:	bf00      	nop
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr
 8000b74:	e000ed00 	.word	0xe000ed00

08000b78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b7c:	4b04      	ldr	r3, [pc, #16]	@ (8000b90 <__NVIC_GetPriorityGrouping+0x18>)
 8000b7e:	68db      	ldr	r3, [r3, #12]
 8000b80:	0a1b      	lsrs	r3, r3, #8
 8000b82:	f003 0307 	and.w	r3, r3, #7
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr
 8000b90:	e000ed00 	.word	0xe000ed00

08000b94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	db0b      	blt.n	8000bbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	f003 021f 	and.w	r2, r3, #31
 8000bac:	4907      	ldr	r1, [pc, #28]	@ (8000bcc <__NVIC_EnableIRQ+0x38>)
 8000bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb2:	095b      	lsrs	r3, r3, #5
 8000bb4:	2001      	movs	r0, #1
 8000bb6:	fa00 f202 	lsl.w	r2, r0, r2
 8000bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000bbe:	bf00      	nop
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	e000e100 	.word	0xe000e100

08000bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	6039      	str	r1, [r7, #0]
 8000bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	db0a      	blt.n	8000bfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	b2da      	uxtb	r2, r3
 8000be8:	490c      	ldr	r1, [pc, #48]	@ (8000c1c <__NVIC_SetPriority+0x4c>)
 8000bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bee:	0112      	lsls	r2, r2, #4
 8000bf0:	b2d2      	uxtb	r2, r2
 8000bf2:	440b      	add	r3, r1
 8000bf4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bf8:	e00a      	b.n	8000c10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	b2da      	uxtb	r2, r3
 8000bfe:	4908      	ldr	r1, [pc, #32]	@ (8000c20 <__NVIC_SetPriority+0x50>)
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	f003 030f 	and.w	r3, r3, #15
 8000c06:	3b04      	subs	r3, #4
 8000c08:	0112      	lsls	r2, r2, #4
 8000c0a:	b2d2      	uxtb	r2, r2
 8000c0c:	440b      	add	r3, r1
 8000c0e:	761a      	strb	r2, [r3, #24]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	e000e100 	.word	0xe000e100
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b089      	sub	sp, #36	@ 0x24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	f003 0307 	and.w	r3, r3, #7
 8000c36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c38:	69fb      	ldr	r3, [r7, #28]
 8000c3a:	f1c3 0307 	rsb	r3, r3, #7
 8000c3e:	2b04      	cmp	r3, #4
 8000c40:	bf28      	it	cs
 8000c42:	2304      	movcs	r3, #4
 8000c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	3304      	adds	r3, #4
 8000c4a:	2b06      	cmp	r3, #6
 8000c4c:	d902      	bls.n	8000c54 <NVIC_EncodePriority+0x30>
 8000c4e:	69fb      	ldr	r3, [r7, #28]
 8000c50:	3b03      	subs	r3, #3
 8000c52:	e000      	b.n	8000c56 <NVIC_EncodePriority+0x32>
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c5c:	69bb      	ldr	r3, [r7, #24]
 8000c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c62:	43da      	mvns	r2, r3
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	401a      	ands	r2, r3
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c6c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	fa01 f303 	lsl.w	r3, r1, r3
 8000c76:	43d9      	mvns	r1, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c7c:	4313      	orrs	r3, r2
         );
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3724      	adds	r7, #36	@ 0x24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
	...

08000c8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	3b01      	subs	r3, #1
 8000c98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c9c:	d301      	bcc.n	8000ca2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e00f      	b.n	8000cc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ccc <SysTick_Config+0x40>)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000caa:	210f      	movs	r1, #15
 8000cac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000cb0:	f7ff ff8e 	bl	8000bd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cb4:	4b05      	ldr	r3, [pc, #20]	@ (8000ccc <SysTick_Config+0x40>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cba:	4b04      	ldr	r3, [pc, #16]	@ (8000ccc <SysTick_Config+0x40>)
 8000cbc:	2207      	movs	r2, #7
 8000cbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cc0:	2300      	movs	r3, #0
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	e000e010 	.word	0xe000e010

08000cd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cd8:	6878      	ldr	r0, [r7, #4]
 8000cda:	f7ff ff29 	bl	8000b30 <__NVIC_SetPriorityGrouping>
}
 8000cde:	bf00      	nop
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b086      	sub	sp, #24
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	4603      	mov	r3, r0
 8000cee:	60b9      	str	r1, [r7, #8]
 8000cf0:	607a      	str	r2, [r7, #4]
 8000cf2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000cf4:	f7ff ff40 	bl	8000b78 <__NVIC_GetPriorityGrouping>
 8000cf8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cfa:	687a      	ldr	r2, [r7, #4]
 8000cfc:	68b9      	ldr	r1, [r7, #8]
 8000cfe:	6978      	ldr	r0, [r7, #20]
 8000d00:	f7ff ff90 	bl	8000c24 <NVIC_EncodePriority>
 8000d04:	4602      	mov	r2, r0
 8000d06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d0a:	4611      	mov	r1, r2
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff ff5f 	bl	8000bd0 <__NVIC_SetPriority>
}
 8000d12:	bf00      	nop
 8000d14:	3718      	adds	r7, #24
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b082      	sub	sp, #8
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	4603      	mov	r3, r0
 8000d22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f7ff ff33 	bl	8000b94 <__NVIC_EnableIRQ>
}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	b082      	sub	sp, #8
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	f7ff ffa4 	bl	8000c8c <SysTick_Config>
 8000d44:	4603      	mov	r3, r0
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
	...

08000d50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b087      	sub	sp, #28
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000d5e:	e15a      	b.n	8001016 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	2101      	movs	r1, #1
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f000 814c 	beq.w	8001010 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f003 0303 	and.w	r3, r3, #3
 8000d80:	2b01      	cmp	r3, #1
 8000d82:	d005      	beq.n	8000d90 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d8c:	2b02      	cmp	r3, #2
 8000d8e:	d130      	bne.n	8000df2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	2203      	movs	r2, #3
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	43db      	mvns	r3, r3
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	4013      	ands	r3, r2
 8000da6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	68da      	ldr	r2, [r3, #12]
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	005b      	lsls	r3, r3, #1
 8000db0:	fa02 f303 	lsl.w	r3, r2, r3
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	693a      	ldr	r2, [r7, #16]
 8000dbe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	fa02 f303 	lsl.w	r3, r2, r3
 8000dce:	43db      	mvns	r3, r3
 8000dd0:	693a      	ldr	r2, [r7, #16]
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	091b      	lsrs	r3, r3, #4
 8000ddc:	f003 0201 	and.w	r2, r3, #1
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	fa02 f303 	lsl.w	r3, r2, r3
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	f003 0303 	and.w	r3, r3, #3
 8000dfa:	2b03      	cmp	r3, #3
 8000dfc:	d017      	beq.n	8000e2e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	68db      	ldr	r3, [r3, #12]
 8000e02:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	2203      	movs	r2, #3
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	43db      	mvns	r3, r3
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	4013      	ands	r3, r2
 8000e14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	689a      	ldr	r2, [r3, #8]
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	005b      	lsls	r3, r3, #1
 8000e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	693a      	ldr	r2, [r7, #16]
 8000e2c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f003 0303 	and.w	r3, r3, #3
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	d123      	bne.n	8000e82 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	08da      	lsrs	r2, r3, #3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	3208      	adds	r2, #8
 8000e42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e46:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	f003 0307 	and.w	r3, r3, #7
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	220f      	movs	r2, #15
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	43db      	mvns	r3, r3
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	691a      	ldr	r2, [r3, #16]
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	f003 0307 	and.w	r3, r3, #7
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	08da      	lsrs	r2, r3, #3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	3208      	adds	r2, #8
 8000e7c:	6939      	ldr	r1, [r7, #16]
 8000e7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	43db      	mvns	r3, r3
 8000e94:	693a      	ldr	r2, [r7, #16]
 8000e96:	4013      	ands	r3, r2
 8000e98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f003 0203 	and.w	r2, r3, #3
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	693a      	ldr	r2, [r7, #16]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	f000 80a6 	beq.w	8001010 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ec4:	4b5b      	ldr	r3, [pc, #364]	@ (8001034 <HAL_GPIO_Init+0x2e4>)
 8000ec6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ec8:	4a5a      	ldr	r2, [pc, #360]	@ (8001034 <HAL_GPIO_Init+0x2e4>)
 8000eca:	f043 0301 	orr.w	r3, r3, #1
 8000ece:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ed0:	4b58      	ldr	r3, [pc, #352]	@ (8001034 <HAL_GPIO_Init+0x2e4>)
 8000ed2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ed4:	f003 0301 	and.w	r3, r3, #1
 8000ed8:	60bb      	str	r3, [r7, #8]
 8000eda:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000edc:	4a56      	ldr	r2, [pc, #344]	@ (8001038 <HAL_GPIO_Init+0x2e8>)
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	089b      	lsrs	r3, r3, #2
 8000ee2:	3302      	adds	r3, #2
 8000ee4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	f003 0303 	and.w	r3, r3, #3
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	220f      	movs	r2, #15
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	4013      	ands	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f06:	d01f      	beq.n	8000f48 <HAL_GPIO_Init+0x1f8>
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	4a4c      	ldr	r2, [pc, #304]	@ (800103c <HAL_GPIO_Init+0x2ec>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d019      	beq.n	8000f44 <HAL_GPIO_Init+0x1f4>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	4a4b      	ldr	r2, [pc, #300]	@ (8001040 <HAL_GPIO_Init+0x2f0>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d013      	beq.n	8000f40 <HAL_GPIO_Init+0x1f0>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	4a4a      	ldr	r2, [pc, #296]	@ (8001044 <HAL_GPIO_Init+0x2f4>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d00d      	beq.n	8000f3c <HAL_GPIO_Init+0x1ec>
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	4a49      	ldr	r2, [pc, #292]	@ (8001048 <HAL_GPIO_Init+0x2f8>)
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d007      	beq.n	8000f38 <HAL_GPIO_Init+0x1e8>
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	4a48      	ldr	r2, [pc, #288]	@ (800104c <HAL_GPIO_Init+0x2fc>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d101      	bne.n	8000f34 <HAL_GPIO_Init+0x1e4>
 8000f30:	2305      	movs	r3, #5
 8000f32:	e00a      	b.n	8000f4a <HAL_GPIO_Init+0x1fa>
 8000f34:	2306      	movs	r3, #6
 8000f36:	e008      	b.n	8000f4a <HAL_GPIO_Init+0x1fa>
 8000f38:	2304      	movs	r3, #4
 8000f3a:	e006      	b.n	8000f4a <HAL_GPIO_Init+0x1fa>
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	e004      	b.n	8000f4a <HAL_GPIO_Init+0x1fa>
 8000f40:	2302      	movs	r3, #2
 8000f42:	e002      	b.n	8000f4a <HAL_GPIO_Init+0x1fa>
 8000f44:	2301      	movs	r3, #1
 8000f46:	e000      	b.n	8000f4a <HAL_GPIO_Init+0x1fa>
 8000f48:	2300      	movs	r3, #0
 8000f4a:	697a      	ldr	r2, [r7, #20]
 8000f4c:	f002 0203 	and.w	r2, r2, #3
 8000f50:	0092      	lsls	r2, r2, #2
 8000f52:	4093      	lsls	r3, r2
 8000f54:	693a      	ldr	r2, [r7, #16]
 8000f56:	4313      	orrs	r3, r2
 8000f58:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f5a:	4937      	ldr	r1, [pc, #220]	@ (8001038 <HAL_GPIO_Init+0x2e8>)
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	089b      	lsrs	r3, r3, #2
 8000f60:	3302      	adds	r3, #2
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f68:	4b39      	ldr	r3, [pc, #228]	@ (8001050 <HAL_GPIO_Init+0x300>)
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	43db      	mvns	r3, r3
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	4013      	ands	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d003      	beq.n	8000f8c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000f8c:	4a30      	ldr	r2, [pc, #192]	@ (8001050 <HAL_GPIO_Init+0x300>)
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000f92:	4b2f      	ldr	r3, [pc, #188]	@ (8001050 <HAL_GPIO_Init+0x300>)
 8000f94:	68db      	ldr	r3, [r3, #12]
 8000f96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	43db      	mvns	r3, r3
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d003      	beq.n	8000fb6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000fb6:	4a26      	ldr	r2, [pc, #152]	@ (8001050 <HAL_GPIO_Init+0x300>)
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000fbc:	4b24      	ldr	r3, [pc, #144]	@ (8001050 <HAL_GPIO_Init+0x300>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d003      	beq.n	8000fe0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000fe0:	4a1b      	ldr	r2, [pc, #108]	@ (8001050 <HAL_GPIO_Init+0x300>)
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8001050 <HAL_GPIO_Init+0x300>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d003      	beq.n	800100a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	4313      	orrs	r3, r2
 8001008:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800100a:	4a11      	ldr	r2, [pc, #68]	@ (8001050 <HAL_GPIO_Init+0x300>)
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	3301      	adds	r3, #1
 8001014:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	fa22 f303 	lsr.w	r3, r2, r3
 8001020:	2b00      	cmp	r3, #0
 8001022:	f47f ae9d 	bne.w	8000d60 <HAL_GPIO_Init+0x10>
  }
}
 8001026:	bf00      	nop
 8001028:	bf00      	nop
 800102a:	371c      	adds	r7, #28
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr
 8001034:	40021000 	.word	0x40021000
 8001038:	40010000 	.word	0x40010000
 800103c:	48000400 	.word	0x48000400
 8001040:	48000800 	.word	0x48000800
 8001044:	48000c00 	.word	0x48000c00
 8001048:	48001000 	.word	0x48001000
 800104c:	48001400 	.word	0x48001400
 8001050:	40010400 	.word	0x40010400

08001054 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	460b      	mov	r3, r1
 800105e:	807b      	strh	r3, [r7, #2]
 8001060:	4613      	mov	r3, r2
 8001062:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001064:	787b      	ldrb	r3, [r7, #1]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d003      	beq.n	8001072 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800106a:	887a      	ldrh	r2, [r7, #2]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001070:	e002      	b.n	8001078 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001072:	887a      	ldrh	r2, [r7, #2]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr

08001084 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800108e:	4b08      	ldr	r3, [pc, #32]	@ (80010b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001090:	695a      	ldr	r2, [r3, #20]
 8001092:	88fb      	ldrh	r3, [r7, #6]
 8001094:	4013      	ands	r3, r2
 8001096:	2b00      	cmp	r3, #0
 8001098:	d006      	beq.n	80010a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800109a:	4a05      	ldr	r2, [pc, #20]	@ (80010b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800109c:	88fb      	ldrh	r3, [r7, #6]
 800109e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80010a0:	88fb      	ldrh	r3, [r7, #6]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 f806 	bl	80010b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80010a8:	bf00      	nop
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40010400 	.word	0x40010400

080010b4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80010be:	bf00      	nop
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
	...

080010cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d141      	bne.n	800115e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80010da:	4b4b      	ldr	r3, [pc, #300]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80010e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010e6:	d131      	bne.n	800114c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80010e8:	4b47      	ldr	r3, [pc, #284]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010ee:	4a46      	ldr	r2, [pc, #280]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80010f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80010f8:	4b43      	ldr	r3, [pc, #268]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001100:	4a41      	ldr	r2, [pc, #260]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001102:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001106:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001108:	4b40      	ldr	r3, [pc, #256]	@ (800120c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2232      	movs	r2, #50	@ 0x32
 800110e:	fb02 f303 	mul.w	r3, r2, r3
 8001112:	4a3f      	ldr	r2, [pc, #252]	@ (8001210 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001114:	fba2 2303 	umull	r2, r3, r2, r3
 8001118:	0c9b      	lsrs	r3, r3, #18
 800111a:	3301      	adds	r3, #1
 800111c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800111e:	e002      	b.n	8001126 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	3b01      	subs	r3, #1
 8001124:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001126:	4b38      	ldr	r3, [pc, #224]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001128:	695b      	ldr	r3, [r3, #20]
 800112a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800112e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001132:	d102      	bne.n	800113a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1f2      	bne.n	8001120 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800113a:	4b33      	ldr	r3, [pc, #204]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001142:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001146:	d158      	bne.n	80011fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001148:	2303      	movs	r3, #3
 800114a:	e057      	b.n	80011fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800114c:	4b2e      	ldr	r3, [pc, #184]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800114e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001152:	4a2d      	ldr	r2, [pc, #180]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001154:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001158:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800115c:	e04d      	b.n	80011fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001164:	d141      	bne.n	80011ea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001166:	4b28      	ldr	r3, [pc, #160]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800116e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001172:	d131      	bne.n	80011d8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001174:	4b24      	ldr	r3, [pc, #144]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001176:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800117a:	4a23      	ldr	r2, [pc, #140]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800117c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001180:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001184:	4b20      	ldr	r3, [pc, #128]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800118c:	4a1e      	ldr	r2, [pc, #120]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800118e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001192:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001194:	4b1d      	ldr	r3, [pc, #116]	@ (800120c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2232      	movs	r2, #50	@ 0x32
 800119a:	fb02 f303 	mul.w	r3, r2, r3
 800119e:	4a1c      	ldr	r2, [pc, #112]	@ (8001210 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80011a0:	fba2 2303 	umull	r2, r3, r2, r3
 80011a4:	0c9b      	lsrs	r3, r3, #18
 80011a6:	3301      	adds	r3, #1
 80011a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011aa:	e002      	b.n	80011b2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	3b01      	subs	r3, #1
 80011b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011b2:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011b4:	695b      	ldr	r3, [r3, #20]
 80011b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011be:	d102      	bne.n	80011c6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d1f2      	bne.n	80011ac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011c6:	4b10      	ldr	r3, [pc, #64]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011c8:	695b      	ldr	r3, [r3, #20]
 80011ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011d2:	d112      	bne.n	80011fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80011d4:	2303      	movs	r3, #3
 80011d6:	e011      	b.n	80011fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80011d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80011de:	4a0a      	ldr	r2, [pc, #40]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80011e8:	e007      	b.n	80011fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80011ea:	4b07      	ldr	r3, [pc, #28]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80011f2:	4a05      	ldr	r2, [pc, #20]	@ (8001208 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011f8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80011fa:	2300      	movs	r3, #0
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3714      	adds	r7, #20
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	40007000 	.word	0x40007000
 800120c:	20000000 	.word	0x20000000
 8001210:	431bde83 	.word	0x431bde83

08001214 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001218:	4b05      	ldr	r3, [pc, #20]	@ (8001230 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	4a04      	ldr	r2, [pc, #16]	@ (8001230 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800121e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001222:	6093      	str	r3, [r2, #8]
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	40007000 	.word	0x40007000

08001234 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b088      	sub	sp, #32
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d101      	bne.n	8001246 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e2fe      	b.n	8001844 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	2b00      	cmp	r3, #0
 8001250:	d075      	beq.n	800133e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001252:	4b97      	ldr	r3, [pc, #604]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	f003 030c 	and.w	r3, r3, #12
 800125a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800125c:	4b94      	ldr	r3, [pc, #592]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	f003 0303 	and.w	r3, r3, #3
 8001264:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	2b0c      	cmp	r3, #12
 800126a:	d102      	bne.n	8001272 <HAL_RCC_OscConfig+0x3e>
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	2b03      	cmp	r3, #3
 8001270:	d002      	beq.n	8001278 <HAL_RCC_OscConfig+0x44>
 8001272:	69bb      	ldr	r3, [r7, #24]
 8001274:	2b08      	cmp	r3, #8
 8001276:	d10b      	bne.n	8001290 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001278:	4b8d      	ldr	r3, [pc, #564]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001280:	2b00      	cmp	r3, #0
 8001282:	d05b      	beq.n	800133c <HAL_RCC_OscConfig+0x108>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d157      	bne.n	800133c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	e2d9      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001298:	d106      	bne.n	80012a8 <HAL_RCC_OscConfig+0x74>
 800129a:	4b85      	ldr	r3, [pc, #532]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a84      	ldr	r2, [pc, #528]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 80012a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012a4:	6013      	str	r3, [r2, #0]
 80012a6:	e01d      	b.n	80012e4 <HAL_RCC_OscConfig+0xb0>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012b0:	d10c      	bne.n	80012cc <HAL_RCC_OscConfig+0x98>
 80012b2:	4b7f      	ldr	r3, [pc, #508]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a7e      	ldr	r2, [pc, #504]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 80012b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012bc:	6013      	str	r3, [r2, #0]
 80012be:	4b7c      	ldr	r3, [pc, #496]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a7b      	ldr	r2, [pc, #492]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 80012c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012c8:	6013      	str	r3, [r2, #0]
 80012ca:	e00b      	b.n	80012e4 <HAL_RCC_OscConfig+0xb0>
 80012cc:	4b78      	ldr	r3, [pc, #480]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a77      	ldr	r2, [pc, #476]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 80012d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012d6:	6013      	str	r3, [r2, #0]
 80012d8:	4b75      	ldr	r3, [pc, #468]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a74      	ldr	r2, [pc, #464]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 80012de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d013      	beq.n	8001314 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ec:	f7ff fbf2 	bl	8000ad4 <HAL_GetTick>
 80012f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012f2:	e008      	b.n	8001306 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012f4:	f7ff fbee 	bl	8000ad4 <HAL_GetTick>
 80012f8:	4602      	mov	r2, r0
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	2b64      	cmp	r3, #100	@ 0x64
 8001300:	d901      	bls.n	8001306 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001302:	2303      	movs	r3, #3
 8001304:	e29e      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001306:	4b6a      	ldr	r3, [pc, #424]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d0f0      	beq.n	80012f4 <HAL_RCC_OscConfig+0xc0>
 8001312:	e014      	b.n	800133e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001314:	f7ff fbde 	bl	8000ad4 <HAL_GetTick>
 8001318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800131a:	e008      	b.n	800132e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800131c:	f7ff fbda 	bl	8000ad4 <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2b64      	cmp	r3, #100	@ 0x64
 8001328:	d901      	bls.n	800132e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800132a:	2303      	movs	r3, #3
 800132c:	e28a      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800132e:	4b60      	ldr	r3, [pc, #384]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d1f0      	bne.n	800131c <HAL_RCC_OscConfig+0xe8>
 800133a:	e000      	b.n	800133e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800133c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	2b00      	cmp	r3, #0
 8001348:	d075      	beq.n	8001436 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800134a:	4b59      	ldr	r3, [pc, #356]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	f003 030c 	and.w	r3, r3, #12
 8001352:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001354:	4b56      	ldr	r3, [pc, #344]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	f003 0303 	and.w	r3, r3, #3
 800135c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	2b0c      	cmp	r3, #12
 8001362:	d102      	bne.n	800136a <HAL_RCC_OscConfig+0x136>
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	2b02      	cmp	r3, #2
 8001368:	d002      	beq.n	8001370 <HAL_RCC_OscConfig+0x13c>
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	2b04      	cmp	r3, #4
 800136e:	d11f      	bne.n	80013b0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001370:	4b4f      	ldr	r3, [pc, #316]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001378:	2b00      	cmp	r3, #0
 800137a:	d005      	beq.n	8001388 <HAL_RCC_OscConfig+0x154>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d101      	bne.n	8001388 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001384:	2301      	movs	r3, #1
 8001386:	e25d      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001388:	4b49      	ldr	r3, [pc, #292]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	691b      	ldr	r3, [r3, #16]
 8001394:	061b      	lsls	r3, r3, #24
 8001396:	4946      	ldr	r1, [pc, #280]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 8001398:	4313      	orrs	r3, r2
 800139a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800139c:	4b45      	ldr	r3, [pc, #276]	@ (80014b4 <HAL_RCC_OscConfig+0x280>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff fb4b 	bl	8000a3c <HAL_InitTick>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d043      	beq.n	8001434 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80013ac:	2301      	movs	r3, #1
 80013ae:	e249      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d023      	beq.n	8001400 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013b8:	4b3d      	ldr	r3, [pc, #244]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a3c      	ldr	r2, [pc, #240]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 80013be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c4:	f7ff fb86 	bl	8000ad4 <HAL_GetTick>
 80013c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013cc:	f7ff fb82 	bl	8000ad4 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e232      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013de:	4b34      	ldr	r3, [pc, #208]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d0f0      	beq.n	80013cc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ea:	4b31      	ldr	r3, [pc, #196]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	691b      	ldr	r3, [r3, #16]
 80013f6:	061b      	lsls	r3, r3, #24
 80013f8:	492d      	ldr	r1, [pc, #180]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 80013fa:	4313      	orrs	r3, r2
 80013fc:	604b      	str	r3, [r1, #4]
 80013fe:	e01a      	b.n	8001436 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001400:	4b2b      	ldr	r3, [pc, #172]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a2a      	ldr	r2, [pc, #168]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 8001406:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800140a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800140c:	f7ff fb62 	bl	8000ad4 <HAL_GetTick>
 8001410:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001412:	e008      	b.n	8001426 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001414:	f7ff fb5e 	bl	8000ad4 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b02      	cmp	r3, #2
 8001420:	d901      	bls.n	8001426 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e20e      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001426:	4b22      	ldr	r3, [pc, #136]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f0      	bne.n	8001414 <HAL_RCC_OscConfig+0x1e0>
 8001432:	e000      	b.n	8001436 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001434:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 0308 	and.w	r3, r3, #8
 800143e:	2b00      	cmp	r3, #0
 8001440:	d041      	beq.n	80014c6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d01c      	beq.n	8001484 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800144a:	4b19      	ldr	r3, [pc, #100]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 800144c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001450:	4a17      	ldr	r2, [pc, #92]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 8001452:	f043 0301 	orr.w	r3, r3, #1
 8001456:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800145a:	f7ff fb3b 	bl	8000ad4 <HAL_GetTick>
 800145e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001460:	e008      	b.n	8001474 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001462:	f7ff fb37 	bl	8000ad4 <HAL_GetTick>
 8001466:	4602      	mov	r2, r0
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	2b02      	cmp	r3, #2
 800146e:	d901      	bls.n	8001474 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001470:	2303      	movs	r3, #3
 8001472:	e1e7      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001474:	4b0e      	ldr	r3, [pc, #56]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 8001476:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800147a:	f003 0302 	and.w	r3, r3, #2
 800147e:	2b00      	cmp	r3, #0
 8001480:	d0ef      	beq.n	8001462 <HAL_RCC_OscConfig+0x22e>
 8001482:	e020      	b.n	80014c6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001484:	4b0a      	ldr	r3, [pc, #40]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 8001486:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800148a:	4a09      	ldr	r2, [pc, #36]	@ (80014b0 <HAL_RCC_OscConfig+0x27c>)
 800148c:	f023 0301 	bic.w	r3, r3, #1
 8001490:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001494:	f7ff fb1e 	bl	8000ad4 <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800149a:	e00d      	b.n	80014b8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800149c:	f7ff fb1a 	bl	8000ad4 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d906      	bls.n	80014b8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e1ca      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
 80014ae:	bf00      	nop
 80014b0:	40021000 	.word	0x40021000
 80014b4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014b8:	4b8c      	ldr	r3, [pc, #560]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 80014ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014be:	f003 0302 	and.w	r3, r3, #2
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d1ea      	bne.n	800149c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0304 	and.w	r3, r3, #4
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f000 80a6 	beq.w	8001620 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014d4:	2300      	movs	r3, #0
 80014d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80014d8:	4b84      	ldr	r3, [pc, #528]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 80014da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d101      	bne.n	80014e8 <HAL_RCC_OscConfig+0x2b4>
 80014e4:	2301      	movs	r3, #1
 80014e6:	e000      	b.n	80014ea <HAL_RCC_OscConfig+0x2b6>
 80014e8:	2300      	movs	r3, #0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d00d      	beq.n	800150a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ee:	4b7f      	ldr	r3, [pc, #508]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 80014f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014f2:	4a7e      	ldr	r2, [pc, #504]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 80014f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80014fa:	4b7c      	ldr	r3, [pc, #496]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 80014fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001506:	2301      	movs	r3, #1
 8001508:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800150a:	4b79      	ldr	r3, [pc, #484]	@ (80016f0 <HAL_RCC_OscConfig+0x4bc>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001512:	2b00      	cmp	r3, #0
 8001514:	d118      	bne.n	8001548 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001516:	4b76      	ldr	r3, [pc, #472]	@ (80016f0 <HAL_RCC_OscConfig+0x4bc>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a75      	ldr	r2, [pc, #468]	@ (80016f0 <HAL_RCC_OscConfig+0x4bc>)
 800151c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001520:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001522:	f7ff fad7 	bl	8000ad4 <HAL_GetTick>
 8001526:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001528:	e008      	b.n	800153c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800152a:	f7ff fad3 	bl	8000ad4 <HAL_GetTick>
 800152e:	4602      	mov	r2, r0
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	2b02      	cmp	r3, #2
 8001536:	d901      	bls.n	800153c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001538:	2303      	movs	r3, #3
 800153a:	e183      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800153c:	4b6c      	ldr	r3, [pc, #432]	@ (80016f0 <HAL_RCC_OscConfig+0x4bc>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001544:	2b00      	cmp	r3, #0
 8001546:	d0f0      	beq.n	800152a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	2b01      	cmp	r3, #1
 800154e:	d108      	bne.n	8001562 <HAL_RCC_OscConfig+0x32e>
 8001550:	4b66      	ldr	r3, [pc, #408]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 8001552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001556:	4a65      	ldr	r2, [pc, #404]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001560:	e024      	b.n	80015ac <HAL_RCC_OscConfig+0x378>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	2b05      	cmp	r3, #5
 8001568:	d110      	bne.n	800158c <HAL_RCC_OscConfig+0x358>
 800156a:	4b60      	ldr	r3, [pc, #384]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 800156c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001570:	4a5e      	ldr	r2, [pc, #376]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 8001572:	f043 0304 	orr.w	r3, r3, #4
 8001576:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800157a:	4b5c      	ldr	r3, [pc, #368]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 800157c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001580:	4a5a      	ldr	r2, [pc, #360]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 8001582:	f043 0301 	orr.w	r3, r3, #1
 8001586:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800158a:	e00f      	b.n	80015ac <HAL_RCC_OscConfig+0x378>
 800158c:	4b57      	ldr	r3, [pc, #348]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 800158e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001592:	4a56      	ldr	r2, [pc, #344]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 8001594:	f023 0301 	bic.w	r3, r3, #1
 8001598:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800159c:	4b53      	ldr	r3, [pc, #332]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 800159e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015a2:	4a52      	ldr	r2, [pc, #328]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 80015a4:	f023 0304 	bic.w	r3, r3, #4
 80015a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d016      	beq.n	80015e2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015b4:	f7ff fa8e 	bl	8000ad4 <HAL_GetTick>
 80015b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015ba:	e00a      	b.n	80015d2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015bc:	f7ff fa8a 	bl	8000ad4 <HAL_GetTick>
 80015c0:	4602      	mov	r2, r0
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d901      	bls.n	80015d2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80015ce:	2303      	movs	r3, #3
 80015d0:	e138      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015d2:	4b46      	ldr	r3, [pc, #280]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 80015d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015d8:	f003 0302 	and.w	r3, r3, #2
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d0ed      	beq.n	80015bc <HAL_RCC_OscConfig+0x388>
 80015e0:	e015      	b.n	800160e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015e2:	f7ff fa77 	bl	8000ad4 <HAL_GetTick>
 80015e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015e8:	e00a      	b.n	8001600 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ea:	f7ff fa73 	bl	8000ad4 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d901      	bls.n	8001600 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e121      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001600:	4b3a      	ldr	r3, [pc, #232]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 8001602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001606:	f003 0302 	and.w	r3, r3, #2
 800160a:	2b00      	cmp	r3, #0
 800160c:	d1ed      	bne.n	80015ea <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800160e:	7ffb      	ldrb	r3, [r7, #31]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d105      	bne.n	8001620 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001614:	4b35      	ldr	r3, [pc, #212]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 8001616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001618:	4a34      	ldr	r2, [pc, #208]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 800161a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800161e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 0320 	and.w	r3, r3, #32
 8001628:	2b00      	cmp	r3, #0
 800162a:	d03c      	beq.n	80016a6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d01c      	beq.n	800166e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001634:	4b2d      	ldr	r3, [pc, #180]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 8001636:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800163a:	4a2c      	ldr	r2, [pc, #176]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001644:	f7ff fa46 	bl	8000ad4 <HAL_GetTick>
 8001648:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800164a:	e008      	b.n	800165e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800164c:	f7ff fa42 	bl	8000ad4 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	2b02      	cmp	r3, #2
 8001658:	d901      	bls.n	800165e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e0f2      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800165e:	4b23      	ldr	r3, [pc, #140]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 8001660:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001664:	f003 0302 	and.w	r3, r3, #2
 8001668:	2b00      	cmp	r3, #0
 800166a:	d0ef      	beq.n	800164c <HAL_RCC_OscConfig+0x418>
 800166c:	e01b      	b.n	80016a6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800166e:	4b1f      	ldr	r3, [pc, #124]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 8001670:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001674:	4a1d      	ldr	r2, [pc, #116]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 8001676:	f023 0301 	bic.w	r3, r3, #1
 800167a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800167e:	f7ff fa29 	bl	8000ad4 <HAL_GetTick>
 8001682:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001686:	f7ff fa25 	bl	8000ad4 <HAL_GetTick>
 800168a:	4602      	mov	r2, r0
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e0d5      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001698:	4b14      	ldr	r3, [pc, #80]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 800169a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d1ef      	bne.n	8001686 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	69db      	ldr	r3, [r3, #28]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f000 80c9 	beq.w	8001842 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016b0:	4b0e      	ldr	r3, [pc, #56]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	f003 030c 	and.w	r3, r3, #12
 80016b8:	2b0c      	cmp	r3, #12
 80016ba:	f000 8083 	beq.w	80017c4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	69db      	ldr	r3, [r3, #28]
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d15e      	bne.n	8001784 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016c6:	4b09      	ldr	r3, [pc, #36]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a08      	ldr	r2, [pc, #32]	@ (80016ec <HAL_RCC_OscConfig+0x4b8>)
 80016cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d2:	f7ff f9ff 	bl	8000ad4 <HAL_GetTick>
 80016d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016d8:	e00c      	b.n	80016f4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016da:	f7ff f9fb 	bl	8000ad4 <HAL_GetTick>
 80016de:	4602      	mov	r2, r0
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	2b02      	cmp	r3, #2
 80016e6:	d905      	bls.n	80016f4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80016e8:	2303      	movs	r3, #3
 80016ea:	e0ab      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
 80016ec:	40021000 	.word	0x40021000
 80016f0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016f4:	4b55      	ldr	r3, [pc, #340]	@ (800184c <HAL_RCC_OscConfig+0x618>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1ec      	bne.n	80016da <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001700:	4b52      	ldr	r3, [pc, #328]	@ (800184c <HAL_RCC_OscConfig+0x618>)
 8001702:	68da      	ldr	r2, [r3, #12]
 8001704:	4b52      	ldr	r3, [pc, #328]	@ (8001850 <HAL_RCC_OscConfig+0x61c>)
 8001706:	4013      	ands	r3, r2
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	6a11      	ldr	r1, [r2, #32]
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001710:	3a01      	subs	r2, #1
 8001712:	0112      	lsls	r2, r2, #4
 8001714:	4311      	orrs	r1, r2
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800171a:	0212      	lsls	r2, r2, #8
 800171c:	4311      	orrs	r1, r2
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001722:	0852      	lsrs	r2, r2, #1
 8001724:	3a01      	subs	r2, #1
 8001726:	0552      	lsls	r2, r2, #21
 8001728:	4311      	orrs	r1, r2
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800172e:	0852      	lsrs	r2, r2, #1
 8001730:	3a01      	subs	r2, #1
 8001732:	0652      	lsls	r2, r2, #25
 8001734:	4311      	orrs	r1, r2
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800173a:	06d2      	lsls	r2, r2, #27
 800173c:	430a      	orrs	r2, r1
 800173e:	4943      	ldr	r1, [pc, #268]	@ (800184c <HAL_RCC_OscConfig+0x618>)
 8001740:	4313      	orrs	r3, r2
 8001742:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001744:	4b41      	ldr	r3, [pc, #260]	@ (800184c <HAL_RCC_OscConfig+0x618>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a40      	ldr	r2, [pc, #256]	@ (800184c <HAL_RCC_OscConfig+0x618>)
 800174a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800174e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001750:	4b3e      	ldr	r3, [pc, #248]	@ (800184c <HAL_RCC_OscConfig+0x618>)
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	4a3d      	ldr	r2, [pc, #244]	@ (800184c <HAL_RCC_OscConfig+0x618>)
 8001756:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800175a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800175c:	f7ff f9ba 	bl	8000ad4 <HAL_GetTick>
 8001760:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001762:	e008      	b.n	8001776 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001764:	f7ff f9b6 	bl	8000ad4 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b02      	cmp	r3, #2
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e066      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001776:	4b35      	ldr	r3, [pc, #212]	@ (800184c <HAL_RCC_OscConfig+0x618>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d0f0      	beq.n	8001764 <HAL_RCC_OscConfig+0x530>
 8001782:	e05e      	b.n	8001842 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001784:	4b31      	ldr	r3, [pc, #196]	@ (800184c <HAL_RCC_OscConfig+0x618>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a30      	ldr	r2, [pc, #192]	@ (800184c <HAL_RCC_OscConfig+0x618>)
 800178a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800178e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001790:	f7ff f9a0 	bl	8000ad4 <HAL_GetTick>
 8001794:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001796:	e008      	b.n	80017aa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001798:	f7ff f99c 	bl	8000ad4 <HAL_GetTick>
 800179c:	4602      	mov	r2, r0
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e04c      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017aa:	4b28      	ldr	r3, [pc, #160]	@ (800184c <HAL_RCC_OscConfig+0x618>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d1f0      	bne.n	8001798 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80017b6:	4b25      	ldr	r3, [pc, #148]	@ (800184c <HAL_RCC_OscConfig+0x618>)
 80017b8:	68da      	ldr	r2, [r3, #12]
 80017ba:	4924      	ldr	r1, [pc, #144]	@ (800184c <HAL_RCC_OscConfig+0x618>)
 80017bc:	4b25      	ldr	r3, [pc, #148]	@ (8001854 <HAL_RCC_OscConfig+0x620>)
 80017be:	4013      	ands	r3, r2
 80017c0:	60cb      	str	r3, [r1, #12]
 80017c2:	e03e      	b.n	8001842 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	69db      	ldr	r3, [r3, #28]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d101      	bne.n	80017d0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e039      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80017d0:	4b1e      	ldr	r3, [pc, #120]	@ (800184c <HAL_RCC_OscConfig+0x618>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	f003 0203 	and.w	r2, r3, #3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6a1b      	ldr	r3, [r3, #32]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d12c      	bne.n	800183e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017ee:	3b01      	subs	r3, #1
 80017f0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d123      	bne.n	800183e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001800:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001802:	429a      	cmp	r2, r3
 8001804:	d11b      	bne.n	800183e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001810:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001812:	429a      	cmp	r2, r3
 8001814:	d113      	bne.n	800183e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001820:	085b      	lsrs	r3, r3, #1
 8001822:	3b01      	subs	r3, #1
 8001824:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001826:	429a      	cmp	r2, r3
 8001828:	d109      	bne.n	800183e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001834:	085b      	lsrs	r3, r3, #1
 8001836:	3b01      	subs	r3, #1
 8001838:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800183a:	429a      	cmp	r2, r3
 800183c:	d001      	beq.n	8001842 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e000      	b.n	8001844 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001842:	2300      	movs	r3, #0
}
 8001844:	4618      	mov	r0, r3
 8001846:	3720      	adds	r7, #32
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	40021000 	.word	0x40021000
 8001850:	019f800c 	.word	0x019f800c
 8001854:	feeefffc 	.word	0xfeeefffc

08001858 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001862:	2300      	movs	r3, #0
 8001864:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d101      	bne.n	8001870 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800186c:	2301      	movs	r3, #1
 800186e:	e11e      	b.n	8001aae <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001870:	4b91      	ldr	r3, [pc, #580]	@ (8001ab8 <HAL_RCC_ClockConfig+0x260>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 030f 	and.w	r3, r3, #15
 8001878:	683a      	ldr	r2, [r7, #0]
 800187a:	429a      	cmp	r2, r3
 800187c:	d910      	bls.n	80018a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800187e:	4b8e      	ldr	r3, [pc, #568]	@ (8001ab8 <HAL_RCC_ClockConfig+0x260>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f023 020f 	bic.w	r2, r3, #15
 8001886:	498c      	ldr	r1, [pc, #560]	@ (8001ab8 <HAL_RCC_ClockConfig+0x260>)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	4313      	orrs	r3, r2
 800188c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800188e:	4b8a      	ldr	r3, [pc, #552]	@ (8001ab8 <HAL_RCC_ClockConfig+0x260>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 030f 	and.w	r3, r3, #15
 8001896:	683a      	ldr	r2, [r7, #0]
 8001898:	429a      	cmp	r2, r3
 800189a:	d001      	beq.n	80018a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e106      	b.n	8001aae <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0301 	and.w	r3, r3, #1
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d073      	beq.n	8001994 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	2b03      	cmp	r3, #3
 80018b2:	d129      	bne.n	8001908 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018b4:	4b81      	ldr	r3, [pc, #516]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d101      	bne.n	80018c4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e0f4      	b.n	8001aae <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80018c4:	f000 f99e 	bl	8001c04 <RCC_GetSysClockFreqFromPLLSource>
 80018c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	4a7c      	ldr	r2, [pc, #496]	@ (8001ac0 <HAL_RCC_ClockConfig+0x268>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d93f      	bls.n	8001952 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80018d2:	4b7a      	ldr	r3, [pc, #488]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d009      	beq.n	80018f2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d033      	beq.n	8001952 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d12f      	bne.n	8001952 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80018f2:	4b72      	ldr	r3, [pc, #456]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80018fa:	4a70      	ldr	r2, [pc, #448]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 80018fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001900:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001902:	2380      	movs	r3, #128	@ 0x80
 8001904:	617b      	str	r3, [r7, #20]
 8001906:	e024      	b.n	8001952 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	2b02      	cmp	r3, #2
 800190e:	d107      	bne.n	8001920 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001910:	4b6a      	ldr	r3, [pc, #424]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d109      	bne.n	8001930 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e0c6      	b.n	8001aae <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001920:	4b66      	ldr	r3, [pc, #408]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001928:	2b00      	cmp	r3, #0
 800192a:	d101      	bne.n	8001930 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e0be      	b.n	8001aae <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001930:	f000 f8ce 	bl	8001ad0 <HAL_RCC_GetSysClockFreq>
 8001934:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	4a61      	ldr	r2, [pc, #388]	@ (8001ac0 <HAL_RCC_ClockConfig+0x268>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d909      	bls.n	8001952 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800193e:	4b5f      	ldr	r3, [pc, #380]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001946:	4a5d      	ldr	r2, [pc, #372]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 8001948:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800194c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800194e:	2380      	movs	r3, #128	@ 0x80
 8001950:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001952:	4b5a      	ldr	r3, [pc, #360]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	f023 0203 	bic.w	r2, r3, #3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	4957      	ldr	r1, [pc, #348]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 8001960:	4313      	orrs	r3, r2
 8001962:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001964:	f7ff f8b6 	bl	8000ad4 <HAL_GetTick>
 8001968:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800196a:	e00a      	b.n	8001982 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800196c:	f7ff f8b2 	bl	8000ad4 <HAL_GetTick>
 8001970:	4602      	mov	r2, r0
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	f241 3288 	movw	r2, #5000	@ 0x1388
 800197a:	4293      	cmp	r3, r2
 800197c:	d901      	bls.n	8001982 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e095      	b.n	8001aae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001982:	4b4e      	ldr	r3, [pc, #312]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f003 020c 	and.w	r2, r3, #12
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	429a      	cmp	r2, r3
 8001992:	d1eb      	bne.n	800196c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0302 	and.w	r3, r3, #2
 800199c:	2b00      	cmp	r3, #0
 800199e:	d023      	beq.n	80019e8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0304 	and.w	r3, r3, #4
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d005      	beq.n	80019b8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019ac:	4b43      	ldr	r3, [pc, #268]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	4a42      	ldr	r2, [pc, #264]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 80019b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80019b6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0308 	and.w	r3, r3, #8
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d007      	beq.n	80019d4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80019c4:	4b3d      	ldr	r3, [pc, #244]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80019cc:	4a3b      	ldr	r2, [pc, #236]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 80019ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80019d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019d4:	4b39      	ldr	r3, [pc, #228]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	4936      	ldr	r1, [pc, #216]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 80019e2:	4313      	orrs	r3, r2
 80019e4:	608b      	str	r3, [r1, #8]
 80019e6:	e008      	b.n	80019fa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	2b80      	cmp	r3, #128	@ 0x80
 80019ec:	d105      	bne.n	80019fa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80019ee:	4b33      	ldr	r3, [pc, #204]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	4a32      	ldr	r2, [pc, #200]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 80019f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80019f8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019fa:	4b2f      	ldr	r3, [pc, #188]	@ (8001ab8 <HAL_RCC_ClockConfig+0x260>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 030f 	and.w	r3, r3, #15
 8001a02:	683a      	ldr	r2, [r7, #0]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d21d      	bcs.n	8001a44 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a08:	4b2b      	ldr	r3, [pc, #172]	@ (8001ab8 <HAL_RCC_ClockConfig+0x260>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f023 020f 	bic.w	r2, r3, #15
 8001a10:	4929      	ldr	r1, [pc, #164]	@ (8001ab8 <HAL_RCC_ClockConfig+0x260>)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001a18:	f7ff f85c 	bl	8000ad4 <HAL_GetTick>
 8001a1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a1e:	e00a      	b.n	8001a36 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a20:	f7ff f858 	bl	8000ad4 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e03b      	b.n	8001aae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a36:	4b20      	ldr	r3, [pc, #128]	@ (8001ab8 <HAL_RCC_ClockConfig+0x260>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 030f 	and.w	r3, r3, #15
 8001a3e:	683a      	ldr	r2, [r7, #0]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d1ed      	bne.n	8001a20 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0304 	and.w	r3, r3, #4
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d008      	beq.n	8001a62 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a50:	4b1a      	ldr	r3, [pc, #104]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	4917      	ldr	r1, [pc, #92]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0308 	and.w	r3, r3, #8
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d009      	beq.n	8001a82 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a6e:	4b13      	ldr	r3, [pc, #76]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	691b      	ldr	r3, [r3, #16]
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	490f      	ldr	r1, [pc, #60]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a82:	f000 f825 	bl	8001ad0 <HAL_RCC_GetSysClockFreq>
 8001a86:	4602      	mov	r2, r0
 8001a88:	4b0c      	ldr	r3, [pc, #48]	@ (8001abc <HAL_RCC_ClockConfig+0x264>)
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	091b      	lsrs	r3, r3, #4
 8001a8e:	f003 030f 	and.w	r3, r3, #15
 8001a92:	490c      	ldr	r1, [pc, #48]	@ (8001ac4 <HAL_RCC_ClockConfig+0x26c>)
 8001a94:	5ccb      	ldrb	r3, [r1, r3]
 8001a96:	f003 031f 	and.w	r3, r3, #31
 8001a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac8 <HAL_RCC_ClockConfig+0x270>)
 8001aa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001acc <HAL_RCC_ClockConfig+0x274>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7fe ffc8 	bl	8000a3c <HAL_InitTick>
 8001aac:	4603      	mov	r3, r0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3718      	adds	r7, #24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40022000 	.word	0x40022000
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	04c4b400 	.word	0x04c4b400
 8001ac4:	08003244 	.word	0x08003244
 8001ac8:	20000000 	.word	0x20000000
 8001acc:	20000004 	.word	0x20000004

08001ad0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b087      	sub	sp, #28
 8001ad4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001ad6:	4b2c      	ldr	r3, [pc, #176]	@ (8001b88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	f003 030c 	and.w	r3, r3, #12
 8001ade:	2b04      	cmp	r3, #4
 8001ae0:	d102      	bne.n	8001ae8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001ae2:	4b2a      	ldr	r3, [pc, #168]	@ (8001b8c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ae4:	613b      	str	r3, [r7, #16]
 8001ae6:	e047      	b.n	8001b78 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001ae8:	4b27      	ldr	r3, [pc, #156]	@ (8001b88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	f003 030c 	and.w	r3, r3, #12
 8001af0:	2b08      	cmp	r3, #8
 8001af2:	d102      	bne.n	8001afa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001af4:	4b26      	ldr	r3, [pc, #152]	@ (8001b90 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001af6:	613b      	str	r3, [r7, #16]
 8001af8:	e03e      	b.n	8001b78 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001afa:	4b23      	ldr	r3, [pc, #140]	@ (8001b88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	f003 030c 	and.w	r3, r3, #12
 8001b02:	2b0c      	cmp	r3, #12
 8001b04:	d136      	bne.n	8001b74 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001b06:	4b20      	ldr	r3, [pc, #128]	@ (8001b88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	f003 0303 	and.w	r3, r3, #3
 8001b0e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001b10:	4b1d      	ldr	r3, [pc, #116]	@ (8001b88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	091b      	lsrs	r3, r3, #4
 8001b16:	f003 030f 	and.w	r3, r3, #15
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	2b03      	cmp	r3, #3
 8001b22:	d10c      	bne.n	8001b3e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b24:	4a1a      	ldr	r2, [pc, #104]	@ (8001b90 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b2c:	4a16      	ldr	r2, [pc, #88]	@ (8001b88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b2e:	68d2      	ldr	r2, [r2, #12]
 8001b30:	0a12      	lsrs	r2, r2, #8
 8001b32:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001b36:	fb02 f303 	mul.w	r3, r2, r3
 8001b3a:	617b      	str	r3, [r7, #20]
      break;
 8001b3c:	e00c      	b.n	8001b58 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b3e:	4a13      	ldr	r2, [pc, #76]	@ (8001b8c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b46:	4a10      	ldr	r2, [pc, #64]	@ (8001b88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b48:	68d2      	ldr	r2, [r2, #12]
 8001b4a:	0a12      	lsrs	r2, r2, #8
 8001b4c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001b50:	fb02 f303 	mul.w	r3, r2, r3
 8001b54:	617b      	str	r3, [r7, #20]
      break;
 8001b56:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b58:	4b0b      	ldr	r3, [pc, #44]	@ (8001b88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	0e5b      	lsrs	r3, r3, #25
 8001b5e:	f003 0303 	and.w	r3, r3, #3
 8001b62:	3301      	adds	r3, #1
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001b68:	697a      	ldr	r2, [r7, #20]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b70:	613b      	str	r3, [r7, #16]
 8001b72:	e001      	b.n	8001b78 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001b74:	2300      	movs	r3, #0
 8001b76:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001b78:	693b      	ldr	r3, [r7, #16]
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	371c      	adds	r7, #28
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	00f42400 	.word	0x00f42400
 8001b90:	016e3600 	.word	0x016e3600

08001b94 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b98:	4b03      	ldr	r3, [pc, #12]	@ (8001ba8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	20000000 	.word	0x20000000

08001bac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001bb0:	f7ff fff0 	bl	8001b94 <HAL_RCC_GetHCLKFreq>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	0a1b      	lsrs	r3, r3, #8
 8001bbc:	f003 0307 	and.w	r3, r3, #7
 8001bc0:	4904      	ldr	r1, [pc, #16]	@ (8001bd4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001bc2:	5ccb      	ldrb	r3, [r1, r3]
 8001bc4:	f003 031f 	and.w	r3, r3, #31
 8001bc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	08003254 	.word	0x08003254

08001bd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001bdc:	f7ff ffda 	bl	8001b94 <HAL_RCC_GetHCLKFreq>
 8001be0:	4602      	mov	r2, r0
 8001be2:	4b06      	ldr	r3, [pc, #24]	@ (8001bfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	0adb      	lsrs	r3, r3, #11
 8001be8:	f003 0307 	and.w	r3, r3, #7
 8001bec:	4904      	ldr	r1, [pc, #16]	@ (8001c00 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001bee:	5ccb      	ldrb	r3, [r1, r3]
 8001bf0:	f003 031f 	and.w	r3, r3, #31
 8001bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	08003254 	.word	0x08003254

08001c04 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b087      	sub	sp, #28
 8001c08:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c0a:	4b1e      	ldr	r3, [pc, #120]	@ (8001c84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	f003 0303 	and.w	r3, r3, #3
 8001c12:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c14:	4b1b      	ldr	r3, [pc, #108]	@ (8001c84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	091b      	lsrs	r3, r3, #4
 8001c1a:	f003 030f 	and.w	r3, r3, #15
 8001c1e:	3301      	adds	r3, #1
 8001c20:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	2b03      	cmp	r3, #3
 8001c26:	d10c      	bne.n	8001c42 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c28:	4a17      	ldr	r2, [pc, #92]	@ (8001c88 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c30:	4a14      	ldr	r2, [pc, #80]	@ (8001c84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c32:	68d2      	ldr	r2, [r2, #12]
 8001c34:	0a12      	lsrs	r2, r2, #8
 8001c36:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001c3a:	fb02 f303 	mul.w	r3, r2, r3
 8001c3e:	617b      	str	r3, [r7, #20]
    break;
 8001c40:	e00c      	b.n	8001c5c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c42:	4a12      	ldr	r2, [pc, #72]	@ (8001c8c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c4a:	4a0e      	ldr	r2, [pc, #56]	@ (8001c84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c4c:	68d2      	ldr	r2, [r2, #12]
 8001c4e:	0a12      	lsrs	r2, r2, #8
 8001c50:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001c54:	fb02 f303 	mul.w	r3, r2, r3
 8001c58:	617b      	str	r3, [r7, #20]
    break;
 8001c5a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c5c:	4b09      	ldr	r3, [pc, #36]	@ (8001c84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	0e5b      	lsrs	r3, r3, #25
 8001c62:	f003 0303 	and.w	r3, r3, #3
 8001c66:	3301      	adds	r3, #1
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001c6c:	697a      	ldr	r2, [r7, #20]
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c74:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001c76:	687b      	ldr	r3, [r7, #4]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	371c      	adds	r7, #28
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	40021000 	.word	0x40021000
 8001c88:	016e3600 	.word	0x016e3600
 8001c8c:	00f42400 	.word	0x00f42400

08001c90 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001c98:	2300      	movs	r3, #0
 8001c9a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f000 8098 	beq.w	8001dde <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cb2:	4b43      	ldr	r3, [pc, #268]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d10d      	bne.n	8001cda <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cbe:	4b40      	ldr	r3, [pc, #256]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cc2:	4a3f      	ldr	r2, [pc, #252]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cca:	4b3d      	ldr	r3, [pc, #244]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cd2:	60bb      	str	r3, [r7, #8]
 8001cd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001cda:	4b3a      	ldr	r3, [pc, #232]	@ (8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a39      	ldr	r2, [pc, #228]	@ (8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ce4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001ce6:	f7fe fef5 	bl	8000ad4 <HAL_GetTick>
 8001cea:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001cec:	e009      	b.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cee:	f7fe fef1 	bl	8000ad4 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d902      	bls.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	74fb      	strb	r3, [r7, #19]
        break;
 8001d00:	e005      	b.n	8001d0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d02:	4b30      	ldr	r3, [pc, #192]	@ (8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d0ef      	beq.n	8001cee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001d0e:	7cfb      	ldrb	r3, [r7, #19]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d159      	bne.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001d14:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d1e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d01e      	beq.n	8001d64 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d2a:	697a      	ldr	r2, [r7, #20]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d019      	beq.n	8001d64 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001d30:	4b23      	ldr	r3, [pc, #140]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d3a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001d3c:	4b20      	ldr	r3, [pc, #128]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d42:	4a1f      	ldr	r2, [pc, #124]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001d4c:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d52:	4a1b      	ldr	r2, [pc, #108]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001d5c:	4a18      	ldr	r2, [pc, #96]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d016      	beq.n	8001d9c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d6e:	f7fe feb1 	bl	8000ad4 <HAL_GetTick>
 8001d72:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d74:	e00b      	b.n	8001d8e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d76:	f7fe fead 	bl	8000ad4 <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d902      	bls.n	8001d8e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	74fb      	strb	r3, [r7, #19]
            break;
 8001d8c:	e006      	b.n	8001d9c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d94:	f003 0302 	and.w	r3, r3, #2
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d0ec      	beq.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8001d9c:	7cfb      	ldrb	r3, [r7, #19]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d10b      	bne.n	8001dba <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001da2:	4b07      	ldr	r3, [pc, #28]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001da8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db0:	4903      	ldr	r1, [pc, #12]	@ (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001db2:	4313      	orrs	r3, r2
 8001db4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8001db8:	e008      	b.n	8001dcc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001dba:	7cfb      	ldrb	r3, [r7, #19]
 8001dbc:	74bb      	strb	r3, [r7, #18]
 8001dbe:	e005      	b.n	8001dcc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001dc8:	7cfb      	ldrb	r3, [r7, #19]
 8001dca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001dcc:	7c7b      	ldrb	r3, [r7, #17]
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d105      	bne.n	8001dde <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dd2:	4ba7      	ldr	r3, [pc, #668]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd6:	4aa6      	ldr	r2, [pc, #664]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001dd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ddc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d00a      	beq.n	8001e00 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001dea:	4ba1      	ldr	r3, [pc, #644]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001df0:	f023 0203 	bic.w	r2, r3, #3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	499d      	ldr	r1, [pc, #628]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0302 	and.w	r3, r3, #2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d00a      	beq.n	8001e22 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001e0c:	4b98      	ldr	r3, [pc, #608]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e12:	f023 020c 	bic.w	r2, r3, #12
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	4995      	ldr	r1, [pc, #596]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0304 	and.w	r3, r3, #4
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d00a      	beq.n	8001e44 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001e2e:	4b90      	ldr	r3, [pc, #576]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e34:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	498c      	ldr	r1, [pc, #560]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 0308 	and.w	r3, r3, #8
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d00a      	beq.n	8001e66 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001e50:	4b87      	ldr	r3, [pc, #540]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e56:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	4984      	ldr	r1, [pc, #528]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e60:	4313      	orrs	r3, r2
 8001e62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0310 	and.w	r3, r3, #16
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d00a      	beq.n	8001e88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001e72:	4b7f      	ldr	r3, [pc, #508]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	695b      	ldr	r3, [r3, #20]
 8001e80:	497b      	ldr	r1, [pc, #492]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e82:	4313      	orrs	r3, r2
 8001e84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0320 	and.w	r3, r3, #32
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d00a      	beq.n	8001eaa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001e94:	4b76      	ldr	r3, [pc, #472]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e9a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	699b      	ldr	r3, [r3, #24]
 8001ea2:	4973      	ldr	r1, [pc, #460]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d00a      	beq.n	8001ecc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001eb6:	4b6e      	ldr	r3, [pc, #440]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ebc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	69db      	ldr	r3, [r3, #28]
 8001ec4:	496a      	ldr	r1, [pc, #424]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d00a      	beq.n	8001eee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001ed8:	4b65      	ldr	r3, [pc, #404]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ede:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a1b      	ldr	r3, [r3, #32]
 8001ee6:	4962      	ldr	r1, [pc, #392]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d00a      	beq.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001efa:	4b5d      	ldr	r3, [pc, #372]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f00:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f08:	4959      	ldr	r1, [pc, #356]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d00a      	beq.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001f1c:	4b54      	ldr	r3, [pc, #336]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f22:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f2a:	4951      	ldr	r1, [pc, #324]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d015      	beq.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f3e:	4b4c      	ldr	r3, [pc, #304]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f44:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f4c:	4948      	ldr	r1, [pc, #288]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f58:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001f5c:	d105      	bne.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f5e:	4b44      	ldr	r3, [pc, #272]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f60:	68db      	ldr	r3, [r3, #12]
 8001f62:	4a43      	ldr	r2, [pc, #268]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f64:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001f68:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d015      	beq.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001f76:	4b3e      	ldr	r3, [pc, #248]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f7c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f84:	493a      	ldr	r1, [pc, #232]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f86:	4313      	orrs	r3, r2
 8001f88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f94:	d105      	bne.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f96:	4b36      	ldr	r3, [pc, #216]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f98:	68db      	ldr	r3, [r3, #12]
 8001f9a:	4a35      	ldr	r2, [pc, #212]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f9c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001fa0:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d015      	beq.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001fae:	4b30      	ldr	r3, [pc, #192]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fb4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fbc:	492c      	ldr	r1, [pc, #176]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fcc:	d105      	bne.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001fce:	4b28      	ldr	r3, [pc, #160]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	4a27      	ldr	r2, [pc, #156]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001fd4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001fd8:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d015      	beq.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001fe6:	4b22      	ldr	r3, [pc, #136]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fec:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ff4:	491e      	ldr	r1, [pc, #120]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002000:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002004:	d105      	bne.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002006:	4b1a      	ldr	r3, [pc, #104]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	4a19      	ldr	r2, [pc, #100]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800200c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002010:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d015      	beq.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800201e:	4b14      	ldr	r3, [pc, #80]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002020:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002024:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800202c:	4910      	ldr	r1, [pc, #64]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800202e:	4313      	orrs	r3, r2
 8002030:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002038:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800203c:	d105      	bne.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800203e:	4b0c      	ldr	r3, [pc, #48]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	4a0b      	ldr	r2, [pc, #44]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002044:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002048:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002052:	2b00      	cmp	r3, #0
 8002054:	d018      	beq.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002056:	4b06      	ldr	r3, [pc, #24]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800205c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002064:	4902      	ldr	r1, [pc, #8]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002066:	4313      	orrs	r3, r2
 8002068:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	e001      	b.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002070:	40021000 	.word	0x40021000
 8002074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002076:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800207a:	d105      	bne.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800207c:	4b21      	ldr	r3, [pc, #132]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	4a20      	ldr	r2, [pc, #128]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8002082:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002086:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d015      	beq.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002094:	4b1b      	ldr	r3, [pc, #108]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8002096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800209a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a2:	4918      	ldr	r1, [pc, #96]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80020a4:	4313      	orrs	r3, r2
 80020a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020b2:	d105      	bne.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80020b4:	4b13      	ldr	r3, [pc, #76]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	4a12      	ldr	r2, [pc, #72]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80020ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020be:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d015      	beq.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80020cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80020ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020da:	490a      	ldr	r1, [pc, #40]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80020dc:	4313      	orrs	r3, r2
 80020de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80020ea:	d105      	bne.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80020ec:	4b05      	ldr	r3, [pc, #20]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	4a04      	ldr	r2, [pc, #16]	@ (8002104 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80020f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80020f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80020f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3718      	adds	r7, #24
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40021000 	.word	0x40021000

08002108 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e049      	b.n	80021ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002120:	b2db      	uxtb	r3, r3
 8002122:	2b00      	cmp	r3, #0
 8002124:	d106      	bne.n	8002134 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f7fe fb80 	bl	8000834 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2202      	movs	r2, #2
 8002138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	3304      	adds	r3, #4
 8002144:	4619      	mov	r1, r3
 8002146:	4610      	mov	r0, r2
 8002148:	f000 f89e 	bl	8002288 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2201      	movs	r2, #1
 8002150:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2201      	movs	r2, #1
 8002158:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2201      	movs	r2, #1
 8002160:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2201      	movs	r2, #1
 8002168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2201      	movs	r2, #1
 8002170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2201      	movs	r2, #1
 8002180:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2201      	movs	r2, #1
 8002188:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2201      	movs	r2, #1
 8002190:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
	...

080021b8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d001      	beq.n	80021d0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e047      	b.n	8002260 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2202      	movs	r2, #2
 80021d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a23      	ldr	r2, [pc, #140]	@ (800226c <HAL_TIM_Base_Start+0xb4>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d01d      	beq.n	800221e <HAL_TIM_Base_Start+0x66>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021ea:	d018      	beq.n	800221e <HAL_TIM_Base_Start+0x66>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a1f      	ldr	r2, [pc, #124]	@ (8002270 <HAL_TIM_Base_Start+0xb8>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d013      	beq.n	800221e <HAL_TIM_Base_Start+0x66>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a1e      	ldr	r2, [pc, #120]	@ (8002274 <HAL_TIM_Base_Start+0xbc>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d00e      	beq.n	800221e <HAL_TIM_Base_Start+0x66>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a1c      	ldr	r2, [pc, #112]	@ (8002278 <HAL_TIM_Base_Start+0xc0>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d009      	beq.n	800221e <HAL_TIM_Base_Start+0x66>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a1b      	ldr	r2, [pc, #108]	@ (800227c <HAL_TIM_Base_Start+0xc4>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d004      	beq.n	800221e <HAL_TIM_Base_Start+0x66>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a19      	ldr	r2, [pc, #100]	@ (8002280 <HAL_TIM_Base_Start+0xc8>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d115      	bne.n	800224a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	689a      	ldr	r2, [r3, #8]
 8002224:	4b17      	ldr	r3, [pc, #92]	@ (8002284 <HAL_TIM_Base_Start+0xcc>)
 8002226:	4013      	ands	r3, r2
 8002228:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2b06      	cmp	r3, #6
 800222e:	d015      	beq.n	800225c <HAL_TIM_Base_Start+0xa4>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002236:	d011      	beq.n	800225c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f042 0201 	orr.w	r2, r2, #1
 8002246:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002248:	e008      	b.n	800225c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f042 0201 	orr.w	r2, r2, #1
 8002258:	601a      	str	r2, [r3, #0]
 800225a:	e000      	b.n	800225e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800225c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	40012c00 	.word	0x40012c00
 8002270:	40000400 	.word	0x40000400
 8002274:	40000800 	.word	0x40000800
 8002278:	40013400 	.word	0x40013400
 800227c:	40014000 	.word	0x40014000
 8002280:	40015000 	.word	0x40015000
 8002284:	00010007 	.word	0x00010007

08002288 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002288:	b480      	push	{r7}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a48      	ldr	r2, [pc, #288]	@ (80023bc <TIM_Base_SetConfig+0x134>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d013      	beq.n	80022c8 <TIM_Base_SetConfig+0x40>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022a6:	d00f      	beq.n	80022c8 <TIM_Base_SetConfig+0x40>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4a45      	ldr	r2, [pc, #276]	@ (80023c0 <TIM_Base_SetConfig+0x138>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d00b      	beq.n	80022c8 <TIM_Base_SetConfig+0x40>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4a44      	ldr	r2, [pc, #272]	@ (80023c4 <TIM_Base_SetConfig+0x13c>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d007      	beq.n	80022c8 <TIM_Base_SetConfig+0x40>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	4a43      	ldr	r2, [pc, #268]	@ (80023c8 <TIM_Base_SetConfig+0x140>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d003      	beq.n	80022c8 <TIM_Base_SetConfig+0x40>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	4a42      	ldr	r2, [pc, #264]	@ (80023cc <TIM_Base_SetConfig+0x144>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d108      	bne.n	80022da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80022ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	68fa      	ldr	r2, [r7, #12]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a37      	ldr	r2, [pc, #220]	@ (80023bc <TIM_Base_SetConfig+0x134>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d01f      	beq.n	8002322 <TIM_Base_SetConfig+0x9a>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022e8:	d01b      	beq.n	8002322 <TIM_Base_SetConfig+0x9a>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a34      	ldr	r2, [pc, #208]	@ (80023c0 <TIM_Base_SetConfig+0x138>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d017      	beq.n	8002322 <TIM_Base_SetConfig+0x9a>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a33      	ldr	r2, [pc, #204]	@ (80023c4 <TIM_Base_SetConfig+0x13c>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d013      	beq.n	8002322 <TIM_Base_SetConfig+0x9a>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a32      	ldr	r2, [pc, #200]	@ (80023c8 <TIM_Base_SetConfig+0x140>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d00f      	beq.n	8002322 <TIM_Base_SetConfig+0x9a>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a32      	ldr	r2, [pc, #200]	@ (80023d0 <TIM_Base_SetConfig+0x148>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d00b      	beq.n	8002322 <TIM_Base_SetConfig+0x9a>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a31      	ldr	r2, [pc, #196]	@ (80023d4 <TIM_Base_SetConfig+0x14c>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d007      	beq.n	8002322 <TIM_Base_SetConfig+0x9a>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a30      	ldr	r2, [pc, #192]	@ (80023d8 <TIM_Base_SetConfig+0x150>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d003      	beq.n	8002322 <TIM_Base_SetConfig+0x9a>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a2b      	ldr	r2, [pc, #172]	@ (80023cc <TIM_Base_SetConfig+0x144>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d108      	bne.n	8002334 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002328:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	68fa      	ldr	r2, [r7, #12]
 8002330:	4313      	orrs	r3, r2
 8002332:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	695b      	ldr	r3, [r3, #20]
 800233e:	4313      	orrs	r3, r2
 8002340:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68fa      	ldr	r2, [r7, #12]
 8002346:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a18      	ldr	r2, [pc, #96]	@ (80023bc <TIM_Base_SetConfig+0x134>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d013      	beq.n	8002388 <TIM_Base_SetConfig+0x100>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a19      	ldr	r2, [pc, #100]	@ (80023c8 <TIM_Base_SetConfig+0x140>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d00f      	beq.n	8002388 <TIM_Base_SetConfig+0x100>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a19      	ldr	r2, [pc, #100]	@ (80023d0 <TIM_Base_SetConfig+0x148>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d00b      	beq.n	8002388 <TIM_Base_SetConfig+0x100>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4a18      	ldr	r2, [pc, #96]	@ (80023d4 <TIM_Base_SetConfig+0x14c>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d007      	beq.n	8002388 <TIM_Base_SetConfig+0x100>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a17      	ldr	r2, [pc, #92]	@ (80023d8 <TIM_Base_SetConfig+0x150>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d003      	beq.n	8002388 <TIM_Base_SetConfig+0x100>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a12      	ldr	r2, [pc, #72]	@ (80023cc <TIM_Base_SetConfig+0x144>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d103      	bne.n	8002390 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	691a      	ldr	r2, [r3, #16]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	691b      	ldr	r3, [r3, #16]
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d105      	bne.n	80023ae <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	691b      	ldr	r3, [r3, #16]
 80023a6:	f023 0201 	bic.w	r2, r3, #1
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	611a      	str	r2, [r3, #16]
  }
}
 80023ae:	bf00      	nop
 80023b0:	3714      	adds	r7, #20
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	40012c00 	.word	0x40012c00
 80023c0:	40000400 	.word	0x40000400
 80023c4:	40000800 	.word	0x40000800
 80023c8:	40013400 	.word	0x40013400
 80023cc:	40015000 	.word	0x40015000
 80023d0:	40014000 	.word	0x40014000
 80023d4:	40014400 	.word	0x40014400
 80023d8:	40014800 	.word	0x40014800

080023dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d101      	bne.n	80023f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80023f0:	2302      	movs	r3, #2
 80023f2:	e06f      	b.n	80024d4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2201      	movs	r2, #1
 80023f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2202      	movs	r2, #2
 8002400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a31      	ldr	r2, [pc, #196]	@ (80024e0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d009      	beq.n	8002432 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a30      	ldr	r2, [pc, #192]	@ (80024e4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d004      	beq.n	8002432 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a2e      	ldr	r2, [pc, #184]	@ (80024e8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d108      	bne.n	8002444 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002438:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	68fa      	ldr	r2, [r7, #12]
 8002440:	4313      	orrs	r3, r2
 8002442:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800244a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800244e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68fa      	ldr	r2, [r7, #12]
 8002456:	4313      	orrs	r3, r2
 8002458:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	68fa      	ldr	r2, [r7, #12]
 8002460:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a1e      	ldr	r2, [pc, #120]	@ (80024e0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d01d      	beq.n	80024a8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002474:	d018      	beq.n	80024a8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a1c      	ldr	r2, [pc, #112]	@ (80024ec <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d013      	beq.n	80024a8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a1a      	ldr	r2, [pc, #104]	@ (80024f0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d00e      	beq.n	80024a8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a15      	ldr	r2, [pc, #84]	@ (80024e4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d009      	beq.n	80024a8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a16      	ldr	r2, [pc, #88]	@ (80024f4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d004      	beq.n	80024a8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a11      	ldr	r2, [pc, #68]	@ (80024e8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d10c      	bne.n	80024c2 <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80024ae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	68ba      	ldr	r2, [r7, #8]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68ba      	ldr	r2, [r7, #8]
 80024c0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2201      	movs	r2, #1
 80024c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3714      	adds	r7, #20
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr
 80024e0:	40012c00 	.word	0x40012c00
 80024e4:	40013400 	.word	0x40013400
 80024e8:	40015000 	.word	0x40015000
 80024ec:	40000400 	.word	0x40000400
 80024f0:	40000800 	.word	0x40000800
 80024f4:	40014000 	.word	0x40014000

080024f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d101      	bne.n	800250a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e042      	b.n	8002590 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002510:	2b00      	cmp	r3, #0
 8002512:	d106      	bne.n	8002522 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7fe f9a9 	bl	8000874 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2224      	movs	r2, #36	@ 0x24
 8002526:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f022 0201 	bic.w	r2, r2, #1
 8002538:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800253e:	2b00      	cmp	r3, #0
 8002540:	d002      	beq.n	8002548 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 fb24 	bl	8002b90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f000 f825 	bl	8002598 <UART_SetConfig>
 800254e:	4603      	mov	r3, r0
 8002550:	2b01      	cmp	r3, #1
 8002552:	d101      	bne.n	8002558 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e01b      	b.n	8002590 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002566:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	689a      	ldr	r2, [r3, #8]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002576:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f042 0201 	orr.w	r2, r2, #1
 8002586:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f000 fba3 	bl	8002cd4 <UART_CheckIdleState>
 800258e:	4603      	mov	r3, r0
}
 8002590:	4618      	mov	r0, r3
 8002592:	3708      	adds	r7, #8
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002598:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800259c:	b08c      	sub	sp, #48	@ 0x30
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80025a2:	2300      	movs	r3, #0
 80025a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	689a      	ldr	r2, [r3, #8]
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	691b      	ldr	r3, [r3, #16]
 80025b0:	431a      	orrs	r2, r3
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	695b      	ldr	r3, [r3, #20]
 80025b6:	431a      	orrs	r2, r3
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	69db      	ldr	r3, [r3, #28]
 80025bc:	4313      	orrs	r3, r2
 80025be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	4baa      	ldr	r3, [pc, #680]	@ (8002870 <UART_SetConfig+0x2d8>)
 80025c8:	4013      	ands	r3, r2
 80025ca:	697a      	ldr	r2, [r7, #20]
 80025cc:	6812      	ldr	r2, [r2, #0]
 80025ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80025d0:	430b      	orrs	r3, r1
 80025d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	68da      	ldr	r2, [r3, #12]
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	430a      	orrs	r2, r1
 80025e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a9f      	ldr	r2, [pc, #636]	@ (8002874 <UART_SetConfig+0x2dc>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d004      	beq.n	8002604 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	6a1b      	ldr	r3, [r3, #32]
 80025fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002600:	4313      	orrs	r3, r2
 8002602:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800260e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002612:	697a      	ldr	r2, [r7, #20]
 8002614:	6812      	ldr	r2, [r2, #0]
 8002616:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002618:	430b      	orrs	r3, r1
 800261a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002622:	f023 010f 	bic.w	r1, r3, #15
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	430a      	orrs	r2, r1
 8002630:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a90      	ldr	r2, [pc, #576]	@ (8002878 <UART_SetConfig+0x2e0>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d125      	bne.n	8002688 <UART_SetConfig+0xf0>
 800263c:	4b8f      	ldr	r3, [pc, #572]	@ (800287c <UART_SetConfig+0x2e4>)
 800263e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002642:	f003 0303 	and.w	r3, r3, #3
 8002646:	2b03      	cmp	r3, #3
 8002648:	d81a      	bhi.n	8002680 <UART_SetConfig+0xe8>
 800264a:	a201      	add	r2, pc, #4	@ (adr r2, 8002650 <UART_SetConfig+0xb8>)
 800264c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002650:	08002661 	.word	0x08002661
 8002654:	08002671 	.word	0x08002671
 8002658:	08002669 	.word	0x08002669
 800265c:	08002679 	.word	0x08002679
 8002660:	2301      	movs	r3, #1
 8002662:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002666:	e116      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002668:	2302      	movs	r3, #2
 800266a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800266e:	e112      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002670:	2304      	movs	r3, #4
 8002672:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002676:	e10e      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002678:	2308      	movs	r3, #8
 800267a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800267e:	e10a      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002680:	2310      	movs	r3, #16
 8002682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002686:	e106      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a7c      	ldr	r2, [pc, #496]	@ (8002880 <UART_SetConfig+0x2e8>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d138      	bne.n	8002704 <UART_SetConfig+0x16c>
 8002692:	4b7a      	ldr	r3, [pc, #488]	@ (800287c <UART_SetConfig+0x2e4>)
 8002694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002698:	f003 030c 	and.w	r3, r3, #12
 800269c:	2b0c      	cmp	r3, #12
 800269e:	d82d      	bhi.n	80026fc <UART_SetConfig+0x164>
 80026a0:	a201      	add	r2, pc, #4	@ (adr r2, 80026a8 <UART_SetConfig+0x110>)
 80026a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026a6:	bf00      	nop
 80026a8:	080026dd 	.word	0x080026dd
 80026ac:	080026fd 	.word	0x080026fd
 80026b0:	080026fd 	.word	0x080026fd
 80026b4:	080026fd 	.word	0x080026fd
 80026b8:	080026ed 	.word	0x080026ed
 80026bc:	080026fd 	.word	0x080026fd
 80026c0:	080026fd 	.word	0x080026fd
 80026c4:	080026fd 	.word	0x080026fd
 80026c8:	080026e5 	.word	0x080026e5
 80026cc:	080026fd 	.word	0x080026fd
 80026d0:	080026fd 	.word	0x080026fd
 80026d4:	080026fd 	.word	0x080026fd
 80026d8:	080026f5 	.word	0x080026f5
 80026dc:	2300      	movs	r3, #0
 80026de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026e2:	e0d8      	b.n	8002896 <UART_SetConfig+0x2fe>
 80026e4:	2302      	movs	r3, #2
 80026e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026ea:	e0d4      	b.n	8002896 <UART_SetConfig+0x2fe>
 80026ec:	2304      	movs	r3, #4
 80026ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026f2:	e0d0      	b.n	8002896 <UART_SetConfig+0x2fe>
 80026f4:	2308      	movs	r3, #8
 80026f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026fa:	e0cc      	b.n	8002896 <UART_SetConfig+0x2fe>
 80026fc:	2310      	movs	r3, #16
 80026fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002702:	e0c8      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a5e      	ldr	r2, [pc, #376]	@ (8002884 <UART_SetConfig+0x2ec>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d125      	bne.n	800275a <UART_SetConfig+0x1c2>
 800270e:	4b5b      	ldr	r3, [pc, #364]	@ (800287c <UART_SetConfig+0x2e4>)
 8002710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002714:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002718:	2b30      	cmp	r3, #48	@ 0x30
 800271a:	d016      	beq.n	800274a <UART_SetConfig+0x1b2>
 800271c:	2b30      	cmp	r3, #48	@ 0x30
 800271e:	d818      	bhi.n	8002752 <UART_SetConfig+0x1ba>
 8002720:	2b20      	cmp	r3, #32
 8002722:	d00a      	beq.n	800273a <UART_SetConfig+0x1a2>
 8002724:	2b20      	cmp	r3, #32
 8002726:	d814      	bhi.n	8002752 <UART_SetConfig+0x1ba>
 8002728:	2b00      	cmp	r3, #0
 800272a:	d002      	beq.n	8002732 <UART_SetConfig+0x19a>
 800272c:	2b10      	cmp	r3, #16
 800272e:	d008      	beq.n	8002742 <UART_SetConfig+0x1aa>
 8002730:	e00f      	b.n	8002752 <UART_SetConfig+0x1ba>
 8002732:	2300      	movs	r3, #0
 8002734:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002738:	e0ad      	b.n	8002896 <UART_SetConfig+0x2fe>
 800273a:	2302      	movs	r3, #2
 800273c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002740:	e0a9      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002742:	2304      	movs	r3, #4
 8002744:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002748:	e0a5      	b.n	8002896 <UART_SetConfig+0x2fe>
 800274a:	2308      	movs	r3, #8
 800274c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002750:	e0a1      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002752:	2310      	movs	r3, #16
 8002754:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002758:	e09d      	b.n	8002896 <UART_SetConfig+0x2fe>
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a4a      	ldr	r2, [pc, #296]	@ (8002888 <UART_SetConfig+0x2f0>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d125      	bne.n	80027b0 <UART_SetConfig+0x218>
 8002764:	4b45      	ldr	r3, [pc, #276]	@ (800287c <UART_SetConfig+0x2e4>)
 8002766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800276a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800276e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002770:	d016      	beq.n	80027a0 <UART_SetConfig+0x208>
 8002772:	2bc0      	cmp	r3, #192	@ 0xc0
 8002774:	d818      	bhi.n	80027a8 <UART_SetConfig+0x210>
 8002776:	2b80      	cmp	r3, #128	@ 0x80
 8002778:	d00a      	beq.n	8002790 <UART_SetConfig+0x1f8>
 800277a:	2b80      	cmp	r3, #128	@ 0x80
 800277c:	d814      	bhi.n	80027a8 <UART_SetConfig+0x210>
 800277e:	2b00      	cmp	r3, #0
 8002780:	d002      	beq.n	8002788 <UART_SetConfig+0x1f0>
 8002782:	2b40      	cmp	r3, #64	@ 0x40
 8002784:	d008      	beq.n	8002798 <UART_SetConfig+0x200>
 8002786:	e00f      	b.n	80027a8 <UART_SetConfig+0x210>
 8002788:	2300      	movs	r3, #0
 800278a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800278e:	e082      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002790:	2302      	movs	r3, #2
 8002792:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002796:	e07e      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002798:	2304      	movs	r3, #4
 800279a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800279e:	e07a      	b.n	8002896 <UART_SetConfig+0x2fe>
 80027a0:	2308      	movs	r3, #8
 80027a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027a6:	e076      	b.n	8002896 <UART_SetConfig+0x2fe>
 80027a8:	2310      	movs	r3, #16
 80027aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027ae:	e072      	b.n	8002896 <UART_SetConfig+0x2fe>
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a35      	ldr	r2, [pc, #212]	@ (800288c <UART_SetConfig+0x2f4>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d12a      	bne.n	8002810 <UART_SetConfig+0x278>
 80027ba:	4b30      	ldr	r3, [pc, #192]	@ (800287c <UART_SetConfig+0x2e4>)
 80027bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80027c8:	d01a      	beq.n	8002800 <UART_SetConfig+0x268>
 80027ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80027ce:	d81b      	bhi.n	8002808 <UART_SetConfig+0x270>
 80027d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027d4:	d00c      	beq.n	80027f0 <UART_SetConfig+0x258>
 80027d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027da:	d815      	bhi.n	8002808 <UART_SetConfig+0x270>
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d003      	beq.n	80027e8 <UART_SetConfig+0x250>
 80027e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027e4:	d008      	beq.n	80027f8 <UART_SetConfig+0x260>
 80027e6:	e00f      	b.n	8002808 <UART_SetConfig+0x270>
 80027e8:	2300      	movs	r3, #0
 80027ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027ee:	e052      	b.n	8002896 <UART_SetConfig+0x2fe>
 80027f0:	2302      	movs	r3, #2
 80027f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027f6:	e04e      	b.n	8002896 <UART_SetConfig+0x2fe>
 80027f8:	2304      	movs	r3, #4
 80027fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027fe:	e04a      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002800:	2308      	movs	r3, #8
 8002802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002806:	e046      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002808:	2310      	movs	r3, #16
 800280a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800280e:	e042      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a17      	ldr	r2, [pc, #92]	@ (8002874 <UART_SetConfig+0x2dc>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d13a      	bne.n	8002890 <UART_SetConfig+0x2f8>
 800281a:	4b18      	ldr	r3, [pc, #96]	@ (800287c <UART_SetConfig+0x2e4>)
 800281c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002820:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002824:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002828:	d01a      	beq.n	8002860 <UART_SetConfig+0x2c8>
 800282a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800282e:	d81b      	bhi.n	8002868 <UART_SetConfig+0x2d0>
 8002830:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002834:	d00c      	beq.n	8002850 <UART_SetConfig+0x2b8>
 8002836:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800283a:	d815      	bhi.n	8002868 <UART_SetConfig+0x2d0>
 800283c:	2b00      	cmp	r3, #0
 800283e:	d003      	beq.n	8002848 <UART_SetConfig+0x2b0>
 8002840:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002844:	d008      	beq.n	8002858 <UART_SetConfig+0x2c0>
 8002846:	e00f      	b.n	8002868 <UART_SetConfig+0x2d0>
 8002848:	2300      	movs	r3, #0
 800284a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800284e:	e022      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002850:	2302      	movs	r3, #2
 8002852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002856:	e01e      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002858:	2304      	movs	r3, #4
 800285a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800285e:	e01a      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002860:	2308      	movs	r3, #8
 8002862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002866:	e016      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002868:	2310      	movs	r3, #16
 800286a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800286e:	e012      	b.n	8002896 <UART_SetConfig+0x2fe>
 8002870:	cfff69f3 	.word	0xcfff69f3
 8002874:	40008000 	.word	0x40008000
 8002878:	40013800 	.word	0x40013800
 800287c:	40021000 	.word	0x40021000
 8002880:	40004400 	.word	0x40004400
 8002884:	40004800 	.word	0x40004800
 8002888:	40004c00 	.word	0x40004c00
 800288c:	40005000 	.word	0x40005000
 8002890:	2310      	movs	r3, #16
 8002892:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4aae      	ldr	r2, [pc, #696]	@ (8002b54 <UART_SetConfig+0x5bc>)
 800289c:	4293      	cmp	r3, r2
 800289e:	f040 8097 	bne.w	80029d0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80028a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80028a6:	2b08      	cmp	r3, #8
 80028a8:	d823      	bhi.n	80028f2 <UART_SetConfig+0x35a>
 80028aa:	a201      	add	r2, pc, #4	@ (adr r2, 80028b0 <UART_SetConfig+0x318>)
 80028ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028b0:	080028d5 	.word	0x080028d5
 80028b4:	080028f3 	.word	0x080028f3
 80028b8:	080028dd 	.word	0x080028dd
 80028bc:	080028f3 	.word	0x080028f3
 80028c0:	080028e3 	.word	0x080028e3
 80028c4:	080028f3 	.word	0x080028f3
 80028c8:	080028f3 	.word	0x080028f3
 80028cc:	080028f3 	.word	0x080028f3
 80028d0:	080028eb 	.word	0x080028eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80028d4:	f7ff f96a 	bl	8001bac <HAL_RCC_GetPCLK1Freq>
 80028d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80028da:	e010      	b.n	80028fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80028dc:	4b9e      	ldr	r3, [pc, #632]	@ (8002b58 <UART_SetConfig+0x5c0>)
 80028de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80028e0:	e00d      	b.n	80028fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028e2:	f7ff f8f5 	bl	8001ad0 <HAL_RCC_GetSysClockFreq>
 80028e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80028e8:	e009      	b.n	80028fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80028ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80028f0:	e005      	b.n	80028fe <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80028f2:	2300      	movs	r3, #0
 80028f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80028fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80028fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002900:	2b00      	cmp	r3, #0
 8002902:	f000 8130 	beq.w	8002b66 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800290a:	4a94      	ldr	r2, [pc, #592]	@ (8002b5c <UART_SetConfig+0x5c4>)
 800290c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002910:	461a      	mov	r2, r3
 8002912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002914:	fbb3 f3f2 	udiv	r3, r3, r2
 8002918:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	685a      	ldr	r2, [r3, #4]
 800291e:	4613      	mov	r3, r2
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	4413      	add	r3, r2
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	429a      	cmp	r2, r3
 8002928:	d305      	bcc.n	8002936 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	429a      	cmp	r2, r3
 8002934:	d903      	bls.n	800293e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800293c:	e113      	b.n	8002b66 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800293e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002940:	2200      	movs	r2, #0
 8002942:	60bb      	str	r3, [r7, #8]
 8002944:	60fa      	str	r2, [r7, #12]
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800294a:	4a84      	ldr	r2, [pc, #528]	@ (8002b5c <UART_SetConfig+0x5c4>)
 800294c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002950:	b29b      	uxth	r3, r3
 8002952:	2200      	movs	r2, #0
 8002954:	603b      	str	r3, [r7, #0]
 8002956:	607a      	str	r2, [r7, #4]
 8002958:	e9d7 2300 	ldrd	r2, r3, [r7]
 800295c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002960:	f7fd fc5a 	bl	8000218 <__aeabi_uldivmod>
 8002964:	4602      	mov	r2, r0
 8002966:	460b      	mov	r3, r1
 8002968:	4610      	mov	r0, r2
 800296a:	4619      	mov	r1, r3
 800296c:	f04f 0200 	mov.w	r2, #0
 8002970:	f04f 0300 	mov.w	r3, #0
 8002974:	020b      	lsls	r3, r1, #8
 8002976:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800297a:	0202      	lsls	r2, r0, #8
 800297c:	6979      	ldr	r1, [r7, #20]
 800297e:	6849      	ldr	r1, [r1, #4]
 8002980:	0849      	lsrs	r1, r1, #1
 8002982:	2000      	movs	r0, #0
 8002984:	460c      	mov	r4, r1
 8002986:	4605      	mov	r5, r0
 8002988:	eb12 0804 	adds.w	r8, r2, r4
 800298c:	eb43 0905 	adc.w	r9, r3, r5
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	469a      	mov	sl, r3
 8002998:	4693      	mov	fp, r2
 800299a:	4652      	mov	r2, sl
 800299c:	465b      	mov	r3, fp
 800299e:	4640      	mov	r0, r8
 80029a0:	4649      	mov	r1, r9
 80029a2:	f7fd fc39 	bl	8000218 <__aeabi_uldivmod>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4613      	mov	r3, r2
 80029ac:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80029ae:	6a3b      	ldr	r3, [r7, #32]
 80029b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80029b4:	d308      	bcc.n	80029c8 <UART_SetConfig+0x430>
 80029b6:	6a3b      	ldr	r3, [r7, #32]
 80029b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80029bc:	d204      	bcs.n	80029c8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6a3a      	ldr	r2, [r7, #32]
 80029c4:	60da      	str	r2, [r3, #12]
 80029c6:	e0ce      	b.n	8002b66 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80029ce:	e0ca      	b.n	8002b66 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	69db      	ldr	r3, [r3, #28]
 80029d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029d8:	d166      	bne.n	8002aa8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80029da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80029de:	2b08      	cmp	r3, #8
 80029e0:	d827      	bhi.n	8002a32 <UART_SetConfig+0x49a>
 80029e2:	a201      	add	r2, pc, #4	@ (adr r2, 80029e8 <UART_SetConfig+0x450>)
 80029e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029e8:	08002a0d 	.word	0x08002a0d
 80029ec:	08002a15 	.word	0x08002a15
 80029f0:	08002a1d 	.word	0x08002a1d
 80029f4:	08002a33 	.word	0x08002a33
 80029f8:	08002a23 	.word	0x08002a23
 80029fc:	08002a33 	.word	0x08002a33
 8002a00:	08002a33 	.word	0x08002a33
 8002a04:	08002a33 	.word	0x08002a33
 8002a08:	08002a2b 	.word	0x08002a2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a0c:	f7ff f8ce 	bl	8001bac <HAL_RCC_GetPCLK1Freq>
 8002a10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002a12:	e014      	b.n	8002a3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002a14:	f7ff f8e0 	bl	8001bd8 <HAL_RCC_GetPCLK2Freq>
 8002a18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002a1a:	e010      	b.n	8002a3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002a1c:	4b4e      	ldr	r3, [pc, #312]	@ (8002b58 <UART_SetConfig+0x5c0>)
 8002a1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002a20:	e00d      	b.n	8002a3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a22:	f7ff f855 	bl	8001ad0 <HAL_RCC_GetSysClockFreq>
 8002a26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002a28:	e009      	b.n	8002a3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002a30:	e005      	b.n	8002a3e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8002a32:	2300      	movs	r3, #0
 8002a34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002a3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 8090 	beq.w	8002b66 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a4a:	4a44      	ldr	r2, [pc, #272]	@ (8002b5c <UART_SetConfig+0x5c4>)
 8002a4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a50:	461a      	mov	r2, r3
 8002a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a54:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a58:	005a      	lsls	r2, r3, #1
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	085b      	lsrs	r3, r3, #1
 8002a60:	441a      	add	r2, r3
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a6a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a6c:	6a3b      	ldr	r3, [r7, #32]
 8002a6e:	2b0f      	cmp	r3, #15
 8002a70:	d916      	bls.n	8002aa0 <UART_SetConfig+0x508>
 8002a72:	6a3b      	ldr	r3, [r7, #32]
 8002a74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a78:	d212      	bcs.n	8002aa0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002a7a:	6a3b      	ldr	r3, [r7, #32]
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	f023 030f 	bic.w	r3, r3, #15
 8002a82:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002a84:	6a3b      	ldr	r3, [r7, #32]
 8002a86:	085b      	lsrs	r3, r3, #1
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	8bfb      	ldrh	r3, [r7, #30]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	8bfa      	ldrh	r2, [r7, #30]
 8002a9c:	60da      	str	r2, [r3, #12]
 8002a9e:	e062      	b.n	8002b66 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002aa6:	e05e      	b.n	8002b66 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002aa8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002aac:	2b08      	cmp	r3, #8
 8002aae:	d828      	bhi.n	8002b02 <UART_SetConfig+0x56a>
 8002ab0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ab8 <UART_SetConfig+0x520>)
 8002ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab6:	bf00      	nop
 8002ab8:	08002add 	.word	0x08002add
 8002abc:	08002ae5 	.word	0x08002ae5
 8002ac0:	08002aed 	.word	0x08002aed
 8002ac4:	08002b03 	.word	0x08002b03
 8002ac8:	08002af3 	.word	0x08002af3
 8002acc:	08002b03 	.word	0x08002b03
 8002ad0:	08002b03 	.word	0x08002b03
 8002ad4:	08002b03 	.word	0x08002b03
 8002ad8:	08002afb 	.word	0x08002afb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002adc:	f7ff f866 	bl	8001bac <HAL_RCC_GetPCLK1Freq>
 8002ae0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002ae2:	e014      	b.n	8002b0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ae4:	f7ff f878 	bl	8001bd8 <HAL_RCC_GetPCLK2Freq>
 8002ae8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002aea:	e010      	b.n	8002b0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002aec:	4b1a      	ldr	r3, [pc, #104]	@ (8002b58 <UART_SetConfig+0x5c0>)
 8002aee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002af0:	e00d      	b.n	8002b0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002af2:	f7fe ffed 	bl	8001ad0 <HAL_RCC_GetSysClockFreq>
 8002af6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002af8:	e009      	b.n	8002b0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002afa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002afe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002b00:	e005      	b.n	8002b0e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8002b02:	2300      	movs	r3, #0
 8002b04:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002b0c:	bf00      	nop
    }

    if (pclk != 0U)
 8002b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d028      	beq.n	8002b66 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b18:	4a10      	ldr	r2, [pc, #64]	@ (8002b5c <UART_SetConfig+0x5c4>)
 8002b1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b1e:	461a      	mov	r2, r3
 8002b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b22:	fbb3 f2f2 	udiv	r2, r3, r2
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	085b      	lsrs	r3, r3, #1
 8002b2c:	441a      	add	r2, r3
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b36:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b38:	6a3b      	ldr	r3, [r7, #32]
 8002b3a:	2b0f      	cmp	r3, #15
 8002b3c:	d910      	bls.n	8002b60 <UART_SetConfig+0x5c8>
 8002b3e:	6a3b      	ldr	r3, [r7, #32]
 8002b40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b44:	d20c      	bcs.n	8002b60 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002b46:	6a3b      	ldr	r3, [r7, #32]
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	60da      	str	r2, [r3, #12]
 8002b50:	e009      	b.n	8002b66 <UART_SetConfig+0x5ce>
 8002b52:	bf00      	nop
 8002b54:	40008000 	.word	0x40008000
 8002b58:	00f42400 	.word	0x00f42400
 8002b5c:	0800325c 	.word	0x0800325c
      }
      else
      {
        ret = HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	2201      	movs	r2, #1
 8002b72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002b82:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3730      	adds	r7, #48	@ 0x30
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002b90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b9c:	f003 0308 	and.w	r3, r3, #8
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d00a      	beq.n	8002bba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	430a      	orrs	r2, r1
 8002bb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d00a      	beq.n	8002bdc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be0:	f003 0302 	and.w	r3, r3, #2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00a      	beq.n	8002bfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c02:	f003 0304 	and.w	r3, r3, #4
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00a      	beq.n	8002c20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c24:	f003 0310 	and.w	r3, r3, #16
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d00a      	beq.n	8002c42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c46:	f003 0320 	and.w	r3, r3, #32
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00a      	beq.n	8002c64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	430a      	orrs	r2, r1
 8002c62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d01a      	beq.n	8002ca6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	430a      	orrs	r2, r1
 8002c84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c8e:	d10a      	bne.n	8002ca6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002caa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00a      	beq.n	8002cc8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	605a      	str	r2, [r3, #4]
  }
}
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr

08002cd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b098      	sub	sp, #96	@ 0x60
 8002cd8:	af02      	add	r7, sp, #8
 8002cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002ce4:	f7fd fef6 	bl	8000ad4 <HAL_GetTick>
 8002ce8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0308 	and.w	r3, r3, #8
 8002cf4:	2b08      	cmp	r3, #8
 8002cf6:	d12f      	bne.n	8002d58 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002cf8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002cfc:	9300      	str	r3, [sp, #0]
 8002cfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d00:	2200      	movs	r2, #0
 8002d02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 f88e 	bl	8002e28 <UART_WaitOnFlagUntilTimeout>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d022      	beq.n	8002d58 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d1a:	e853 3f00 	ldrex	r3, [r3]
 8002d1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002d20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d26:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d30:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d32:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002d36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d38:	e841 2300 	strex	r3, r2, [r1]
 8002d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002d3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d1e6      	bne.n	8002d12 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2220      	movs	r2, #32
 8002d48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e063      	b.n	8002e20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0304 	and.w	r3, r3, #4
 8002d62:	2b04      	cmp	r3, #4
 8002d64:	d149      	bne.n	8002dfa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d66:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002d6a:	9300      	str	r3, [sp, #0]
 8002d6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f000 f857 	bl	8002e28 <UART_WaitOnFlagUntilTimeout>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d03c      	beq.n	8002dfa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d88:	e853 3f00 	ldrex	r3, [r3]
 8002d8c:	623b      	str	r3, [r7, #32]
   return(result);
 8002d8e:	6a3b      	ldr	r3, [r7, #32]
 8002d90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002da0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002da2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002da4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002da6:	e841 2300 	strex	r3, r2, [r1]
 8002daa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d1e6      	bne.n	8002d80 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	3308      	adds	r3, #8
 8002db8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	e853 3f00 	ldrex	r3, [r3]
 8002dc0:	60fb      	str	r3, [r7, #12]
   return(result);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f023 0301 	bic.w	r3, r3, #1
 8002dc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	3308      	adds	r3, #8
 8002dd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002dd2:	61fa      	str	r2, [r7, #28]
 8002dd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dd6:	69b9      	ldr	r1, [r7, #24]
 8002dd8:	69fa      	ldr	r2, [r7, #28]
 8002dda:	e841 2300 	strex	r3, r2, [r1]
 8002dde:	617b      	str	r3, [r7, #20]
   return(result);
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1e5      	bne.n	8002db2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2220      	movs	r2, #32
 8002dea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e012      	b.n	8002e20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2220      	movs	r2, #32
 8002dfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2220      	movs	r2, #32
 8002e06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3758      	adds	r7, #88	@ 0x58
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	603b      	str	r3, [r7, #0]
 8002e34:	4613      	mov	r3, r2
 8002e36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e38:	e04f      	b.n	8002eda <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e40:	d04b      	beq.n	8002eda <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e42:	f7fd fe47 	bl	8000ad4 <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	69ba      	ldr	r2, [r7, #24]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d302      	bcc.n	8002e58 <UART_WaitOnFlagUntilTimeout+0x30>
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d101      	bne.n	8002e5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e04e      	b.n	8002efa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0304 	and.w	r3, r3, #4
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d037      	beq.n	8002eda <UART_WaitOnFlagUntilTimeout+0xb2>
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	2b80      	cmp	r3, #128	@ 0x80
 8002e6e:	d034      	beq.n	8002eda <UART_WaitOnFlagUntilTimeout+0xb2>
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	2b40      	cmp	r3, #64	@ 0x40
 8002e74:	d031      	beq.n	8002eda <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	f003 0308 	and.w	r3, r3, #8
 8002e80:	2b08      	cmp	r3, #8
 8002e82:	d110      	bne.n	8002ea6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2208      	movs	r2, #8
 8002e8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f000 f838 	bl	8002f02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2208      	movs	r2, #8
 8002e96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e029      	b.n	8002efa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	69db      	ldr	r3, [r3, #28]
 8002eac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002eb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002eb4:	d111      	bne.n	8002eda <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002ebe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ec0:	68f8      	ldr	r0, [r7, #12]
 8002ec2:	f000 f81e 	bl	8002f02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2220      	movs	r2, #32
 8002eca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e00f      	b.n	8002efa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	69da      	ldr	r2, [r3, #28]
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	bf0c      	ite	eq
 8002eea:	2301      	moveq	r3, #1
 8002eec:	2300      	movne	r3, #0
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	79fb      	ldrb	r3, [r7, #7]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d0a0      	beq.n	8002e3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f02:	b480      	push	{r7}
 8002f04:	b095      	sub	sp, #84	@ 0x54
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f12:	e853 3f00 	ldrex	r3, [r3]
 8002f16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	461a      	mov	r2, r3
 8002f26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f28:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f2a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002f2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002f30:	e841 2300 	strex	r3, r2, [r1]
 8002f34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d1e6      	bne.n	8002f0a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	3308      	adds	r3, #8
 8002f42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f44:	6a3b      	ldr	r3, [r7, #32]
 8002f46:	e853 3f00 	ldrex	r3, [r3]
 8002f4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f52:	f023 0301 	bic.w	r3, r3, #1
 8002f56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	3308      	adds	r3, #8
 8002f5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f60:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f68:	e841 2300 	strex	r3, r2, [r1]
 8002f6c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d1e3      	bne.n	8002f3c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d118      	bne.n	8002fae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	e853 3f00 	ldrex	r3, [r3]
 8002f88:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	f023 0310 	bic.w	r3, r3, #16
 8002f90:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	461a      	mov	r2, r3
 8002f98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f9a:	61bb      	str	r3, [r7, #24]
 8002f9c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f9e:	6979      	ldr	r1, [r7, #20]
 8002fa0:	69ba      	ldr	r2, [r7, #24]
 8002fa2:	e841 2300 	strex	r3, r2, [r1]
 8002fa6:	613b      	str	r3, [r7, #16]
   return(result);
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d1e6      	bne.n	8002f7c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2220      	movs	r2, #32
 8002fb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002fc2:	bf00      	nop
 8002fc4:	3754      	adds	r7, #84	@ 0x54
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr

08002fce <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b085      	sub	sp, #20
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d101      	bne.n	8002fe4 <HAL_UARTEx_DisableFifoMode+0x16>
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	e027      	b.n	8003034 <HAL_UARTEx_DisableFifoMode+0x66>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2224      	movs	r2, #36	@ 0x24
 8002ff0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f022 0201 	bic.w	r2, r2, #1
 800300a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003012:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2220      	movs	r2, #32
 8003026:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003032:	2300      	movs	r3, #0
}
 8003034:	4618      	mov	r0, r3
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003050:	2b01      	cmp	r3, #1
 8003052:	d101      	bne.n	8003058 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003054:	2302      	movs	r3, #2
 8003056:	e02d      	b.n	80030b4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2224      	movs	r2, #36	@ 0x24
 8003064:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f022 0201 	bic.w	r2, r2, #1
 800307e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	683a      	ldr	r2, [r7, #0]
 8003090:	430a      	orrs	r2, r1
 8003092:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 f84f 	bl	8003138 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2220      	movs	r2, #32
 80030a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3710      	adds	r7, #16
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d101      	bne.n	80030d4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80030d0:	2302      	movs	r3, #2
 80030d2:	e02d      	b.n	8003130 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2224      	movs	r2, #36	@ 0x24
 80030e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 0201 	bic.w	r2, r2, #1
 80030fa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	683a      	ldr	r2, [r7, #0]
 800310c:	430a      	orrs	r2, r1
 800310e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f000 f811 	bl	8003138 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	68fa      	ldr	r2, [r7, #12]
 800311c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2220      	movs	r2, #32
 8003122:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800312e:	2300      	movs	r3, #0
}
 8003130:	4618      	mov	r0, r3
 8003132:	3710      	adds	r7, #16
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}

08003138 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003138:	b480      	push	{r7}
 800313a:	b085      	sub	sp, #20
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003144:	2b00      	cmp	r3, #0
 8003146:	d108      	bne.n	800315a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003158:	e031      	b.n	80031be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800315a:	2308      	movs	r3, #8
 800315c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800315e:	2308      	movs	r3, #8
 8003160:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	0e5b      	lsrs	r3, r3, #25
 800316a:	b2db      	uxtb	r3, r3
 800316c:	f003 0307 	and.w	r3, r3, #7
 8003170:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	0f5b      	lsrs	r3, r3, #29
 800317a:	b2db      	uxtb	r3, r3
 800317c:	f003 0307 	and.w	r3, r3, #7
 8003180:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003182:	7bbb      	ldrb	r3, [r7, #14]
 8003184:	7b3a      	ldrb	r2, [r7, #12]
 8003186:	4911      	ldr	r1, [pc, #68]	@ (80031cc <UARTEx_SetNbDataToProcess+0x94>)
 8003188:	5c8a      	ldrb	r2, [r1, r2]
 800318a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800318e:	7b3a      	ldrb	r2, [r7, #12]
 8003190:	490f      	ldr	r1, [pc, #60]	@ (80031d0 <UARTEx_SetNbDataToProcess+0x98>)
 8003192:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003194:	fb93 f3f2 	sdiv	r3, r3, r2
 8003198:	b29a      	uxth	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80031a0:	7bfb      	ldrb	r3, [r7, #15]
 80031a2:	7b7a      	ldrb	r2, [r7, #13]
 80031a4:	4909      	ldr	r1, [pc, #36]	@ (80031cc <UARTEx_SetNbDataToProcess+0x94>)
 80031a6:	5c8a      	ldrb	r2, [r1, r2]
 80031a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80031ac:	7b7a      	ldrb	r2, [r7, #13]
 80031ae:	4908      	ldr	r1, [pc, #32]	@ (80031d0 <UARTEx_SetNbDataToProcess+0x98>)
 80031b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80031b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80031be:	bf00      	nop
 80031c0:	3714      	adds	r7, #20
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	08003274 	.word	0x08003274
 80031d0:	0800327c 	.word	0x0800327c

080031d4 <memset>:
 80031d4:	4402      	add	r2, r0
 80031d6:	4603      	mov	r3, r0
 80031d8:	4293      	cmp	r3, r2
 80031da:	d100      	bne.n	80031de <memset+0xa>
 80031dc:	4770      	bx	lr
 80031de:	f803 1b01 	strb.w	r1, [r3], #1
 80031e2:	e7f9      	b.n	80031d8 <memset+0x4>

080031e4 <__libc_init_array>:
 80031e4:	b570      	push	{r4, r5, r6, lr}
 80031e6:	4d0d      	ldr	r5, [pc, #52]	@ (800321c <__libc_init_array+0x38>)
 80031e8:	4c0d      	ldr	r4, [pc, #52]	@ (8003220 <__libc_init_array+0x3c>)
 80031ea:	1b64      	subs	r4, r4, r5
 80031ec:	10a4      	asrs	r4, r4, #2
 80031ee:	2600      	movs	r6, #0
 80031f0:	42a6      	cmp	r6, r4
 80031f2:	d109      	bne.n	8003208 <__libc_init_array+0x24>
 80031f4:	4d0b      	ldr	r5, [pc, #44]	@ (8003224 <__libc_init_array+0x40>)
 80031f6:	4c0c      	ldr	r4, [pc, #48]	@ (8003228 <__libc_init_array+0x44>)
 80031f8:	f000 f818 	bl	800322c <_init>
 80031fc:	1b64      	subs	r4, r4, r5
 80031fe:	10a4      	asrs	r4, r4, #2
 8003200:	2600      	movs	r6, #0
 8003202:	42a6      	cmp	r6, r4
 8003204:	d105      	bne.n	8003212 <__libc_init_array+0x2e>
 8003206:	bd70      	pop	{r4, r5, r6, pc}
 8003208:	f855 3b04 	ldr.w	r3, [r5], #4
 800320c:	4798      	blx	r3
 800320e:	3601      	adds	r6, #1
 8003210:	e7ee      	b.n	80031f0 <__libc_init_array+0xc>
 8003212:	f855 3b04 	ldr.w	r3, [r5], #4
 8003216:	4798      	blx	r3
 8003218:	3601      	adds	r6, #1
 800321a:	e7f2      	b.n	8003202 <__libc_init_array+0x1e>
 800321c:	0800328c 	.word	0x0800328c
 8003220:	0800328c 	.word	0x0800328c
 8003224:	0800328c 	.word	0x0800328c
 8003228:	08003290 	.word	0x08003290

0800322c <_init>:
 800322c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800322e:	bf00      	nop
 8003230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003232:	bc08      	pop	{r3}
 8003234:	469e      	mov	lr, r3
 8003236:	4770      	bx	lr

08003238 <_fini>:
 8003238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800323a:	bf00      	nop
 800323c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800323e:	bc08      	pop	{r3}
 8003240:	469e      	mov	lr, r3
 8003242:	4770      	bx	lr
