================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Thu Jan 12 15:20:56 CET 2023
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         dot-max-sharing
    * Solution:        zcu104 (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu7ev-ffvc1156-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1975
FF:               2803
DSP:              3
BRAM:             36
URAM:             0
SRL:              270


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 6.416       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+-------------+-----------------------------------------+
| Name                                                       | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl    | Latency | Variable    | Source                                  |
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+-------------+-----------------------------------------+
| inst                                                       | 1975 | 2803 | 3   | 36   |      |     |        |         |         |             |                                         |
|   (inst)                                                   | 1    | 262  |     |      |      |     |        |         |         |             |                                         |
|   control_s_axi_U                                          | 201  | 312  |     |      |      |     |        |         |         |             |                                         |
|   data_m_axi_U                                             | 1240 | 1752 |     | 4    |      |     |        |         |         |             |                                         |
|   grp_compute_fu_208                                       | 199  | 115  | 3   |      |      |     |        |         |         |             |                                         |
|     (grp_compute_fu_208)                                   | 3    | 4    |     |      |      |     |        |         |         |             |                                         |
|     grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42            | 196  | 111  | 3   |      |      |     |        |         |         |             |                                         |
|       (grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42)        | 20   | 29   |     |      |      |     |        |         |         |             |                                         |
|       flow_control_loop_pipe_sequential_init_U             | 14   | 2    |     |      |      |     |        |         |         |             |                                         |
|       hadd_16ns_16ns_16_2_full_dsp_1_U37                   | 115  | 32   | 2   |      |      |     |        |         |         |             |                                         |
|         bind_op hadd                                       |      |      |     |      |      |     | yes    | fulldsp | 1       | ret_1       | dot-max-sharing/src/correlation.cpp:141 |
|       hmul_16ns_16ns_16_2_full_dsp_1_U38                   | 47   | 48   | 1   |      |      |     |        |         |         |             |                                         |
|         bind_op hmul                                       |      |      |     |      |      |     | yes    | fulldsp | 1       | mul         | dot-max-sharing/src/correlation.cpp:141 |
|   grp_recv_data_burst_fu_185                               | 110  | 178  |     |      |      |     |        |         |         |             |                                         |
|     (grp_recv_data_burst_fu_185)                           | 33   | 10   |     |      |      |     |        |         |         |             |                                         |
|     grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87     | 77   | 168  |     |      |      |     |        |         |         |             |                                         |
|       (grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87) | 45   | 166  |     |      |      |     |        |         |         |             |                                         |
|       flow_control_loop_pipe_sequential_init_U             | 32   | 2    |     |      |      |     |        |         |         |             |                                         |
|   grp_send_data_burst_fu_217                               | 207  | 184  |     |      |      |     |        |         |         |             |                                         |
|     (grp_send_data_burst_fu_217)                           | 6    | 9    |     |      |      |     |        |         |         |             |                                         |
|     grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90     | 201  | 175  |     |      |      |     |        |         |         |             |                                         |
|       (grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90) | 194  | 173  |     |      |      |     |        |         |         |             |                                         |
|       flow_control_loop_pipe_sequential_init_U             | 7    | 2    |     |      |      |     |        |         |         |             |                                         |
|   reg_file_10_U                                            |      |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_10 | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_11_U                                            |      |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_11 | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_12_U                                            |      |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_12 | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_13_U                                            |      |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_13 | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_14_U                                            |      |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_14 | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_15_U                                            |      |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_15 | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_1_U                                             |      |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_1  | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_2_U                                             |      |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_2  | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_3_U                                             |      |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_3  | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_4_U                                             |      |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_4  | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_5_U                                             | 8    |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_5  | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_6_U                                             |      |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_6  | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_7_U                                             | 8    |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_7  | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_8_U                                             |      |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_8  | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_9_U                                             |      |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file_9  | dot-max-sharing/src/correlation.cpp:158 |
|   reg_file_U                                               | 1    |      |     | 2    |      |     |        |         |         |             |                                         |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram    | 1       | reg_file    | dot-max-sharing/src/correlation.cpp:158 |
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+-------------+-----------------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.86%  | OK     |
| FD                                                        | 50%       | 0.61%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.27%  | OK     |
| CARRY8                                                    | 25%       | 0.39%  | OK     |
| MUXF7                                                     | 15%       | 0.06%  | OK     |
| DSP                                                       | 80%       | 0.17%  | OK     |
| RAMB/FIFO                                                 | 80%       | 5.77%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.97%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 4320      | 92     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                       | ENDPOINT PIN                                                                                                          | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                      |                                                                                                                       |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.584 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[14]/D |           21 |         14 |          6.397 |          4.185 |        2.212 |
| Path2 | 3.621 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[13]/D |           21 |         14 |          6.360 |          4.098 |        2.262 |
| Path3 | 3.626 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/D |           21 |         14 |          6.355 |          4.098 |        2.257 |
| Path4 | 3.736 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[6]/D  |           20 |         14 |          6.245 |          4.625 |        1.620 |
| Path5 | 3.740 | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[7]/D  |           20 |         14 |          6.241 |          4.625 |        1.616 |
+-------+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                               | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]                        | REGISTER.SDR.FDRE      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0                                                             | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8              | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST                        | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1                                        | CLB.LUT.LUT5           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8                            | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1                      | CLB.LUT.LUT3           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1                                        | CLB.LUT.LUT6           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5                          | CLB.LUT.LUT5           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6        | CLB.LUT.LUT6           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8 | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[14]_INST_0                                | CLB.LUT.LUT6           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/din0_buf1[14]_i_1                                                          | CLB.LUT.LUT3           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[14]                       | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                               | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]                        | REGISTER.SDR.FDRE      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0                                                             | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8              | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST                        | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1                                        | CLB.LUT.LUT5           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8                            | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1                      | CLB.LUT.LUT3           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1                                        | CLB.LUT.LUT6           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5                          | CLB.LUT.LUT5           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6        | CLB.LUT.LUT6           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8 | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[13]_INST_0                                | CLB.LUT.LUT6           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/din0_buf1[13]_i_1                                                          | CLB.LUT.LUT3           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[13]                       | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                               | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]                        | REGISTER.SDR.FDRE      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0                                                             | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8              | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST                        | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1                                        | CLB.LUT.LUT5           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8                            | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1                      | CLB.LUT.LUT3           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1                                        | CLB.LUT.LUT6           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5                          | CLB.LUT.LUT5           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6        | CLB.LUT.LUT6           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8 | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST          | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST          | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[12]_INST_0                                | CLB.LUT.LUT6           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/din0_buf1[12]_i_1                                                          | CLB.LUT.LUT3           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]                       | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                           | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]                    | REGISTER.SDR.FDRE      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0                                                         | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8          | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST                    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                            | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1                                    | CLB.LUT.LUT5           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8                        | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_5                        | CLB.LUT.LUT3           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_4                         | CLB.LUT.LUT6           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/din0_buf1[6]_i_1                                                       | CLB.LUT.LUT3           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[6]                    | REGISTER.SDR.FDRE      |
    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                           | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]                    | REGISTER.SDR.FDRE      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0                                                         | CLB.LUT.LUT4           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8          | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST                    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                            | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1                                    | CLB.LUT.LUT5           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8                        | CLB.CARRY.CARRY8       |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_5                        | CLB.LUT.LUT3           |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_3                         | CLB.LUT.LUT6           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/din0_buf1[7]_i_1                                                       | CLB.LUT.LUT3           |
    | grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_133_1_fu_42/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[7]                    | REGISTER.SDR.FDRE      |
    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/corr_accel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/corr_accel_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/corr_accel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/corr_accel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/corr_accel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/corr_accel_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


