# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../TDC" --include "../../../../../" \
"../../../../../../TDC/Coarse.v" \
"../../../../../../TDC/DecodeStart.v" \
"../../../../../../TDC/DecodeStop.v" \
"../../../../../../TDC/Edge.v" \
"../../../../../../TDC/Fine.v" \
"../../../../../../TDC/merging.v" \
"../../../../../../TDC/top.v" \
"../../../../../../TDC/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
