[{"caption": "<span style=\"font:9px 'Times New Roman';\"> </span><span style=\"font-family:宋体;\">数字钟的设计实验示例中，采用了分层次、分模块的设计方法，请问示例实现中共分为几层次？</span>", "answer": "5<br/>", "analysis": ""}, {"caption": "<span style=\"font:9px 'Times New Roman';\"> </span><span style=\"font-family:宋体;\">数字频率计设计示例中的测频计数模块共有多少个状态（）</span>", "answer": "3<br/>", "analysis": ""}, {"caption": "<span style=\"font-size:14px;font-family:宋体;\">在</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">ISE FPGA</span><span style=\"font-size:14px;font-family:宋体;\">开发流程中进行实现（</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">Implement</span><span style=\"font-size:14px;font-family:宋体;\">）之前应该完成以下哪些步骤</span>", "answer": "添加约束<br/>,设计输入<br/>,功能仿真<br/>,", "analysis": ""}, {"caption": "<span style=\"font-size:14px;font-family:'Calibri','sans-serif';color:black;\">Verilog </span><span style=\"font-size:14px;font-family:宋体;color:black;\">语言引用的子模块可以是一个设计好的</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';color:black;\">Verilog </span><span style=\"font-size:14px;font-family:宋体;color:black;\">模块，也可以是别的</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';color:black;\">HDL</span><span style=\"font-size:14px;font-family:宋体;color:black;\">语言如</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';color:black;\">VHDL</span><span style=\"font-size:14px;font-family:宋体;color:black;\">语言设计的元件，还可以是</span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';color:black;\">IP</span><span style=\"font-size:14px;font-family:宋体;color:black;\">核模块。</span>", "answer": "correct", "analysis": ""}, {"caption": "<span style=\"font-size:14px;font-family:宋体;\">为减小频率计的测频误差，测频计数时间越短越好</span>", "answer": "wrong", "analysis": ""}, {"caption": "<span style=\"font:9px 'Times New Roman';\"></span><span style=\"font-family:宋体;\">已知</span>Nexys4<span style=\"font-family:宋体;\">开发板外部时钟信号频率为</span>100MHz<span style=\"font-family:宋体;\">，数字钟用来产生秒信号的时钟信号频率为</span>1Hz<span style=\"font-family:宋体;\">，若采用计数器对</span>100MHz<span style=\"font-family:宋体;\">的外部时钟分频得到</span>1Hz<span style=\"font-family:宋体;\">的秒信号，请问该计数器至少需要多少位？（）</span>", "answer": "27<br/>", "analysis": "<b>解析：</b>  D、100M=100*1024*1024=104857600，因此计数器的位数应满足计数最大值不小于104857600,2^26=67108864，2^27=134217728，因此，该计数器至少需要27位。"}]