// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module TLXbar_2(
  input          clock,
  input          reset,
  output         auto_in_1_a_ready,
  input          auto_in_1_a_valid,
  input  [2:0]   auto_in_1_a_bits_opcode,
  input  [2:0]   auto_in_1_a_bits_param,
  input  [2:0]   auto_in_1_a_bits_size,
  input  [9:0]   auto_in_1_a_bits_source,
  input  [35:0]  auto_in_1_a_bits_address,
  input  [3:0]   auto_in_1_a_bits_user_reqSource,
  input  [31:0]  auto_in_1_a_bits_mask,
  input  [255:0] auto_in_1_a_bits_data,
  input          auto_in_1_a_bits_corrupt,
  input          auto_in_1_b_ready,
  output         auto_in_1_b_valid,
  output [2:0]   auto_in_1_b_bits_opcode,
  output [1:0]   auto_in_1_b_bits_param,
  output [2:0]   auto_in_1_b_bits_size,
  output [35:0]  auto_in_1_b_bits_address,
  output [31:0]  auto_in_1_b_bits_mask,
  output [255:0] auto_in_1_b_bits_data,
  output         auto_in_1_c_ready,
  input          auto_in_1_c_valid,
  input  [2:0]   auto_in_1_c_bits_opcode,
  input  [2:0]   auto_in_1_c_bits_param,
  input  [2:0]   auto_in_1_c_bits_size,
  input  [9:0]   auto_in_1_c_bits_source,
  input  [35:0]  auto_in_1_c_bits_address,
  input          auto_in_1_c_bits_echo_blockisdirty,
  input  [255:0] auto_in_1_c_bits_data,
  input          auto_in_1_d_ready,
  output         auto_in_1_d_valid,
  output [2:0]   auto_in_1_d_bits_opcode,
  output [1:0]   auto_in_1_d_bits_param,
  output [2:0]   auto_in_1_d_bits_size,
  output [9:0]   auto_in_1_d_bits_source,
  output [5:0]   auto_in_1_d_bits_sink,
  output         auto_in_1_d_bits_denied,
  output         auto_in_1_d_bits_echo_blockisdirty,
  output [255:0] auto_in_1_d_bits_data,
  output         auto_in_1_d_bits_corrupt,
  output         auto_in_1_e_ready,
  input          auto_in_1_e_valid,
  input  [5:0]   auto_in_1_e_bits_sink,
  output         auto_in_0_a_ready,
  input          auto_in_0_a_valid,
  input  [2:0]   auto_in_0_a_bits_opcode,
  input  [2:0]   auto_in_0_a_bits_param,
  input  [2:0]   auto_in_0_a_bits_size,
  input  [2:0]   auto_in_0_a_bits_source,
  input  [35:0]  auto_in_0_a_bits_address,
  input  [31:0]  auto_in_0_a_bits_mask,
  input  [255:0] auto_in_0_a_bits_data,
  input          auto_in_0_a_bits_corrupt,
  input          auto_in_0_d_ready,
  output         auto_in_0_d_valid,
  output [2:0]   auto_in_0_d_bits_opcode,
  output [1:0]   auto_in_0_d_bits_param,
  output [2:0]   auto_in_0_d_bits_size,
  output [2:0]   auto_in_0_d_bits_source,
  output [5:0]   auto_in_0_d_bits_sink,
  output         auto_in_0_d_bits_denied,
  output [255:0] auto_in_0_d_bits_data,
  output         auto_in_0_d_bits_corrupt,
  input          auto_out_3_a_ready,
  output         auto_out_3_a_valid,
  output [2:0]   auto_out_3_a_bits_opcode,
  output [2:0]   auto_out_3_a_bits_param,
  output [2:0]   auto_out_3_a_bits_size,
  output [10:0]  auto_out_3_a_bits_source,
  output [35:0]  auto_out_3_a_bits_address,
  output [3:0]   auto_out_3_a_bits_user_reqSource,
  output [31:0]  auto_out_3_a_bits_mask,
  output [255:0] auto_out_3_a_bits_data,
  output         auto_out_3_a_bits_corrupt,
  output         auto_out_3_b_ready,
  input          auto_out_3_b_valid,
  input  [1:0]   auto_out_3_b_bits_param,
  input  [35:0]  auto_out_3_b_bits_address,
  input  [255:0] auto_out_3_b_bits_data,
  input          auto_out_3_c_ready,
  output         auto_out_3_c_valid,
  output [2:0]   auto_out_3_c_bits_opcode,
  output [2:0]   auto_out_3_c_bits_param,
  output [2:0]   auto_out_3_c_bits_size,
  output [10:0]  auto_out_3_c_bits_source,
  output [35:0]  auto_out_3_c_bits_address,
  output         auto_out_3_c_bits_echo_blockisdirty,
  output [255:0] auto_out_3_c_bits_data,
  output         auto_out_3_d_ready,
  input          auto_out_3_d_valid,
  input  [2:0]   auto_out_3_d_bits_opcode,
  input  [1:0]   auto_out_3_d_bits_param,
  input  [2:0]   auto_out_3_d_bits_size,
  input  [10:0]  auto_out_3_d_bits_source,
  input  [3:0]   auto_out_3_d_bits_sink,
  input          auto_out_3_d_bits_denied,
  input          auto_out_3_d_bits_echo_blockisdirty,
  input  [255:0] auto_out_3_d_bits_data,
  input          auto_out_3_d_bits_corrupt,
  output         auto_out_3_e_valid,
  output [3:0]   auto_out_3_e_bits_sink,
  input          auto_out_2_a_ready,
  output         auto_out_2_a_valid,
  output [2:0]   auto_out_2_a_bits_opcode,
  output [2:0]   auto_out_2_a_bits_param,
  output [2:0]   auto_out_2_a_bits_size,
  output [10:0]  auto_out_2_a_bits_source,
  output [35:0]  auto_out_2_a_bits_address,
  output [3:0]   auto_out_2_a_bits_user_reqSource,
  output [31:0]  auto_out_2_a_bits_mask,
  output [255:0] auto_out_2_a_bits_data,
  output         auto_out_2_a_bits_corrupt,
  output         auto_out_2_b_ready,
  input          auto_out_2_b_valid,
  input  [1:0]   auto_out_2_b_bits_param,
  input  [35:0]  auto_out_2_b_bits_address,
  input  [255:0] auto_out_2_b_bits_data,
  input          auto_out_2_c_ready,
  output         auto_out_2_c_valid,
  output [2:0]   auto_out_2_c_bits_opcode,
  output [2:0]   auto_out_2_c_bits_param,
  output [2:0]   auto_out_2_c_bits_size,
  output [10:0]  auto_out_2_c_bits_source,
  output [35:0]  auto_out_2_c_bits_address,
  output         auto_out_2_c_bits_echo_blockisdirty,
  output [255:0] auto_out_2_c_bits_data,
  output         auto_out_2_d_ready,
  input          auto_out_2_d_valid,
  input  [2:0]   auto_out_2_d_bits_opcode,
  input  [1:0]   auto_out_2_d_bits_param,
  input  [2:0]   auto_out_2_d_bits_size,
  input  [10:0]  auto_out_2_d_bits_source,
  input  [3:0]   auto_out_2_d_bits_sink,
  input          auto_out_2_d_bits_denied,
  input          auto_out_2_d_bits_echo_blockisdirty,
  input  [255:0] auto_out_2_d_bits_data,
  input          auto_out_2_d_bits_corrupt,
  output         auto_out_2_e_valid,
  output [3:0]   auto_out_2_e_bits_sink,
  input          auto_out_1_a_ready,
  output         auto_out_1_a_valid,
  output [2:0]   auto_out_1_a_bits_opcode,
  output [2:0]   auto_out_1_a_bits_param,
  output [2:0]   auto_out_1_a_bits_size,
  output [10:0]  auto_out_1_a_bits_source,
  output [35:0]  auto_out_1_a_bits_address,
  output [3:0]   auto_out_1_a_bits_user_reqSource,
  output [31:0]  auto_out_1_a_bits_mask,
  output [255:0] auto_out_1_a_bits_data,
  output         auto_out_1_a_bits_corrupt,
  output         auto_out_1_b_ready,
  input          auto_out_1_b_valid,
  input  [1:0]   auto_out_1_b_bits_param,
  input  [35:0]  auto_out_1_b_bits_address,
  input  [255:0] auto_out_1_b_bits_data,
  input          auto_out_1_c_ready,
  output         auto_out_1_c_valid,
  output [2:0]   auto_out_1_c_bits_opcode,
  output [2:0]   auto_out_1_c_bits_param,
  output [2:0]   auto_out_1_c_bits_size,
  output [10:0]  auto_out_1_c_bits_source,
  output [35:0]  auto_out_1_c_bits_address,
  output         auto_out_1_c_bits_echo_blockisdirty,
  output [255:0] auto_out_1_c_bits_data,
  output         auto_out_1_d_ready,
  input          auto_out_1_d_valid,
  input  [2:0]   auto_out_1_d_bits_opcode,
  input  [1:0]   auto_out_1_d_bits_param,
  input  [2:0]   auto_out_1_d_bits_size,
  input  [10:0]  auto_out_1_d_bits_source,
  input  [3:0]   auto_out_1_d_bits_sink,
  input          auto_out_1_d_bits_denied,
  input          auto_out_1_d_bits_echo_blockisdirty,
  input  [255:0] auto_out_1_d_bits_data,
  input          auto_out_1_d_bits_corrupt,
  output         auto_out_1_e_valid,
  output [3:0]   auto_out_1_e_bits_sink,
  input          auto_out_0_a_ready,
  output         auto_out_0_a_valid,
  output [2:0]   auto_out_0_a_bits_opcode,
  output [2:0]   auto_out_0_a_bits_param,
  output [2:0]   auto_out_0_a_bits_size,
  output [10:0]  auto_out_0_a_bits_source,
  output [35:0]  auto_out_0_a_bits_address,
  output [3:0]   auto_out_0_a_bits_user_reqSource,
  output [31:0]  auto_out_0_a_bits_mask,
  output [255:0] auto_out_0_a_bits_data,
  output         auto_out_0_a_bits_corrupt,
  output         auto_out_0_b_ready,
  input          auto_out_0_b_valid,
  input  [1:0]   auto_out_0_b_bits_param,
  input  [35:0]  auto_out_0_b_bits_address,
  input  [255:0] auto_out_0_b_bits_data,
  input          auto_out_0_c_ready,
  output         auto_out_0_c_valid,
  output [2:0]   auto_out_0_c_bits_opcode,
  output [2:0]   auto_out_0_c_bits_param,
  output [2:0]   auto_out_0_c_bits_size,
  output [10:0]  auto_out_0_c_bits_source,
  output [35:0]  auto_out_0_c_bits_address,
  output         auto_out_0_c_bits_echo_blockisdirty,
  output [255:0] auto_out_0_c_bits_data,
  output         auto_out_0_d_ready,
  input          auto_out_0_d_valid,
  input  [2:0]   auto_out_0_d_bits_opcode,
  input  [1:0]   auto_out_0_d_bits_param,
  input  [2:0]   auto_out_0_d_bits_size,
  input  [10:0]  auto_out_0_d_bits_source,
  input  [3:0]   auto_out_0_d_bits_sink,
  input          auto_out_0_d_bits_denied,
  input          auto_out_0_d_bits_echo_blockisdirty,
  input  [255:0] auto_out_0_d_bits_data,
  input          auto_out_0_d_bits_corrupt,
  output         auto_out_0_e_valid,
  output [3:0]   auto_out_0_e_bits_sink
);

  wire        allowed_6_3;
  wire        allowed_6_2;
  wire        allowed_6_1;
  wire        allowed_6_0;
  wire        allowed_4_3;
  wire        allowed_4_2;
  wire        allowed_4_1;
  wire        allowed_4_0;
  wire        allowed_3_1;
  wire        allowed_3_0;
  wire        allowed_2_1;
  wire        allowed_2_0;
  wire        allowed_1_1;
  wire        allowed_1_0;
  wire        allowed_1;
  wire        allowed_0;
  wire [10:0] in_0_a_bits_source = {8'h80, auto_in_0_a_bits_source};
  wire [10:0] in_1_a_bits_source = {1'h0, auto_in_1_a_bits_source};
  wire [10:0] in_1_c_bits_source = {1'h0, auto_in_1_c_bits_source};
  wire [5:0]  out_0_d_bits_sink = {2'h3, auto_out_0_d_bits_sink};
  wire [5:0]  out_1_d_bits_sink = {2'h2, auto_out_1_d_bits_sink};
  wire [5:0]  out_2_d_bits_sink = {2'h1, auto_out_2_d_bits_sink};
  wire [5:0]  out_3_d_bits_sink = {2'h0, auto_out_3_d_bits_sink};
  wire        requestAIO_0_0 = auto_in_0_a_bits_address[7:6] == 2'h0;
  wire        requestAIO_0_1 =
    {auto_in_0_a_bits_address[7], ~(auto_in_0_a_bits_address[6])} == 2'h0;
  wire        requestAIO_0_2 = auto_in_0_a_bits_address[7:6] == 2'h2;
  wire        requestAIO_1_0 = auto_in_1_a_bits_address[7:6] == 2'h0;
  wire        requestAIO_1_1 =
    {auto_in_1_a_bits_address[7], ~(auto_in_1_a_bits_address[6])} == 2'h0;
  wire        requestAIO_1_2 = auto_in_1_a_bits_address[7:6] == 2'h2;
  wire        requestCIO_1_0 = auto_in_1_c_bits_address[7:6] == 2'h0;
  wire        requestCIO_1_1 =
    {auto_in_1_c_bits_address[7], ~(auto_in_1_c_bits_address[6])} == 2'h0;
  wire        requestCIO_1_2 = auto_in_1_c_bits_address[7:6] == 2'h2;
  wire        requestDOI_0_0 = auto_out_0_d_bits_source[10:3] == 8'h80;
  wire        requestDOI_1_0 = auto_out_1_d_bits_source[10:3] == 8'h80;
  wire        requestDOI_2_0 = auto_out_2_d_bits_source[10:3] == 8'h80;
  wire        requestDOI_3_0 = auto_out_3_d_bits_source[10:3] == 8'h80;
  wire        requestEIO_1_1 = auto_in_1_e_bits_sink[5:4] == 2'h2;
  wire        requestEIO_1_2 = auto_in_1_e_bits_sink[5:4] == 2'h1;
  wire        requestEIO_1_3 = auto_in_1_e_bits_sink[5:4] == 2'h0;
  wire        portsAOI_filtered_0_valid = auto_in_0_a_valid & requestAIO_0_0;
  wire        portsAOI_filtered_1_valid = auto_in_0_a_valid & requestAIO_0_1;
  wire        portsAOI_filtered_2_valid = auto_in_0_a_valid & requestAIO_0_2;
  wire        portsAOI_filtered_3_valid =
    auto_in_0_a_valid & (&(auto_in_0_a_bits_address[7:6]));
  wire        portsAOI_filtered_1_0_valid = auto_in_1_a_valid & requestAIO_1_0;
  wire        portsAOI_filtered_1_1_valid = auto_in_1_a_valid & requestAIO_1_1;
  wire        portsAOI_filtered_1_2_valid = auto_in_1_a_valid & requestAIO_1_2;
  wire        portsAOI_filtered_1_3_valid =
    auto_in_1_a_valid & (&(auto_in_1_a_bits_address[7:6]));
  wire        portsDIO_filtered_0_valid = auto_out_0_d_valid & requestDOI_0_0;
  wire        portsDIO_filtered_1_valid =
    auto_out_0_d_valid & ~(auto_out_0_d_bits_source[10]);
  wire        portsDIO_filtered_1_0_valid = auto_out_1_d_valid & requestDOI_1_0;
  wire        portsDIO_filtered_1_1_valid =
    auto_out_1_d_valid & ~(auto_out_1_d_bits_source[10]);
  wire        portsDIO_filtered_2_0_valid = auto_out_2_d_valid & requestDOI_2_0;
  wire        portsDIO_filtered_2_1_valid =
    auto_out_2_d_valid & ~(auto_out_2_d_bits_source[10]);
  wire        portsDIO_filtered_3_0_valid = auto_out_3_d_valid & requestDOI_3_0;
  wire        portsDIO_filtered_3_1_valid =
    auto_out_3_d_valid & ~(auto_out_3_d_bits_source[10]);
  reg         beatsLeft;
  wire [1:0]  readys_valid = {portsAOI_filtered_1_0_valid, portsAOI_filtered_0_valid};
  reg  [1:0]  readys_mask;
  wire [1:0]  _readys_filter_T_1 = readys_valid & ~readys_mask;
  wire [1:0]  readys_readys =
    ~({readys_mask[1], _readys_filter_T_1[1] | readys_mask[0]}
      & ({_readys_filter_T_1[0], portsAOI_filtered_1_0_valid} | _readys_filter_T_1));
  wire        winner_0 = readys_readys[0] & portsAOI_filtered_0_valid;
  wire        winner_1 = readys_readys[1] & portsAOI_filtered_1_0_valid;
  reg         state_0;
  reg         state_1;
  wire        muxState_0 = beatsLeft ? state_0 : winner_0;
  wire        muxState_1 = beatsLeft ? state_1 : winner_1;
  assign allowed_0 = beatsLeft ? state_0 : readys_readys[0];
  assign allowed_1 = beatsLeft ? state_1 : readys_readys[1];
  wire        out_0_a_valid =
    beatsLeft
      ? state_0 & portsAOI_filtered_0_valid | state_1 & portsAOI_filtered_1_0_valid
      : portsAOI_filtered_0_valid | portsAOI_filtered_1_0_valid;
  reg         beatsLeft_1;
  wire [1:0]  readys_valid_1 = {portsAOI_filtered_1_1_valid, portsAOI_filtered_1_valid};
  reg  [1:0]  readys_mask_1;
  wire [1:0]  _readys_filter_T_3 = readys_valid_1 & ~readys_mask_1;
  wire [1:0]  readys_readys_1 =
    ~({readys_mask_1[1], _readys_filter_T_3[1] | readys_mask_1[0]}
      & ({_readys_filter_T_3[0], portsAOI_filtered_1_1_valid} | _readys_filter_T_3));
  wire        winner_1_0 = readys_readys_1[0] & portsAOI_filtered_1_valid;
  wire        winner_1_1 = readys_readys_1[1] & portsAOI_filtered_1_1_valid;
  reg         state_1_0;
  reg         state_1_1;
  wire        muxState_1_0 = beatsLeft_1 ? state_1_0 : winner_1_0;
  wire        muxState_1_1 = beatsLeft_1 ? state_1_1 : winner_1_1;
  assign allowed_1_0 = beatsLeft_1 ? state_1_0 : readys_readys_1[0];
  assign allowed_1_1 = beatsLeft_1 ? state_1_1 : readys_readys_1[1];
  wire        out_1_a_valid =
    beatsLeft_1
      ? state_1_0 & portsAOI_filtered_1_valid | state_1_1 & portsAOI_filtered_1_1_valid
      : portsAOI_filtered_1_valid | portsAOI_filtered_1_1_valid;
  reg         beatsLeft_2;
  wire [1:0]  readys_valid_2 = {portsAOI_filtered_1_2_valid, portsAOI_filtered_2_valid};
  reg  [1:0]  readys_mask_2;
  wire [1:0]  _readys_filter_T_5 = readys_valid_2 & ~readys_mask_2;
  wire [1:0]  readys_readys_2 =
    ~({readys_mask_2[1], _readys_filter_T_5[1] | readys_mask_2[0]}
      & ({_readys_filter_T_5[0], portsAOI_filtered_1_2_valid} | _readys_filter_T_5));
  wire        winner_2_0 = readys_readys_2[0] & portsAOI_filtered_2_valid;
  wire        winner_2_1 = readys_readys_2[1] & portsAOI_filtered_1_2_valid;
  reg         state_2_0;
  reg         state_2_1;
  wire        muxState_2_0 = beatsLeft_2 ? state_2_0 : winner_2_0;
  wire        muxState_2_1 = beatsLeft_2 ? state_2_1 : winner_2_1;
  assign allowed_2_0 = beatsLeft_2 ? state_2_0 : readys_readys_2[0];
  assign allowed_2_1 = beatsLeft_2 ? state_2_1 : readys_readys_2[1];
  wire        out_2_a_valid =
    beatsLeft_2
      ? state_2_0 & portsAOI_filtered_2_valid | state_2_1 & portsAOI_filtered_1_2_valid
      : portsAOI_filtered_2_valid | portsAOI_filtered_1_2_valid;
  reg         beatsLeft_3;
  wire [1:0]  readys_valid_3 = {portsAOI_filtered_1_3_valid, portsAOI_filtered_3_valid};
  reg  [1:0]  readys_mask_3;
  wire [1:0]  _readys_filter_T_7 = readys_valid_3 & ~readys_mask_3;
  wire [1:0]  readys_readys_3 =
    ~({readys_mask_3[1], _readys_filter_T_7[1] | readys_mask_3[0]}
      & ({_readys_filter_T_7[0], portsAOI_filtered_1_3_valid} | _readys_filter_T_7));
  wire        winner_3_0 = readys_readys_3[0] & portsAOI_filtered_3_valid;
  wire        winner_3_1 = readys_readys_3[1] & portsAOI_filtered_1_3_valid;
  reg         state_3_0;
  reg         state_3_1;
  wire        muxState_3_0 = beatsLeft_3 ? state_3_0 : winner_3_0;
  wire        muxState_3_1 = beatsLeft_3 ? state_3_1 : winner_3_1;
  assign allowed_3_0 = beatsLeft_3 ? state_3_0 : readys_readys_3[0];
  assign allowed_3_1 = beatsLeft_3 ? state_3_1 : readys_readys_3[1];
  wire        out_3_a_valid =
    beatsLeft_3
      ? state_3_0 & portsAOI_filtered_3_valid | state_3_1 & portsAOI_filtered_1_3_valid
      : portsAOI_filtered_3_valid | portsAOI_filtered_1_3_valid;
  reg         beatsLeft_4;
  wire [3:0]  readys_valid_4 =
    {portsDIO_filtered_3_0_valid,
     portsDIO_filtered_2_0_valid,
     portsDIO_filtered_1_0_valid,
     portsDIO_filtered_0_valid};
  reg  [3:0]  readys_mask_4;
  wire [3:0]  _readys_filter_T_9 = readys_valid_4 & ~readys_mask_4;
  wire [5:0]  _GEN =
    {_readys_filter_T_9[2:0],
     portsDIO_filtered_3_0_valid,
     portsDIO_filtered_2_0_valid,
     portsDIO_filtered_1_0_valid}
    | {_readys_filter_T_9, portsDIO_filtered_3_0_valid, portsDIO_filtered_2_0_valid};
  wire [4:0]  _GEN_0 = _GEN[4:0] | {_readys_filter_T_9[3], _GEN[5:2]};
  wire [3:0]  readys_readys_4 =
    ~({readys_mask_4[3],
       _readys_filter_T_9[3] | readys_mask_4[2],
       _GEN[5] | readys_mask_4[1],
       _GEN_0[4] | readys_mask_4[0]} & _GEN_0[3:0]);
  wire        winner_4_0 = readys_readys_4[0] & portsDIO_filtered_0_valid;
  wire        winner_4_1 = readys_readys_4[1] & portsDIO_filtered_1_0_valid;
  wire        winner_4_2 = readys_readys_4[2] & portsDIO_filtered_2_0_valid;
  wire        winner_4_3 = readys_readys_4[3] & portsDIO_filtered_3_0_valid;
  reg         state_4_0;
  reg         state_4_1;
  reg         state_4_2;
  reg         state_4_3;
  wire        muxState_4_0 = beatsLeft_4 ? state_4_0 : winner_4_0;
  wire        muxState_4_1 = beatsLeft_4 ? state_4_1 : winner_4_1;
  wire        muxState_4_2 = beatsLeft_4 ? state_4_2 : winner_4_2;
  wire        muxState_4_3 = beatsLeft_4 ? state_4_3 : winner_4_3;
  assign allowed_4_0 = beatsLeft_4 ? state_4_0 : readys_readys_4[0];
  assign allowed_4_1 = beatsLeft_4 ? state_4_1 : readys_readys_4[1];
  assign allowed_4_2 = beatsLeft_4 ? state_4_2 : readys_readys_4[2];
  assign allowed_4_3 = beatsLeft_4 ? state_4_3 : readys_readys_4[3];
  wire        in_0_d_valid =
    beatsLeft_4
      ? state_4_0 & portsDIO_filtered_0_valid | state_4_1 & portsDIO_filtered_1_0_valid
        | state_4_2 & portsDIO_filtered_2_0_valid | state_4_3
        & portsDIO_filtered_3_0_valid
      : portsDIO_filtered_0_valid | portsDIO_filtered_1_0_valid
        | portsDIO_filtered_2_0_valid | portsDIO_filtered_3_0_valid;
  reg         beatsLeft_5;
  wire [3:0]  readys_valid_5 =
    {auto_out_3_b_valid, auto_out_2_b_valid, auto_out_1_b_valid, auto_out_0_b_valid};
  reg  [3:0]  readys_mask_5;
  wire [3:0]  _readys_filter_T_11 = readys_valid_5 & ~readys_mask_5;
  wire [5:0]  _GEN_1 =
    {_readys_filter_T_11[2:0], auto_out_3_b_valid, auto_out_2_b_valid, auto_out_1_b_valid}
    | {_readys_filter_T_11, auto_out_3_b_valid, auto_out_2_b_valid};
  wire [4:0]  _GEN_2 = _GEN_1[4:0] | {_readys_filter_T_11[3], _GEN_1[5:2]};
  wire [3:0]  readys_readys_5 =
    ~({readys_mask_5[3],
       _readys_filter_T_11[3] | readys_mask_5[2],
       _GEN_1[5] | readys_mask_5[1],
       _GEN_2[4] | readys_mask_5[0]} & _GEN_2[3:0]);
  wire        winner_5_0 = readys_readys_5[0] & auto_out_0_b_valid;
  wire        winner_5_1 = readys_readys_5[1] & auto_out_1_b_valid;
  wire        winner_5_2 = readys_readys_5[2] & auto_out_2_b_valid;
  wire        winner_5_3 = readys_readys_5[3] & auto_out_3_b_valid;
  reg         state_5_0;
  reg         state_5_1;
  reg         state_5_2;
  reg         state_5_3;
  wire        muxState_5_0 = beatsLeft_5 ? state_5_0 : winner_5_0;
  wire        muxState_5_1 = beatsLeft_5 ? state_5_1 : winner_5_1;
  wire        muxState_5_2 = beatsLeft_5 ? state_5_2 : winner_5_2;
  wire        muxState_5_3 = beatsLeft_5 ? state_5_3 : winner_5_3;
  wire        in_1_b_valid =
    beatsLeft_5
      ? state_5_0 & auto_out_0_b_valid | state_5_1 & auto_out_1_b_valid | state_5_2
        & auto_out_2_b_valid | state_5_3 & auto_out_3_b_valid
      : auto_out_0_b_valid | auto_out_1_b_valid | auto_out_2_b_valid | auto_out_3_b_valid;
  wire        _GEN_3 = muxState_5_0 | muxState_5_1 | muxState_5_2 | muxState_5_3;
  reg         beatsLeft_6;
  wire [3:0]  readys_valid_6 =
    {portsDIO_filtered_3_1_valid,
     portsDIO_filtered_2_1_valid,
     portsDIO_filtered_1_1_valid,
     portsDIO_filtered_1_valid};
  reg  [3:0]  readys_mask_6;
  wire [3:0]  _readys_filter_T_13 = readys_valid_6 & ~readys_mask_6;
  wire [5:0]  _GEN_4 =
    {_readys_filter_T_13[2:0],
     portsDIO_filtered_3_1_valid,
     portsDIO_filtered_2_1_valid,
     portsDIO_filtered_1_1_valid}
    | {_readys_filter_T_13, portsDIO_filtered_3_1_valid, portsDIO_filtered_2_1_valid};
  wire [4:0]  _GEN_5 = _GEN_4[4:0] | {_readys_filter_T_13[3], _GEN_4[5:2]};
  wire [3:0]  readys_readys_6 =
    ~({readys_mask_6[3],
       _readys_filter_T_13[3] | readys_mask_6[2],
       _GEN_4[5] | readys_mask_6[1],
       _GEN_5[4] | readys_mask_6[0]} & _GEN_5[3:0]);
  wire        winner_6_0 = readys_readys_6[0] & portsDIO_filtered_1_valid;
  wire        winner_6_1 = readys_readys_6[1] & portsDIO_filtered_1_1_valid;
  wire        winner_6_2 = readys_readys_6[2] & portsDIO_filtered_2_1_valid;
  wire        winner_6_3 = readys_readys_6[3] & portsDIO_filtered_3_1_valid;
  reg         state_6_0;
  reg         state_6_1;
  reg         state_6_2;
  reg         state_6_3;
  wire        muxState_6_0 = beatsLeft_6 ? state_6_0 : winner_6_0;
  wire        muxState_6_1 = beatsLeft_6 ? state_6_1 : winner_6_1;
  wire        muxState_6_2 = beatsLeft_6 ? state_6_2 : winner_6_2;
  wire        muxState_6_3 = beatsLeft_6 ? state_6_3 : winner_6_3;
  assign allowed_6_0 = beatsLeft_6 ? state_6_0 : readys_readys_6[0];
  assign allowed_6_1 = beatsLeft_6 ? state_6_1 : readys_readys_6[1];
  assign allowed_6_2 = beatsLeft_6 ? state_6_2 : readys_readys_6[2];
  assign allowed_6_3 = beatsLeft_6 ? state_6_3 : readys_readys_6[3];
  wire        in_1_d_valid =
    beatsLeft_6
      ? state_6_0 & portsDIO_filtered_1_valid | state_6_1 & portsDIO_filtered_1_1_valid
        | state_6_2 & portsDIO_filtered_2_1_valid | state_6_3
        & portsDIO_filtered_3_1_valid
      : portsDIO_filtered_1_valid | portsDIO_filtered_1_1_valid
        | portsDIO_filtered_2_1_valid | portsDIO_filtered_3_1_valid;
  wire [1:0]  _readys_mask_T = readys_readys & readys_valid;
  wire [1:0]  _readys_mask_T_5 = readys_readys_1 & readys_valid_1;
  wire [1:0]  _readys_mask_T_10 = readys_readys_2 & readys_valid_2;
  wire [1:0]  _readys_mask_T_15 = readys_readys_3 & readys_valid_3;
  wire [3:0]  _readys_mask_T_20 = readys_readys_4 & readys_valid_4;
  wire [3:0]  _readys_mask_T_23 = _readys_mask_T_20 | {_readys_mask_T_20[2:0], 1'h0};
  wire [3:0]  _readys_mask_T_28 = readys_readys_5 & readys_valid_5;
  wire [3:0]  _readys_mask_T_31 = _readys_mask_T_28 | {_readys_mask_T_28[2:0], 1'h0};
  wire [3:0]  _readys_mask_T_36 = readys_readys_6 & readys_valid_6;
  wire [3:0]  _readys_mask_T_39 = _readys_mask_T_36 | {_readys_mask_T_36[2:0], 1'h0};
  wire [12:0] _beatsAI_decode_T = 13'h3F << auto_in_0_a_bits_size;
  wire [12:0] _beatsAI_decode_T_3 = 13'h3F << auto_in_1_a_bits_size;
  wire [12:0] _beatsDO_decode_T = 13'h3F << auto_out_0_d_bits_size;
  wire [12:0] _beatsDO_decode_T_3 = 13'h3F << auto_out_1_d_bits_size;
  wire [12:0] _beatsDO_decode_T_6 = 13'h3F << auto_out_2_d_bits_size;
  wire [12:0] _beatsDO_decode_T_9 = 13'h3F << auto_out_3_d_bits_size;
  wire        latch = ~beatsLeft & auto_out_0_a_ready;
  wire        latch_1 = ~beatsLeft_1 & auto_out_1_a_ready;
  wire        latch_2 = ~beatsLeft_2 & auto_out_2_a_ready;
  wire        latch_3 = ~beatsLeft_3 & auto_out_3_a_ready;
  wire        latch_4 = ~beatsLeft_4 & auto_in_0_d_ready;
  wire        latch_5 = ~beatsLeft_5 & auto_in_1_b_ready;
  wire        latch_6 = ~beatsLeft_6 & auto_in_1_d_ready;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      beatsLeft <= 1'h0;
      readys_mask <= 2'h3;
      state_0 <= 1'h0;
      state_1 <= 1'h0;
      beatsLeft_1 <= 1'h0;
      readys_mask_1 <= 2'h3;
      state_1_0 <= 1'h0;
      state_1_1 <= 1'h0;
      beatsLeft_2 <= 1'h0;
      readys_mask_2 <= 2'h3;
      state_2_0 <= 1'h0;
      state_2_1 <= 1'h0;
      beatsLeft_3 <= 1'h0;
      readys_mask_3 <= 2'h3;
      state_3_0 <= 1'h0;
      state_3_1 <= 1'h0;
      beatsLeft_4 <= 1'h0;
      readys_mask_4 <= 4'hF;
      state_4_0 <= 1'h0;
      state_4_1 <= 1'h0;
      state_4_2 <= 1'h0;
      state_4_3 <= 1'h0;
      beatsLeft_5 <= 1'h0;
      readys_mask_5 <= 4'hF;
      state_5_0 <= 1'h0;
      state_5_1 <= 1'h0;
      state_5_2 <= 1'h0;
      state_5_3 <= 1'h0;
      beatsLeft_6 <= 1'h0;
      readys_mask_6 <= 4'hF;
      state_6_0 <= 1'h0;
      state_6_1 <= 1'h0;
      state_6_2 <= 1'h0;
      state_6_3 <= 1'h0;
    end
    else begin
      if (latch)
        beatsLeft <=
          winner_0 & ~(auto_in_0_a_bits_opcode[2]) & ~(_beatsAI_decode_T[5]) | winner_1
          & ~(auto_in_1_a_bits_opcode[2]) & ~(_beatsAI_decode_T_3[5]);
      else
        beatsLeft <= 1'(beatsLeft - (auto_out_0_a_ready & out_0_a_valid));
      if (latch & (|readys_valid))
        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};
      if (beatsLeft) begin
      end
      else begin
        state_0 <= winner_0;
        state_1 <= winner_1;
      end
      if (latch_1)
        beatsLeft_1 <=
          winner_1_0 & ~(auto_in_0_a_bits_opcode[2]) & ~(_beatsAI_decode_T[5])
          | winner_1_1 & ~(auto_in_1_a_bits_opcode[2]) & ~(_beatsAI_decode_T_3[5]);
      else
        beatsLeft_1 <= 1'(beatsLeft_1 - (auto_out_1_a_ready & out_1_a_valid));
      if (latch_1 & (|readys_valid_1))
        readys_mask_1 <= _readys_mask_T_5 | {_readys_mask_T_5[0], 1'h0};
      if (beatsLeft_1) begin
      end
      else begin
        state_1_0 <= winner_1_0;
        state_1_1 <= winner_1_1;
      end
      if (latch_2)
        beatsLeft_2 <=
          winner_2_0 & ~(auto_in_0_a_bits_opcode[2]) & ~(_beatsAI_decode_T[5])
          | winner_2_1 & ~(auto_in_1_a_bits_opcode[2]) & ~(_beatsAI_decode_T_3[5]);
      else
        beatsLeft_2 <= 1'(beatsLeft_2 - (auto_out_2_a_ready & out_2_a_valid));
      if (latch_2 & (|readys_valid_2))
        readys_mask_2 <= _readys_mask_T_10 | {_readys_mask_T_10[0], 1'h0};
      if (beatsLeft_2) begin
      end
      else begin
        state_2_0 <= winner_2_0;
        state_2_1 <= winner_2_1;
      end
      if (latch_3)
        beatsLeft_3 <=
          winner_3_0 & ~(auto_in_0_a_bits_opcode[2]) & ~(_beatsAI_decode_T[5])
          | winner_3_1 & ~(auto_in_1_a_bits_opcode[2]) & ~(_beatsAI_decode_T_3[5]);
      else
        beatsLeft_3 <= 1'(beatsLeft_3 - (auto_out_3_a_ready & out_3_a_valid));
      if (latch_3 & (|readys_valid_3))
        readys_mask_3 <= _readys_mask_T_15 | {_readys_mask_T_15[0], 1'h0};
      if (beatsLeft_3) begin
      end
      else begin
        state_3_0 <= winner_3_0;
        state_3_1 <= winner_3_1;
      end
      if (latch_4)
        beatsLeft_4 <=
          winner_4_0 & auto_out_0_d_bits_opcode[0] & ~(_beatsDO_decode_T[5]) | winner_4_1
          & auto_out_1_d_bits_opcode[0] & ~(_beatsDO_decode_T_3[5]) | winner_4_2
          & auto_out_2_d_bits_opcode[0] & ~(_beatsDO_decode_T_6[5]) | winner_4_3
          & auto_out_3_d_bits_opcode[0] & ~(_beatsDO_decode_T_9[5]);
      else
        beatsLeft_4 <= 1'(beatsLeft_4 - (auto_in_0_d_ready & in_0_d_valid));
      if (latch_4 & (|readys_valid_4))
        readys_mask_4 <= _readys_mask_T_23 | {_readys_mask_T_23[1:0], 2'h0};
      if (beatsLeft_4) begin
      end
      else begin
        state_4_0 <= winner_4_0;
        state_4_1 <= winner_4_1;
        state_4_2 <= winner_4_2;
        state_4_3 <= winner_4_3;
      end
      beatsLeft_5 <= ~latch_5 & 1'(beatsLeft_5 - (auto_in_1_b_ready & in_1_b_valid));
      if (latch_5 & (|readys_valid_5))
        readys_mask_5 <= _readys_mask_T_31 | {_readys_mask_T_31[1:0], 2'h0};
      if (beatsLeft_5) begin
      end
      else begin
        state_5_0 <= winner_5_0;
        state_5_1 <= winner_5_1;
        state_5_2 <= winner_5_2;
        state_5_3 <= winner_5_3;
      end
      if (latch_6)
        beatsLeft_6 <=
          winner_6_0 & auto_out_0_d_bits_opcode[0] & ~(_beatsDO_decode_T[5]) | winner_6_1
          & auto_out_1_d_bits_opcode[0] & ~(_beatsDO_decode_T_3[5]) | winner_6_2
          & auto_out_2_d_bits_opcode[0] & ~(_beatsDO_decode_T_6[5]) | winner_6_3
          & auto_out_3_d_bits_opcode[0] & ~(_beatsDO_decode_T_9[5]);
      else
        beatsLeft_6 <= 1'(beatsLeft_6 - (auto_in_1_d_ready & in_1_d_valid));
      if (latch_6 & (|readys_valid_6))
        readys_mask_6 <= _readys_mask_T_39 | {_readys_mask_T_39[1:0], 2'h0};
      if (beatsLeft_6) begin
      end
      else begin
        state_6_0 <= winner_6_0;
        state_6_1 <= winner_6_1;
        state_6_2 <= winner_6_2;
        state_6_3 <= winner_6_3;
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        beatsLeft = _RANDOM[1'h0][0];
        readys_mask = _RANDOM[1'h0][2:1];
        state_0 = _RANDOM[1'h0][3];
        state_1 = _RANDOM[1'h0][4];
        beatsLeft_1 = _RANDOM[1'h0][5];
        readys_mask_1 = _RANDOM[1'h0][7:6];
        state_1_0 = _RANDOM[1'h0][8];
        state_1_1 = _RANDOM[1'h0][9];
        beatsLeft_2 = _RANDOM[1'h0][10];
        readys_mask_2 = _RANDOM[1'h0][12:11];
        state_2_0 = _RANDOM[1'h0][13];
        state_2_1 = _RANDOM[1'h0][14];
        beatsLeft_3 = _RANDOM[1'h0][15];
        readys_mask_3 = _RANDOM[1'h0][17:16];
        state_3_0 = _RANDOM[1'h0][18];
        state_3_1 = _RANDOM[1'h0][19];
        beatsLeft_4 = _RANDOM[1'h0][20];
        readys_mask_4 = _RANDOM[1'h0][24:21];
        state_4_0 = _RANDOM[1'h0][25];
        state_4_1 = _RANDOM[1'h0][26];
        state_4_2 = _RANDOM[1'h0][27];
        state_4_3 = _RANDOM[1'h0][28];
        beatsLeft_5 = _RANDOM[1'h0][29];
        readys_mask_5 = {_RANDOM[1'h0][31:30], _RANDOM[1'h1][1:0]};
        state_5_0 = _RANDOM[1'h1][2];
        state_5_1 = _RANDOM[1'h1][3];
        state_5_2 = _RANDOM[1'h1][4];
        state_5_3 = _RANDOM[1'h1][5];
        beatsLeft_6 = _RANDOM[1'h1][6];
        readys_mask_6 = _RANDOM[1'h1][10:7];
        state_6_0 = _RANDOM[1'h1][11];
        state_6_1 = _RANDOM[1'h1][12];
        state_6_2 = _RANDOM[1'h1][13];
        state_6_3 = _RANDOM[1'h1][14];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        beatsLeft = 1'h0;
        readys_mask = 2'h3;
        state_0 = 1'h0;
        state_1 = 1'h0;
        beatsLeft_1 = 1'h0;
        readys_mask_1 = 2'h3;
        state_1_0 = 1'h0;
        state_1_1 = 1'h0;
        beatsLeft_2 = 1'h0;
        readys_mask_2 = 2'h3;
        state_2_0 = 1'h0;
        state_2_1 = 1'h0;
        beatsLeft_3 = 1'h0;
        readys_mask_3 = 2'h3;
        state_3_0 = 1'h0;
        state_3_1 = 1'h0;
        beatsLeft_4 = 1'h0;
        readys_mask_4 = 4'hF;
        state_4_0 = 1'h0;
        state_4_1 = 1'h0;
        state_4_2 = 1'h0;
        state_4_3 = 1'h0;
        beatsLeft_5 = 1'h0;
        readys_mask_5 = 4'hF;
        state_5_0 = 1'h0;
        state_5_1 = 1'h0;
        state_5_2 = 1'h0;
        state_5_3 = 1'h0;
        beatsLeft_6 = 1'h0;
        readys_mask_6 = 4'hF;
        state_6_0 = 1'h0;
        state_6_1 = 1'h0;
        state_6_2 = 1'h0;
        state_6_3 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign auto_in_1_a_ready =
    requestAIO_1_0 & auto_out_0_a_ready & allowed_1 | requestAIO_1_1 & auto_out_1_a_ready
    & allowed_1_1 | requestAIO_1_2 & auto_out_2_a_ready & allowed_2_1
    | (&(auto_in_1_a_bits_address[7:6])) & auto_out_3_a_ready & allowed_3_1;
  assign auto_in_1_b_valid = in_1_b_valid;
  assign auto_in_1_b_bits_opcode = _GEN_3 ? 3'h6 : 3'h0;
  assign auto_in_1_b_bits_param =
    (muxState_5_0 ? auto_out_0_b_bits_param : 2'h0)
    | (muxState_5_1 ? auto_out_1_b_bits_param : 2'h0)
    | (muxState_5_2 ? auto_out_2_b_bits_param : 2'h0)
    | (muxState_5_3 ? auto_out_3_b_bits_param : 2'h0);
  assign auto_in_1_b_bits_size = _GEN_3 ? 3'h6 : 3'h0;
  assign auto_in_1_b_bits_address =
    (muxState_5_0 ? auto_out_0_b_bits_address : 36'h0)
    | (muxState_5_1 ? auto_out_1_b_bits_address : 36'h0)
    | (muxState_5_2 ? auto_out_2_b_bits_address : 36'h0)
    | (muxState_5_3 ? auto_out_3_b_bits_address : 36'h0);
  assign auto_in_1_b_bits_mask =
    {32{muxState_5_0}} | {32{muxState_5_1}} | {32{muxState_5_2}} | {32{muxState_5_3}};
  assign auto_in_1_b_bits_data =
    (muxState_5_0 ? auto_out_0_b_bits_data : 256'h0)
    | (muxState_5_1 ? auto_out_1_b_bits_data : 256'h0)
    | (muxState_5_2 ? auto_out_2_b_bits_data : 256'h0)
    | (muxState_5_3 ? auto_out_3_b_bits_data : 256'h0);
  assign auto_in_1_c_ready =
    requestCIO_1_0 & auto_out_0_c_ready | requestCIO_1_1 & auto_out_1_c_ready
    | requestCIO_1_2 & auto_out_2_c_ready | (&(auto_in_1_c_bits_address[7:6]))
    & auto_out_3_c_ready;
  assign auto_in_1_d_valid = in_1_d_valid;
  assign auto_in_1_d_bits_opcode =
    (muxState_6_0 ? auto_out_0_d_bits_opcode : 3'h0)
    | (muxState_6_1 ? auto_out_1_d_bits_opcode : 3'h0)
    | (muxState_6_2 ? auto_out_2_d_bits_opcode : 3'h0)
    | (muxState_6_3 ? auto_out_3_d_bits_opcode : 3'h0);
  assign auto_in_1_d_bits_param =
    (muxState_6_0 ? auto_out_0_d_bits_param : 2'h0)
    | (muxState_6_1 ? auto_out_1_d_bits_param : 2'h0)
    | (muxState_6_2 ? auto_out_2_d_bits_param : 2'h0)
    | (muxState_6_3 ? auto_out_3_d_bits_param : 2'h0);
  assign auto_in_1_d_bits_size =
    (muxState_6_0 ? auto_out_0_d_bits_size : 3'h0)
    | (muxState_6_1 ? auto_out_1_d_bits_size : 3'h0)
    | (muxState_6_2 ? auto_out_2_d_bits_size : 3'h0)
    | (muxState_6_3 ? auto_out_3_d_bits_size : 3'h0);
  assign auto_in_1_d_bits_source =
    (muxState_6_0 ? auto_out_0_d_bits_source[9:0] : 10'h0)
    | (muxState_6_1 ? auto_out_1_d_bits_source[9:0] : 10'h0)
    | (muxState_6_2 ? auto_out_2_d_bits_source[9:0] : 10'h0)
    | (muxState_6_3 ? auto_out_3_d_bits_source[9:0] : 10'h0);
  assign auto_in_1_d_bits_sink =
    (muxState_6_0 ? out_0_d_bits_sink : 6'h0) | (muxState_6_1 ? out_1_d_bits_sink : 6'h0)
    | (muxState_6_2 ? out_2_d_bits_sink : 6'h0)
    | (muxState_6_3 ? out_3_d_bits_sink : 6'h0);
  assign auto_in_1_d_bits_denied =
    muxState_6_0 & auto_out_0_d_bits_denied | muxState_6_1 & auto_out_1_d_bits_denied
    | muxState_6_2 & auto_out_2_d_bits_denied | muxState_6_3 & auto_out_3_d_bits_denied;
  assign auto_in_1_d_bits_echo_blockisdirty =
    muxState_6_0 & auto_out_0_d_bits_echo_blockisdirty | muxState_6_1
    & auto_out_1_d_bits_echo_blockisdirty | muxState_6_2
    & auto_out_2_d_bits_echo_blockisdirty | muxState_6_3
    & auto_out_3_d_bits_echo_blockisdirty;
  assign auto_in_1_d_bits_data =
    (muxState_6_0 ? auto_out_0_d_bits_data : 256'h0)
    | (muxState_6_1 ? auto_out_1_d_bits_data : 256'h0)
    | (muxState_6_2 ? auto_out_2_d_bits_data : 256'h0)
    | (muxState_6_3 ? auto_out_3_d_bits_data : 256'h0);
  assign auto_in_1_d_bits_corrupt =
    muxState_6_0 & auto_out_0_d_bits_corrupt | muxState_6_1 & auto_out_1_d_bits_corrupt
    | muxState_6_2 & auto_out_2_d_bits_corrupt | muxState_6_3 & auto_out_3_d_bits_corrupt;
  assign auto_in_1_e_ready =
    (&(auto_in_1_e_bits_sink[5:4])) | requestEIO_1_1 | requestEIO_1_2 | requestEIO_1_3;
  assign auto_in_0_a_ready =
    requestAIO_0_0 & auto_out_0_a_ready & allowed_0 | requestAIO_0_1 & auto_out_1_a_ready
    & allowed_1_0 | requestAIO_0_2 & auto_out_2_a_ready & allowed_2_0
    | (&(auto_in_0_a_bits_address[7:6])) & auto_out_3_a_ready & allowed_3_0;
  assign auto_in_0_d_valid = in_0_d_valid;
  assign auto_in_0_d_bits_opcode =
    (muxState_4_0 ? auto_out_0_d_bits_opcode : 3'h0)
    | (muxState_4_1 ? auto_out_1_d_bits_opcode : 3'h0)
    | (muxState_4_2 ? auto_out_2_d_bits_opcode : 3'h0)
    | (muxState_4_3 ? auto_out_3_d_bits_opcode : 3'h0);
  assign auto_in_0_d_bits_param =
    (muxState_4_0 ? auto_out_0_d_bits_param : 2'h0)
    | (muxState_4_1 ? auto_out_1_d_bits_param : 2'h0)
    | (muxState_4_2 ? auto_out_2_d_bits_param : 2'h0)
    | (muxState_4_3 ? auto_out_3_d_bits_param : 2'h0);
  assign auto_in_0_d_bits_size =
    (muxState_4_0 ? auto_out_0_d_bits_size : 3'h0)
    | (muxState_4_1 ? auto_out_1_d_bits_size : 3'h0)
    | (muxState_4_2 ? auto_out_2_d_bits_size : 3'h0)
    | (muxState_4_3 ? auto_out_3_d_bits_size : 3'h0);
  assign auto_in_0_d_bits_source =
    (muxState_4_0 ? auto_out_0_d_bits_source[2:0] : 3'h0)
    | (muxState_4_1 ? auto_out_1_d_bits_source[2:0] : 3'h0)
    | (muxState_4_2 ? auto_out_2_d_bits_source[2:0] : 3'h0)
    | (muxState_4_3 ? auto_out_3_d_bits_source[2:0] : 3'h0);
  assign auto_in_0_d_bits_sink =
    (muxState_4_0 ? out_0_d_bits_sink : 6'h0) | (muxState_4_1 ? out_1_d_bits_sink : 6'h0)
    | (muxState_4_2 ? out_2_d_bits_sink : 6'h0)
    | (muxState_4_3 ? out_3_d_bits_sink : 6'h0);
  assign auto_in_0_d_bits_denied =
    muxState_4_0 & auto_out_0_d_bits_denied | muxState_4_1 & auto_out_1_d_bits_denied
    | muxState_4_2 & auto_out_2_d_bits_denied | muxState_4_3 & auto_out_3_d_bits_denied;
  assign auto_in_0_d_bits_data =
    (muxState_4_0 ? auto_out_0_d_bits_data : 256'h0)
    | (muxState_4_1 ? auto_out_1_d_bits_data : 256'h0)
    | (muxState_4_2 ? auto_out_2_d_bits_data : 256'h0)
    | (muxState_4_3 ? auto_out_3_d_bits_data : 256'h0);
  assign auto_in_0_d_bits_corrupt =
    muxState_4_0 & auto_out_0_d_bits_corrupt | muxState_4_1 & auto_out_1_d_bits_corrupt
    | muxState_4_2 & auto_out_2_d_bits_corrupt | muxState_4_3 & auto_out_3_d_bits_corrupt;
  assign auto_out_3_a_valid = out_3_a_valid;
  assign auto_out_3_a_bits_opcode =
    (muxState_3_0 ? auto_in_0_a_bits_opcode : 3'h0)
    | (muxState_3_1 ? auto_in_1_a_bits_opcode : 3'h0);
  assign auto_out_3_a_bits_param =
    (muxState_3_0 ? auto_in_0_a_bits_param : 3'h0)
    | (muxState_3_1 ? auto_in_1_a_bits_param : 3'h0);
  assign auto_out_3_a_bits_size =
    (muxState_3_0 ? auto_in_0_a_bits_size : 3'h0)
    | (muxState_3_1 ? auto_in_1_a_bits_size : 3'h0);
  assign auto_out_3_a_bits_source =
    (muxState_3_0 ? in_0_a_bits_source : 11'h0)
    | (muxState_3_1 ? in_1_a_bits_source : 11'h0);
  assign auto_out_3_a_bits_address =
    (muxState_3_0 ? auto_in_0_a_bits_address : 36'h0)
    | (muxState_3_1 ? auto_in_1_a_bits_address : 36'h0);
  assign auto_out_3_a_bits_user_reqSource =
    muxState_3_1 ? auto_in_1_a_bits_user_reqSource : 4'h0;
  assign auto_out_3_a_bits_mask =
    (muxState_3_0 ? auto_in_0_a_bits_mask : 32'h0)
    | (muxState_3_1 ? auto_in_1_a_bits_mask : 32'h0);
  assign auto_out_3_a_bits_data =
    (muxState_3_0 ? auto_in_0_a_bits_data : 256'h0)
    | (muxState_3_1 ? auto_in_1_a_bits_data : 256'h0);
  assign auto_out_3_a_bits_corrupt =
    muxState_3_0 & auto_in_0_a_bits_corrupt | muxState_3_1 & auto_in_1_a_bits_corrupt;
  assign auto_out_3_b_ready =
    auto_in_1_b_ready & (beatsLeft_5 ? state_5_3 : readys_readys_5[3]);
  assign auto_out_3_c_valid = auto_in_1_c_valid & (&(auto_in_1_c_bits_address[7:6]));
  assign auto_out_3_c_bits_opcode = auto_in_1_c_bits_opcode;
  assign auto_out_3_c_bits_param = auto_in_1_c_bits_param;
  assign auto_out_3_c_bits_size = auto_in_1_c_bits_size;
  assign auto_out_3_c_bits_source = in_1_c_bits_source;
  assign auto_out_3_c_bits_address = auto_in_1_c_bits_address;
  assign auto_out_3_c_bits_echo_blockisdirty = auto_in_1_c_bits_echo_blockisdirty;
  assign auto_out_3_c_bits_data = auto_in_1_c_bits_data;
  assign auto_out_3_d_ready =
    requestDOI_3_0 & auto_in_0_d_ready & allowed_4_3 | ~(auto_out_3_d_bits_source[10])
    & auto_in_1_d_ready & allowed_6_3;
  assign auto_out_3_e_valid = auto_in_1_e_valid & requestEIO_1_3;
  assign auto_out_3_e_bits_sink = auto_in_1_e_bits_sink[3:0];
  assign auto_out_2_a_valid = out_2_a_valid;
  assign auto_out_2_a_bits_opcode =
    (muxState_2_0 ? auto_in_0_a_bits_opcode : 3'h0)
    | (muxState_2_1 ? auto_in_1_a_bits_opcode : 3'h0);
  assign auto_out_2_a_bits_param =
    (muxState_2_0 ? auto_in_0_a_bits_param : 3'h0)
    | (muxState_2_1 ? auto_in_1_a_bits_param : 3'h0);
  assign auto_out_2_a_bits_size =
    (muxState_2_0 ? auto_in_0_a_bits_size : 3'h0)
    | (muxState_2_1 ? auto_in_1_a_bits_size : 3'h0);
  assign auto_out_2_a_bits_source =
    (muxState_2_0 ? in_0_a_bits_source : 11'h0)
    | (muxState_2_1 ? in_1_a_bits_source : 11'h0);
  assign auto_out_2_a_bits_address =
    (muxState_2_0 ? auto_in_0_a_bits_address : 36'h0)
    | (muxState_2_1 ? auto_in_1_a_bits_address : 36'h0);
  assign auto_out_2_a_bits_user_reqSource =
    muxState_2_1 ? auto_in_1_a_bits_user_reqSource : 4'h0;
  assign auto_out_2_a_bits_mask =
    (muxState_2_0 ? auto_in_0_a_bits_mask : 32'h0)
    | (muxState_2_1 ? auto_in_1_a_bits_mask : 32'h0);
  assign auto_out_2_a_bits_data =
    (muxState_2_0 ? auto_in_0_a_bits_data : 256'h0)
    | (muxState_2_1 ? auto_in_1_a_bits_data : 256'h0);
  assign auto_out_2_a_bits_corrupt =
    muxState_2_0 & auto_in_0_a_bits_corrupt | muxState_2_1 & auto_in_1_a_bits_corrupt;
  assign auto_out_2_b_ready =
    auto_in_1_b_ready & (beatsLeft_5 ? state_5_2 : readys_readys_5[2]);
  assign auto_out_2_c_valid = auto_in_1_c_valid & requestCIO_1_2;
  assign auto_out_2_c_bits_opcode = auto_in_1_c_bits_opcode;
  assign auto_out_2_c_bits_param = auto_in_1_c_bits_param;
  assign auto_out_2_c_bits_size = auto_in_1_c_bits_size;
  assign auto_out_2_c_bits_source = in_1_c_bits_source;
  assign auto_out_2_c_bits_address = auto_in_1_c_bits_address;
  assign auto_out_2_c_bits_echo_blockisdirty = auto_in_1_c_bits_echo_blockisdirty;
  assign auto_out_2_c_bits_data = auto_in_1_c_bits_data;
  assign auto_out_2_d_ready =
    requestDOI_2_0 & auto_in_0_d_ready & allowed_4_2 | ~(auto_out_2_d_bits_source[10])
    & auto_in_1_d_ready & allowed_6_2;
  assign auto_out_2_e_valid = auto_in_1_e_valid & requestEIO_1_2;
  assign auto_out_2_e_bits_sink = auto_in_1_e_bits_sink[3:0];
  assign auto_out_1_a_valid = out_1_a_valid;
  assign auto_out_1_a_bits_opcode =
    (muxState_1_0 ? auto_in_0_a_bits_opcode : 3'h0)
    | (muxState_1_1 ? auto_in_1_a_bits_opcode : 3'h0);
  assign auto_out_1_a_bits_param =
    (muxState_1_0 ? auto_in_0_a_bits_param : 3'h0)
    | (muxState_1_1 ? auto_in_1_a_bits_param : 3'h0);
  assign auto_out_1_a_bits_size =
    (muxState_1_0 ? auto_in_0_a_bits_size : 3'h0)
    | (muxState_1_1 ? auto_in_1_a_bits_size : 3'h0);
  assign auto_out_1_a_bits_source =
    (muxState_1_0 ? in_0_a_bits_source : 11'h0)
    | (muxState_1_1 ? in_1_a_bits_source : 11'h0);
  assign auto_out_1_a_bits_address =
    (muxState_1_0 ? auto_in_0_a_bits_address : 36'h0)
    | (muxState_1_1 ? auto_in_1_a_bits_address : 36'h0);
  assign auto_out_1_a_bits_user_reqSource =
    muxState_1_1 ? auto_in_1_a_bits_user_reqSource : 4'h0;
  assign auto_out_1_a_bits_mask =
    (muxState_1_0 ? auto_in_0_a_bits_mask : 32'h0)
    | (muxState_1_1 ? auto_in_1_a_bits_mask : 32'h0);
  assign auto_out_1_a_bits_data =
    (muxState_1_0 ? auto_in_0_a_bits_data : 256'h0)
    | (muxState_1_1 ? auto_in_1_a_bits_data : 256'h0);
  assign auto_out_1_a_bits_corrupt =
    muxState_1_0 & auto_in_0_a_bits_corrupt | muxState_1_1 & auto_in_1_a_bits_corrupt;
  assign auto_out_1_b_ready =
    auto_in_1_b_ready & (beatsLeft_5 ? state_5_1 : readys_readys_5[1]);
  assign auto_out_1_c_valid = auto_in_1_c_valid & requestCIO_1_1;
  assign auto_out_1_c_bits_opcode = auto_in_1_c_bits_opcode;
  assign auto_out_1_c_bits_param = auto_in_1_c_bits_param;
  assign auto_out_1_c_bits_size = auto_in_1_c_bits_size;
  assign auto_out_1_c_bits_source = in_1_c_bits_source;
  assign auto_out_1_c_bits_address = auto_in_1_c_bits_address;
  assign auto_out_1_c_bits_echo_blockisdirty = auto_in_1_c_bits_echo_blockisdirty;
  assign auto_out_1_c_bits_data = auto_in_1_c_bits_data;
  assign auto_out_1_d_ready =
    requestDOI_1_0 & auto_in_0_d_ready & allowed_4_1 | ~(auto_out_1_d_bits_source[10])
    & auto_in_1_d_ready & allowed_6_1;
  assign auto_out_1_e_valid = auto_in_1_e_valid & requestEIO_1_1;
  assign auto_out_1_e_bits_sink = auto_in_1_e_bits_sink[3:0];
  assign auto_out_0_a_valid = out_0_a_valid;
  assign auto_out_0_a_bits_opcode =
    (muxState_0 ? auto_in_0_a_bits_opcode : 3'h0)
    | (muxState_1 ? auto_in_1_a_bits_opcode : 3'h0);
  assign auto_out_0_a_bits_param =
    (muxState_0 ? auto_in_0_a_bits_param : 3'h0)
    | (muxState_1 ? auto_in_1_a_bits_param : 3'h0);
  assign auto_out_0_a_bits_size =
    (muxState_0 ? auto_in_0_a_bits_size : 3'h0)
    | (muxState_1 ? auto_in_1_a_bits_size : 3'h0);
  assign auto_out_0_a_bits_source =
    (muxState_0 ? in_0_a_bits_source : 11'h0) | (muxState_1 ? in_1_a_bits_source : 11'h0);
  assign auto_out_0_a_bits_address =
    (muxState_0 ? auto_in_0_a_bits_address : 36'h0)
    | (muxState_1 ? auto_in_1_a_bits_address : 36'h0);
  assign auto_out_0_a_bits_user_reqSource =
    muxState_1 ? auto_in_1_a_bits_user_reqSource : 4'h0;
  assign auto_out_0_a_bits_mask =
    (muxState_0 ? auto_in_0_a_bits_mask : 32'h0)
    | (muxState_1 ? auto_in_1_a_bits_mask : 32'h0);
  assign auto_out_0_a_bits_data =
    (muxState_0 ? auto_in_0_a_bits_data : 256'h0)
    | (muxState_1 ? auto_in_1_a_bits_data : 256'h0);
  assign auto_out_0_a_bits_corrupt =
    muxState_0 & auto_in_0_a_bits_corrupt | muxState_1 & auto_in_1_a_bits_corrupt;
  assign auto_out_0_b_ready =
    auto_in_1_b_ready & (beatsLeft_5 ? state_5_0 : readys_readys_5[0]);
  assign auto_out_0_c_valid = auto_in_1_c_valid & requestCIO_1_0;
  assign auto_out_0_c_bits_opcode = auto_in_1_c_bits_opcode;
  assign auto_out_0_c_bits_param = auto_in_1_c_bits_param;
  assign auto_out_0_c_bits_size = auto_in_1_c_bits_size;
  assign auto_out_0_c_bits_source = in_1_c_bits_source;
  assign auto_out_0_c_bits_address = auto_in_1_c_bits_address;
  assign auto_out_0_c_bits_echo_blockisdirty = auto_in_1_c_bits_echo_blockisdirty;
  assign auto_out_0_c_bits_data = auto_in_1_c_bits_data;
  assign auto_out_0_d_ready =
    requestDOI_0_0 & auto_in_0_d_ready & allowed_4_0 | ~(auto_out_0_d_bits_source[10])
    & auto_in_1_d_ready & allowed_6_0;
  assign auto_out_0_e_valid = auto_in_1_e_valid & (&(auto_in_1_e_bits_sink[5:4]));
  assign auto_out_0_e_bits_sink = auto_in_1_e_bits_sink[3:0];
endmodule

