$comment
	File created using the following command:
		vcd file ula_mips.msim.vcd -direction
$end
$date
	Fri Nov 23 10:55:36 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mips_teste_vhd_vec_tst $end
$var wire 1 ! clko $end
$var wire 1 " CLOCK_50 $end
$var wire 1 # dadolido [31] $end
$var wire 1 $ dadolido [30] $end
$var wire 1 % dadolido [29] $end
$var wire 1 & dadolido [28] $end
$var wire 1 ' dadolido [27] $end
$var wire 1 ( dadolido [26] $end
$var wire 1 ) dadolido [25] $end
$var wire 1 * dadolido [24] $end
$var wire 1 + dadolido [23] $end
$var wire 1 , dadolido [22] $end
$var wire 1 - dadolido [21] $end
$var wire 1 . dadolido [20] $end
$var wire 1 / dadolido [19] $end
$var wire 1 0 dadolido [18] $end
$var wire 1 1 dadolido [17] $end
$var wire 1 2 dadolido [16] $end
$var wire 1 3 dadolido [15] $end
$var wire 1 4 dadolido [14] $end
$var wire 1 5 dadolido [13] $end
$var wire 1 6 dadolido [12] $end
$var wire 1 7 dadolido [11] $end
$var wire 1 8 dadolido [10] $end
$var wire 1 9 dadolido [9] $end
$var wire 1 : dadolido [8] $end
$var wire 1 ; dadolido [7] $end
$var wire 1 < dadolido [6] $end
$var wire 1 = dadolido [5] $end
$var wire 1 > dadolido [4] $end
$var wire 1 ? dadolido [3] $end
$var wire 1 @ dadolido [2] $end
$var wire 1 A dadolido [1] $end
$var wire 1 B dadolido [0] $end
$var wire 1 C end1 [4] $end
$var wire 1 D end1 [3] $end
$var wire 1 E end1 [2] $end
$var wire 1 F end1 [1] $end
$var wire 1 G end1 [0] $end
$var wire 1 H end2 [4] $end
$var wire 1 I end2 [3] $end
$var wire 1 J end2 [2] $end
$var wire 1 K end2 [1] $end
$var wire 1 L end2 [0] $end
$var wire 1 M end3 [4] $end
$var wire 1 N end3 [3] $end
$var wire 1 O end3 [2] $end
$var wire 1 P end3 [1] $end
$var wire 1 Q end3 [0] $end
$var wire 1 R entrada1_ULA [31] $end
$var wire 1 S entrada1_ULA [30] $end
$var wire 1 T entrada1_ULA [29] $end
$var wire 1 U entrada1_ULA [28] $end
$var wire 1 V entrada1_ULA [27] $end
$var wire 1 W entrada1_ULA [26] $end
$var wire 1 X entrada1_ULA [25] $end
$var wire 1 Y entrada1_ULA [24] $end
$var wire 1 Z entrada1_ULA [23] $end
$var wire 1 [ entrada1_ULA [22] $end
$var wire 1 \ entrada1_ULA [21] $end
$var wire 1 ] entrada1_ULA [20] $end
$var wire 1 ^ entrada1_ULA [19] $end
$var wire 1 _ entrada1_ULA [18] $end
$var wire 1 ` entrada1_ULA [17] $end
$var wire 1 a entrada1_ULA [16] $end
$var wire 1 b entrada1_ULA [15] $end
$var wire 1 c entrada1_ULA [14] $end
$var wire 1 d entrada1_ULA [13] $end
$var wire 1 e entrada1_ULA [12] $end
$var wire 1 f entrada1_ULA [11] $end
$var wire 1 g entrada1_ULA [10] $end
$var wire 1 h entrada1_ULA [9] $end
$var wire 1 i entrada1_ULA [8] $end
$var wire 1 j entrada1_ULA [7] $end
$var wire 1 k entrada1_ULA [6] $end
$var wire 1 l entrada1_ULA [5] $end
$var wire 1 m entrada1_ULA [4] $end
$var wire 1 n entrada1_ULA [3] $end
$var wire 1 o entrada1_ULA [2] $end
$var wire 1 p entrada1_ULA [1] $end
$var wire 1 q entrada1_ULA [0] $end
$var wire 1 r entrada2_ULA [31] $end
$var wire 1 s entrada2_ULA [30] $end
$var wire 1 t entrada2_ULA [29] $end
$var wire 1 u entrada2_ULA [28] $end
$var wire 1 v entrada2_ULA [27] $end
$var wire 1 w entrada2_ULA [26] $end
$var wire 1 x entrada2_ULA [25] $end
$var wire 1 y entrada2_ULA [24] $end
$var wire 1 z entrada2_ULA [23] $end
$var wire 1 { entrada2_ULA [22] $end
$var wire 1 | entrada2_ULA [21] $end
$var wire 1 } entrada2_ULA [20] $end
$var wire 1 ~ entrada2_ULA [19] $end
$var wire 1 !! entrada2_ULA [18] $end
$var wire 1 "! entrada2_ULA [17] $end
$var wire 1 #! entrada2_ULA [16] $end
$var wire 1 $! entrada2_ULA [15] $end
$var wire 1 %! entrada2_ULA [14] $end
$var wire 1 &! entrada2_ULA [13] $end
$var wire 1 '! entrada2_ULA [12] $end
$var wire 1 (! entrada2_ULA [11] $end
$var wire 1 )! entrada2_ULA [10] $end
$var wire 1 *! entrada2_ULA [9] $end
$var wire 1 +! entrada2_ULA [8] $end
$var wire 1 ,! entrada2_ULA [7] $end
$var wire 1 -! entrada2_ULA [6] $end
$var wire 1 .! entrada2_ULA [5] $end
$var wire 1 /! entrada2_ULA [4] $end
$var wire 1 0! entrada2_ULA [3] $end
$var wire 1 1! entrada2_ULA [2] $end
$var wire 1 2! entrada2_ULA [1] $end
$var wire 1 3! entrada2_ULA [0] $end
$var wire 1 4! habesc $end
$var wire 1 5! HEX0 [6] $end
$var wire 1 6! HEX0 [5] $end
$var wire 1 7! HEX0 [4] $end
$var wire 1 8! HEX0 [3] $end
$var wire 1 9! HEX0 [2] $end
$var wire 1 :! HEX0 [1] $end
$var wire 1 ;! HEX0 [0] $end
$var wire 1 <! HEX1 [6] $end
$var wire 1 =! HEX1 [5] $end
$var wire 1 >! HEX1 [4] $end
$var wire 1 ?! HEX1 [3] $end
$var wire 1 @! HEX1 [2] $end
$var wire 1 A! HEX1 [1] $end
$var wire 1 B! HEX1 [0] $end
$var wire 1 C! HEX2 [6] $end
$var wire 1 D! HEX2 [5] $end
$var wire 1 E! HEX2 [4] $end
$var wire 1 F! HEX2 [3] $end
$var wire 1 G! HEX2 [2] $end
$var wire 1 H! HEX2 [1] $end
$var wire 1 I! HEX2 [0] $end
$var wire 1 J! HEX3 [6] $end
$var wire 1 K! HEX3 [5] $end
$var wire 1 L! HEX3 [4] $end
$var wire 1 M! HEX3 [3] $end
$var wire 1 N! HEX3 [2] $end
$var wire 1 O! HEX3 [1] $end
$var wire 1 P! HEX3 [0] $end
$var wire 1 Q! HEX4 [6] $end
$var wire 1 R! HEX4 [5] $end
$var wire 1 S! HEX4 [4] $end
$var wire 1 T! HEX4 [3] $end
$var wire 1 U! HEX4 [2] $end
$var wire 1 V! HEX4 [1] $end
$var wire 1 W! HEX4 [0] $end
$var wire 1 X! HEX5 [6] $end
$var wire 1 Y! HEX5 [5] $end
$var wire 1 Z! HEX5 [4] $end
$var wire 1 [! HEX5 [3] $end
$var wire 1 \! HEX5 [2] $end
$var wire 1 ]! HEX5 [1] $end
$var wire 1 ^! HEX5 [0] $end
$var wire 1 _! HEX6 [6] $end
$var wire 1 `! HEX6 [5] $end
$var wire 1 a! HEX6 [4] $end
$var wire 1 b! HEX6 [3] $end
$var wire 1 c! HEX6 [2] $end
$var wire 1 d! HEX6 [1] $end
$var wire 1 e! HEX6 [0] $end
$var wire 1 f! HEX7 [6] $end
$var wire 1 g! HEX7 [5] $end
$var wire 1 h! HEX7 [4] $end
$var wire 1 i! HEX7 [3] $end
$var wire 1 j! HEX7 [2] $end
$var wire 1 k! HEX7 [1] $end
$var wire 1 l! HEX7 [0] $end
$var wire 1 m! instrucao [31] $end
$var wire 1 n! instrucao [30] $end
$var wire 1 o! instrucao [29] $end
$var wire 1 p! instrucao [28] $end
$var wire 1 q! instrucao [27] $end
$var wire 1 r! instrucao [26] $end
$var wire 1 s! instrucao [25] $end
$var wire 1 t! instrucao [24] $end
$var wire 1 u! instrucao [23] $end
$var wire 1 v! instrucao [22] $end
$var wire 1 w! instrucao [21] $end
$var wire 1 x! instrucao [20] $end
$var wire 1 y! instrucao [19] $end
$var wire 1 z! instrucao [18] $end
$var wire 1 {! instrucao [17] $end
$var wire 1 |! instrucao [16] $end
$var wire 1 }! instrucao [15] $end
$var wire 1 ~! instrucao [14] $end
$var wire 1 !" instrucao [13] $end
$var wire 1 "" instrucao [12] $end
$var wire 1 #" instrucao [11] $end
$var wire 1 $" instrucao [10] $end
$var wire 1 %" instrucao [9] $end
$var wire 1 &" instrucao [8] $end
$var wire 1 '" instrucao [7] $end
$var wire 1 (" instrucao [6] $end
$var wire 1 )" instrucao [5] $end
$var wire 1 *" instrucao [4] $end
$var wire 1 +" instrucao [3] $end
$var wire 1 ," instrucao [2] $end
$var wire 1 -" instrucao [1] $end
$var wire 1 ." instrucao [0] $end
$var wire 1 /" KEY [3] $end
$var wire 1 0" KEY [2] $end
$var wire 1 1" KEY [1] $end
$var wire 1 2" KEY [0] $end
$var wire 1 3" LEDG [7] $end
$var wire 1 4" LEDG [6] $end
$var wire 1 5" LEDG [5] $end
$var wire 1 6" LEDG [4] $end
$var wire 1 7" LEDG [3] $end
$var wire 1 8" LEDG [2] $end
$var wire 1 9" LEDG [1] $end
$var wire 1 :" LEDG [0] $end
$var wire 1 ;" LEDR [17] $end
$var wire 1 <" LEDR [16] $end
$var wire 1 =" LEDR [15] $end
$var wire 1 >" LEDR [14] $end
$var wire 1 ?" LEDR [13] $end
$var wire 1 @" LEDR [12] $end
$var wire 1 A" LEDR [11] $end
$var wire 1 B" LEDR [10] $end
$var wire 1 C" LEDR [9] $end
$var wire 1 D" LEDR [8] $end
$var wire 1 E" LEDR [7] $end
$var wire 1 F" LEDR [6] $end
$var wire 1 G" LEDR [5] $end
$var wire 1 H" LEDR [4] $end
$var wire 1 I" LEDR [3] $end
$var wire 1 J" LEDR [2] $end
$var wire 1 K" LEDR [1] $end
$var wire 1 L" LEDR [0] $end
$var wire 1 M" mux_ulamem [31] $end
$var wire 1 N" mux_ulamem [30] $end
$var wire 1 O" mux_ulamem [29] $end
$var wire 1 P" mux_ulamem [28] $end
$var wire 1 Q" mux_ulamem [27] $end
$var wire 1 R" mux_ulamem [26] $end
$var wire 1 S" mux_ulamem [25] $end
$var wire 1 T" mux_ulamem [24] $end
$var wire 1 U" mux_ulamem [23] $end
$var wire 1 V" mux_ulamem [22] $end
$var wire 1 W" mux_ulamem [21] $end
$var wire 1 X" mux_ulamem [20] $end
$var wire 1 Y" mux_ulamem [19] $end
$var wire 1 Z" mux_ulamem [18] $end
$var wire 1 [" mux_ulamem [17] $end
$var wire 1 \" mux_ulamem [16] $end
$var wire 1 ]" mux_ulamem [15] $end
$var wire 1 ^" mux_ulamem [14] $end
$var wire 1 _" mux_ulamem [13] $end
$var wire 1 `" mux_ulamem [12] $end
$var wire 1 a" mux_ulamem [11] $end
$var wire 1 b" mux_ulamem [10] $end
$var wire 1 c" mux_ulamem [9] $end
$var wire 1 d" mux_ulamem [8] $end
$var wire 1 e" mux_ulamem [7] $end
$var wire 1 f" mux_ulamem [6] $end
$var wire 1 g" mux_ulamem [5] $end
$var wire 1 h" mux_ulamem [4] $end
$var wire 1 i" mux_ulamem [3] $end
$var wire 1 j" mux_ulamem [2] $end
$var wire 1 k" mux_ulamem [1] $end
$var wire 1 l" mux_ulamem [0] $end
$var wire 1 m" op [5] $end
$var wire 1 n" op [4] $end
$var wire 1 o" op [3] $end
$var wire 1 p" op [2] $end
$var wire 1 q" op [1] $end
$var wire 1 r" op [0] $end
$var wire 1 s" Reg3 [31] $end
$var wire 1 t" Reg3 [30] $end
$var wire 1 u" Reg3 [29] $end
$var wire 1 v" Reg3 [28] $end
$var wire 1 w" Reg3 [27] $end
$var wire 1 x" Reg3 [26] $end
$var wire 1 y" Reg3 [25] $end
$var wire 1 z" Reg3 [24] $end
$var wire 1 {" Reg3 [23] $end
$var wire 1 |" Reg3 [22] $end
$var wire 1 }" Reg3 [21] $end
$var wire 1 ~" Reg3 [20] $end
$var wire 1 !# Reg3 [19] $end
$var wire 1 "# Reg3 [18] $end
$var wire 1 ## Reg3 [17] $end
$var wire 1 $# Reg3 [16] $end
$var wire 1 %# Reg3 [15] $end
$var wire 1 &# Reg3 [14] $end
$var wire 1 '# Reg3 [13] $end
$var wire 1 (# Reg3 [12] $end
$var wire 1 )# Reg3 [11] $end
$var wire 1 *# Reg3 [10] $end
$var wire 1 +# Reg3 [9] $end
$var wire 1 ,# Reg3 [8] $end
$var wire 1 -# Reg3 [7] $end
$var wire 1 .# Reg3 [6] $end
$var wire 1 /# Reg3 [5] $end
$var wire 1 0# Reg3 [4] $end
$var wire 1 1# Reg3 [3] $end
$var wire 1 2# Reg3 [2] $end
$var wire 1 3# Reg3 [1] $end
$var wire 1 4# Reg3 [0] $end
$var wire 1 5# saida [31] $end
$var wire 1 6# saida [30] $end
$var wire 1 7# saida [29] $end
$var wire 1 8# saida [28] $end
$var wire 1 9# saida [27] $end
$var wire 1 :# saida [26] $end
$var wire 1 ;# saida [25] $end
$var wire 1 <# saida [24] $end
$var wire 1 =# saida [23] $end
$var wire 1 ># saida [22] $end
$var wire 1 ?# saida [21] $end
$var wire 1 @# saida [20] $end
$var wire 1 A# saida [19] $end
$var wire 1 B# saida [18] $end
$var wire 1 C# saida [17] $end
$var wire 1 D# saida [16] $end
$var wire 1 E# saida [15] $end
$var wire 1 F# saida [14] $end
$var wire 1 G# saida [13] $end
$var wire 1 H# saida [12] $end
$var wire 1 I# saida [11] $end
$var wire 1 J# saida [10] $end
$var wire 1 K# saida [9] $end
$var wire 1 L# saida [8] $end
$var wire 1 M# saida [7] $end
$var wire 1 N# saida [6] $end
$var wire 1 O# saida [5] $end
$var wire 1 P# saida [4] $end
$var wire 1 Q# saida [3] $end
$var wire 1 R# saida [2] $end
$var wire 1 S# saida [1] $end
$var wire 1 T# saida [0] $end
$var wire 1 U# saida1reg [31] $end
$var wire 1 V# saida1reg [30] $end
$var wire 1 W# saida1reg [29] $end
$var wire 1 X# saida1reg [28] $end
$var wire 1 Y# saida1reg [27] $end
$var wire 1 Z# saida1reg [26] $end
$var wire 1 [# saida1reg [25] $end
$var wire 1 \# saida1reg [24] $end
$var wire 1 ]# saida1reg [23] $end
$var wire 1 ^# saida1reg [22] $end
$var wire 1 _# saida1reg [21] $end
$var wire 1 `# saida1reg [20] $end
$var wire 1 a# saida1reg [19] $end
$var wire 1 b# saida1reg [18] $end
$var wire 1 c# saida1reg [17] $end
$var wire 1 d# saida1reg [16] $end
$var wire 1 e# saida1reg [15] $end
$var wire 1 f# saida1reg [14] $end
$var wire 1 g# saida1reg [13] $end
$var wire 1 h# saida1reg [12] $end
$var wire 1 i# saida1reg [11] $end
$var wire 1 j# saida1reg [10] $end
$var wire 1 k# saida1reg [9] $end
$var wire 1 l# saida1reg [8] $end
$var wire 1 m# saida1reg [7] $end
$var wire 1 n# saida1reg [6] $end
$var wire 1 o# saida1reg [5] $end
$var wire 1 p# saida1reg [4] $end
$var wire 1 q# saida1reg [3] $end
$var wire 1 r# saida1reg [2] $end
$var wire 1 s# saida1reg [1] $end
$var wire 1 t# saida1reg [0] $end
$var wire 1 u# saida2reg [31] $end
$var wire 1 v# saida2reg [30] $end
$var wire 1 w# saida2reg [29] $end
$var wire 1 x# saida2reg [28] $end
$var wire 1 y# saida2reg [27] $end
$var wire 1 z# saida2reg [26] $end
$var wire 1 {# saida2reg [25] $end
$var wire 1 |# saida2reg [24] $end
$var wire 1 }# saida2reg [23] $end
$var wire 1 ~# saida2reg [22] $end
$var wire 1 !$ saida2reg [21] $end
$var wire 1 "$ saida2reg [20] $end
$var wire 1 #$ saida2reg [19] $end
$var wire 1 $$ saida2reg [18] $end
$var wire 1 %$ saida2reg [17] $end
$var wire 1 &$ saida2reg [16] $end
$var wire 1 '$ saida2reg [15] $end
$var wire 1 ($ saida2reg [14] $end
$var wire 1 )$ saida2reg [13] $end
$var wire 1 *$ saida2reg [12] $end
$var wire 1 +$ saida2reg [11] $end
$var wire 1 ,$ saida2reg [10] $end
$var wire 1 -$ saida2reg [9] $end
$var wire 1 .$ saida2reg [8] $end
$var wire 1 /$ saida2reg [7] $end
$var wire 1 0$ saida2reg [6] $end
$var wire 1 1$ saida2reg [5] $end
$var wire 1 2$ saida2reg [4] $end
$var wire 1 3$ saida2reg [3] $end
$var wire 1 4$ saida2reg [2] $end
$var wire 1 5$ saida2reg [1] $end
$var wire 1 6$ saida2reg [0] $end
$var wire 1 7$ saida_habEscReg $end
$var wire 1 8$ saida_habLeMem $end
$var wire 1 9$ saida_mux2 $end
$var wire 1 :$ saidaExtensor [31] $end
$var wire 1 ;$ saidaExtensor [30] $end
$var wire 1 <$ saidaExtensor [29] $end
$var wire 1 =$ saidaExtensor [28] $end
$var wire 1 >$ saidaExtensor [27] $end
$var wire 1 ?$ saidaExtensor [26] $end
$var wire 1 @$ saidaExtensor [25] $end
$var wire 1 A$ saidaExtensor [24] $end
$var wire 1 B$ saidaExtensor [23] $end
$var wire 1 C$ saidaExtensor [22] $end
$var wire 1 D$ saidaExtensor [21] $end
$var wire 1 E$ saidaExtensor [20] $end
$var wire 1 F$ saidaExtensor [19] $end
$var wire 1 G$ saidaExtensor [18] $end
$var wire 1 H$ saidaExtensor [17] $end
$var wire 1 I$ saidaExtensor [16] $end
$var wire 1 J$ saidaExtensor [15] $end
$var wire 1 K$ saidaExtensor [14] $end
$var wire 1 L$ saidaExtensor [13] $end
$var wire 1 M$ saidaExtensor [12] $end
$var wire 1 N$ saidaExtensor [11] $end
$var wire 1 O$ saidaExtensor [10] $end
$var wire 1 P$ saidaExtensor [9] $end
$var wire 1 Q$ saidaExtensor [8] $end
$var wire 1 R$ saidaExtensor [7] $end
$var wire 1 S$ saidaExtensor [6] $end
$var wire 1 T$ saidaExtensor [5] $end
$var wire 1 U$ saidaExtensor [4] $end
$var wire 1 V$ saidaExtensor [3] $end
$var wire 1 W$ saidaExtensor [2] $end
$var wire 1 X$ saidaExtensor [1] $end
$var wire 1 Y$ saidaExtensor [0] $end
$var wire 1 Z$ SW [17] $end
$var wire 1 [$ SW [16] $end
$var wire 1 \$ SW [15] $end
$var wire 1 ]$ SW [14] $end
$var wire 1 ^$ SW [13] $end
$var wire 1 _$ SW [12] $end
$var wire 1 `$ SW [11] $end
$var wire 1 a$ SW [10] $end
$var wire 1 b$ SW [9] $end
$var wire 1 c$ SW [8] $end
$var wire 1 d$ SW [7] $end
$var wire 1 e$ SW [6] $end
$var wire 1 f$ SW [5] $end
$var wire 1 g$ SW [4] $end
$var wire 1 h$ SW [3] $end
$var wire 1 i$ SW [2] $end
$var wire 1 j$ SW [1] $end
$var wire 1 k$ SW [0] $end
$var wire 1 l$ teste_PC [31] $end
$var wire 1 m$ teste_PC [30] $end
$var wire 1 n$ teste_PC [29] $end
$var wire 1 o$ teste_PC [28] $end
$var wire 1 p$ teste_PC [27] $end
$var wire 1 q$ teste_PC [26] $end
$var wire 1 r$ teste_PC [25] $end
$var wire 1 s$ teste_PC [24] $end
$var wire 1 t$ teste_PC [23] $end
$var wire 1 u$ teste_PC [22] $end
$var wire 1 v$ teste_PC [21] $end
$var wire 1 w$ teste_PC [20] $end
$var wire 1 x$ teste_PC [19] $end
$var wire 1 y$ teste_PC [18] $end
$var wire 1 z$ teste_PC [17] $end
$var wire 1 {$ teste_PC [16] $end
$var wire 1 |$ teste_PC [15] $end
$var wire 1 }$ teste_PC [14] $end
$var wire 1 ~$ teste_PC [13] $end
$var wire 1 !% teste_PC [12] $end
$var wire 1 "% teste_PC [11] $end
$var wire 1 #% teste_PC [10] $end
$var wire 1 $% teste_PC [9] $end
$var wire 1 %% teste_PC [8] $end
$var wire 1 &% teste_PC [7] $end
$var wire 1 '% teste_PC [6] $end
$var wire 1 (% teste_PC [5] $end
$var wire 1 )% teste_PC [4] $end
$var wire 1 *% teste_PC [3] $end
$var wire 1 +% teste_PC [2] $end
$var wire 1 ,% teste_PC [1] $end
$var wire 1 -% teste_PC [0] $end
$var wire 1 .% ula_control [3] $end
$var wire 1 /% ula_control [2] $end
$var wire 1 0% ula_control [1] $end
$var wire 1 1% ula_control [0] $end
$var wire 1 2% zero $end

$scope module i1 $end
$var wire 1 3% gnd $end
$var wire 1 4% vcc $end
$var wire 1 5% unknown $end
$var wire 1 6% devoe $end
$var wire 1 7% devclrn $end
$var wire 1 8% devpor $end
$var wire 1 9% ww_devoe $end
$var wire 1 :% ww_devclrn $end
$var wire 1 ;% ww_devpor $end
$var wire 1 <% ww_clko $end
$var wire 1 =% ww_Reg3 [31] $end
$var wire 1 >% ww_Reg3 [30] $end
$var wire 1 ?% ww_Reg3 [29] $end
$var wire 1 @% ww_Reg3 [28] $end
$var wire 1 A% ww_Reg3 [27] $end
$var wire 1 B% ww_Reg3 [26] $end
$var wire 1 C% ww_Reg3 [25] $end
$var wire 1 D% ww_Reg3 [24] $end
$var wire 1 E% ww_Reg3 [23] $end
$var wire 1 F% ww_Reg3 [22] $end
$var wire 1 G% ww_Reg3 [21] $end
$var wire 1 H% ww_Reg3 [20] $end
$var wire 1 I% ww_Reg3 [19] $end
$var wire 1 J% ww_Reg3 [18] $end
$var wire 1 K% ww_Reg3 [17] $end
$var wire 1 L% ww_Reg3 [16] $end
$var wire 1 M% ww_Reg3 [15] $end
$var wire 1 N% ww_Reg3 [14] $end
$var wire 1 O% ww_Reg3 [13] $end
$var wire 1 P% ww_Reg3 [12] $end
$var wire 1 Q% ww_Reg3 [11] $end
$var wire 1 R% ww_Reg3 [10] $end
$var wire 1 S% ww_Reg3 [9] $end
$var wire 1 T% ww_Reg3 [8] $end
$var wire 1 U% ww_Reg3 [7] $end
$var wire 1 V% ww_Reg3 [6] $end
$var wire 1 W% ww_Reg3 [5] $end
$var wire 1 X% ww_Reg3 [4] $end
$var wire 1 Y% ww_Reg3 [3] $end
$var wire 1 Z% ww_Reg3 [2] $end
$var wire 1 [% ww_Reg3 [1] $end
$var wire 1 \% ww_Reg3 [0] $end
$var wire 1 ]% ww_mux_ulamem [31] $end
$var wire 1 ^% ww_mux_ulamem [30] $end
$var wire 1 _% ww_mux_ulamem [29] $end
$var wire 1 `% ww_mux_ulamem [28] $end
$var wire 1 a% ww_mux_ulamem [27] $end
$var wire 1 b% ww_mux_ulamem [26] $end
$var wire 1 c% ww_mux_ulamem [25] $end
$var wire 1 d% ww_mux_ulamem [24] $end
$var wire 1 e% ww_mux_ulamem [23] $end
$var wire 1 f% ww_mux_ulamem [22] $end
$var wire 1 g% ww_mux_ulamem [21] $end
$var wire 1 h% ww_mux_ulamem [20] $end
$var wire 1 i% ww_mux_ulamem [19] $end
$var wire 1 j% ww_mux_ulamem [18] $end
$var wire 1 k% ww_mux_ulamem [17] $end
$var wire 1 l% ww_mux_ulamem [16] $end
$var wire 1 m% ww_mux_ulamem [15] $end
$var wire 1 n% ww_mux_ulamem [14] $end
$var wire 1 o% ww_mux_ulamem [13] $end
$var wire 1 p% ww_mux_ulamem [12] $end
$var wire 1 q% ww_mux_ulamem [11] $end
$var wire 1 r% ww_mux_ulamem [10] $end
$var wire 1 s% ww_mux_ulamem [9] $end
$var wire 1 t% ww_mux_ulamem [8] $end
$var wire 1 u% ww_mux_ulamem [7] $end
$var wire 1 v% ww_mux_ulamem [6] $end
$var wire 1 w% ww_mux_ulamem [5] $end
$var wire 1 x% ww_mux_ulamem [4] $end
$var wire 1 y% ww_mux_ulamem [3] $end
$var wire 1 z% ww_mux_ulamem [2] $end
$var wire 1 {% ww_mux_ulamem [1] $end
$var wire 1 |% ww_mux_ulamem [0] $end
$var wire 1 }% ww_saida1reg [31] $end
$var wire 1 ~% ww_saida1reg [30] $end
$var wire 1 !& ww_saida1reg [29] $end
$var wire 1 "& ww_saida1reg [28] $end
$var wire 1 #& ww_saida1reg [27] $end
$var wire 1 $& ww_saida1reg [26] $end
$var wire 1 %& ww_saida1reg [25] $end
$var wire 1 && ww_saida1reg [24] $end
$var wire 1 '& ww_saida1reg [23] $end
$var wire 1 (& ww_saida1reg [22] $end
$var wire 1 )& ww_saida1reg [21] $end
$var wire 1 *& ww_saida1reg [20] $end
$var wire 1 +& ww_saida1reg [19] $end
$var wire 1 ,& ww_saida1reg [18] $end
$var wire 1 -& ww_saida1reg [17] $end
$var wire 1 .& ww_saida1reg [16] $end
$var wire 1 /& ww_saida1reg [15] $end
$var wire 1 0& ww_saida1reg [14] $end
$var wire 1 1& ww_saida1reg [13] $end
$var wire 1 2& ww_saida1reg [12] $end
$var wire 1 3& ww_saida1reg [11] $end
$var wire 1 4& ww_saida1reg [10] $end
$var wire 1 5& ww_saida1reg [9] $end
$var wire 1 6& ww_saida1reg [8] $end
$var wire 1 7& ww_saida1reg [7] $end
$var wire 1 8& ww_saida1reg [6] $end
$var wire 1 9& ww_saida1reg [5] $end
$var wire 1 :& ww_saida1reg [4] $end
$var wire 1 ;& ww_saida1reg [3] $end
$var wire 1 <& ww_saida1reg [2] $end
$var wire 1 =& ww_saida1reg [1] $end
$var wire 1 >& ww_saida1reg [0] $end
$var wire 1 ?& ww_saida2reg [31] $end
$var wire 1 @& ww_saida2reg [30] $end
$var wire 1 A& ww_saida2reg [29] $end
$var wire 1 B& ww_saida2reg [28] $end
$var wire 1 C& ww_saida2reg [27] $end
$var wire 1 D& ww_saida2reg [26] $end
$var wire 1 E& ww_saida2reg [25] $end
$var wire 1 F& ww_saida2reg [24] $end
$var wire 1 G& ww_saida2reg [23] $end
$var wire 1 H& ww_saida2reg [22] $end
$var wire 1 I& ww_saida2reg [21] $end
$var wire 1 J& ww_saida2reg [20] $end
$var wire 1 K& ww_saida2reg [19] $end
$var wire 1 L& ww_saida2reg [18] $end
$var wire 1 M& ww_saida2reg [17] $end
$var wire 1 N& ww_saida2reg [16] $end
$var wire 1 O& ww_saida2reg [15] $end
$var wire 1 P& ww_saida2reg [14] $end
$var wire 1 Q& ww_saida2reg [13] $end
$var wire 1 R& ww_saida2reg [12] $end
$var wire 1 S& ww_saida2reg [11] $end
$var wire 1 T& ww_saida2reg [10] $end
$var wire 1 U& ww_saida2reg [9] $end
$var wire 1 V& ww_saida2reg [8] $end
$var wire 1 W& ww_saida2reg [7] $end
$var wire 1 X& ww_saida2reg [6] $end
$var wire 1 Y& ww_saida2reg [5] $end
$var wire 1 Z& ww_saida2reg [4] $end
$var wire 1 [& ww_saida2reg [3] $end
$var wire 1 \& ww_saida2reg [2] $end
$var wire 1 ]& ww_saida2reg [1] $end
$var wire 1 ^& ww_saida2reg [0] $end
$var wire 1 _& ww_instrucao [31] $end
$var wire 1 `& ww_instrucao [30] $end
$var wire 1 a& ww_instrucao [29] $end
$var wire 1 b& ww_instrucao [28] $end
$var wire 1 c& ww_instrucao [27] $end
$var wire 1 d& ww_instrucao [26] $end
$var wire 1 e& ww_instrucao [25] $end
$var wire 1 f& ww_instrucao [24] $end
$var wire 1 g& ww_instrucao [23] $end
$var wire 1 h& ww_instrucao [22] $end
$var wire 1 i& ww_instrucao [21] $end
$var wire 1 j& ww_instrucao [20] $end
$var wire 1 k& ww_instrucao [19] $end
$var wire 1 l& ww_instrucao [18] $end
$var wire 1 m& ww_instrucao [17] $end
$var wire 1 n& ww_instrucao [16] $end
$var wire 1 o& ww_instrucao [15] $end
$var wire 1 p& ww_instrucao [14] $end
$var wire 1 q& ww_instrucao [13] $end
$var wire 1 r& ww_instrucao [12] $end
$var wire 1 s& ww_instrucao [11] $end
$var wire 1 t& ww_instrucao [10] $end
$var wire 1 u& ww_instrucao [9] $end
$var wire 1 v& ww_instrucao [8] $end
$var wire 1 w& ww_instrucao [7] $end
$var wire 1 x& ww_instrucao [6] $end
$var wire 1 y& ww_instrucao [5] $end
$var wire 1 z& ww_instrucao [4] $end
$var wire 1 {& ww_instrucao [3] $end
$var wire 1 |& ww_instrucao [2] $end
$var wire 1 }& ww_instrucao [1] $end
$var wire 1 ~& ww_instrucao [0] $end
$var wire 1 !' ww_entrada1_ULA [31] $end
$var wire 1 "' ww_entrada1_ULA [30] $end
$var wire 1 #' ww_entrada1_ULA [29] $end
$var wire 1 $' ww_entrada1_ULA [28] $end
$var wire 1 %' ww_entrada1_ULA [27] $end
$var wire 1 &' ww_entrada1_ULA [26] $end
$var wire 1 '' ww_entrada1_ULA [25] $end
$var wire 1 (' ww_entrada1_ULA [24] $end
$var wire 1 )' ww_entrada1_ULA [23] $end
$var wire 1 *' ww_entrada1_ULA [22] $end
$var wire 1 +' ww_entrada1_ULA [21] $end
$var wire 1 ,' ww_entrada1_ULA [20] $end
$var wire 1 -' ww_entrada1_ULA [19] $end
$var wire 1 .' ww_entrada1_ULA [18] $end
$var wire 1 /' ww_entrada1_ULA [17] $end
$var wire 1 0' ww_entrada1_ULA [16] $end
$var wire 1 1' ww_entrada1_ULA [15] $end
$var wire 1 2' ww_entrada1_ULA [14] $end
$var wire 1 3' ww_entrada1_ULA [13] $end
$var wire 1 4' ww_entrada1_ULA [12] $end
$var wire 1 5' ww_entrada1_ULA [11] $end
$var wire 1 6' ww_entrada1_ULA [10] $end
$var wire 1 7' ww_entrada1_ULA [9] $end
$var wire 1 8' ww_entrada1_ULA [8] $end
$var wire 1 9' ww_entrada1_ULA [7] $end
$var wire 1 :' ww_entrada1_ULA [6] $end
$var wire 1 ;' ww_entrada1_ULA [5] $end
$var wire 1 <' ww_entrada1_ULA [4] $end
$var wire 1 =' ww_entrada1_ULA [3] $end
$var wire 1 >' ww_entrada1_ULA [2] $end
$var wire 1 ?' ww_entrada1_ULA [1] $end
$var wire 1 @' ww_entrada1_ULA [0] $end
$var wire 1 A' ww_entrada2_ULA [31] $end
$var wire 1 B' ww_entrada2_ULA [30] $end
$var wire 1 C' ww_entrada2_ULA [29] $end
$var wire 1 D' ww_entrada2_ULA [28] $end
$var wire 1 E' ww_entrada2_ULA [27] $end
$var wire 1 F' ww_entrada2_ULA [26] $end
$var wire 1 G' ww_entrada2_ULA [25] $end
$var wire 1 H' ww_entrada2_ULA [24] $end
$var wire 1 I' ww_entrada2_ULA [23] $end
$var wire 1 J' ww_entrada2_ULA [22] $end
$var wire 1 K' ww_entrada2_ULA [21] $end
$var wire 1 L' ww_entrada2_ULA [20] $end
$var wire 1 M' ww_entrada2_ULA [19] $end
$var wire 1 N' ww_entrada2_ULA [18] $end
$var wire 1 O' ww_entrada2_ULA [17] $end
$var wire 1 P' ww_entrada2_ULA [16] $end
$var wire 1 Q' ww_entrada2_ULA [15] $end
$var wire 1 R' ww_entrada2_ULA [14] $end
$var wire 1 S' ww_entrada2_ULA [13] $end
$var wire 1 T' ww_entrada2_ULA [12] $end
$var wire 1 U' ww_entrada2_ULA [11] $end
$var wire 1 V' ww_entrada2_ULA [10] $end
$var wire 1 W' ww_entrada2_ULA [9] $end
$var wire 1 X' ww_entrada2_ULA [8] $end
$var wire 1 Y' ww_entrada2_ULA [7] $end
$var wire 1 Z' ww_entrada2_ULA [6] $end
$var wire 1 [' ww_entrada2_ULA [5] $end
$var wire 1 \' ww_entrada2_ULA [4] $end
$var wire 1 ]' ww_entrada2_ULA [3] $end
$var wire 1 ^' ww_entrada2_ULA [2] $end
$var wire 1 _' ww_entrada2_ULA [1] $end
$var wire 1 `' ww_entrada2_ULA [0] $end
$var wire 1 a' ww_saida [31] $end
$var wire 1 b' ww_saida [30] $end
$var wire 1 c' ww_saida [29] $end
$var wire 1 d' ww_saida [28] $end
$var wire 1 e' ww_saida [27] $end
$var wire 1 f' ww_saida [26] $end
$var wire 1 g' ww_saida [25] $end
$var wire 1 h' ww_saida [24] $end
$var wire 1 i' ww_saida [23] $end
$var wire 1 j' ww_saida [22] $end
$var wire 1 k' ww_saida [21] $end
$var wire 1 l' ww_saida [20] $end
$var wire 1 m' ww_saida [19] $end
$var wire 1 n' ww_saida [18] $end
$var wire 1 o' ww_saida [17] $end
$var wire 1 p' ww_saida [16] $end
$var wire 1 q' ww_saida [15] $end
$var wire 1 r' ww_saida [14] $end
$var wire 1 s' ww_saida [13] $end
$var wire 1 t' ww_saida [12] $end
$var wire 1 u' ww_saida [11] $end
$var wire 1 v' ww_saida [10] $end
$var wire 1 w' ww_saida [9] $end
$var wire 1 x' ww_saida [8] $end
$var wire 1 y' ww_saida [7] $end
$var wire 1 z' ww_saida [6] $end
$var wire 1 {' ww_saida [5] $end
$var wire 1 |' ww_saida [4] $end
$var wire 1 }' ww_saida [3] $end
$var wire 1 ~' ww_saida [2] $end
$var wire 1 !( ww_saida [1] $end
$var wire 1 "( ww_saida [0] $end
$var wire 1 #( ww_saidaExtensor [31] $end
$var wire 1 $( ww_saidaExtensor [30] $end
$var wire 1 %( ww_saidaExtensor [29] $end
$var wire 1 &( ww_saidaExtensor [28] $end
$var wire 1 '( ww_saidaExtensor [27] $end
$var wire 1 (( ww_saidaExtensor [26] $end
$var wire 1 )( ww_saidaExtensor [25] $end
$var wire 1 *( ww_saidaExtensor [24] $end
$var wire 1 +( ww_saidaExtensor [23] $end
$var wire 1 ,( ww_saidaExtensor [22] $end
$var wire 1 -( ww_saidaExtensor [21] $end
$var wire 1 .( ww_saidaExtensor [20] $end
$var wire 1 /( ww_saidaExtensor [19] $end
$var wire 1 0( ww_saidaExtensor [18] $end
$var wire 1 1( ww_saidaExtensor [17] $end
$var wire 1 2( ww_saidaExtensor [16] $end
$var wire 1 3( ww_saidaExtensor [15] $end
$var wire 1 4( ww_saidaExtensor [14] $end
$var wire 1 5( ww_saidaExtensor [13] $end
$var wire 1 6( ww_saidaExtensor [12] $end
$var wire 1 7( ww_saidaExtensor [11] $end
$var wire 1 8( ww_saidaExtensor [10] $end
$var wire 1 9( ww_saidaExtensor [9] $end
$var wire 1 :( ww_saidaExtensor [8] $end
$var wire 1 ;( ww_saidaExtensor [7] $end
$var wire 1 <( ww_saidaExtensor [6] $end
$var wire 1 =( ww_saidaExtensor [5] $end
$var wire 1 >( ww_saidaExtensor [4] $end
$var wire 1 ?( ww_saidaExtensor [3] $end
$var wire 1 @( ww_saidaExtensor [2] $end
$var wire 1 A( ww_saidaExtensor [1] $end
$var wire 1 B( ww_saidaExtensor [0] $end
$var wire 1 C( ww_dadolido [31] $end
$var wire 1 D( ww_dadolido [30] $end
$var wire 1 E( ww_dadolido [29] $end
$var wire 1 F( ww_dadolido [28] $end
$var wire 1 G( ww_dadolido [27] $end
$var wire 1 H( ww_dadolido [26] $end
$var wire 1 I( ww_dadolido [25] $end
$var wire 1 J( ww_dadolido [24] $end
$var wire 1 K( ww_dadolido [23] $end
$var wire 1 L( ww_dadolido [22] $end
$var wire 1 M( ww_dadolido [21] $end
$var wire 1 N( ww_dadolido [20] $end
$var wire 1 O( ww_dadolido [19] $end
$var wire 1 P( ww_dadolido [18] $end
$var wire 1 Q( ww_dadolido [17] $end
$var wire 1 R( ww_dadolido [16] $end
$var wire 1 S( ww_dadolido [15] $end
$var wire 1 T( ww_dadolido [14] $end
$var wire 1 U( ww_dadolido [13] $end
$var wire 1 V( ww_dadolido [12] $end
$var wire 1 W( ww_dadolido [11] $end
$var wire 1 X( ww_dadolido [10] $end
$var wire 1 Y( ww_dadolido [9] $end
$var wire 1 Z( ww_dadolido [8] $end
$var wire 1 [( ww_dadolido [7] $end
$var wire 1 \( ww_dadolido [6] $end
$var wire 1 ]( ww_dadolido [5] $end
$var wire 1 ^( ww_dadolido [4] $end
$var wire 1 _( ww_dadolido [3] $end
$var wire 1 `( ww_dadolido [2] $end
$var wire 1 a( ww_dadolido [1] $end
$var wire 1 b( ww_dadolido [0] $end
$var wire 1 c( ww_zero $end
$var wire 1 d( ww_ula_control [3] $end
$var wire 1 e( ww_ula_control [2] $end
$var wire 1 f( ww_ula_control [1] $end
$var wire 1 g( ww_ula_control [0] $end
$var wire 1 h( ww_end1 [4] $end
$var wire 1 i( ww_end1 [3] $end
$var wire 1 j( ww_end1 [2] $end
$var wire 1 k( ww_end1 [1] $end
$var wire 1 l( ww_end1 [0] $end
$var wire 1 m( ww_end2 [4] $end
$var wire 1 n( ww_end2 [3] $end
$var wire 1 o( ww_end2 [2] $end
$var wire 1 p( ww_end2 [1] $end
$var wire 1 q( ww_end2 [0] $end
$var wire 1 r( ww_end3 [4] $end
$var wire 1 s( ww_end3 [3] $end
$var wire 1 t( ww_end3 [2] $end
$var wire 1 u( ww_end3 [1] $end
$var wire 1 v( ww_end3 [0] $end
$var wire 1 w( ww_saida_habLeMem $end
$var wire 1 x( ww_teste_PC [31] $end
$var wire 1 y( ww_teste_PC [30] $end
$var wire 1 z( ww_teste_PC [29] $end
$var wire 1 {( ww_teste_PC [28] $end
$var wire 1 |( ww_teste_PC [27] $end
$var wire 1 }( ww_teste_PC [26] $end
$var wire 1 ~( ww_teste_PC [25] $end
$var wire 1 !) ww_teste_PC [24] $end
$var wire 1 ") ww_teste_PC [23] $end
$var wire 1 #) ww_teste_PC [22] $end
$var wire 1 $) ww_teste_PC [21] $end
$var wire 1 %) ww_teste_PC [20] $end
$var wire 1 &) ww_teste_PC [19] $end
$var wire 1 ') ww_teste_PC [18] $end
$var wire 1 () ww_teste_PC [17] $end
$var wire 1 )) ww_teste_PC [16] $end
$var wire 1 *) ww_teste_PC [15] $end
$var wire 1 +) ww_teste_PC [14] $end
$var wire 1 ,) ww_teste_PC [13] $end
$var wire 1 -) ww_teste_PC [12] $end
$var wire 1 .) ww_teste_PC [11] $end
$var wire 1 /) ww_teste_PC [10] $end
$var wire 1 0) ww_teste_PC [9] $end
$var wire 1 1) ww_teste_PC [8] $end
$var wire 1 2) ww_teste_PC [7] $end
$var wire 1 3) ww_teste_PC [6] $end
$var wire 1 4) ww_teste_PC [5] $end
$var wire 1 5) ww_teste_PC [4] $end
$var wire 1 6) ww_teste_PC [3] $end
$var wire 1 7) ww_teste_PC [2] $end
$var wire 1 8) ww_teste_PC [1] $end
$var wire 1 9) ww_teste_PC [0] $end
$var wire 1 :) ww_saida_habEscReg $end
$var wire 1 ;) ww_habesc $end
$var wire 1 <) ww_saida_mux2 $end
$var wire 1 =) ww_op [5] $end
$var wire 1 >) ww_op [4] $end
$var wire 1 ?) ww_op [3] $end
$var wire 1 @) ww_op [2] $end
$var wire 1 A) ww_op [1] $end
$var wire 1 B) ww_op [0] $end
$var wire 1 C) ww_SW [17] $end
$var wire 1 D) ww_SW [16] $end
$var wire 1 E) ww_SW [15] $end
$var wire 1 F) ww_SW [14] $end
$var wire 1 G) ww_SW [13] $end
$var wire 1 H) ww_SW [12] $end
$var wire 1 I) ww_SW [11] $end
$var wire 1 J) ww_SW [10] $end
$var wire 1 K) ww_SW [9] $end
$var wire 1 L) ww_SW [8] $end
$var wire 1 M) ww_SW [7] $end
$var wire 1 N) ww_SW [6] $end
$var wire 1 O) ww_SW [5] $end
$var wire 1 P) ww_SW [4] $end
$var wire 1 Q) ww_SW [3] $end
$var wire 1 R) ww_SW [2] $end
$var wire 1 S) ww_SW [1] $end
$var wire 1 T) ww_SW [0] $end
$var wire 1 U) ww_LEDR [17] $end
$var wire 1 V) ww_LEDR [16] $end
$var wire 1 W) ww_LEDR [15] $end
$var wire 1 X) ww_LEDR [14] $end
$var wire 1 Y) ww_LEDR [13] $end
$var wire 1 Z) ww_LEDR [12] $end
$var wire 1 [) ww_LEDR [11] $end
$var wire 1 \) ww_LEDR [10] $end
$var wire 1 ]) ww_LEDR [9] $end
$var wire 1 ^) ww_LEDR [8] $end
$var wire 1 _) ww_LEDR [7] $end
$var wire 1 `) ww_LEDR [6] $end
$var wire 1 a) ww_LEDR [5] $end
$var wire 1 b) ww_LEDR [4] $end
$var wire 1 c) ww_LEDR [3] $end
$var wire 1 d) ww_LEDR [2] $end
$var wire 1 e) ww_LEDR [1] $end
$var wire 1 f) ww_LEDR [0] $end
$var wire 1 g) ww_LEDG [7] $end
$var wire 1 h) ww_LEDG [6] $end
$var wire 1 i) ww_LEDG [5] $end
$var wire 1 j) ww_LEDG [4] $end
$var wire 1 k) ww_LEDG [3] $end
$var wire 1 l) ww_LEDG [2] $end
$var wire 1 m) ww_LEDG [1] $end
$var wire 1 n) ww_LEDG [0] $end
$var wire 1 o) ww_KEY [3] $end
$var wire 1 p) ww_KEY [2] $end
$var wire 1 q) ww_KEY [1] $end
$var wire 1 r) ww_KEY [0] $end
$var wire 1 s) ww_HEX0 [6] $end
$var wire 1 t) ww_HEX0 [5] $end
$var wire 1 u) ww_HEX0 [4] $end
$var wire 1 v) ww_HEX0 [3] $end
$var wire 1 w) ww_HEX0 [2] $end
$var wire 1 x) ww_HEX0 [1] $end
$var wire 1 y) ww_HEX0 [0] $end
$var wire 1 z) ww_HEX1 [6] $end
$var wire 1 {) ww_HEX1 [5] $end
$var wire 1 |) ww_HEX1 [4] $end
$var wire 1 }) ww_HEX1 [3] $end
$var wire 1 ~) ww_HEX1 [2] $end
$var wire 1 !* ww_HEX1 [1] $end
$var wire 1 "* ww_HEX1 [0] $end
$var wire 1 #* ww_HEX2 [6] $end
$var wire 1 $* ww_HEX2 [5] $end
$var wire 1 %* ww_HEX2 [4] $end
$var wire 1 &* ww_HEX2 [3] $end
$var wire 1 '* ww_HEX2 [2] $end
$var wire 1 (* ww_HEX2 [1] $end
$var wire 1 )* ww_HEX2 [0] $end
$var wire 1 ** ww_HEX3 [6] $end
$var wire 1 +* ww_HEX3 [5] $end
$var wire 1 ,* ww_HEX3 [4] $end
$var wire 1 -* ww_HEX3 [3] $end
$var wire 1 .* ww_HEX3 [2] $end
$var wire 1 /* ww_HEX3 [1] $end
$var wire 1 0* ww_HEX3 [0] $end
$var wire 1 1* ww_HEX4 [6] $end
$var wire 1 2* ww_HEX4 [5] $end
$var wire 1 3* ww_HEX4 [4] $end
$var wire 1 4* ww_HEX4 [3] $end
$var wire 1 5* ww_HEX4 [2] $end
$var wire 1 6* ww_HEX4 [1] $end
$var wire 1 7* ww_HEX4 [0] $end
$var wire 1 8* ww_HEX5 [6] $end
$var wire 1 9* ww_HEX5 [5] $end
$var wire 1 :* ww_HEX5 [4] $end
$var wire 1 ;* ww_HEX5 [3] $end
$var wire 1 <* ww_HEX5 [2] $end
$var wire 1 =* ww_HEX5 [1] $end
$var wire 1 >* ww_HEX5 [0] $end
$var wire 1 ?* ww_HEX6 [6] $end
$var wire 1 @* ww_HEX6 [5] $end
$var wire 1 A* ww_HEX6 [4] $end
$var wire 1 B* ww_HEX6 [3] $end
$var wire 1 C* ww_HEX6 [2] $end
$var wire 1 D* ww_HEX6 [1] $end
$var wire 1 E* ww_HEX6 [0] $end
$var wire 1 F* ww_HEX7 [6] $end
$var wire 1 G* ww_HEX7 [5] $end
$var wire 1 H* ww_HEX7 [4] $end
$var wire 1 I* ww_HEX7 [3] $end
$var wire 1 J* ww_HEX7 [2] $end
$var wire 1 K* ww_HEX7 [1] $end
$var wire 1 L* ww_HEX7 [0] $end
$var wire 1 M* ww_CLOCK_50 $end
$var wire 1 N* \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 O* \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 P* \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 Q* \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 R* \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 S* \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 T* \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 U* \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 V* \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 W* \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 X* \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 Y* \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 Z* \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 [* \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 \* \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 ]* \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 ^* \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 _* \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 `* \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [4] $end
$var wire 1 a* \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [3] $end
$var wire 1 b* \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [2] $end
$var wire 1 c* \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [1] $end
$var wire 1 d* \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [0] $end
$var wire 1 e* \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ [0] $end
$var wire 1 f* \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 g* \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 h* \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 i* \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 j* \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 k* \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 l* \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [4] $end
$var wire 1 m* \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [3] $end
$var wire 1 n* \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [2] $end
$var wire 1 o* \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [1] $end
$var wire 1 p* \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [0] $end
$var wire 1 q* \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 r* \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 s* \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [4] $end
$var wire 1 t* \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 u* \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 v* \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 w* \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 x* \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [4] $end
$var wire 1 y* \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [3] $end
$var wire 1 z* \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [2] $end
$var wire 1 {* \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [1] $end
$var wire 1 |* \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [0] $end
$var wire 1 }* \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ~* \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 !+ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [4] $end
$var wire 1 "+ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 #+ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 $+ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 %+ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 &+ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [4] $end
$var wire 1 '+ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [3] $end
$var wire 1 (+ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [2] $end
$var wire 1 )+ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [1] $end
$var wire 1 *+ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [0] $end
$var wire 1 ++ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ,+ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 -+ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [4] $end
$var wire 1 .+ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 /+ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 0+ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 1+ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 2+ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [4] $end
$var wire 1 3+ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [3] $end
$var wire 1 4+ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [2] $end
$var wire 1 5+ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [1] $end
$var wire 1 6+ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [0] $end
$var wire 1 7+ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ [0] $end
$var wire 1 8+ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 9+ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [4] $end
$var wire 1 :+ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 ;+ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 <+ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 =+ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 >+ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [4] $end
$var wire 1 ?+ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [3] $end
$var wire 1 @+ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [2] $end
$var wire 1 A+ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [1] $end
$var wire 1 B+ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [0] $end
$var wire 1 C+ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ [0] $end
$var wire 1 D+ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 E+ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [4] $end
$var wire 1 F+ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 G+ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 H+ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 I+ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 J+ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [4] $end
$var wire 1 K+ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [3] $end
$var wire 1 L+ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [2] $end
$var wire 1 M+ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [1] $end
$var wire 1 N+ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [0] $end
$var wire 1 O+ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ [0] $end
$var wire 1 P+ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 Q+ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [4] $end
$var wire 1 R+ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 S+ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 T+ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 U+ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 V+ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [4] $end
$var wire 1 W+ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [3] $end
$var wire 1 X+ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [2] $end
$var wire 1 Y+ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [1] $end
$var wire 1 Z+ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [0] $end
$var wire 1 [+ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ [0] $end
$var wire 1 \+ \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 ]+ \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [4] $end
$var wire 1 ^+ \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 _+ \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 `+ \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 a+ \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 b+ \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [4] $end
$var wire 1 c+ \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [3] $end
$var wire 1 d+ \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [2] $end
$var wire 1 e+ \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [1] $end
$var wire 1 f+ \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [0] $end
$var wire 1 g+ \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [0] $end
$var wire 1 h+ \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 i+ \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [4] $end
$var wire 1 j+ \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 k+ \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 l+ \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 m+ \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 n+ \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [4] $end
$var wire 1 o+ \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [3] $end
$var wire 1 p+ \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [2] $end
$var wire 1 q+ \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [1] $end
$var wire 1 r+ \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [0] $end
$var wire 1 s+ \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ [0] $end
$var wire 1 t+ \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 u+ \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [4] $end
$var wire 1 v+ \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 w+ \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 x+ \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 y+ \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 z+ \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [4] $end
$var wire 1 {+ \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [3] $end
$var wire 1 |+ \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [2] $end
$var wire 1 }+ \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [1] $end
$var wire 1 ~+ \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [0] $end
$var wire 1 !, \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ", \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 #, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [4] $end
$var wire 1 $, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 %, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 &, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 ', \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 (, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [4] $end
$var wire 1 ), \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [3] $end
$var wire 1 *, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [2] $end
$var wire 1 +, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [1] $end
$var wire 1 ,, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [0] $end
$var wire 1 -, \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ., \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ [0] $end
$var wire 1 /, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [4] $end
$var wire 1 0, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 1, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 2, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 3, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 4, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [4] $end
$var wire 1 5, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [3] $end
$var wire 1 6, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [2] $end
$var wire 1 7, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [1] $end
$var wire 1 8, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [0] $end
$var wire 1 9, \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ [0] $end
$var wire 1 :, \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ [0] $end
$var wire 1 ;, \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [4] $end
$var wire 1 <, \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 =, \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 >, \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 ?, \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 @, \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [4] $end
$var wire 1 A, \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [3] $end
$var wire 1 B, \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [2] $end
$var wire 1 C, \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [1] $end
$var wire 1 D, \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [0] $end
$var wire 1 E, \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ [0] $end
$var wire 1 F, \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ [0] $end
$var wire 1 G, \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [4] $end
$var wire 1 H, \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 I, \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 J, \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 K, \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 L, \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [4] $end
$var wire 1 M, \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [3] $end
$var wire 1 N, \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [2] $end
$var wire 1 O, \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [1] $end
$var wire 1 P, \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [0] $end
$var wire 1 Q, \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ [0] $end
$var wire 1 R, \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ [0] $end
$var wire 1 S, \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [4] $end
$var wire 1 T, \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [3] $end
$var wire 1 U, \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [2] $end
$var wire 1 V, \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [1] $end
$var wire 1 W, \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [0] $end
$var wire 1 X, \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [4] $end
$var wire 1 Y, \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [3] $end
$var wire 1 Z, \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [2] $end
$var wire 1 [, \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [1] $end
$var wire 1 \, \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [0] $end
$var wire 1 ], \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ^, \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ [0] $end
$var wire 1 _, \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [4] $end
$var wire 1 `, \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [3] $end
$var wire 1 a, \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [2] $end
$var wire 1 b, \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [1] $end
$var wire 1 c, \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [0] $end
$var wire 1 d, \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [4] $end
$var wire 1 e, \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [3] $end
$var wire 1 f, \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [2] $end
$var wire 1 g, \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [1] $end
$var wire 1 h, \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [0] $end
$var wire 1 i, \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ [0] $end
$var wire 1 j, \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [0] $end
$var wire 1 k, \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [4] $end
$var wire 1 l, \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [3] $end
$var wire 1 m, \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [2] $end
$var wire 1 n, \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [1] $end
$var wire 1 o, \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [0] $end
$var wire 1 p, \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [4] $end
$var wire 1 q, \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [3] $end
$var wire 1 r, \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [2] $end
$var wire 1 s, \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [1] $end
$var wire 1 t, \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [0] $end
$var wire 1 u, \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [0] $end
$var wire 1 v, \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ [0] $end
$var wire 1 w, \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [4] $end
$var wire 1 x, \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [3] $end
$var wire 1 y, \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [2] $end
$var wire 1 z, \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [1] $end
$var wire 1 {, \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [0] $end
$var wire 1 |, \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [4] $end
$var wire 1 }, \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [3] $end
$var wire 1 ~, \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [2] $end
$var wire 1 !- \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [1] $end
$var wire 1 "- \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [0] $end
$var wire 1 #- \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ [0] $end
$var wire 1 $- \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ [0] $end
$var wire 1 %- \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [4] $end
$var wire 1 &- \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [3] $end
$var wire 1 '- \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [2] $end
$var wire 1 (- \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [1] $end
$var wire 1 )- \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [0] $end
$var wire 1 *- \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [4] $end
$var wire 1 +- \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [3] $end
$var wire 1 ,- \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [2] $end
$var wire 1 -- \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [1] $end
$var wire 1 .- \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [0] $end
$var wire 1 /- \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ [0] $end
$var wire 1 0- \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ [0] $end
$var wire 1 1- \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [4] $end
$var wire 1 2- \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [3] $end
$var wire 1 3- \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [2] $end
$var wire 1 4- \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [1] $end
$var wire 1 5- \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [0] $end
$var wire 1 6- \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [4] $end
$var wire 1 7- \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [3] $end
$var wire 1 8- \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [2] $end
$var wire 1 9- \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [1] $end
$var wire 1 :- \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [0] $end
$var wire 1 ;- \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ [0] $end
$var wire 1 <- \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ [0] $end
$var wire 1 =- \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [4] $end
$var wire 1 >- \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [3] $end
$var wire 1 ?- \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [2] $end
$var wire 1 @- \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [1] $end
$var wire 1 A- \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [0] $end
$var wire 1 B- \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [4] $end
$var wire 1 C- \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [3] $end
$var wire 1 D- \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [2] $end
$var wire 1 E- \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [1] $end
$var wire 1 F- \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [0] $end
$var wire 1 G- \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ [0] $end
$var wire 1 H- \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ [0] $end
$var wire 1 I- \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [4] $end
$var wire 1 J- \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [3] $end
$var wire 1 K- \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [2] $end
$var wire 1 L- \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [1] $end
$var wire 1 M- \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [0] $end
$var wire 1 N- \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [4] $end
$var wire 1 O- \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [3] $end
$var wire 1 P- \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [2] $end
$var wire 1 Q- \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [1] $end
$var wire 1 R- \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [0] $end
$var wire 1 S- \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ [0] $end
$var wire 1 T- \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ [0] $end
$var wire 1 U- \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [4] $end
$var wire 1 V- \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [3] $end
$var wire 1 W- \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [2] $end
$var wire 1 X- \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [1] $end
$var wire 1 Y- \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [0] $end
$var wire 1 Z- \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [4] $end
$var wire 1 [- \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [3] $end
$var wire 1 \- \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [2] $end
$var wire 1 ]- \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [1] $end
$var wire 1 ^- \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [0] $end
$var wire 1 _- \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ [0] $end
$var wire 1 `- \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ [0] $end
$var wire 1 a- \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [4] $end
$var wire 1 b- \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [3] $end
$var wire 1 c- \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [2] $end
$var wire 1 d- \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [1] $end
$var wire 1 e- \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [0] $end
$var wire 1 f- \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [4] $end
$var wire 1 g- \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [3] $end
$var wire 1 h- \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [2] $end
$var wire 1 i- \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [1] $end
$var wire 1 j- \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [0] $end
$var wire 1 k- \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ [0] $end
$var wire 1 l- \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ [0] $end
$var wire 1 m- \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [4] $end
$var wire 1 n- \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [3] $end
$var wire 1 o- \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [2] $end
$var wire 1 p- \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [1] $end
$var wire 1 q- \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [0] $end
$var wire 1 r- \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [4] $end
$var wire 1 s- \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [3] $end
$var wire 1 t- \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [2] $end
$var wire 1 u- \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [1] $end
$var wire 1 v- \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [0] $end
$var wire 1 w- \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ [0] $end
$var wire 1 x- \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ [0] $end
$var wire 1 y- \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [4] $end
$var wire 1 z- \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [3] $end
$var wire 1 {- \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [2] $end
$var wire 1 |- \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [1] $end
$var wire 1 }- \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [0] $end
$var wire 1 ~- \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [4] $end
$var wire 1 !. \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [3] $end
$var wire 1 ". \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [2] $end
$var wire 1 #. \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [1] $end
$var wire 1 $. \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [0] $end
$var wire 1 %. \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ [0] $end
$var wire 1 &. \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ [0] $end
$var wire 1 '. \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [4] $end
$var wire 1 (. \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [3] $end
$var wire 1 ). \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [2] $end
$var wire 1 *. \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [1] $end
$var wire 1 +. \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [0] $end
$var wire 1 ,. \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [4] $end
$var wire 1 -. \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [3] $end
$var wire 1 .. \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [2] $end
$var wire 1 /. \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [1] $end
$var wire 1 0. \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [0] $end
$var wire 1 1. \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ [0] $end
$var wire 1 2. \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ [0] $end
$var wire 1 3. \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [4] $end
$var wire 1 4. \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [3] $end
$var wire 1 5. \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [2] $end
$var wire 1 6. \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [1] $end
$var wire 1 7. \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [0] $end
$var wire 1 8. \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [4] $end
$var wire 1 9. \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [3] $end
$var wire 1 :. \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [2] $end
$var wire 1 ;. \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [1] $end
$var wire 1 <. \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [0] $end
$var wire 1 =. \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ [0] $end
$var wire 1 >. \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ [0] $end
$var wire 1 ?. \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [4] $end
$var wire 1 @. \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [3] $end
$var wire 1 A. \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [2] $end
$var wire 1 B. \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [1] $end
$var wire 1 C. \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [0] $end
$var wire 1 D. \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [4] $end
$var wire 1 E. \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [3] $end
$var wire 1 F. \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [2] $end
$var wire 1 G. \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [1] $end
$var wire 1 H. \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [0] $end
$var wire 1 I. \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ [0] $end
$var wire 1 J. \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ [0] $end
$var wire 1 K. \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [4] $end
$var wire 1 L. \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [3] $end
$var wire 1 M. \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [2] $end
$var wire 1 N. \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [1] $end
$var wire 1 O. \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [0] $end
$var wire 1 P. \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [4] $end
$var wire 1 Q. \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [3] $end
$var wire 1 R. \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [2] $end
$var wire 1 S. \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [1] $end
$var wire 1 T. \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [0] $end
$var wire 1 U. \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ [0] $end
$var wire 1 V. \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 W. \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 X. \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 Y. \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 Z. \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 [. \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 \. \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 ]. \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 ^. \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 _. \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 `. \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 a. \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 b. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 c. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 d. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 e. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 f. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 g. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 h. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ [4] $end
$var wire 1 i. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ [3] $end
$var wire 1 j. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ [2] $end
$var wire 1 k. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ [1] $end
$var wire 1 l. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ [0] $end
$var wire 1 m. \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ [0] $end
$var wire 1 n. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 o. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 p. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 q. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 r. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 s. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 t. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ [4] $end
$var wire 1 u. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ [3] $end
$var wire 1 v. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ [2] $end
$var wire 1 w. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ [1] $end
$var wire 1 x. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ [0] $end
$var wire 1 y. \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 z. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 {. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ [4] $end
$var wire 1 |. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 }. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 ~. \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 !/ \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 "/ \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ [4] $end
$var wire 1 #/ \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ [3] $end
$var wire 1 $/ \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ [2] $end
$var wire 1 %/ \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ [1] $end
$var wire 1 &/ \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ [0] $end
$var wire 1 '/ \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ [0] $end
$var wire 1 (/ \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 )/ \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ [4] $end
$var wire 1 */ \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 +/ \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 ,/ \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 -/ \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 ./ \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ [4] $end
$var wire 1 // \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ [3] $end
$var wire 1 0/ \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ [2] $end
$var wire 1 1/ \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ [1] $end
$var wire 1 2/ \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ [0] $end
$var wire 1 3/ \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [0] $end
$var wire 1 4/ \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 5/ \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ [4] $end
$var wire 1 6/ \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 7/ \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 8/ \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 9/ \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 :/ \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ [4] $end
$var wire 1 ;/ \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ [3] $end
$var wire 1 </ \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ [2] $end
$var wire 1 =/ \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ [1] $end
$var wire 1 >/ \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ [0] $end
$var wire 1 ?/ \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ [0] $end
$var wire 1 @/ \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 A/ \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ [4] $end
$var wire 1 B/ \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 C/ \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 D/ \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 E/ \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 F/ \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ [4] $end
$var wire 1 G/ \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ [3] $end
$var wire 1 H/ \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ [2] $end
$var wire 1 I/ \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ [1] $end
$var wire 1 J/ \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ [0] $end
$var wire 1 K/ \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ [0] $end
$var wire 1 L/ \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 M/ \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ [4] $end
$var wire 1 N/ \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 O/ \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 P/ \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 Q/ \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 R/ \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ [4] $end
$var wire 1 S/ \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ [3] $end
$var wire 1 T/ \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ [2] $end
$var wire 1 U/ \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ [1] $end
$var wire 1 V/ \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ [0] $end
$var wire 1 W/ \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ [0] $end
$var wire 1 X/ \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 Y/ \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ [4] $end
$var wire 1 Z/ \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 [/ \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 \/ \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 ]/ \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 ^/ \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ [4] $end
$var wire 1 _/ \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ [3] $end
$var wire 1 `/ \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ [2] $end
$var wire 1 a/ \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ [1] $end
$var wire 1 b/ \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ [0] $end
$var wire 1 c/ \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ [0] $end
$var wire 1 d/ \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 e/ \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ [4] $end
$var wire 1 f/ \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 g/ \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 h/ \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 i/ \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 j/ \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ [4] $end
$var wire 1 k/ \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ [3] $end
$var wire 1 l/ \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ [2] $end
$var wire 1 m/ \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ [1] $end
$var wire 1 n/ \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ [0] $end
$var wire 1 o/ \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [0] $end
$var wire 1 p/ \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 q/ \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ [4] $end
$var wire 1 r/ \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 s/ \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 t/ \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 u/ \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 v/ \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ [4] $end
$var wire 1 w/ \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ [3] $end
$var wire 1 x/ \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ [2] $end
$var wire 1 y/ \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ [1] $end
$var wire 1 z/ \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ [0] $end
$var wire 1 {/ \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ [0] $end
$var wire 1 |/ \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 }/ \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ [4] $end
$var wire 1 ~/ \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 !0 \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 "0 \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 #0 \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 $0 \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ [4] $end
$var wire 1 %0 \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ [3] $end
$var wire 1 &0 \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ [2] $end
$var wire 1 '0 \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ [1] $end
$var wire 1 (0 \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ [0] $end
$var wire 1 )0 \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ [0] $end
$var wire 1 *0 \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 +0 \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ [4] $end
$var wire 1 ,0 \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 -0 \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 .0 \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 /0 \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 00 \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ [4] $end
$var wire 1 10 \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ [3] $end
$var wire 1 20 \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ [2] $end
$var wire 1 30 \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ [1] $end
$var wire 1 40 \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ [0] $end
$var wire 1 50 \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ [0] $end
$var wire 1 60 \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTADATAIN_bus\ [0] $end
$var wire 1 70 \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ [4] $end
$var wire 1 80 \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 90 \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 :0 \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 ;0 \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 <0 \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ [4] $end
$var wire 1 =0 \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ [3] $end
$var wire 1 >0 \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ [2] $end
$var wire 1 ?0 \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ [1] $end
$var wire 1 @0 \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ [0] $end
$var wire 1 A0 \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ [0] $end
$var wire 1 B0 \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTADATAIN_bus\ [0] $end
$var wire 1 C0 \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ [4] $end
$var wire 1 D0 \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 E0 \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 F0 \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 G0 \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 H0 \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ [4] $end
$var wire 1 I0 \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ [3] $end
$var wire 1 J0 \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ [2] $end
$var wire 1 K0 \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ [1] $end
$var wire 1 L0 \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ [0] $end
$var wire 1 M0 \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ [0] $end
$var wire 1 N0 \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTADATAIN_bus\ [0] $end
$var wire 1 O0 \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ [4] $end
$var wire 1 P0 \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 Q0 \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 R0 \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 S0 \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 T0 \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ [4] $end
$var wire 1 U0 \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ [3] $end
$var wire 1 V0 \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ [2] $end
$var wire 1 W0 \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ [1] $end
$var wire 1 X0 \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ [0] $end
$var wire 1 Y0 \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ [0] $end
$var wire 1 Z0 \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTADATAIN_bus\ [0] $end
$var wire 1 [0 \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ [4] $end
$var wire 1 \0 \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ [3] $end
$var wire 1 ]0 \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ [2] $end
$var wire 1 ^0 \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ [1] $end
$var wire 1 _0 \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ [0] $end
$var wire 1 `0 \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ [4] $end
$var wire 1 a0 \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ [3] $end
$var wire 1 b0 \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ [2] $end
$var wire 1 c0 \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ [1] $end
$var wire 1 d0 \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ [0] $end
$var wire 1 e0 \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ [0] $end
$var wire 1 f0 \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTADATAIN_bus\ [0] $end
$var wire 1 g0 \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ [4] $end
$var wire 1 h0 \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ [3] $end
$var wire 1 i0 \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ [2] $end
$var wire 1 j0 \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ [1] $end
$var wire 1 k0 \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ [0] $end
$var wire 1 l0 \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ [4] $end
$var wire 1 m0 \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ [3] $end
$var wire 1 n0 \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ [2] $end
$var wire 1 o0 \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ [1] $end
$var wire 1 p0 \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ [0] $end
$var wire 1 q0 \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ [0] $end
$var wire 1 r0 \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTADATAIN_bus\ [0] $end
$var wire 1 s0 \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ [4] $end
$var wire 1 t0 \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ [3] $end
$var wire 1 u0 \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ [2] $end
$var wire 1 v0 \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ [1] $end
$var wire 1 w0 \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ [0] $end
$var wire 1 x0 \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ [4] $end
$var wire 1 y0 \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ [3] $end
$var wire 1 z0 \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ [2] $end
$var wire 1 {0 \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ [1] $end
$var wire 1 |0 \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ [0] $end
$var wire 1 }0 \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ~0 \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTADATAIN_bus\ [0] $end
$var wire 1 !1 \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ [4] $end
$var wire 1 "1 \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ [3] $end
$var wire 1 #1 \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ [2] $end
$var wire 1 $1 \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ [1] $end
$var wire 1 %1 \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ [0] $end
$var wire 1 &1 \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ [4] $end
$var wire 1 '1 \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ [3] $end
$var wire 1 (1 \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ [2] $end
$var wire 1 )1 \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ [1] $end
$var wire 1 *1 \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ [0] $end
$var wire 1 +1 \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ,1 \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTADATAIN_bus\ [0] $end
$var wire 1 -1 \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ [4] $end
$var wire 1 .1 \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ [3] $end
$var wire 1 /1 \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ [2] $end
$var wire 1 01 \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ [1] $end
$var wire 1 11 \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ [0] $end
$var wire 1 21 \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ [4] $end
$var wire 1 31 \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ [3] $end
$var wire 1 41 \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ [2] $end
$var wire 1 51 \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ [1] $end
$var wire 1 61 \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ [0] $end
$var wire 1 71 \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ [0] $end
$var wire 1 81 \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTADATAIN_bus\ [0] $end
$var wire 1 91 \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ [4] $end
$var wire 1 :1 \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ [3] $end
$var wire 1 ;1 \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ [2] $end
$var wire 1 <1 \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ [1] $end
$var wire 1 =1 \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ [0] $end
$var wire 1 >1 \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ [4] $end
$var wire 1 ?1 \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ [3] $end
$var wire 1 @1 \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ [2] $end
$var wire 1 A1 \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ [1] $end
$var wire 1 B1 \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ [0] $end
$var wire 1 C1 \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ [0] $end
$var wire 1 D1 \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTADATAIN_bus\ [0] $end
$var wire 1 E1 \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ [4] $end
$var wire 1 F1 \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ [3] $end
$var wire 1 G1 \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ [2] $end
$var wire 1 H1 \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ [1] $end
$var wire 1 I1 \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ [0] $end
$var wire 1 J1 \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ [4] $end
$var wire 1 K1 \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ [3] $end
$var wire 1 L1 \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ [2] $end
$var wire 1 M1 \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ [1] $end
$var wire 1 N1 \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ [0] $end
$var wire 1 O1 \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ [0] $end
$var wire 1 P1 \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTADATAIN_bus\ [0] $end
$var wire 1 Q1 \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ [4] $end
$var wire 1 R1 \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ [3] $end
$var wire 1 S1 \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ [2] $end
$var wire 1 T1 \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ [1] $end
$var wire 1 U1 \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ [0] $end
$var wire 1 V1 \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ [4] $end
$var wire 1 W1 \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ [3] $end
$var wire 1 X1 \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ [2] $end
$var wire 1 Y1 \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ [1] $end
$var wire 1 Z1 \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ [0] $end
$var wire 1 [1 \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ [0] $end
$var wire 1 \1 \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTADATAIN_bus\ [0] $end
$var wire 1 ]1 \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ [4] $end
$var wire 1 ^1 \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ [3] $end
$var wire 1 _1 \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ [2] $end
$var wire 1 `1 \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ [1] $end
$var wire 1 a1 \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ [0] $end
$var wire 1 b1 \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ [4] $end
$var wire 1 c1 \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ [3] $end
$var wire 1 d1 \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ [2] $end
$var wire 1 e1 \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ [1] $end
$var wire 1 f1 \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ [0] $end
$var wire 1 g1 \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ [0] $end
$var wire 1 h1 \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTADATAIN_bus\ [0] $end
$var wire 1 i1 \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ [4] $end
$var wire 1 j1 \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ [3] $end
$var wire 1 k1 \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ [2] $end
$var wire 1 l1 \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ [1] $end
$var wire 1 m1 \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ [0] $end
$var wire 1 n1 \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ [4] $end
$var wire 1 o1 \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ [3] $end
$var wire 1 p1 \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ [2] $end
$var wire 1 q1 \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ [1] $end
$var wire 1 r1 \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ [0] $end
$var wire 1 s1 \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ [0] $end
$var wire 1 t1 \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTADATAIN_bus\ [0] $end
$var wire 1 u1 \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ [4] $end
$var wire 1 v1 \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ [3] $end
$var wire 1 w1 \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ [2] $end
$var wire 1 x1 \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ [1] $end
$var wire 1 y1 \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ [0] $end
$var wire 1 z1 \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ [4] $end
$var wire 1 {1 \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ [3] $end
$var wire 1 |1 \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ [2] $end
$var wire 1 }1 \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ [1] $end
$var wire 1 ~1 \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ [0] $end
$var wire 1 !2 \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ [0] $end
$var wire 1 "2 \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTADATAIN_bus\ [0] $end
$var wire 1 #2 \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ [4] $end
$var wire 1 $2 \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ [3] $end
$var wire 1 %2 \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ [2] $end
$var wire 1 &2 \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ [1] $end
$var wire 1 '2 \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ [0] $end
$var wire 1 (2 \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ [4] $end
$var wire 1 )2 \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ [3] $end
$var wire 1 *2 \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ [2] $end
$var wire 1 +2 \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ [1] $end
$var wire 1 ,2 \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ [0] $end
$var wire 1 -2 \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ [0] $end
$var wire 1 .2 \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTADATAIN_bus\ [0] $end
$var wire 1 /2 \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ [4] $end
$var wire 1 02 \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ [3] $end
$var wire 1 12 \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ [2] $end
$var wire 1 22 \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ [1] $end
$var wire 1 32 \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ [0] $end
$var wire 1 42 \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ [4] $end
$var wire 1 52 \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ [3] $end
$var wire 1 62 \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ [2] $end
$var wire 1 72 \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ [1] $end
$var wire 1 82 \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ [0] $end
$var wire 1 92 \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ [0] $end
$var wire 1 :2 \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTADATAIN_bus\ [0] $end
$var wire 1 ;2 \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ [4] $end
$var wire 1 <2 \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ [3] $end
$var wire 1 =2 \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ [2] $end
$var wire 1 >2 \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ [1] $end
$var wire 1 ?2 \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ [0] $end
$var wire 1 @2 \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ [4] $end
$var wire 1 A2 \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ [3] $end
$var wire 1 B2 \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ [2] $end
$var wire 1 C2 \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ [1] $end
$var wire 1 D2 \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ [0] $end
$var wire 1 E2 \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ [0] $end
$var wire 1 F2 \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTADATAIN_bus\ [0] $end
$var wire 1 G2 \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ [4] $end
$var wire 1 H2 \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ [3] $end
$var wire 1 I2 \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ [2] $end
$var wire 1 J2 \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ [1] $end
$var wire 1 K2 \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ [0] $end
$var wire 1 L2 \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ [4] $end
$var wire 1 M2 \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ [3] $end
$var wire 1 N2 \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ [2] $end
$var wire 1 O2 \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ [1] $end
$var wire 1 P2 \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ [0] $end
$var wire 1 Q2 \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ [0] $end
$var wire 1 R2 \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTADATAIN_bus\ [0] $end
$var wire 1 S2 \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ [4] $end
$var wire 1 T2 \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ [3] $end
$var wire 1 U2 \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ [2] $end
$var wire 1 V2 \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ [1] $end
$var wire 1 W2 \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ [0] $end
$var wire 1 X2 \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ [4] $end
$var wire 1 Y2 \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ [3] $end
$var wire 1 Z2 \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ [2] $end
$var wire 1 [2 \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ [1] $end
$var wire 1 \2 \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ [0] $end
$var wire 1 ]2 \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ^2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 _2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 `2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 a2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 b2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 c2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 d2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 e2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [5] $end
$var wire 1 f2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 g2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 h2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 i2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 j2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 k2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 l2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 m2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [5] $end
$var wire 1 n2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 o2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 p2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 q2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 r2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 s2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [5] $end
$var wire 1 t2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [4] $end
$var wire 1 u2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [3] $end
$var wire 1 v2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [2] $end
$var wire 1 w2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [1] $end
$var wire 1 x2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [0] $end
$var wire 1 y2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ [0] $end
$var wire 1 z2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 {2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [5] $end
$var wire 1 |2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 }2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 ~2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 !3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 "3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 #3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [5] $end
$var wire 1 $3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [4] $end
$var wire 1 %3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [3] $end
$var wire 1 &3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [2] $end
$var wire 1 '3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [1] $end
$var wire 1 (3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [0] $end
$var wire 1 )3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 *3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 +3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [5] $end
$var wire 1 ,3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [4] $end
$var wire 1 -3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 .3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 /3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 03 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 13 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [5] $end
$var wire 1 23 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [4] $end
$var wire 1 33 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [3] $end
$var wire 1 43 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [2] $end
$var wire 1 53 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [1] $end
$var wire 1 63 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [0] $end
$var wire 1 73 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ [0] $end
$var wire 1 83 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 93 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [5] $end
$var wire 1 :3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [4] $end
$var wire 1 ;3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 <3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 =3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 >3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 ?3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [5] $end
$var wire 1 @3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [4] $end
$var wire 1 A3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [3] $end
$var wire 1 B3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [2] $end
$var wire 1 C3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [1] $end
$var wire 1 D3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [0] $end
$var wire 1 E3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [0] $end
$var wire 1 F3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 G3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [5] $end
$var wire 1 H3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [4] $end
$var wire 1 I3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 J3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 K3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 L3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 M3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [5] $end
$var wire 1 N3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [4] $end
$var wire 1 O3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [3] $end
$var wire 1 P3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [2] $end
$var wire 1 Q3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [1] $end
$var wire 1 R3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [0] $end
$var wire 1 S3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ [0] $end
$var wire 1 T3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 U3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [5] $end
$var wire 1 V3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [4] $end
$var wire 1 W3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 X3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 Y3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 Z3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 [3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [5] $end
$var wire 1 \3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [4] $end
$var wire 1 ]3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [3] $end
$var wire 1 ^3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [2] $end
$var wire 1 _3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [1] $end
$var wire 1 `3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [0] $end
$var wire 1 a3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ [0] $end
$var wire 1 b3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 c3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [5] $end
$var wire 1 d3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [4] $end
$var wire 1 e3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 f3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 g3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 h3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 i3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [5] $end
$var wire 1 j3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [4] $end
$var wire 1 k3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [3] $end
$var wire 1 l3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [2] $end
$var wire 1 m3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [1] $end
$var wire 1 n3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [0] $end
$var wire 1 o3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ [0] $end
$var wire 1 p3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 q3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [5] $end
$var wire 1 r3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [4] $end
$var wire 1 s3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 t3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 u3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 v3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 w3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [5] $end
$var wire 1 x3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [4] $end
$var wire 1 y3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [3] $end
$var wire 1 z3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [2] $end
$var wire 1 {3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [1] $end
$var wire 1 |3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [0] $end
$var wire 1 }3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ~3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 !4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [5] $end
$var wire 1 "4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [4] $end
$var wire 1 #4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 $4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 %4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 &4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 '4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [5] $end
$var wire 1 (4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [4] $end
$var wire 1 )4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [3] $end
$var wire 1 *4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [2] $end
$var wire 1 +4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [1] $end
$var wire 1 ,4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [0] $end
$var wire 1 -4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [0] $end
$var wire 1 .4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 /4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [5] $end
$var wire 1 04 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [4] $end
$var wire 1 14 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 24 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 34 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 44 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 54 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [5] $end
$var wire 1 64 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [4] $end
$var wire 1 74 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [3] $end
$var wire 1 84 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [2] $end
$var wire 1 94 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [1] $end
$var wire 1 :4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [0] $end
$var wire 1 ;4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ [0] $end
$var wire 1 <4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 =4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [5] $end
$var wire 1 >4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [4] $end
$var wire 1 ?4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 @4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 A4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 B4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 C4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [5] $end
$var wire 1 D4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [4] $end
$var wire 1 E4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [3] $end
$var wire 1 F4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [2] $end
$var wire 1 G4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [1] $end
$var wire 1 H4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [0] $end
$var wire 1 I4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ [0] $end
$var wire 1 J4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 K4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [5] $end
$var wire 1 L4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [4] $end
$var wire 1 M4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 N4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 O4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 P4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 Q4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [5] $end
$var wire 1 R4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [4] $end
$var wire 1 S4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [3] $end
$var wire 1 T4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [2] $end
$var wire 1 U4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [1] $end
$var wire 1 V4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [0] $end
$var wire 1 W4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ [0] $end
$var wire 1 X4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ [0] $end
$var wire 1 Y4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [5] $end
$var wire 1 Z4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [4] $end
$var wire 1 [4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 \4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 ]4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 ^4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 _4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [5] $end
$var wire 1 `4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [4] $end
$var wire 1 a4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [3] $end
$var wire 1 b4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [2] $end
$var wire 1 c4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [1] $end
$var wire 1 d4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [0] $end
$var wire 1 e4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ [0] $end
$var wire 1 f4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ [0] $end
$var wire 1 g4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [5] $end
$var wire 1 h4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [4] $end
$var wire 1 i4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 j4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 k4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 l4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 m4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [5] $end
$var wire 1 n4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [4] $end
$var wire 1 o4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [3] $end
$var wire 1 p4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [2] $end
$var wire 1 q4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [1] $end
$var wire 1 r4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [0] $end
$var wire 1 s4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ [0] $end
$var wire 1 t4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ [0] $end
$var wire 1 u4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [5] $end
$var wire 1 v4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [4] $end
$var wire 1 w4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 x4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 y4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 z4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 {4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [5] $end
$var wire 1 |4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [4] $end
$var wire 1 }4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [3] $end
$var wire 1 ~4 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [2] $end
$var wire 1 !5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [1] $end
$var wire 1 "5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [0] $end
$var wire 1 #5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ [0] $end
$var wire 1 $5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ [0] $end
$var wire 1 %5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [5] $end
$var wire 1 &5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [4] $end
$var wire 1 '5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [3] $end
$var wire 1 (5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [2] $end
$var wire 1 )5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [1] $end
$var wire 1 *5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [0] $end
$var wire 1 +5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [5] $end
$var wire 1 ,5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [4] $end
$var wire 1 -5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [3] $end
$var wire 1 .5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [2] $end
$var wire 1 /5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [1] $end
$var wire 1 05 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [0] $end
$var wire 1 15 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ [0] $end
$var wire 1 25 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ [0] $end
$var wire 1 35 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [5] $end
$var wire 1 45 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [4] $end
$var wire 1 55 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [3] $end
$var wire 1 65 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [2] $end
$var wire 1 75 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [1] $end
$var wire 1 85 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [0] $end
$var wire 1 95 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [5] $end
$var wire 1 :5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [4] $end
$var wire 1 ;5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [3] $end
$var wire 1 <5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [2] $end
$var wire 1 =5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [1] $end
$var wire 1 >5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [0] $end
$var wire 1 ?5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ [0] $end
$var wire 1 @5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [0] $end
$var wire 1 A5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [5] $end
$var wire 1 B5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [4] $end
$var wire 1 C5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [3] $end
$var wire 1 D5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [2] $end
$var wire 1 E5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [1] $end
$var wire 1 F5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [0] $end
$var wire 1 G5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [5] $end
$var wire 1 H5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [4] $end
$var wire 1 I5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [3] $end
$var wire 1 J5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [2] $end
$var wire 1 K5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [1] $end
$var wire 1 L5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [0] $end
$var wire 1 M5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [0] $end
$var wire 1 N5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ [0] $end
$var wire 1 O5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [5] $end
$var wire 1 P5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [4] $end
$var wire 1 Q5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [3] $end
$var wire 1 R5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [2] $end
$var wire 1 S5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [1] $end
$var wire 1 T5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [0] $end
$var wire 1 U5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [5] $end
$var wire 1 V5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [4] $end
$var wire 1 W5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [3] $end
$var wire 1 X5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [2] $end
$var wire 1 Y5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [1] $end
$var wire 1 Z5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [0] $end
$var wire 1 [5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ [0] $end
$var wire 1 \5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ [0] $end
$var wire 1 ]5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [5] $end
$var wire 1 ^5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [4] $end
$var wire 1 _5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [3] $end
$var wire 1 `5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [2] $end
$var wire 1 a5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [1] $end
$var wire 1 b5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [0] $end
$var wire 1 c5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [5] $end
$var wire 1 d5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [4] $end
$var wire 1 e5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [3] $end
$var wire 1 f5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [2] $end
$var wire 1 g5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [1] $end
$var wire 1 h5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [0] $end
$var wire 1 i5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ [0] $end
$var wire 1 j5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ [0] $end
$var wire 1 k5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [5] $end
$var wire 1 l5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [4] $end
$var wire 1 m5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [3] $end
$var wire 1 n5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [2] $end
$var wire 1 o5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [1] $end
$var wire 1 p5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [0] $end
$var wire 1 q5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [5] $end
$var wire 1 r5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [4] $end
$var wire 1 s5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [3] $end
$var wire 1 t5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [2] $end
$var wire 1 u5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [1] $end
$var wire 1 v5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [0] $end
$var wire 1 w5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ [0] $end
$var wire 1 x5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ [0] $end
$var wire 1 y5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [5] $end
$var wire 1 z5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [4] $end
$var wire 1 {5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [3] $end
$var wire 1 |5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [2] $end
$var wire 1 }5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [1] $end
$var wire 1 ~5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [0] $end
$var wire 1 !6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [5] $end
$var wire 1 "6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [4] $end
$var wire 1 #6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [3] $end
$var wire 1 $6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [2] $end
$var wire 1 %6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [1] $end
$var wire 1 &6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [0] $end
$var wire 1 '6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ [0] $end
$var wire 1 (6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ [0] $end
$var wire 1 )6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [5] $end
$var wire 1 *6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [4] $end
$var wire 1 +6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [3] $end
$var wire 1 ,6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [2] $end
$var wire 1 -6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [1] $end
$var wire 1 .6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [0] $end
$var wire 1 /6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [5] $end
$var wire 1 06 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [4] $end
$var wire 1 16 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [3] $end
$var wire 1 26 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [2] $end
$var wire 1 36 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [1] $end
$var wire 1 46 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [0] $end
$var wire 1 56 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ [0] $end
$var wire 1 66 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ [0] $end
$var wire 1 76 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [5] $end
$var wire 1 86 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [4] $end
$var wire 1 96 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [3] $end
$var wire 1 :6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [2] $end
$var wire 1 ;6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [1] $end
$var wire 1 <6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [0] $end
$var wire 1 =6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [5] $end
$var wire 1 >6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [4] $end
$var wire 1 ?6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [3] $end
$var wire 1 @6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [2] $end
$var wire 1 A6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [1] $end
$var wire 1 B6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [0] $end
$var wire 1 C6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ [0] $end
$var wire 1 D6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ [0] $end
$var wire 1 E6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [5] $end
$var wire 1 F6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [4] $end
$var wire 1 G6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [3] $end
$var wire 1 H6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [2] $end
$var wire 1 I6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [1] $end
$var wire 1 J6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [0] $end
$var wire 1 K6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [5] $end
$var wire 1 L6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [4] $end
$var wire 1 M6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [3] $end
$var wire 1 N6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [2] $end
$var wire 1 O6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [1] $end
$var wire 1 P6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [0] $end
$var wire 1 Q6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ [0] $end
$var wire 1 R6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ [0] $end
$var wire 1 S6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [5] $end
$var wire 1 T6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [4] $end
$var wire 1 U6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [3] $end
$var wire 1 V6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [2] $end
$var wire 1 W6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [1] $end
$var wire 1 X6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [0] $end
$var wire 1 Y6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [5] $end
$var wire 1 Z6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [4] $end
$var wire 1 [6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [3] $end
$var wire 1 \6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [2] $end
$var wire 1 ]6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [1] $end
$var wire 1 ^6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [0] $end
$var wire 1 _6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ [0] $end
$var wire 1 `6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ [0] $end
$var wire 1 a6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [5] $end
$var wire 1 b6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [4] $end
$var wire 1 c6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [3] $end
$var wire 1 d6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [2] $end
$var wire 1 e6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [1] $end
$var wire 1 f6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [0] $end
$var wire 1 g6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [5] $end
$var wire 1 h6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [4] $end
$var wire 1 i6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [3] $end
$var wire 1 j6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [2] $end
$var wire 1 k6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [1] $end
$var wire 1 l6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [0] $end
$var wire 1 m6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ [0] $end
$var wire 1 n6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ [0] $end
$var wire 1 o6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [5] $end
$var wire 1 p6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [4] $end
$var wire 1 q6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [3] $end
$var wire 1 r6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [2] $end
$var wire 1 s6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [1] $end
$var wire 1 t6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [0] $end
$var wire 1 u6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [5] $end
$var wire 1 v6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [4] $end
$var wire 1 w6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [3] $end
$var wire 1 x6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [2] $end
$var wire 1 y6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [1] $end
$var wire 1 z6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [0] $end
$var wire 1 {6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ [0] $end
$var wire 1 |6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ [0] $end
$var wire 1 }6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [5] $end
$var wire 1 ~6 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [4] $end
$var wire 1 !7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [3] $end
$var wire 1 "7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [2] $end
$var wire 1 #7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [1] $end
$var wire 1 $7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [0] $end
$var wire 1 %7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [5] $end
$var wire 1 &7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [4] $end
$var wire 1 '7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [3] $end
$var wire 1 (7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [2] $end
$var wire 1 )7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [1] $end
$var wire 1 *7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [0] $end
$var wire 1 +7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ,7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ [0] $end
$var wire 1 -7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [5] $end
$var wire 1 .7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [4] $end
$var wire 1 /7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [3] $end
$var wire 1 07 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [2] $end
$var wire 1 17 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [1] $end
$var wire 1 27 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [0] $end
$var wire 1 37 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [5] $end
$var wire 1 47 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [4] $end
$var wire 1 57 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [3] $end
$var wire 1 67 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [2] $end
$var wire 1 77 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [1] $end
$var wire 1 87 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [0] $end
$var wire 1 97 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ [0] $end
$var wire 1 :7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ [0] $end
$var wire 1 ;7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [5] $end
$var wire 1 <7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [4] $end
$var wire 1 =7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [3] $end
$var wire 1 >7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [2] $end
$var wire 1 ?7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [1] $end
$var wire 1 @7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [0] $end
$var wire 1 A7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [5] $end
$var wire 1 B7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [4] $end
$var wire 1 C7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [3] $end
$var wire 1 D7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [2] $end
$var wire 1 E7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [1] $end
$var wire 1 F7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [0] $end
$var wire 1 G7 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ [0] $end
$var wire 1 H7 \CLOCK_50~input_o\ $end
$var wire 1 I7 \PC|q[2]~30_combout\ $end
$var wire 1 J7 \PC|q[2]~31\ $end
$var wire 1 K7 \PC|q[3]~32_combout\ $end
$var wire 1 L7 \PC|q[3]~33\ $end
$var wire 1 M7 \PC|q[4]~34_combout\ $end
$var wire 1 N7 \PC|q[4]~35\ $end
$var wire 1 O7 \PC|q[5]~36_combout\ $end
$var wire 1 P7 \PC|q[5]~37\ $end
$var wire 1 Q7 \PC|q[6]~38_combout\ $end
$var wire 1 R7 \PC|q[6]~39\ $end
$var wire 1 S7 \PC|q[7]~40_combout\ $end
$var wire 1 T7 \PC|q[7]~41\ $end
$var wire 1 U7 \PC|q[8]~42_combout\ $end
$var wire 1 V7 \PC|q[8]~43\ $end
$var wire 1 W7 \PC|q[9]~44_combout\ $end
$var wire 1 X7 \memoriaInst|rom~10_combout\ $end
$var wire 1 Y7 \memoriaInst|rom~52_combout\ $end
$var wire 1 Z7 \memoriaInst|rom~53_combout\ $end
$var wire 1 [7 \memoriaInst|rom~54_combout\ $end
$var wire 1 \7 \memoriaInst|rom~55_combout\ $end
$var wire 1 ]7 \memoriaInst|rom~56_combout\ $end
$var wire 1 ^7 \memoriaInst|rom~24_combout\ $end
$var wire 1 _7 \memoriaInst|rom~50_combout\ $end
$var wire 1 `7 \memoriaInst|rom~59_combout\ $end
$var wire 1 a7 \memoriaInst|rom~25_combout\ $end
$var wire 1 b7 \memoriaInst|rom~26_combout\ $end
$var wire 1 c7 \memoriaInst|rom~20_combout\ $end
$var wire 1 d7 \memoriaInst|rom~51_combout\ $end
$var wire 1 e7 \memoriaInst|rom~27_combout\ $end
$var wire 1 f7 \memoriaInst|rom~28_combout\ $end
$var wire 1 g7 \memoriaInst|rom~29_combout\ $end
$var wire 1 h7 \memoriaInst|rom~30_combout\ $end
$var wire 1 i7 \memoriaInst|rom~31_combout\ $end
$var wire 1 j7 \memoriaInst|rom~32_combout\ $end
$var wire 1 k7 \memoriaInst|rom~33_combout\ $end
$var wire 1 l7 \memoriaInst|rom~34_combout\ $end
$var wire 1 m7 \memoriaInst|rom~35_combout\ $end
$var wire 1 n7 \memoriaInst|rom~36_combout\ $end
$var wire 1 o7 \fd_ctrl|op_code_aux~0_combout\ $end
$var wire 1 p7 \mux_RtRd|Y[0]~0_combout\ $end
$var wire 1 q7 \memoriaInst|rom~58_combout\ $end
$var wire 1 r7 \memoriaInst|rom~37_combout\ $end
$var wire 1 s7 \memoriaInst|rom~38_combout\ $end
$var wire 1 t7 \memoriaInst|rom~39_combout\ $end
$var wire 1 u7 \mux_RtRd|Y[1]~1_combout\ $end
$var wire 1 v7 \~GND~combout\ $end
$var wire 1 w7 \memoriaInst|rom~40_combout\ $end
$var wire 1 x7 \memoriaInst|rom~41_combout\ $end
$var wire 1 y7 \memoriaInst|rom~42_combout\ $end
$var wire 1 z7 \memoriaInst|rom~43_combout\ $end
$var wire 1 {7 \mux_RtRd|Y[3]~2_combout\ $end
$var wire 1 |7 \memoriaInst|rom~44_combout\ $end
$var wire 1 }7 \memoriaInst|rom~45_combout\ $end
$var wire 1 ~7 \mux_RtRd|Y[4]~3_combout\ $end
$var wire 1 !8 \regs|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 "8 \regs|registrador~41_combout\ $end
$var wire 1 #8 \regs|registrador~42_combout\ $end
$var wire 1 $8 \regs|registrador~43_combout\ $end
$var wire 1 %8 \regs|Equal1~0_combout\ $end
$var wire 1 &8 \regs|saidaB[0]~0_combout\ $end
$var wire 1 '8 \memoriaInst|rom~11_combout\ $end
$var wire 1 (8 \memoriaInst|rom~12_combout\ $end
$var wire 1 )8 \memoriaInst|rom~46_combout\ $end
$var wire 1 *8 \memoriaInst|rom~47_combout\ $end
$var wire 1 +8 \memoriaInst|rom~48_combout\ $end
$var wire 1 ,8 \memoriaInst|rom~49_combout\ $end
$var wire 1 -8 \regs|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 .8 \regs|registrador~38_combout\ $end
$var wire 1 /8 \regs|registrador~39_combout\ $end
$var wire 1 08 \regs|registrador~40_combout\ $end
$var wire 1 18 \regs|Equal0~0_combout\ $end
$var wire 1 28 \regs|saidaA[0]~0_combout\ $end
$var wire 1 38 \ula|full_adder|result[0]~0_combout\ $end
$var wire 1 48 \memoriaInst|rom~21_combout\ $end
$var wire 1 58 \memoriaInst|rom~22_combout\ $end
$var wire 1 68 \memoriaInst|rom~23_combout\ $end
$var wire 1 78 \memoriaInst|rom~16_combout\ $end
$var wire 1 88 \memoriaInst|rom~17_combout\ $end
$var wire 1 98 \fd_ctrl|Equal5~0_combout\ $end
$var wire 1 :8 \ula_ctrl|ula_ctrl[2]~0_combout\ $end
$var wire 1 ;8 \memoriaInst|rom~57_combout\ $end
$var wire 1 <8 \memoriaInst|rom~13_combout\ $end
$var wire 1 =8 \memoriaInst|rom~14_combout\ $end
$var wire 1 >8 \memoriaInst|rom~15_combout\ $end
$var wire 1 ?8 \memoriaInst|rom~18_combout\ $end
$var wire 1 @8 \memoriaInst|rom~19_combout\ $end
$var wire 1 A8 \ula_ctrl|ula_ctrl[1]~1_combout\ $end
$var wire 1 B8 \ula_ctrl|ula_ctrl[2]~2_combout\ $end
$var wire 1 C8 \ula|mux2B|Y[0]~4_combout\ $end
$var wire 1 D8 \ula_ctrl|ula_ctrl[0]~3_combout\ $end
$var wire 1 E8 \ula_ctrl|ula_ctrl[0]~4_combout\ $end
$var wire 1 F8 \ula|mux4|Mux31~0_combout\ $end
$var wire 1 G8 \regs|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout\ $end
$var wire 1 H8 \regs|saidaB[31]~31_combout\ $end
$var wire 1 I8 \mux_Rt_im|Y[31]~31_combout\ $end
$var wire 1 J8 \regs|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout\ $end
$var wire 1 K8 \regs|saidaA[30]~30_combout\ $end
$var wire 1 L8 \ula|mux2B|Y[30]~3_combout\ $end
$var wire 1 M8 \ula|mux4|Mux1~2_combout\ $end
$var wire 1 N8 \ula|mux4|Mux30~3_combout\ $end
$var wire 1 O8 \regs|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout\ $end
$var wire 1 P8 \regs|saidaA[29]~29_combout\ $end
$var wire 1 Q8 \regs|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout\ $end
$var wire 1 R8 \regs|saidaA[28]~28_combout\ $end
$var wire 1 S8 \regs|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout\ $end
$var wire 1 T8 \regs|saidaA[27]~27_combout\ $end
$var wire 1 U8 \ula|mux2B|Y[27]~2_combout\ $end
$var wire 1 V8 \ula|mux4|Mux4~2_combout\ $end
$var wire 1 W8 \regs|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout\ $end
$var wire 1 X8 \regs|saidaA[26]~26_combout\ $end
$var wire 1 Y8 \regs|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout\ $end
$var wire 1 Z8 \regs|saidaA[25]~25_combout\ $end
$var wire 1 [8 \regs|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout\ $end
$var wire 1 \8 \regs|saidaA[24]~24_combout\ $end
$var wire 1 ]8 \regs|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout\ $end
$var wire 1 ^8 \regs|saidaA[23]~23_combout\ $end
$var wire 1 _8 \regs|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout\ $end
$var wire 1 `8 \regs|saidaA[22]~22_combout\ $end
$var wire 1 a8 \regs|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout\ $end
$var wire 1 b8 \regs|saidaA[21]~21_combout\ $end
$var wire 1 c8 \regs|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout\ $end
$var wire 1 d8 \regs|saidaA[20]~20_combout\ $end
$var wire 1 e8 \regs|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout\ $end
$var wire 1 f8 \regs|saidaA[19]~19_combout\ $end
$var wire 1 g8 \regs|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout\ $end
$var wire 1 h8 \regs|saidaA[18]~18_combout\ $end
$var wire 1 i8 \regs|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout\ $end
$var wire 1 j8 \regs|saidaA[17]~17_combout\ $end
$var wire 1 k8 \regs|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout\ $end
$var wire 1 l8 \regs|saidaA[16]~16_combout\ $end
$var wire 1 m8 \regs|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout\ $end
$var wire 1 n8 \regs|saidaA[15]~15_combout\ $end
$var wire 1 o8 \regs|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout\ $end
$var wire 1 p8 \regs|saidaA[14]~14_combout\ $end
$var wire 1 q8 \regs|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout\ $end
$var wire 1 r8 \regs|saidaA[13]~13_combout\ $end
$var wire 1 s8 \regs|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout\ $end
$var wire 1 t8 \regs|saidaA[12]~12_combout\ $end
$var wire 1 u8 \regs|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout\ $end
$var wire 1 v8 \regs|saidaA[11]~11_combout\ $end
$var wire 1 w8 \regs|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout\ $end
$var wire 1 x8 \regs|saidaA[10]~10_combout\ $end
$var wire 1 y8 \regs|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout\ $end
$var wire 1 z8 \regs|saidaA[9]~9_combout\ $end
$var wire 1 {8 \regs|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout\ $end
$var wire 1 |8 \regs|saidaA[8]~8_combout\ $end
$var wire 1 }8 \regs|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout\ $end
$var wire 1 ~8 \regs|saidaA[7]~7_combout\ $end
$var wire 1 !9 \regs|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout\ $end
$var wire 1 "9 \regs|saidaA[6]~6_combout\ $end
$var wire 1 #9 \regs|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout\ $end
$var wire 1 $9 \regs|saidaA[5]~5_combout\ $end
$var wire 1 %9 \regs|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout\ $end
$var wire 1 &9 \regs|saidaA[4]~4_combout\ $end
$var wire 1 '9 \regs|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout\ $end
$var wire 1 (9 \regs|saidaA[3]~3_combout\ $end
$var wire 1 )9 \regs|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout\ $end
$var wire 1 *9 \regs|saidaA[2]~2_combout\ $end
$var wire 1 +9 \regs|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout\ $end
$var wire 1 ,9 \regs|saidaA[1]~1_combout\ $end
$var wire 1 -9 \mux_Rt_im|Y[0]~0_combout\ $end
$var wire 1 .9 \ula|mux4|Mux30~0_combout\ $end
$var wire 1 /9 \ula|mux4|Mux30~1_combout\ $end
$var wire 1 09 \ula|mux4|Mux30~2_combout\ $end
$var wire 1 19 \fd_ctrl|Equal4~0_combout\ $end
$var wire 1 29 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ $end
$var wire 1 39 \memoriaDados|ram~39_combout\ $end
$var wire 1 49 \memoriaDados|ram~40_combout\ $end
$var wire 1 59 \memoriaDados|ram~41_combout\ $end
$var wire 1 69 \memoriaDados|ram~42_combout\ $end
$var wire 1 79 \memoriaDados|ram~44_combout\ $end
$var wire 1 89 \fd_ctrl|Equal1~0_combout\ $end
$var wire 1 99 \mux_ULA|Y[1]~1_combout\ $end
$var wire 1 :9 \regs|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout\ $end
$var wire 1 ;9 \regs|saidaB[1]~1_combout\ $end
$var wire 1 <9 \mux_Rt_im|Y[1]~1_combout\ $end
$var wire 1 =9 \ula|full_adder|c_out[1]~0_combout\ $end
$var wire 1 >9 \ula|full_adder|c_out[1]~1_combout\ $end
$var wire 1 ?9 \ula|mux4|Mux29~0_combout\ $end
$var wire 1 @9 \ula|mux4|Mux29~1_combout\ $end
$var wire 1 A9 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ $end
$var wire 1 B9 \memoriaDados|ram~45_combout\ $end
$var wire 1 C9 \mux_ULA|Y[2]~2_combout\ $end
$var wire 1 D9 \regs|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout\ $end
$var wire 1 E9 \regs|saidaB[2]~2_combout\ $end
$var wire 1 F9 \mux_Rt_im|Y[2]~2_combout\ $end
$var wire 1 G9 \ula|full_adder|c_out[2]~2_combout\ $end
$var wire 1 H9 \ula|mux4|Mux28~0_combout\ $end
$var wire 1 I9 \ula|mux4|Mux28~1_combout\ $end
$var wire 1 J9 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ $end
$var wire 1 K9 \memoriaDados|ram~46_combout\ $end
$var wire 1 L9 \mux_ULA|Y[3]~3_combout\ $end
$var wire 1 M9 \regs|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout\ $end
$var wire 1 N9 \regs|saidaB[3]~3_combout\ $end
$var wire 1 O9 \mux_Rt_im|Y[3]~3_combout\ $end
$var wire 1 P9 \ula|full_adder|c_out[3]~3_combout\ $end
$var wire 1 Q9 \ula|mux4|Mux27~0_combout\ $end
$var wire 1 R9 \ula|mux4|Mux27~1_combout\ $end
$var wire 1 S9 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ $end
$var wire 1 T9 \memoriaDados|ram~47_combout\ $end
$var wire 1 U9 \mux_ULA|Y[4]~4_combout\ $end
$var wire 1 V9 \regs|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout\ $end
$var wire 1 W9 \regs|saidaB[4]~4_combout\ $end
$var wire 1 X9 \mux_Rt_im|Y[4]~4_combout\ $end
$var wire 1 Y9 \ula|full_adder|c_out[4]~4_combout\ $end
$var wire 1 Z9 \ula|mux4|Mux26~0_combout\ $end
$var wire 1 [9 \ula|mux4|Mux26~1_combout\ $end
$var wire 1 \9 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ $end
$var wire 1 ]9 \memoriaDados|ram~48_combout\ $end
$var wire 1 ^9 \mux_ULA|Y[5]~5_combout\ $end
$var wire 1 _9 \regs|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout\ $end
$var wire 1 `9 \regs|saidaB[5]~5_combout\ $end
$var wire 1 a9 \mux_Rt_im|Y[5]~5_combout\ $end
$var wire 1 b9 \ula|full_adder|c_out[5]~5_combout\ $end
$var wire 1 c9 \ula|mux4|Mux25~0_combout\ $end
$var wire 1 d9 \ula|mux4|Mux25~1_combout\ $end
$var wire 1 e9 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ $end
$var wire 1 f9 \memoriaDados|ram~49_combout\ $end
$var wire 1 g9 \mux_ULA|Y[6]~6_combout\ $end
$var wire 1 h9 \regs|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout\ $end
$var wire 1 i9 \regs|saidaB[6]~6_combout\ $end
$var wire 1 j9 \mux_Rt_im|Y[6]~6_combout\ $end
$var wire 1 k9 \ula|full_adder|c_out[6]~6_combout\ $end
$var wire 1 l9 \ula|mux4|Mux24~0_combout\ $end
$var wire 1 m9 \ula|mux4|Mux24~1_combout\ $end
$var wire 1 n9 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ $end
$var wire 1 o9 \memoriaDados|ram~50_combout\ $end
$var wire 1 p9 \mux_ULA|Y[7]~7_combout\ $end
$var wire 1 q9 \regs|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout\ $end
$var wire 1 r9 \regs|saidaB[7]~7_combout\ $end
$var wire 1 s9 \mux_Rt_im|Y[7]~7_combout\ $end
$var wire 1 t9 \ula|full_adder|c_out[7]~7_combout\ $end
$var wire 1 u9 \ula|mux4|Mux23~0_combout\ $end
$var wire 1 v9 \ula|mux4|Mux23~1_combout\ $end
$var wire 1 w9 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ $end
$var wire 1 x9 \memoriaDados|ram~51_combout\ $end
$var wire 1 y9 \mux_ULA|Y[8]~8_combout\ $end
$var wire 1 z9 \regs|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout\ $end
$var wire 1 {9 \regs|saidaB[8]~8_combout\ $end
$var wire 1 |9 \mux_Rt_im|Y[8]~8_combout\ $end
$var wire 1 }9 \ula|full_adder|c_out[8]~8_combout\ $end
$var wire 1 ~9 \ula|mux4|Mux22~0_combout\ $end
$var wire 1 !: \ula|mux4|Mux22~1_combout\ $end
$var wire 1 ": \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ $end
$var wire 1 #: \memoriaDados|ram~52_combout\ $end
$var wire 1 $: \mux_ULA|Y[9]~9_combout\ $end
$var wire 1 %: \regs|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout\ $end
$var wire 1 &: \regs|saidaB[9]~9_combout\ $end
$var wire 1 ': \mux_Rt_im|Y[9]~9_combout\ $end
$var wire 1 (: \ula|full_adder|c_out[9]~9_combout\ $end
$var wire 1 ): \ula|mux4|Mux21~0_combout\ $end
$var wire 1 *: \ula|mux4|Mux21~1_combout\ $end
$var wire 1 +: \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ $end
$var wire 1 ,: \memoriaDados|ram~53_combout\ $end
$var wire 1 -: \mux_ULA|Y[10]~10_combout\ $end
$var wire 1 .: \regs|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout\ $end
$var wire 1 /: \regs|saidaB[10]~10_combout\ $end
$var wire 1 0: \mux_Rt_im|Y[10]~10_combout\ $end
$var wire 1 1: \ula|full_adder|c_out[10]~10_combout\ $end
$var wire 1 2: \ula|mux4|Mux20~0_combout\ $end
$var wire 1 3: \ula|mux4|Mux20~1_combout\ $end
$var wire 1 4: \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ $end
$var wire 1 5: \memoriaDados|ram~54_combout\ $end
$var wire 1 6: \mux_ULA|Y[11]~11_combout\ $end
$var wire 1 7: \regs|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout\ $end
$var wire 1 8: \regs|saidaB[11]~11_combout\ $end
$var wire 1 9: \mux_Rt_im|Y[11]~11_combout\ $end
$var wire 1 :: \ula|full_adder|c_out[11]~11_combout\ $end
$var wire 1 ;: \ula|mux4|Mux19~0_combout\ $end
$var wire 1 <: \ula|mux4|Mux19~1_combout\ $end
$var wire 1 =: \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ $end
$var wire 1 >: \memoriaDados|ram~55_combout\ $end
$var wire 1 ?: \mux_ULA|Y[12]~12_combout\ $end
$var wire 1 @: \regs|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout\ $end
$var wire 1 A: \regs|saidaB[12]~12_combout\ $end
$var wire 1 B: \mux_Rt_im|Y[12]~12_combout\ $end
$var wire 1 C: \ula|full_adder|c_out[12]~12_combout\ $end
$var wire 1 D: \ula|mux4|Mux18~0_combout\ $end
$var wire 1 E: \ula|mux4|Mux18~1_combout\ $end
$var wire 1 F: \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ $end
$var wire 1 G: \memoriaDados|ram~56_combout\ $end
$var wire 1 H: \mux_ULA|Y[13]~13_combout\ $end
$var wire 1 I: \regs|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout\ $end
$var wire 1 J: \regs|saidaB[13]~13_combout\ $end
$var wire 1 K: \mux_Rt_im|Y[13]~13_combout\ $end
$var wire 1 L: \ula|full_adder|c_out[13]~13_combout\ $end
$var wire 1 M: \ula|mux4|Mux17~0_combout\ $end
$var wire 1 N: \ula|mux4|Mux17~1_combout\ $end
$var wire 1 O: \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ $end
$var wire 1 P: \memoriaDados|ram~57_combout\ $end
$var wire 1 Q: \mux_ULA|Y[14]~14_combout\ $end
$var wire 1 R: \regs|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout\ $end
$var wire 1 S: \regs|saidaB[14]~14_combout\ $end
$var wire 1 T: \mux_Rt_im|Y[14]~14_combout\ $end
$var wire 1 U: \ula|full_adder|c_out[14]~14_combout\ $end
$var wire 1 V: \ula|mux4|Mux16~0_combout\ $end
$var wire 1 W: \ula|mux4|Mux16~1_combout\ $end
$var wire 1 X: \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ $end
$var wire 1 Y: \memoriaDados|ram~58_combout\ $end
$var wire 1 Z: \mux_ULA|Y[15]~15_combout\ $end
$var wire 1 [: \regs|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout\ $end
$var wire 1 \: \regs|saidaB[15]~15_combout\ $end
$var wire 1 ]: \mux_Rt_im|Y[15]~15_combout\ $end
$var wire 1 ^: \ula|full_adder|c_out[15]~15_combout\ $end
$var wire 1 _: \ula|mux4|Mux15~0_combout\ $end
$var wire 1 `: \ula|mux4|Mux15~1_combout\ $end
$var wire 1 a: \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ $end
$var wire 1 b: \memoriaDados|ram~59_combout\ $end
$var wire 1 c: \mux_ULA|Y[16]~16_combout\ $end
$var wire 1 d: \regs|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout\ $end
$var wire 1 e: \regs|saidaB[16]~16_combout\ $end
$var wire 1 f: \mux_Rt_im|Y[16]~16_combout\ $end
$var wire 1 g: \ula|full_adder|c_out[16]~16_combout\ $end
$var wire 1 h: \ula|mux4|Mux14~0_combout\ $end
$var wire 1 i: \ula|mux4|Mux14~1_combout\ $end
$var wire 1 j: \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ $end
$var wire 1 k: \memoriaDados|ram~60_combout\ $end
$var wire 1 l: \mux_ULA|Y[17]~17_combout\ $end
$var wire 1 m: \regs|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout\ $end
$var wire 1 n: \regs|saidaB[17]~17_combout\ $end
$var wire 1 o: \mux_Rt_im|Y[17]~17_combout\ $end
$var wire 1 p: \ula|full_adder|c_out[17]~17_combout\ $end
$var wire 1 q: \ula|mux4|Mux13~0_combout\ $end
$var wire 1 r: \ula|mux4|Mux13~1_combout\ $end
$var wire 1 s: \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ $end
$var wire 1 t: \memoriaDados|ram~61_combout\ $end
$var wire 1 u: \mux_ULA|Y[18]~18_combout\ $end
$var wire 1 v: \regs|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout\ $end
$var wire 1 w: \regs|saidaB[18]~18_combout\ $end
$var wire 1 x: \mux_Rt_im|Y[18]~18_combout\ $end
$var wire 1 y: \ula|full_adder|c_out[18]~18_combout\ $end
$var wire 1 z: \ula|mux4|Mux12~0_combout\ $end
$var wire 1 {: \ula|mux4|Mux12~1_combout\ $end
$var wire 1 |: \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ $end
$var wire 1 }: \memoriaDados|ram~62_combout\ $end
$var wire 1 ~: \mux_ULA|Y[19]~19_combout\ $end
$var wire 1 !; \regs|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout\ $end
$var wire 1 "; \regs|saidaB[19]~19_combout\ $end
$var wire 1 #; \mux_Rt_im|Y[19]~19_combout\ $end
$var wire 1 $; \ula|full_adder|c_out[19]~19_combout\ $end
$var wire 1 %; \ula|mux4|Mux11~0_combout\ $end
$var wire 1 &; \ula|mux4|Mux11~1_combout\ $end
$var wire 1 '; \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ $end
$var wire 1 (; \memoriaDados|ram~63_combout\ $end
$var wire 1 ); \mux_ULA|Y[20]~20_combout\ $end
$var wire 1 *; \regs|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout\ $end
$var wire 1 +; \regs|saidaB[20]~20_combout\ $end
$var wire 1 ,; \mux_Rt_im|Y[20]~20_combout\ $end
$var wire 1 -; \ula|full_adder|c_out[20]~20_combout\ $end
$var wire 1 .; \ula|mux4|Mux10~0_combout\ $end
$var wire 1 /; \ula|mux4|Mux10~1_combout\ $end
$var wire 1 0; \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ $end
$var wire 1 1; \memoriaDados|ram~64_combout\ $end
$var wire 1 2; \mux_ULA|Y[21]~21_combout\ $end
$var wire 1 3; \regs|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout\ $end
$var wire 1 4; \regs|saidaB[21]~21_combout\ $end
$var wire 1 5; \mux_Rt_im|Y[21]~21_combout\ $end
$var wire 1 6; \ula|full_adder|c_out[21]~21_combout\ $end
$var wire 1 7; \ula|mux4|Mux9~0_combout\ $end
$var wire 1 8; \ula|mux4|Mux9~1_combout\ $end
$var wire 1 9; \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ $end
$var wire 1 :; \memoriaDados|ram~65_combout\ $end
$var wire 1 ;; \mux_ULA|Y[22]~22_combout\ $end
$var wire 1 <; \regs|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout\ $end
$var wire 1 =; \regs|saidaB[22]~22_combout\ $end
$var wire 1 >; \mux_Rt_im|Y[22]~22_combout\ $end
$var wire 1 ?; \ula|full_adder|c_out[22]~22_combout\ $end
$var wire 1 @; \ula|mux4|Mux8~0_combout\ $end
$var wire 1 A; \ula|mux4|Mux8~1_combout\ $end
$var wire 1 B; \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ $end
$var wire 1 C; \memoriaDados|ram~66_combout\ $end
$var wire 1 D; \mux_ULA|Y[23]~23_combout\ $end
$var wire 1 E; \regs|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout\ $end
$var wire 1 F; \regs|saidaB[23]~23_combout\ $end
$var wire 1 G; \mux_Rt_im|Y[23]~23_combout\ $end
$var wire 1 H; \ula|full_adder|c_out[23]~23_combout\ $end
$var wire 1 I; \ula|mux4|Mux7~0_combout\ $end
$var wire 1 J; \ula|mux4|Mux7~1_combout\ $end
$var wire 1 K; \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ $end
$var wire 1 L; \memoriaDados|ram~67_combout\ $end
$var wire 1 M; \mux_ULA|Y[24]~24_combout\ $end
$var wire 1 N; \regs|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout\ $end
$var wire 1 O; \regs|saidaB[24]~24_combout\ $end
$var wire 1 P; \mux_Rt_im|Y[24]~24_combout\ $end
$var wire 1 Q; \ula|full_adder|c_out[24]~24_combout\ $end
$var wire 1 R; \ula|mux4|Mux6~0_combout\ $end
$var wire 1 S; \ula|mux4|Mux6~1_combout\ $end
$var wire 1 T; \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ $end
$var wire 1 U; \memoriaDados|ram~68_combout\ $end
$var wire 1 V; \mux_ULA|Y[25]~25_combout\ $end
$var wire 1 W; \regs|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout\ $end
$var wire 1 X; \regs|saidaB[25]~25_combout\ $end
$var wire 1 Y; \mux_Rt_im|Y[25]~25_combout\ $end
$var wire 1 Z; \ula|full_adder|c_out[25]~25_combout\ $end
$var wire 1 [; \ula|mux4|Mux5~0_combout\ $end
$var wire 1 \; \ula|mux4|Mux5~1_combout\ $end
$var wire 1 ]; \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ $end
$var wire 1 ^; \memoriaDados|ram~69_combout\ $end
$var wire 1 _; \mux_ULA|Y[26]~26_combout\ $end
$var wire 1 `; \regs|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout\ $end
$var wire 1 a; \regs|saidaB[26]~26_combout\ $end
$var wire 1 b; \mux_Rt_im|Y[26]~26_combout\ $end
$var wire 1 c; \ula|full_adder|c_out[26]~26_combout\ $end
$var wire 1 d; \ula|mux4|Mux4~3_combout\ $end
$var wire 1 e; \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ $end
$var wire 1 f; \memoriaDados|ram~70_combout\ $end
$var wire 1 g; \mux_ULA|Y[27]~27_combout\ $end
$var wire 1 h; \regs|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout\ $end
$var wire 1 i; \regs|saidaB[27]~27_combout\ $end
$var wire 1 j; \mux_Rt_im|Y[27]~27_combout\ $end
$var wire 1 k; \ula|full_adder|c_out[27]~27_combout\ $end
$var wire 1 l; \ula|mux4|Mux3~0_combout\ $end
$var wire 1 m; \ula|mux4|Mux3~1_combout\ $end
$var wire 1 n; \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ $end
$var wire 1 o; \memoriaDados|ram~71_combout\ $end
$var wire 1 p; \mux_ULA|Y[28]~28_combout\ $end
$var wire 1 q; \regs|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout\ $end
$var wire 1 r; \regs|saidaB[28]~28_combout\ $end
$var wire 1 s; \mux_Rt_im|Y[28]~28_combout\ $end
$var wire 1 t; \ula|full_adder|c_out[28]~28_combout\ $end
$var wire 1 u; \ula|mux4|Mux2~0_combout\ $end
$var wire 1 v; \ula|mux4|Mux2~1_combout\ $end
$var wire 1 w; \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ $end
$var wire 1 x; \memoriaDados|ram~72_combout\ $end
$var wire 1 y; \mux_ULA|Y[29]~29_combout\ $end
$var wire 1 z; \regs|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout\ $end
$var wire 1 {; \regs|saidaB[29]~29_combout\ $end
$var wire 1 |; \mux_Rt_im|Y[29]~29_combout\ $end
$var wire 1 }; \ula|full_adder|c_out[29]~29_combout\ $end
$var wire 1 ~; \ula|mux4|Mux1~5_combout\ $end
$var wire 1 !< \ula|mux4|Mux1~3_combout\ $end
$var wire 1 "< \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ $end
$var wire 1 #< \memoriaDados|ram~73_combout\ $end
$var wire 1 $< \mux_ULA|Y[30]~30_combout\ $end
$var wire 1 %< \regs|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout\ $end
$var wire 1 &< \regs|saidaB[30]~30_combout\ $end
$var wire 1 '< \mux_Rt_im|Y[30]~30_combout\ $end
$var wire 1 (< \ula|full_adder|c_out[30]~30_combout\ $end
$var wire 1 )< \ula|mux4|Mux0~0_combout\ $end
$var wire 1 *< \ula|mux4|Mux0~1_combout\ $end
$var wire 1 +< \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ $end
$var wire 1 ,< \memoriaDados|ram~74_combout\ $end
$var wire 1 -< \mux_ULA|Y[31]~31_combout\ $end
$var wire 1 .< \regs|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout\ $end
$var wire 1 /< \regs|saidaA[31]~31_combout\ $end
$var wire 1 0< \ula|result_slt[0]~0_combout\ $end
$var wire 1 1< \ula|mux4|Mux31~1_combout\ $end
$var wire 1 2< \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 3< \memoriaDados|ram_rtl_0_bypass[13]~0_combout\ $end
$var wire 1 4< \memoriaDados|ram~43_combout\ $end
$var wire 1 5< \mux_ULA|Y[0]~0_combout\ $end
$var wire 1 6< \controlador1|decodificador1|sw~0_combout\ $end
$var wire 1 7< \controlador1|decodificador1|sw~1_combout\ $end
$var wire 1 8< \controlador1|decodificador1|sw~2_combout\ $end
$var wire 1 9< \controlador1|decodificador1|sw~3_combout\ $end
$var wire 1 :< \controlador1|decodificador1|sw~4_combout\ $end
$var wire 1 ;< \controlador1|decodificador1|sw~5_combout\ $end
$var wire 1 << \ula|mux4|Mux1~4_combout\ $end
$var wire 1 =< \controlador1|decodificador1|sw~6_combout\ $end
$var wire 1 >< \controlador1|decodificador1|sw~7_combout\ $end
$var wire 1 ?< \controlador1|decodificador1|sw~8_combout\ $end
$var wire 1 @< \controlador1|decodificador1|sw~9_combout\ $end
$var wire 1 A< \controlador1|decodificador1|sw~10_combout\ $end
$var wire 1 B< \controlador1|decodificador1|sw~11_combout\ $end
$var wire 1 C< \SW[0]~input_o\ $end
$var wire 1 D< \controlador1|decodificador1|LessThan0~0_combout\ $end
$var wire 1 E< \controlador1|dado_lido[0]~0_combout\ $end
$var wire 1 F< \KEY[0]~input_o\ $end
$var wire 1 G< \controlador1|dado_lido[3]~1_combout\ $end
$var wire 1 H< \controlador1|dado_lido[0]~2_combout\ $end
$var wire 1 I< \SW[1]~input_o\ $end
$var wire 1 J< \controlador1|dado_lido[1]~3_combout\ $end
$var wire 1 K< \KEY[1]~input_o\ $end
$var wire 1 L< \controlador1|dado_lido[1]~4_combout\ $end
$var wire 1 M< \SW[2]~input_o\ $end
$var wire 1 N< \controlador1|dado_lido[2]~5_combout\ $end
$var wire 1 O< \KEY[2]~input_o\ $end
$var wire 1 P< \controlador1|dado_lido[2]~6_combout\ $end
$var wire 1 Q< \SW[3]~input_o\ $end
$var wire 1 R< \controlador1|dado_lido[3]~7_combout\ $end
$var wire 1 S< \KEY[3]~input_o\ $end
$var wire 1 T< \controlador1|dado_lido[3]~8_combout\ $end
$var wire 1 U< \SW[4]~input_o\ $end
$var wire 1 V< \controlador1|dado_lido[4]~9_combout\ $end
$var wire 1 W< \SW[5]~input_o\ $end
$var wire 1 X< \controlador1|dado_lido[5]~10_combout\ $end
$var wire 1 Y< \SW[6]~input_o\ $end
$var wire 1 Z< \controlador1|dado_lido[6]~11_combout\ $end
$var wire 1 [< \SW[7]~input_o\ $end
$var wire 1 \< \controlador1|dado_lido[7]~12_combout\ $end
$var wire 1 ]< \SW[8]~input_o\ $end
$var wire 1 ^< \controlador1|dado_lido[8]~13_combout\ $end
$var wire 1 _< \SW[9]~input_o\ $end
$var wire 1 `< \controlador1|dado_lido[9]~14_combout\ $end
$var wire 1 a< \SW[10]~input_o\ $end
$var wire 1 b< \controlador1|dado_lido[10]~15_combout\ $end
$var wire 1 c< \SW[11]~input_o\ $end
$var wire 1 d< \controlador1|dado_lido[11]~16_combout\ $end
$var wire 1 e< \SW[12]~input_o\ $end
$var wire 1 f< \controlador1|dado_lido[12]~17_combout\ $end
$var wire 1 g< \SW[13]~input_o\ $end
$var wire 1 h< \controlador1|dado_lido[13]~18_combout\ $end
$var wire 1 i< \SW[14]~input_o\ $end
$var wire 1 j< \controlador1|dado_lido[14]~19_combout\ $end
$var wire 1 k< \SW[15]~input_o\ $end
$var wire 1 l< \controlador1|dado_lido[15]~20_combout\ $end
$var wire 1 m< \SW[16]~input_o\ $end
$var wire 1 n< \controlador1|dado_lido[16]~21_combout\ $end
$var wire 1 o< \SW[17]~input_o\ $end
$var wire 1 p< \controlador1|dado_lido[17]~22_combout\ $end
$var wire 1 q< \controlador1|dado_lido[18]~23_combout\ $end
$var wire 1 r< \controlador1|dado_lido[19]~24_combout\ $end
$var wire 1 s< \controlador1|dado_lido[20]~25_combout\ $end
$var wire 1 t< \controlador1|dado_lido[21]~26_combout\ $end
$var wire 1 u< \controlador1|dado_lido[22]~27_combout\ $end
$var wire 1 v< \controlador1|dado_lido[23]~28_combout\ $end
$var wire 1 w< \controlador1|dado_lido[24]~29_combout\ $end
$var wire 1 x< \controlador1|dado_lido[25]~30_combout\ $end
$var wire 1 y< \controlador1|dado_lido[26]~31_combout\ $end
$var wire 1 z< \controlador1|dado_lido[27]~32_combout\ $end
$var wire 1 {< \controlador1|dado_lido[28]~33_combout\ $end
$var wire 1 |< \controlador1|dado_lido[29]~34_combout\ $end
$var wire 1 }< \controlador1|dado_lido[30]~35_combout\ $end
$var wire 1 ~< \controlador1|dado_lido[31]~36_combout\ $end
$var wire 1 != \PC|q[9]~45\ $end
$var wire 1 "= \PC|q[10]~46_combout\ $end
$var wire 1 #= \PC|q[10]~47\ $end
$var wire 1 $= \PC|q[11]~48_combout\ $end
$var wire 1 %= \PC|q[11]~49\ $end
$var wire 1 &= \PC|q[12]~50_combout\ $end
$var wire 1 '= \PC|q[12]~51\ $end
$var wire 1 (= \PC|q[13]~52_combout\ $end
$var wire 1 )= \PC|q[13]~53\ $end
$var wire 1 *= \PC|q[14]~54_combout\ $end
$var wire 1 += \PC|q[14]~55\ $end
$var wire 1 ,= \PC|q[15]~56_combout\ $end
$var wire 1 -= \PC|q[15]~57\ $end
$var wire 1 .= \PC|q[16]~58_combout\ $end
$var wire 1 /= \PC|q[16]~59\ $end
$var wire 1 0= \PC|q[17]~60_combout\ $end
$var wire 1 1= \PC|q[17]~61\ $end
$var wire 1 2= \PC|q[18]~62_combout\ $end
$var wire 1 3= \PC|q[18]~63\ $end
$var wire 1 4= \PC|q[19]~64_combout\ $end
$var wire 1 5= \PC|q[19]~65\ $end
$var wire 1 6= \PC|q[20]~66_combout\ $end
$var wire 1 7= \PC|q[20]~67\ $end
$var wire 1 8= \PC|q[21]~68_combout\ $end
$var wire 1 9= \PC|q[21]~69\ $end
$var wire 1 := \PC|q[22]~70_combout\ $end
$var wire 1 ;= \PC|q[22]~71\ $end
$var wire 1 <= \PC|q[23]~72_combout\ $end
$var wire 1 == \PC|q[23]~73\ $end
$var wire 1 >= \PC|q[24]~74_combout\ $end
$var wire 1 ?= \PC|q[24]~75\ $end
$var wire 1 @= \PC|q[25]~76_combout\ $end
$var wire 1 A= \PC|q[25]~77\ $end
$var wire 1 B= \PC|q[26]~78_combout\ $end
$var wire 1 C= \PC|q[26]~79\ $end
$var wire 1 D= \PC|q[27]~80_combout\ $end
$var wire 1 E= \PC|q[27]~81\ $end
$var wire 1 F= \PC|q[28]~82_combout\ $end
$var wire 1 G= \PC|q[28]~83\ $end
$var wire 1 H= \PC|q[29]~84_combout\ $end
$var wire 1 I= \PC|q[29]~85\ $end
$var wire 1 J= \PC|q[30]~86_combout\ $end
$var wire 1 K= \PC|q[30]~87\ $end
$var wire 1 L= \PC|q[31]~88_combout\ $end
$var wire 1 M= \controlador1|conv_HEX0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 N= \controlador1|conv_HEX0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 O= \controlador1|conv_HEX0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 P= \controlador1|conv_HEX0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 Q= \controlador1|conv_HEX0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 R= \controlador1|conv_HEX0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 S= \controlador1|conv_HEX0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 T= \controlador1|conv_HEX1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 U= \controlador1|conv_HEX1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 V= \controlador1|conv_HEX1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 W= \controlador1|conv_HEX1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 X= \controlador1|conv_HEX1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 Y= \controlador1|conv_HEX1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 Z= \controlador1|conv_HEX1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 [= \controlador1|conv_HEX2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 \= \controlador1|conv_HEX2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 ]= \controlador1|conv_HEX2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ^= \controlador1|conv_HEX2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 _= \controlador1|conv_HEX2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 `= \controlador1|conv_HEX2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 a= \controlador1|conv_HEX2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 b= \controlador1|conv_HEX3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 c= \controlador1|conv_HEX3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 d= \controlador1|conv_HEX3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 e= \controlador1|conv_HEX3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 f= \controlador1|conv_HEX3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 g= \controlador1|conv_HEX3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 h= \controlador1|conv_HEX3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 i= \controlador1|conv_HEX4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 j= \controlador1|conv_HEX4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 k= \controlador1|conv_HEX4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 l= \controlador1|conv_HEX4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 m= \controlador1|conv_HEX4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 n= \controlador1|conv_HEX4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 o= \controlador1|conv_HEX4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 p= \controlador1|conv_HEX5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 q= \controlador1|conv_HEX5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 r= \controlador1|conv_HEX5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 s= \controlador1|conv_HEX5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 t= \controlador1|conv_HEX5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 u= \controlador1|conv_HEX5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 v= \controlador1|conv_HEX5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 w= \controlador1|conv_HEX6|rascSaida7seg[0]~0_combout\ $end
$var wire 1 x= \controlador1|conv_HEX6|rascSaida7seg[1]~1_combout\ $end
$var wire 1 y= \controlador1|conv_HEX6|rascSaida7seg[2]~2_combout\ $end
$var wire 1 z= \controlador1|conv_HEX6|rascSaida7seg[3]~3_combout\ $end
$var wire 1 {= \controlador1|conv_HEX6|rascSaida7seg[4]~4_combout\ $end
$var wire 1 |= \controlador1|conv_HEX6|rascSaida7seg[5]~5_combout\ $end
$var wire 1 }= \controlador1|conv_HEX6|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ~= \controlador1|conv_HEX7|rascSaida7seg[0]~0_combout\ $end
$var wire 1 !> \controlador1|conv_HEX7|rascSaida7seg[1]~1_combout\ $end
$var wire 1 "> \controlador1|conv_HEX7|rascSaida7seg[2]~2_combout\ $end
$var wire 1 #> \controlador1|conv_HEX7|rascSaida7seg[3]~3_combout\ $end
$var wire 1 $> \controlador1|conv_HEX7|rascSaida7seg[4]~4_combout\ $end
$var wire 1 %> \controlador1|conv_HEX7|rascSaida7seg[5]~5_combout\ $end
$var wire 1 &> \controlador1|conv_HEX7|rascSaida7seg[6]~6_combout\ $end
$var wire 1 '> \EX_MEM|q\ [106] $end
$var wire 1 (> \EX_MEM|q\ [105] $end
$var wire 1 )> \EX_MEM|q\ [104] $end
$var wire 1 *> \EX_MEM|q\ [103] $end
$var wire 1 +> \EX_MEM|q\ [102] $end
$var wire 1 ,> \EX_MEM|q\ [101] $end
$var wire 1 -> \EX_MEM|q\ [100] $end
$var wire 1 .> \EX_MEM|q\ [99] $end
$var wire 1 /> \EX_MEM|q\ [98] $end
$var wire 1 0> \EX_MEM|q\ [97] $end
$var wire 1 1> \EX_MEM|q\ [96] $end
$var wire 1 2> \EX_MEM|q\ [95] $end
$var wire 1 3> \EX_MEM|q\ [94] $end
$var wire 1 4> \EX_MEM|q\ [93] $end
$var wire 1 5> \EX_MEM|q\ [92] $end
$var wire 1 6> \EX_MEM|q\ [91] $end
$var wire 1 7> \EX_MEM|q\ [90] $end
$var wire 1 8> \EX_MEM|q\ [89] $end
$var wire 1 9> \EX_MEM|q\ [88] $end
$var wire 1 :> \EX_MEM|q\ [87] $end
$var wire 1 ;> \EX_MEM|q\ [86] $end
$var wire 1 <> \EX_MEM|q\ [85] $end
$var wire 1 => \EX_MEM|q\ [84] $end
$var wire 1 >> \EX_MEM|q\ [83] $end
$var wire 1 ?> \EX_MEM|q\ [82] $end
$var wire 1 @> \EX_MEM|q\ [81] $end
$var wire 1 A> \EX_MEM|q\ [80] $end
$var wire 1 B> \EX_MEM|q\ [79] $end
$var wire 1 C> \EX_MEM|q\ [78] $end
$var wire 1 D> \EX_MEM|q\ [77] $end
$var wire 1 E> \EX_MEM|q\ [76] $end
$var wire 1 F> \EX_MEM|q\ [75] $end
$var wire 1 G> \EX_MEM|q\ [74] $end
$var wire 1 H> \EX_MEM|q\ [73] $end
$var wire 1 I> \EX_MEM|q\ [72] $end
$var wire 1 J> \EX_MEM|q\ [71] $end
$var wire 1 K> \EX_MEM|q\ [70] $end
$var wire 1 L> \EX_MEM|q\ [69] $end
$var wire 1 M> \EX_MEM|q\ [68] $end
$var wire 1 N> \EX_MEM|q\ [67] $end
$var wire 1 O> \EX_MEM|q\ [66] $end
$var wire 1 P> \EX_MEM|q\ [65] $end
$var wire 1 Q> \EX_MEM|q\ [64] $end
$var wire 1 R> \EX_MEM|q\ [63] $end
$var wire 1 S> \EX_MEM|q\ [62] $end
$var wire 1 T> \EX_MEM|q\ [61] $end
$var wire 1 U> \EX_MEM|q\ [60] $end
$var wire 1 V> \EX_MEM|q\ [59] $end
$var wire 1 W> \EX_MEM|q\ [58] $end
$var wire 1 X> \EX_MEM|q\ [57] $end
$var wire 1 Y> \EX_MEM|q\ [56] $end
$var wire 1 Z> \EX_MEM|q\ [55] $end
$var wire 1 [> \EX_MEM|q\ [54] $end
$var wire 1 \> \EX_MEM|q\ [53] $end
$var wire 1 ]> \EX_MEM|q\ [52] $end
$var wire 1 ^> \EX_MEM|q\ [51] $end
$var wire 1 _> \EX_MEM|q\ [50] $end
$var wire 1 `> \EX_MEM|q\ [49] $end
$var wire 1 a> \EX_MEM|q\ [48] $end
$var wire 1 b> \EX_MEM|q\ [47] $end
$var wire 1 c> \EX_MEM|q\ [46] $end
$var wire 1 d> \EX_MEM|q\ [45] $end
$var wire 1 e> \EX_MEM|q\ [44] $end
$var wire 1 f> \EX_MEM|q\ [43] $end
$var wire 1 g> \EX_MEM|q\ [42] $end
$var wire 1 h> \EX_MEM|q\ [41] $end
$var wire 1 i> \EX_MEM|q\ [40] $end
$var wire 1 j> \EX_MEM|q\ [39] $end
$var wire 1 k> \EX_MEM|q\ [38] $end
$var wire 1 l> \EX_MEM|q\ [37] $end
$var wire 1 m> \EX_MEM|q\ [36] $end
$var wire 1 n> \EX_MEM|q\ [35] $end
$var wire 1 o> \EX_MEM|q\ [34] $end
$var wire 1 p> \EX_MEM|q\ [33] $end
$var wire 1 q> \EX_MEM|q\ [32] $end
$var wire 1 r> \EX_MEM|q\ [31] $end
$var wire 1 s> \EX_MEM|q\ [30] $end
$var wire 1 t> \EX_MEM|q\ [29] $end
$var wire 1 u> \EX_MEM|q\ [28] $end
$var wire 1 v> \EX_MEM|q\ [27] $end
$var wire 1 w> \EX_MEM|q\ [26] $end
$var wire 1 x> \EX_MEM|q\ [25] $end
$var wire 1 y> \EX_MEM|q\ [24] $end
$var wire 1 z> \EX_MEM|q\ [23] $end
$var wire 1 {> \EX_MEM|q\ [22] $end
$var wire 1 |> \EX_MEM|q\ [21] $end
$var wire 1 }> \EX_MEM|q\ [20] $end
$var wire 1 ~> \EX_MEM|q\ [19] $end
$var wire 1 !? \EX_MEM|q\ [18] $end
$var wire 1 "? \EX_MEM|q\ [17] $end
$var wire 1 #? \EX_MEM|q\ [16] $end
$var wire 1 $? \EX_MEM|q\ [15] $end
$var wire 1 %? \EX_MEM|q\ [14] $end
$var wire 1 &? \EX_MEM|q\ [13] $end
$var wire 1 '? \EX_MEM|q\ [12] $end
$var wire 1 (? \EX_MEM|q\ [11] $end
$var wire 1 )? \EX_MEM|q\ [10] $end
$var wire 1 *? \EX_MEM|q\ [9] $end
$var wire 1 +? \EX_MEM|q\ [8] $end
$var wire 1 ,? \EX_MEM|q\ [7] $end
$var wire 1 -? \EX_MEM|q\ [6] $end
$var wire 1 .? \EX_MEM|q\ [5] $end
$var wire 1 /? \EX_MEM|q\ [4] $end
$var wire 1 0? \EX_MEM|q\ [3] $end
$var wire 1 1? \EX_MEM|q\ [2] $end
$var wire 1 2? \EX_MEM|q\ [1] $end
$var wire 1 3? \EX_MEM|q\ [0] $end
$var wire 1 4? \controlador1|reg_leds|q\ [25] $end
$var wire 1 5? \controlador1|reg_leds|q\ [24] $end
$var wire 1 6? \controlador1|reg_leds|q\ [23] $end
$var wire 1 7? \controlador1|reg_leds|q\ [22] $end
$var wire 1 8? \controlador1|reg_leds|q\ [21] $end
$var wire 1 9? \controlador1|reg_leds|q\ [20] $end
$var wire 1 :? \controlador1|reg_leds|q\ [19] $end
$var wire 1 ;? \controlador1|reg_leds|q\ [18] $end
$var wire 1 <? \controlador1|reg_leds|q\ [17] $end
$var wire 1 =? \controlador1|reg_leds|q\ [16] $end
$var wire 1 >? \controlador1|reg_leds|q\ [15] $end
$var wire 1 ?? \controlador1|reg_leds|q\ [14] $end
$var wire 1 @? \controlador1|reg_leds|q\ [13] $end
$var wire 1 A? \controlador1|reg_leds|q\ [12] $end
$var wire 1 B? \controlador1|reg_leds|q\ [11] $end
$var wire 1 C? \controlador1|reg_leds|q\ [10] $end
$var wire 1 D? \controlador1|reg_leds|q\ [9] $end
$var wire 1 E? \controlador1|reg_leds|q\ [8] $end
$var wire 1 F? \controlador1|reg_leds|q\ [7] $end
$var wire 1 G? \controlador1|reg_leds|q\ [6] $end
$var wire 1 H? \controlador1|reg_leds|q\ [5] $end
$var wire 1 I? \controlador1|reg_leds|q\ [4] $end
$var wire 1 J? \controlador1|reg_leds|q\ [3] $end
$var wire 1 K? \controlador1|reg_leds|q\ [2] $end
$var wire 1 L? \controlador1|reg_leds|q\ [1] $end
$var wire 1 M? \controlador1|reg_leds|q\ [0] $end
$var wire 1 N? \PC|q\ [31] $end
$var wire 1 O? \PC|q\ [30] $end
$var wire 1 P? \PC|q\ [29] $end
$var wire 1 Q? \PC|q\ [28] $end
$var wire 1 R? \PC|q\ [27] $end
$var wire 1 S? \PC|q\ [26] $end
$var wire 1 T? \PC|q\ [25] $end
$var wire 1 U? \PC|q\ [24] $end
$var wire 1 V? \PC|q\ [23] $end
$var wire 1 W? \PC|q\ [22] $end
$var wire 1 X? \PC|q\ [21] $end
$var wire 1 Y? \PC|q\ [20] $end
$var wire 1 Z? \PC|q\ [19] $end
$var wire 1 [? \PC|q\ [18] $end
$var wire 1 \? \PC|q\ [17] $end
$var wire 1 ]? \PC|q\ [16] $end
$var wire 1 ^? \PC|q\ [15] $end
$var wire 1 _? \PC|q\ [14] $end
$var wire 1 `? \PC|q\ [13] $end
$var wire 1 a? \PC|q\ [12] $end
$var wire 1 b? \PC|q\ [11] $end
$var wire 1 c? \PC|q\ [10] $end
$var wire 1 d? \PC|q\ [9] $end
$var wire 1 e? \PC|q\ [8] $end
$var wire 1 f? \PC|q\ [7] $end
$var wire 1 g? \PC|q\ [6] $end
$var wire 1 h? \PC|q\ [5] $end
$var wire 1 i? \PC|q\ [4] $end
$var wire 1 j? \PC|q\ [3] $end
$var wire 1 k? \PC|q\ [2] $end
$var wire 1 l? \PC|q\ [1] $end
$var wire 1 m? \PC|q\ [0] $end
$var wire 1 n? \IF_ID|q\ [63] $end
$var wire 1 o? \IF_ID|q\ [62] $end
$var wire 1 p? \IF_ID|q\ [61] $end
$var wire 1 q? \IF_ID|q\ [60] $end
$var wire 1 r? \IF_ID|q\ [59] $end
$var wire 1 s? \IF_ID|q\ [58] $end
$var wire 1 t? \IF_ID|q\ [57] $end
$var wire 1 u? \IF_ID|q\ [56] $end
$var wire 1 v? \IF_ID|q\ [55] $end
$var wire 1 w? \IF_ID|q\ [54] $end
$var wire 1 x? \IF_ID|q\ [53] $end
$var wire 1 y? \IF_ID|q\ [52] $end
$var wire 1 z? \IF_ID|q\ [51] $end
$var wire 1 {? \IF_ID|q\ [50] $end
$var wire 1 |? \IF_ID|q\ [49] $end
$var wire 1 }? \IF_ID|q\ [48] $end
$var wire 1 ~? \IF_ID|q\ [47] $end
$var wire 1 !@ \IF_ID|q\ [46] $end
$var wire 1 "@ \IF_ID|q\ [45] $end
$var wire 1 #@ \IF_ID|q\ [44] $end
$var wire 1 $@ \IF_ID|q\ [43] $end
$var wire 1 %@ \IF_ID|q\ [42] $end
$var wire 1 &@ \IF_ID|q\ [41] $end
$var wire 1 '@ \IF_ID|q\ [40] $end
$var wire 1 (@ \IF_ID|q\ [39] $end
$var wire 1 )@ \IF_ID|q\ [38] $end
$var wire 1 *@ \IF_ID|q\ [37] $end
$var wire 1 +@ \IF_ID|q\ [36] $end
$var wire 1 ,@ \IF_ID|q\ [35] $end
$var wire 1 -@ \IF_ID|q\ [34] $end
$var wire 1 .@ \IF_ID|q\ [33] $end
$var wire 1 /@ \IF_ID|q\ [32] $end
$var wire 1 0@ \IF_ID|q\ [31] $end
$var wire 1 1@ \IF_ID|q\ [30] $end
$var wire 1 2@ \IF_ID|q\ [29] $end
$var wire 1 3@ \IF_ID|q\ [28] $end
$var wire 1 4@ \IF_ID|q\ [27] $end
$var wire 1 5@ \IF_ID|q\ [26] $end
$var wire 1 6@ \IF_ID|q\ [25] $end
$var wire 1 7@ \IF_ID|q\ [24] $end
$var wire 1 8@ \IF_ID|q\ [23] $end
$var wire 1 9@ \IF_ID|q\ [22] $end
$var wire 1 :@ \IF_ID|q\ [21] $end
$var wire 1 ;@ \IF_ID|q\ [20] $end
$var wire 1 <@ \IF_ID|q\ [19] $end
$var wire 1 =@ \IF_ID|q\ [18] $end
$var wire 1 >@ \IF_ID|q\ [17] $end
$var wire 1 ?@ \IF_ID|q\ [16] $end
$var wire 1 @@ \IF_ID|q\ [15] $end
$var wire 1 A@ \IF_ID|q\ [14] $end
$var wire 1 B@ \IF_ID|q\ [13] $end
$var wire 1 C@ \IF_ID|q\ [12] $end
$var wire 1 D@ \IF_ID|q\ [11] $end
$var wire 1 E@ \IF_ID|q\ [10] $end
$var wire 1 F@ \IF_ID|q\ [9] $end
$var wire 1 G@ \IF_ID|q\ [8] $end
$var wire 1 H@ \IF_ID|q\ [7] $end
$var wire 1 I@ \IF_ID|q\ [6] $end
$var wire 1 J@ \IF_ID|q\ [5] $end
$var wire 1 K@ \IF_ID|q\ [4] $end
$var wire 1 L@ \IF_ID|q\ [3] $end
$var wire 1 M@ \IF_ID|q\ [2] $end
$var wire 1 N@ \IF_ID|q\ [1] $end
$var wire 1 O@ \IF_ID|q\ [0] $end
$var wire 1 P@ \regs|registrador_rtl_0_bypass\ [0] $end
$var wire 1 Q@ \regs|registrador_rtl_0_bypass\ [1] $end
$var wire 1 R@ \regs|registrador_rtl_0_bypass\ [2] $end
$var wire 1 S@ \regs|registrador_rtl_0_bypass\ [3] $end
$var wire 1 T@ \regs|registrador_rtl_0_bypass\ [4] $end
$var wire 1 U@ \regs|registrador_rtl_0_bypass\ [5] $end
$var wire 1 V@ \regs|registrador_rtl_0_bypass\ [6] $end
$var wire 1 W@ \regs|registrador_rtl_0_bypass\ [7] $end
$var wire 1 X@ \regs|registrador_rtl_0_bypass\ [8] $end
$var wire 1 Y@ \regs|registrador_rtl_0_bypass\ [9] $end
$var wire 1 Z@ \regs|registrador_rtl_0_bypass\ [10] $end
$var wire 1 [@ \regs|registrador_rtl_0_bypass\ [11] $end
$var wire 1 \@ \regs|registrador_rtl_0_bypass\ [12] $end
$var wire 1 ]@ \regs|registrador_rtl_0_bypass\ [13] $end
$var wire 1 ^@ \regs|registrador_rtl_0_bypass\ [14] $end
$var wire 1 _@ \regs|registrador_rtl_0_bypass\ [15] $end
$var wire 1 `@ \regs|registrador_rtl_0_bypass\ [16] $end
$var wire 1 a@ \regs|registrador_rtl_0_bypass\ [17] $end
$var wire 1 b@ \regs|registrador_rtl_0_bypass\ [18] $end
$var wire 1 c@ \regs|registrador_rtl_0_bypass\ [19] $end
$var wire 1 d@ \regs|registrador_rtl_0_bypass\ [20] $end
$var wire 1 e@ \regs|registrador_rtl_0_bypass\ [21] $end
$var wire 1 f@ \regs|registrador_rtl_0_bypass\ [22] $end
$var wire 1 g@ \regs|registrador_rtl_0_bypass\ [23] $end
$var wire 1 h@ \regs|registrador_rtl_0_bypass\ [24] $end
$var wire 1 i@ \regs|registrador_rtl_0_bypass\ [25] $end
$var wire 1 j@ \regs|registrador_rtl_0_bypass\ [26] $end
$var wire 1 k@ \regs|registrador_rtl_0_bypass\ [27] $end
$var wire 1 l@ \regs|registrador_rtl_0_bypass\ [28] $end
$var wire 1 m@ \regs|registrador_rtl_0_bypass\ [29] $end
$var wire 1 n@ \regs|registrador_rtl_0_bypass\ [30] $end
$var wire 1 o@ \regs|registrador_rtl_0_bypass\ [31] $end
$var wire 1 p@ \regs|registrador_rtl_0_bypass\ [32] $end
$var wire 1 q@ \regs|registrador_rtl_0_bypass\ [33] $end
$var wire 1 r@ \regs|registrador_rtl_0_bypass\ [34] $end
$var wire 1 s@ \regs|registrador_rtl_0_bypass\ [35] $end
$var wire 1 t@ \regs|registrador_rtl_0_bypass\ [36] $end
$var wire 1 u@ \regs|registrador_rtl_0_bypass\ [37] $end
$var wire 1 v@ \regs|registrador_rtl_0_bypass\ [38] $end
$var wire 1 w@ \regs|registrador_rtl_0_bypass\ [39] $end
$var wire 1 x@ \regs|registrador_rtl_0_bypass\ [40] $end
$var wire 1 y@ \regs|registrador_rtl_0_bypass\ [41] $end
$var wire 1 z@ \regs|registrador_rtl_0_bypass\ [42] $end
$var wire 1 {@ \MEM_WB|q\ [70] $end
$var wire 1 |@ \MEM_WB|q\ [69] $end
$var wire 1 }@ \MEM_WB|q\ [68] $end
$var wire 1 ~@ \MEM_WB|q\ [67] $end
$var wire 1 !A \MEM_WB|q\ [66] $end
$var wire 1 "A \MEM_WB|q\ [65] $end
$var wire 1 #A \MEM_WB|q\ [64] $end
$var wire 1 $A \MEM_WB|q\ [63] $end
$var wire 1 %A \MEM_WB|q\ [62] $end
$var wire 1 &A \MEM_WB|q\ [61] $end
$var wire 1 'A \MEM_WB|q\ [60] $end
$var wire 1 (A \MEM_WB|q\ [59] $end
$var wire 1 )A \MEM_WB|q\ [58] $end
$var wire 1 *A \MEM_WB|q\ [57] $end
$var wire 1 +A \MEM_WB|q\ [56] $end
$var wire 1 ,A \MEM_WB|q\ [55] $end
$var wire 1 -A \MEM_WB|q\ [54] $end
$var wire 1 .A \MEM_WB|q\ [53] $end
$var wire 1 /A \MEM_WB|q\ [52] $end
$var wire 1 0A \MEM_WB|q\ [51] $end
$var wire 1 1A \MEM_WB|q\ [50] $end
$var wire 1 2A \MEM_WB|q\ [49] $end
$var wire 1 3A \MEM_WB|q\ [48] $end
$var wire 1 4A \MEM_WB|q\ [47] $end
$var wire 1 5A \MEM_WB|q\ [46] $end
$var wire 1 6A \MEM_WB|q\ [45] $end
$var wire 1 7A \MEM_WB|q\ [44] $end
$var wire 1 8A \MEM_WB|q\ [43] $end
$var wire 1 9A \MEM_WB|q\ [42] $end
$var wire 1 :A \MEM_WB|q\ [41] $end
$var wire 1 ;A \MEM_WB|q\ [40] $end
$var wire 1 <A \MEM_WB|q\ [39] $end
$var wire 1 =A \MEM_WB|q\ [38] $end
$var wire 1 >A \MEM_WB|q\ [37] $end
$var wire 1 ?A \MEM_WB|q\ [36] $end
$var wire 1 @A \MEM_WB|q\ [35] $end
$var wire 1 AA \MEM_WB|q\ [34] $end
$var wire 1 BA \MEM_WB|q\ [33] $end
$var wire 1 CA \MEM_WB|q\ [32] $end
$var wire 1 DA \MEM_WB|q\ [31] $end
$var wire 1 EA \MEM_WB|q\ [30] $end
$var wire 1 FA \MEM_WB|q\ [29] $end
$var wire 1 GA \MEM_WB|q\ [28] $end
$var wire 1 HA \MEM_WB|q\ [27] $end
$var wire 1 IA \MEM_WB|q\ [26] $end
$var wire 1 JA \MEM_WB|q\ [25] $end
$var wire 1 KA \MEM_WB|q\ [24] $end
$var wire 1 LA \MEM_WB|q\ [23] $end
$var wire 1 MA \MEM_WB|q\ [22] $end
$var wire 1 NA \MEM_WB|q\ [21] $end
$var wire 1 OA \MEM_WB|q\ [20] $end
$var wire 1 PA \MEM_WB|q\ [19] $end
$var wire 1 QA \MEM_WB|q\ [18] $end
$var wire 1 RA \MEM_WB|q\ [17] $end
$var wire 1 SA \MEM_WB|q\ [16] $end
$var wire 1 TA \MEM_WB|q\ [15] $end
$var wire 1 UA \MEM_WB|q\ [14] $end
$var wire 1 VA \MEM_WB|q\ [13] $end
$var wire 1 WA \MEM_WB|q\ [12] $end
$var wire 1 XA \MEM_WB|q\ [11] $end
$var wire 1 YA \MEM_WB|q\ [10] $end
$var wire 1 ZA \MEM_WB|q\ [9] $end
$var wire 1 [A \MEM_WB|q\ [8] $end
$var wire 1 \A \MEM_WB|q\ [7] $end
$var wire 1 ]A \MEM_WB|q\ [6] $end
$var wire 1 ^A \MEM_WB|q\ [5] $end
$var wire 1 _A \MEM_WB|q\ [4] $end
$var wire 1 `A \MEM_WB|q\ [3] $end
$var wire 1 aA \MEM_WB|q\ [2] $end
$var wire 1 bA \MEM_WB|q\ [1] $end
$var wire 1 cA \MEM_WB|q\ [0] $end
$var wire 1 dA \fd_ctrl|saida_fluxo\ [9] $end
$var wire 1 eA \fd_ctrl|saida_fluxo\ [8] $end
$var wire 1 fA \fd_ctrl|saida_fluxo\ [7] $end
$var wire 1 gA \fd_ctrl|saida_fluxo\ [6] $end
$var wire 1 hA \fd_ctrl|saida_fluxo\ [5] $end
$var wire 1 iA \fd_ctrl|saida_fluxo\ [4] $end
$var wire 1 jA \fd_ctrl|saida_fluxo\ [3] $end
$var wire 1 kA \fd_ctrl|saida_fluxo\ [2] $end
$var wire 1 lA \fd_ctrl|saida_fluxo\ [1] $end
$var wire 1 mA \fd_ctrl|saida_fluxo\ [0] $end
$var wire 1 nA \regs|registrador_rtl_1_bypass\ [0] $end
$var wire 1 oA \regs|registrador_rtl_1_bypass\ [1] $end
$var wire 1 pA \regs|registrador_rtl_1_bypass\ [2] $end
$var wire 1 qA \regs|registrador_rtl_1_bypass\ [3] $end
$var wire 1 rA \regs|registrador_rtl_1_bypass\ [4] $end
$var wire 1 sA \regs|registrador_rtl_1_bypass\ [5] $end
$var wire 1 tA \regs|registrador_rtl_1_bypass\ [6] $end
$var wire 1 uA \regs|registrador_rtl_1_bypass\ [7] $end
$var wire 1 vA \regs|registrador_rtl_1_bypass\ [8] $end
$var wire 1 wA \regs|registrador_rtl_1_bypass\ [9] $end
$var wire 1 xA \regs|registrador_rtl_1_bypass\ [10] $end
$var wire 1 yA \regs|registrador_rtl_1_bypass\ [11] $end
$var wire 1 zA \regs|registrador_rtl_1_bypass\ [12] $end
$var wire 1 {A \regs|registrador_rtl_1_bypass\ [13] $end
$var wire 1 |A \regs|registrador_rtl_1_bypass\ [14] $end
$var wire 1 }A \regs|registrador_rtl_1_bypass\ [15] $end
$var wire 1 ~A \regs|registrador_rtl_1_bypass\ [16] $end
$var wire 1 !B \regs|registrador_rtl_1_bypass\ [17] $end
$var wire 1 "B \regs|registrador_rtl_1_bypass\ [18] $end
$var wire 1 #B \regs|registrador_rtl_1_bypass\ [19] $end
$var wire 1 $B \regs|registrador_rtl_1_bypass\ [20] $end
$var wire 1 %B \regs|registrador_rtl_1_bypass\ [21] $end
$var wire 1 &B \regs|registrador_rtl_1_bypass\ [22] $end
$var wire 1 'B \regs|registrador_rtl_1_bypass\ [23] $end
$var wire 1 (B \regs|registrador_rtl_1_bypass\ [24] $end
$var wire 1 )B \regs|registrador_rtl_1_bypass\ [25] $end
$var wire 1 *B \regs|registrador_rtl_1_bypass\ [26] $end
$var wire 1 +B \regs|registrador_rtl_1_bypass\ [27] $end
$var wire 1 ,B \regs|registrador_rtl_1_bypass\ [28] $end
$var wire 1 -B \regs|registrador_rtl_1_bypass\ [29] $end
$var wire 1 .B \regs|registrador_rtl_1_bypass\ [30] $end
$var wire 1 /B \regs|registrador_rtl_1_bypass\ [31] $end
$var wire 1 0B \regs|registrador_rtl_1_bypass\ [32] $end
$var wire 1 1B \regs|registrador_rtl_1_bypass\ [33] $end
$var wire 1 2B \regs|registrador_rtl_1_bypass\ [34] $end
$var wire 1 3B \regs|registrador_rtl_1_bypass\ [35] $end
$var wire 1 4B \regs|registrador_rtl_1_bypass\ [36] $end
$var wire 1 5B \regs|registrador_rtl_1_bypass\ [37] $end
$var wire 1 6B \regs|registrador_rtl_1_bypass\ [38] $end
$var wire 1 7B \regs|registrador_rtl_1_bypass\ [39] $end
$var wire 1 8B \regs|registrador_rtl_1_bypass\ [40] $end
$var wire 1 9B \regs|registrador_rtl_1_bypass\ [41] $end
$var wire 1 :B \regs|registrador_rtl_1_bypass\ [42] $end
$var wire 1 ;B \ID_EX|q\ [146] $end
$var wire 1 <B \ID_EX|q\ [145] $end
$var wire 1 =B \ID_EX|q\ [144] $end
$var wire 1 >B \ID_EX|q\ [143] $end
$var wire 1 ?B \ID_EX|q\ [142] $end
$var wire 1 @B \ID_EX|q\ [141] $end
$var wire 1 AB \ID_EX|q\ [140] $end
$var wire 1 BB \ID_EX|q\ [139] $end
$var wire 1 CB \ID_EX|q\ [138] $end
$var wire 1 DB \ID_EX|q\ [137] $end
$var wire 1 EB \ID_EX|q\ [136] $end
$var wire 1 FB \ID_EX|q\ [135] $end
$var wire 1 GB \ID_EX|q\ [134] $end
$var wire 1 HB \ID_EX|q\ [133] $end
$var wire 1 IB \ID_EX|q\ [132] $end
$var wire 1 JB \ID_EX|q\ [131] $end
$var wire 1 KB \ID_EX|q\ [130] $end
$var wire 1 LB \ID_EX|q\ [129] $end
$var wire 1 MB \ID_EX|q\ [128] $end
$var wire 1 NB \ID_EX|q\ [127] $end
$var wire 1 OB \ID_EX|q\ [126] $end
$var wire 1 PB \ID_EX|q\ [125] $end
$var wire 1 QB \ID_EX|q\ [124] $end
$var wire 1 RB \ID_EX|q\ [123] $end
$var wire 1 SB \ID_EX|q\ [122] $end
$var wire 1 TB \ID_EX|q\ [121] $end
$var wire 1 UB \ID_EX|q\ [120] $end
$var wire 1 VB \ID_EX|q\ [119] $end
$var wire 1 WB \ID_EX|q\ [118] $end
$var wire 1 XB \ID_EX|q\ [117] $end
$var wire 1 YB \ID_EX|q\ [116] $end
$var wire 1 ZB \ID_EX|q\ [115] $end
$var wire 1 [B \ID_EX|q\ [114] $end
$var wire 1 \B \ID_EX|q\ [113] $end
$var wire 1 ]B \ID_EX|q\ [112] $end
$var wire 1 ^B \ID_EX|q\ [111] $end
$var wire 1 _B \ID_EX|q\ [110] $end
$var wire 1 `B \ID_EX|q\ [109] $end
$var wire 1 aB \ID_EX|q\ [108] $end
$var wire 1 bB \ID_EX|q\ [107] $end
$var wire 1 cB \ID_EX|q\ [106] $end
$var wire 1 dB \ID_EX|q\ [105] $end
$var wire 1 eB \ID_EX|q\ [104] $end
$var wire 1 fB \ID_EX|q\ [103] $end
$var wire 1 gB \ID_EX|q\ [102] $end
$var wire 1 hB \ID_EX|q\ [101] $end
$var wire 1 iB \ID_EX|q\ [100] $end
$var wire 1 jB \ID_EX|q\ [99] $end
$var wire 1 kB \ID_EX|q\ [98] $end
$var wire 1 lB \ID_EX|q\ [97] $end
$var wire 1 mB \ID_EX|q\ [96] $end
$var wire 1 nB \ID_EX|q\ [95] $end
$var wire 1 oB \ID_EX|q\ [94] $end
$var wire 1 pB \ID_EX|q\ [93] $end
$var wire 1 qB \ID_EX|q\ [92] $end
$var wire 1 rB \ID_EX|q\ [91] $end
$var wire 1 sB \ID_EX|q\ [90] $end
$var wire 1 tB \ID_EX|q\ [89] $end
$var wire 1 uB \ID_EX|q\ [88] $end
$var wire 1 vB \ID_EX|q\ [87] $end
$var wire 1 wB \ID_EX|q\ [86] $end
$var wire 1 xB \ID_EX|q\ [85] $end
$var wire 1 yB \ID_EX|q\ [84] $end
$var wire 1 zB \ID_EX|q\ [83] $end
$var wire 1 {B \ID_EX|q\ [82] $end
$var wire 1 |B \ID_EX|q\ [81] $end
$var wire 1 }B \ID_EX|q\ [80] $end
$var wire 1 ~B \ID_EX|q\ [79] $end
$var wire 1 !C \ID_EX|q\ [78] $end
$var wire 1 "C \ID_EX|q\ [77] $end
$var wire 1 #C \ID_EX|q\ [76] $end
$var wire 1 $C \ID_EX|q\ [75] $end
$var wire 1 %C \ID_EX|q\ [74] $end
$var wire 1 &C \ID_EX|q\ [73] $end
$var wire 1 'C \ID_EX|q\ [72] $end
$var wire 1 (C \ID_EX|q\ [71] $end
$var wire 1 )C \ID_EX|q\ [70] $end
$var wire 1 *C \ID_EX|q\ [69] $end
$var wire 1 +C \ID_EX|q\ [68] $end
$var wire 1 ,C \ID_EX|q\ [67] $end
$var wire 1 -C \ID_EX|q\ [66] $end
$var wire 1 .C \ID_EX|q\ [65] $end
$var wire 1 /C \ID_EX|q\ [64] $end
$var wire 1 0C \ID_EX|q\ [63] $end
$var wire 1 1C \ID_EX|q\ [62] $end
$var wire 1 2C \ID_EX|q\ [61] $end
$var wire 1 3C \ID_EX|q\ [60] $end
$var wire 1 4C \ID_EX|q\ [59] $end
$var wire 1 5C \ID_EX|q\ [58] $end
$var wire 1 6C \ID_EX|q\ [57] $end
$var wire 1 7C \ID_EX|q\ [56] $end
$var wire 1 8C \ID_EX|q\ [55] $end
$var wire 1 9C \ID_EX|q\ [54] $end
$var wire 1 :C \ID_EX|q\ [53] $end
$var wire 1 ;C \ID_EX|q\ [52] $end
$var wire 1 <C \ID_EX|q\ [51] $end
$var wire 1 =C \ID_EX|q\ [50] $end
$var wire 1 >C \ID_EX|q\ [49] $end
$var wire 1 ?C \ID_EX|q\ [48] $end
$var wire 1 @C \ID_EX|q\ [47] $end
$var wire 1 AC \ID_EX|q\ [46] $end
$var wire 1 BC \ID_EX|q\ [45] $end
$var wire 1 CC \ID_EX|q\ [44] $end
$var wire 1 DC \ID_EX|q\ [43] $end
$var wire 1 EC \ID_EX|q\ [42] $end
$var wire 1 FC \ID_EX|q\ [41] $end
$var wire 1 GC \ID_EX|q\ [40] $end
$var wire 1 HC \ID_EX|q\ [39] $end
$var wire 1 IC \ID_EX|q\ [38] $end
$var wire 1 JC \ID_EX|q\ [37] $end
$var wire 1 KC \ID_EX|q\ [36] $end
$var wire 1 LC \ID_EX|q\ [35] $end
$var wire 1 MC \ID_EX|q\ [34] $end
$var wire 1 NC \ID_EX|q\ [33] $end
$var wire 1 OC \ID_EX|q\ [32] $end
$var wire 1 PC \ID_EX|q\ [31] $end
$var wire 1 QC \ID_EX|q\ [30] $end
$var wire 1 RC \ID_EX|q\ [29] $end
$var wire 1 SC \ID_EX|q\ [28] $end
$var wire 1 TC \ID_EX|q\ [27] $end
$var wire 1 UC \ID_EX|q\ [26] $end
$var wire 1 VC \ID_EX|q\ [25] $end
$var wire 1 WC \ID_EX|q\ [24] $end
$var wire 1 XC \ID_EX|q\ [23] $end
$var wire 1 YC \ID_EX|q\ [22] $end
$var wire 1 ZC \ID_EX|q\ [21] $end
$var wire 1 [C \ID_EX|q\ [20] $end
$var wire 1 \C \ID_EX|q\ [19] $end
$var wire 1 ]C \ID_EX|q\ [18] $end
$var wire 1 ^C \ID_EX|q\ [17] $end
$var wire 1 _C \ID_EX|q\ [16] $end
$var wire 1 `C \ID_EX|q\ [15] $end
$var wire 1 aC \ID_EX|q\ [14] $end
$var wire 1 bC \ID_EX|q\ [13] $end
$var wire 1 cC \ID_EX|q\ [12] $end
$var wire 1 dC \ID_EX|q\ [11] $end
$var wire 1 eC \ID_EX|q\ [10] $end
$var wire 1 fC \ID_EX|q\ [9] $end
$var wire 1 gC \ID_EX|q\ [8] $end
$var wire 1 hC \ID_EX|q\ [7] $end
$var wire 1 iC \ID_EX|q\ [6] $end
$var wire 1 jC \ID_EX|q\ [5] $end
$var wire 1 kC \ID_EX|q\ [4] $end
$var wire 1 lC \ID_EX|q\ [3] $end
$var wire 1 mC \ID_EX|q\ [2] $end
$var wire 1 nC \ID_EX|q\ [1] $end
$var wire 1 oC \ID_EX|q\ [0] $end
$var wire 1 pC \controlador1|reg_seg7|q\ [31] $end
$var wire 1 qC \controlador1|reg_seg7|q\ [30] $end
$var wire 1 rC \controlador1|reg_seg7|q\ [29] $end
$var wire 1 sC \controlador1|reg_seg7|q\ [28] $end
$var wire 1 tC \controlador1|reg_seg7|q\ [27] $end
$var wire 1 uC \controlador1|reg_seg7|q\ [26] $end
$var wire 1 vC \controlador1|reg_seg7|q\ [25] $end
$var wire 1 wC \controlador1|reg_seg7|q\ [24] $end
$var wire 1 xC \controlador1|reg_seg7|q\ [23] $end
$var wire 1 yC \controlador1|reg_seg7|q\ [22] $end
$var wire 1 zC \controlador1|reg_seg7|q\ [21] $end
$var wire 1 {C \controlador1|reg_seg7|q\ [20] $end
$var wire 1 |C \controlador1|reg_seg7|q\ [19] $end
$var wire 1 }C \controlador1|reg_seg7|q\ [18] $end
$var wire 1 ~C \controlador1|reg_seg7|q\ [17] $end
$var wire 1 !D \controlador1|reg_seg7|q\ [16] $end
$var wire 1 "D \controlador1|reg_seg7|q\ [15] $end
$var wire 1 #D \controlador1|reg_seg7|q\ [14] $end
$var wire 1 $D \controlador1|reg_seg7|q\ [13] $end
$var wire 1 %D \controlador1|reg_seg7|q\ [12] $end
$var wire 1 &D \controlador1|reg_seg7|q\ [11] $end
$var wire 1 'D \controlador1|reg_seg7|q\ [10] $end
$var wire 1 (D \controlador1|reg_seg7|q\ [9] $end
$var wire 1 )D \controlador1|reg_seg7|q\ [8] $end
$var wire 1 *D \controlador1|reg_seg7|q\ [7] $end
$var wire 1 +D \controlador1|reg_seg7|q\ [6] $end
$var wire 1 ,D \controlador1|reg_seg7|q\ [5] $end
$var wire 1 -D \controlador1|reg_seg7|q\ [4] $end
$var wire 1 .D \controlador1|reg_seg7|q\ [3] $end
$var wire 1 /D \controlador1|reg_seg7|q\ [2] $end
$var wire 1 0D \controlador1|reg_seg7|q\ [1] $end
$var wire 1 1D \controlador1|reg_seg7|q\ [0] $end
$var wire 1 2D \ula|full_adder|result\ [31] $end
$var wire 1 3D \ula|full_adder|result\ [30] $end
$var wire 1 4D \ula|full_adder|result\ [29] $end
$var wire 1 5D \ula|full_adder|result\ [28] $end
$var wire 1 6D \ula|full_adder|result\ [27] $end
$var wire 1 7D \ula|full_adder|result\ [26] $end
$var wire 1 8D \ula|full_adder|result\ [25] $end
$var wire 1 9D \ula|full_adder|result\ [24] $end
$var wire 1 :D \ula|full_adder|result\ [23] $end
$var wire 1 ;D \ula|full_adder|result\ [22] $end
$var wire 1 <D \ula|full_adder|result\ [21] $end
$var wire 1 =D \ula|full_adder|result\ [20] $end
$var wire 1 >D \ula|full_adder|result\ [19] $end
$var wire 1 ?D \ula|full_adder|result\ [18] $end
$var wire 1 @D \ula|full_adder|result\ [17] $end
$var wire 1 AD \ula|full_adder|result\ [16] $end
$var wire 1 BD \ula|full_adder|result\ [15] $end
$var wire 1 CD \ula|full_adder|result\ [14] $end
$var wire 1 DD \ula|full_adder|result\ [13] $end
$var wire 1 ED \ula|full_adder|result\ [12] $end
$var wire 1 FD \ula|full_adder|result\ [11] $end
$var wire 1 GD \ula|full_adder|result\ [10] $end
$var wire 1 HD \ula|full_adder|result\ [9] $end
$var wire 1 ID \ula|full_adder|result\ [8] $end
$var wire 1 JD \ula|full_adder|result\ [7] $end
$var wire 1 KD \ula|full_adder|result\ [6] $end
$var wire 1 LD \ula|full_adder|result\ [5] $end
$var wire 1 MD \ula|full_adder|result\ [4] $end
$var wire 1 ND \ula|full_adder|result\ [3] $end
$var wire 1 OD \ula|full_adder|result\ [2] $end
$var wire 1 PD \ula|full_adder|result\ [1] $end
$var wire 1 QD \ula|full_adder|result\ [0] $end
$var wire 1 RD \memoriaDados|ram_rtl_0_bypass\ [0] $end
$var wire 1 SD \memoriaDados|ram_rtl_0_bypass\ [1] $end
$var wire 1 TD \memoriaDados|ram_rtl_0_bypass\ [2] $end
$var wire 1 UD \memoriaDados|ram_rtl_0_bypass\ [3] $end
$var wire 1 VD \memoriaDados|ram_rtl_0_bypass\ [4] $end
$var wire 1 WD \memoriaDados|ram_rtl_0_bypass\ [5] $end
$var wire 1 XD \memoriaDados|ram_rtl_0_bypass\ [6] $end
$var wire 1 YD \memoriaDados|ram_rtl_0_bypass\ [7] $end
$var wire 1 ZD \memoriaDados|ram_rtl_0_bypass\ [8] $end
$var wire 1 [D \memoriaDados|ram_rtl_0_bypass\ [9] $end
$var wire 1 \D \memoriaDados|ram_rtl_0_bypass\ [10] $end
$var wire 1 ]D \memoriaDados|ram_rtl_0_bypass\ [11] $end
$var wire 1 ^D \memoriaDados|ram_rtl_0_bypass\ [12] $end
$var wire 1 _D \memoriaDados|ram_rtl_0_bypass\ [13] $end
$var wire 1 `D \memoriaDados|ram_rtl_0_bypass\ [14] $end
$var wire 1 aD \memoriaDados|ram_rtl_0_bypass\ [15] $end
$var wire 1 bD \memoriaDados|ram_rtl_0_bypass\ [16] $end
$var wire 1 cD \memoriaDados|ram_rtl_0_bypass\ [17] $end
$var wire 1 dD \memoriaDados|ram_rtl_0_bypass\ [18] $end
$var wire 1 eD \memoriaDados|ram_rtl_0_bypass\ [19] $end
$var wire 1 fD \memoriaDados|ram_rtl_0_bypass\ [20] $end
$var wire 1 gD \memoriaDados|ram_rtl_0_bypass\ [21] $end
$var wire 1 hD \memoriaDados|ram_rtl_0_bypass\ [22] $end
$var wire 1 iD \memoriaDados|ram_rtl_0_bypass\ [23] $end
$var wire 1 jD \memoriaDados|ram_rtl_0_bypass\ [24] $end
$var wire 1 kD \memoriaDados|ram_rtl_0_bypass\ [25] $end
$var wire 1 lD \memoriaDados|ram_rtl_0_bypass\ [26] $end
$var wire 1 mD \memoriaDados|ram_rtl_0_bypass\ [27] $end
$var wire 1 nD \memoriaDados|ram_rtl_0_bypass\ [28] $end
$var wire 1 oD \memoriaDados|ram_rtl_0_bypass\ [29] $end
$var wire 1 pD \memoriaDados|ram_rtl_0_bypass\ [30] $end
$var wire 1 qD \memoriaDados|ram_rtl_0_bypass\ [31] $end
$var wire 1 rD \memoriaDados|ram_rtl_0_bypass\ [32] $end
$var wire 1 sD \memoriaDados|ram_rtl_0_bypass\ [33] $end
$var wire 1 tD \memoriaDados|ram_rtl_0_bypass\ [34] $end
$var wire 1 uD \memoriaDados|ram_rtl_0_bypass\ [35] $end
$var wire 1 vD \memoriaDados|ram_rtl_0_bypass\ [36] $end
$var wire 1 wD \memoriaDados|ram_rtl_0_bypass\ [37] $end
$var wire 1 xD \memoriaDados|ram_rtl_0_bypass\ [38] $end
$var wire 1 yD \memoriaDados|ram_rtl_0_bypass\ [39] $end
$var wire 1 zD \memoriaDados|ram_rtl_0_bypass\ [40] $end
$var wire 1 {D \memoriaDados|ram_rtl_0_bypass\ [41] $end
$var wire 1 |D \memoriaDados|ram_rtl_0_bypass\ [42] $end
$var wire 1 }D \memoriaDados|ram_rtl_0_bypass\ [43] $end
$var wire 1 ~D \memoriaDados|ram_rtl_0_bypass\ [44] $end
$var wire 1 !E \memoriaDados|ram_rtl_0_bypass\ [45] $end
$var wire 1 "E \memoriaDados|ram_rtl_0_bypass\ [46] $end
$var wire 1 #E \memoriaDados|ram_rtl_0_bypass\ [47] $end
$var wire 1 $E \memoriaDados|ram_rtl_0_bypass\ [48] $end
$var wire 1 %E \memoriaDados|ram_rtl_0_bypass\ [49] $end
$var wire 1 &E \memoriaDados|ram_rtl_0_bypass\ [50] $end
$var wire 1 'E \memoriaDados|ram_rtl_0_bypass\ [51] $end
$var wire 1 (E \memoriaDados|ram_rtl_0_bypass\ [52] $end
$var wire 1 )E \memoriaDados|ram_rtl_0_bypass\ [53] $end
$var wire 1 *E \memoriaDados|ram_rtl_0_bypass\ [54] $end
$var wire 1 +E \memoriaDados|ram_rtl_0_bypass\ [55] $end
$var wire 1 ,E \memoriaDados|ram_rtl_0_bypass\ [56] $end
$var wire 1 -E \memoriaDados|ram_rtl_0_bypass\ [57] $end
$var wire 1 .E \memoriaDados|ram_rtl_0_bypass\ [58] $end
$var wire 1 /E \memoriaDados|ram_rtl_0_bypass\ [59] $end
$var wire 1 0E \memoriaDados|ram_rtl_0_bypass\ [60] $end
$var wire 1 1E \memoriaDados|ram_rtl_0_bypass\ [61] $end
$var wire 1 2E \memoriaDados|ram_rtl_0_bypass\ [62] $end
$var wire 1 3E \memoriaDados|ram_rtl_0_bypass\ [63] $end
$var wire 1 4E \memoriaDados|ram_rtl_0_bypass\ [64] $end
$var wire 1 5E \memoriaDados|ram_rtl_0_bypass\ [65] $end
$var wire 1 6E \memoriaDados|ram_rtl_0_bypass\ [66] $end
$var wire 1 7E \memoriaDados|ram_rtl_0_bypass\ [67] $end
$var wire 1 8E \memoriaDados|ram_rtl_0_bypass\ [68] $end
$var wire 1 9E \memoriaDados|ram_rtl_0_bypass\ [69] $end
$var wire 1 :E \memoriaDados|ram_rtl_0_bypass\ [70] $end
$var wire 1 ;E \memoriaDados|ram_rtl_0_bypass\ [71] $end
$var wire 1 <E \memoriaDados|ram_rtl_0_bypass\ [72] $end
$var wire 1 =E \memoriaDados|ram_rtl_0_bypass\ [73] $end
$var wire 1 >E \memoriaDados|ram_rtl_0_bypass\ [74] $end
$var wire 1 ?E \memoriaDados|ram_rtl_0_bypass\ [75] $end
$var wire 1 @E \memoriaDados|ram_rtl_0_bypass\ [76] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
1B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
15!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
1f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
0p!
1q!
1r!
0s!
0t!
0u!
0v!
0w!
0x!
1y!
0z!
1{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
0/"
00"
01"
02"
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
1_&
0`&
0a&
0b&
1c&
1d&
0e&
0f&
0g&
0h&
0i&
0j&
1k&
0l&
1m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
1b(
0d(
0e(
1f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
1s)
0t)
0u)
0v)
0w)
0x)
0y)
1z)
0{)
0|)
0})
0~)
0!*
0"*
1#*
0$*
0%*
0&*
0'*
0(*
0)*
1**
0+*
0,*
0-*
0.*
0/*
00*
11*
02*
03*
04*
05*
06*
07*
18*
09*
0:*
0;*
0<*
0=*
0>*
1?*
0@*
0A*
0B*
0C*
0D*
0E*
1F*
0G*
0H*
0I*
0J*
0K*
0L*
0N*
0Y*
0Z*
0e*
0f*
0q*
0r*
0}*
0~*
0++
0,+
07+
08+
0C+
0D+
0O+
0P+
0[+
0\+
0g+
0h+
0s+
0t+
0!,
0",
0-,
0.,
09,
0:,
0E,
0F,
0Q,
0R,
0],
0^,
0i,
0j,
0u,
0v,
0#-
0$-
0/-
00-
0;-
0<-
0G-
0H-
0S-
0T-
0_-
0`-
0k-
0l-
0w-
0x-
0%.
0&.
01.
02.
0=.
0>.
0I.
0J.
0U.
0V.
0a.
0b.
0m.
0n.
0y.
0z.
0'/
0(/
03/
04/
0?/
0@/
0K/
0L/
0W/
0X/
0c/
0d/
0o/
0p/
0{/
0|/
0)0
0*0
050
060
0A0
0B0
0M0
0N0
0Y0
0Z0
0e0
0f0
0q0
0r0
0}0
0~0
0+1
0,1
071
081
0C1
0D1
0O1
0P1
0[1
0\1
0g1
0h1
0s1
0t1
0!2
0"2
0-2
0.2
092
0:2
0E2
0F2
0Q2
0R2
0]2
0^2
0k2
0l2
0y2
0z2
0)3
0*3
073
083
0E3
0F3
0S3
0T3
0a3
0b3
0o3
0p3
0}3
0~3
0-4
0.4
0;4
0<4
0I4
0J4
0W4
0X4
0e4
0f4
0s4
0t4
0#5
0$5
015
025
0?5
0@5
0M5
0N5
0[5
0\5
0i5
0j5
0w5
0x5
0'6
0(6
056
066
0C6
0D6
0Q6
0R6
0_6
0`6
0m6
0n6
0{6
0|6
0+7
0,7
097
0:7
0G7
0'>
0(>
x)>
x*>
0+>
x,>
x->
x.>
x/>
x0>
x1>
x2>
x3>
x4>
x5>
x6>
x7>
x8>
x9>
x:>
x;>
x<>
x=>
x>>
x?>
x@>
xA>
xB>
xC>
xD>
xE>
xF>
xG>
xH>
xI>
xJ>
xK>
xL>
0M>
0N>
0O>
0P>
0Q>
0R>
0S>
0T>
0U>
0V>
0W>
0X>
0Y>
0Z>
0[>
0\>
0]>
0^>
0_>
0`>
0a>
0b>
0c>
0d>
0e>
0f>
0g>
0h>
0i>
0j>
0k>
0l>
0m>
0n>
0o>
0p>
0q>
0r>
0s>
0t>
0u>
0v>
0w>
0x>
0y>
0z>
0{>
0|>
0}>
0~>
0!?
0"?
0#?
0$?
0%?
0&?
0'?
0(?
0)?
0*?
0+?
0,?
0-?
0.?
0/?
00?
x1?
02?
03?
04?
05?
06?
07?
08?
09?
0:?
0;?
0<?
0=?
0>?
0??
0@?
0A?
0B?
0C?
0D?
0E?
0F?
0G?
0H?
0I?
0J?
0K?
0L?
0M?
0N?
0O?
0P?
0Q?
0R?
0S?
0T?
0U?
0V?
0W?
0X?
0Y?
0Z?
0[?
0\?
0]?
0^?
0_?
0`?
0a?
0b?
0c?
0d?
0e?
0f?
0g?
0h?
0i?
0j?
0k?
xl?
xm?
xn?
xo?
xp?
xq?
xr?
xs?
xt?
xu?
xv?
xw?
xx?
xy?
xz?
x{?
x|?
x}?
x~?
x!@
x"@
x#@
x$@
x%@
x&@
x'@
x(@
x)@
x*@
x+@
x,@
x-@
x.@
x/@
00@
x1@
x2@
03@
04@
x5@
x6@
07@
x8@
09@
0:@
0;@
0<@
x=@
0>@
x?@
x@@
xA@
xB@
0C@
0D@
0E@
xF@
xG@
xH@
xI@
0J@
xK@
0L@
0M@
0N@
0O@
0P@
0Q@
0R@
0S@
0T@
xU@
xV@
0W@
0X@
0Y@
xZ@
0[@
0\@
0]@
0^@
0_@
0`@
0a@
0b@
0c@
0d@
0e@
0f@
0g@
0h@
0i@
0j@
0k@
0l@
0m@
0n@
0o@
0p@
0q@
0r@
0s@
0t@
0u@
0v@
0w@
0x@
0y@
0z@
0{@
0|@
0}@
0~@
0!A
0"A
0#A
0$A
0%A
0&A
0'A
0(A
0)A
0*A
0+A
0,A
0-A
0.A
0/A
00A
01A
02A
03A
04A
05A
06A
07A
08A
09A
0:A
0;A
0<A
0=A
0>A
0?A
0@A
0AA
0BA
0CA
0DA
0EA
0FA
0GA
0HA
0IA
0JA
0KA
0LA
0MA
0NA
0OA
0PA
0QA
0RA
0SA
0TA
0UA
0VA
0WA
0XA
0YA
0ZA
0[A
0\A
0]A
0^A
0_A
0`A
xaA
0bA
0cA
xdA
1eA
xfA
xgA
xhA
xiA
xjA
xkA
xlA
xmA
0nA
0oA
0pA
0qA
0rA
xsA
xtA
0uA
0vA
0wA
0xA
0yA
0zA
0{A
0|A
0}A
0~A
0!B
0"B
0#B
0$B
0%B
0&B
0'B
0(B
0)B
0*B
0+B
0,B
0-B
0.B
0/B
00B
01B
02B
03B
04B
05B
06B
07B
08B
09B
0:B
0;B
0<B
x=B
x>B
0?B
x@B
0AB
0BB
0CB
xDB
xEB
xFB
xGB
xHB
xIB
xJB
xKB
xLB
xMB
xNB
xOB
xPB
xQB
xRB
xSB
xTB
xUB
xVB
xWB
xXB
xYB
xZB
x[B
x\B
x]B
x^B
x_B
x`B
xaB
xbB
xcB
0dB
0eB
0fB
0gB
0hB
0iB
0jB
0kB
0lB
0mB
0nB
0oB
0pB
0qB
0rB
0sB
0tB
0uB
0vB
0wB
0xB
0yB
0zB
0{B
0|B
0}B
0~B
0!C
0"C
0#C
0$C
0%C
x&C
x'C
x(C
x)C
x*C
x+C
x,C
x-C
x.C
x/C
x0C
x1C
x2C
x3C
x4C
x5C
x6C
x7C
x8C
x9C
x:C
x;C
x<C
x=C
x>C
x?C
x@C
xAC
xBC
xCC
xDC
xEC
xFC
xGC
xHC
xIC
xJC
xKC
xLC
xMC
xNC
xOC
xPC
xQC
xRC
xSC
xTC
xUC
xVC
xWC
xXC
0YC
0ZC
0[C
x\C
x]C
x^C
x_C
0`C
xaC
0bC
0cC
0dC
0eC
0fC
0gC
xhC
0iC
0jC
xkC
xlC
xmC
xnC
xoC
0pC
0qC
0rC
0sC
0tC
0uC
0vC
0wC
0xC
0yC
0zC
0{C
0|C
0}C
0~C
0!D
0"D
0#D
0$D
0%D
0&D
0'D
0(D
0)D
0*D
0+D
0,D
0-D
0.D
0/D
00D
01D
x2D
x3D
x4D
x5D
06D
x7D
x8D
x9D
x:D
x;D
x<D
x=D
x>D
x?D
x@D
xAD
xBD
xCD
xDD
xED
xFD
xGD
xHD
xID
xJD
xKD
xLD
xMD
xND
xOD
xPD
xQD
0RD
0SD
0TD
0UD
0VD
0WD
0XD
0YD
0ZD
0[D
0\D
0]D
0^D
0_D
0`D
0aD
0bD
0cD
0dD
0eD
0fD
0gD
0hD
0iD
0jD
0kD
0lD
0mD
0nD
0oD
0pD
0qD
0rD
0sD
0tD
0uD
0vD
0wD
0xD
0yD
0zD
0{D
0|D
0}D
0~D
0!E
0"E
0#E
0$E
0%E
0&E
0'E
0(E
0)E
0*E
0+E
0,E
0-E
0.E
0/E
00E
01E
02E
03E
04E
05E
06E
07E
08E
09E
0:E
0;E
0<E
0=E
0>E
0?E
0@E
0!
0"
14!
07$
08$
09$
02%
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
10%
01%
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0W.
0X.
0Y.
0Z.
0[.
0\.
1].
0^.
1_.
0`.
0c.
0d.
0e.
0f.
0g.
0h.
1i.
0j.
1k.
0l.
0o.
0p.
0q.
0r.
0s.
0t.
1u.
0v.
1w.
0x.
0{.
0|.
0}.
0~.
0!/
0"/
1#/
0$/
1%/
0&/
0)/
0*/
0+/
0,/
0-/
0./
1//
00/
11/
02/
05/
06/
07/
08/
09/
0:/
1;/
0</
1=/
0>/
0A/
0B/
0C/
0D/
0E/
0F/
1G/
0H/
1I/
0J/
0M/
0N/
0O/
0P/
0Q/
0R/
1S/
0T/
1U/
0V/
0Y/
0Z/
0[/
0\/
0]/
0^/
1_/
0`/
1a/
0b/
0e/
0f/
0g/
0h/
0i/
0j/
1k/
0l/
1m/
0n/
0q/
0r/
0s/
0t/
0u/
0v/
1w/
0x/
1y/
0z/
0}/
0~/
0!0
0"0
0#0
0$0
1%0
0&0
1'0
0(0
0+0
0,0
0-0
0.0
0/0
000
110
020
130
040
070
080
090
0:0
0;0
0<0
1=0
0>0
1?0
0@0
0C0
0D0
0E0
0F0
0G0
0H0
1I0
0J0
1K0
0L0
0O0
0P0
0Q0
0R0
0S0
0T0
1U0
0V0
1W0
0X0
0[0
0\0
0]0
0^0
0_0
0`0
1a0
0b0
1c0
0d0
0g0
0h0
0i0
0j0
0k0
0l0
1m0
0n0
1o0
0p0
0s0
0t0
0u0
0v0
0w0
0x0
1y0
0z0
1{0
0|0
0!1
0"1
0#1
0$1
0%1
0&1
1'1
0(1
1)1
0*1
0-1
0.1
0/1
001
011
021
131
041
151
061
091
0:1
0;1
0<1
0=1
0>1
1?1
0@1
1A1
0B1
0E1
0F1
0G1
0H1
0I1
0J1
1K1
0L1
1M1
0N1
0Q1
0R1
0S1
0T1
0U1
0V1
1W1
0X1
1Y1
0Z1
0]1
0^1
0_1
0`1
0a1
0b1
1c1
0d1
1e1
0f1
0i1
0j1
0k1
0l1
0m1
0n1
1o1
0p1
1q1
0r1
0u1
0v1
0w1
0x1
0y1
0z1
1{1
0|1
1}1
0~1
0#2
0$2
0%2
0&2
0'2
0(2
1)2
0*2
1+2
0,2
0/2
002
012
022
032
042
152
062
172
082
0;2
0<2
0=2
0>2
0?2
0@2
1A2
0B2
1C2
0D2
0G2
0H2
0I2
0J2
0K2
0L2
1M2
0N2
1O2
0P2
0S2
0T2
0U2
0V2
0W2
0X2
1Y2
0Z2
1[2
0\2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
035
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0O5
0P5
0Q5
0R5
0S5
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0]5
0^5
0_5
0`5
0a5
0b5
0c5
0d5
0e5
0f5
0g5
0h5
0k5
0l5
0m5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
0y5
0z5
0{5
0|5
0}5
0~5
0!6
0"6
0#6
0$6
0%6
0&6
0)6
0*6
0+6
0,6
0-6
0.6
0/6
006
016
026
036
046
076
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
0A6
0B6
0E6
0F6
0G6
0H6
0I6
0J6
0K6
0L6
0M6
0N6
0O6
0P6
0S6
0T6
0U6
0V6
0W6
0X6
0Y6
0Z6
0[6
0\6
0]6
0^6
0a6
0b6
0c6
0d6
0e6
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0o6
0p6
0q6
0r6
0s6
0t6
0u6
0v6
0w6
0x6
0y6
0z6
0}6
0~6
0!7
0"7
0#7
0$7
0%7
0&7
0'7
0(7
0)7
0*7
0-7
0.7
0/7
007
017
027
037
047
057
067
077
087
0;7
0<7
0=7
0>7
0?7
0@7
0A7
0B7
0C7
0D7
0E7
0F7
03%
14%
x5%
16%
17%
18%
19%
1:%
1;%
0<%
0c(
0w(
0:)
1;)
0<)
0M*
0H7
1I7
0J7
0K7
1L7
0M7
0N7
0O7
1P7
0Q7
0R7
0S7
1T7
0U7
0V7
0W7
1X7
0Y7
0Z7
0[7
0\7
1]7
1^7
0_7
1`7
0a7
0b7
0c7
0d7
0e7
0f7
0g7
0h7
0i7
0j7
0k7
0l7
0m7
0n7
1o7
0p7
0q7
0r7
1s7
1t7
0u7
0v7
0w7
0x7
0y7
1z7
0{7
0|7
0}7
0~7
0!8
1"8
1#8
0$8
1%8
0&8
0'8
0(8
0)8
0*8
0+8
0,8
0-8
1.8
0/8
008
118
028
038
048
058
068
078
088
098
0:8
0;8
0<8
0=8
0>8
0?8
0@8
1A8
0B8
0C8
0D8
0E8
0F8
0G8
0H8
0I8
0J8
0K8
0L8
0M8
1N8
0O8
0P8
0Q8
0R8
0S8
0T8
0U8
0V8
0W8
0X8
0Y8
0Z8
0[8
0\8
0]8
0^8
0_8
0`8
0a8
0b8
0c8
0d8
0e8
0f8
0g8
0h8
0i8
0j8
0k8
0l8
0m8
0n8
0o8
0p8
0q8
0r8
0s8
0t8
0u8
0v8
0w8
0x8
0y8
0z8
0{8
0|8
0}8
0~8
0!9
0"9
0#9
0$9
0%9
0&9
0'9
0(9
0)9
0*9
0+9
0,9
0-9
0.9
0/9
009
019
029
139
149
159
069
079
089
099
0:9
0;9
0<9
0=9
0>9
0?9
0@9
0A9
0B9
0C9
0D9
0E9
0F9
0G9
0H9
0I9
0J9
0K9
0L9
0M9
0N9
0O9
0P9
0Q9
0R9
0S9
0T9
0U9
0V9
0W9
0X9
0Y9
0Z9
0[9
0\9
0]9
0^9
0_9
0`9
0a9
0b9
0c9
0d9
0e9
0f9
0g9
0h9
0i9
0j9
0k9
0l9
0m9
0n9
0o9
0p9
0q9
0r9
0s9
0t9
0u9
0v9
0w9
0x9
0y9
0z9
0{9
0|9
0}9
0~9
0!:
0":
0#:
0$:
0%:
0&:
0':
0(:
0):
0*:
0+:
0,:
0-:
0.:
0/:
00:
01:
02:
03:
04:
05:
06:
07:
08:
09:
0::
0;:
0<:
0=:
0>:
0?:
0@:
0A:
0B:
0C:
0D:
0E:
0F:
0G:
0H:
0I:
0J:
0K:
0L:
0M:
0N:
0O:
0P:
0Q:
0R:
0S:
0T:
0U:
0V:
0W:
0X:
0Y:
0Z:
0[:
0\:
0]:
0^:
0_:
0`:
0a:
0b:
0c:
0d:
0e:
0f:
0g:
0h:
0i:
0j:
0k:
0l:
0m:
0n:
0o:
0p:
0q:
0r:
0s:
0t:
0u:
0v:
0w:
0x:
0y:
0z:
0{:
0|:
0}:
0~:
0!;
0";
0#;
0$;
0%;
0&;
0';
0(;
0);
0*;
0+;
0,;
0-;
0.;
0/;
00;
01;
02;
03;
04;
05;
06;
07;
08;
09;
0:;
0;;
0<;
0=;
0>;
0?;
0@;
0A;
0B;
0C;
0D;
0E;
0F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
0P;
0Q;
0R;
0S;
0T;
0U;
0V;
0W;
0X;
0Y;
0Z;
0[;
0\;
0];
0^;
0_;
0`;
0a;
0b;
0c;
0d;
0e;
0f;
0g;
0h;
0i;
0j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
0t;
0u;
0v;
0w;
0x;
0y;
0z;
0{;
0|;
0};
1~;
0!<
0"<
0#<
0$<
0%<
0&<
0'<
0(<
0)<
0*<
0+<
0,<
0-<
0.<
0/<
00<
01<
02<
13<
14<
05<
16<
17<
18<
19<
1:<
1;<
0<<
1=<
1><
1?<
1@<
0A<
0B<
0C<
0D<
1E<
0F<
0G<
1H<
0I<
0J<
0K<
0L<
0M<
0N<
0O<
0P<
0Q<
0R<
0S<
0T<
0U<
0V<
0W<
0X<
0Y<
0Z<
0[<
0\<
0]<
0^<
0_<
0`<
0a<
0b<
0c<
0d<
0e<
0f<
0g<
0h<
0i<
0j<
0k<
0l<
0m<
0n<
0o<
0p<
0q<
0r<
0s<
0t<
0u<
0v<
0w<
0x<
0y<
0z<
0{<
0|<
0}<
0~<
1!=
0"=
0#=
0$=
1%=
0&=
0'=
0(=
1)=
0*=
0+=
0,=
1-=
0.=
0/=
00=
11=
02=
03=
04=
15=
06=
07=
08=
19=
0:=
0;=
0<=
1==
0>=
0?=
0@=
1A=
0B=
0C=
0D=
1E=
0F=
0G=
0H=
1I=
0J=
0K=
0L=
0M=
0N=
0O=
0P=
0Q=
0R=
1S=
0T=
0U=
0V=
0W=
0X=
0Y=
1Z=
0[=
0\=
0]=
0^=
0_=
0`=
1a=
0b=
0c=
0d=
0e=
0f=
0g=
1h=
0i=
0j=
0k=
0l=
0m=
0n=
1o=
0p=
0q=
0r=
0s=
0t=
0u=
1v=
0w=
0x=
0y=
0z=
0{=
0|=
1}=
0~=
0!>
0">
0#>
0$>
0%>
1&>
$end
#30000
1"
1M*
1H7
1k?
10@
14@
1;B
1AB
1>@
1<@
1rA
1vA
1bD
1dD
1fD
1hD
1jD
1lD
1nD
1pD
1rD
1tD
1vD
1xD
1zD
1|D
1~D
1"E
1$E
1&E
1(E
1*E
1,E
1.E
10E
12E
14E
16E
18E
1:E
1<E
1>E
1@E
1`D
1_D
1>A
15<
04<
0#8
0"8
0%8
0A8
0o7
189
0I7
1J7
1_7
1r7
1y7
148
1V.
1N*
158
0z7
0s7
0`7
1K7
0N8
0E<
1n(
1p(
1B)
1A)
1=)
17)
0Y2
0M2
0A2
052
0)2
0{1
0o1
0c1
0W1
0K1
0?1
031
0'1
0y0
0m0
0a0
0U0
0I0
0=0
010
0%0
0w/
0k/
0_/
0S/
0G/
0;/
0//
0#/
0u.
0i.
0].
0H<
0t7
168
1K
1I
1r"
1q"
1m"
1+%
0f(
1\%
1|%
0[2
0O2
0C2
072
0+2
0}1
0q1
0e1
0Y1
0M1
0A1
051
0)1
0{0
0o0
0c0
0W0
0K0
0?0
030
0'0
0y/
0m/
0a/
0U/
0I/
0=/
01/
0%/
0w.
0k.
0_.
00%
14#
1l"
0d&
0c&
0k&
0y!
0r!
0q!
1y&
0m&
0b(
1)"
0{!
0B
#30500
1k2
12<
14<
1E<
1H<
1b(
1B
#60000
0"
0M*
0H7
#90000
1"
1M*
1H7
0k?
1j?
1CB
1yA
04@
1'>
0AB
0>@
1iC
0<@
1gC
0rA
0vA
1[@
1J@
1<B
1#8
1"8
1%8
1u7
1{7
1A8
0eA
089
0K7
0L7
1I7
0J7
1c7
1f7
0r7
1s7
1K7
1L7
1M7
1N8
1=(
0n(
0p(
0B)
0A)
16)
07)
0M7
1T$
0K
0I
0r"
0q"
0+%
1*%
0;)
1f(
04!
10%
#120000
0"
0M*
0H7
#150000
1"
1M*
1H7
1k?
0;B
1{@
0iC
12?
0gC
10?
1`C
0<B
1(>
1:8
1a9
0{7
0u7
0I7
1J7
0c7
0f7
1g7
1r7
1)8
0s7
1i7
0K7
0L7
1Z9
1:)
17)
1[9
1M7
17$
1+%
1['
1C7
157
1'7
1w6
1i6
1[6
1M6
1?6
116
1#6
1s5
1e5
1W5
1I5
1;5
1-5
1}4
1o4
1a4
1S4
1E4
174
1)4
1y3
1k3
1]3
1O3
1A3
133
1%3
1u2
1g2
0?<
1.!
1{'
1O#
#180000
0"
0M*
0H7
#210000
1"
1M*
1H7
0k?
0j?
1i?
0'>
02?
1bA
00?
1`A
1nA
1P@
1ZD
0(>
1|@
1g>
1V2
1T2
1J2
1H2
1>2
1<2
122
102
1&2
1$2
1x1
1v1
1l1
1j1
1`1
1^1
1T1
1R1
1H1
1F1
1<1
1:1
101
1.1
1$1
1"1
1v0
1t0
1j0
1h0
1^0
1\0
1R0
1P0
1F0
1D0
1:0
180
1.0
1,0
1"0
1~/
1t/
1r/
1h/
1f/
1\/
1Z/
1P/
1N/
1D/
1B/
18/
16/
1,/
1*/
1~.
1|.
1r.
1p.
1f.
1d.
1Z.
1X.
1N.
1L.
1B.
1@.
16.
14.
1*.
1(.
1|-
1z-
1p-
1n-
1d-
1b-
1X-
1V-
1L-
1J-
1@-
1>-
14-
12-
1(-
1&-
1z,
1x,
1n,
1l,
1b,
1`,
1V,
1T,
1J,
1H,
1>,
1<,
12,
10,
1&,
1$,
1x+
1v+
1l+
1j+
1`+
1^+
1T+
1R+
1H+
1F+
1<+
1:+
10+
1.+
1$+
1"+
1v*
1t*
1j*
1h*
1^*
1\*
1R*
1P*
1=7
1/7
1!7
1q6
1c6
1U6
1G6
196
1+6
1{5
1m5
1_5
1Q5
1C5
155
1'5
1w4
1i4
1[4
1M4
1?4
114
1#4
1s3
1e3
1W3
1I3
1;3
1-3
1}2
1o2
1a2
05<
049
1/8
1$8
0M7
1N7
1K7
1L7
1I7
0J7
1f7
0)8
0V.
0N*
0i7
0K7
1M7
0N7
1O7
108
1s(
1u(
15)
06)
07)
0O7
1P
1N
0+%
0*%
1)%
0\%
0|%
04#
0l"
#210500
0k2
173
02<
1J9
1K9
04<
0E<
1R<
1T<
0H<
0b(
1_(
0B
1?
#240000
0"
0M*
0H7
#270000
1"
1M*
1H7
1k?
0yA
0{@
0bA
0`A
1qA
1uA
0[@
1S@
1W@
1YD
0|@
1;A
1YA
0>A
0V2
0T2
0J2
0H2
0>2
0<2
022
002
0&2
0$2
0x1
0v1
0l1
0j1
0`1
0^1
0T1
0R1
0H1
0F1
0<1
0:1
001
0.1
0$1
0"1
0v0
0t0
0j0
0h0
0^0
0\0
0R0
0P0
0F0
0D0
0:0
080
0.0
0,0
0"0
0~/
0t/
0r/
0h/
0f/
0\/
0Z/
0P/
0N/
0D/
0B/
08/
06/
0,/
0*/
0~.
0|.
0r.
0p.
0f.
0d.
0Z.
0X.
0N.
0L.
0B.
0@.
06.
04.
0*.
0(.
0|-
0z-
0p-
0n-
0d-
0b-
0X-
0V-
0L-
0J-
0@-
0>-
04-
02-
0(-
0&-
0z,
0x,
0n,
0l,
0b,
0`,
0V,
0T,
0J,
0H,
0>,
0<,
02,
00,
0&,
0$,
0x+
0v+
0l+
0j+
0`+
0^+
0T+
0R+
0H+
0F+
0<+
0:+
00+
0.+
0$+
0"+
0v*
0t*
0j*
0h*
0^*
0\*
0R*
0P*
1L9
149
0/8
0.8
0#8
0"8
0I7
1J7
0_7
1a7
0f7
0g7
0r7
0y7
048
1z.
1r*
058
1z7
1b7
1s7
1`7
1K7
0$8
008
0s(
0u(
0:)
17)
1Y2
1M2
1A2
152
1)2
1{1
1o1
1c1
1W1
1K1
1?1
131
1'1
1y0
1m0
1a0
1U0
1I0
1=0
110
1%0
1w/
1k/
1_/
1S/
1G/
1;/
1//
1#/
1u.
1i.
1].
1t7
068
0P
0N
07$
1+%
1Y%
1y%
1[2
1O2
1C2
172
1+2
1}1
1q1
1e1
1Y1
1M1
1A1
151
1)1
1{0
1o0
1c0
1W0
1K0
1?0
130
1'0
1y/
1m/
1a/
1U/
1I/
1=/
11/
1%/
1w.
1k.
1_.
11#
1i"
1d&
1c&
1t&
1a&
1k&
1$"
1y!
1r!
1q!
1o!
0y&
1m&
0)"
1{!
#270500
1Y*
1a.
1-8
1!8
#300000
0"
0M*
0H7
#330000
1"
1M*
1H7
0k?
1j?
14@
1E@
1>@
1<@
0qA
1rA
0nA
0uA
1vA
0S@
0P@
0W@
0J@
1^@
1|A
1.8
0%8
119
0K7
0L7
0b7
0t7
1<8
1I7
0J7
1_7
0a7
1r7
1y7
148
0[2
0O2
0C2
072
0+2
0}1
0q1
0e1
0Y1
0M1
0A1
051
0)1
0{0
0o0
0c0
0W0
0K0
0?0
030
0'0
0y/
0m/
0a/
0U/
0I/
0=/
01/
0%/
0w.
0k.
0_.
158
0z7
0s7
0`7
1K7
1L7
0M7
1N7
1&8
0=(
1n(
1p(
18(
1?)
1B)
1A)
16)
07)
0Y2
0M2
0A2
052
0)2
0{1
0o1
0c1
0W1
0K1
0?1
031
0'1
0y0
0m0
0a0
0U0
0I0
0=0
010
0%0
0w/
0k/
0_/
0S/
0G/
0;/
0//
0#/
0u.
0i.
0].
1O7
1M7
0N7
168
0T$
1O$
1K
1I
1r"
1q"
1o"
0+%
1*%
0m&
0t&
0a&
0O7
0$"
0{!
0o!
1^&
0d&
0c&
0k&
16$
0y!
0r!
0q!
1y&
1)"
#330500
0a.
0!8
0&8
0^&
06$
#360000
0"
0M*
0H7
#390000
1"
1M*
1H7
1k?
04@
0E@
0>@
1iC
0<@
1gC
0rA
0vA
1J@
0`C
1[C
1?B
10:
0:8
0a9
1#8
1"8
1{7
1u7
1%8
019
0I7
1J7
1a7
1f7
0r7
1s7
0K7
0L7
0Z9
1):
1=(
0n(
0p(
08(
0?)
0B)
0A)
17)
1*:
0[9
0M7
1N7
1T$
0O$
0K
0I
0r"
0q"
0o"
1+%
0['
1V'
0C7
057
0'7
0w6
0i6
0[6
0M6
0?6
016
0#6
0s5
0e5
0W5
0I5
0;5
0-5
0}4
0o4
0a4
0S4
0E4
074
0)4
0y3
0k3
0]3
0O3
0A3
033
0%3
0u2
0g2
1O7
1?<
1D<
0.!
1)!
0R<
1A<
0{'
1v'
0T<
0O#
1J#
0_(
0?
#390500
1a.
1!8
#420000
0"
0M*
0H7
#450000
1"
1M*
1H7
0k?
0j?
0i?
1h?
0iC
12?
0gC
10?
1`C
0[C
0?B
1+>
0ZD
0g>
1b>
0=7
0/7
0!7
0q6
0c6
0U6
0G6
096
0+6
0{5
0m5
0_5
0Q5
0C5
055
0'5
0w4
0i4
0[4
0M4
0?4
014
0#4
0s3
0e3
0W3
0I3
0;3
0-3
0}2
0o2
0a2
049
00:
1:8
1a9
0{7
0u7
0O7
0P7
1;8
1M7
0N7
1K7
1L7
1b7
1k7
1l7
0<8
1I7
0J7
0a7
0f7
1g7
1+8
048
178
1i7
0b7
0K7
1m7
0M7
1O7
1P7
1Q7
1Z9
0):
14)
05)
06)
07)
0*:
1[9
0Q7
0+%
0*%
0)%
1(%
1t&
1a&
1['
0V'
1C7
157
1'7
1w6
1i6
1[6
1M6
1?6
116
1#6
1s5
1e5
1W5
1I5
1;5
1-5
1}4
1o4
1a4
1S4
1E4
174
1)4
1y3
1k3
1]3
1O3
1A3
133
1%3
1u2
1g2
0?<
0A<
0D<
1$"
1o!
1.!
0)!
0t&
0a&
1R<
0$"
0o!
1{'
0v'
1T<
1O#
0J#
1_(
1?
#450500
1k2
073
12<
0J9
0K9
14<
1E<
0R<
0T<
1H<
1b(
0_(
1B
0?
#480000
0"
0M*
0H7
#510000
1"
1M*
1H7
1k?
02?
1bA
00?
1`A
0+>
0YD
1ZD
1RD
0;A
1g>
0YA
0b>
1TA
1>A
1V2
1T2
1J2
1H2
1>2
1<2
122
102
1&2
1$2
1x1
1v1
1l1
1j1
1`1
1^1
1T1
1R1
1H1
1F1
1<1
1:1
101
1.1
1$1
1"1
1v0
1t0
1j0
1h0
1^0
1\0
1R0
1P0
1F0
1D0
1:0
180
1.0
1,0
1"0
1~/
1t/
1r/
1h/
1f/
1\/
1Z/
1P/
1N/
1D/
1B/
18/
16/
1,/
1*/
1~.
1|.
1r.
1p.
1f.
1d.
1Z.
1X.
1N.
1L.
1B.
1@.
16.
14.
1*.
1(.
1|-
1z-
1p-
1n-
1d-
1b-
1X-
1V-
1L-
1J-
1@-
1>-
14-
12-
1(-
1&-
1z,
1x,
1n,
1l,
1b,
1`,
1V,
1T,
1J,
1H,
1>,
1<,
12,
10,
1&,
1$,
1x+
1v+
1l+
1j+
1`+
1^+
1T+
1R+
1H+
1F+
1<+
1:+
10+
1.+
1$+
1"+
1v*
1t*
1j*
1h*
1^*
1\*
1R*
1P*
1=7
1/7
1!7
1q6
1c6
1U6
1G6
196
1+6
1{5
1m5
1_5
1Q5
1C5
155
1'5
1w4
1i4
1[4
1M4
1?4
114
1#4
1s3
1e3
1W3
1I3
1;3
1-3
1}2
1o2
1a2
15<
0L9
0I7
1J7
1f7
0m7
1r7
0+8
148
078
1V.
1N*
0z.
0r*
0s7
0i7
1K7
1s(
1u(
17)
1P
1N
1+%
0Y%
0y%
1\%
1|%
14#
01#
1l"
0i"
#510500
0k2
173
02<
1J9
1K9
04<
0E<
1R<
1T<
0H<
0b(
1_(
0B
1?
#540000
0"
0M*
0H7
#570000
1"
1M*
1H7
0k?
1j?
1yA
0bA
0`A
1qA
1uA
1[@
1S@
1W@
0^@
1YD
0RD
1;A
0|A
1YA
0TA
0>A
0V2
0T2
0J2
0H2
0>2
0<2
022
002
0&2
0$2
0x1
0v1
0l1
0j1
0`1
0^1
0T1
0R1
0H1
0F1
0<1
0:1
001
0.1
0$1
0"1
0v0
0t0
0j0
0h0
0^0
0\0
0R0
0P0
0F0
0D0
0:0
080
0.0
0,0
0"0
0~/
0t/
0r/
0h/
0f/
0\/
0Z/
0P/
0N/
0D/
0B/
08/
06/
0,/
0*/
0~.
0|.
0r.
0p.
0f.
0d.
0Z.
0X.
0N.
0L.
0B.
0@.
06.
04.
0*.
0(.
0|-
0z-
0p-
0n-
0d-
0b-
0X-
0V-
0L-
0J-
0@-
0>-
04-
02-
0(-
0&-
0z,
0x,
0n,
0l,
0b,
0`,
0V,
0T,
0J,
0H,
0>,
0<,
02,
00,
0&,
0$,
0x+
0v+
0l+
0j+
0`+
0^+
0T+
0R+
0H+
0F+
0<+
0:+
00+
0.+
0$+
0"+
0v*
0t*
0j*
0h*
0^*
0\*
0R*
0P*
05<
1L9
149
0.8
0#8
0"8
0K7
0L7
1Z7
0k7
1?8
1I7
0J7
1c7
0f7
0g7
1m7
0r7
0y7
1+8
0V.
0N*
1z.
1r*
1,8
1z7
1s7
1d7
058
1K7
1L7
1@8
1n7
1\7
1M7
0s(
0u(
16)
07)
1S.
1Q.
1G.
1E.
1;.
19.
1/.
1-.
1#.
1!.
1u-
1s-
1i-
1g-
1]-
1[-
1Q-
1O-
1E-
1C-
19-
17-
1--
1+-
1!-
1},
1s,
1q,
1g,
1e,
1[,
1Y,
1O,
1M,
1C,
1A,
17,
15,
1+,
1),
1}+
1{+
1q+
1o+
1e+
1c+
1Y+
1W+
1M+
1K+
1A+
1?+
15+
13+
1)+
1'+
1{*
1y*
1o*
1m*
1c*
1a*
1W*
1U*
1\2
1Y2
1P2
1M2
1D2
1A2
182
152
1,2
1)2
1~1
1{1
1r1
1o1
1f1
1c1
1Z1
1W1
1N1
1K1
1B1
1?1
161
131
1*1
1'1
1|0
1y0
1p0
1m0
1d0
1a0
1X0
1U0
1L0
1I0
1@0
1=0
140
110
1(0
1%0
1z/
1w/
1n/
1k/
1b/
1_/
1V/
1S/
1J/
1G/
1>/
1;/
12/
1//
1&/
1#/
1x.
1u.
1l.
1i.
1`.
1].
0]7
0M7
068
1t7
0P
0N
0+%
1*%
1Y%
1y%
0\%
0|%
1[2
1O2
1C2
172
1+2
1}1
1q1
1e1
1Y1
1M1
1A1
151
1)1
1{0
1o0
1c0
1W0
1K0
1?0
130
1'0
1y/
1m/
1a/
1U/
1I/
1=/
11/
1%/
1w.
1k.
1_.
04#
11#
0l"
1i"
1n&
1f&
1{&
1b&
1k&
1h&
1+"
1|!
1y!
1v!
1t!
1p!
1m&
0y&
0_&
0)"
1{!
0m!
#600000
0"
0M*
0H7
#630000
1"
1M*
1H7
1k?
00@
0yA
13@
17@
1>@
1<@
0qA
1rA
1pA
0uA
1vA
0[@
0S@
1T@
0W@
1X@
19@
0J@
1L@
1^@
1|A
0%8
018
198
0I7
1J7
1[7
0\7
0c7
0m7
1r7
1y7
1)8
0+8
0@8
0,8
0z7
0s7
0n7
0d7
158
1]7
0K7
0L7
128
1&8
1?(
0=(
1k(
1n(
1p(
1i(
1q(
1@)
0=)
17)
0S.
0Q.
0G.
0E.
0;.
09.
0/.
0-.
0#.
0!.
0u-
0s-
0i-
0g-
0]-
0[-
0Q-
0O-
0E-
0C-
09-
07-
0--
0+-
0!-
0},
0s,
0q,
0g,
0e,
0[,
0Y,
0O,
0M,
0C,
0A,
07,
05,
0+,
0),
0}+
0{+
0q+
0o+
0e+
0c+
0Y+
0W+
0M+
0K+
0A+
0?+
05+
03+
0)+
0'+
0{*
0y*
0o*
0m*
0c*
0a*
0W*
0U*
0\2
0Y2
0P2
0M2
0D2
0A2
082
052
0,2
0)2
0~1
0{1
0r1
0o1
0f1
0c1
0Z1
0W1
0N1
0K1
0B1
0?1
061
031
0*1
0'1
0|0
0y0
0p0
0m0
0d0
0a0
0X0
0U0
0L0
0I0
0@0
0=0
040
010
0(0
0%0
0z/
0w/
0n/
0k/
0b/
0_/
0V/
0S/
0J/
0G/
0>/
0;/
02/
0//
0&/
0#/
0x.
0u.
0l.
0i.
0`.
0].
1M7
168
0t7
1V$
0T$
1F
1D
1L
1K
1I
1p"
0m"
1+%
0{&
0[2
0O2
0C2
072
0+2
0}1
0q1
0e1
0Y1
0M1
0A1
051
0)1
0{0
0o0
0c0
0W0
0K0
0?0
030
0'0
0y/
0m/
0a/
0U/
0I/
0=/
01/
0%/
0w.
0k.
0_.
0+"
1^&
1>&
1_&
0b&
0n&
0f&
0k&
0h&
16$
1t#
0|!
0y!
0v!
0t!
0p!
1m!
0m&
1y&
1)"
0{!
#630500
0Y*
0a.
0-8
0!8
0&8
028
0>&
0^&
0t#
06$
#660000
0"
0M*
0H7
#690000
1"
1M*
1H7
0k?
0j?
1i?
10@
0CB
03@
07@
1jC
0>@
1iC
0<@
1gC
0rA
0pA
0vA
0T@
0X@
09@
1J@
0`C
1BB
0L@
1bC
1B8
0:8
1.8
1#8
1"8
1{7
1u7
1p7
1%8
118
0a9
098
0M7
1N7
0]7
1K7
1L7
0Z7
1k7
0l7
0?8
1I7
0J7
0[7
1\7
1m7
0)8
1+8
1]7
0K7
0m7
0\7
1M7
0N7
0O7
0P7
1C8
1L8
1U8
1.9
1>9
1?9
1H9
1Q9
1c9
1l9
1u9
1~9
1):
12:
1;:
1D:
1M:
1V:
1_:
1h:
1q:
1z:
1%;
1.;
17;
1@;
1I;
1R;
1[;
16D
1l;
1u;
0~;
1)<
10<
0?(
1=(
0k(
0n(
0p(
0i(
0q(
0@)
1=)
15)
06)
07)
1*<
1!<
1v;
1m;
1d;
0;<
1\;
1S;
1J;
1A;
18;
1/;
1&;
1{:
1r:
1i:
1`:
1W:
1N:
1E:
1<:
13:
1*:
1!:
1v9
1m9
1d9
1R9
1I9
1@9
0?9
1G9
1<<
1Q7
1O7
1P7
0V$
1T$
0F
0D
0L
0K
0I
0p"
1m"
0+%
0*%
1)%
0_&
0['
1e(
1F7
1E7
1D7
1B7
1A7
187
177
167
147
137
1*7
1)7
1(7
1&7
1%7
1z6
1y6
1x6
1v6
1u6
1l6
1k6
1j6
1h6
1g6
1^6
1]6
1\6
1Z6
1Y6
1P6
1O6
1N6
1L6
1K6
1B6
1A6
1@6
1>6
1=6
146
136
126
106
1/6
1&6
1%6
1$6
1"6
1!6
1v5
1u5
1t5
1r5
1q5
1h5
1g5
1f5
1d5
1c5
1Z5
1Y5
1X5
1V5
1U5
1L5
1K5
1J5
1H5
1G5
1>5
1=5
1<5
1:5
195
105
1/5
1.5
1,5
1+5
1"5
1!5
1~4
1|4
1{4
1r4
1q4
1p4
1n4
1m4
1d4
1c4
1b4
1`4
1_4
1V4
1U4
1T4
1R4
1Q4
1H4
1G4
1F4
1D4
1C4
1:4
194
184
164
154
1,4
1+4
1*4
1(4
1'4
1|3
1{3
1z3
1x3
1w3
1n3
1m3
1l3
1j3
1i3
1`3
1_3
1^3
1\3
1[3
1R3
1Q3
1P3
1N3
1M3
1D3
1C3
1B3
1@3
1?3
163
153
143
123
113
1(3
1'3
1&3
1$3
1#3
1x2
1w2
1v2
1t2
1s2
1j2
1i2
1h2
1f2
1e2
0Q7
0H9
1P9
0@9
0@<
1D<
06<
07<
09<
0:<
0=<
0m!
0.!
1/%
1_&
0F7
087
0*7
0z6
0l6
0^6
0P6
0B6
046
0&6
0v5
0h5
0Z5
0L5
0>5
005
0"5
0r4
0d4
0V4
0H4
0:4
0,4
0|3
0n3
0`3
0R3
0D3
063
0(3
0x2
0j2
0><
08<
0R<
0Q9
1Y9
0I9
1m!
1~'
1}'
1|'
1z'
1y'
1x'
1w'
1v'
1u'
1t'
1s'
1r'
1q'
1p'
1o'
1n'
1m'
1l'
1k'
1j'
1i'
1h'
1g'
1f'
1e'
1d'
1c'
1b'
1a'
0E7
077
0)7
0y6
0k6
0]6
0O6
0A6
036
0%6
0u5
0g5
0Y5
0K5
0=5
0/5
0!5
0q4
0c4
0U4
0G4
094
0+4
0{3
0m3
0_3
0Q3
0C3
053
0'3
0w2
0i2
0Z9
1b9
0R9
0T<
1R#
1Q#
1P#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
1<#
1;#
1:#
19#
18#
17#
16#
15#
0~'
0D7
067
0(7
0x6
0j6
0\6
0N6
0@6
026
0$6
0t5
0f5
0X5
0J5
0<5
0.5
0~4
0p4
0b4
0T4
0F4
084
0*4
0z3
0l3
0^3
0P3
0B3
043
0&3
0v2
0h2
0c9
1k9
0[9
0R#
0}'
0C7
057
0'7
0w6
0i6
0[6
0M6
0?6
016
0#6
0s5
0e5
0W5
0I5
0;5
0-5
0}4
0o4
0a4
0S4
0E4
074
0)4
0y3
0k3
0]3
0O3
0A3
033
0%3
0u2
0g2
1?<
0l9
1t9
0d9
0Q#
0_(
0|'
0B7
047
0&7
0v6
0h6
0Z6
0L6
0>6
006
0"6
0r5
0d5
0V5
0H5
0:5
0,5
0|4
0n4
0`4
0R4
0D4
064
0(4
0x3
0j3
0\3
0N3
0@3
023
0$3
0t2
0f2
0u9
1}9
0m9
0?
0P#
0{'
0A7
037
0%7
0u6
0g6
0Y6
0K6
0=6
0/6
0!6
0q5
0c5
0U5
0G5
095
0+5
0{4
0m4
0_4
0Q4
0C4
054
0'4
0w3
0i3
0[3
0M3
0?3
013
0#3
0s2
0e2
0~9
1(:
0v9
0O#
0z'
0):
11:
0!:
0N#
0y'
1@<
02:
1::
0*:
0M#
0x'
0;:
1C:
03:
0L#
0w'
0D:
1L:
0<:
0K#
0v'
0M:
1U:
0E:
0J#
0u'
0V:
1^:
0N:
0I#
0t'
16<
0_:
1g:
0W:
0H#
0s'
0h:
1p:
0`:
0G#
0r'
0q:
1y:
0i:
0F#
0q'
0z:
1$;
0r:
0E#
0p'
17<
0%;
1-;
0{:
0D#
0o'
0.;
16;
0&;
18<
0C#
0n'
07;
1?;
0/;
0B#
0m'
0@;
1H;
08;
0A#
0l'
19<
0I;
1Q;
0A;
0@#
0k'
0R;
1Z;
0J;
0?#
0j'
0[;
1c;
0S;
0>#
0i'
06D
1k;
0\;
0=#
0h'
1:<
0l;
1t;
0d;
0<#
0g'
0u;
1};
0m;
0;#
0f'
1;<
0!<
1(<
0<<
0v;
0:#
0e'
0)<
00<
1=<
09#
0d'
1><
0*<
08#
0c'
0b'
0D<
07#
06#
1R<
0a'
1T<
05#
1_(
1?
#690500
1Y*
1a.
1-8
1!8
#720000
0"
0M*
0H7
#750000
1"
1M*
1H7
1k?
1CB
0jC
13?
0iC
12?
0gC
10?
1`C
0BB
0bC
0ZD
0g>
0=7
0/7
0!7
0q6
0c6
0U6
0G6
096
0+6
0{5
0m5
0_5
0Q5
0C5
055
0'5
0w4
0i4
0[4
0M4
0?4
014
0#4
0s3
0e3
0W3
0I3
0;3
0-3
0}2
0o2
0a2
049
0B8
1:8
0{7
0u7
0p7
1a9
0I7
1J7
1g7
1m7
0r7
1'8
0+8
048
178
1s7
1i7
1K7
0C8
0L8
0U8
0.9
0>9
1?9
0G9
1H9
0P9
1Q9
0Y9
1c9
0k9
1l9
0t9
1u9
0}9
1~9
0(:
1):
01:
12:
0::
1;:
0C:
1D:
0L:
1M:
0U:
1V:
0^:
1_:
0g:
1h:
0p:
1q:
0y:
1z:
0$;
1%;
0-;
1.;
06;
17;
0?;
1@;
0H;
1I;
0Q;
1R;
0Z;
1[;
0c;
16D
0k;
1l;
0t;
1u;
0};
1~;
0(<
1)<
17)
1*<
0)<
1v;
0u;
1m;
0l;
1d;
0;<
06D
1\;
0[;
1S;
0R;
1J;
0I;
1A;
0@;
18;
07;
1/;
0.;
1&;
0%;
1{:
0z:
1r:
0q:
1i:
0h:
1`:
0_:
1W:
0V:
1N:
0M:
1E:
0D:
1<:
0;:
13:
02:
1*:
0):
1!:
0~9
1v9
0u9
1m9
0l9
1d9
1Z9
0b9
1R9
0Q9
1I9
0H9
1@9
0?9
1+%
1['
0e(
1F7
1E7
1D7
1B7
1A7
187
177
167
147
137
1*7
1)7
1(7
1&7
1%7
1z6
1y6
1x6
1v6
1u6
1l6
1k6
1j6
1h6
1g6
1^6
1]6
1\6
1Z6
1Y6
1P6
1O6
1N6
1L6
1K6
1B6
1A6
1@6
1>6
1=6
146
136
126
106
1/6
1&6
1%6
1$6
1"6
1!6
1v5
1u5
1t5
1r5
1q5
1h5
1g5
1f5
1d5
1c5
1Z5
1Y5
1X5
1V5
1U5
1L5
1K5
1J5
1H5
1G5
1>5
1=5
1<5
1:5
195
105
1/5
1.5
1,5
1+5
1"5
1!5
1~4
1|4
1{4
1r4
1q4
1p4
1n4
1m4
1d4
1c4
1b4
1`4
1_4
1V4
1U4
1T4
1R4
1Q4
1H4
1G4
1F4
1D4
1C4
1:4
194
184
164
154
1,4
1+4
1*4
1(4
1'4
1|3
1{3
1z3
1x3
1w3
1n3
1m3
1l3
1j3
1i3
1`3
1_3
1^3
1\3
1[3
1R3
1Q3
1P3
1N3
1M3
1D3
1C3
1B3
1@3
1?3
163
153
143
123
113
1(3
1'3
1&3
1$3
1#3
1x2
1w2
1v2
1t2
1s2
1j2
1i2
1h2
1f2
1e2
0@9
0I9
0R9
0?<
0c9
1[9
0m9
0v9
0!:
0@<
0*:
1A<
1D<
03:
0<:
0E:
0N:
06<
0W:
0`:
0i:
0r:
07<
0{:
0&;
0/;
08;
09<
0A;
0J;
0S;
0\;
0:<
0d;
0m;
0v;
0=<
0*<
1.!
0/%
0F7
0E7
0D7
1C7
0A7
087
077
067
157
037
0*7
0)7
0(7
1'7
0%7
0z6
0y6
0x6
1w6
0u6
0l6
0k6
0j6
1i6
0g6
0^6
0]6
0\6
1[6
0Y6
0P6
0O6
0N6
1M6
0K6
0B6
0A6
0@6
1?6
0=6
046
036
026
116
0/6
0&6
0%6
0$6
1#6
0!6
0v5
0u5
0t5
1s5
0q5
0h5
0g5
0f5
1e5
0c5
0Z5
0Y5
0X5
1W5
0U5
0L5
0K5
0J5
1I5
0G5
0>5
0=5
0<5
1;5
095
005
0/5
0.5
1-5
0+5
0"5
0!5
0~4
1}4
0{4
0r4
0q4
0p4
1o4
0m4
0d4
0c4
0b4
1a4
0_4
0V4
0U4
0T4
1S4
0Q4
0H4
0G4
0F4
1E4
0C4
0:4
094
084
174
054
0,4
0+4
0*4
1)4
0'4
0|3
0{3
0z3
1y3
0w3
0n3
0m3
0l3
1k3
0i3
0`3
0_3
0^3
1]3
0[3
0R3
0Q3
0P3
1O3
0M3
0D3
0C3
0B3
1A3
0?3
063
053
043
133
013
0(3
0'3
0&3
1%3
0#3
0x2
0w2
0v2
1u2
0s2
0j2
0i2
0h2
1g2
0e2
1;<
1:<
0><
19<
17<
08<
16<
0R<
0D<
0d9
0A<
1~'
1}'
1|'
1z'
1y'
1x'
1w'
1v'
1u'
1t'
1s'
1r'
1q'
1p'
1o'
1n'
1m'
1l'
1k'
1j'
1i'
1h'
1g'
1f'
1e'
1d'
1c'
1a'
0B7
047
0&7
0v6
0h6
0Z6
0L6
0>6
006
0"6
0r5
0d5
0V5
0H5
0:5
0,5
0|4
0n4
0`4
0R4
0D4
064
0(4
0x3
0j3
0\3
0N3
0@3
023
0$3
0t2
0f2
1@<
1R<
0T<
18<
1D<
1=<
1R#
1Q#
1P#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
1<#
1;#
1:#
19#
18#
17#
15#
0a'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
1{'
0|'
0}'
0~'
0R<
1><
1T<
0R#
0Q#
0P#
1O#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
05#
0z'
0D<
0T<
0N#
0_(
1R<
0?
1_(
1T<
1?
0_(
0?
1_(
1?
#750500
073
0J9
0K9
0R<
0T<
0_(
0?
#780000
0"
0M*
0H7
#810000
1"
1M*
1H7
0k?
1j?
03?
1cA
02?
1bA
00?
1`A
0YD
1ZD
0;A
1g>
0YA
1W2
1V2
1T2
1K2
1J2
1H2
1?2
1>2
1<2
132
122
102
1'2
1&2
1$2
1y1
1x1
1v1
1m1
1l1
1j1
1a1
1`1
1^1
1U1
1T1
1R1
1I1
1H1
1F1
1=1
1<1
1:1
111
101
1.1
1%1
1$1
1"1
1w0
1v0
1t0
1k0
1j0
1h0
1_0
1^0
1\0
1S0
1R0
1P0
1G0
1F0
1D0
1;0
1:0
180
1/0
1.0
1,0
1#0
1"0
1~/
1u/
1t/
1r/
1i/
1h/
1f/
1]/
1\/
1Z/
1Q/
1P/
1N/
1E/
1D/
1B/
19/
18/
16/
1-/
1,/
1*/
1!/
1~.
1|.
1s.
1r.
1p.
1g.
1f.
1d.
1[.
1Z.
1X.
1O.
1N.
1L.
1C.
1B.
1@.
17.
16.
14.
1+.
1*.
1(.
1}-
1|-
1z-
1q-
1p-
1n-
1e-
1d-
1b-
1Y-
1X-
1V-
1M-
1L-
1J-
1A-
1@-
1>-
15-
14-
12-
1)-
1(-
1&-
1{,
1z,
1x,
1o,
1n,
1l,
1c,
1b,
1`,
1W,
1V,
1T,
1K,
1J,
1H,
1?,
1>,
1<,
13,
12,
10,
1',
1&,
1$,
1y+
1x+
1v+
1m+
1l+
1j+
1a+
1`+
1^+
1U+
1T+
1R+
1I+
1H+
1F+
1=+
1<+
1:+
11+
10+
1.+
1%+
1$+
1"+
1w*
1v*
1t*
1k*
1j*
1h*
1_*
1^*
1\*
1S*
1R*
1P*
1=7
1/7
1!7
1q6
1c6
1U6
1G6
196
1+6
1{5
1m5
1_5
1Q5
1C5
155
1'5
1w4
1i4
1[4
1M4
1?4
114
1#4
1s3
1e3
1W3
1I3
1;3
1-3
1}2
1o2
1a2
0L9
0K7
0L7
1Z7
0k7
1t7
1<8
1?8
1I7
0J7
1f7
0m7
1r7
0'8
1+8
148
078
0z.
0r*
1[2
1O2
1C2
172
1+2
1}1
1q1
1e1
1Y1
1M1
1A1
151
1)1
1{0
1o0
1c0
1W0
1K0
1?0
130
1'0
1y/
1m/
1a/
1U/
1I/
1=/
11/
1%/
1w.
1k.
1_.
0s7
0i7
1K7
1L7
1\7
0M7
1N7
1s(
1u(
1v(
16)
07)
0O7
0P7
1M7
0N7
0t7
1Q
1P
1N
0+%
1*%
1m&
0Y%
0y%
0[2
0O2
0C2
072
0+2
0}1
0q1
0e1
0Y1
0M1
0A1
051
0)1
0{0
0o0
0c0
0W0
0K0
0?0
030
0'0
0y/
0m/
0a/
0U/
0I/
0=/
01/
0%/
0w.
0k.
0_.
1O7
1P7
1Q7
1{!
01#
0i"
0Q7
0m&
0{!
#810500
173
1J9
1K9
1R<
1T<
1_(
1?
#840000
0"
0M*
0H7
#870000
1"
1M*
1H7
1k?
0cA
0bA
0`A
1oA
1qA
1uA
1Q@
1S@
1W@
0^@
1YD
1;A
0|A
1YA
0W2
0V2
0T2
0K2
0J2
0H2
0?2
0>2
0<2
032
022
002
0'2
0&2
0$2
0y1
0x1
0v1
0m1
0l1
0j1
0a1
0`1
0^1
0U1
0T1
0R1
0I1
0H1
0F1
0=1
0<1
0:1
011
001
0.1
0%1
0$1
0"1
0w0
0v0
0t0
0k0
0j0
0h0
0_0
0^0
0\0
0S0
0R0
0P0
0G0
0F0
0D0
0;0
0:0
080
0/0
0.0
0,0
0#0
0"0
0~/
0u/
0t/
0r/
0i/
0h/
0f/
0]/
0\/
0Z/
0Q/
0P/
0N/
0E/
0D/
0B/
09/
08/
06/
0-/
0,/
0*/
0!/
0~.
0|.
0s.
0r.
0p.
0g.
0f.
0d.
0[.
0Z.
0X.
0O.
0N.
0L.
0C.
0B.
0@.
07.
06.
04.
0+.
0*.
0(.
0}-
0|-
0z-
0q-
0p-
0n-
0e-
0d-
0b-
0Y-
0X-
0V-
0M-
0L-
0J-
0A-
0@-
0>-
05-
04-
02-
0)-
0(-
0&-
0{,
0z,
0x,
0o,
0n,
0l,
0c,
0b,
0`,
0W,
0V,
0T,
0K,
0J,
0H,
0?,
0>,
0<,
03,
02,
00,
0',
0&,
0$,
0y+
0x+
0v+
0m+
0l+
0j+
0a+
0`+
0^+
0U+
0T+
0R+
0I+
0H+
0F+
0=+
0<+
0:+
01+
00+
0.+
0%+
0$+
0"+
0w*
0v*
0t*
0k*
0j*
0h*
0_*
0^*
0\*
0S*
0R*
0P*
1L9
149
0.8
0#8
0"8
0I7
1J7
1[7
0\7
1e7
0f7
0g7
0r7
0y7
0+8
1>8
1@8
1z.
1r*
1z7
1s7
1h7
1q7
0]7
0K7
0L7
0s(
0u(
0v(
17)
1Y2
1M2
1A2
152
1)2
1{1
1o1
1c1
1W1
1K1
1?1
131
1'1
1y0
1m0
1a0
1U0
1I0
1=0
110
1%0
1w/
1k/
1_/
1S/
1G/
1;/
1//
1#/
1u.
1i.
1].
0M7
1N7
1j7
1t7
0Q
0P
0N
1+%
1{&
1}&
1Y%
1y%
1[2
1O2
1C2
172
1+2
1}1
1q1
1e1
1Y1
1M1
1A1
151
1)1
1{0
1o0
1c0
1W0
1K0
1?0
130
1'0
1y/
1m/
1a/
1U/
1I/
1=/
11/
1%/
1w.
1k.
1_.
0O7
0P7
1-"
1+"
11#
1i"
0_&
1r&
1k&
1Q7
1""
1y!
0m!
1m&
1s&
1p&
1#"
1~!
1{!
#900000
0"
0M*
0H7
#930000
1"
1M*
1H7
0k?
0j?
0i?
0h?
1g?
00@
1D@
1C@
1>@
1<@
0oA
0qA
1rA
0uA
1vA
0Q@
0S@
0W@
1N@
1L@
1^@
1|A
1.8
0%8
1eA
1o7
0Q7
1R7
0^7
0h7
1O7
1P7
058
0;8
1M7
0N7
1]7
1K7
1L7
1Y7
0Z7
0?8
1I7
0J7
0[7
1\7
0_7
0e7
1r7
048
0>8
0s7
0]7
0K7
0@8
1[7
0\7
0M7
0O7
1Q7
0R7
0j7
0q7
0z7
1S7
1&8
1?(
1A(
1n(
1p(
16(
17(
14(
0=)
13)
04)
05)
06)
07)
0Y2
0M2
0A2
052
0)2
0{1
0o1
0c1
0W1
0K1
0?1
031
0'1
0y0
0m0
0a0
0U0
0I0
0=0
010
0%0
0w/
0k/
0_/
0S/
0G/
0;/
0//
0#/
0u.
0i.
0].
0S7
1]7
0t7
1X$
1V$
1N$
1M$
1K$
1K
1I
0m"
0+%
0*%
0)%
0(%
1'%
0}&
1_&
1;)
0[2
0O2
0C2
072
0+2
0}1
0q1
0e1
0Y1
0M1
0A1
051
0)1
0{0
0o0
0c0
0W0
0K0
0?0
030
0'0
0y/
0m/
0a/
0U/
0I/
0=/
01/
0%/
0w.
0k.
0_.
0-"
1m!
14!
1^&
0k&
0r&
0s&
0p&
0{&
0_&
16$
0+"
0#"
0""
0~!
0y!
0m!
0m&
1_&
0{!
1m!
#930500
0a.
0!8
0&8
0^&
06$
#960000
0"
0M*
0H7
#990000
1"
1M*
1H7
1k?
10@
0CB
1;B
0D@
1ZC
1AB
0C@
1YC
0>@
1iC
0<@
1gC
0rA
0vA
0N@
1dC
0L@
1bC
1D8
1#8
1"8
1%8
1u7
1B8
1p7
1{7
0a9
0eA
0o7
0I7
1J7
0[7
1_7
1y7
1|7
148
1K7
1C8
1L8
1U8
1.9
1>9
1?9
1H9
1Q9
1c9
1l9
1u9
1~9
1):
12:
1;:
1D:
1M:
1V:
1_:
1h:
1q:
1z:
1%;
1.;
17;
1@;
1I;
1R;
1[;
16D
1l;
1u;
0~;
1)<
10<
1E8
0?(
0A(
0n(
0p(
06(
07(
04(
1=)
17)
0N8
0[9
1!<
0;<
0?9
1G9
1<<
1F8
0X$
0V$
0N$
0M$
0K$
0K
0I
1m"
1+%
0;)
0['
1e(
0C7
057
0'7
0w6
0i6
0[6
0M6
0?6
016
0#6
0s5
0e5
0W5
0I5
0;5
0-5
0}4
0o4
0a4
0S4
0E4
074
0)4
0y3
0k3
0]3
0O3
0A3
033
0%3
0u2
0g2
11<
0H9
1P9
0=<
1?<
0!<
1;<
0<<
04!
0.!
1/%
1g(
1=<
0><
0Q9
1Y9
11%
1b'
0{'
0Z9
1b9
1D<
1><
0O#
16#
0b'
1"(
0D<
0R<
0c9
1k9
1T#
06#
0l9
1t9
0T<
1R<
1T<
0u9
1}9
0~9
1(:
0_(
0):
11:
0?
1_(
02:
1::
1?
0;:
1C:
0D:
1L:
0M:
1U:
0V:
1^:
0_:
1g:
0h:
1p:
0q:
1y:
0z:
1$;
0%;
1-;
0.;
16;
07;
1?;
0@;
1H;
0I;
1Q;
0R;
1Z;
0[;
1c;
06D
1k;
0l;
1t;
0u;
1};
1(<
0)<
00<
01<
0"(
0T#
#990500
1a.
1!8
#1020000
0"
0M*
0H7
#1050000
1"
1M*
1H7
0k?
1j?
1CB
0;B
1'>
0ZC
0AB
13?
0YC
0iC
12?
0gC
10?
0dC
0bC
0ZD
0g>
0=7
0/7
0!7
0q6
0c6
0U6
0G6
096
0+6
0{5
0m5
0_5
0Q5
0C5
055
0'5
0w4
0i4
0[4
0M4
0?4
014
0#4
0s3
0e3
0W3
0I3
0;3
0-3
0}2
0o2
0a2
049
0D8
0u7
0B8
0E8
0p7
0{7
1a9
0K7
0L7
0Y7
0<8
1I7
0J7
1[7
1c7
1f7
0|7
1)8
1i7
1K7
1L7
0[7
1M7
0F8
1N8
0C8
0L8
0U8
0.9
0>9
1?9
0G9
1H9
0P9
1Q9
0Y9
1c9
0k9
1l9
0t9
1u9
0}9
1~9
0(:
1):
01:
12:
0::
1;:
0C:
1D:
0L:
1M:
0U:
1V:
0^:
1_:
0g:
1h:
0p:
1q:
0y:
1z:
0$;
1%;
0-;
1.;
06;
17;
0?;
1@;
0H;
1I;
0Q;
1R;
0Z;
1[;
0c;
16D
0k;
1l;
0t;
1u;
0};
1~;
0(<
1)<
16)
07)
1*<
0)<
1v;
0u;
1m;
0l;
1d;
06D
1\;
0[;
1S;
0R;
1J;
0I;
1A;
0@;
18;
07;
1/;
0.;
1&;
0%;
1{:
0z:
1r:
0q:
1i:
0h:
1`:
0_:
1W:
0V:
1N:
0M:
1E:
0D:
1<:
0;:
13:
02:
1*:
0):
1!:
0~9
1v9
0u9
1m9
0l9
1d9
1Z9
0b9
1R9
0Q9
1I9
0H9
1@9
0?9
0;<
0M7
0+%
1*%
1['
0g(
0e(
1F7
1E7
1D7
1B7
1A7
187
177
167
147
137
1*7
1)7
1(7
1&7
1%7
1z6
1y6
1x6
1v6
1u6
1l6
1k6
1j6
1h6
1g6
1^6
1]6
1\6
1Z6
1Y6
1P6
1O6
1N6
1L6
1K6
1B6
1A6
1@6
1>6
1=6
146
136
126
106
1/6
1&6
1%6
1$6
1"6
1!6
1v5
1u5
1t5
1r5
1q5
1h5
1g5
1f5
1d5
1c5
1Z5
1Y5
1X5
1V5
1U5
1L5
1K5
1J5
1H5
1G5
1>5
1=5
1<5
1:5
195
105
1/5
1.5
1,5
1+5
1"5
1!5
1~4
1|4
1{4
1r4
1q4
1p4
1n4
1m4
1d4
1c4
1b4
1`4
1_4
1V4
1U4
1T4
1R4
1Q4
1H4
1G4
1F4
1D4
1C4
1:4
194
184
164
154
1,4
1+4
1*4
1(4
1'4
1|3
1{3
1z3
1x3
1w3
1n3
1m3
1l3
1j3
1i3
1`3
1_3
1^3
1\3
1[3
1R3
1Q3
1P3
1N3
1M3
1D3
1C3
1B3
1@3
1?3
163
153
143
123
113
1(3
1'3
1&3
1$3
1#3
1x2
1w2
1v2
1t2
1s2
1j2
1i2
1h2
1f2
1e2
0@9
0I9
0R9
0?<
0c9
1[9
0m9
0v9
0!:
0@<
0*:
1A<
1D<
03:
0<:
0E:
0N:
06<
0W:
0`:
0i:
0r:
07<
0{:
0&;
0/;
08;
09<
0A;
0J;
0S;
0\;
0:<
0d;
0m;
0v;
0=<
0*<
1.!
01%
0/%
0F7
0E7
0D7
1C7
0A7
087
077
067
157
037
0*7
0)7
0(7
1'7
0%7
0z6
0y6
0x6
1w6
0u6
0l6
0k6
0j6
1i6
0g6
0^6
0]6
0\6
1[6
0Y6
0P6
0O6
0N6
1M6
0K6
0B6
0A6
0@6
1?6
0=6
046
036
026
116
0/6
0&6
0%6
0$6
1#6
0!6
0v5
0u5
0t5
1s5
0q5
0h5
0g5
0f5
1e5
0c5
0Z5
0Y5
0X5
1W5
0U5
0L5
0K5
0J5
1I5
0G5
0>5
0=5
0<5
1;5
095
005
0/5
0.5
1-5
0+5
0"5
0!5
0~4
1}4
0{4
0r4
0q4
0p4
1o4
0m4
0d4
0c4
0b4
1a4
0_4
0V4
0U4
0T4
1S4
0Q4
0H4
0G4
0F4
1E4
0C4
0:4
094
084
174
054
0,4
0+4
0*4
1)4
0'4
0|3
0{3
0z3
1y3
0w3
0n3
0m3
0l3
1k3
0i3
0`3
0_3
0^3
1]3
0[3
0R3
0Q3
0P3
1O3
0M3
0D3
0C3
0B3
1A3
0?3
063
053
043
133
013
0(3
0'3
0&3
1%3
0#3
0x2
0w2
0v2
1u2
0s2
0j2
0i2
0h2
1g2
0e2
1;<
1:<
0><
19<
17<
08<
16<
0R<
0D<
0d9
0A<
1~'
1}'
1|'
1z'
1y'
1x'
1w'
1v'
1u'
1t'
1s'
1r'
1q'
1p'
1o'
1n'
1m'
1l'
1k'
1j'
1i'
1h'
1g'
1f'
1e'
1d'
1c'
1a'
0B7
047
0&7
0v6
0h6
0Z6
0L6
0>6
006
0"6
0r5
0d5
0V5
0H5
0:5
0,5
0|4
0n4
0`4
0R4
0D4
064
0(4
0x3
0j3
0\3
0N3
0@3
023
0$3
0t2
0f2
1@<
1R<
0T<
18<
1D<
1=<
1R#
1Q#
1P#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
1<#
1;#
1:#
19#
18#
17#
15#
0a'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
1{'
0|'
0}'
0~'
0R<
1><
1T<
0R#
0Q#
0P#
1O#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
05#
0z'
0D<
0T<
0N#
0_(
1R<
0?
1_(
1T<
1?
0_(
0?
1_(
1?
#1050500
073
0J9
0K9
0R<
0T<
0_(
0?
#1080000
0"
0M*
0H7
#1110000
1"
1M*
1H7
1k?
0'>
1{@
03?
1cA
02?
1bA
00?
1`A
0YD
1ZD
0;A
1g>
0YA
1W2
1V2
1T2
1K2
1J2
1H2
1?2
1>2
1<2
132
122
102
1'2
1&2
1$2
1y1
1x1
1v1
1m1
1l1
1j1
1a1
1`1
1^1
1U1
1T1
1R1
1I1
1H1
1F1
1=1
1<1
1:1
111
101
1.1
1%1
1$1
1"1
1w0
1v0
1t0
1k0
1j0
1h0
1_0
1^0
1\0
1S0
1R0
1P0
1G0
1F0
1D0
1;0
1:0
180
1/0
1.0
1,0
1#0
1"0
1~/
1u/
1t/
1r/
1i/
1h/
1f/
1]/
1\/
1Z/
1Q/
1P/
1N/
1E/
1D/
1B/
19/
18/
16/
1-/
1,/
1*/
1!/
1~.
1|.
1s.
1r.
1p.
1g.
1f.
1d.
1[.
1Z.
1X.
1O.
1N.
1L.
1C.
1B.
1@.
17.
16.
14.
1+.
1*.
1(.
1}-
1|-
1z-
1q-
1p-
1n-
1e-
1d-
1b-
1Y-
1X-
1V-
1M-
1L-
1J-
1A-
1@-
1>-
15-
14-
12-
1)-
1(-
1&-
1{,
1z,
1x,
1o,
1n,
1l,
1c,
1b,
1`,
1W,
1V,
1T,
1K,
1J,
1H,
1?,
1>,
1<,
13,
12,
10,
1',
1&,
1$,
1y+
1x+
1v+
1m+
1l+
1j+
1a+
1`+
1^+
1U+
1T+
1R+
1I+
1H+
1F+
1=+
1<+
1:+
11+
10+
1.+
1%+
1$+
1"+
1w*
1v*
1t*
1k*
1j*
1h*
1_*
1^*
1\*
1S*
1R*
1P*
1=7
1/7
1!7
1q6
1c6
1U6
1G6
196
1+6
1{5
1m5
1_5
1Q5
1C5
155
1'5
1w4
1i4
1[4
1M4
1?4
114
1#4
1s3
1e3
1W3
1I3
1;3
1-3
1}2
1o2
1a2
0L9
0I7
1J7
0c7
0f7
1g7
1|7
0)8
0z.
0r*
0i7
0K7
0L7
1s(
1u(
1v(
1:)
17)
1M7
1Q
1P
1N
17$
1+%
0Y%
0y%
01#
0i"
#1110500
173
1J9
1K9
1R<
1T<
1_(
1?
#1140000
0"
0M*
0H7
#1170000
1"
1M*
1H7
0k?
0j?
1i?
0{@
0cA
0bA
0`A
1oA
1qA
1nA
1uA
1Q@
1S@
1P@
1W@
0^@
1YD
1;A
0|A
1YA
0W2
0V2
0T2
0K2
0J2
0H2
0?2
0>2
0<2
032
022
002
0'2
0&2
0$2
0y1
0x1
0v1
0m1
0l1
0j1
0a1
0`1
0^1
0U1
0T1
0R1
0I1
0H1
0F1
0=1
0<1
0:1
011
001
0.1
0%1
0$1
0"1
0w0
0v0
0t0
0k0
0j0
0h0
0_0
0^0
0\0
0S0
0R0
0P0
0G0
0F0
0D0
0;0
0:0
080
0/0
0.0
0,0
0#0
0"0
0~/
0u/
0t/
0r/
0i/
0h/
0f/
0]/
0\/
0Z/
0Q/
0P/
0N/
0E/
0D/
0B/
09/
08/
06/
0-/
0,/
0*/
0!/
0~.
0|.
0s.
0r.
0p.
0g.
0f.
0d.
0[.
0Z.
0X.
0O.
0N.
0L.
0C.
0B.
0@.
07.
06.
04.
0+.
0*.
0(.
0}-
0|-
0z-
0q-
0p-
0n-
0e-
0d-
0b-
0Y-
0X-
0V-
0M-
0L-
0J-
0A-
0@-
0>-
05-
04-
02-
0)-
0(-
0&-
0{,
0z,
0x,
0o,
0n,
0l,
0c,
0b,
0`,
0W,
0V,
0T,
0K,
0J,
0H,
0?,
0>,
0<,
03,
02,
00,
0',
0&,
0$,
0y+
0x+
0v+
0m+
0l+
0j+
0a+
0`+
0^+
0U+
0T+
0R+
0I+
0H+
0F+
0=+
0<+
0:+
01+
00+
0.+
0%+
0$+
0"+
0w*
0v*
0t*
0k*
0j*
0h*
0_*
0^*
0\*
0S*
0R*
0P*
1L9
149
0.8
0#8
1$8
0"8
0M7
1N7
1K7
1L7
1Y7
1l7
1I7
0J7
1f7
0r7
0|7
1z.
1r*
1s7
1h7
0K7
1m7
1[7
1M7
0N7
1O7
0$8
0s(
0u(
0v(
0:)
15)
06)
07)
0O7
0]7
1n7
1j7
1t7
0Q
0P
0N
07$
0+%
0*%
1)%
1Y%
1y%
1\2
1[2
1P2
1O2
1D2
1C2
182
172
1,2
1+2
1~1
1}1
1r1
1q1
1f1
1e1
1Z1
1Y1
1N1
1M1
1B1
1A1
161
151
1*1
1)1
1|0
1{0
1p0
1o0
1d0
1c0
1X0
1W0
1L0
1K0
1@0
1?0
140
130
1(0
1'0
1z/
1y/
1n/
1m/
1b/
1a/
1V/
1U/
1J/
1I/
1>/
1=/
12/
11/
1&/
1%/
1x.
1w.
1l.
1k.
1`.
1_.
1Q.
1E.
19.
1-.
1!.
1s-
1g-
1[-
1O-
1C-
17-
1+-
1},
1q,
1e,
1Y,
1M,
1A,
15,
1),
1{+
1o+
1c+
1W+
1K+
1?+
13+
1'+
1y*
1m*
1a*
1U*
11#
1i"
1m&
1s&
1p&
1n&
1f&
0_&
1#"
1~!
1|!
1{!
1t!
0m!
#1200000
0"
0M*
0H7
#1230000
1"
1M*
1H7
1k?
00@
1D@
17@
1>@
0oA
0qA
1rA
1pA
0nA
0uA
0Q@
0S@
0P@
0W@
1X@
1^@
1|A
1.8
1#8
0%8
018
1eA
1o7
0I7
1J7
0[7
0_7
1a7
0f7
0g7
0m7
1r7
0y7
048
0n7
0h7
0s7
1]7
1K7
128
1&8
1p(
1i(
1q(
17(
14(
0=)
17)
0\2
0P2
0D2
082
0,2
0~1
0r1
0f1
0Z1
0N1
0B1
061
0*1
0|0
0p0
0d0
0X0
0L0
0@0
040
0(0
0z/
0n/
0b/
0V/
0J/
0>/
02/
0&/
0x.
0l.
0`.
0Q.
0E.
09.
0-.
0!.
0s-
0g-
0[-
0O-
0C-
07-
0+-
0},
0q,
0e,
0Y,
0M,
0A,
05,
0),
0{+
0o+
0c+
0W+
0K+
0?+
03+
0'+
0y*
0m*
0a*
0U*
0t7
0j7
1L
1K
1D
1N$
1K$
0m"
1+%
1;)
0[2
0O2
0C2
072
0+2
0}1
0q1
0e1
0Y1
0M1
0A1
051
0)1
0{0
0o0
0c0
0W0
0K0
0?0
030
0'0
0y/
0m/
0a/
0U/
0I/
0=/
01/
0%/
0w.
0k.
0_.
14!
1^&
1>&
1_&
0n&
0f&
16$
1t#
0|!
0t!
1m!
0s&
0p&
0m&
0#"
0~!
0{!
#1230500
0Y*
0a.
0-8
0!8
0&8
028
0>&
0^&
0t#
06$
#1260000
0"
0M*
0H7
#1290000
1"
1M*
1H7
0k?
1j?
10@
0CB
1;B
0D@
1ZC
07@
1jC
1AB
0>@
1iC
0rA
0pA
0X@
1"8
1%8
118
1p7
1{7
0a9
0eA
0o7
0K7
0L7
0Y7
1k7
0l7
1=8
1I7
0J7
1[7
1_7
0a7
1m7
0r7
1y7
148
1s7
0]7
1K7
1L7
0m7
0[7
0M7
1N7
0Z9
0p(
0i(
0q(
07(
04(
1=)
16)
07)
0[9
1O7
1]7
1M7
0N7
0L
0K
0D
0N$
0K$
1m"
0+%
1*%
0;)
0['
0C7
057
0'7
0w6
0i6
0[6
0M6
0?6
016
0#6
0s5
0e5
0W5
0I5
0;5
0-5
0}4
0o4
0a4
0S4
0E4
074
0)4
0y3
0k3
0]3
0O3
0A3
033
0%3
0u2
0g2
0O7
1?<
04!
0.!
0_&
0m!
1_&
0{'
1m!
0O#
#1290500
1Y*
1a.
1-8
1!8
#1320000
0"
0M*
0H7
#1350000
1"
1M*
1H7
1k?
1CB
0;B
1'>
0ZC
0jC
0AB
13?
0iC
10?
0ZD
0g>
0=7
0/7
0!7
0q6
0c6
0U6
0G6
096
0+6
0{5
0m5
0_5
0Q5
0C5
055
0'5
0w4
0i4
0[4
0M4
0?4
014
0#4
0s3
0e3
0W3
0I3
0;3
0-3
0}2
0o2
0a2
049
0p7
0{7
1a9
0I7
1J7
1a7
1f7
1m7
1r7
1i7
0s7
0K7
0L7
1Z9
17)
1[9
0M7
1N7
1+%
1['
1C7
157
1'7
1w6
1i6
1[6
1M6
1?6
116
1#6
1s5
1e5
1W5
1I5
1;5
1-5
1}4
1o4
1a4
1S4
1E4
174
1)4
1y3
1k3
1]3
1O3
1A3
133
1%3
1u2
1g2
1O7
0?<
1.!
1{'
1O#
#1350500
073
0J9
0K9
0R<
0T<
0_(
0?
#1380000
0"
0M*
0H7
#1410000
1"
1M*
1H7
0k?
0j?
0i?
1h?
0'>
1{@
03?
1cA
00?
1`A
0YD
1ZD
0;A
1g>
0YA
1W2
1T2
1K2
1H2
1?2
1<2
132
102
1'2
1$2
1y1
1v1
1m1
1j1
1a1
1^1
1U1
1R1
1I1
1F1
1=1
1:1
111
1.1
1%1
1"1
1w0
1t0
1k0
1h0
1_0
1\0
1S0
1P0
1G0
1D0
1;0
180
1/0
1,0
1#0
1~/
1u/
1r/
1i/
1f/
1]/
1Z/
1Q/
1N/
1E/
1B/
19/
16/
1-/
1*/
1!/
1|.
1s.
1p.
1g.
1d.
1[.
1X.
1O.
1L.
1C.
1@.
17.
14.
1+.
1(.
1}-
1z-
1q-
1n-
1e-
1b-
1Y-
1V-
1M-
1J-
1A-
1>-
15-
12-
1)-
1&-
1{,
1x,
1o,
1l,
1c,
1`,
1W,
1T,
1K,
1H,
1?,
1<,
13,
10,
1',
1$,
1y+
1v+
1m+
1j+
1a+
1^+
1U+
1R+
1I+
1F+
1=+
1:+
11+
1.+
1%+
1"+
1w*
1t*
1k*
1h*
1_*
1\*
1S*
1P*
1=7
1/7
1!7
1q6
1c6
1U6
1G6
196
1+6
1{5
1m5
1_5
1Q5
1C5
155
1'5
1w4
1i4
1[4
1M4
1?4
114
1#4
1s3
1e3
1W3
1I3
1;3
1-3
1}2
1o2
1a2
0L9
0O7
0P7
158
1;8
1M7
0N7
1K7
1L7
1Y7
1Z7
0k7
1<8
0=8
1I7
0J7
0a7
0f7
1g7
0m7
048
178
0z.
0r*
0i7
0K7
0M7
1O7
1P7
0Q7
1R7
1s(
1v(
1:)
14)
05)
06)
07)
1S7
1Q7
0R7
1Q
1N
17$
0+%
0*%
0)%
1(%
0Y%
0y%
0S7
01#
0i"
#1410500
173
1J9
1K9
1R<
1T<
1_(
1?
#1440000
0"
0M*
0H7
#1470000
1"
1M*
1H7
1k?
0{@
0cA
0`A
1oA
1nA
1uA
1Q@
1P@
1W@
0^@
1YD
1;A
0|A
1YA
0W2
0T2
0K2
0H2
0?2
0<2
032
002
0'2
0$2
0y1
0v1
0m1
0j1
0a1
0^1
0U1
0R1
0I1
0F1
0=1
0:1
011
0.1
0%1
0"1
0w0
0t0
0k0
0h0
0_0
0\0
0S0
0P0
0G0
0D0
0;0
080
0/0
0,0
0#0
0~/
0u/
0r/
0i/
0f/
0]/
0Z/
0Q/
0N/
0E/
0B/
09/
06/
0-/
0*/
0!/
0|.
0s.
0p.
0g.
0d.
0[.
0X.
0O.
0L.
0C.
0@.
07.
04.
0+.
0(.
0}-
0z-
0q-
0n-
0e-
0b-
0Y-
0V-
0M-
0J-
0A-
0>-
05-
02-
0)-
0&-
0{,
0x,
0o,
0l,
0c,
0`,
0W,
0T,
0K,
0H,
0?,
0<,
03,
00,
0',
0$,
0y+
0v+
0m+
0j+
0a+
0^+
0U+
0R+
0I+
0F+
0=+
0:+
01+
0.+
0%+
0"+
0w*
0t*
0k*
0h*
0_*
0\*
0S*
0P*
1L9
149
0.8
0#8
1$8
0"8
0I7
1J7
1\7
1f7
1|7
148
078
1>8
1z.
1r*
1}7
1h7
0]7
1K7
0$8
0s(
0v(
0:)
17)
1X2
1L2
1@2
142
1(2
1z1
1n1
1b1
1V1
1J1
1>1
121
1&1
1x0
1l0
1`0
1T0
1H0
1<0
100
1$0
1v/
1j/
1^/
1R/
1F/
1:/
1./
1"/
1t.
1h.
1\.
1j7
0Q
0N
07$
1+%
1}&
1Y%
1y%
1-"
11#
1i"
0_&
1j&
1x!
0m!
1s&
1p&
1#"
1~!
#1500000
0"
0M*
0H7
#1530000
1"
1M*
1H7
0k?
1j?
00@
1D@
1;@
0oA
0nA
0uA
1xA
0Q@
0P@
0W@
1N@
1^@
1|A
1.8
1"8
0%8
1eA
1o7
0K7
0L7
0Z7
0}7
0<8
1I7
0J7
0\7
1c7
0f7
0g7
0y7
0|7
1)8
0>8
0X2
0L2
0@2
042
0(2
0z1
0n1
0b1
0V1
0J1
0>1
021
0&1
0x0
0l0
0`0
0T0
0H0
0<0
000
0$0
0v/
0j/
0^/
0R/
0F/
0:/
0./
0"/
0t.
0h.
0\.
0h7
1]7
1K7
1L7
1[7
1M7
1&8
1A(
1m(
17(
14(
0=)
16)
07)
0M7
0j7
1X$
1N$
1K$
1H
0m"
0+%
1*%
0}&
0j&
1;)
0-"
0x!
14!
1^&
1_&
16$
1m!
0s&
0p&
0#"
0~!
#1530500
0a.
0!8
0&8
0^&
06$
#1560000
0"
0M*
0H7
#1590000
1"
1M*
1H7
1k?
10@
0CB
1;B
0D@
1ZC
1AB
0;@
1fC
0xA
0N@
1dC
1#8
1%8
1B8
1p7
1{7
0a9
0eA
0o7
0I7
1J7
0[7
0c7
1y7
1|7
0)8
0K7
0L7
1C8
1L8
1U8
1.9
1>9
1?9
1H9
1Q9
1c9
1l9
1u9
1~9
1):
12:
1;:
1D:
1M:
1V:
1_:
1h:
1q:
1z:
1%;
1.;
17;
1@;
1I;
1R;
1[;
16D
1l;
1u;
0~;
1)<
10<
0A(
0m(
07(
04(
1=)
17)
1*<
1!<
1v;
1m;
1d;
0;<
1\;
1S;
1J;
1A;
18;
1/;
1&;
1{:
1r:
1i:
1`:
1W:
1N:
1E:
1<:
13:
1*:
1!:
1v9
1m9
1d9
1R9
1I9
1@9
0?9
1G9
1<<
1M7
0X$
0N$
0K$
0H
1m"
1+%
0;)
0['
1e(
1F7
1E7
1D7
1B7
1A7
187
177
167
147
137
1*7
1)7
1(7
1&7
1%7
1z6
1y6
1x6
1v6
1u6
1l6
1k6
1j6
1h6
1g6
1^6
1]6
1\6
1Z6
1Y6
1P6
1O6
1N6
1L6
1K6
1B6
1A6
1@6
1>6
1=6
146
136
126
106
1/6
1&6
1%6
1$6
1"6
1!6
1v5
1u5
1t5
1r5
1q5
1h5
1g5
1f5
1d5
1c5
1Z5
1Y5
1X5
1V5
1U5
1L5
1K5
1J5
1H5
1G5
1>5
1=5
1<5
1:5
195
105
1/5
1.5
1,5
1+5
1"5
1!5
1~4
1|4
1{4
1r4
1q4
1p4
1n4
1m4
1d4
1c4
1b4
1`4
1_4
1V4
1U4
1T4
1R4
1Q4
1H4
1G4
1F4
1D4
1C4
1:4
194
184
164
154
1,4
1+4
1*4
1(4
1'4
1|3
1{3
1z3
1x3
1w3
1n3
1m3
1l3
1j3
1i3
1`3
1_3
1^3
1\3
1[3
1R3
1Q3
1P3
1N3
1M3
1D3
1C3
1B3
1@3
1?3
163
153
143
123
113
1(3
1'3
1&3
1$3
1#3
1x2
1w2
1v2
1t2
1s2
1j2
1i2
1h2
1f2
1e2
0H9
1P9
0@9
0@<
1D<
06<
07<
09<
0:<
0=<
04!
0.!
1/%
0F7
087
0*7
0z6
0l6
0^6
0P6
0B6
046
0&6
0v5
0h5
0Z5
0L5
0>5
005
0"5
0r4
0d4
0V4
0H4
0:4
0,4
0|3
0n3
0`3
0R3
0D3
063
0(3
0x2
0j2
0><
08<
0R<
0Q9
1Y9
0I9
1~'
1}'
1|'
1z'
1y'
1x'
1w'
1v'
1u'
1t'
1s'
1r'
1q'
1p'
1o'
1n'
1m'
1l'
1k'
1j'
1i'
1h'
1g'
1f'
1e'
1d'
1c'
1b'
1a'
0E7
077
0)7
0y6
0k6
0]6
0O6
0A6
036
0%6
0u5
0g5
0Y5
0K5
0=5
0/5
0!5
0q4
0c4
0U4
0G4
094
0+4
0{3
0m3
0_3
0Q3
0C3
053
0'3
0w2
0i2
0Z9
1b9
0R9
0T<
1R#
1Q#
1P#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
1<#
1;#
1:#
19#
18#
17#
16#
15#
0~'
0D7
067
0(7
0x6
0j6
0\6
0N6
0@6
026
0$6
0t5
0f5
0X5
0J5
0<5
0.5
0~4
0p4
0b4
0T4
0F4
084
0*4
0z3
0l3
0^3
0P3
0B3
043
0&3
0v2
0h2
0c9
1k9
0[9
0R#
0}'
0C7
057
0'7
0w6
0i6
0[6
0M6
0?6
016
0#6
0s5
0e5
0W5
0I5
0;5
0-5
0}4
0o4
0a4
0S4
0E4
074
0)4
0y3
0k3
0]3
0O3
0A3
033
0%3
0u2
0g2
1?<
0l9
1t9
0d9
0Q#
0_(
0|'
0B7
047
0&7
0v6
0h6
0Z6
0L6
0>6
006
0"6
0r5
0d5
0V5
0H5
0:5
0,5
0|4
0n4
0`4
0R4
0D4
064
0(4
0x3
0j3
0\3
0N3
0@3
023
0$3
0t2
0f2
0u9
1}9
0m9
0?
0P#
0{'
0A7
037
0%7
0u6
0g6
0Y6
0K6
0=6
0/6
0!6
0q5
0c5
0U5
0G5
095
0+5
0{4
0m4
0_4
0Q4
0C4
054
0'4
0w3
0i3
0[3
0M3
0?3
013
0#3
0s2
0e2
0~9
1(:
0v9
0O#
0z'
0):
11:
0!:
0N#
0y'
1@<
02:
1::
0*:
0M#
0x'
0;:
1C:
03:
0L#
0w'
0D:
1L:
0<:
0K#
0v'
0M:
1U:
0E:
0J#
0u'
0V:
1^:
0N:
0I#
0t'
16<
0_:
1g:
0W:
0H#
0s'
0h:
1p:
0`:
0G#
0r'
0q:
1y:
0i:
0F#
0q'
0z:
1$;
0r:
0E#
0p'
17<
0%;
1-;
0{:
0D#
0o'
0.;
16;
0&;
18<
0C#
0n'
07;
1?;
0/;
0B#
0m'
0@;
1H;
08;
0A#
0l'
19<
0I;
1Q;
0A;
0@#
0k'
0R;
1Z;
0J;
0?#
0j'
0[;
1c;
0S;
0>#
0i'
06D
1k;
0\;
0=#
0h'
1:<
0l;
1t;
0d;
0<#
0g'
0u;
1};
0m;
0;#
0f'
1;<
0!<
1(<
0<<
0v;
0:#
0e'
0)<
00<
1=<
09#
0d'
1><
0*<
08#
0c'
0b'
0D<
07#
06#
1R<
0a'
1T<
05#
1_(
1?
#1590500
1a.
1!8
#1620000
0"
0M*
0H7
#1650000
1"
1M*
1H7
0k?
0j?
1i?
1CB
0;B
1'>
0ZC
0AB
13?
10?
0fC
0dC
0ZD
0g>
0=7
0/7
0!7
0q6
0c6
0U6
0G6
096
0+6
0{5
0m5
0_5
0Q5
0C5
055
0'5
0w4
0i4
0[4
0M4
0?4
014
0#4
0s3
0e3
0W3
0I3
0;3
0-3
0}2
0o2
0a2
049
0B8
0p7
0{7
1a9
0M7
1N7
1K7
1L7
1Z7
1}7
1I7
0J7
1[7
0r7
0|7
1X2
1L2
1@2
142
1(2
1z1
1n1
1b1
1V1
1J1
1>1
121
1&1
1x0
1l0
1`0
1T0
1H0
1<0
100
1$0
1v/
1j/
1^/
1R/
1F/
1:/
1./
1"/
1t.
1h.
1\.
0}7
1s7
0]7
0K7
0[7
1M7
0N7
0O7
0P7
0C8
0L8
0U8
0.9
0>9
1?9
0G9
1H9
0P9
1Q9
0Y9
1c9
0k9
1l9
0t9
1u9
0}9
1~9
0(:
1):
01:
12:
0::
1;:
0C:
1D:
0L:
1M:
0U:
1V:
0^:
1_:
0g:
1h:
0p:
1q:
0y:
1z:
0$;
1%;
0-;
1.;
06;
17;
0?;
1@;
0H;
1I;
0Q;
1R;
0Z;
1[;
0c;
16D
0k;
1l;
0t;
1u;
0};
1~;
0(<
1)<
15)
06)
07)
0X2
0L2
0@2
042
0(2
0z1
0n1
0b1
0V1
0J1
0>1
021
0&1
0x0
0l0
0`0
0T0
0H0
0<0
000
0$0
0v/
0j/
0^/
0R/
0F/
0:/
0./
0"/
0t.
0h.
0\.
1*<
0)<
1v;
0u;
1m;
0l;
1d;
0;<
06D
1\;
0[;
1S;
0R;
1J;
0I;
1A;
0@;
18;
07;
1/;
0.;
1&;
0%;
1{:
0z:
1r:
0q:
1i:
0h:
1`:
0_:
1W:
0V:
1N:
0M:
1E:
0D:
1<:
0;:
13:
02:
1*:
0):
1!:
0~9
1v9
0u9
1m9
0l9
1d9
1Z9
0b9
1R9
0Q9
1I9
0H9
1@9
0?9
0Q7
1R7
1O7
1P7
1]7
0+%
0*%
1)%
1j&
1['
0e(
1F7
1E7
1D7
1B7
1A7
187
177
167
147
137
1*7
1)7
1(7
1&7
1%7
1z6
1y6
1x6
1v6
1u6
1l6
1k6
1j6
1h6
1g6
1^6
1]6
1\6
1Z6
1Y6
1P6
1O6
1N6
1L6
1K6
1B6
1A6
1@6
1>6
1=6
146
136
126
106
1/6
1&6
1%6
1$6
1"6
1!6
1v5
1u5
1t5
1r5
1q5
1h5
1g5
1f5
1d5
1c5
1Z5
1Y5
1X5
1V5
1U5
1L5
1K5
1J5
1H5
1G5
1>5
1=5
1<5
1:5
195
105
1/5
1.5
1,5
1+5
1"5
1!5
1~4
1|4
1{4
1r4
1q4
1p4
1n4
1m4
1d4
1c4
1b4
1`4
1_4
1V4
1U4
1T4
1R4
1Q4
1H4
1G4
1F4
1D4
1C4
1:4
194
184
164
154
1,4
1+4
1*4
1(4
1'4
1|3
1{3
1z3
1x3
1w3
1n3
1m3
1l3
1j3
1i3
1`3
1_3
1^3
1\3
1[3
1R3
1Q3
1P3
1N3
1M3
1D3
1C3
1B3
1@3
1?3
163
153
143
123
113
1(3
1'3
1&3
1$3
1#3
1x2
1w2
1v2
1t2
1s2
1j2
1i2
1h2
1f2
1e2
1Q7
0R7
1S7
0@9
0I9
0R9
0?<
0c9
1[9
0m9
0v9
0!:
0@<
0*:
1A<
1D<
03:
0<:
0E:
0N:
06<
0W:
0`:
0i:
0r:
07<
0{:
0&;
0/;
08;
09<
0A;
0J;
0S;
0\;
0:<
0d;
0m;
0v;
0=<
0*<
1x!
1.!
0/%
0_&
0j&
0F7
0E7
0D7
1C7
0A7
087
077
067
157
037
0*7
0)7
0(7
1'7
0%7
0z6
0y6
0x6
1w6
0u6
0l6
0k6
0j6
1i6
0g6
0^6
0]6
0\6
1[6
0Y6
0P6
0O6
0N6
1M6
0K6
0B6
0A6
0@6
1?6
0=6
046
036
026
116
0/6
0&6
0%6
0$6
1#6
0!6
0v5
0u5
0t5
1s5
0q5
0h5
0g5
0f5
1e5
0c5
0Z5
0Y5
0X5
1W5
0U5
0L5
0K5
0J5
1I5
0G5
0>5
0=5
0<5
1;5
095
005
0/5
0.5
1-5
0+5
0"5
0!5
0~4
1}4
0{4
0r4
0q4
0p4
1o4
0m4
0d4
0c4
0b4
1a4
0_4
0V4
0U4
0T4
1S4
0Q4
0H4
0G4
0F4
1E4
0C4
0:4
094
084
174
054
0,4
0+4
0*4
1)4
0'4
0|3
0{3
0z3
1y3
0w3
0n3
0m3
0l3
1k3
0i3
0`3
0_3
0^3
1]3
0[3
0R3
0Q3
0P3
1O3
0M3
0D3
0C3
0B3
1A3
0?3
063
053
043
133
013
0(3
0'3
0&3
1%3
0#3
0x2
0w2
0v2
1u2
0s2
0j2
0i2
0h2
1g2
0e2
1;<
1:<
0><
19<
17<
08<
16<
0R<
0D<
0d9
0A<
0S7
0x!
0m!
1_&
1~'
1}'
1|'
1z'
1y'
1x'
1w'
1v'
1u'
1t'
1s'
1r'
1q'
1p'
1o'
1n'
1m'
1l'
1k'
1j'
1i'
1h'
1g'
1f'
1e'
1d'
1c'
1a'
0B7
047
0&7
0v6
0h6
0Z6
0L6
0>6
006
0"6
0r5
0d5
0V5
0H5
0:5
0,5
0|4
0n4
0`4
0R4
0D4
064
0(4
0x3
0j3
0\3
0N3
0@3
023
0$3
0t2
0f2
1@<
1R<
0T<
18<
1D<
1=<
1m!
1R#
1Q#
1P#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
1<#
1;#
1:#
19#
18#
17#
15#
0a'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
1{'
0|'
0}'
0~'
0R<
1><
1T<
0R#
0Q#
0P#
1O#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
05#
0z'
0D<
0T<
0N#
0_(
1R<
0?
1_(
1T<
1?
0_(
0?
1_(
1?
#1650500
073
0J9
0K9
0R<
0T<
0_(
0?
#1680000
0"
0M*
0H7
#1710000
1"
1M*
1H7
1k?
0'>
1{@
03?
1cA
00?
1`A
0YD
1ZD
0;A
1g>
0YA
1W2
1T2
1K2
1H2
1?2
1<2
132
102
1'2
1$2
1y1
1v1
1m1
1j1
1a1
1^1
1U1
1R1
1I1
1F1
1=1
1:1
111
1.1
1%1
1"1
1w0
1t0
1k0
1h0
1_0
1\0
1S0
1P0
1G0
1D0
1;0
180
1/0
1,0
1#0
1~/
1u/
1r/
1i/
1f/
1]/
1Z/
1Q/
1N/
1E/
1B/
19/
16/
1-/
1*/
1!/
1|.
1s.
1p.
1g.
1d.
1[.
1X.
1O.
1L.
1C.
1@.
17.
14.
1+.
1(.
1}-
1z-
1q-
1n-
1e-
1b-
1Y-
1V-
1M-
1J-
1A-
1>-
15-
12-
1)-
1&-
1{,
1x,
1o,
1l,
1c,
1`,
1W,
1T,
1K,
1H,
1?,
1<,
13,
10,
1',
1$,
1y+
1v+
1m+
1j+
1a+
1^+
1U+
1R+
1I+
1F+
1=+
1:+
11+
1.+
1%+
1"+
1w*
1t*
1k*
1h*
1_*
1\*
1S*
1P*
1=7
1/7
1!7
1q6
1c6
1U6
1G6
196
1+6
1{5
1m5
1_5
1Q5
1C5
155
1'5
1w4
1i4
1[4
1M4
1?4
114
1#4
1s3
1e3
1W3
1I3
1;3
1-3
1}2
1o2
1a2
0L9
0I7
1J7
1\7
1g7
1r7
1'8
048
178
0z.
0r*
0s7
1K7
1s(
1v(
1:)
17)
1Q
1N
17$
1+%
0Y%
0y%
01#
0i"
#1710500
173
1J9
1K9
1R<
1T<
1_(
1?
#1740000
0"
0M*
0H7
#1770000
1"
1M*
1H7
0k?
1j?
0{@
0cA
0`A
1oA
1nA
1uA
1Q@
1P@
1W@
0^@
1YD
1;A
0|A
1YA
0W2
0T2
0K2
0H2
0?2
0<2
032
002
0'2
0$2
0y1
0v1
0m1
0j1
0a1
0^1
0U1
0R1
0I1
0F1
0=1
0:1
011
0.1
0%1
0"1
0w0
0t0
0k0
0h0
0_0
0\0
0S0
0P0
0G0
0D0
0;0
080
0/0
0,0
0#0
0~/
0u/
0r/
0i/
0f/
0]/
0Z/
0Q/
0N/
0E/
0B/
09/
06/
0-/
0*/
0!/
0|.
0s.
0p.
0g.
0d.
0[.
0X.
0O.
0L.
0C.
0@.
07.
04.
0+.
0(.
0}-
0z-
0q-
0n-
0e-
0b-
0Y-
0V-
0M-
0J-
0A-
0>-
05-
02-
0)-
0&-
0{,
0x,
0o,
0l,
0c,
0`,
0W,
0T,
0K,
0H,
0?,
0<,
03,
00,
0',
0$,
0y+
0v+
0m+
0j+
0a+
0^+
0U+
0R+
0I+
0F+
0=+
0:+
01+
0.+
0%+
0"+
0w*
0t*
0k*
0h*
0_*
0\*
0S*
0P*
1L9
149
0.8
0#8
1$8
0"8
0K7
0L7
0Z7
1l7
1=8
1I7
0J7
0\7
1f7
0r7
0'8
148
078
1z.
1r*
1s7
1h7
1K7
1L7
1>8
1m7
1[7
0M7
1N7
0$8
0s(
0v(
0:)
16)
07)
0O7
0P7
0]7
1n7
1M7
0N7
1j7
1t7
0Q
0N
07$
0+%
1*%
1Y%
1y%
1\2
1[2
1P2
1O2
1D2
1C2
182
172
1,2
1+2
1~1
1}1
1r1
1q1
1f1
1e1
1Z1
1Y1
1N1
1M1
1B1
1A1
161
151
1*1
1)1
1|0
1{0
1p0
1o0
1d0
1c0
1X0
1W0
1L0
1K0
1@0
1?0
140
130
1(0
1'0
1z/
1y/
1n/
1m/
1b/
1a/
1V/
1U/
1J/
1I/
1>/
1=/
12/
11/
1&/
1%/
1x.
1w.
1l.
1k.
1`.
1_.
1Q.
1E.
19.
1-.
1!.
1s-
1g-
1[-
1O-
1C-
17-
1+-
1},
1q,
1e,
1Y,
1M,
1A,
15,
1),
1{+
1o+
1c+
1W+
1K+
1?+
13+
1'+
1y*
1m*
1a*
1U*
1O7
1P7
0Q7
1R7
11#
1i"
1}&
1S7
1Q7
0R7
1-"
1m&
1s&
1p&
1n&
1f&
0_&
0S7
1#"
1~!
1|!
1{!
1t!
0m!
#1800000
0"
0M*
0H7
#1830000
1"
1M*
1H7
1k?
00@
1D@
17@
1>@
0oA
1rA
1pA
0nA
0uA
0Q@
0P@
0W@
1X@
1N@
1^@
1|A
1.8
1#8
0%8
018
1eA
1o7
0I7
1J7
0[7
1e7
0f7
0g7
0m7
1r7
0y7
0>8
0s7
0n7
0h7
1]7
0K7
0L7
128
1&8
1A(
1p(
1i(
1q(
17(
14(
0=)
17)
0\2
0P2
0D2
082
0,2
0~1
0r1
0f1
0Z1
0N1
0B1
061
0*1
0|0
0p0
0d0
0X0
0L0
0@0
040
0(0
0z/
0n/
0b/
0V/
0J/
0>/
02/
0&/
0x.
0l.
0`.
0Q.
0E.
09.
0-.
0!.
0s-
0g-
0[-
0O-
0C-
07-
0+-
0},
0q,
0e,
0Y,
0M,
0A,
05,
0),
0{+
0o+
0c+
0W+
0K+
0?+
03+
0'+
0y*
0m*
0a*
0U*
0M7
1N7
0j7
0t7
1X$
1N$
1K$
1L
1K
1D
0m"
1+%
0}&
1;)
0[2
0O2
0C2
072
0+2
0}1
0q1
0e1
0Y1
0M1
0A1
051
0)1
0{0
0o0
0c0
0W0
0K0
0?0
030
0'0
0y/
0m/
0a/
0U/
0I/
0=/
01/
0%/
0w.
0k.
0_.
0O7
0P7
0-"
14!
1^&
1>&
1_&
0n&
0f&
0Q7
1R7
16$
1t#
0|!
0t!
1m!
0m&
0s&
0p&
1S7
0#"
0~!
0{!
#1830500
0Y*
0a.
0-8
0!8
0&8
028
0>&
0^&
0t#
06$
#1860000
0"
0M*
0H7
#1890000
1"
1M*
1H7
0k?
0j?
0i?
0h?
0g?
1f?
10@
0CB
1;B
0D@
1ZC
07@
1jC
1AB
0>@
1iC
0rA
0pA
0X@
0N@
1dC
1"8
1B8
1%8
118
1p7
1{7
0a9
0eA
0o7
0S7
0T7
1Q7
0R7
1h7
1O7
1P7
1M7
0N7
1K7
1L7
0Y7
0l7
0=8
1I7
0J7
0_7
0e7
1m7
0r7
1|7
048
1>8
058
0h7
0K7
0>8
0m7
0M7
0O7
0Q7
1S7
1T7
1U7
1C8
1L8
1U8
1.9
1>9
1?9
1H9
1Q9
1c9
1l9
1u9
1~9
1):
12:
1;:
1D:
1M:
1V:
1_:
1h:
1q:
1z:
1%;
1.;
17;
1@;
1I;
1R;
1[;
16D
1l;
1u;
0~;
1)<
10<
0A(
0p(
0i(
0q(
07(
04(
1=)
12)
03)
04)
05)
06)
07)
1*<
1!<
1v;
1m;
1d;
0;<
1\;
1S;
1J;
1A;
18;
1/;
1&;
1{:
1r:
1i:
1`:
1W:
1N:
1E:
1<:
13:
1*:
1!:
1v9
1m9
1d9
1R9
1I9
1@9
0?9
1G9
1<<
0U7
0X$
0N$
0K$
0L
0K
0D
1m"
0+%
0*%
0)%
0(%
0'%
1&%
1}&
0;)
0['
1e(
1F7
1E7
1D7
1B7
1A7
187
177
167
147
137
1*7
1)7
1(7
1&7
1%7
1z6
1y6
1x6
1v6
1u6
1l6
1k6
1j6
1h6
1g6
1^6
1]6
1\6
1Z6
1Y6
1P6
1O6
1N6
1L6
1K6
1B6
1A6
1@6
1>6
1=6
146
136
126
106
1/6
1&6
1%6
1$6
1"6
1!6
1v5
1u5
1t5
1r5
1q5
1h5
1g5
1f5
1d5
1c5
1Z5
1Y5
1X5
1V5
1U5
1L5
1K5
1J5
1H5
1G5
1>5
1=5
1<5
1:5
195
105
1/5
1.5
1,5
1+5
1"5
1!5
1~4
1|4
1{4
1r4
1q4
1p4
1n4
1m4
1d4
1c4
1b4
1`4
1_4
1V4
1U4
1T4
1R4
1Q4
1H4
1G4
1F4
1D4
1C4
1:4
194
184
164
154
1,4
1+4
1*4
1(4
1'4
1|3
1{3
1z3
1x3
1w3
1n3
1m3
1l3
1j3
1i3
1`3
1_3
1^3
1\3
1[3
1R3
1Q3
1P3
1N3
1M3
1D3
1C3
1B3
1@3
1?3
163
153
143
123
113
1(3
1'3
1&3
1$3
1#3
1x2
1w2
1v2
1t2
1s2
1j2
1i2
1h2
1f2
1e2
0H9
1P9
0@9
0@<
1D<
06<
07<
09<
0:<
0=<
1-"
04!
0.!
1/%
0}&
0F7
087
0*7
0z6
0l6
0^6
0P6
0B6
046
0&6
0v5
0h5
0Z5
0L5
0>5
005
0"5
0r4
0d4
0V4
0H4
0:4
0,4
0|3
0n3
0`3
0R3
0D3
063
0(3
0x2
0j2
0><
08<
0R<
0Q9
1Y9
0I9
0-"
1~'
1}'
1|'
1z'
1y'
1x'
1w'
1v'
1u'
1t'
1s'
1r'
1q'
1p'
1o'
1n'
1m'
1l'
1k'
1j'
1i'
1h'
1g'
1f'
1e'
1d'
1c'
1b'
1a'
0E7
077
0)7
0y6
0k6
0]6
0O6
0A6
036
0%6
0u5
0g5
0Y5
0K5
0=5
0/5
0!5
0q4
0c4
0U4
0G4
094
0+4
0{3
0m3
0_3
0Q3
0C3
053
0'3
0w2
0i2
0Z9
1b9
0R9
0T<
1R#
1Q#
1P#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
1<#
1;#
1:#
19#
18#
17#
16#
15#
0~'
0D7
067
0(7
0x6
0j6
0\6
0N6
0@6
026
0$6
0t5
0f5
0X5
0J5
0<5
0.5
0~4
0p4
0b4
0T4
0F4
084
0*4
0z3
0l3
0^3
0P3
0B3
043
0&3
0v2
0h2
0c9
1k9
0[9
0R#
0}'
0C7
057
0'7
0w6
0i6
0[6
0M6
0?6
016
0#6
0s5
0e5
0W5
0I5
0;5
0-5
0}4
0o4
0a4
0S4
0E4
074
0)4
0y3
0k3
0]3
0O3
0A3
033
0%3
0u2
0g2
1?<
0l9
1t9
0d9
0Q#
0_(
0|'
0B7
047
0&7
0v6
0h6
0Z6
0L6
0>6
006
0"6
0r5
0d5
0V5
0H5
0:5
0,5
0|4
0n4
0`4
0R4
0D4
064
0(4
0x3
0j3
0\3
0N3
0@3
023
0$3
0t2
0f2
0u9
1}9
0m9
0?
0P#
0{'
0A7
037
0%7
0u6
0g6
0Y6
0K6
0=6
0/6
0!6
0q5
0c5
0U5
0G5
095
0+5
0{4
0m4
0_4
0Q4
0C4
054
0'4
0w3
0i3
0[3
0M3
0?3
013
0#3
0s2
0e2
0~9
1(:
0v9
0O#
0z'
0):
11:
0!:
0N#
0y'
1@<
02:
1::
0*:
0M#
0x'
0;:
1C:
03:
0L#
0w'
0D:
1L:
0<:
0K#
0v'
0M:
1U:
0E:
0J#
0u'
0V:
1^:
0N:
0I#
0t'
16<
0_:
1g:
0W:
0H#
0s'
0h:
1p:
0`:
0G#
0r'
0q:
1y:
0i:
0F#
0q'
0z:
1$;
0r:
0E#
0p'
17<
0%;
1-;
0{:
0D#
0o'
0.;
16;
0&;
18<
0C#
0n'
07;
1?;
0/;
0B#
0m'
0@;
1H;
08;
0A#
0l'
19<
0I;
1Q;
0A;
0@#
0k'
0R;
1Z;
0J;
0?#
0j'
0[;
1c;
0S;
0>#
0i'
06D
1k;
0\;
0=#
0h'
1:<
0l;
1t;
0d;
0<#
0g'
0u;
1};
0m;
0;#
0f'
1;<
0!<
1(<
0<<
0v;
0:#
0e'
0)<
00<
1=<
09#
0d'
1><
0*<
08#
0c'
0b'
0D<
07#
06#
1R<
0a'
1T<
05#
1_(
1?
#1890500
1Y*
1a.
1-8
1!8
#1920000
0"
0M*
0H7
#1950000
1"
1M*
1H7
1k?
1CB
0;B
1'>
0ZC
0jC
0AB
13?
0iC
10?
0dC
0ZD
0g>
0=7
0/7
0!7
0q6
0c6
0U6
0G6
096
0+6
0{5
0m5
0_5
0Q5
0C5
055
0'5
0w4
0i4
0[4
0M4
0?4
014
0#4
0s3
0e3
0W3
0I3
0;3
0-3
0}2
0o2
0a2
049
0B8
0p7
0{7
1a9
0I7
1J7
1_7
1y7
0|7
1+8
148
158
1K7
0C8
0L8
0U8
0.9
0>9
1?9
0G9
1H9
0P9
1Q9
0Y9
1c9
0k9
1l9
0t9
1u9
0}9
1~9
0(:
1):
01:
12:
0::
1;:
0C:
1D:
0L:
1M:
0U:
1V:
0^:
1_:
0g:
1h:
0p:
1q:
0y:
1z:
0$;
1%;
0-;
1.;
06;
17;
0?;
1@;
0H;
1I;
0Q;
1R;
0Z;
1[;
0c;
16D
0k;
1l;
0t;
1u;
0};
1~;
0(<
1)<
17)
1*<
0)<
1v;
0u;
1m;
0l;
1d;
0;<
06D
1\;
0[;
1S;
0R;
1J;
0I;
1A;
0@;
18;
07;
1/;
0.;
1&;
0%;
1{:
0z:
1r:
0q:
1i:
0h:
1`:
0_:
1W:
0V:
1N:
0M:
1E:
0D:
1<:
0;:
13:
02:
1*:
0):
1!:
0~9
1v9
0u9
1m9
0l9
1d9
1Z9
0b9
1R9
0Q9
1I9
0H9
1@9
0?9
1+%
1['
0e(
1F7
1E7
1D7
1B7
1A7
187
177
167
147
137
1*7
1)7
1(7
1&7
1%7
1z6
1y6
1x6
1v6
1u6
1l6
1k6
1j6
1h6
1g6
1^6
1]6
1\6
1Z6
1Y6
1P6
1O6
1N6
1L6
1K6
1B6
1A6
1@6
1>6
1=6
146
136
126
106
1/6
1&6
1%6
1$6
1"6
1!6
1v5
1u5
1t5
1r5
1q5
1h5
1g5
1f5
1d5
1c5
1Z5
1Y5
1X5
1V5
1U5
1L5
1K5
1J5
1H5
1G5
1>5
1=5
1<5
1:5
195
105
1/5
1.5
1,5
1+5
1"5
1!5
1~4
1|4
1{4
1r4
1q4
1p4
1n4
1m4
1d4
1c4
1b4
1`4
1_4
1V4
1U4
1T4
1R4
1Q4
1H4
1G4
1F4
1D4
1C4
1:4
194
184
164
154
1,4
1+4
1*4
1(4
1'4
1|3
1{3
1z3
1x3
1w3
1n3
1m3
1l3
1j3
1i3
1`3
1_3
1^3
1\3
1[3
1R3
1Q3
1P3
1N3
1M3
1D3
1C3
1B3
1@3
1?3
163
153
143
123
113
1(3
1'3
1&3
1$3
1#3
1x2
1w2
1v2
1t2
1s2
1j2
1i2
1h2
1f2
1e2
0@9
0I9
0R9
0?<
0c9
1[9
0m9
0v9
0!:
0@<
0*:
1A<
1D<
03:
0<:
0E:
0N:
06<
0W:
0`:
0i:
0r:
07<
0{:
0&;
0/;
08;
09<
0A;
0J;
0S;
0\;
0:<
0d;
0m;
0v;
0=<
0*<
1.!
0/%
0F7
0E7
0D7
1C7
0A7
087
077
067
157
037
0*7
0)7
0(7
1'7
0%7
0z6
0y6
0x6
1w6
0u6
0l6
0k6
0j6
1i6
0g6
0^6
0]6
0\6
1[6
0Y6
0P6
0O6
0N6
1M6
0K6
0B6
0A6
0@6
1?6
0=6
046
036
026
116
0/6
0&6
0%6
0$6
1#6
0!6
0v5
0u5
0t5
1s5
0q5
0h5
0g5
0f5
1e5
0c5
0Z5
0Y5
0X5
1W5
0U5
0L5
0K5
0J5
1I5
0G5
0>5
0=5
0<5
1;5
095
005
0/5
0.5
1-5
0+5
0"5
0!5
0~4
1}4
0{4
0r4
0q4
0p4
1o4
0m4
0d4
0c4
0b4
1a4
0_4
0V4
0U4
0T4
1S4
0Q4
0H4
0G4
0F4
1E4
0C4
0:4
094
084
174
054
0,4
0+4
0*4
1)4
0'4
0|3
0{3
0z3
1y3
0w3
0n3
0m3
0l3
1k3
0i3
0`3
0_3
0^3
1]3
0[3
0R3
0Q3
0P3
1O3
0M3
0D3
0C3
0B3
1A3
0?3
063
053
043
133
013
0(3
0'3
0&3
1%3
0#3
0x2
0w2
0v2
1u2
0s2
0j2
0i2
0h2
1g2
0e2
1;<
1:<
0><
19<
17<
08<
16<
0R<
0D<
0d9
0A<
1~'
1}'
1|'
1z'
1y'
1x'
1w'
1v'
1u'
1t'
1s'
1r'
1q'
1p'
1o'
1n'
1m'
1l'
1k'
1j'
1i'
1h'
1g'
1f'
1e'
1d'
1c'
1a'
0B7
047
0&7
0v6
0h6
0Z6
0L6
0>6
006
0"6
0r5
0d5
0V5
0H5
0:5
0,5
0|4
0n4
0`4
0R4
0D4
064
0(4
0x3
0j3
0\3
0N3
0@3
023
0$3
0t2
0f2
1@<
1R<
0T<
18<
1D<
1=<
1R#
1Q#
1P#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
1<#
1;#
1:#
19#
18#
17#
15#
0a'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
1{'
0|'
0}'
0~'
0R<
1><
1T<
0R#
0Q#
0P#
1O#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
05#
0z'
0D<
0T<
0N#
0_(
1R<
0?
1_(
1T<
1?
0_(
0?
1_(
1?
#1950500
073
0J9
0K9
0R<
0T<
0_(
0?
#1980000
0"
0M*
0H7
#2000000
