Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Wed Mar 15 21:27:38 2023
| Host             : DESKTOP-Q2AP9EN running 64-bit major release  (build 9200)
| Command          : report_power -file ./Tutorial_Created_Data/bft_output/post_synth_power.rpt
| Design           : bft
| Device           : xc7k70tfbg484-2
| Design State     : synthesized
| Grade            : commercial
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.372        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.289        |
| Device Static (W)        | 0.083        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.018 |        4 |       --- |             --- |
| Slice Logic    |     0.021 |     3778 |       --- |             --- |
|   LUT as Logic |     0.020 |     1940 |     41000 |            4.73 |
|   Register     |    <0.001 |     1370 |     82000 |            1.67 |
|   CARRY4       |    <0.001 |       80 |     10250 |            0.78 |
|   Others       |     0.000 |      130 |       --- |             --- |
| Signals        |     0.052 |     5923 |       --- |             --- |
| Block RAM      |     0.045 |       16 |       135 |           11.85 |
| DSPs           |     0.153 |       64 |       240 |           26.67 |
| I/O            |    <0.001 |       71 |       285 |           24.91 |
| Static Power   |     0.083 |          |           |                 |
| Total          |     0.372 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.309 |       0.286 |      0.023 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| bftClk | bftClk |             5.0 |
| wbClk  | wbClk  |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| bft                          |     0.289 |
|   arnd1                      |     0.051 |
|     transformLoop[0].ct      |     0.006 |
|     transformLoop[1].ct      |     0.006 |
|     transformLoop[2].ct      |     0.006 |
|     transformLoop[3].ct      |     0.006 |
|     transformLoop[4].ct      |     0.006 |
|     transformLoop[5].ct      |     0.006 |
|     transformLoop[6].ct      |     0.006 |
|     transformLoop[7].ct      |     0.006 |
|   arnd2                      |     0.055 |
|     ct0                      |     0.007 |
|     ct1                      |     0.007 |
|     ct2                      |     0.007 |
|     ct3                      |     0.007 |
|     ct4                      |     0.007 |
|     ct5                      |     0.007 |
|     ct6                      |     0.007 |
|     ct7                      |     0.007 |
|   arnd3                      |     0.055 |
|     transformLoop[0].ct0     |     0.007 |
|     transformLoop[0].ct1     |     0.007 |
|     transformLoop[1].ct0     |     0.007 |
|     transformLoop[1].ct1     |     0.007 |
|     transformLoop[2].ct0     |     0.007 |
|     transformLoop[2].ct1     |     0.007 |
|     transformLoop[3].ct0     |     0.007 |
|     transformLoop[3].ct1     |     0.007 |
|   arnd4                      |     0.053 |
|     transformLoop[0].ct      |     0.007 |
|     transformLoop[1].ct      |     0.007 |
|     transformLoop[2].ct      |     0.007 |
|     transformLoop[3].ct      |     0.007 |
|     transformLoop[4].ct      |     0.007 |
|     transformLoop[5].ct      |     0.007 |
|     transformLoop[6].ct      |     0.007 |
|     transformLoop[7].ct      |     0.007 |
|   egressLoop[0].egressFifo   |     0.005 |
|     buffer_fifo              |     0.005 |
|   egressLoop[1].egressFifo   |     0.005 |
|     buffer_fifo              |     0.005 |
|   egressLoop[2].egressFifo   |     0.005 |
|     buffer_fifo              |     0.005 |
|   egressLoop[3].egressFifo   |     0.006 |
|     buffer_fifo              |     0.006 |
|   egressLoop[4].egressFifo   |     0.005 |
|     buffer_fifo              |     0.005 |
|   egressLoop[5].egressFifo   |     0.005 |
|     buffer_fifo              |     0.005 |
|   egressLoop[6].egressFifo   |     0.005 |
|     buffer_fifo              |     0.005 |
|   egressLoop[7].egressFifo   |     0.005 |
|     buffer_fifo              |     0.005 |
|   ingressLoop[0].ingressFifo |     0.004 |
|     buffer_fifo              |     0.004 |
|   ingressLoop[1].ingressFifo |     0.004 |
|     buffer_fifo              |     0.004 |
|   ingressLoop[2].ingressFifo |     0.004 |
|     buffer_fifo              |     0.004 |
|   ingressLoop[3].ingressFifo |     0.004 |
|     buffer_fifo              |     0.004 |
|   ingressLoop[4].ingressFifo |     0.004 |
|     buffer_fifo              |     0.004 |
|   ingressLoop[5].ingressFifo |     0.004 |
|     buffer_fifo              |     0.004 |
|   ingressLoop[6].ingressFifo |     0.004 |
|     buffer_fifo              |     0.004 |
|   ingressLoop[7].ingressFifo |     0.004 |
|     buffer_fifo              |     0.004 |
+------------------------------+-----------+


