

================================================================
== Vitis HLS Report for 'gemm_systolic_array_ds0_1'
================================================================
* Date:           Mon Sep 18 11:31:48 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out_test_2019_0.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.431 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    18610|    18610| 61.971 us | 61.971 us |  18610|  18610|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance            |            Module           |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_block_gemm_U0  |dataflow_in_loop_block_gemm  |      806|      806| 2.684 us | 2.684 us |  774|  774| dataflow |
        +--------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- block_gemm  |    18609|    18609|       808|          -|          -|    24|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       18|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      419|   304|   144487|   121898|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      419|   304|   144497|   121934|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       31|    10|       16|       28|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       10|     3|        5|        9|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+-----+--------+--------+-----+
    |            Instance            |            Module           | BRAM_18K| DSP |   FF   |   LUT  | URAM|
    +--------------------------------+-----------------------------+---------+-----+--------+--------+-----+
    |dataflow_in_loop_block_gemm_U0  |dataflow_in_loop_block_gemm  |      419|  304|  144487|  121898|    0|
    +--------------------------------+-----------------------------+---------+-----+--------+--------+-----+
    |Total                           |                             |      419|  304|  144487|  121898|    0|
    +--------------------------------+-----------------------------+---------+-----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |   0|  0|   6|           5|           1|
    |loop_dataflow_output_count  |     +    |   0|  0|   6|           5|           1|
    |bound_minus_1               |     -    |   0|  0|   6|           5|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|  18|          15|           3|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    5|         10|
    |loop_dataflow_output_count  |   9|          2|    5|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   10|         20|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  5|   0|    5|          0|
    |loop_dataflow_output_count  |  5|   0|    5|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 10|   0|   10|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|ds_channel18_din        | out |  512|   ap_fifo  |        ds_channel18       |    pointer   |
|ds_channel18_full_n     |  in |    1|   ap_fifo  |        ds_channel18       |    pointer   |
|ds_channel18_write      | out |    1|   ap_fifo  |        ds_channel18       |    pointer   |
|A_address0              | out |   10|  ap_memory |             A             |     array    |
|A_ce0                   | out |    1|  ap_memory |             A             |     array    |
|A_d0                    | out |  128|  ap_memory |             A             |     array    |
|A_q0                    |  in |  128|  ap_memory |             A             |     array    |
|A_we0                   | out |    1|  ap_memory |             A             |     array    |
|A_address1              | out |   10|  ap_memory |             A             |     array    |
|A_ce1                   | out |    1|  ap_memory |             A             |     array    |
|A_d1                    | out |  128|  ap_memory |             A             |     array    |
|A_q1                    |  in |  128|  ap_memory |             A             |     array    |
|A_we1                   | out |    1|  ap_memory |             A             |     array    |
|pack_seq_offset         |  in |    9|   ap_none  |      pack_seq_offset      |    scalar    |
|pack_seq_offset_ap_vld  |  in |    1|   ap_none  |      pack_seq_offset      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | gemm_systolic_array_ds0.1 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | gemm_systolic_array_ds0.1 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | gemm_systolic_array_ds0.1 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | gemm_systolic_array_ds0.1 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | gemm_systolic_array_ds0.1 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | gemm_systolic_array_ds0.1 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | gemm_systolic_array_ds0.1 | return value |
+------------------------+-----+-----+------------+---------------------------+--------------+

