<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>d:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml riffa_top_v6_pcie_v2_5.twx riffa_top_v6_pcie_v2_5.ncd -o
riffa_top_v6_pcie_v2_5.twr riffa_top_v6_pcie_v2_5.pcf

</twCmdLine><twDesign>riffa_top_v6_pcie_v2_5.ncd</twDesign><twDesignPath>riffa_top_v6_pcie_v2_5.ncd</twDesignPath><twPCF>riffa_top_v6_pcie_v2_5.pcf</twPCF><twPcfPath>riffa_top_v6_pcie_v2_5.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx365t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKRX0" logResource="core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKRX0" locationPin="GTXE1_X0Y15.MGTREFCLKRX0" clockNet="sys_clk_c"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKTX0" logResource="core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKTX0" locationPin="GTXE1_X0Y15.MGTREFCLKTX0" clockNet="sys_clk_c"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKRX0" logResource="core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKRX0" locationPin="GTXE1_X0Y14.MGTREFCLKRX0" clockNet="sys_clk_c"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 100;</twConstName><twItemCnt>10903</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4163</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.904</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_TX_SYNC/SYNC_DONE (SLICE_X228Y107.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.096</twSlack><twSrc BELType="FF">core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_TX_SYNC/SYNC_DONE</twDest><twTotPathDel>7.743</twTotPathDel><twClkSkew dest = "1.138" src = "1.228">0.090</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_TX_SYNC/SYNC_DONE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X235Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X235Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>core/pcie_clocking_i/reg_clock_locked&lt;1&gt;</twComp><twBEL>core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X235Y147.A3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>core/pcie_clocking_i/reg_clock_locked&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X235Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd1</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X228Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>216</twFanCnt><twDelInfo twEdge="twRising">5.011</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X228Y107.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_TX_SYNC/SYNC_DONE</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_TX_SYNC/SYNC_DONE</twBEL></twPathDel><twLogDel>0.860</twLogDel><twRouteDel>6.883</twRouteDel><twTotDel>7.743</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_TX_SYNC/PCS_RESET (SLICE_X235Y107.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_TX_SYNC/PCS_RESET</twDest><twTotPathDel>7.792</twTotPathDel><twClkSkew dest = "0.088" src = "0.114">0.026</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_TX_SYNC/PCS_RESET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X235Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X235Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>core/pcie_clocking_i/reg_clock_locked&lt;1&gt;</twComp><twBEL>core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X235Y147.A3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>core/pcie_clocking_i/reg_clock_locked&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X235Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd1</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X235Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>216</twFanCnt><twDelInfo twEdge="twRising">5.002</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X235Y107.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_TX_SYNC/PCS_RESET</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_TX_SYNC/PCS_RESET</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>6.874</twRouteDel><twTotDel>7.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_TX_SYNC/ENPMAPHASEALIGN (SLICE_X239Y108.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_TX_SYNC/ENPMAPHASEALIGN</twDest><twTotPathDel>7.679</twTotPathDel><twClkSkew dest = "1.143" src = "1.228">0.085</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_TX_SYNC/ENPMAPHASEALIGN</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X235Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X235Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>core/pcie_clocking_i/reg_clock_locked&lt;1&gt;</twComp><twBEL>core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X235Y147.A3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>core/pcie_clocking_i/reg_clock_locked&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X235Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd1</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X239Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>216</twFanCnt><twDelInfo twEdge="twRising">4.889</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X239Y108.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_TX_SYNC/gt_phystatus_q</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_TX_SYNC/ENPMAPHASEALIGN</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>6.761</twRouteDel><twTotDel>7.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 100;
</twPathRptBanner><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point core/pcie_2_0_i/pcie_block_i (PCIE_X0Y1.PIPERX5CHARISK1), 6 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/awake_in_progress_q</twSrc><twDest BELType="CPU">core/pcie_2_0_i/pcie_block_i</twDest><twTotPathDel>0.115</twTotPathDel><twClkSkew dest = "0.861" src = "0.750">-0.111</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/awake_in_progress_q</twSrc><twDest BELType='CPU'>core/pcie_2_0_i/pcie_block_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X237Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X237Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/awake_in_progress_q</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/awake_in_progress_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X238Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/awake_in_progress_q</twComp></twPathDel><twPathDel><twSite>SLICE_X238Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>core/pcie_2_0_i/PIPERX5CHARISKGT&lt;1&gt;</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/USER_RXCHARISK&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y1.PIPERX5CHARISK1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>core/pcie_2_0_i/PIPERX5CHARISKGT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y1.PIPECLK</twSite><twDelType>Tpcickc_MGT5</twDelType><twDelInfo twEdge="twFalling">-0.426</twDelInfo><twComp>core/pcie_2_0_i/pcie_block_i</twComp><twBEL>core/pcie_2_0_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.294</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>0.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twDestClk><twPctLog>-255.7</twPctLog><twPctRoute>355.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd1</twSrc><twDest BELType="CPU">core/pcie_2_0_i/pcie_block_i</twDest><twTotPathDel>0.151</twTotPathDel><twClkSkew dest = "0.861" src = "0.750">-0.111</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd1</twSrc><twDest BELType='CPU'>core/pcie_2_0_i/pcie_block_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X237Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X237Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X238Y114.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X238Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>core/pcie_2_0_i/PIPERX5CHARISKGT&lt;1&gt;</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/USER_RXCHARISK&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y1.PIPERX5CHARISK1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>core/pcie_2_0_i/PIPERX5CHARISKGT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y1.PIPECLK</twSite><twDelType>Tpcickc_MGT5</twDelType><twDelInfo twEdge="twFalling">-0.426</twDelInfo><twComp>core/pcie_2_0_i/pcie_block_i</twComp><twBEL>core/pcie_2_0_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.294</twLogDel><twRouteDel>0.445</twRouteDel><twTotDel>0.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twDestClk><twPctLog>-194.7</twPctLog><twPctRoute>294.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="FF">core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twSrc><twDest BELType="CPU">core/pcie_2_0_i/pcie_block_i</twDest><twTotPathDel>0.173</twTotPathDel><twClkSkew dest = "0.861" src = "0.750">-0.111</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twSrc><twDest BELType='CPU'>core/pcie_2_0_i/pcie_block_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X237Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X237Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X238Y114.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X238Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>core/pcie_2_0_i/PIPERX5CHARISKGT&lt;1&gt;</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/USER_RXCHARISK&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y1.PIPERX5CHARISK1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>core/pcie_2_0_i/PIPERX5CHARISKGT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y1.PIPECLK</twSite><twDelType>Tpcickc_MGT5</twDelType><twDelInfo twEdge="twFalling">-0.426</twDelInfo><twComp>core/pcie_2_0_i/pcie_block_i</twComp><twBEL>core/pcie_2_0_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.294</twLogDel><twRouteDel>0.467</twRouteDel><twTotDel>0.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twDestClk><twPctLog>-169.9</twPctLog><twPctRoute>269.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point core/pcie_2_0_i/pcie_block_i (PCIE_X0Y1.PIPERX3DATA14), 2 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q</twSrc><twDest BELType="CPU">core/pcie_2_0_i/pcie_block_i</twDest><twTotPathDel>0.121</twTotPathDel><twClkSkew dest = "0.632" src = "0.535">-0.097</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q</twSrc><twDest BELType='CPU'>core/pcie_2_0_i/pcie_block_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X235Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X235Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_RX_VALID_FILTER/awake_see_com_q</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X231Y122.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q</twComp></twPathDel><twPathDel><twSite>SLICE_X231Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>core/pcie_2_0_i/PIPERX3DATAGT&lt;14&gt;</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA&lt;15:8&gt;51</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y1.PIPERX3DATA14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>core/pcie_2_0_i/PIPERX3DATAGT&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y1.PIPECLK</twSite><twDelType>Tpcickc_MGT3</twDelType><twDelInfo twEdge="twFalling">-0.439</twDelInfo><twComp>core/pcie_2_0_i/pcie_block_i</twComp><twBEL>core/pcie_2_0_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.307</twLogDel><twRouteDel>0.428</twRouteDel><twTotDel>0.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twDestClk><twPctLog>-253.7</twPctLog><twPctRoute>353.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="FF">core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_14</twSrc><twDest BELType="CPU">core/pcie_2_0_i/pcie_block_i</twDest><twTotPathDel>0.156</twTotPathDel><twClkSkew dest = "0.632" src = "0.535">-0.097</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_14</twSrc><twDest BELType='CPU'>core/pcie_2_0_i/pcie_block_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X235Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X235Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q&lt;15&gt;</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X231Y122.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X231Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>core/pcie_2_0_i/PIPERX3DATAGT&lt;14&gt;</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA&lt;15:8&gt;51</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y1.PIPERX3DATA14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>core/pcie_2_0_i/PIPERX3DATAGT&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y1.PIPECLK</twSite><twDelType>Tpcickc_MGT3</twDelType><twDelInfo twEdge="twFalling">-0.439</twDelInfo><twComp>core/pcie_2_0_i/pcie_block_i</twComp><twBEL>core/pcie_2_0_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.307</twLogDel><twRouteDel>0.463</twRouteDel><twTotDel>0.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twDestClk><twPctLog>-196.8</twPctLog><twPctRoute>296.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point core/pcie_2_0_i/pcie_block_i (PCIE_X0Y1.PIPERX3DATA11), 2 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_11</twSrc><twDest BELType="CPU">core/pcie_2_0_i/pcie_block_i</twDest><twTotPathDel>0.125</twTotPathDel><twClkSkew dest = "0.632" src = "0.534">-0.098</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_11</twSrc><twDest BELType='CPU'>core/pcie_2_0_i/pcie_block_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X231Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X231Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q&lt;11&gt;</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X231Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X231Y121.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q&lt;11&gt;</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA&lt;15:8&gt;21</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y1.PIPERX3DATA11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.228</twDelInfo><twComp>core/pcie_2_0_i/PIPERX3DATAGT&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y1.PIPECLK</twSite><twDelType>Tpcickc_MGT3</twDelType><twDelInfo twEdge="twFalling">-0.442</twDelInfo><twComp>core/pcie_2_0_i/pcie_block_i</twComp><twBEL>core/pcie_2_0_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.266</twLogDel><twRouteDel>0.391</twRouteDel><twTotDel>0.125</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twDestClk><twPctLog>-212.8</twPctLog><twPctRoute>312.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.125</twSlack><twSrc BELType="FF">core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q</twSrc><twDest BELType="CPU">core/pcie_2_0_i/pcie_block_i</twDest><twTotPathDel>0.222</twTotPathDel><twClkSkew dest = "0.632" src = "0.535">-0.097</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q</twSrc><twDest BELType='CPU'>core/pcie_2_0_i/pcie_block_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X235Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X235Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_RX_VALID_FILTER/awake_see_com_q</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X231Y121.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q</twComp></twPathDel><twPathDel><twSite>SLICE_X231Y121.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.073</twDelInfo><twComp>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q&lt;11&gt;</twComp><twBEL>core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA&lt;15:8&gt;21</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y1.PIPERX3DATA11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.228</twDelInfo><twComp>core/pcie_2_0_i/PIPERX3DATAGT&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y1.PIPECLK</twSite><twDelType>Tpcickc_MGT3</twDelType><twDelInfo twEdge="twFalling">-0.442</twDelInfo><twComp>core/pcie_2_0_i/pcie_block_i</twComp><twBEL>core/pcie_2_0_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.271</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>0.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core/pipe_clk</twDestClk><twPctLog>-122.1</twPctLog><twPctRoute>222.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 100;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Tgtxper_DCLK" slack="0.308" period="8.000" constraintValue="8.000" deviceLimit="7.692" freqLimit="130.005" physResource="core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/DCLK" logResource="core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/DCLK" locationPin="GTXE1_X0Y15.DCLK" clockNet="core/drp_clk"/><twPinLimit anchorID="34" type="MINPERIOD" name="Tgtxper_DCLK" slack="0.308" period="8.000" constraintValue="8.000" deviceLimit="7.692" freqLimit="130.005" physResource="core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/DCLK" logResource="core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/DCLK" locationPin="GTXE1_X0Y14.DCLK" clockNet="core/drp_clk"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tgtxper_DCLK" slack="0.308" period="8.000" constraintValue="8.000" deviceLimit="7.692" freqLimit="130.005" physResource="core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/DCLK" logResource="core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/DCLK" locationPin="GTXE1_X0Y13.DCLK" clockNet="core/drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_TXOUTCLKBUFG = PERIOD TIMEGRP &quot;TXOUTCLKBUFG&quot; 100 MHz HIGH 50% PRIORITY 100;</twConstName><twItemCnt>288</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>85</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.869</twMinPer></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point core/pcie_reset_delay_i/Result&lt;4&gt;_FRB (SLICE_X192Y122.CE), 17 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.131</twSlack><twSrc BELType="FF">core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType="FF">core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twDest><twTotPathDel>3.771</twTotPathDel><twClkSkew dest = "1.046" src = "1.109">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType='FF'>core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X188Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X188Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>core/pcie_reset_delay_i/reg_count_7_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N261</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N263</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X192Y122.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X192Y122.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;</twComp><twBEL>core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.834</twRouteDel><twTotDel>3.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.329</twSlack><twSrc BELType="FF">core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType="FF">core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twDest><twTotPathDel>3.573</twTotPathDel><twClkSkew dest = "1.046" src = "1.109">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType='FF'>core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X188Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X188Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>core/pcie_reset_delay_i/reg_count_7_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N261</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N263</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X192Y122.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X192Y122.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;</twComp><twBEL>core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.636</twRouteDel><twTotDel>3.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.420</twSlack><twSrc BELType="FF">core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType="FF">core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twDest><twTotPathDel>3.482</twTotPathDel><twClkSkew dest = "1.046" src = "1.109">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType='FF'>core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X188Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X188Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>core/pcie_reset_delay_i/reg_count_7_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N261</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N263</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X192Y122.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X192Y122.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;</twComp><twBEL>core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.545</twRouteDel><twTotDel>3.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point core/pcie_reset_delay_i/reg_count_23_16_4 (SLICE_X192Y122.CE), 17 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.131</twSlack><twSrc BELType="FF">core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType="FF">core/pcie_reset_delay_i/reg_count_23_16_4</twDest><twTotPathDel>3.771</twTotPathDel><twClkSkew dest = "1.046" src = "1.109">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType='FF'>core/pcie_reset_delay_i/reg_count_23_16_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X188Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X188Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>core/pcie_reset_delay_i/reg_count_7_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N261</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N263</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X192Y122.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X192Y122.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;</twComp><twBEL>core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.834</twRouteDel><twTotDel>3.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.329</twSlack><twSrc BELType="FF">core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType="FF">core/pcie_reset_delay_i/reg_count_23_16_4</twDest><twTotPathDel>3.573</twTotPathDel><twClkSkew dest = "1.046" src = "1.109">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType='FF'>core/pcie_reset_delay_i/reg_count_23_16_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X188Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X188Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>core/pcie_reset_delay_i/reg_count_7_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N261</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N263</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X192Y122.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X192Y122.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;</twComp><twBEL>core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.636</twRouteDel><twTotDel>3.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.420</twSlack><twSrc BELType="FF">core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType="FF">core/pcie_reset_delay_i/reg_count_23_16_4</twDest><twTotPathDel>3.482</twTotPathDel><twClkSkew dest = "1.046" src = "1.109">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType='FF'>core/pcie_reset_delay_i/reg_count_23_16_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X188Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X188Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>core/pcie_reset_delay_i/reg_count_7_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N261</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N263</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X192Y122.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X192Y122.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;</twComp><twBEL>core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>2.545</twRouteDel><twTotDel>3.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point core/sys_reset_n_d_INV_36_o1_FRB (SLICE_X193Y122.CE), 17 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.226</twSlack><twSrc BELType="FF">core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType="FF">core/sys_reset_n_d_INV_36_o1_FRB</twDest><twTotPathDel>3.676</twTotPathDel><twClkSkew dest = "1.046" src = "1.109">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType='FF'>core/sys_reset_n_d_INV_36_o1_FRB</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X188Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X188Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>core/pcie_reset_delay_i/reg_count_7_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N261</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N263</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X193Y122.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X193Y122.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>core/sys_reset_n_d_INV_36_o1_FRB</twComp><twBEL>core/sys_reset_n_d_INV_36_o1_FRB</twBEL></twPathDel><twLogDel>0.971</twLogDel><twRouteDel>2.705</twRouteDel><twTotDel>3.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.424</twSlack><twSrc BELType="FF">core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType="FF">core/sys_reset_n_d_INV_36_o1_FRB</twDest><twTotPathDel>3.478</twTotPathDel><twClkSkew dest = "1.046" src = "1.109">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType='FF'>core/sys_reset_n_d_INV_36_o1_FRB</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X188Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X188Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>core/pcie_reset_delay_i/reg_count_7_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N261</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N263</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X193Y122.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X193Y122.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>core/sys_reset_n_d_INV_36_o1_FRB</twComp><twBEL>core/sys_reset_n_d_INV_36_o1_FRB</twBEL></twPathDel><twLogDel>0.971</twLogDel><twRouteDel>2.507</twRouteDel><twTotDel>3.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.515</twSlack><twSrc BELType="FF">core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType="FF">core/sys_reset_n_d_INV_36_o1_FRB</twDest><twTotPathDel>3.387</twTotPathDel><twClkSkew dest = "1.046" src = "1.109">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType='FF'>core/sys_reset_n_d_INV_36_o1_FRB</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X188Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X188Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>core/pcie_reset_delay_i/reg_count_7_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y122.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N261</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N261</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y122.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N263</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N263</twComp><twBEL>core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X193Y122.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X193Y122.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>core/sys_reset_n_d_INV_36_o1_FRB</twComp><twBEL>core/sys_reset_n_d_INV_36_o1_FRB</twBEL></twPathDel><twLogDel>0.971</twLogDel><twRouteDel>2.416</twRouteDel><twTotDel>3.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_TXOUTCLKBUFG = PERIOD TIMEGRP &quot;TXOUTCLKBUFG&quot; 100 MHz HIGH 50% PRIORITY 100;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core/pcie_reset_delay_i/reg_count_23_16_4 (SLICE_X192Y122.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.126</twSlack><twSrc BELType="FF">core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twSrc><twDest BELType="FF">core/pcie_reset_delay_i/reg_count_23_16_4</twDest><twTotPathDel>0.126</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twSrc><twDest BELType='FF'>core/pcie_reset_delay_i/reg_count_23_16_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X192Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X192Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;</twComp><twBEL>core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twBEL></twPathDel><twPathDel><twSite>SLICE_X192Y122.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X192Y122.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;</twComp><twBEL>core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core/pcie_reset_delay_i/Result&lt;0&gt;_FRB (SLICE_X192Y121.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.143</twSlack><twSrc BELType="FF">core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twSrc><twDest BELType="FF">core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twDest><twTotPathDel>0.143</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twSrc><twDest BELType='FF'>core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X192Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X192Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twBEL></twPathDel><twPathDel><twSite>SLICE_X192Y121.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.067</twDelInfo><twComp>core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X192Y121.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.039</twDelInfo><twComp>core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>core/pcie_reset_delay_i/Mcount_reg_count_23_16_lut&lt;0&gt;_INV_0</twBEL><twBEL>core/pcie_reset_delay_i/Mcount_reg_count_23_16_cy&lt;3&gt;</twBEL><twBEL>core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twBEL></twPathDel><twLogDel>0.076</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core/pcie_reset_delay_i/reg_count_7_0_0 (SLICE_X188Y121.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.148</twSlack><twSrc BELType="FF">core/pcie_reset_delay_i/reg_count_7_0_0</twSrc><twDest BELType="FF">core/pcie_reset_delay_i/reg_count_7_0_0</twDest><twTotPathDel>0.148</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core/pcie_reset_delay_i/reg_count_7_0_0</twSrc><twDest BELType='FF'>core/pcie_reset_delay_i/reg_count_7_0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X188Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X188Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>core/pcie_reset_delay_i/reg_count_7_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X188Y121.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X188Y121.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.039</twDelInfo><twComp>core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>core/pcie_reset_delay_i/Mcount_reg_count_7_0_lut&lt;0&gt;_INV_0</twBEL><twBEL>core/pcie_reset_delay_i/Mcount_reg_count_7_0_cy&lt;3&gt;</twBEL><twBEL>core/pcie_reset_delay_i/reg_count_7_0_0</twBEL></twPathDel><twLogDel>0.076</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">core/TxOutClk_bufg</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="61"><twPinLimitBanner>Component Switching Limit Checks: TS_TXOUTCLKBUFG = PERIOD TIMEGRP &quot;TXOUTCLKBUFG&quot; 100 MHz HIGH 50% PRIORITY 100;</twPinLimitBanner><twPinLimit anchorID="62" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;/SR" logResource="core/pcie_reset_delay_i/reg_count_7_0_0/SR" locationPin="SLICE_X188Y121.SR" clockNet="core/pcie_reset_delay_i/sys_reset_n_inv"/><twPinLimit anchorID="63" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;/SR" logResource="core/pcie_reset_delay_i/reg_count_7_0_1/SR" locationPin="SLICE_X188Y121.SR" clockNet="core/pcie_reset_delay_i/sys_reset_n_inv"/><twPinLimit anchorID="64" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;/SR" logResource="core/pcie_reset_delay_i/reg_count_7_0_2/SR" locationPin="SLICE_X188Y121.SR" clockNet="core/pcie_reset_delay_i/sys_reset_n_inv"/></twPinLimitRpt></twConst><twConst anchorID="65" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>80118</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>25999</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.960</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd1 (SLICE_X229Y119.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">app/endpoint/endpoint64.endpoint/rRst</twSrc><twDest BELType="FF">app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd1</twDest><twTotPathDel>3.912</twTotPathDel><twClkSkew dest = "1.144" src = "1.127">-0.017</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>app/endpoint/endpoint64.endpoint/rRst</twSrc><twDest BELType='FF'>app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X194Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X194Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/rRst</twComp><twBEL>app/endpoint/endpoint64.endpoint/rRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">3.018</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/rRst</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y119.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd3</twComp><twBEL>app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd1</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>3.018</twRouteDel><twTotDel>3.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd2 (SLICE_X229Y119.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">app/endpoint/endpoint64.endpoint/rRst</twSrc><twDest BELType="FF">app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd2</twDest><twTotPathDel>3.912</twTotPathDel><twClkSkew dest = "1.144" src = "1.127">-0.017</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>app/endpoint/endpoint64.endpoint/rRst</twSrc><twDest BELType='FF'>app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X194Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X194Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/rRst</twComp><twBEL>app/endpoint/endpoint64.endpoint/rRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">3.018</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/rRst</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y119.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd3</twComp><twBEL>app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd2</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>3.018</twRouteDel><twTotDel>3.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd3 (SLICE_X229Y119.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">app/endpoint/endpoint64.endpoint/rRst</twSrc><twDest BELType="FF">app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd3</twDest><twTotPathDel>3.912</twTotPathDel><twClkSkew dest = "1.144" src = "1.127">-0.017</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>app/endpoint/endpoint64.endpoint/rRst</twSrc><twDest BELType='FF'>app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X194Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X194Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/rRst</twComp><twBEL>app/endpoint/endpoint64.endpoint/rRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">3.018</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/rRst</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y119.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd3</twComp><twBEL>app/endpoint/endpoint64.endpoint/intr/intrCtlr/rState_FSM_FFd3</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>3.018</twRouteDel><twTotDel>3.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1 (RAMB36_X5Y7.DIADI23), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_23</twSrc><twDest BELType="RAM">app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1</twDest><twTotPathDel>0.232</twTotPathDel><twClkSkew dest = "0.932" src = "0.712">-0.220</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_23</twSrc><twDest BELType='RAM'>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X157Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X157Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData&lt;26&gt;</twComp><twBEL>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_23</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y7.DIADI23</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.332</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y7.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1</twComp><twBEL>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.332</twRouteDel><twTotDel>0.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>-43.1</twPctLog><twPctRoute>143.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1 (RAMB36_X5Y7.DIADI11), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.014</twSlack><twSrc BELType="FF">app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_11</twSrc><twDest BELType="RAM">app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1</twDest><twTotPathDel>0.234</twTotPathDel><twClkSkew dest = "0.932" src = "0.712">-0.220</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_11</twSrc><twDest BELType='RAM'>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X156Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X156Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData&lt;14&gt;</twComp><twBEL>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y7.DIADI11</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y7.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1</twComp><twBEL>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>-35.5</twPctLog><twPctRoute>135.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1 (RAMB36_X5Y7.DIADI24), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_24</twSrc><twDest BELType="RAM">app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1</twDest><twTotPathDel>0.236</twTotPathDel><twClkSkew dest = "0.932" src = "0.712">-0.220</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_24</twSrc><twDest BELType='RAM'>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X157Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X157Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData&lt;26&gt;</twComp><twBEL>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_24</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y7.DIADI24</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.336</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y7.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1</twComp><twBEL>app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/mem/Mram_rRAM1</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>0.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>-42.4</twPctLog><twPctRoute>142.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="78"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1/CLKARDCLKL" logResource="app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1/CLKARDCLKL" locationPin="RAMB36_X4Y10.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM2/CLKARDCLKL" logResource="app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM2/CLKARDCLKL" locationPin="RAMB36_X3Y10.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/fifo/mem/Mram_rRAM/CLKARDCLKL" logResource="app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/fifo/mem/Mram_rRAM/CLKARDCLKL" locationPin="RAMB36_X6Y12.CLKARDCLKL" clockNet="user_clk"/></twPinLimitRpt></twConst><twConst anchorID="82" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_RESETN = MAXDELAY FROM TIMEGRP &quot;FFS&quot; TO TIMEGRP &quot;FFS(user_reset_n_i)&quot; 8 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.959</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_reset_n_i (OLOGIC_X1Y164.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathFromToDelay"><twSlack>1.041</twSlack><twSrc BELType="FF">core/trn_reset_n_i</twSrc><twDest BELType="FF">user_reset_n_i</twDest><twTotPathDel>6.962</twTotPathDel><twClkSkew dest = "1.981" src = "1.913">-0.068</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core/trn_reset_n_i</twSrc><twDest BELType='FF'>user_reset_n_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X226Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X226Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>user_reset_int1</twComp><twBEL>core/trn_reset_n_i</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y164.D1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">6.089</twDelInfo><twComp>user_reset_int1</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y164.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>user_reset</twComp><twBEL>user_reset_n_i</twBEL></twPathDel><twLogDel>0.873</twLogDel><twRouteDel>6.089</twRouteDel><twTotDel>6.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_RESETN = MAXDELAY FROM TIMEGRP &quot;FFS&quot; TO TIMEGRP &quot;FFS(user_reset_n_i)&quot; 8 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_reset_n_i (OLOGIC_X1Y164.D1), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="85"><twSlack>2.816</twSlack><twSrc BELType="FF">core/trn_reset_n_i</twSrc><twDest BELType="FF">user_reset_n_i</twDest><twClkSkew dest = "0.909" src = "0.738">0.171</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core/trn_reset_n_i</twSrc><twDest BELType='FF'>user_reset_n_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X226Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X226Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>user_reset_int1</twComp><twBEL>core/trn_reset_n_i</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y164.D1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.756</twDelInfo><twComp>user_reset_int1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y164.CLK</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>user_reset</twComp><twBEL>user_reset_n_i</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>2.756</twRouteDel><twTotDel>2.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="86" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="87" slack="0.088" skew="0.450" arrv1name="core/pcie_2_0_i/pcie_block_i/PIPECLK" arrv1="2.998" arrv2name="core/pcie_2_0_i/pcie_block_i/USERCLK" arrv2="2.827" uncert="0.191"/></twConst><twConstRollupTable uID="1" anchorID="88"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="9.900" errors="0" errorRollup="0" items="0" itemsRollup="91021"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 100;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.904" actualRollup="N/A" errors="0" errorRollup="0" items="10903" itemsRollup="0"/><twConstRollup name="TS_CLK_250" fullName="TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="4.000" prefType="period" actual="3.960" actualRollup="N/A" errors="0" errorRollup="0" items="80118" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="89">0</twUnmetConstCnt><twDataSheet anchorID="90" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="91"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>91310</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>29003</twConnCnt></twConstCov><twStats anchorID="92"><twMinPer>7.904</twMinPer><twFootnote number="1" /><twMaxFreq>126.518</twMaxFreq><twMaxFromToDel>6.959</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat May 02 20:46:46 2020 </twTimestamp></twFoot><twClientInfo anchorID="93"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 872 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
