$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 4 # a [3:0] $end
  $var wire 2 $ shift [1:0] $end
  $var wire 4 % left_shift [3:0] $end
  $var wire 4 & right_shift [3:0] $end
  $scope module shifter $end
   $var wire 4 # a [3:0] $end
   $var wire 2 $ shift [1:0] $end
   $var wire 4 % left_shift [3:0] $end
   $var wire 4 & right_shift [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0100 #
b01 $
b1000 %
b0010 &
#10
b0010 #
b10 $
b0000 &
#20
b1111 #
b01 $
b1110 %
b0111 &
#30
b0111 #
b11 $
b1000 %
b0000 &
