# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lektion1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:04:23 on Apr 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lektion1
# -- Compiling architecture gate of Lektion1
# End time: 14:04:23 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:04:23 on Apr 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Lektion1_tb
# -- Compiling architecture tb of Lektion1_tb
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "driver" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "adas_ok" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "camera" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "radar" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(38): Illegal target for signal assignment.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(38): (vcom-1136) Unknown identifier "input_s".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(46): VHDL Compiler exiting
# End time: 14:04:23 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Lektion1_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht}"
do Lektion1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:05:33 on Apr 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lektion1
# -- Compiling architecture gate of Lektion1
# End time: 14:05:33 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:05:33 on Apr 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Lektion1_tb
# -- Compiling architecture tb of Lektion1_tb
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "driver" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "adas_ok" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "camera" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "radar" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(38): Illegal target for signal assignment.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(38): (vcom-1136) Unknown identifier "input_s".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(46): VHDL Compiler exiting
# End time: 14:05:33 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Lektion1_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht}"
do Lektion1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:05:57 on Apr 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lektion1
# -- Compiling architecture gate of Lektion1
# End time: 14:05:57 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:05:57 on Apr 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Lektion1_tb
# -- Compiling architecture tb of Lektion1_tb
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "driver" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "adas_ok" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "camera" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "radar" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(38): Illegal target for signal assignment.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(38): (vcom-1136) Unknown identifier "input_s".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(46): VHDL Compiler exiting
# End time: 14:05:57 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Lektion1_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht}"
do Lektion1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:08 on Apr 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lektion1
# -- Compiling architecture gate of Lektion1
# End time: 14:06:08 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:08 on Apr 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Lektion1_tb
# -- Compiling architecture tb of Lektion1_tb
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "driver" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input_s".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "adas_ok" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input_s".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "camera" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input_s".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "radar" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(38): Illegal target for signal assignment.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(38): (vcom-1136) Unknown identifier "input_s".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(46): VHDL Compiler exiting
# End time: 14:06:08 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Lektion1_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht}"
do Lektion1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:34 on Apr 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lektion1
# -- Compiling architecture gate of Lektion1
# End time: 14:06:34 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:34 on Apr 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Lektion1_tb
# -- Compiling architecture tb of Lektion1_tb
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "radar" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(38): Illegal target for signal assignment.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(38): (vcom-1136) Unknown identifier "input_s".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(46): VHDL Compiler exiting
# End time: 14:06:34 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Lektion1_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht}"
do Lektion1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:49 on Apr 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lektion1
# -- Compiling architecture gate of Lektion1
# End time: 14:06:49 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:49 on Apr 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Lektion1_tb
# -- Compiling architecture tb of Lektion1_tb
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1436) Actual expression (indexed name) of formal "radar" is not globally static.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(29): (vcom-1136) Unknown identifier "input".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht(46): VHDL Compiler exiting
# End time: 14:06:49 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Lektion1_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht}"
do Lektion1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:03 on Apr 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lektion1
# -- Compiling architecture gate of Lektion1
# End time: 14:07:03 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:03 on Apr 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 1/Lektion1_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Lektion1_tb
# -- Compiling architecture tb of Lektion1_tb
# End time: 14:07:03 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  Lektion1_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" Lektion1_tb 
# Start time: 14:07:03 on Apr 14,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.lektion1_tb(tb)
# Loading work.lektion1(gate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
run
add wave -position end sim:/lektion1_tb/uut/*
# End time: 16:15:03 on Apr 14,2022, Elapsed time: 2:08:00
# Errors: 0, Warnings: 0
