

================================================================
== Vitis HLS Report for 'tpgForeground'
================================================================
* Date:           Thu Nov 23 12:36:08 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.26 ns|  6.759 ns|     2.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |        1|  4295229436|  9.259 ns|  39.770 sec|    1|  4295229436|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220  |tpgForeground_Pipeline_VITIS_LOOP_774_2  |        2|    65538|  18.518 ns|  0.607 ms|    2|  65538|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_772_1  |        0|  4295229435|  5 ~ 65541|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%boxVCoord_loc_0 = alloca i32 1"   --->   Operation 6 'alloca' 'boxVCoord_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%boxHCoord_loc_0 = alloca i32 1"   --->   Operation 7 'alloca' 'boxHCoord_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %boxColorB_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.37ns)   --->   "%boxColorB_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %boxColorB_val"   --->   Operation 9 'read' 'boxColorB_val_read' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %boxColorG_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.37ns)   --->   "%boxColorG_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %boxColorG_val"   --->   Operation 11 'read' 'boxColorG_val_read' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %boxColorR_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.37ns)   --->   "%boxColorR_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %boxColorR_val"   --->   Operation 13 'read' 'boxColorR_val_read' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %boxSize_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.37ns)   --->   "%boxSize_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %boxSize_val"   --->   Operation 15 'read' 'boxSize_val_read' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairY_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.37ns)   --->   "%crossHairY_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %crossHairY_val"   --->   Operation 17 'read' 'crossHairY_val_read' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairX_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.37ns)   --->   "%crossHairX_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %crossHairX_val"   --->   Operation 19 'read' 'crossHairX_val_read' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.37ns)   --->   "%colorFormat_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %colorFormat_val"   --->   Operation 21 'read' 'colorFormat_val_read' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val17_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.37ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %colorFormat_val17_c, i8 %colorFormat_val_read"   --->   Operation 23 'write' 'write_ln0' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %motionSpeed_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.37ns)   --->   "%motionSpeed_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %motionSpeed_val"   --->   Operation 25 'read' 'motionSpeed_val_read' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %maskId_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.37ns)   --->   "%maskId_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %maskId_val"   --->   Operation 27 'read' 'maskId_val_read' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %patternId_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.37ns)   --->   "%patternId_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %patternId_val"   --->   Operation 29 'read' 'patternId_val_read' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.37ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width_val"   --->   Operation 31 'read' 'loopWidth' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i16 %loopWidth"   --->   Operation 32 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %width_val7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.37ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i13P0A, i13 %width_val7_c, i13 %empty"   --->   Operation 34 'write' 'write_ln0' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.37ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height_val"   --->   Operation 36 'read' 'loopHeight' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_88 = trunc i16 %loopHeight"   --->   Operation 37 'trunc' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %height_val4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.37ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %height_val4_c, i12 %empty_88"   --->   Operation 39 'write' 'write_ln0' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_19, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %bckgndYUV, void @empty_19, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%tobool = icmp_eq  i8 %maskId_val_read, i8 0"   --->   Operation 42 'icmp' 'tobool' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.91ns)   --->   "%cmp31_i = icmp_eq  i8 %colorFormat_val_read, i8 0"   --->   Operation 43 'icmp' 'cmp31_i' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.24ns)   --->   "%pixOut = select i1 %cmp31_i, i8 240, i8 128"   --->   Operation 44 'select' 'pixOut' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.07ns)   --->   "%hMax = sub i16 %loopWidth, i16 %boxSize_val_read"   --->   Operation 45 'sub' 'hMax' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.07ns)   --->   "%vMax = sub i16 %loopHeight, i16 %boxSize_val_read"   --->   Operation 46 'sub' 'vMax' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_89 = trunc i8 %maskId_val_read"   --->   Operation 47 'trunc' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.97ns)   --->   "%and4_i = and i1 %cmp31_i, i1 %empty_89"   --->   Operation 48 'and' 'and4_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %maskId_val_read, i32 1"   --->   Operation 49 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%and10_i = and i1 %cmp31_i, i1 %tmp"   --->   Operation 50 'and' 'and10_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %maskId_val_read, i32 2"   --->   Operation 51 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.97ns)   --->   "%and26_i = and i1 %cmp31_i, i1 %tmp_2"   --->   Operation 52 'and' 'and26_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormat_val_read, i32 1, i32 7"   --->   Operation 53 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.87ns)   --->   "%icmp = icmp_ne  i7 %tmp_3, i7 0"   --->   Operation 54 'icmp' 'icmp' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %motionSpeed_val_read, i1 0"   --->   Operation 55 'bitconcatenate' 'shl_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%boxHCoord_load = load i16 %boxHCoord" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 56 'load' 'boxHCoord_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%boxVCoord_load = load i16 %boxVCoord" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 57 'load' 'boxVCoord_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln1889 = store i16 %boxHCoord_load, i16 %boxHCoord_loc_0" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 58 'store' 'store_ln1889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln1901 = store i16 %boxVCoord_load, i16 %boxVCoord_loc_0" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 59 'store' 'store_ln1901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln763 = store i16 0, i16 %y" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 60 'store' 'store_ln763' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln772 = br void %VITIS_LOOP_774_2" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 61 'br' 'br_ln772' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.66>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%y_1 = load i16 %y" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 62 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.07ns)   --->   "%icmp_ln772 = icmp_eq  i16 %y_1, i16 %loopHeight" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 63 'icmp' 'icmp_ln772' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (2.07ns)   --->   "%y_2 = add i16 %y_1, i16 1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 64 'add' 'y_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln772 = br i1 %icmp_ln772, void %VITIS_LOOP_774_2.split, void %for.end18.loopexit" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 65 'br' 'br_ln772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%boxVCoord_loc_0_load = load i16 %boxVCoord_loc_0"   --->   Operation 66 'load' 'boxVCoord_loc_0_load' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%boxHCoord_loc_0_load = load i16 %boxHCoord_loc_0"   --->   Operation 67 'load' 'boxHCoord_loc_0_load' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.07ns)   --->   "%cmp2_i = icmp_eq  i16 %y_1, i16 %crossHairY_val_read" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 68 'icmp' 'cmp2_i' <Predicate = (!icmp_ln772)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty_90 = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty_90' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln763 = store i16 %y_2, i16 %y" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 70 'store' 'store_ln763' <Predicate = (!icmp_ln772)> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln811 = ret" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:811]   --->   Operation 71 'ret' 'ret_ln811' <Predicate = (icmp_ln772)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 72 [2/2] (1.58ns)   --->   "%call_ln772 = call void @tpgForeground_Pipeline_VITIS_LOOP_774_2, i16 %boxHCoord_loc_0_load, i16 %boxVCoord_loc_0_load, i16 %loopWidth, i8 %boxColorB_val_read, i8 %pixOut, i8 %boxColorR_val_read, i1 %and4_i, i1 %and26_i, i1 %tobool, i1 %and10_i, i24 %ovrlayYUV, i24 %bckgndYUV, i8 %patternId_val_read, i16 %boxSize_val_read, i16 %y_1, i8 %motionSpeed_val_read, i16 %vMax, i16 %hMax, i9 %shl_i, i1 %icmp, i8 %boxColorG_val_read, i16 %crossHairX_val_read, i1 %cmp2_i, i8 %colorFormat_val_read, i16 %boxHCoord_loc_0, i16 %boxVCoord_loc_0, i16 %boxHCoord, i16 %boxVCoord, i1 %vDir, i1 %hDir, i8 %whiYuv_2" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 72 'call' 'call_ln772' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln763 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln763' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln772 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 74 'specloopname' 'specloopname_ln772' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln772 = call void @tpgForeground_Pipeline_VITIS_LOOP_774_2, i16 %boxHCoord_loc_0_load, i16 %boxVCoord_loc_0_load, i16 %loopWidth, i8 %boxColorB_val_read, i8 %pixOut, i8 %boxColorR_val_read, i1 %and4_i, i1 %and26_i, i1 %tobool, i1 %and10_i, i24 %ovrlayYUV, i24 %bckgndYUV, i8 %patternId_val_read, i16 %boxSize_val_read, i16 %y_1, i8 %motionSpeed_val_read, i16 %vMax, i16 %hMax, i9 %shl_i, i1 %icmp, i8 %boxColorG_val_read, i16 %crossHairX_val_read, i1 %cmp2_i, i8 %colorFormat_val_read, i16 %boxHCoord_loc_0, i16 %boxVCoord_loc_0, i16 %boxHCoord, i16 %boxVCoord, i1 %vDir, i1 %hDir, i8 %whiYuv_2" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 75 'call' 'call_ln772' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln772 = br void %VITIS_LOOP_774_2" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 76 'br' 'br_ln772' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bckgndYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ patternId_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ maskId_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crossHairX_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crossHairY_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxSize_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorR_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorG_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorB_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ motionSpeed_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val4_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val7_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val17_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxHCoord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ boxVCoord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vDir]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ hDir]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ whiYuv_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                       (alloca           ) [ 01111]
boxVCoord_loc_0         (alloca           ) [ 01111]
boxHCoord_loc_0         (alloca           ) [ 01111]
specinterface_ln0       (specinterface    ) [ 00000]
boxColorB_val_read      (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
boxColorG_val_read      (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
boxColorR_val_read      (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
boxSize_val_read        (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
crossHairY_val_read     (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
crossHairX_val_read     (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
colorFormat_val_read    (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
write_ln0               (write            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
motionSpeed_val_read    (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
maskId_val_read         (read             ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
patternId_val_read      (read             ) [ 00111]
specinterface_ln0       (specinterface    ) [ 00000]
loopWidth               (read             ) [ 00111]
empty                   (trunc            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
write_ln0               (write            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
loopHeight              (read             ) [ 00111]
empty_88                (trunc            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
write_ln0               (write            ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
tobool                  (icmp             ) [ 00111]
cmp31_i                 (icmp             ) [ 00000]
pixOut                  (select           ) [ 00111]
hMax                    (sub              ) [ 00111]
vMax                    (sub              ) [ 00111]
empty_89                (trunc            ) [ 00000]
and4_i                  (and              ) [ 00111]
tmp                     (bitselect        ) [ 00000]
and10_i                 (and              ) [ 00111]
tmp_2                   (bitselect        ) [ 00000]
and26_i                 (and              ) [ 00111]
tmp_3                   (partselect       ) [ 00000]
icmp                    (icmp             ) [ 00111]
shl_i                   (bitconcatenate   ) [ 00111]
boxHCoord_load          (load             ) [ 00000]
boxVCoord_load          (load             ) [ 00000]
store_ln1889            (store            ) [ 00000]
store_ln1901            (store            ) [ 00000]
store_ln763             (store            ) [ 00000]
br_ln772                (br               ) [ 00000]
y_1                     (load             ) [ 00011]
icmp_ln772              (icmp             ) [ 00111]
y_2                     (add              ) [ 00000]
br_ln772                (br               ) [ 00000]
boxVCoord_loc_0_load    (load             ) [ 00011]
boxHCoord_loc_0_load    (load             ) [ 00011]
cmp2_i                  (icmp             ) [ 00011]
empty_90                (wait             ) [ 00000]
store_ln763             (store            ) [ 00000]
ret_ln811               (ret              ) [ 00000]
speclooptripcount_ln763 (speclooptripcount) [ 00000]
specloopname_ln772      (specloopname     ) [ 00000]
call_ln772              (call             ) [ 00000]
br_ln772                (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bckgndYUV">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndYUV"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="patternId_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patternId_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="maskId_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maskId_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="colorFormat_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="crossHairX_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="crossHairY_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairY_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="boxSize_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="boxColorR_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorR_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="boxColorG_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="boxColorB_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorB_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="motionSpeed_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="height_val4_c">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val4_c"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="width_val7_c">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val7_c"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="colorFormat_val17_c">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val17_c"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="boxHCoord">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="boxVCoord">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="vDir">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vDir"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="hDir">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hDir"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="whiYuv_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgForeground_Pipeline_VITIS_LOOP_774_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="y_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="boxVCoord_loc_0_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxVCoord_loc_0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="boxHCoord_loc_0_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxHCoord_loc_0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="boxColorB_val_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorB_val_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="boxColorG_val_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorG_val_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="boxColorR_val_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorR_val_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="boxSize_val_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxSize_val_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="crossHairY_val_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairY_val_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="crossHairX_val_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairX_val_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="colorFormat_val_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormat_val_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln0_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="motionSpeed_val_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="motionSpeed_val_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="maskId_val_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maskId_val_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="patternId_val_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patternId_val_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="loopWidth_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln0_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="13" slack="0"/>
<pin id="203" dir="0" index="2" bw="13" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="loopHeight_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln0_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="12" slack="0"/>
<pin id="216" dir="0" index="2" bw="12" slack="0"/>
<pin id="217" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="2"/>
<pin id="223" dir="0" index="2" bw="16" slack="2"/>
<pin id="224" dir="0" index="3" bw="16" slack="2"/>
<pin id="225" dir="0" index="4" bw="8" slack="2"/>
<pin id="226" dir="0" index="5" bw="8" slack="2"/>
<pin id="227" dir="0" index="6" bw="8" slack="2"/>
<pin id="228" dir="0" index="7" bw="1" slack="2"/>
<pin id="229" dir="0" index="8" bw="1" slack="2"/>
<pin id="230" dir="0" index="9" bw="1" slack="2"/>
<pin id="231" dir="0" index="10" bw="1" slack="2"/>
<pin id="232" dir="0" index="11" bw="24" slack="0"/>
<pin id="233" dir="0" index="12" bw="24" slack="0"/>
<pin id="234" dir="0" index="13" bw="8" slack="2"/>
<pin id="235" dir="0" index="14" bw="16" slack="2"/>
<pin id="236" dir="0" index="15" bw="16" slack="1"/>
<pin id="237" dir="0" index="16" bw="8" slack="2"/>
<pin id="238" dir="0" index="17" bw="16" slack="2"/>
<pin id="239" dir="0" index="18" bw="16" slack="2"/>
<pin id="240" dir="0" index="19" bw="9" slack="2"/>
<pin id="241" dir="0" index="20" bw="1" slack="2"/>
<pin id="242" dir="0" index="21" bw="8" slack="2"/>
<pin id="243" dir="0" index="22" bw="16" slack="2"/>
<pin id="244" dir="0" index="23" bw="1" slack="1"/>
<pin id="245" dir="0" index="24" bw="8" slack="2"/>
<pin id="246" dir="0" index="25" bw="16" slack="2"/>
<pin id="247" dir="0" index="26" bw="16" slack="2"/>
<pin id="248" dir="0" index="27" bw="16" slack="0"/>
<pin id="249" dir="0" index="28" bw="16" slack="0"/>
<pin id="250" dir="0" index="29" bw="1" slack="0"/>
<pin id="251" dir="0" index="30" bw="1" slack="0"/>
<pin id="252" dir="0" index="31" bw="8" slack="0"/>
<pin id="253" dir="1" index="32" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln772/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="empty_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="empty_88_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_88/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tobool_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="cmp31_i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp31_i/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="pixOut_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="hMax_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="hMax/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="vMax_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="vMax/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="empty_89_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_89/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="and4_i_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and4_i/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="and10_i_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and10_i/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="and26_i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and26_i/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="0" index="3" bw="4" slack="0"/>
<pin id="347" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="shl_i_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_i/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="boxHCoord_load_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxHCoord_load/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="boxVCoord_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxVCoord_load/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln1889_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1889/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln1901_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="16" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1901/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln763_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln763/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="y_1_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="1"/>
<pin id="391" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln772_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="1"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln772/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="y_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="boxVCoord_loc_0_load_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="1"/>
<pin id="405" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxVCoord_loc_0_load/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="boxHCoord_loc_0_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="1"/>
<pin id="408" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxHCoord_loc_0_load/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="cmp2_i_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="1"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2_i/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln763_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="1"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln763/2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="y_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="426" class="1005" name="boxVCoord_loc_0_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxVCoord_loc_0 "/>
</bind>
</comp>

<comp id="433" class="1005" name="boxHCoord_loc_0_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxHCoord_loc_0 "/>
</bind>
</comp>

<comp id="440" class="1005" name="boxColorB_val_read_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="2"/>
<pin id="442" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="boxColorB_val_read "/>
</bind>
</comp>

<comp id="445" class="1005" name="boxColorG_val_read_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="2"/>
<pin id="447" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="boxColorG_val_read "/>
</bind>
</comp>

<comp id="450" class="1005" name="boxColorR_val_read_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="2"/>
<pin id="452" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="boxColorR_val_read "/>
</bind>
</comp>

<comp id="455" class="1005" name="boxSize_val_read_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="2"/>
<pin id="457" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="boxSize_val_read "/>
</bind>
</comp>

<comp id="460" class="1005" name="crossHairY_val_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="1"/>
<pin id="462" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="crossHairY_val_read "/>
</bind>
</comp>

<comp id="465" class="1005" name="crossHairX_val_read_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="2"/>
<pin id="467" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="crossHairX_val_read "/>
</bind>
</comp>

<comp id="470" class="1005" name="colorFormat_val_read_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="2"/>
<pin id="472" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="colorFormat_val_read "/>
</bind>
</comp>

<comp id="475" class="1005" name="motionSpeed_val_read_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="2"/>
<pin id="477" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="motionSpeed_val_read "/>
</bind>
</comp>

<comp id="480" class="1005" name="patternId_val_read_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="2"/>
<pin id="482" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="patternId_val_read "/>
</bind>
</comp>

<comp id="485" class="1005" name="loopWidth_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="2"/>
<pin id="487" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="490" class="1005" name="loopHeight_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="495" class="1005" name="tobool_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="2"/>
<pin id="497" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tobool "/>
</bind>
</comp>

<comp id="500" class="1005" name="pixOut_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="2"/>
<pin id="502" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixOut "/>
</bind>
</comp>

<comp id="505" class="1005" name="hMax_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="2"/>
<pin id="507" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="hMax "/>
</bind>
</comp>

<comp id="510" class="1005" name="vMax_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="2"/>
<pin id="512" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="vMax "/>
</bind>
</comp>

<comp id="515" class="1005" name="and4_i_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="2"/>
<pin id="517" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and4_i "/>
</bind>
</comp>

<comp id="520" class="1005" name="and10_i_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="2"/>
<pin id="522" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and10_i "/>
</bind>
</comp>

<comp id="525" class="1005" name="and26_i_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="2"/>
<pin id="527" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and26_i "/>
</bind>
</comp>

<comp id="530" class="1005" name="icmp_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="2"/>
<pin id="532" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="535" class="1005" name="shl_i_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="9" slack="2"/>
<pin id="537" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="shl_i "/>
</bind>
</comp>

<comp id="540" class="1005" name="y_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="1"/>
<pin id="542" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="boxVCoord_loc_0_load_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="2"/>
<pin id="550" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="boxVCoord_loc_0_load "/>
</bind>
</comp>

<comp id="553" class="1005" name="boxHCoord_loc_0_load_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="2"/>
<pin id="555" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="boxHCoord_loc_0_load "/>
</bind>
</comp>

<comp id="558" class="1005" name="cmp2_i_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp2_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="62" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="64" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="64" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="62" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="162" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="62" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="62" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="64" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="68" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="64" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="70" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="254"><net_src comp="100" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="220" pin=11"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="220" pin=12"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="220" pin=27"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="220" pin=28"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="220" pin=29"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="220" pin=30"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="220" pin=31"/></net>

<net id="265"><net_src comp="194" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="270"><net_src comp="207" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="276"><net_src comp="182" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="76" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="162" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="76" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="78" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="80" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="194" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="144" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="207" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="144" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="182" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="278" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="82" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="182" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="278" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="314" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="82" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="182" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="278" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="328" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="84" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="162" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="86" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="356"><net_src comp="342" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="88" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="90" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="176" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="92" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="34" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="366" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="370" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="94" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="389" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="96" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="413"><net_src comp="389" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="397" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="114" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="429"><net_src comp="118" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="220" pin=26"/></net>

<net id="436"><net_src comp="122" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="220" pin=25"/></net>

<net id="443"><net_src comp="126" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="220" pin=4"/></net>

<net id="448"><net_src comp="132" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="220" pin=21"/></net>

<net id="453"><net_src comp="138" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="220" pin=6"/></net>

<net id="458"><net_src comp="144" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="220" pin=14"/></net>

<net id="463"><net_src comp="150" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="468"><net_src comp="156" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="220" pin=22"/></net>

<net id="473"><net_src comp="162" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="220" pin=24"/></net>

<net id="478"><net_src comp="176" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="220" pin=16"/></net>

<net id="483"><net_src comp="188" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="220" pin=13"/></net>

<net id="488"><net_src comp="194" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="220" pin=3"/></net>

<net id="493"><net_src comp="207" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="498"><net_src comp="272" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="220" pin=9"/></net>

<net id="503"><net_src comp="284" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="220" pin=5"/></net>

<net id="508"><net_src comp="292" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="220" pin=18"/></net>

<net id="513"><net_src comp="298" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="220" pin=17"/></net>

<net id="518"><net_src comp="308" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="220" pin=7"/></net>

<net id="523"><net_src comp="322" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="220" pin=10"/></net>

<net id="528"><net_src comp="336" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="220" pin=8"/></net>

<net id="533"><net_src comp="352" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="220" pin=20"/></net>

<net id="538"><net_src comp="358" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="220" pin=19"/></net>

<net id="543"><net_src comp="389" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="220" pin=15"/></net>

<net id="551"><net_src comp="403" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="556"><net_src comp="406" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="561"><net_src comp="409" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="220" pin=23"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ovrlayYUV | {3 4 }
	Port: height_val4_c | {1 }
	Port: width_val7_c | {1 }
	Port: colorFormat_val17_c | {1 }
	Port: boxHCoord | {3 4 }
	Port: boxVCoord | {3 4 }
	Port: vDir | {3 4 }
	Port: hDir | {3 4 }
 - Input state : 
	Port: tpgForeground : bckgndYUV | {3 4 }
	Port: tpgForeground : height_val | {1 }
	Port: tpgForeground : width_val | {1 }
	Port: tpgForeground : patternId_val | {1 }
	Port: tpgForeground : maskId_val | {1 }
	Port: tpgForeground : colorFormat_val | {1 }
	Port: tpgForeground : crossHairX_val | {1 }
	Port: tpgForeground : crossHairY_val | {1 }
	Port: tpgForeground : boxSize_val | {1 }
	Port: tpgForeground : boxColorR_val | {1 }
	Port: tpgForeground : boxColorG_val | {1 }
	Port: tpgForeground : boxColorB_val | {1 }
	Port: tpgForeground : motionSpeed_val | {1 }
	Port: tpgForeground : boxHCoord | {1 }
	Port: tpgForeground : boxVCoord | {1 }
	Port: tpgForeground : vDir | {3 4 }
	Port: tpgForeground : hDir | {3 4 }
	Port: tpgForeground : whiYuv_2 | {3 4 }
  - Chain level:
	State 1
		write_ln0 : 1
		write_ln0 : 1
		pixOut : 1
		and4_i : 1
		and10_i : 1
		and26_i : 1
		icmp : 1
		store_ln1889 : 1
		store_ln1901 : 1
		store_ln763 : 1
	State 2
		icmp_ln772 : 1
		y_2 : 1
		br_ln772 : 2
		cmp2_i : 1
		store_ln763 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|
|   call   | grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220 |  1.588  |   359   |   543   |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                    tobool_fu_272                   |    0    |    0    |    15   |
|          |                   cmp31_i_fu_278                   |    0    |    0    |    15   |
|   icmp   |                     icmp_fu_352                    |    0    |    0    |    14   |
|          |                  icmp_ln772_fu_392                 |    0    |    0    |    23   |
|          |                    cmp2_i_fu_409                   |    0    |    0    |    23   |
|----------|----------------------------------------------------|---------|---------|---------|
|    sub   |                     hMax_fu_292                    |    0    |    0    |    23   |
|          |                     vMax_fu_298                    |    0    |    0    |    23   |
|----------|----------------------------------------------------|---------|---------|---------|
|    add   |                     y_2_fu_397                     |    0    |    0    |    23   |
|----------|----------------------------------------------------|---------|---------|---------|
|  select  |                    pixOut_fu_284                   |    0    |    0    |    8    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                    and4_i_fu_308                   |    0    |    0    |    2    |
|    and   |                   and10_i_fu_322                   |    0    |    0    |    2    |
|          |                   and26_i_fu_336                   |    0    |    0    |    2    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |           boxColorB_val_read_read_fu_126           |    0    |    0    |    0    |
|          |           boxColorG_val_read_read_fu_132           |    0    |    0    |    0    |
|          |           boxColorR_val_read_read_fu_138           |    0    |    0    |    0    |
|          |            boxSize_val_read_read_fu_144            |    0    |    0    |    0    |
|          |           crossHairY_val_read_read_fu_150          |    0    |    0    |    0    |
|   read   |           crossHairX_val_read_read_fu_156          |    0    |    0    |    0    |
|          |          colorFormat_val_read_read_fu_162          |    0    |    0    |    0    |
|          |          motionSpeed_val_read_read_fu_176          |    0    |    0    |    0    |
|          |             maskId_val_read_read_fu_182            |    0    |    0    |    0    |
|          |           patternId_val_read_read_fu_188           |    0    |    0    |    0    |
|          |                loopWidth_read_fu_194               |    0    |    0    |    0    |
|          |               loopHeight_read_fu_207               |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |               write_ln0_write_fu_168               |    0    |    0    |    0    |
|   write  |               write_ln0_write_fu_200               |    0    |    0    |    0    |
|          |               write_ln0_write_fu_213               |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                    empty_fu_262                    |    0    |    0    |    0    |
|   trunc  |                   empty_88_fu_267                  |    0    |    0    |    0    |
|          |                   empty_89_fu_304                  |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
| bitselect|                     tmp_fu_314                     |    0    |    0    |    0    |
|          |                    tmp_2_fu_328                    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|partselect|                    tmp_3_fu_342                    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|bitconcatenate|                    shl_i_fu_358                    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|   Total  |                                                    |  1.588  |   359   |   716   |
|----------|----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       and10_i_reg_520      |    1   |
|       and26_i_reg_525      |    1   |
|       and4_i_reg_515       |    1   |
| boxColorB_val_read_reg_440 |    8   |
| boxColorG_val_read_reg_445 |    8   |
| boxColorR_val_read_reg_450 |    8   |
|boxHCoord_loc_0_load_reg_553|   16   |
|   boxHCoord_loc_0_reg_433  |   16   |
|  boxSize_val_read_reg_455  |   16   |
|boxVCoord_loc_0_load_reg_548|   16   |
|   boxVCoord_loc_0_reg_426  |   16   |
|       cmp2_i_reg_558       |    1   |
|colorFormat_val_read_reg_470|    8   |
| crossHairX_val_read_reg_465|   16   |
| crossHairY_val_read_reg_460|   16   |
|        hMax_reg_505        |   16   |
|        icmp_reg_530        |    1   |
|     loopHeight_reg_490     |   16   |
|      loopWidth_reg_485     |   16   |
|motionSpeed_val_read_reg_475|    8   |
| patternId_val_read_reg_480 |    8   |
|       pixOut_reg_500       |    8   |
|        shl_i_reg_535       |    9   |
|       tobool_reg_495       |    1   |
|        vMax_reg_510        |   16   |
|         y_1_reg_540        |   16   |
|          y_reg_419         |   16   |
+----------------------------+--------+
|            Total           |   279  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   359  |   716  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   279  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   638  |   716  |
+-----------+--------+--------+--------+
