<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p747" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_747{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_747{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_747{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_747{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t5_747{left:70px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t6_747{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_747{left:367px;bottom:1054px;letter-spacing:-0.15px;}
#t8_747{left:605px;bottom:1054px;}
#t9_747{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_747{left:70px;bottom:1013px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tb_747{left:70px;bottom:996px;letter-spacing:-0.22px;word-spacing:-0.27px;}
#tc_747{left:70px;bottom:937px;letter-spacing:0.13px;}
#td_747{left:152px;bottom:937px;letter-spacing:0.12px;}
#te_747{left:190px;bottom:938px;}
#tf_747{left:201px;bottom:937px;letter-spacing:0.2px;}
#tg_747{left:243px;bottom:938px;}
#th_747{left:254px;bottom:937px;letter-spacing:0.15px;word-spacing:0.01px;}
#ti_747{left:70px;bottom:914px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_747{left:544px;bottom:920px;}
#tk_747{left:559px;bottom:914px;letter-spacing:-0.28px;}
#tl_747{left:594px;bottom:920px;}
#tm_747{left:609px;bottom:914px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tn_747{left:70px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_747{left:455px;bottom:903px;}
#tp_747{left:462px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_747{left:70px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_747{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_747{left:70px;bottom:846px;letter-spacing:-0.14px;}
#tt_747{left:70px;bottom:822px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#tu_747{left:70px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_747{left:70px;bottom:487px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tw_747{left:70px;bottom:429px;letter-spacing:0.13px;}
#tx_747{left:152px;bottom:429px;letter-spacing:0.15px;}
#ty_747{left:70px;bottom:405px;letter-spacing:-0.13px;}
#tz_747{left:102px;bottom:411px;}
#t10_747{left:117px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t11_747{left:259px;bottom:411px;}
#t12_747{left:274px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t13_747{left:416px;bottom:411px;}
#t14_747{left:431px;bottom:405px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#t15_747{left:718px;bottom:411px;}
#t16_747{left:733px;bottom:405px;letter-spacing:-0.31px;}
#t17_747{left:767px;bottom:411px;}
#t18_747{left:782px;bottom:405px;letter-spacing:-0.13px;}
#t19_747{left:70px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_747{left:70px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_747{left:70px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_747{left:70px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_747{left:70px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_747{left:70px;bottom:289px;letter-spacing:-0.18px;word-spacing:-0.36px;}
#t1f_747{left:70px;bottom:133px;letter-spacing:-0.14px;}
#t1g_747{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.56px;}
#t1h_747{left:551px;bottom:133px;letter-spacing:-0.15px;}
#t1i_747{left:789px;bottom:133px;letter-spacing:-0.1px;word-spacing:-0.54px;}
#t1j_747{left:92px;bottom:116px;letter-spacing:-0.11px;}
#t1k_747{left:199px;bottom:777px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1l_747{left:285px;bottom:777px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1m_747{left:79px;bottom:738px;letter-spacing:-0.15px;}
#t1n_747{left:168px;bottom:738px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1o_747{left:253px;bottom:738px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1p_747{left:416px;bottom:755px;letter-spacing:-0.14px;}
#t1q_747{left:416px;bottom:738px;letter-spacing:-0.16px;}
#t1r_747{left:507px;bottom:755px;letter-spacing:-0.12px;}
#t1s_747{left:507px;bottom:738px;letter-spacing:-0.15px;}
#t1t_747{left:598px;bottom:755px;letter-spacing:-0.1px;}
#t1u_747{left:598px;bottom:738px;letter-spacing:-0.11px;}
#t1v_747{left:689px;bottom:738px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1w_747{left:79px;bottom:713px;letter-spacing:-0.13px;}
#t1x_747{left:168px;bottom:713px;letter-spacing:-0.21px;}
#t1y_747{left:253px;bottom:713px;}
#t1z_747{left:416px;bottom:713px;letter-spacing:-0.21px;}
#t20_747{left:507px;bottom:713px;letter-spacing:-0.11px;}
#t21_747{left:598px;bottom:713px;letter-spacing:-0.12px;}
#t22_747{left:689px;bottom:713px;letter-spacing:-0.15px;}
#t23_747{left:79px;bottom:689px;letter-spacing:-0.13px;}
#t24_747{left:168px;bottom:689px;}
#t25_747{left:253px;bottom:689px;}
#t26_747{left:416px;bottom:689px;letter-spacing:-0.21px;}
#t27_747{left:507px;bottom:689px;letter-spacing:-0.13px;}
#t28_747{left:598px;bottom:689px;letter-spacing:-0.12px;}
#t29_747{left:689px;bottom:689px;letter-spacing:-0.14px;}
#t2a_747{left:79px;bottom:664px;letter-spacing:-0.13px;}
#t2b_747{left:168px;bottom:664px;}
#t2c_747{left:253px;bottom:664px;}
#t2d_747{left:416px;bottom:664px;letter-spacing:-0.21px;}
#t2e_747{left:507px;bottom:664px;letter-spacing:-0.14px;}
#t2f_747{left:598px;bottom:664px;letter-spacing:-0.12px;}
#t2g_747{left:689px;bottom:664px;letter-spacing:-0.13px;}
#t2h_747{left:79px;bottom:640px;letter-spacing:-0.13px;}
#t2i_747{left:168px;bottom:640px;}
#t2j_747{left:253px;bottom:640px;}
#t2k_747{left:416px;bottom:640px;letter-spacing:-0.21px;}
#t2l_747{left:507px;bottom:640px;letter-spacing:-0.14px;}
#t2m_747{left:598px;bottom:640px;letter-spacing:-0.12px;}
#t2n_747{left:689px;bottom:640px;letter-spacing:-0.13px;}
#t2o_747{left:79px;bottom:616px;letter-spacing:-0.13px;}
#t2p_747{left:168px;bottom:616px;}
#t2q_747{left:253px;bottom:616px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2r_747{left:417px;bottom:616px;letter-spacing:-0.21px;}
#t2s_747{left:507px;bottom:616px;letter-spacing:-0.14px;}
#t2t_747{left:598px;bottom:616px;letter-spacing:-0.12px;}
#t2u_747{left:689px;bottom:616px;letter-spacing:-0.13px;}
#t2v_747{left:79px;bottom:591px;letter-spacing:-0.14px;}
#t2w_747{left:168px;bottom:591px;}
#t2x_747{left:253px;bottom:591px;}
#t2y_747{left:416px;bottom:591px;letter-spacing:-0.21px;}
#t2z_747{left:507px;bottom:591px;letter-spacing:-0.14px;}
#t30_747{left:598px;bottom:591px;letter-spacing:-0.12px;}
#t31_747{left:689px;bottom:591px;letter-spacing:-0.13px;}
#t32_747{left:253px;bottom:567px;}
#t33_747{left:416px;bottom:567px;letter-spacing:-0.21px;}
#t34_747{left:507px;bottom:567px;letter-spacing:-0.19px;}
#t35_747{left:598px;bottom:567px;letter-spacing:-0.12px;}
#t36_747{left:689px;bottom:567px;letter-spacing:-0.13px;}
#t37_747{left:79px;bottom:542px;letter-spacing:-0.13px;}
#t38_747{left:168px;bottom:542px;}
#t39_747{left:253px;bottom:542px;}
#t3a_747{left:416px;bottom:542px;letter-spacing:-0.21px;}
#t3b_747{left:507px;bottom:542px;letter-spacing:-0.14px;}
#t3c_747{left:598px;bottom:542px;letter-spacing:-0.12px;}
#t3d_747{left:689px;bottom:542px;letter-spacing:-0.14px;}

.s1_747{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_747{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_747{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_747{font-size:14px;font-family:Verdana_3e8;color:#0860A8;}
.s5_747{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_747{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_747{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_747{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_747{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_747{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts747" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg747Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg747" style="-webkit-user-select: none;"><object width="935" height="1210" data="747/747.svg" type="image/svg+xml" id="pdf747" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_747" class="t s1_747">Vol. 3B </span><span id="t2_747" class="t s1_747">20-33 </span>
<span id="t3_747" class="t s2_747">PERFORMANCE MONITORING </span>
<span id="t4_747" class="t s3_747">response event using event code 0BBH and MSR_OFFCORE_RSP_1 (address 1A7H) are supported in processors </span>
<span id="t5_747" class="t s3_747">based on Westmere microarchitecture. The event code and event mask definitions of non-architectural perfor- </span>
<span id="t6_747" class="t s3_747">mance monitoring events can be found at: </span><span id="t7_747" class="t s4_747">https://perfmon-events.intel.com/ </span><span id="t8_747" class="t s3_747">. </span>
<span id="t9_747" class="t s3_747">The load latency facility is the same as described in Section 20.3.1.1.2, but added enhancement to provide more </span>
<span id="ta_747" class="t s3_747">information in the data source encoding field of each load latency record. The additional information relates to </span>
<span id="tb_747" class="t s3_747">STLB_MISS and LOCK, see Table 20-13. </span>
<span id="tc_747" class="t s5_747">20.3.3 </span><span id="td_747" class="t s5_747">Intel</span><span id="te_747" class="t s6_747">® </span><span id="tf_747" class="t s5_747">Xeon</span><span id="tg_747" class="t s6_747">® </span><span id="th_747" class="t s5_747">Processor E7 Family Performance Monitoring Facility </span>
<span id="ti_747" class="t s3_747">The performance monitoring facility in the processor core of the Intel </span>
<span id="tj_747" class="t s7_747">® </span>
<span id="tk_747" class="t s3_747">Xeon </span>
<span id="tl_747" class="t s7_747">® </span>
<span id="tm_747" class="t s3_747">processor E7 family is the same as </span>
<span id="tn_747" class="t s3_747">those supported in the Intel Xeon processor 5600 series </span>
<span id="to_747" class="t s7_747">1 </span>
<span id="tp_747" class="t s3_747">. The uncore subsystem in the Intel Xeon processor E7 </span>
<span id="tq_747" class="t s3_747">family is similar to those of the Intel Xeon processor 7500 series. The high level construction of the uncore sub- </span>
<span id="tr_747" class="t s3_747">system is similar to that shown in Figure 20-25, with the additional capability that up to 10 C-Box units are </span>
<span id="ts_747" class="t s3_747">supported. </span>
<span id="tt_747" class="t s3_747">Table 20-9 summarizes the number MSRs for uncore PMU for each box. </span>
<span id="tu_747" class="t s3_747">Details of the uncore performance monitoring facility of Intel Xeon Processor E7 family is available in the “Intel® </span>
<span id="tv_747" class="t s3_747">Xeon® Processor E7 Uncore Performance Monitoring Programming Reference Manual”. </span>
<span id="tw_747" class="t s5_747">20.3.4 </span><span id="tx_747" class="t s5_747">Performance Monitoring for Processors Based on Sandy Bridge Microarchitecture </span>
<span id="ty_747" class="t s3_747">Intel </span>
<span id="tz_747" class="t s7_747">® </span>
<span id="t10_747" class="t s3_747">Core™ i7-2xxx, Intel </span>
<span id="t11_747" class="t s7_747">® </span>
<span id="t12_747" class="t s3_747">Core™ i5-2xxx, Intel </span>
<span id="t13_747" class="t s7_747">® </span>
<span id="t14_747" class="t s3_747">Core™ i3-2xxx processor series, and Intel </span>
<span id="t15_747" class="t s7_747">® </span>
<span id="t16_747" class="t s3_747">Xeon </span>
<span id="t17_747" class="t s7_747">® </span>
<span id="t18_747" class="t s3_747">processor </span>
<span id="t19_747" class="t s3_747">E3-1200 family are based on Sandy Bridge microarchitecture; this section describes the performance monitoring </span>
<span id="t1a_747" class="t s3_747">facilities provided in the processor core. The core PMU supports architectural performance monitoring capability </span>
<span id="t1b_747" class="t s3_747">with version ID 3 (see Section 20.2.3) and a host of non-architectural monitoring capabilities. </span>
<span id="t1c_747" class="t s3_747">Architectural performance monitoring version 3 capabilities are described in Section 20.2.3. </span>
<span id="t1d_747" class="t s3_747">The core PMU’s capability is similar to those described in Section 20.3.1.1 and Section 20.6.3, with some differ- </span>
<span id="t1e_747" class="t s3_747">ences and enhancements relative to Westmere microarchitecture summarized in Table 20-10. </span>
<span id="t1f_747" class="t s8_747">1. </span><span id="t1g_747" class="t s8_747">Exceptions are indicated for event code 0FH in the event list for this processor (</span><span id="t1h_747" class="t s4_747">https://perfmon-events.intel.com/ </span><span id="t1i_747" class="t s8_747">); and valid </span>
<span id="t1j_747" class="t s8_747">bits of data source encoding field of each load latency record is limited to bits 5:4 of Table 20-13. </span>
<span id="t1k_747" class="t s9_747">Table 20-9. </span><span id="t1l_747" class="t s9_747">Uncore PMU MSR Summary for Intel® Xeon® Processor E7 Family </span>
<span id="t1m_747" class="t sa_747">Box </span><span id="t1n_747" class="t sa_747"># of Boxes </span><span id="t1o_747" class="t sa_747">Counters per Box </span>
<span id="t1p_747" class="t sa_747">Counter </span>
<span id="t1q_747" class="t sa_747">Width </span>
<span id="t1r_747" class="t sa_747">General </span>
<span id="t1s_747" class="t sa_747">Purpose </span>
<span id="t1t_747" class="t sa_747">Global </span>
<span id="t1u_747" class="t sa_747">Enable </span><span id="t1v_747" class="t sa_747">Sub-control MSRs </span>
<span id="t1w_747" class="t s8_747">C-Box </span><span id="t1x_747" class="t s8_747">10 </span><span id="t1y_747" class="t s8_747">6 </span><span id="t1z_747" class="t s8_747">48 </span><span id="t20_747" class="t s8_747">Yes </span><span id="t21_747" class="t s8_747">per-box </span><span id="t22_747" class="t s8_747">None </span>
<span id="t23_747" class="t s8_747">S-Box </span><span id="t24_747" class="t s8_747">2 </span><span id="t25_747" class="t s8_747">4 </span><span id="t26_747" class="t s8_747">48 </span><span id="t27_747" class="t s8_747">Yes </span><span id="t28_747" class="t s8_747">per-box </span><span id="t29_747" class="t s8_747">Match/Mask </span>
<span id="t2a_747" class="t s8_747">B-Box </span><span id="t2b_747" class="t s8_747">2 </span><span id="t2c_747" class="t s8_747">4 </span><span id="t2d_747" class="t s8_747">48 </span><span id="t2e_747" class="t s8_747">Yes </span><span id="t2f_747" class="t s8_747">per-box </span><span id="t2g_747" class="t s8_747">Match/Mask </span>
<span id="t2h_747" class="t s8_747">M-Box </span><span id="t2i_747" class="t s8_747">2 </span><span id="t2j_747" class="t s8_747">6 </span><span id="t2k_747" class="t s8_747">48 </span><span id="t2l_747" class="t s8_747">Yes </span><span id="t2m_747" class="t s8_747">per-box </span><span id="t2n_747" class="t s8_747">Yes </span>
<span id="t2o_747" class="t s8_747">R-Box </span><span id="t2p_747" class="t s8_747">1 </span><span id="t2q_747" class="t s8_747">16 ( 2 port, 8 per port) </span><span id="t2r_747" class="t s8_747">48 </span><span id="t2s_747" class="t s8_747">Yes </span><span id="t2t_747" class="t s8_747">per-box </span><span id="t2u_747" class="t s8_747">Yes </span>
<span id="t2v_747" class="t s8_747">W-Box </span><span id="t2w_747" class="t s8_747">1 </span><span id="t2x_747" class="t s8_747">4 </span><span id="t2y_747" class="t s8_747">48 </span><span id="t2z_747" class="t s8_747">Yes </span><span id="t30_747" class="t s8_747">per-box </span><span id="t31_747" class="t s8_747">None </span>
<span id="t32_747" class="t s8_747">1 </span><span id="t33_747" class="t s8_747">48 </span><span id="t34_747" class="t s8_747">No </span><span id="t35_747" class="t s8_747">per-box </span><span id="t36_747" class="t s8_747">None </span>
<span id="t37_747" class="t s8_747">U-Box </span><span id="t38_747" class="t s8_747">1 </span><span id="t39_747" class="t s8_747">1 </span><span id="t3a_747" class="t s8_747">48 </span><span id="t3b_747" class="t s8_747">Yes </span><span id="t3c_747" class="t s8_747">uncore </span><span id="t3d_747" class="t s8_747">None </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
