# priority-encoder
“Priority Encoder in Verilog using structural modeling. Built with two submodules: a Priority Circuit to select the highest active input and a Binary Encoder to generate its binary code. Includes testbenches for simulation and easy extension to larger designs.”
