###############################################################
#  Generated by:      Cadence Innovus 16.10-p004_1
#  OS:                Linux x86_64(Host ID kriti)
#  Generated on:      Tue Nov 28 12:36:08 2017
#  Design:            PIF2WB
#  Command:           check_design -all -no_html -out_file /home/vlsi2_g05/VLSI2/pif2wb/src/PIF2WB.pos_physical/design.rpt
###############################################################


==============================
Design Stats
==============================
Design Name: PIF2WB  
    ------------------------------
    Cells used in the design
    ------------------------------
    HS65_GS_SDFPRQX9  
    HS65_GS_OR2X9  
    HS65_GS_OR2X4  
    HS65_GS_NOR3X1  
    HS65_GS_NOR3AX2  
    HS65_GS_NOR2X9  
    HS65_GS_NOR2X6  
    HS65_GS_NOR2X2  
    HS65_GS_NOR2AX6  
    HS65_GS_NOR2AX3  
    HS65_GS_NAND4ABX3  
    HS65_GS_NAND3X5  
    HS65_GS_NAND2X7  
    HS65_GS_NAND2X2  
    HS65_GS_NAND2AX7  
    HS65_GS_NAND2AX4  
    HS65_GS_MUXI21X2  
    HS65_GS_MUX21X4  
    HS65_GS_MUX21I1X3  
    HS65_GS_LDHQX9  
    HS65_GS_IVX9  
    HS65_GS_IVX7  
    HS65_GS_HA1X4  
    HS65_GS_DFPRQX9  
    HS65_GS_BTHX10  
    HS65_GS_BFX27  
    HS65_GS_AOI32X5  
    HS65_GS_AOI312X4  
    HS65_GS_AOI21X2  
    HS65_GS_AOI212X4  
    HS65_GS_AO22X9  
    HS65_GS_AO222X4  
    HS65_GS_AO212X4  
    HS65_GS_AND3ABCX9  
    HS65_GS_AND2X4  
    HS65_GSS_XOR2X6  
    HS65_GSS_XOR2X3  
    HS65_GSS_XNOR2X6  
    HS65_GS_FILLERPFP2  
    HS65_GS_FILLERPFP1  
    HS65_GS_FILLERPFOP9  
    HS65_GS_FILLERPFOP12  
    HS65_GS_FILLERNPWPFP8  
    HS65_GS_FILLERNPWPFP4  
    HS65_GS_FILLERNPWPFP3  
    HS65_GS_FILLERNPWPFP16  
    Number of cells used in the design  46  
    ------------------------------
    Non-uniquified instances used in the design
    ------------------------------
    FE_OFC8_n_96  
    FE_OFC7_n_94  
    FE_OFC6_STB_O  
    FE_OFC5_n_97  
    FE_OFC4_n_97  
    FE_OFC3_n_88  
    FE_OFC2_FE_OFN0_n_172  
    FE_OFC1_FE_OFN0_n_172  
    FE_OFC0_n_172  
    FE_DBTC0_n_88  
    g939_730256179  
    g205_730256179  
    g206_730256179  
    g207_730256179  
    g208_730256179  
    g209_730256179  
    g210_730256179  
    g211_730256179  
    g212_730256179  
    g190_730256179  
    g191_730256179  
    g193_730256179  
    g194_730256179  
    g195_730256179  
    g196_730256179  
    g197_730256179  
    g213_730256179  
    g199_730256179  
    g181_730256179  
    g201_730256179  
    g202_730256179  
    g214_730256179  
    g215_730256179  
    g216_730256179  
    g203_730256179  
    g176_730256179  
    g179_730256179  
    g200_730256179  
    g182_730256179  
    g187_730256179  
    g188_730256179  
    g189_730256179  
    g204_730256179  
    g1400_730256179  
    g230_730256179  
    g229_730256179  
    g231_730256179  
    g232_730256179  
    g233_730256179  
    g234_730256179  
    g235_730256179  
    g236_730256179  
    g217_730256179  
    g237_730256179  
    g238_730256179  
    g239_730256179  
    g240_730256179  
    g220_730256179  
    g242_730256179  
    g241_730256179  
    g243_730256179  
    g244_730256179  
    g245_730256179  
    g246_730256179  
    g247_730256179  
    g248_730256179  
    g221_730256179  
    g249_730256179  
    g250_730256179  
    g222_730256179  
    g224_730256179  
    g223_730256179  
    g225_730256179  
    g226_730256179  
    g227_730256179  
    g228_730256179  
    g1403_730256179  
    g1404_730256179  
    g1405_730256179  
    g1407_730256179  
    g1408_730256179  
    g1409_730256179  
    g1412_730256179  
    g1413_730256179  
    g1415_730256179  
    g1416_730256179  
    g1417_730256179  
    g1418_730256179  
    g1419_730256179  
    g1420_730256179  
    g1421_730256179  
    g1422_730256179  
    g1423_730256179  
    g1424_730256179  
    g1425_730256179  
    g1426_730256179  
    Counter_Burst_Transfer_ADR_REG_reg[0]  
    Counter_Burst_Transfer_ADR_REG_reg[1]  
    Counter_Burst_Transfer_ADR_REG_reg[2]  
    Counter_Burst_Transfer_ADR_REG_reg[3]  
    Counter_Burst_Transfer_ADR_REG_reg[4]  
    Counter_Burst_Transfer_ADR_REG_reg[5]  
    Counter_Burst_Transfer_ADR_REG_reg[6]  
    Counter_Burst_Transfer_ADR_REG_reg[7]  
    Counter_Burst_Transfer_ADR_REG_reg[8]  
    Counter_Burst_Transfer_ADR_REG_reg[9]  
    Counter_Burst_Transfer_ADR_REG_reg[10]  
    Counter_Burst_Transfer_ADR_REG_reg[11]  
    Counter_Burst_Transfer_ADR_REG_reg[12]  
    Counter_Burst_Transfer_ADR_REG_reg[13]  
    Counter_Burst_Transfer_ADR_REG_reg[14]  
    Counter_Burst_Transfer_ADR_REG_reg[15]  
    Counter_Burst_Transfer_ADR_REG_reg[16]  
    Counter_Burst_Transfer_ADR_REG_reg[17]  
    Counter_Burst_Transfer_ADR_REG_reg[18]  
    Counter_Burst_Transfer_ADR_REG_reg[19]  
    Counter_Burst_Transfer_ADR_REG_reg[20]  
    Counter_Burst_Transfer_ADR_REG_reg[21]  
    Counter_Burst_Transfer_ADR_REG_reg[22]  
    Counter_Burst_Transfer_ADR_REG_reg[23]  
    Counter_Burst_Transfer_ADR_REG_reg[24]  
    Counter_Burst_Transfer_ADR_REG_reg[25]  
    Counter_Burst_Transfer_ADR_REG_reg[26]  
    Counter_Burst_Transfer_ADR_REG_reg[27]  
    Counter_Burst_Transfer_ADR_REG_reg[28]  
    Counter_Burst_Transfer_ADR_REG_reg[29]  
    Counter_Burst_Transfer_ADR_REG_reg[30]  
    Counter_Burst_Transfer_ADR_REG_reg[31]  
    Counter_Burst_Transfer_N_reg[0]  
    Counter_Burst_Transfer_N_reg[1]  
    Counter_Burst_Transfer_N_reg[2]  
    Counter_Burst_Transfer_N_reg[3]  
    TOT_TRANSFER_I_reg[1]  
    TOT_TRANSFER_I_reg[2]  
    TOT_TRANSFER_I_reg[3]  
    reg0_temp_reg[0]  
    reg0_temp_reg[1]  
    reg0_temp_reg[2]  
    reg0_temp_reg[3]  
    reg1_temp_reg[0]  
    reg1_temp_reg[1]  
    reg1_temp_reg[2]  
    reg1_temp_reg[3]  
    state_reg[0]  
    state_reg[1]  
    state_reg[2]  
    g2329_730256179  
    g2331_730256179  
    g2334_730256179  
    g2335_730256179  
    g2338_730256179  
    g2339_730256179  
    g2341_730256179  
    g2342_730256179  
    g2343_730256179  
    g2349_730256179  
    g2350_730256179  
    g2385_730256179  
    g2386_730256179  
    g2387_730256179  
    g2388_730256179  
    g2389_730256179  
    g2390_730256179  
    g2391_730256179  
    g2392_730256179  
    g2393_730256179  
    g2394_730256179  
    g2395_730256179  
    g2396_730256179  
    g2397_730256179  
    g2398_730256179  
    g2399_730256179  
    g2402_730256179  
    g2406_730256179  
    g2407_730256179  
    g2408_730256179  
    g2409_730256179  
    g2410_730256179  
    g2411_730256179  
    g2412_730256179  
    g2413_730256179  
    g2414_730256179  
    g2415_730256179  
    g2416_730256179  
    g2417_730256179  
    g2418_730256179  
    g2419_730256179  
    g2420_730256179  
    g2421_730256179  
    g2422_730256179  
    g2423_730256179  
    g2424_730256179  
    g2425_730256179  
    g2429_730256179  
    g2431_730256179  
    g2432_730256179  
    g2433_730256179  
    g2436_730256179  
    g2438_730256179  
    g2440_730256179  
    g2441_730256179  
    g2442_730256179  
    g2443_730256179  
    g2448_730256179  
    g2456_730256179  
    drc_bufs2471_730256179  
    Counter_Burst_Transfer_add_69_28_g917_730256179  
    Counter_Burst_Transfer_add_69_28_g918_730256179  
    Counter_Burst_Transfer_add_69_28_g919_730256179  
    Counter_Burst_Transfer_add_69_28_g920_730256179  
    Counter_Burst_Transfer_add_69_28_g921_730256179  
    Counter_Burst_Transfer_add_69_28_g922_730256179  
    Counter_Burst_Transfer_add_69_28_g923_730256179  
    Counter_Burst_Transfer_add_69_28_g924_730256179  
    Counter_Burst_Transfer_add_69_28_g925_730256179  
    Counter_Burst_Transfer_add_69_28_g926_730256179  
    Counter_Burst_Transfer_add_69_28_g927_730256179  
    Counter_Burst_Transfer_add_69_28_g928_730256179  
    Counter_Burst_Transfer_add_69_28_g929_730256179  
    Counter_Burst_Transfer_add_69_28_g930_730256179  
    Counter_Burst_Transfer_add_69_28_g931_730256179  
    Counter_Burst_Transfer_add_69_28_g932_730256179  
    Counter_Burst_Transfer_add_69_28_g933_730256179  
    Counter_Burst_Transfer_add_69_28_g934_730256179  
    Counter_Burst_Transfer_add_69_28_g935_730256179  
    Counter_Burst_Transfer_add_69_28_g936_730256179  
    Counter_Burst_Transfer_add_69_28_g937_730256179  
    Counter_Burst_Transfer_add_69_28_g938_730256179  
    Counter_Burst_Transfer_add_69_28_g939_730256179  
    Counter_Burst_Transfer_add_69_28_g940_730256179  
    Counter_Burst_Transfer_add_69_28_g941_730256179  
    Counter_Burst_Transfer_add_69_28_g942_730256179  
    Counter_Burst_Transfer_add_69_28_g943_730256179  
    Counter_Burst_Transfer_add_69_28_g944_730256179  
    Counter_Burst_Transfer_add_69_28_g945_730256179  
    WELLTAP_1  
    WELLTAP_2  
    WELLTAP_3  
    WELLTAP_4  
    WELLTAP_5  
    WELLTAP_6  
    WELLTAP_7  
    WELLTAP_8  
    WELLTAP_9  
    WELLTAP_10  
    WELLTAP_11  
    WELLTAP_12  
    WELLTAP_13  
    WELLTAP_14  
    WELLTAP_15  
    WELLTAP_16  
    WELLTAP_17  
    WELLTAP_18  
    WELLTAP_19  
    WELLTAP_20  
    WELLTAP_21  
    WELLTAP_22  
    WELLTAP_23  
    WELLTAP_24  
    WELLTAP_25  
    WELLTAP_26  
    WELLTAP_27  
    WELLTAP_28  
    WELLTAP_29  
    WELLTAP_30  
    WELLTAP_31  
    WELLTAP_32  
    WELLTAP_33  
    WELLTAP_34  
    WELLTAP_35  
    WELLTAP_36  
    WELLTAP_37  
    WELLTAP_38  
    WELLTAP_39  
    WELLTAP_40  
    WELLTAP_41  
    WELLTAP_42  
    WELLTAP_43  
    WELLTAP_44  
    WELLTAP_45  
    WELLTAP_46  
    WELLTAP_47  
    WELLTAP_48  
    WELLTAP_49  
    WELLTAP_50  
    WELLTAP_51  
    WELLTAP_52  
    WELLTAP_53  
    WELLTAP_54  
    WELLTAP_55  
    WELLTAP_56  
    WELLTAP_57  
    WELLTAP_58  
    WELLTAP_59  
    WELLTAP_60  
    WELLTAP_61  
    WELLTAP_62  
    WELLTAP_63  
    WELLTAP_64  
    WELLTAP_65  
    WELLTAP_66  
    WELLTAP_67  
    WELLTAP_68  
    WELLTAP_69  
    WELLTAP_70  
    WELLTAP_71  
    WELLTAP_72  
    WELLTAP_73  
    WELLTAP_74  
    WELLTAP_75  
    WELLTAP_76  
    WELLTAP_77  
    WELLTAP_78  
    WELLTAP_79  
    WELLTAP_80  
    WELLTAP_81  
    WELLTAP_82  
    WELLTAP_83  
    WELLTAP_84  
    WELLTAP_85  
    WELLTAP_86  
    WELLTAP_87  
    WELLTAP_88  
    WELLTAP_89  
    WELLTAP_90  
    WELLTAP_91  
    WELLTAP_92  
    WELLTAP_93  
    WELLTAP_94  
    WELLTAP_95  
    WELLTAP_96  
    WELLTAP_97  
    WELLTAP_98  
    WELLTAP_99  
    WELLTAP_100  
    WELLTAP_101  
    WELLTAP_102  
    WELLTAP_103  
    WELLTAP_104  
    WELLTAP_105  
    WELLTAP_106  
    WELLTAP_107  
    WELLTAP_108  
    WELLTAP_109  
    WELLTAP_110  
    WELLTAP_111  
    WELLTAP_112  
    WELLTAP_113  
    WELLTAP_114  
    WELLTAP_115  
    WELLTAP_116  
    WELLTAP_117  
    WELLTAP_118  
    WELLTAP_119  
    FILLER_impl1_1  
    FILLER_impl1_2  
    FILLER_impl1_3  
    FILLER_impl1_4  
    FILLER_impl1_5  
    FILLER_impl1_6  
    FILLER_impl1_7  
    FILLER_impl1_8  
    FILLER_impl1_9  
    FILLER_impl1_10  
    FILLER_impl1_11  
    FILLER_impl1_12  
    FILLER_impl1_13  
    FILLER_impl1_14  
    FILLER_impl1_15  
    FILLER_impl1_16  
    FILLER_impl1_17  
    FILLER_impl1_18  
    FILLER_impl1_19  
    FILLER_impl1_20  
    FILLER_impl1_21  
    FILLER_impl1_22  
    FILLER_impl1_23  
    FILLER_impl1_24  
    FILLER_impl1_25  
    FILLER_impl1_26  
    FILLER_impl1_27  
    FILLER_impl1_28  
    FILLER_impl1_29  
    FILLER_impl1_30  
    FILLER_impl1_31  
    FILLER_impl1_32  
    FILLER_impl1_33  
    FILLER_impl1_34  
    FILLER_impl1_35  
    FILLER_impl1_36  
    FILLER_impl1_37  
    FILLER_impl1_38  
    FILLER_impl1_39  
    FILLER_impl1_40  
    FILLER_impl1_41  
    FILLER_impl1_42  
    FILLER_impl1_43  
    FILLER_impl1_44  
    FILLER_impl1_45  
    FILLER_impl1_46  
    FILLER_impl1_47  
    FILLER_impl1_48  
    FILLER_impl1_49  
    FILLER_impl1_50  
    FILLER_impl1_51  
    FILLER_impl1_52  
    FILLER_impl1_53  
    FILLER_impl1_54  
    FILLER_impl1_55  
    FILLER_impl1_56  
    FILLER_impl1_57  
    FILLER_impl1_58  
    FILLER_impl1_59  
    FILLER_impl1_60  
    FILLER_impl1_61  
    FILLER_impl1_62  
    FILLER_impl1_63  
    FILLER_impl1_64  
    FILLER_impl1_65  
    FILLER_impl1_66  
    FILLER_impl1_67  
    FILLER_impl1_68  
    FILLER_impl1_69  
    FILLER_impl1_70  
    FILLER_impl1_71  
    FILLER_impl1_72  
    FILLER_impl1_73  
    FILLER_impl1_74  
    FILLER_impl1_75  
    FILLER_impl1_76  
    FILLER_impl1_77  
    FILLER_impl1_78  
    FILLER_impl1_79  
    FILLER_impl1_80  
    FILLER_impl1_81  
    FILLER_impl1_82  
    FILLER_impl1_83  
    FILLER_impl1_84  
    FILLER_impl1_85  
    FILLER_impl1_86  
    FILLER_impl1_87  
    FILLER_impl1_88  
    FILLER_impl1_89  
    FILLER_impl1_90  
    FILLER_impl1_91  
    FILLER_impl1_92  
    FILLER_impl1_93  
    FILLER_impl1_94  
    FILLER_impl1_95  
    FILLER_impl1_96  
    FILLER_impl1_97  
    FILLER_impl1_98  
    FILLER_impl1_99  
    FILLER_impl1_100  
    FILLER_impl1_101  
    FILLER_impl1_102  
    FILLER_impl1_103  
    FILLER_impl1_104  
    FILLER_impl1_105  
    FILLER_impl1_106  
    FILLER_impl1_107  
    FILLER_impl1_108  
    FILLER_impl1_109  
    FILLER_impl1_110  
    FILLER_impl1_111  
    FILLER_impl1_112  
    FILLER_impl1_113  
    FILLER_impl1_114  
    FILLER_impl1_115  
    FILLER_impl1_116  
    FILLER_impl1_117  
    FILLER_impl1_118  
    FILLER_impl1_119  
    FILLER_impl1_120  
    FILLER_impl1_121  
    FILLER_impl1_122  
    FILLER_impl1_123  
    FILLER_impl1_124  
    FILLER_impl1_125  
    FILLER_impl1_126  
    FILLER_impl1_127  
    FILLER_impl1_128  
    FILLER_impl1_129  
    FILLER_impl1_130  
    FILLER_impl1_131  
    FILLER_impl1_132  
    FILLER_impl1_133  
    FILLER_impl1_134  
    FILLER_impl1_135  
    FILLER_impl1_136  
    FILLER_impl1_137  
    FILLER_impl1_138  
    FILLER_impl1_139  
    FILLER_impl1_140  
    FILLER_impl1_141  
    FILLER_impl1_142  
    FILLER_impl1_143  
    FILLER_impl1_144  
    FILLER_impl1_145  
    FILLER_impl1_146  
    FILLER_impl1_147  
    FILLER_impl1_148  
    FILLER_impl1_149  
    FILLER_impl1_150  
    FILLER_impl1_151  
    FILLER_impl1_152  
    FILLER_impl1_153  
    FILLER_impl1_154  
    FILLER_impl1_155  
    FILLER_impl1_156  
    FILLER_impl1_157  
    FILLER_impl1_158  
    FILLER_impl1_159  
    FILLER_impl1_160  
    FILLER_impl1_161  
    FILLER_impl1_162  
    FILLER_impl1_163  
    FILLER_impl1_164  
    FILLER_impl1_165  
    FILLER_impl1_166  
    FILLER_impl1_167  
    FILLER_impl1_168  
    FILLER_impl1_169  
    FILLER_impl1_170  
    FILLER_impl1_171  
    FILLER_impl1_172  
    FILLER_impl1_173  
    FILLER_impl1_174  
    FILLER_impl1_175  
    FILLER_impl1_176  
    FILLER_impl1_177  
    FILLER_impl1_178  
    FILLER_impl1_179  
    FILLER_impl1_180  
    FILLER_impl1_181  
    FILLER_impl1_182  
    FILLER_impl1_183  
    FILLER_impl1_184  
    FILLER_impl1_185  
    FILLER_impl1_186  
    FILLER_impl1_187  
    FILLER_impl1_188  
    FILLER_impl1_189  
    FILLER_impl1_190  
    FILLER_impl1_191  
    FILLER_impl1_192  
    FILLER_impl1_193  
    FILLER_impl1_194  
    FILLER_impl1_195  
    FILLER_impl1_196  
    FILLER_impl1_197  
    FILLER_impl1_198  
    FILLER_impl1_199  
    FILLER_impl1_200  
    FILLER_impl1_201  
    FILLER_impl1_202  
    FILLER_impl1_203  
    FILLER_impl1_204  
    FILLER_impl1_205  
    FILLER_impl1_206  
    FILLER_impl1_207  
    FILLER_impl1_208  
    FILLER_impl1_209  
    FILLER_impl1_210  
    FILLER_impl1_211  
    FILLER_impl1_212  
    FILLER_impl1_213  
    FILLER_impl1_214  
    FILLER_impl1_215  
    FILLER_impl1_216  
    FILLER_impl1_217  
    FILLER_impl1_218  
    FILLER_impl1_219  
    FILLER_impl1_220  
    FILLER_impl1_221  
    FILLER_impl1_222  
    FILLER_impl1_223  
    FILLER_impl1_224  
    FILLER_impl1_225  
    FILLER_impl1_226  
    FILLER_impl1_227  
    FILLER_impl1_229  
    FILLER_impl1_230  
    FILLER_impl1_231  
    FILLER_impl1_232  
    FILLER_impl1_233  
    FILLER_impl1_234  
    FILLER_impl1_235  
    FILLER_impl1_236  
    FILLER_impl1_237  
    FILLER_impl1_238  
    FILLER_impl1_239  
    FILLER_impl1_240  
    FILLER_impl1_241  
    FILLER_impl1_242  
    FILLER_impl1_243  
    FILLER_impl1_244  
    FILLER_impl1_245  
    FILLER_impl1_246  
    FILLER_impl1_247  
    FILLER_impl1_248  
    FILLER_impl1_249  
    FILLER_impl1_250  
    FILLER_impl1_251  
    FILLER_impl1_252  
    FILLER_impl1_253  
    FILLER_impl1_254  
    Number of Non-uniquified instances in the design  607  

==============================
Physical Library(LEF) Integrity Check
==============================
Cells with missing LEF: 0  
Cells with missing PG PIN: 0  
Cells with missing dimension: 0  
Cells dimensions not multiple integer of site: 0  
Cells pin with missing direction: 0  
Cells pin with missing geometry: 0  
Cells PG Pins with missing geometry: 0  

==============================
Timing information check
==============================
Cells with missing Timing data: 0  

==============================
SPEF Coverage
==============================
Annotation to Verilog Netlist: 100%  
Annotation to Physical Netlist: 100%  

==============================
Top Level Netlist Check
==============================
    ------------------------------
    Floating Port
    ------------------------------
    PIReqCNTL[6]  
    PIReqCNTL[5]  
    PIReqCNTL[3]  
    POReqRDY  
    PORespCNTL[7]  
    PORespCNTL[6]  
    PORespCNTL[5]  
    PORespCNTL[4]  
    PORespCNTL[3]  
    PORespCNTL[2]  
    PORespCNTL[1]  
    ERR_I  
    BTE_O[1]  
    BTE_O[0]  
    Floating Ports  14  
Ports Connect to multiple Pads: 0  
    ------------------------------
    Port connected to core instances
    ------------------------------
    Port name  # of connections  
    CTI_O[0]  2  
    CTI_O[1]  1  
    CTI_O[2]  2  
    WE_O  1  
    STB_O  15  
    SEL_O[0]  2  
    SEL_O[1]  2  
    SEL_O[2]  2  
    SEL_O[3]  2  
    CYC_O  1  
    DAT_O[0]  1  
    DAT_O[1]  1  
    DAT_O[2]  1  
    DAT_O[3]  1  
    DAT_O[4]  1  
    DAT_O[5]  1  
    DAT_O[6]  1  
    DAT_O[7]  1  
    DAT_O[8]  1  
    DAT_O[9]  1  
    DAT_O[10]  1  
    DAT_O[11]  1  
    DAT_O[12]  1  
    DAT_O[13]  1  
    DAT_O[14]  1  
    DAT_O[15]  1  
    DAT_O[16]  1  
    DAT_O[17]  1  
    DAT_O[18]  1  
    DAT_O[19]  1  
    DAT_O[20]  1  
    DAT_O[21]  1  
    DAT_O[22]  1  
    DAT_O[23]  1  
    DAT_O[24]  1  
    DAT_O[25]  1  
    DAT_O[26]  1  
    DAT_O[27]  1  
    DAT_O[28]  1  
    DAT_O[29]  1  
    DAT_O[30]  1  
    DAT_O[31]  1  
    ADR_O[0]  2  
    ADR_O[1]  2  
    ADR_O[2]  4  
    ADR_O[3]  3  
    ADR_O[4]  3  
    ADR_O[5]  3  
    ADR_O[6]  3  
    ADR_O[7]  3  
    ADR_O[8]  3  
    ADR_O[9]  3  
    ADR_O[10]  3  
    ADR_O[11]  3  
    ADR_O[12]  3  
    ADR_O[13]  3  
    ADR_O[14]  3  
    ADR_O[15]  3  
    ADR_O[16]  3  
    ADR_O[17]  3  
    ADR_O[18]  3  
    ADR_O[19]  3  
    ADR_O[20]  3  
    ADR_O[21]  3  
    ADR_O[22]  3  
    ADR_O[23]  3  
    ADR_O[24]  3  
    ADR_O[25]  3  
    ADR_O[26]  3  
    ADR_O[27]  3  
    ADR_O[28]  3  
    ADR_O[29]  3  
    ADR_O[30]  3  
    ADR_O[31]  3  
    DAT_I[0]  1  
    DAT_I[1]  1  
    DAT_I[2]  1  
    DAT_I[3]  1  
    DAT_I[4]  1  
    DAT_I[5]  1  
    DAT_I[6]  1  
    DAT_I[7]  1  
    DAT_I[8]  1  
    DAT_I[9]  1  
    DAT_I[10]  1  
    DAT_I[11]  1  
    DAT_I[12]  1  
    DAT_I[13]  1  
    DAT_I[14]  1  
    DAT_I[15]  1  
    DAT_I[16]  1  
    DAT_I[17]  1  
    DAT_I[18]  1  
    DAT_I[19]  1  
    DAT_I[20]  1  
    DAT_I[21]  1  
    DAT_I[22]  1  
    DAT_I[23]  1  
    DAT_I[24]  1  
    DAT_I[25]  1  
    DAT_I[26]  1  
    DAT_I[27]  1  
    DAT_I[28]  1  
    DAT_I[29]  1  
    DAT_I[30]  1  
    DAT_I[31]  1  
    ACK_I  5  
    PIRespRDY  1  
    PORespDATA[0]  1  
    PORespDATA[1]  1  
    PORespDATA[2]  1  
    PORespDATA[3]  1  
    PORespDATA[4]  1  
    PORespDATA[5]  1  
    PORespDATA[6]  1  
    PORespDATA[7]  1  
    PORespDATA[8]  1  
    PORespDATA[9]  1  
    PORespDATA[10]  1  
    PORespDATA[11]  1  
    PORespDATA[12]  1  
    PORespDATA[13]  1  
    PORespDATA[14]  1  
    PORespDATA[15]  1  
    PORespDATA[16]  1  
    PORespDATA[17]  1  
    PORespDATA[18]  1  
    PORespDATA[19]  1  
    PORespDATA[20]  1  
    PORespDATA[21]  1  
    PORespDATA[22]  1  
    PORespDATA[23]  1  
    PORespDATA[24]  1  
    PORespDATA[25]  1  
    PORespDATA[26]  1  
    PORespDATA[27]  1  
    PORespDATA[28]  1  
    PORespDATA[29]  1  
    PORespDATA[30]  1  
    PORespDATA[31]  1  
    PORespCNTL[0]  1  
    PORespVALID  5  
    PIReqDataBE[0]  1  
    PIReqDataBE[1]  1  
    PIReqDataBE[2]  1  
    PIReqDataBE[3]  1  
    PIReqDATA[0]  1  
    PIReqDATA[1]  1  
    PIReqDATA[2]  1  
    PIReqDATA[3]  1  
    PIReqDATA[4]  1  
    PIReqDATA[5]  1  
    PIReqDATA[6]  1  
    PIReqDATA[7]  1  
    PIReqDATA[8]  1  
    PIReqDATA[9]  1  
    PIReqDATA[10]  1  
    PIReqDATA[11]  1  
    PIReqDATA[12]  1  
    PIReqDATA[13]  1  
    PIReqDATA[14]  1  
    PIReqDATA[15]  1  
    PIReqDATA[16]  1  
    PIReqDATA[17]  1  
    PIReqDATA[18]  1  
    PIReqDATA[19]  1  
    PIReqDATA[20]  1  
    PIReqDATA[21]  1  
    PIReqDATA[22]  1  
    PIReqDATA[23]  1  
    PIReqDATA[24]  1  
    PIReqDATA[25]  1  
    PIReqDATA[26]  1  
    PIReqDATA[27]  1  
    PIReqDATA[28]  1  
    PIReqDATA[29]  1  
    PIReqDATA[30]  1  
    PIReqDATA[31]  1  
    PIReqADRS[0]  1  
    PIReqADRS[1]  1  
    PIReqADRS[2]  1  
    PIReqADRS[3]  1  
    PIReqADRS[4]  1  
    PIReqADRS[5]  1  
    PIReqADRS[6]  1  
    PIReqADRS[7]  1  
    PIReqADRS[8]  1  
    PIReqADRS[9]  1  
    PIReqADRS[10]  1  
    PIReqADRS[11]  1  
    PIReqADRS[12]  1  
    PIReqADRS[13]  1  
    PIReqADRS[14]  1  
    PIReqADRS[15]  1  
    PIReqADRS[16]  1  
    PIReqADRS[17]  1  
    PIReqADRS[18]  1  
    PIReqADRS[19]  1  
    PIReqADRS[20]  1  
    PIReqADRS[21]  1  
    PIReqADRS[22]  1  
    PIReqADRS[23]  1  
    PIReqADRS[24]  1  
    PIReqADRS[25]  1  
    PIReqADRS[26]  1  
    PIReqADRS[27]  1  
    PIReqADRS[28]  1  
    PIReqADRS[29]  1  
    PIReqADRS[30]  1  
    PIReqADRS[31]  1  
    PIReqCNTL[0]  1  
    PIReqCNTL[1]  2  
    PIReqCNTL[2]  3  
    PIReqCNTL[4]  3  
    PIReqCNTL[7]  2  
    PIReqVALID  1  
    RST  1  
    CLK  47  
    Ports connected to core instances  218  

==============================
Instance Pin Check
==============================
    Output pins connected to Power Ground net  0  
    Instances with input pins tied together  0  
    TieHi/Lo term nets not connected to instance's PG terms  0  
    Floating Instance terminals  0  
    Floating IO terms  0  
    Tie Hi/Lo output terms floating  0  
    Output term shorted to Power Ground net  0  

==============================
Primitive Net DRC Check
==============================
Nets with tri-state driver: 0  
Nets with parallel drivers: 0  
Nets with multiple drivers: 0  
Nets with no driver (No FanIn): 0  
    ------------------------------
    No FanOut Net
    ------------------------------
    Counter_Burst_Transfer_plus_69_28[0]  
    Counter_Burst_Transfer_plus_69_28[1]  
    Counter_Burst_Transfer_plus_69_28[2]  
    TOT_TRANSFER_I[0]  
    CTI_O[2]  
    PORespCNTL[1]  
    PORespCNTL[2]  
    PORespVALID  
    PIReqCNTL[3]  
    PIReqCNTL[5]  
    PIReqCNTL[6]  
    Output Floating nets (No FanOut)  11  
High Fanout nets (>50): 0  

==============================
Sub Module Port Definition Check
==============================
Tie Hi/Lo instances connected to output: 0  
Verilog nets with multiple drivers: 0  

==============================
Dont Use Cells Used in Design
==============================
Dont use cells in design: 0  

==============================
I/O Pin Check
==============================
Unplaced I/O Pins: 0  
    ------------------------------
    I/O Pin not connected in design
    ------------------------------
    PIReqCNTL[6]  
    PIReqCNTL[5]  
    PIReqCNTL[3]  
    POReqRDY  
    PORespCNTL[7]  
    PORespCNTL[6]  
    PORespCNTL[5]  
    PORespCNTL[4]  
    PORespCNTL[3]  
    BTE_O[1]  
    BTE_O[0]  
    Floating I/O Pins  11  
    ------------------------------
    I/O pins connected to non IO insts (fine for a block though)
    ------------------------------
    I/O Pin  Non I/O Instance  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[0]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[1]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[2]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[3]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[4]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[5]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[6]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[7]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[8]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[9]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[10]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[11]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[12]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[13]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[14]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[15]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[16]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[17]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[18]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[19]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[20]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[21]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[22]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[23]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[24]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[25]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[26]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[27]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[28]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[29]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[30]  
    CLK  Counter_Burst_Transfer_ADR_REG_reg[31]  
    CLK  Counter_Burst_Transfer_N_reg[0]  
    CLK  Counter_Burst_Transfer_N_reg[1]  
    CLK  Counter_Burst_Transfer_N_reg[2]  
    CLK  Counter_Burst_Transfer_N_reg[3]  
    CLK  reg0_temp_reg[0]  
    CLK  reg0_temp_reg[1]  
    CLK  reg0_temp_reg[2]  
    CLK  reg0_temp_reg[3]  
    CLK  reg1_temp_reg[0]  
    CLK  reg1_temp_reg[1]  
    CLK  reg1_temp_reg[2]  
    CLK  reg1_temp_reg[3]  
    CLK  state_reg[0]  
    CLK  state_reg[1]  
    CLK  state_reg[2]  
    RST  g939_730256179  
    PIReqVALID  g2405_730256179  
    PIReqCNTL[7]  g2346_730256179  
    PIReqCNTL[7]  g2430_730256179  
    PIReqCNTL[4]  g2346_730256179  
    PIReqCNTL[4]  g2430_730256179  
    PIReqCNTL[4]  g2448_730256179  
    PIReqCNTL[2]  TOT_TRANSFER_I_reg[2]  
    PIReqCNTL[2]  g2432_730256179  
    PIReqCNTL[2]  g2440_730256179  
    PIReqCNTL[1]  g2432_730256179  
    PIReqCNTL[1]  g2440_730256179  
    PIReqCNTL[0]  g2439_730256179  
    PIReqADRS[31]  g2442_730256179  
    PIReqADRS[30]  g2407_730256179  
    PIReqADRS[29]  g2387_730256179  
    PIReqADRS[28]  g2386_730256179  
    PIReqADRS[27]  g2398_730256179  
    PIReqADRS[26]  g2396_730256179  
    PIReqADRS[25]  g2395_730256179  
    PIReqADRS[24]  g2393_730256179  
    PIReqADRS[23]  g2392_730256179  
    PIReqADRS[22]  g2391_730256179  
    PIReqADRS[21]  g2390_730256179  
    PIReqADRS[20]  g2415_730256179  
    PIReqADRS[19]  g2424_730256179  
    PIReqADRS[18]  g2423_730256179  
    PIReqADRS[17]  g2422_730256179  
    PIReqADRS[16]  g2421_730256179  
    PIReqADRS[15]  g2420_730256179  
    PIReqADRS[14]  g2419_730256179  
    PIReqADRS[13]  g2418_730256179  
    PIReqADRS[12]  g2417_730256179  
    PIReqADRS[11]  g2416_730256179  
    PIReqADRS[10]  g2414_730256179  
    PIReqADRS[9]  g2413_730256179  
    PIReqADRS[8]  g2412_730256179  
    PIReqADRS[7]  g2411_730256179  
    PIReqADRS[6]  g2409_730256179  
    PIReqADRS[5]  g2410_730256179  
    PIReqADRS[4]  g2406_730256179  
    PIReqADRS[3]  g2397_730256179  
    PIReqADRS[2]  g2394_730256179  
    PIReqADRS[1]  g2388_730256179  
    PIReqADRS[0]  g2389_730256179  
    PIReqDATA[31]  g203_730256179  
    PIReqDATA[30]  g176_730256179  
    PIReqDATA[29]  g179_730256179  
    PIReqDATA[28]  g181_730256179  
    PIReqDATA[27]  g182_730256179  
    PIReqDATA[26]  g187_730256179  
    PIReqDATA[25]  g188_730256179  
    PIReqDATA[24]  g189_730256179  
    PIReqDATA[23]  g204_730256179  
    PIReqDATA[22]  g205_730256179  
    PIReqDATA[21]  g206_730256179  
    PIReqDATA[20]  g207_730256179  
    PIReqDATA[19]  g208_730256179  
    PIReqDATA[18]  g209_730256179  
    PIReqDATA[17]  g210_730256179  
    PIReqDATA[16]  g211_730256179  
    PIReqDATA[15]  g212_730256179  
    PIReqDATA[14]  g190_730256179  
    PIReqDATA[13]  g191_730256179  
    PIReqDATA[12]  g193_730256179  
    PIReqDATA[11]  g194_730256179  
    PIReqDATA[10]  g195_730256179  
    PIReqDATA[9]  g196_730256179  
    PIReqDATA[8]  g197_730256179  
    PIReqDATA[7]  g213_730256179  
    PIReqDATA[6]  g199_730256179  
    PIReqDATA[5]  g200_730256179  
    PIReqDATA[4]  g201_730256179  
    PIReqDATA[3]  g202_730256179  
    PIReqDATA[2]  g214_730256179  
    PIReqDATA[1]  g215_730256179  
    PIReqDATA[0]  g216_730256179  
    PIReqDataBE[3]  reg0_temp_reg[3]  
    PIReqDataBE[2]  reg0_temp_reg[2]  
    PIReqDataBE[1]  reg0_temp_reg[1]  
    PIReqDataBE[0]  reg0_temp_reg[0]  
    PORespVALID  g2405_730256179  
    PORespVALID  g2425_730256179  
    PORespVALID  g2431_730256179  
    PORespVALID  g2444_730256179  
    PORespVALID  g2456_730256179  
    PORespCNTL[0]  g1397_730256179  
    PORespDATA[31]  g217_730256179  
    PORespDATA[30]  g220_730256179  
    PORespDATA[29]  g221_730256179  
    PORespDATA[28]  g222_730256179  
    PORespDATA[27]  g223_730256179  
    PORespDATA[26]  g224_730256179  
    PORespDATA[25]  g225_730256179  
    PORespDATA[24]  g226_730256179  
    PORespDATA[23]  g227_730256179  
    PORespDATA[22]  g228_730256179  
    PORespDATA[21]  g229_730256179  
    PORespDATA[20]  g230_730256179  
    PORespDATA[19]  g231_730256179  
    PORespDATA[18]  g232_730256179  
    PORespDATA[17]  g233_730256179  
    PORespDATA[16]  g234_730256179  
    PORespDATA[15]  g235_730256179  
    PORespDATA[14]  g236_730256179  
    PORespDATA[13]  g237_730256179  
    PORespDATA[12]  g238_730256179  
    PORespDATA[11]  g239_730256179  
    PORespDATA[10]  g240_730256179  
    PORespDATA[9]  g241_730256179  
    PORespDATA[8]  g242_730256179  
    PORespDATA[7]  g243_730256179  
    PORespDATA[6]  g244_730256179  
    PORespDATA[5]  g245_730256179  
    PORespDATA[4]  g246_730256179  
    PORespDATA[3]  g247_730256179  
    PORespDATA[2]  g248_730256179  
    PORespDATA[1]  g249_730256179  
    PORespDATA[0]  g250_730256179  
    PIRespRDY  g2444_730256179  
    ACK_I  g2405_730256179  
    ACK_I  g2425_730256179  
    ACK_I  g2431_730256179  
    ACK_I  g2444_730256179  
    ACK_I  g2456_730256179  
    DAT_I[31]  g217_730256179  
    DAT_I[30]  g220_730256179  
    DAT_I[29]  g221_730256179  
    DAT_I[28]  g222_730256179  
    DAT_I[27]  g223_730256179  
    DAT_I[26]  g224_730256179  
    DAT_I[25]  g225_730256179  
    DAT_I[24]  g226_730256179  
    DAT_I[23]  g227_730256179  
    DAT_I[22]  g228_730256179  
    DAT_I[21]  g229_730256179  
    DAT_I[20]  g230_730256179  
    DAT_I[19]  g231_730256179  
    DAT_I[18]  g232_730256179  
    DAT_I[17]  g233_730256179  
    DAT_I[16]  g234_730256179  
    DAT_I[15]  g235_730256179  
    DAT_I[14]  g236_730256179  
    DAT_I[13]  g237_730256179  
    DAT_I[12]  g238_730256179  
    DAT_I[11]  g239_730256179  
    DAT_I[10]  g240_730256179  
    DAT_I[9]  g241_730256179  
    DAT_I[8]  g242_730256179  
    DAT_I[7]  g243_730256179  
    DAT_I[6]  g244_730256179  
    DAT_I[5]  g245_730256179  
    DAT_I[4]  g246_730256179  
    DAT_I[3]  g247_730256179  
    DAT_I[2]  g248_730256179  
    DAT_I[1]  g249_730256179  
    DAT_I[0]  g250_730256179  
    ADR_O[31]  Counter_Burst_Transfer_ADR_REG_reg[31]  
    ADR_O[31]  g2408_730256179  
    ADR_O[31]  Counter_Burst_Transfer_add_69_28_g917_730256179  
    ADR_O[30]  Counter_Burst_Transfer_ADR_REG_reg[30]  
    ADR_O[30]  g2407_730256179  
    ADR_O[30]  Counter_Burst_Transfer_add_69_28_g918_730256179  
    ADR_O[29]  Counter_Burst_Transfer_ADR_REG_reg[29]  
    ADR_O[29]  g2387_730256179  
    ADR_O[29]  Counter_Burst_Transfer_add_69_28_g919_730256179  
    ADR_O[28]  Counter_Burst_Transfer_ADR_REG_reg[28]  
    ADR_O[28]  g2386_730256179  
    ADR_O[28]  Counter_Burst_Transfer_add_69_28_g920_730256179  
    ADR_O[27]  Counter_Burst_Transfer_ADR_REG_reg[27]  
    ADR_O[27]  g2398_730256179  
    ADR_O[27]  Counter_Burst_Transfer_add_69_28_g921_730256179  
    ADR_O[26]  Counter_Burst_Transfer_ADR_REG_reg[26]  
    ADR_O[26]  g2396_730256179  
    ADR_O[26]  Counter_Burst_Transfer_add_69_28_g922_730256179  
    ADR_O[25]  Counter_Burst_Transfer_ADR_REG_reg[25]  
    ADR_O[25]  g2395_730256179  
    ADR_O[25]  Counter_Burst_Transfer_add_69_28_g923_730256179  
    ADR_O[24]  Counter_Burst_Transfer_ADR_REG_reg[24]  
    ADR_O[24]  g2393_730256179  
    ADR_O[24]  Counter_Burst_Transfer_add_69_28_g924_730256179  
    ADR_O[23]  Counter_Burst_Transfer_ADR_REG_reg[23]  
    ADR_O[23]  g2392_730256179  
    ADR_O[23]  Counter_Burst_Transfer_add_69_28_g925_730256179  
    ADR_O[22]  Counter_Burst_Transfer_ADR_REG_reg[22]  
    ADR_O[22]  g2391_730256179  
    ADR_O[22]  Counter_Burst_Transfer_add_69_28_g926_730256179  
    ADR_O[21]  Counter_Burst_Transfer_ADR_REG_reg[21]  
    ADR_O[21]  g2390_730256179  
    ADR_O[21]  Counter_Burst_Transfer_add_69_28_g927_730256179  
    ADR_O[20]  Counter_Burst_Transfer_ADR_REG_reg[20]  
    ADR_O[20]  g2415_730256179  
    ADR_O[20]  Counter_Burst_Transfer_add_69_28_g928_730256179  
    ADR_O[19]  Counter_Burst_Transfer_ADR_REG_reg[19]  
    ADR_O[19]  g2424_730256179  
    ADR_O[19]  Counter_Burst_Transfer_add_69_28_g929_730256179  
    ADR_O[18]  Counter_Burst_Transfer_ADR_REG_reg[18]  
    ADR_O[18]  g2423_730256179  
    ADR_O[18]  Counter_Burst_Transfer_add_69_28_g930_730256179  
    ADR_O[17]  Counter_Burst_Transfer_ADR_REG_reg[17]  
    ADR_O[17]  g2422_730256179  
    ADR_O[17]  Counter_Burst_Transfer_add_69_28_g931_730256179  
    ADR_O[16]  Counter_Burst_Transfer_ADR_REG_reg[16]  
    ADR_O[16]  g2421_730256179  
    ADR_O[16]  Counter_Burst_Transfer_add_69_28_g932_730256179  
    ADR_O[15]  Counter_Burst_Transfer_ADR_REG_reg[15]  
    ADR_O[15]  g2420_730256179  
    ADR_O[15]  Counter_Burst_Transfer_add_69_28_g933_730256179  
    ADR_O[14]  Counter_Burst_Transfer_ADR_REG_reg[14]  
    ADR_O[14]  g2419_730256179  
    ADR_O[14]  Counter_Burst_Transfer_add_69_28_g934_730256179  
    ADR_O[13]  Counter_Burst_Transfer_ADR_REG_reg[13]  
    ADR_O[13]  g2418_730256179  
    ADR_O[13]  Counter_Burst_Transfer_add_69_28_g935_730256179  
    ADR_O[12]  Counter_Burst_Transfer_ADR_REG_reg[12]  
    ADR_O[12]  g2417_730256179  
    ADR_O[12]  Counter_Burst_Transfer_add_69_28_g936_730256179  
    ADR_O[11]  Counter_Burst_Transfer_ADR_REG_reg[11]  
    ADR_O[11]  g2416_730256179  
    ADR_O[11]  Counter_Burst_Transfer_add_69_28_g937_730256179  
    ADR_O[10]  Counter_Burst_Transfer_ADR_REG_reg[10]  
    ADR_O[10]  g2414_730256179  
    ADR_O[10]  Counter_Burst_Transfer_add_69_28_g938_730256179  
    ADR_O[9]  Counter_Burst_Transfer_ADR_REG_reg[9]  
    ADR_O[9]  g2413_730256179  
    ADR_O[9]  Counter_Burst_Transfer_add_69_28_g939_730256179  
    ADR_O[8]  Counter_Burst_Transfer_ADR_REG_reg[8]  
    ADR_O[8]  g2412_730256179  
    ADR_O[8]  Counter_Burst_Transfer_add_69_28_g940_730256179  
    ADR_O[7]  Counter_Burst_Transfer_ADR_REG_reg[7]  
    ADR_O[7]  g2411_730256179  
    ADR_O[7]  Counter_Burst_Transfer_add_69_28_g941_730256179  
    ADR_O[6]  Counter_Burst_Transfer_ADR_REG_reg[6]  
    ADR_O[6]  g2409_730256179  
    ADR_O[6]  Counter_Burst_Transfer_add_69_28_g942_730256179  
    ADR_O[5]  Counter_Burst_Transfer_ADR_REG_reg[5]  
    ADR_O[5]  g2410_730256179  
    ADR_O[5]  Counter_Burst_Transfer_add_69_28_g943_730256179  
    ADR_O[4]  Counter_Burst_Transfer_ADR_REG_reg[4]  
    ADR_O[4]  g2406_730256179  
    ADR_O[4]  Counter_Burst_Transfer_add_69_28_g944_730256179  
    ADR_O[3]  Counter_Burst_Transfer_ADR_REG_reg[3]  
    ADR_O[3]  g2397_730256179  
    ADR_O[3]  Counter_Burst_Transfer_add_69_28_g945_730256179  
    ADR_O[2]  Counter_Burst_Transfer_ADR_REG_reg[2]  
    ADR_O[2]  g2394_730256179  
    ADR_O[2]  g2433_730256179  
    ADR_O[2]  Counter_Burst_Transfer_add_69_28_g945_730256179  
    ADR_O[1]  Counter_Burst_Transfer_ADR_REG_reg[1]  
    ADR_O[1]  g2388_730256179  
    ADR_O[0]  Counter_Burst_Transfer_ADR_REG_reg[0]  
    ADR_O[0]  g2389_730256179  
    DAT_O[31]  g203_730256179  
    DAT_O[30]  g176_730256179  
    DAT_O[29]  g179_730256179  
    DAT_O[28]  g181_730256179  
    DAT_O[27]  g182_730256179  
    DAT_O[26]  g187_730256179  
    DAT_O[25]  g188_730256179  
    DAT_O[24]  g189_730256179  
    DAT_O[23]  g204_730256179  
    DAT_O[22]  g205_730256179  
    DAT_O[21]  g206_730256179  
    DAT_O[20]  g207_730256179  
    DAT_O[19]  g208_730256179  
    DAT_O[18]  g209_730256179  
    DAT_O[17]  g210_730256179  
    DAT_O[16]  g211_730256179  
    DAT_O[15]  g212_730256179  
    DAT_O[14]  g190_730256179  
    DAT_O[13]  g191_730256179  
    DAT_O[12]  g193_730256179  
    DAT_O[11]  g194_730256179  
    DAT_O[10]  g195_730256179  
    DAT_O[9]  g196_730256179  
    DAT_O[8]  g197_730256179  
    DAT_O[7]  g213_730256179  
    DAT_O[6]  g199_730256179  
    DAT_O[5]  g200_730256179  
    DAT_O[4]  g201_730256179  
    DAT_O[3]  g202_730256179  
    DAT_O[2]  g214_730256179  
    DAT_O[1]  g215_730256179  
    DAT_O[0]  g216_730256179  
    CYC_O  g1398_730256179  
    SEL_O[3]  reg0_temp_reg[3]  
    SEL_O[3]  reg0_temp_reg[3]  
    SEL_O[2]  reg0_temp_reg[2]  
    SEL_O[2]  reg0_temp_reg[2]  
    SEL_O[1]  reg0_temp_reg[1]  
    SEL_O[1]  reg0_temp_reg[1]  
    SEL_O[0]  reg0_temp_reg[0]  
    SEL_O[0]  reg0_temp_reg[0]  
    STB_O  FE_OFC6_STB_O  
    STB_O  g2390_730256179  
    STB_O  g2394_730256179  
    STB_O  g2397_730256179  
    STB_O  g2406_730256179  
    STB_O  g2409_730256179  
    STB_O  g2410_730256179  
    STB_O  g2411_730256179  
    STB_O  g2412_730256179  
    STB_O  g2413_730256179  
    STB_O  g2414_730256179  
    STB_O  g2415_730256179  
    STB_O  g2416_730256179  
    STB_O  g2424_730256179  
    STB_O  drc_bufs2471_730256179  
    WE_O  g1399_730256179  
    CTI_O[2]  g1397_730256179  
    CTI_O[2]  g1400_730256179  
    CTI_O[1]  g1403_730256179  
    CTI_O[0]  g1397_730256179  
    CTI_O[0]  g1400_730256179  
    I/O Pins connected to Non-IO Insts  218  

==============================
Unplaced IO Pads
==============================
Unplaced I/O Pads: 0  

==============================
Power Ground Nets
==============================
gnd : Routed   
vdd : Routed   

==============================
Power/Ground Pin Connectivity
==============================
    Floating Power Ground terms  0  
    Power/Ground pins connected to non Power/Ground net  0  
    Power pin connected to Ground net  0  
    Ground pin connected to Power net  0  
        1) Number of error=0 & warning=0.

==============================
Top level Floorplan Check
==============================
Off-Grid Horizontal Tracks: 0  
Off-Grid Vertical Tracks: 0  
Placement grid on Mfg. grid: FALSE  
User grid a multiple of Mfg. grid: FALSE  
User grid a multiple of Mfg. grid: FALSE  
Horizontal GCell Grid off Mfg. grid: 0  
Vertical GCell Grid off Mfg. grid: 0  
Core Row grid not a multiple of Mfg. grid: 0  
AreaIO rows not on core-grid: 0  
BlackBoxes Off Mfg. Grid: 0  
Blocks Off Mfg. Grid: 0  
BlackBoxes Off placement Grid: 0  
Blocks off placement Grid: 0  
Instances not snapped to row site: 0  
Instances not on Mfg. Grid: 0  
PrePlaced hard-macro pins not on routing grid: 0  
Class COVER cell not snapped to manufacture grid: 0  
    ------------------------------
    Floating/Unconnected IO Pins
    ------------------------------
    PIReqCNTL[6]  
    PIReqCNTL[5]  
    PIReqCNTL[3]  
    POReqRDY  
    PORespCNTL[7]  
    PORespCNTL[6]  
    PORespCNTL[5]  
    PORespCNTL[4]  
    PORespCNTL[3]  
    BTE_O[1]  
    BTE_O[0]  
    Floating/Unconnected IO Pins  11  
Unplaced Io Pins: 0  
IO Pin off Mfg. grid: 0  
    ------------------------------
    IO Pin off track
    ------------------------------
    CLK  
    RST  
    PIReqVALID  
    PIReqCNTL[7]  
    PIReqCNTL[6]  
    PIReqCNTL[5]  
    PIReqCNTL[4]  
    PIReqCNTL[3]  
    PIReqCNTL[2]  
    PIReqCNTL[1]  
    PIReqCNTL[0]  
    PIReqADRS[31]  
    PIReqADRS[30]  
    PIReqADRS[29]  
    PIReqADRS[28]  
    PIReqADRS[27]  
    PIReqADRS[26]  
    PIReqADRS[25]  
    PIReqADRS[24]  
    PIReqADRS[23]  
    PIReqADRS[21]  
    PIReqADRS[20]  
    PIReqADRS[19]  
    PIReqADRS[18]  
    PIReqADRS[17]  
    PIReqADRS[16]  
    PIReqADRS[15]  
    PIReqADRS[14]  
    PIReqADRS[13]  
    PIReqADRS[12]  
    PIReqADRS[11]  
    PIReqADRS[10]  
    PIReqADRS[9]  
    PIReqADRS[8]  
    PIReqADRS[7]  
    PIReqADRS[6]  
    PIReqADRS[4]  
    PIReqADRS[3]  
    PIReqADRS[2]  
    PIReqADRS[1]  
    PIReqADRS[0]  
    PIReqDATA[31]  
    PIReqDATA[30]  
    PIReqDATA[29]  
    PIReqDATA[28]  
    PIReqDATA[27]  
    PIReqDATA[26]  
    PIReqDATA[25]  
    PIReqDATA[24]  
    PIReqDATA[23]  
    PIReqDATA[22]  
    PIReqDATA[21]  
    PIReqDATA[20]  
    PIReqDATA[19]  
    PIReqDATA[18]  
    PIReqDATA[17]  
    PIReqDATA[15]  
    PIReqDATA[14]  
    PIReqDATA[13]  
    PIReqDATA[12]  
    PIReqDATA[11]  
    PIReqDATA[10]  
    PIReqDATA[9]  
    PIReqDATA[8]  
    PIReqDATA[7]  
    PIReqDATA[6]  
    PIReqDATA[5]  
    PIReqDATA[4]  
    PIReqDATA[3]  
    PIReqDATA[2]  
    PIReqDATA[1]  
    PIReqDATA[0]  
    PIReqDataBE[3]  
    PIReqDataBE[2]  
    PIReqDataBE[1]  
    PIReqDataBE[0]  
    POReqRDY  
    PORespVALID  
    PORespCNTL[7]  
    PORespCNTL[6]  
    PORespCNTL[5]  
    PORespCNTL[4]  
    PORespCNTL[3]  
    PORespCNTL[2]  
    PORespCNTL[1]  
    PORespCNTL[0]  
    PORespDATA[31]  
    PORespDATA[30]  
    PORespDATA[29]  
    PORespDATA[28]  
    PORespDATA[27]  
    PORespDATA[26]  
    PORespDATA[25]  
    PORespDATA[24]  
    PORespDATA[23]  
    PORespDATA[22]  
    PORespDATA[21]  
    PORespDATA[20]  
    PORespDATA[19]  
    PORespDATA[18]  
    PORespDATA[17]  
    PORespDATA[16]  
    PORespDATA[15]  
    PORespDATA[14]  
    PORespDATA[13]  
    PORespDATA[12]  
    PORespDATA[11]  
    PORespDATA[10]  
    PORespDATA[9]  
    PORespDATA[8]  
    PORespDATA[7]  
    PORespDATA[6]  
    PORespDATA[4]  
    PORespDATA[3]  
    PORespDATA[2]  
    PORespDATA[1]  
    PORespDATA[0]  
    PIRespRDY  
    ACK_I  
    DAT_I[31]  
    DAT_I[30]  
    DAT_I[29]  
    DAT_I[28]  
    DAT_I[27]  
    DAT_I[26]  
    DAT_I[25]  
    DAT_I[24]  
    DAT_I[23]  
    DAT_I[22]  
    DAT_I[21]  
    DAT_I[20]  
    DAT_I[19]  
    DAT_I[17]  
    DAT_I[16]  
    DAT_I[15]  
    DAT_I[14]  
    DAT_I[13]  
    DAT_I[12]  
    DAT_I[11]  
    DAT_I[10]  
    DAT_I[9]  
    DAT_I[8]  
    DAT_I[7]  
    DAT_I[6]  
    DAT_I[5]  
    DAT_I[4]  
    DAT_I[3]  
    DAT_I[2]  
    DAT_I[0]  
    ERR_I  
    ADR_O[31]  
    ADR_O[30]  
    ADR_O[29]  
    ADR_O[28]  
    ADR_O[27]  
    ADR_O[26]  
    ADR_O[25]  
    ADR_O[24]  
    ADR_O[23]  
    ADR_O[22]  
    ADR_O[21]  
    ADR_O[20]  
    ADR_O[19]  
    ADR_O[18]  
    ADR_O[17]  
    ADR_O[16]  
    ADR_O[15]  
    ADR_O[14]  
    ADR_O[12]  
    ADR_O[11]  
    ADR_O[10]  
    ADR_O[9]  
    ADR_O[8]  
    ADR_O[7]  
    ADR_O[6]  
    ADR_O[5]  
    ADR_O[4]  
    ADR_O[3]  
    ADR_O[2]  
    ADR_O[1]  
    ADR_O[0]  
    DAT_O[31]  
    DAT_O[30]  
    DAT_O[29]  
    DAT_O[28]  
    DAT_O[27]  
    DAT_O[26]  
    DAT_O[25]  
    DAT_O[24]  
    DAT_O[23]  
    DAT_O[22]  
    DAT_O[21]  
    DAT_O[20]  
    DAT_O[19]  
    DAT_O[18]  
    DAT_O[17]  
    DAT_O[16]  
    DAT_O[15]  
    DAT_O[14]  
    DAT_O[13]  
    DAT_O[12]  
    DAT_O[11]  
    DAT_O[10]  
    DAT_O[9]  
    DAT_O[8]  
    DAT_O[7]  
    DAT_O[6]  
    DAT_O[5]  
    DAT_O[4]  
    DAT_O[3]  
    DAT_O[2]  
    DAT_O[1]  
    DAT_O[0]  
    CYC_O  
    SEL_O[3]  
    SEL_O[2]  
    SEL_O[1]  
    SEL_O[0]  
    STB_O  
    WE_O  
    BTE_O[1]  
    BTE_O[0]  
    CTI_O[2]  
    CTI_O[1]  
    IO Pin off track  224  
Overlapping IO pins: 0  
Modules with off-grid Constraints: 0  
Groups with off-grid Constraints: 0  
Floating/Unconnected Ptn Pins: 0  
Partition Pin off M. Grid: 0  
Unplaced Partition Pins: 0  
Partition Pin outside Partition box: 0  
Overlapping Partition Pins: 0  
Partition Pin Off-Track: 0  
PartitionPower Domain off Grid: 0  
PreRoute not on Mfg. grid: 0  
Off Track Pre-Routes: 0  
Off Grid Power/Ground Pre-routes: 0  
