# <!-- XML:Generated(2007-10-04 11:02:00.292000) -->

# <!-- XML:AnnotatedFile:Generated(2007-08-22 10:13:44.125000) -->

# Device file info: $Id: PIC12F629.ann,v 1.4 2007/08/22 17:27:44 charled Exp $
# Macro file info: $Id: PIC12F629.ann,v 1.4 2007/08/22 17:27:44 charled Exp $

format=0.1

#device=PIC12F629
# DOS: DOS-00299
# PS:  DS-41173
# DS:  DS-41190

vpp (range=12.750-13.250  dflt=13.000)
vdd (range=2.500-5.500  dfltrange=3.000-5.500  nominal=5.000)

pgming (memtech=ee tries=1 lvpthresh=4.500)
    wait (pgm=2000 lvpgm=2500 eedata=6000 cfg=2500 userid=2500 erase=8000)
    latches(pgm=1 eedata=1 userid=1 cfg=1)

# <!-- XML:Regions:Begin() -->
pgmmem (region=0x0-0x3ff)
calmem (region=0x3ff-0x3ff)
testmem (region=0x2000-0x200f)
userid (region=0x2000-0x2003)
devid (region=0x2006-0x2006 idmask=0x3fe0 id=0xf80)
cfgmem (region=0x2007-0x2007)
eedata (region=0x0-0x7f)
bkbgvectmem (region=0x2004-0x2004)
# <!-- XML:Regions:End() -->



# <!-- XML:SFRs:Begin() -->
sfr (key=INDF addr=0x0 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF' width='8')
sfr (key=TMR0 addr=0x1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=PCL addr=0x2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=STATUS addr=0x3 size=1 access='r r rw r r rw rw rw')
    reset (por='00011xxx' mclr='000qquuu')
    bit (names='IRP RP nTO nPD Z DC C' width='1 2 1 1 1 1 1')
sfr (key=FSR addr=0x4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=GPIO addr=0x5 size=1 access='u u rw rw r rw rw rw')
    reset (por='--xxxxxx' mclr='--uuuuuu')
    bit (names='- - GP5 GP4 GP3 GP2 GP1 GP0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='GP' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PCLATH addr=0xa size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - PCLATH' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=INTCON addr=0xb size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='0000000u')
    bit (names='GIE PEIE TMR0IE INTE GPIE TMR0IF INTF GPIF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR1 addr=0xc size=1 access='rw rw u u rw u u rw')
    reset (por='00--0--0' mclr='00--0--0')
    bit (names='EEIF ADIF - - CMIF - - TMR1IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TMR1 addr=0xe size=2 flags=j)
    bit (names='TMR1' width='16')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR1L addr=0xe size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1L' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=TMR1H addr=0xf size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1H' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=T1CON addr=0x10 size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-uuuuuuu')
    bit (names='- TMR1GE T1CKPS T1OSCEN nT1SYNC TMR1CS TMR1ON' width='1 1 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=CMCON addr=0x19 size=1 access='u r u rw rw rw rw rw')
    reset (por='-0-00000' mclr='-0-00000')
    bit (names='- COUT - CINV CIS CM' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=OPTION_REG addr=0x81 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='nGPPU INTEDG T0CS T0SE PSA PS' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISIO addr=0x85 size=1 access='u u rw rw r rw rw rw')
    reset (por='--111111' mclr='--111111')
    bit (names='- - TRISIO5 TRISIO4 TRISIO3 TRISIO2 TRISIO1 TRISIO0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISIO' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=PIE1 addr=0x8c size=1 access='rw rw u u rw u u rw')
    reset (por='00--0--0' mclr='00--0--0')
    bit (names='EEIE ADIE - - CMIE - - TMR1IE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PCON addr=0x8e size=1 access='u u u u u u rw rw')
    reset (por='------0x' mclr='------uu')
    bit (names='- - - - - - nPOR nBOR' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=OSCCAL addr=0x90 size=1 access='rw rw rw rw rw rw u u')
    reset (por='100000--' mclr='100000--')
    bit (names='CAL - -' width='6 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=WPU addr=0x95 size=1 access='u u rw rw u rw rw rw')
    reset (por='--11-111' mclr='--11-111')
    bit (names='- - WPU5 WPU4 - WPU2 WPU1 WPU0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=IOC addr=0x96 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - IOC5 IOC4 IOC3 IOC2 IOC1 IOC0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=VRCON addr=0x99 size=1 access='rw u rw u rw rw rw rw')
    reset (por='0-0-0000' mclr='0-0-0000')
    bit (names='VREN - VRR - VR' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=EEDATA addr=0x9a size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='EEDATA' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=EEADR addr=0x9b size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- EEADR' width='1 7')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=EECON1 addr=0x9c size=1 access='u u u u rw rw rs rs')
    reset (por='----x000' mclr='----q000')
    bit (names='- - - - WRERR WREN WR RD' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=EECON2 addr=0x9d size=1 access='w w w w w w w w')
    reset (por='--------' mclr='--------')
    bit (names='EECON2' width='8')
# <!-- XML:SFRs:End() -->

#NumBanks=4
#MirrorRegs (0x0-0x5f 0x100-0x15f)
#UnusedRegs (0x160-0x17F)
#MirrorRegs (0x80-0xdf 0x180-0x1df)
#UnusedRegs (0x1e0-0x1ff)
NumBanks=2
NumHWBP=1        #Added for hardware break point May 23rd,2007
MirrorRegs (0x0-0x0 0x80-0x80)
MirrorRegs (0x02-0x04 0x82-0x84)
MirrorRegs (0x0a-0x0b 0x8a-0x8b)
MirrorRegs (0x20-0x5f 0xa0-0xdf)
UnusedRegs (0x06-0x09)
UnusedRegs (0x0d-0x0d)
UnusedRegs (0x11-0x18)
UnusedRegs (0x1A-0x1f)
UnusedRegs (0x60-0x7F)
UnusedRegs (0x86-0x89)
UnusedRegs (0x8d-0x8d)
UnusedRegs (0x8f-0x8f)
UnusedRegs (0x91-0x94)
UnusedRegs (0x97-0x98)
UnusedRegs (0x9e-0x9f)
UnusedRegs (0xe0-0xff)

# <!-- XML:DCRs:Begin() -->
cfgbits (key=CONFIG addr=0x2007 unused=0x3e00)
    field (key=OSC mask=0x7 desc="Oscillator")
        setting (req=0x7 value=0x7 desc="External RC Clockout")
        setting (req=0x7 value=0x6 desc="External RC No Clock")
        setting (req=0x7 value=0x5 desc="Internal RC Clockout")
        setting (req=0x7 value=0x4 desc="Internal RC No Clock")
        setting (req=0x7 value=0x3 desc="EC")
        setting (req=0x7 value=0x2 desc="HS")
        setting (req=0x7 value=0x1 desc="XT")
        setting (req=0x7 value=0x0 desc="LP")
    field (key=WDT mask=0x8 desc="Watchdog Timer")
        setting (req=0x8 value=0x8 desc="On")
        setting (req=0x8 value=0x0 desc="Off")
    field (key=PUT mask=0x10 desc="Power Up Timer")
        setting (req=0x10 value=0x10 desc="Off")
        setting (req=0x10 value=0x0 desc="On")
    field (key=MCLRE mask=0x20 desc="Master Clear Enable")
        setting (req=0x20 value=0x20 desc="External")
        setting (req=0x20 value=0x0 desc="Internal")
    field (key=BODEN mask=0x40 desc="Brown Out Detect")
        setting (req=0x40 value=0x40 desc="On")
        setting (req=0x40 value=0x0 desc="Off")
    field (key=CP mask=0x80 desc="Code Protect")
        setting (req=0x80 value=0x80 desc="Off")
            checksum (type=0x0 protregion=0x00-0x00)
        setting (req=0x80 value=0x0 desc="On")
            checksum (type=0x20 protregion=0x0-0x3FE)
    field (key=CPD mask=0x100 desc="Data EE Read Protect")
        setting (req=0x100 value=0x100 desc="Off")
        setting (req=0x100 value=0x0 desc="On")
    field (key=BG mask=0x3000 desc="Bandgap Calibration Bits" flags=xh)
        setting (req=0x3000 value=0x3000 desc="Highest Bandgap Voltage")
        setting (req=0x3000 value=0x2000 desc="Middle Bandgap Voltage")
        setting (req=0x3000 value=0x1000 desc="Middle Bandgap Voltage")
        setting (req=0x3000 value=0x0 desc="Lowest Bandgap Voltage")
# <!-- XML:DCRs:End() -->

