Arm Ltd. 2013. ARM thumb instruction set. http://www.arm.com/.
Marnix Arnold , Henk Corporaal, Automatic detection of recurring operation patterns, Proceedings of the seventh international workshop on Hardware/software codesign, p.22-26, March 1999, Rome, Italy[doi>10.1145/301177.301192]
Kubilay Atasu , Laura Pozzi , Paolo Ienne, Automatic application-specific instruction-set extensions under microarchitectural constraints, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775897]
Kubilay Atasu , Wayne Luk , Oskar Mencer , Can Ozturan , Günhan Dundar, FISH: Fast Instruction SyntHesis for Custom Processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.52-65, January 2012[doi>10.1109/TVLSI.2010.2090543]
James Balfour , William Dally , David Black-Schaffer , Vishal Parikh , JongSoo Park, An Energy-Efficient Processor Architecture for Embedded Systems, IEEE Computer Architecture Letters, v.7 n.1, p.29-32, January 2008[doi>10.1109/L-CA.2008.1]
James Balfour , Richard Harting , William Dally, Operand Registers and Explicit Operand Forwarding, IEEE Computer Architecture Letters, v.8 n.2, p.60-63, July 2009[doi>10.1109/L-CA.2009.45]
Lars Bauer , Muhammad Shafique , Simon Kramer , Jörg Henkel, RISPP: rotating instruction set processing platform, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278678]
Cacti. 2009. cacti 5.3, rev 174. http://quid.hpl.hp.com:9081/cacti/.
Allen Cheng , Gary Tyson , Trevor Mudge, FITS: framework-based instruction-set tuning synthesis for embedded application specific processors, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996810]
Nathan Clark , Hongtao Zhong , Scott Mahlke, Processor Acceleration Through Automated Instruction Set Customization, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.129, December 03-05, 2003
Nathan Clark , Manjunath Kudlur , Hyunchul Park , Scott Mahlke , Krisztian Flautner, Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.30-40, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.5]
Nathan Clark , Jason Blome , Michael Chu , Scott Mahlke , Stuart Biles , Krisztian Flautner, An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors, Proceedings of the 32nd annual international symposium on Computer Architecture, p.272-283, June 04-08, 2005[doi>10.1109/ISCA.2005.9]
J. Cong , Guoling Han , Zhiru Zhang, Architecture and compilation for data bandwidth improvement in configurable embedded processors, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.263-270, November 06-10, 2005, San Jose, CA
Ganesh Dasika , Ankit Sethia , Trevor Mudge , Scott Mahlke, PEPSC: A Power-Efficient Processor for Scientific Computing, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.101-110, October 10-14, 2011[doi>10.1109/PACT.2011.16]
Carlo Galuzzi , Koen Bertels, The Instruction-Set Extension Problem: A Survey, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.4 n.2, p.1-28, May 2011[doi>10.1145/1968502.1968509]
Ricardo E. Gonzalez, A Software-Configurable Processor Architecture, IEEE Micro, v.26 n.5, p.42-51, September 2006[doi>10.1109/MM.2006.85]
J. R. Goodman , W.-C. Hsu, Code scheduling and register allocation in large basic blocks, Proceedings of the 2nd international conference on Supercomputing, p.442-452, June 1988, St. Malo, France[doi>10.1145/55364.55407]
J. Guo , T. Limberg , E. Matus , B. Mennenga , R. Klemm , G. Fettweis, Code generation for STA architecture, Proceedings of the 12th international conference on Parallel Processing, August 28-September 01, 2006, Dresden, Germany[doi>10.1007/11823285_31]
Magnús Halldórsson , Jaikumar Radhakrishnan, Greed is good: approximating independent sets in sparse and bounded-degree graphs, Proceedings of the twenty-sixth annual ACM symposium on Theory of computing, p.439-448, May 23-25, 1994, Montreal, Quebec, Canada[doi>10.1145/195058.195221]
Heysters, P. M., Smit, G. J. M., and Molenkamp, E. 2003. Montium - Balancing between energy-efficiency, flexibility and performance. In Engineering of Reconfigurable Systems and Algorithms. CSREA Press, 235--241.
Huynh Phung Huynh , Joon Edward Sim , Tulika Mitra, An efficient framework for dynamic reconfiguration of instruction-set customization, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289881.1289906]
Ramkumar Jayaseelan , Haibin Liu , Tulika Mitra, Exploiting forwarding to improve data bandwidth of instruction-set extensions, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146924]
Kingshuk Karuri , Anupam Chattopadhyay , Manuel Hohenauer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, Increasing data-bandwidth to instruction-set extensions through register clustering, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Kingshuk Karuri , Anupam Chattopadhyay , Xiaolin Chen , David Kammler , Ling Hao , Rainer Leupers , Heinrich Meyr , Gerd Ascheid, A design flow for architecture exploration and implementation of partially reconfigurable processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1281-1294, October 2008[doi>10.1109/TVLSI.2008.2002685]
Kingshuk Karuri , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, A Generic Design Flow for Application Specific Processor Customization through Instruction-Set Extensions (ISEs), Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation, July 20-23, 2009, Samos, Greece[doi>10.1007/978-3-642-03138-0_22]
Bernardo Kastrup , Arjan Bink , Jan Hoogerbrugge, ConCISe: A Compiler-Driven CPLD-Based Instruction Set Accelerator, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.92, April 21-23, 1999
Chris Lattner , Vikram Adve, LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.75, March 20-24, 2004, Palo Alto, California
Steve Leibson, Designing SOCs with Configured Cores: Unleashing the Tensilica Xtensa and Diamond Cores (Systems on Silicon), Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
R. Leupers , K. Karuri , S. Kraemer , M. Pandey, A design flow for configurable embedded processors based on optimized instruction set extension synthesis, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Mei, B., Vernalde, S., Verkest, D., de Man, H., and Lauwereins, R. 2003. Adres: An architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix. In Proceedings of the 13<sup>th</sup> International Conference on Field Programmable Logic and Application. Lecture Notes in Computer Science, vol. 2778. Springer, 61--70.
Opencores. 2013. OpenRISC 1200. http://opencores.org/openrisc.
Sanghyun Park , Aviral Shrivastava , Nikil Dutt , Alex Nicolau , Yunheung Paek , Eugene Earlie, Bypass aware instruction scheduling for register file power reduction, Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems, June 14-16, 2006, Ottawa, Ontario, Canada[doi>10.1145/1134650.1134675]
Laura Pozzi , Paolo Ienne, Exploiting pipelining to relax register-file port constraints of instruction-set extensions, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086300]
Rahul Razdan , Michael D. Smith, A high-performance microarchitecture with hardware-programmable functional units, Proceedings of the 27th annual international symposium on Microarchitecture, p.172-180, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192749]
Dongrui She , Yifan He , Henk Corporaal, Energy efficient special instruction support in an embedded processor with compact isa, Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems, October 07-12, 2012, Tampere, Finland[doi>10.1145/2380403.2380430]
Dongrui She , Yifan He , Bart Mesman , Henk Corporaal, Scheduling for register file energy minimization in explicit datapath architectures, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Stretch, Inc. 2013. Stretch software configurable processors. http://www.stretchinc.com/.
Tensilica, Inc. 2013. Xtensa customizable processors. http://www.tensilica.com/.
Stamatis Vassiliadis , Stephan Wong , Georgi Gaydadjiev , Koen Bertels , Georgi Kuzmanov , Elena Moscu Panainte, The MOLEN Polymorphic Processor, IEEE Transactions on Computers, v.53 n.11, p.1363-1375, November 2004[doi>10.1109/TC.2004.104]
Ganesh Venkatesh , Jack Sampson , Nathan Goulding-Hotta , Sravanthi Kota Venkata , Michael Bedford Taylor , Steven Swanson, QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155640]
Ganesh Venkatesh , Jack Sampson , Nathan Goulding , Saturnino Garcia , Vladyslav Bryksin , Jose Lugo-Martinez , Steven Swanson , Michael Bedford Taylor, Conservation cores: reducing the energy of mature computations, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736044]
Mark Woh , Sangwon Seo , Scott Mahlke , Trevor Mudge , Chaitali Chakrabarti , Krisztian Flautner, AnySP: anytime anywhere anyway signal processing, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555773]
Pan Yu , Tulika Mitra, Characterizing embedded applications for instruction-set extensible processors, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996764]
Pan Yu , Tulika Mitra, Scalable custom instructions identification for instruction-set extensible processors, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA[doi>10.1145/1023833.1023844]
