#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jul 28 13:21:57 2024
# Process ID: 4189
# Current directory: /home/steeve/projects/65c02-soc/src/hdl
# Command line: vivado
# Log file: /home/steeve/projects/65c02-soc/src/hdl/vivado.log
# Journal file: /home/steeve/projects/65c02-soc/src/hdl/vivado.jou
# Running On: spock, OS: Linux, CPU Frequency: 3457.630 MHz, CPU Physical cores: 4, Host memory: 8317 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/steeve/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/steeve/projects/65c02-soc/vivado/65c02-soc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/steeve/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 6406.336 ; gain = 114.227 ; free physical = 3602 ; free virtual = 9755
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_hello ]
Command: launch_simulation  -simset sim_hello
INFO: [Vivado 12-12493] Simulation top is 'cpu_hello_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_hello'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_hello_tb' in fileset 'sim_hello'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_hello'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_hello_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abh
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microcode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/via.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module via
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmio_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/test/cpu_hello_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_hello_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <reset> not found while processing module instance <rst0> [/home/steeve/projects/65c02-soc/src/hdl/top.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6548.527 ; gain = 0.000 ; free physical = 3462 ; free virtual = 9706
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse /home/steeve/projects/65c02-soc/src/hdl/reset.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_hello ]
Command: launch_simulation  -simset sim_hello
INFO: [Vivado 12-12493] Simulation top is 'cpu_hello_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_hello'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_hello_tb' in fileset 'sim_hello'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_hello'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_hello_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" Line 1. Module reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" Line 8. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" Line 6. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" Line 8. Module abl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" Line 6. Module abh doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" Line 11. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" Line 38. Module ctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" Line 1. Module microcode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/via.v" Line 1. Module via doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" Line 1. Module reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" Line 8. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" Line 6. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" Line 8. Module abl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" Line 6. Module abh doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" Line 11. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" Line 38. Module ctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" Line 1. Module microcode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/via.v" Line 1. Module via doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.abl
Compiling module xil_defaultlib.abh
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.microcode
Compiling module xil_defaultlib.ctl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.mmio_controller
Compiling module xil_defaultlib.via
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cpu_hello_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_hello_tb_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6779.461 ; gain = 0.000 ; free physical = 3410 ; free virtual = 9692
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_hello_tb_behav -key {Behavioral:sim_hello:Functional:cpu_hello_tb} -tclbatch {cpu_hello_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg
source cpu_hello_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 6822.266 ; gain = 13.641 ; free physical = 2773 ; free virtual = 9659
xsim: Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 6822.266 ; gain = 42.805 ; free physical = 2773 ; free virtual = 9659
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_hello_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 6822.266 ; gain = 42.805 ; free physical = 2773 ; free virtual = 9659
current_wave_config {cpu_hello_tb_behav.wcfg}
cpu_hello_tb_behav.wcfg
add_wave {{/cpu_hello_tb/DUT/reset_pwr}} 
current_wave_config {cpu_hello_tb_behav.wcfg}
cpu_hello_tb_behav.wcfg
add_wave {{/cpu_hello_tb/DUT/reset_int}} 
current_wave_config {cpu_hello_tb_behav.wcfg}
cpu_hello_tb_behav.wcfg
add_wave {{/cpu_hello_tb/DUT/reset_int}} 
save_wave_config {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 111424 KB (Peak: 168696 KB), Simulation CPU Usage: 54570 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_hello ]
Command: launch_simulation  -simset sim_hello
INFO: [Vivado 12-12493] Simulation top is 'cpu_hello_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_hello'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_hello_tb' in fileset 'sim_hello'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_hello'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_hello_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_hello_tb_behav -key {Behavioral:sim_hello:Functional:cpu_hello_tb} -tclbatch {cpu_hello_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg
source cpu_hello_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 6824.266 ; gain = 0.000 ; free physical = 2755 ; free virtual = 9641
xsim: Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 6824.266 ; gain = 0.000 ; free physical = 2755 ; free virtual = 9641
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_hello_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 6824.266 ; gain = 0.000 ; free physical = 2755 ; free virtual = 9641
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/steeve/projects/65c02-soc/vivado/65c02-soc.srcs/utils_1/imports/synth_1/top.dcp with file /home/steeve/projects/65c02-soc/vivado/65c02-soc.runs/synth_1/top_slow.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jul 28 13:35:48 2024] Launched synth_1...
Run output will be captured here: /home/steeve/projects/65c02-soc/vivado/65c02-soc.runs/synth_1/runme.log
[Sun Jul 28 13:35:48 2024] Launched impl_1...
Run output will be captured here: /home/steeve/projects/65c02-soc/vivado/65c02-soc.runs/impl_1/runme.log
close_sim
INFO: xsimkernel Simulation Memory Usage: 111424 KB (Peak: 168696 KB), Simulation CPU Usage: 54210 ms
INFO: [Simtcl 6-16] Simulation closed
create_fileset -simset sim_uart
add_files {/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv /home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv /home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv /home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv /home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/chu_uart.sv /home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv /home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv /home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv}
update_compile_order -fileset sources_1
set_property top uart [get_filesets sim_uart]
set_property top_lib xil_defaultlib [get_filesets sim_uart]
set_property SOURCE_SET sources_1 [get_filesets sim_uart]
add_files -fileset sim_uart -norecurse /home/steeve/projects/65c02-soc/src/test/uart_tb.sv
update_compile_order -fileset sim_uart
set_property top uart_tb [get_filesets sim_uart]
set_property top_lib xil_defaultlib [get_filesets sim_uart]
update_compile_order -fileset sim_uart
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_hello]
launch_simulation -simset [get_filesets sim_hello ]
Command: launch_simulation  -simset sim_hello
INFO: [Vivado 12-12493] Simulation top is 'cpu_hello_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_hello'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_hello_tb' in fileset 'sim_hello'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_hello'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_hello_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_hello_tb_behav -key {Behavioral:sim_hello:Functional:cpu_hello_tb} -tclbatch {cpu_hello_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg
source cpu_hello_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7014.359 ; gain = 24.824 ; free physical = 3062 ; free virtual = 9489
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_hello_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 7014.359 ; gain = 24.824 ; free physical = 3062 ; free virtual = 9489
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_uart ]
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_uart]
launch_simulation -simset [get_filesets sim_uart ]
Command: launch_simulation  -simset sim_uart
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_uart'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_uart'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_uart'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xvlog --incr --relax -L uvm -prj uart_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/test/uart_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_gen
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.fifo_ctrl(ADDR_WIDTH=2)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_uart:Functional:uart_tb} -tclbatch {uart_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
$finish called at time : 50140 ns : File "/home/steeve/projects/65c02-soc/src/test/uart_tb.sv" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7014.457 ; gain = 0.000 ; free physical = 3074 ; free virtual = 9484
save_wave_config {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg}
add_files -fileset sim_uart -norecurse /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg
set_property xsim.view /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg [get_filesets sim_uart]
save_wave_config {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg}
current_wave_config {uart_tb_behav.wcfg}
/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg
add_wave {{/uart_tb/DUT/uart_tx_unit/state_reg}} 
save_wave_config {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_uart ]
Command: launch_simulation  -simset sim_uart
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_uart'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_uart'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_uart'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xvlog --incr --relax -L uvm -prj uart_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_uart:Functional:uart_tb} -tclbatch {uart_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
$finish called at time : 50140 ns : File "/home/steeve/projects/65c02-soc/src/test/uart_tb.sv" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 7051.121 ; gain = 0.000 ; free physical = 3059 ; free virtual = 9469
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_uart ]
Command: launch_simulation  -simset sim_uart
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_uart'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_uart'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_uart'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xvlog --incr --relax -L uvm -prj uart_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/test/uart_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_gen
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.fifo_ctrl(ADDR_WIDTH=2)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_uart:Functional:uart_tb} -tclbatch {uart_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 7063.383 ; gain = 0.000 ; free physical = 3050 ; free virtual = 9466
current_wave_config {uart_tb_behav.wcfg}
uart_tb_behav.wcfg
add_wave {{/uart_tb/DUT/baud_gen_unit/tick}} 
save_wave_config {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_uart ]
Command: launch_simulation  -simset sim_uart
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_uart'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_uart'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_uart'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xvlog --incr --relax -L uvm -prj uart_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_uart:Functional:uart_tb} -tclbatch {uart_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 7063.383 ; gain = 0.000 ; free physical = 2992 ; free virtual = 9410
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_uart ]
Command: launch_simulation  -simset sim_uart
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_uart'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_uart'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_uart'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xvlog --incr --relax -L uvm -prj uart_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/test/uart_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_gen
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.fifo_ctrl(ADDR_WIDTH=2)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_uart:Functional:uart_tb} -tclbatch {uart_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7063.383 ; gain = 0.000 ; free physical = 2974 ; free virtual = 9393
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_uart ]
Command: launch_simulation  -simset sim_uart
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_uart'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_uart'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_uart'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xvlog --incr --relax -L uvm -prj uart_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/test/uart_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_gen
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.fifo_ctrl(ADDR_WIDTH=2)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_uart:Functional:uart_tb} -tclbatch {uart_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 7077.395 ; gain = 0.000 ; free physical = 2971 ; free virtual = 9391
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_uart ]
Command: launch_simulation  -simset sim_uart
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_uart'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_uart'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_uart'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xvlog --incr --relax -L uvm -prj uart_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_uart:Functional:uart_tb} -tclbatch {uart_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 7077.395 ; gain = 0.000 ; free physical = 2908 ; free virtual = 9324
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_uart ]
Command: launch_simulation  -simset sim_uart
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_uart'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_uart'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_uart'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xvlog --incr --relax -L uvm -prj uart_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/test/uart_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_gen
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.fifo_ctrl(ADDR_WIDTH=2)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_uart:Functional:uart_tb} -tclbatch {uart_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7086.141 ; gain = 0.000 ; free physical = 2861 ; free virtual = 9278
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_uart ]
Command: launch_simulation  -simset sim_uart
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_uart'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_uart'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_uart'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xvlog --incr --relax -L uvm -prj uart_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/test/uart_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_gen
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.fifo_ctrl(ADDR_WIDTH=2)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_uart:Functional:uart_tb} -tclbatch {uart_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7093.402 ; gain = 0.000 ; free physical = 2863 ; free virtual = 9281
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_uart ]
Command: launch_simulation  -simset sim_uart
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_uart'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_uart'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_uart'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xvlog --incr --relax -L uvm -prj uart_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/test/uart_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_gen
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.fifo_ctrl(ADDR_WIDTH=2)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_uart:Functional:uart_tb} -tclbatch {uart_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_uart/uart_tb_behav.wcfg
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 7095.402 ; gain = 0.000 ; free physical = 2864 ; free virtual = 9283
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse /home/steeve/projects/65c02-soc/src/hdl/acia.v
update_compile_order -fileset sources_1
current_fileset -simset [ get_filesets sim_hello ]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/steeve/projects/65c02-soc/src/test/cpu_hello_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/steeve/projects/65c02-soc/src/hdl/acia.v:]
launch_simulation -simset [get_filesets sim_hello ]
Command: launch_simulation  -simset sim_hello
INFO: [Vivado 12-12493] Simulation top is 'cpu_hello_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_hello'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_hello_tb' in fileset 'sim_hello'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_hello'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_hello_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abh
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/acia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acia
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microcode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/via.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module via
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmio_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/test/cpu_hello_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_hello_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'pa' on this module [/home/steeve/projects/65c02-soc/src/test/cpu_hello_tb.sv:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7804.934 ; gain = 0.000 ; free physical = 2522 ; free virtual = 9166
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_hello ]
Command: launch_simulation  -simset sim_hello
INFO: [Vivado 12-12493] Simulation top is 'cpu_hello_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_hello'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_hello_tb' in fileset 'sim_hello'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/microcode.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_hello'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_hello_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abh
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/acia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acia
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microcode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/via.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module via
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'rx' [/home/steeve/projects/65c02-soc/src/hdl/acia.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'dvsr' [/home/steeve/projects/65c02-soc/src/hdl/acia.v:24]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'tx' [/home/steeve/projects/65c02-soc/src/hdl/acia.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" Line 1. Module reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" Line 8. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" Line 6. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" Line 8. Module abl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" Line 6. Module abh doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" Line 11. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" Line 38. Module ctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" Line 1. Module microcode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/via.v" Line 1. Module via doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/acia.v" Line 1. Module acia doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" Line 1. Module reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" Line 8. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" Line 6. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" Line 8. Module abl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" Line 6. Module abh doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" Line 11. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" Line 38. Module ctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" Line 1. Module microcode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/via.v" Line 1. Module via doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/acia.v" Line 1. Module acia doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.abl
Compiling module xil_defaultlib.abh
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.microcode
Compiling module xil_defaultlib.ctl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.mmio_controller
Compiling module xil_defaultlib.via
Compiling module xil_defaultlib.baud_gen
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.fifo_ctrl(ADDR_WIDTH=2)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.acia
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cpu_hello_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_hello_tb_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7839.953 ; gain = 0.000 ; free physical = 2516 ; free virtual = 9160
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_hello_tb_behav -key {Behavioral:sim_hello:Functional:cpu_hello_tb} -tclbatch {cpu_hello_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg
source cpu_hello_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
WARNING: File wozmon.mem referenced on /home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv at line 79 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_hello_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 7860.773 ; gain = 20.820 ; free physical = 2491 ; free virtual = 9137
save_wave_config {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg}
save_wave_config {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse /home/steeve/projects/65c02-soc/src/asm/wozmon.mem
launch_simulation -simset [get_filesets sim_hello ]
Command: launch_simulation  -simset sim_hello
INFO: [Vivado 12-12493] Simulation top is 'cpu_hello_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_hello'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_hello_tb' in fileset 'sim_hello'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/microcode.data'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/wozmon.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_hello'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_hello_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'rx' [/home/steeve/projects/65c02-soc/src/hdl/acia.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'dvsr' [/home/steeve/projects/65c02-soc/src/hdl/acia.v:24]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'tx' [/home/steeve/projects/65c02-soc/src/hdl/acia.v:27]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_hello_tb_behav -key {Behavioral:sim_hello:Functional:cpu_hello_tb} -tclbatch {cpu_hello_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg
source cpu_hello_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7911.453 ; gain = 43.523 ; free physical = 2481 ; free virtual = 9148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_hello_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 7911.453 ; gain = 43.523 ; free physical = 2481 ; free virtual = 9148
current_wave_config {cpu_hello_tb_behav.wcfg}
cpu_hello_tb_behav.wcfg
add_wave {{/cpu_hello_tb/DUT/tx}} 
current_wave_config {cpu_hello_tb_behav.wcfg}
cpu_hello_tb_behav.wcfg
add_wave {{/cpu_hello_tb/DUT/rx}} 
save_wave_config {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_hello ]
Command: launch_simulation  -simset sim_hello
INFO: [Vivado 12-12493] Simulation top is 'cpu_hello_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_hello'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_hello_tb' in fileset 'sim_hello'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/microcode.data'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/wozmon.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_hello'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_hello_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abh
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/acia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acia
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microcode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/via.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module via
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmio_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/test/cpu_hello_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_hello_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'dvsr' [/home/steeve/projects/65c02-soc/src/hdl/acia.v:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" Line 1. Module reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" Line 8. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" Line 6. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" Line 8. Module abl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" Line 6. Module abh doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" Line 11. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" Line 38. Module ctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" Line 1. Module microcode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/via.v" Line 1. Module via doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/acia.v" Line 1. Module acia doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" Line 1. Module reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" Line 8. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" Line 6. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" Line 8. Module abl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" Line 6. Module abh doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" Line 11. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" Line 38. Module ctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" Line 1. Module microcode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/via.v" Line 1. Module via doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/acia.v" Line 1. Module acia doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.abl
Compiling module xil_defaultlib.abh
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.microcode
Compiling module xil_defaultlib.ctl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.mmio_controller
Compiling module xil_defaultlib.via
Compiling module xil_defaultlib.baud_gen
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.fifo_ctrl(ADDR_WIDTH=2)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.acia
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cpu_hello_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_hello_tb_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8035.391 ; gain = 0.000 ; free physical = 2494 ; free virtual = 9147
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_hello_tb_behav -key {Behavioral:sim_hello:Functional:cpu_hello_tb} -tclbatch {cpu_hello_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg
source cpu_hello_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8035.391 ; gain = 0.000 ; free physical = 2460 ; free virtual = 9131
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_hello_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 8035.391 ; gain = 0.000 ; free physical = 2460 ; free virtual = 9131
save_wave_config {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_hello ]
Command: launch_simulation  -simset sim_hello
INFO: [Vivado 12-12493] Simulation top is 'cpu_hello_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_hello'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_hello_tb' in fileset 'sim_hello'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/microcode.data'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/wozmon.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_hello'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_hello_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abh
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/acia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acia
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microcode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/via.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module via
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'dvsr' [/home/steeve/projects/65c02-soc/src/hdl/acia.v:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" Line 1. Module reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" Line 8. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" Line 6. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" Line 8. Module abl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" Line 6. Module abh doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" Line 11. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" Line 38. Module ctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" Line 1. Module microcode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/via.v" Line 1. Module via doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/acia.v" Line 1. Module acia doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" Line 1. Module reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" Line 8. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" Line 6. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" Line 8. Module abl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" Line 6. Module abh doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" Line 11. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" Line 38. Module ctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" Line 1. Module microcode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/via.v" Line 1. Module via doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/acia.v" Line 1. Module acia doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.abl
Compiling module xil_defaultlib.abh
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.microcode
Compiling module xil_defaultlib.ctl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.mmio_controller
Compiling module xil_defaultlib.via
Compiling module xil_defaultlib.baud_gen
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.fifo_ctrl(ADDR_WIDTH=2)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.acia
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cpu_hello_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_hello_tb_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8035.391 ; gain = 0.000 ; free physical = 2487 ; free virtual = 9141
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_hello_tb_behav -key {Behavioral:sim_hello:Functional:cpu_hello_tb} -tclbatch {cpu_hello_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg
source cpu_hello_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8035.391 ; gain = 0.000 ; free physical = 2456 ; free virtual = 9132
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_hello_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 8035.391 ; gain = 0.000 ; free physical = 2456 ; free virtual = 9132
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_hello ]
Command: launch_simulation  -simset sim_hello
INFO: [Vivado 12-12493] Simulation top is 'cpu_hello_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_hello'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_hello_tb' in fileset 'sim_hello'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/microcode.data'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/wozmon.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_hello'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_hello_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abh
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/acia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acia
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microcode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steeve/projects/65c02-soc/src/hdl/via.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module via
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'dvsr' [/home/steeve/projects/65c02-soc/src/hdl/acia.v:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" Line 1. Module reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" Line 8. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" Line 6. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" Line 8. Module abl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" Line 6. Module abh doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" Line 11. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" Line 38. Module ctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" Line 1. Module microcode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/via.v" Line 1. Module via doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/acia.v" Line 1. Module acia doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" Line 1. Module reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" Line 8. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" Line 6. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" Line 8. Module abl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" Line 6. Module abh doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" Line 11. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" Line 38. Module ctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" Line 1. Module microcode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/via.v" Line 1. Module via doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/acia.v" Line 1. Module acia doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.abl
Compiling module xil_defaultlib.abh
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.microcode
Compiling module xil_defaultlib.ctl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.mmio_controller
Compiling module xil_defaultlib.via
Compiling module xil_defaultlib.baud_gen
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.fifo_ctrl(ADDR_WIDTH=2)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.acia
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cpu_hello_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_hello_tb_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8103.414 ; gain = 0.000 ; free physical = 2462 ; free virtual = 9116
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_hello_tb_behav -key {Behavioral:sim_hello:Functional:cpu_hello_tb} -tclbatch {cpu_hello_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg
source cpu_hello_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8103.414 ; gain = 0.000 ; free physical = 2453 ; free virtual = 9125
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_hello_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 8103.414 ; gain = 0.000 ; free physical = 2453 ; free virtual = 9125
current_wave_config {cpu_hello_tb_behav.wcfg}
cpu_hello_tb_behav.wcfg
add_wave {{/cpu_hello_tb/DUT/acia0/tx_full}} 
save_wave_config {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_hello ]
Command: launch_simulation  -simset sim_hello
INFO: [Vivado 12-12493] Simulation top is 'cpu_hello_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_hello'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_hello_tb' in fileset 'sim_hello'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/microcode.data'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/wozmon.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_hello'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_hello_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'dvsr' [/home/steeve/projects/65c02-soc/src/hdl/acia.v:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_hello_tb_behav -key {Behavioral:sim_hello:Functional:cpu_hello_tb} -tclbatch {cpu_hello_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg
source cpu_hello_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8103.414 ; gain = 0.000 ; free physical = 2424 ; free virtual = 9106
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_hello_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8103.414 ; gain = 0.000 ; free physical = 2424 ; free virtual = 9106
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_hello ]
Command: launch_simulation  -simset sim_hello
INFO: [Vivado 12-12493] Simulation top is 'cpu_hello_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_hello'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_hello_tb' in fileset 'sim_hello'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/microcode.data'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/wozmon.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_hello'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_hello_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'dvsr' [/home/steeve/projects/65c02-soc/src/hdl/acia.v:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_hello_tb_behav -key {Behavioral:sim_hello:Functional:cpu_hello_tb} -tclbatch {cpu_hello_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg
source cpu_hello_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8103.414 ; gain = 0.000 ; free physical = 2349 ; free virtual = 9058
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_hello_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8103.414 ; gain = 0.000 ; free physical = 2349 ; free virtual = 9058
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_hello ]
Command: launch_simulation  -simset sim_hello
INFO: [Vivado 12-12493] Simulation top is 'cpu_hello_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_hello'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_hello_tb' in fileset 'sim_hello'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/microcode.data'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/wozmon.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_hello'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_hello_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'dvsr' [/home/steeve/projects/65c02-soc/src/hdl/acia.v:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_hello_tb_behav -key {Behavioral:sim_hello:Functional:cpu_hello_tb} -tclbatch {cpu_hello_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg
source cpu_hello_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8103.414 ; gain = 0.000 ; free physical = 2348 ; free virtual = 9059
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_hello_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 8103.414 ; gain = 0.000 ; free physical = 2348 ; free virtual = 9059
save_wave_config {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_hello ]
Command: launch_simulation  -simset sim_hello
INFO: [Vivado 12-12493] Simulation top is 'cpu_hello_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_hello'
INFO: [SIM-utils-72] Using boost library from '/home/steeve/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/steeve/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_hello_tb' in fileset 'sim_hello'...
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/hello.mem'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/microcode.data'
INFO: [SIM-utils-43] Exported '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim/wozmon.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_hello'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_hello_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmio_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/steeve/projects/65c02-soc/src/test/cpu_hello_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_hello_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/steeve/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_hello_tb_behav xil_defaultlib.cpu_hello_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'dvsr' [/home/steeve/projects/65c02-soc/src/hdl/acia.v:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" Line 1. Module reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" Line 8. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" Line 6. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" Line 8. Module abl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" Line 6. Module abh doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" Line 11. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" Line 38. Module ctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" Line 1. Module microcode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/via.v" Line 1. Module via doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/acia.v" Line 1. Module acia doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/reset.sv" Line 1. Module reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/cpu.v" Line 8. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/regfile.v" Line 6. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abl.v" Line 8. Module abl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/abh.v" Line 6. Module abh doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/alu.v" Line 11. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/ctl.v" Line 38. Module ctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/65c02-generic/microcode.v" Line 1. Module microcode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/via.v" Line 1. Module via doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/mmio_controller.sv" Line 4. Module mmio_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/acia.v" Line 1. Module acia doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart.sv" Line 1. Module uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/baud_gen.sv" Line 4. Module baud_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_rx.sv" Line 2. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/uart/uart_tx.sv" Line 2. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo.sv" Line 2. Module fifo(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/fifo_ctrl.sv" Line 2. Module fifo_ctrl(ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steeve/projects/65c02-soc/src/hdl/ece_4305_eddin/fifo/reg_file.sv" Line 2. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.abl
Compiling module xil_defaultlib.abh
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.microcode
Compiling module xil_defaultlib.ctl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.mmio_controller
Compiling module xil_defaultlib.via
Compiling module xil_defaultlib.baud_gen
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.fifo_ctrl(ADDR_WIDTH=2)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.acia
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cpu_hello_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_hello_tb_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8108.703 ; gain = 0.000 ; free physical = 2350 ; free virtual = 9046
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_hello_tb_behav -key {Behavioral:sim_hello:Functional:cpu_hello_tb} -tclbatch {cpu_hello_tb.tcl} -view {/home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/steeve/projects/65c02-soc/vivado/65c02-soc.sim/sim_hello/cpu_hello_tb_behav.wcfg
source cpu_hello_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8108.703 ; gain = 0.000 ; free physical = 2330 ; free virtual = 9043
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_hello_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 8108.703 ; gain = 0.000 ; free physical = 2330 ; free virtual = 9043
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/steeve/projects/65c02-soc/vivado/65c02-soc.srcs/utils_1/imports/synth_1/top.dcp with file /home/steeve/projects/65c02-soc/vivado/65c02-soc.runs/synth_1/top_slow.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jul 28 21:19:24 2024] Launched synth_1...
Run output will be captured here: /home/steeve/projects/65c02-soc/vivado/65c02-soc.runs/synth_1/runme.log
[Sun Jul 28 21:19:24 2024] Launched impl_1...
Run output will be captured here: /home/steeve/projects/65c02-soc/vivado/65c02-soc.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 28 22:57:18 2024...
