# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:21 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 00:26:21 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:21 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 00:26:21 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:21 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 00:26:21 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:21 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 00:26:21 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:21 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 00:26:21 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:21 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 00:26:21 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:21 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 00:26:21 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:21 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 00:26:21 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:22 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 00:26:22 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:22 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 00:26:22 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:22 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 00:26:22 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:22 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 00:26:22 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:22 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 00:26:22 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:22 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 00:26:22 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:22 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 00:26:22 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:22 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER.v 
# -- Compiling module SC_RegSHIFTER
# 
# Top level modules:
# 	SC_RegSHIFTER
# End time: 00:26:22 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:22 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 00:26:22 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:22 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 00:26:22 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 00:26:23 on Apr 22,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# ** Warning: (vsim-3017) D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v(224): [TFMPC] - Too few port connections. Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_LEVEL_STATEMACHINE_u0 File: D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v
# ** Warning: (vsim-3722) D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v(224): [TFMPC] - Missing connection for port 'SC_LEVEL_STATEMACHINE_LevelUpCount_out'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:33 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 00:26:33 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:33 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 00:26:33 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:33 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 00:26:33 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales {D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:33 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales" D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 00:26:34 on Apr 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:34 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v 
# -- Compiling module SC_MAIN_STATEMACHINE
# 
# Top level modules:
# 	SC_MAIN_STATEMACHINE
# End time: 00:26:34 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:34 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v 
# -- Compiling module SC_LEVELCOUNTER
# 
# Top level modules:
# 	SC_LEVELCOUNTER
# End time: 00:26:34 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:34 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v 
# -- Compiling module SC_LEVEL_STATEMACHINE
# 
# Top level modules:
# 	SC_LEVEL_STATEMACHINE
# End time: 00:26:34 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:34 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v 
# -- Compiling module SC_LEVELPROGRESSCOUNTER
# 
# Top level modules:
# 	SC_LEVELPROGRESSCOUNTER
# End time: 00:26:34 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:34 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 00:26:34 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:34 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 00:26:34 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:34 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v 
# -- Compiling module CC_LEVEL_DATAHANDLER
# 
# Top level modules:
# 	CC_LEVEL_DATAHANDLER
# End time: 00:26:34 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:35 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v 
# -- Compiling module SC_RegGENERAL_CAR
# 
# Top level modules:
# 	SC_RegGENERAL_CAR
# End time: 00:26:35 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:35 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v 
# -- Compiling module CC_DATADELAY
# 
# Top level modules:
# 	CC_DATADELAY
# End time: 00:26:35 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:35 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v 
# -- Compiling module CC_MUX3_1
# 
# Top level modules:
# 	CC_MUX3_1
# End time: 00:26:35 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:35 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v 
# -- Compiling module SC_PLAYER_STATEMACHINE
# 
# Top level modules:
# 	SC_PLAYER_STATEMACHINE
# End time: 00:26:35 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:35 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER.v 
# -- Compiling module SC_RegSHIFTER
# 
# Top level modules:
# 	SC_RegSHIFTER
# End time: 00:26:35 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/rtl {D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:35 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/rtl" D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v 
# -- Compiling module CC_PLAYER_CAR_COMPARATOR
# 
# Top level modules:
# 	CC_PLAYER_CAR_COMPARATOR
# End time: 00:26:35 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim {D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:35 on Apr 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documentos/personal/frogger-digitales/simulation/modelsim" D:/Documentos/personal/frogger-digitales/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 00:26:35 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 00:26:36 on Apr 22,2023, Elapsed time: 0:00:13
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 00:26:36 on Apr 22,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_MAIN_STATEMACHINE
# Loading work.SC_LEVEL_STATEMACHINE
# Loading work.SC_PLAYER_STATEMACHINE
# Loading work.SC_LEVELCOUNTER
# Loading work.SC_LEVELPROGRESSCOUNTER
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_LEVEL_DATAHANDLER
# Loading work.SC_RegGENERAL_CAR
# Loading work.CC_DATADELAY
# Loading work.CC_MUX3_1
# Loading work.SC_RegSHIFTER
# Loading work.CC_PLAYER_CAR_COMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# ** Warning: (vsim-3017) D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v(224): [TFMPC] - Too few port connections. Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_LEVEL_STATEMACHINE_u0 File: D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v
# ** Warning: (vsim-3722) D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v(224): [TFMPC] - Missing connection for port 'SC_LEVEL_STATEMACHINE_LevelUpCount_out'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# ** Warning: (vsim-3017) D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v(224): [TFMPC] - Too few port connections. Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_LEVEL_STATEMACHINE_u0 File: D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v
# ** Warning: (vsim-3722) D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v(224): [TFMPC] - Missing connection for port 'SC_LEVEL_STATEMACHINE_LevelUpCount_out'.
# Running testbench
# End time: 00:35:37 on Apr 22,2023, Elapsed time: 0:09:01
# Errors: 0, Warnings: 4
