<root><simulation><result_generated_time />2023-05-17 18:42:04<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 5, 'OX': 5, 'IY': 11, 'IX': 11, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />29491200<total_data_size_element />{'W': 1179648, 'I': 30976, 'O': 12800}<total_data_reuse />{'W': 25, 'I': 952.0661157024794, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'K_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [16, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 32)], [('K', 2)]], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 32)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 5), ('OX', 5)], [('K', 2), ('FY', 3), ('K', 4), ('FX', 3), ('C', 4), ('C', 4)], []]<I />[[('OY', 5), ('OX', 5), ('K', 2), ('FY', 3), ('K', 4)], [('FX', 3), ('C', 4), ('C', 4)], []]<O />[[], [('OY', 5), ('OX', 5), ('K', 2), ('FY', 3), ('K', 4), ('FX', 3), ('C', 4), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 25, 1, 1], 'I': [64.0, 14.88, 1.0, 1.0], 'O': [16.0, 1, 144, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [8, 9437184, 9437184], 'I': [440, 247808, 247808], 'O': [8, 102400, 102400], 'O_partial': [8, 102400, 0], 'O_final': [0, 0, 102400]}<actual_mem_utilization_individual />{'W': [0.02, 0.28, 0.0], 'I': [0.86, 0.01, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.29, 0.0], 'I': [0.86, 0.29, 0.0], 'O': [0.02, 0.29, 0.0]}<effective_mem_size_bit />{'W': [8, 4718592, 9437184], 'I': [440, 61952, 247808], 'O': [8, 102400, 102400], 'O_partial': [8, 102400, 0], 'O_final': [0, 0, 102400]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 16, 1, 1], 'O': [1024, 64, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [16, 16, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1179648, 1179648], [1179648, 1179648], [1179648, 0]]<I />[[460800, 30976], [30976, 30976], [30976, 0]]<O />[[(1830400, 1843200), (1843200, 1830400)], [(1830400, 1843200), (12800, 0)], [(0, 12800), (0, 0)]]<O_partial />[[(1830400, 1843200), (1843200, 1830400)], [(1830400, 1843200), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12800, 0)], [(0, 12800), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[147456, 147456], [18432, 18432], [4608, 0]]<I />[[57600, 3872], [484, 484], [121, 0]]<O />[[(228800, 230400), (230400, 228800)], [(28600, 28800), (200, 0)], [(0, 50), (0, 0)]]<O_partial />[([228800, 230400], [230400, 228800]), ([28600, 28800], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [200, 0]), ([0, 50], [0, 0])]</mem_access_count_word><mac_count><active />29491200<idle />0</mac_count></basic_info><energy><total_energy />64484030.6<mem_energy_breakdown><W />[103.3, 3653.0, 6137.2]<I />[20.8, 95.9, 161.2]<O />[321.7, 5707.8, 66.6]</mem_energy_breakdown><MAC_energy><active_MAC />64467763.2<idle_MAC />0.0<total />64467763.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4311<utilization_without_data_loading />0.6016<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.4311<mac_utilize_temporal_without_data_loading />0.6016</mac_array_utilization><latency><latency_cycle_with_data_loading />66804<latency_cycle_without_data_loading />47874<ideal_computing_cycle />28800<data_loading><load_cycle_total />18930<load_cycle_individual />{'W': [16, 18432, 0], 'I': [14, 484, 0]}<load_cycle_combined />{'W': 18432, 'I': 484}</data_loading><mem_stalling><mem_stall_cycle_total />19074<mem_stall_cycle_individual />{'W': [[-28799], [-28775, -10359], [-28800, -28800]], 'I': [[-28799], [-846, -517], [-28800, -28800]], 'O': [[-28800], [-28800, 0], [-28600, -28750]]}<mem_stall_cycle_shared />{'W': [[-28799], [-28775, 19074], [0, 0]], 'I': [[-28799], [-846, 19074], [0, 0]], 'O': [[-28800], [-28800, 0], [-28600, -28750]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 9437184, 9437184], 'I': [440, 247808, 247808], 'O': [8, 102400, 102400], 'O_partial': [8, 102400, 0], 'O_final': [0, 0, 102400]}<data_size_each_level_total />{'W': [8192, 9437184, 9437184], 'I': [7040, 247808, 247808], 'O': [512, 102400, 102400]}<loop_cycles_each_level />{'W': [25, 28800, 28800], 'I': [600, 28800, 28800], 'O': [1, 28800, 28800]}<top_ir_loop_size />{'W': [25, 1, 1], 'I': [24, 1, 1], 'O': [1, 48, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [327.7, 327.7], [327.7, 327.7]], 'I': [[8.0, 0.7], [11.7, 8.6], [8.6, 8.6]], 'O': [[8.0, 8.0], [512.0, 3.6], [3.6, 3.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 327.7], [327.7, 327.7]], 'I': [[8.0, 17.6], [281.6, 8.6], [8.6, 8.6]], 'O': [[8.0, 8.0], [512.0, 170.7], [170.7, 3.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [327.7, 327.7], [327.7, 0]], 'I': [[8.0, 17.6], [281.6, 8.6], [8.6, 0]], 'O': [[8.0, 8.0], [512.0, 3.6], [3.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [1124.8, 848.3], [336.3, 3.6]], 'I': [[8.0, 17.6], [1124.8, 848.3], [336.3, 3.6]], 'O': [[8.0, 8.0], [1124.8, 848.3], [336.3, 3.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 28800], [25, 25, 1152], [28800, 28800, 1]], 'I': [[1, 1, 28800], [25, 600, 48], [28800, 28800, 1]], 'O': [[1, 1, 28800], [1, 1, 28800], [28800, 28800, 1]]}<trans_time_real />{'W': [[0, 1, 28800], [[0, 25, 1152], [16, 25, 1152]], [[18432, 28800, 1], [4608, 28800, 1]]], 'I': [[0, 1, 28800], [[7, 600, 48], [14, 600, 48]], [[484, 28800, 1], [121, 28800, 1]]], 'O': [[0, 1, 28800], [[0, 1, 28800], [1, 1, 28800]], [[200, 28800, 1], [50, 28800, 1]]]}<single_stall_cycle />{'W': [[-1], [-25, -9], [-10368, -24192]], 'I': [[-1], [-18, -11], [-28316, -28679]], 'O': [[-1], [-1, 0], [-28600, -28750]]}<single_stall_count />{'W': [28799, 1151, 0], 'I': [28799, 47, 0], 'O': [28800, 28800, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [200, 0]}, 1: {'W': [18416, 0], 'I': [658, 0], 'O': [28800, 200]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-28800, -28800], [-28600, -28800]], 1: [[19074, -28800], [0, -28600]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2.859</simulation></root>