//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_17,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_18
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<21>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<42>;
	.reg .f32 	%f<40>;
	.reg .b64 	%rd<40>;
	.loc	1 19 0                          // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_0];
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_1];
$L__tmp0:
	.loc	1 21 28                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:21:33
	shl.b32 	%r28, %r1, 7;
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_2];
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_3];
	.loc	1 22 36                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:22:36
	mov.u32 	%r29, %tid.x;
	and.b32  	%r30, %r29, 127;
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_4];
	.loc	1 22 23                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:22:23
	or.b32  	%r31, %r28, %r30;
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_5];
	.loc	1 23 21                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:23:21
	setp.lt.s32 	%p1, %r31, 2304;
	ld.param.u64 	%rd25, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_6];
	.loc	1 25 21                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:25:21
	bfe.s32 	%r32, %r1, 24, 1;
	shr.u32 	%r33, %r32, 30;
	add.s32 	%r34, %r31, %r33;
	shr.s32 	%r35, %r34, 2;
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_7];
	.loc	1 25 26                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:25:26
	mul.hi.s32 	%r36, %r35, 954437177;
	shr.u32 	%r37, %r36, 31;
	shr.s32 	%r38, %r36, 5;
	add.s32 	%r39, %r38, %r37;
	mul.lo.s32 	%r40, %r39, 144;
	sub.s32 	%r41, %r35, %r40;
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_8];
	.loc	1 26 30                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:26:30
	cvt.s64.s32 	%rd28, %r31;
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_9];
	mul.wide.s32 	%rd30, %r31, 4;
	add.s64 	%rd1, %rd20, %rd30;
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_10];
	.loc	1 26 35                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:26:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_11];
	ld.param.u64 	%rd33, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_12];
	.loc	1 27 30                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:27:30
	mul.wide.s32 	%rd34, %r41, 4;
	add.s64 	%rd2, %rd21, %rd34;
	ld.param.u64 	%rd35, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_13];
	.loc	1 27 35                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:27:35
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd36, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_14];
	.loc	1 28 30                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:28:30
	add.s64 	%rd3, %rd22, %rd34;
	ld.param.u64 	%rd37, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_15];
	.loc	1 28 35                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:28:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	ld.param.u64 	%rd38, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_16];
	mov.b32 	%f1, %r4;
	ld.param.u64 	%rd39, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_51_param_17];
	.loc	1 29 31                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:29:31
	add.s64 	%rd4, %rd23, %rd34;
	.loc	1 29 36                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:29:36
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 30 31                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:30:31
	add.s64 	%rd5, %rd24, %rd34;
	.loc	1 30 36                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:30:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 31 31                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:31:31
	add.s64 	%rd6, %rd25, %rd30;
	.loc	1 31 36                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:31:36
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.b32 { %r7 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 32 31                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:32:31
	add.s64 	%rd7, %rd26, %rd34;
	.loc	1 32 36                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:32:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 33 31                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:33:31
	add.s64 	%rd8, %rd27, %rd34;
	.loc	1 33 36                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:33:36
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r9;
	.loc	1 34 31                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:34:31
	add.s64 	%rd9, %rd29, %rd34;
	.loc	1 34 36                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:34:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 35 31                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:35:31
	add.s64 	%rd10, %rd31, %rd34;
	.loc	1 35 36                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:35:36
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 36 32                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:36:32
	add.s64 	%rd11, %rd32, %rd30;
	.loc	1 36 37                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:36:37
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.b32 { %r12 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 37 32                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:37:32
	add.s64 	%rd12, %rd33, %rd34;
	.loc	1 37 37                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:37:37
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 38 32                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:38:32
	add.s64 	%rd13, %rd35, %rd34;
	.loc	1 38 37                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:38:37
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r14;
	.loc	1 39 32                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:39:32
	add.s64 	%rd14, %rd36, %rd34;
	.loc	1 39 37                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:39:37
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd14 + 0 ];
	// end inline asm
	.loc	1 40 32                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:40:32
	add.s64 	%rd15, %rd37, %rd34;
	.loc	1 40 37                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:40:37
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd15 + 0 ];
	// end inline asm
	.loc	1 41 32                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:41:32
	add.s64 	%rd16, %rd38, %rd30;
	.loc	1 41 37                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:41:37
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.b32 { %r17 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 44 18                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:44:18
	add.f32 	%f4, %f1, 0f3727C5AC;
	.loc	1 45 26                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:45:26
	sqrt.approx.ftz.f32 	%f5, %f4;
	.loc	1 47 18                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:47:18
	mov.b32 	%r20, %f5;
	mov.b32 	%r19, 1065353216;
	// begin inline asm
	div.full.f32 %r18, %r19, %r20;
	// end inline asm
	mov.b32 	%f6, %r18;
	.loc	1 56 20                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:56:20
	add.f32 	%f7, %f2, 0f3727C5AC;
	.loc	1 57 27                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:57:27
	sqrt.approx.ftz.f32 	%f8, %f7;
	.loc	1 58 19                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:58:19
	mov.b32 	%r23, %f8;
	// begin inline asm
	div.full.f32 %r21, %r19, %r23;
	// end inline asm
	mov.b32 	%f9, %r21;
	.loc	1 65 20                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:65:20
	add.f32 	%f10, %f3, 0f3727C5AC;
	.loc	1 66 27                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:66:27
	sqrt.approx.ftz.f32 	%f11, %f10;
	.loc	1 31 36                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:31:36
	mov.b32 	%f12, %r7;
	mov.b32 	%f13, %r12;
	.loc	1 32 36                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:32:36
	mov.b32 	%f14, %r8;
	mov.b32 	%f15, %r13;
	.loc	1 26 35                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:26:35
	mov.b32 	%f16, %r2;
	.loc	1 27 35                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:27:35
	mov.b32 	%f17, %r3;
	.loc	1 42 18                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:42:18
	sub.f32 	%f18, %f16, %f17;
	.loc	1 50 19                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:50:19
	mul.f32 	%f19, %f18, %f6;
	.loc	1 29 36                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:29:36
	mov.b32 	%f20, %r5;
	.loc	1 30 36                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:30:36
	mov.b32 	%f21, %r6;
	.loc	1 52 20                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:52:20
	fma.rn.f32 	%f22, %f19, %f20, %f21;
	.loc	1 54 20                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:54:20
	add.f32 	%f23, %f22, 0f00000000;
	.loc	1 34 36                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:34:36
	mov.b32 	%f24, %r10;
	mov.b32 	%f25, %r15;
	.loc	1 35 36                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:35:36
	mov.b32 	%f26, %r11;
	mov.b32 	%f27, %r16;
	.loc	1 41 37                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:41:37
	mov.b32 	%f28, %r17;
	.loc	1 67 19                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:67:19
	mov.b32 	%r26, %f11;
	// begin inline asm
	div.full.f32 %r24, %r19, %r26;
	// end inline asm
	mov.b32 	%f29, %r24;
	.loc	1 55 20                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:55:20
	sub.f32 	%f30, %f13, %f15;
	sub.f32 	%f31, %f12, %f14;
	.loc	1 60 20                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:60:20
	mul.f32 	%f32, %f31, %f9;
	mul.f32 	%f33, %f30, %f29;
	.loc	1 62 20                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:62:20
	fma.rn.f32 	%f34, %f33, %f25, %f27;
	fma.rn.f32 	%f35, %f32, %f24, %f26;
	.loc	1 63 20                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:63:20
	add.f32 	%f36, %f23, %f35;
	.loc	1 72 20                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:72:20
	add.f32 	%f37, %f36, %f34;
	.loc	1 73 20                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:73:20
	add.f32 	%f38, %f37, %f28;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p19, %f38, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f39, 0f00000000, %f38, %p19;
$L__tmp2:
	.loc	1 76 21                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:76:21
	setp.le.f32 	%p20, %f39, 0f00000000;
	.loc	1 77 28                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:77:28
	add.s64 	%rd17, %rd19, %rd30;
	.loc	1 77 40                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:77:40
	mov.b32 	%r27, %f39;
	// begin inline asm
	@%p1 st.global.b32 [ %rd17 + 0 ], { %r27 };
	// end inline asm
	.loc	1 78 25                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:78:25
	add.s64 	%rd18, %rd39, %rd28;
	.loc	1 78 37                         // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:78:37
	selp.u16 	%rs1, 1, 0, %p20;
	// begin inline asm
	@%p1 st.global.b8 [ %rd18 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 78 4                          // ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py:78:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/kr/ckrx44zc5dkb3fz2se7mep5tgzuiefyzme2ay642pxgpd7mohlb5.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 229                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xde DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 107
.b8 114
.b8 120
.b8 52
.b8 52
.b8 122
.b8 99
.b8 53
.b8 100
.b8 107
.b8 98
.b8 51
.b8 102
.b8 122
.b8 50
.b8 115
.b8 101
.b8 55
.b8 109
.b8 101
.b8 112
.b8 53
.b8 116
.b8 103
.b8 122
.b8 117
.b8 105
.b8 101
.b8 102
.b8 121
.b8 122
.b8 109
.b8 101
.b8 50
.b8 97
.b8 121
.b8 54
.b8 52
.b8 50
.b8 112
.b8 120
.b8 103
.b8 112
.b8 100
.b8 55
.b8 109
.b8 111
.b8 104
.b8 108
.b8 98
.b8 53
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 107
.b8 114
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x57 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 53
.b8 49
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xba:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xcf:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 75                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
