ncverilog(64): 12.20-s012: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	12.20-s012: Started on Jul 18, 2017 at 16:47:07 CST
ncverilog
	synchro_tb.sv
	../synchro.sv
	../binary2deg.sv
	+access+r
Recompiling... reason: file '../binary2deg.sv' is newer than expected.
	expected: Tue Jul 18 16:46:40 2017
	actual:   Tue Jul 18 16:47:05 2017
file: ../binary2deg.sv
	module worklib.binary2deg:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
binary2deg xbinary2deg(.i_clk(i_clk),.i_rst(i_rst),.i_start(check),.i_decimal(decimal_r),.i_frccnt(frccnt_r),.o_deg(deg),.o_finished(finished));
                                                                                                                      |
ncelab: *W,CUVMPW (../synchro.sv,41|118): port sizes differ in port connection (1/14).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.binary2deg:sv <0x2e8323c3>
			streams:   4, words: 10103
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   3       3
		Registers:                57      57
		Scalar wires:             10       -
		Expanded wires:           14       1
		Vectored wires:            5       -
		Always blocks:             8       8
		Initial blocks:            1       1
		Cont. assignments:         1       5
		Pseudo assignments:        7       7
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.synchro_tb:sv
Loading snapshot worklib.synchro_tb:sv .................... Done
*Verdi3* Loading libsscore_ius122.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /opt/CAD/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi3_2013.07, Linux x86_64/64bit, 07/04/2013
(C) 1996 - 2013 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'synchro.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
Simulation complete via $finish(1) at time 41220 NS + 0
./synchro_tb.sv:36 	$finish;
ncsim> exit
TOOL:	ncverilog	12.20-s012: Exiting on Jul 18, 2017 at 16:47:07 CST  (total: 00:00:00)
