#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "G:\iverilog\lib\ivl\system.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2009.vpi";
S_00000290971b9fb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000290971b23a0 .scope module, "ppu_tb" "ppu_tb" 3 8;
 .timescale -9 -12;
P_00000290971a8460 .param/l "NUM_TESTS" 1 3 11, +C4<00000000000000000000000001100100>;
v00000290975646b0_0 .var "cfg_mult", 15 0;
v0000029097564cf0_0 .var "cfg_shift", 4 0;
v0000029097564e30_0 .var "cfg_zp", 7 0;
v0000029097565970_0 .var "clk", 0 0;
v0000029097565150_0 .var/i "err_count", 31 0;
v0000029097565a10_0 .var/i "i", 31 0;
v00000290975651f0_0 .var "i_data_vec", 511 0;
v0000029097566050_0 .var "i_valid", 0 0;
v0000029097566b90_0 .var/i "lane", 31 0;
v0000029097566eb0 .array "mem_config", 2 0, 31 0;
v0000029097567270 .array "mem_golden", 99 0, 127 0;
v00000290975662d0 .array "mem_inputs", 99 0, 511 0;
v0000029097567130_0 .net "o_data_vec", 127 0, L_00000290975cbe10;  1 drivers
v0000029097566730_0 .net "o_valid", 0 0, v0000029097564f70_0;  1 drivers
v0000029097566190_0 .var "rst_n", 0 0;
E_00000290971a8520 .event posedge, v0000029097564bb0_0;
S_00000290971bd870 .scope module, "dut" "ppu" 3 30, 4 12 0, S_00000290971b23a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_valid";
    .port_info 3 /INPUT 512 "i_data_vec";
    .port_info 4 /OUTPUT 1 "o_valid";
    .port_info 5 /OUTPUT 128 "o_data_vec";
    .port_info 6 /INPUT 16 "cfg_mult";
    .port_info 7 /INPUT 5 "cfg_shift";
    .port_info 8 /INPUT 8 "cfg_zp";
v00000290975635d0_0 .net "cfg_mult", 15 0, v00000290975646b0_0;  1 drivers
v0000029097563670_0 .net "cfg_shift", 4 0, v0000029097564cf0_0;  1 drivers
v0000029097563cb0_0 .net "cfg_zp", 7 0, v0000029097564e30_0;  1 drivers
v0000029097564bb0_0 .net "clk", 0 0, v0000029097565970_0;  1 drivers
v00000290975638f0_0 .net "i_data_vec", 511 0, v00000290975651f0_0;  1 drivers
v0000029097565790_0 .net "i_valid", 0 0, v0000029097566050_0;  1 drivers
v0000029097565830_0 .net "o_data_vec", 127 0, L_00000290975cbe10;  alias, 1 drivers
v0000029097564f70_0 .var "o_valid", 0 0;
v0000029097563df0_0 .net "rst_n", 0 0, v0000029097566190_0;  1 drivers
L_0000029097566ff0 .part v00000290975651f0_0, 0, 32;
L_0000029097566f50 .part v00000290975651f0_0, 32, 32;
L_0000029097565fb0 .part v00000290975651f0_0, 64, 32;
L_00000290975c60d0 .part v00000290975651f0_0, 96, 32;
L_00000290975c7610 .part v00000290975651f0_0, 128, 32;
L_00000290975c79d0 .part v00000290975651f0_0, 160, 32;
L_00000290975c6ad0 .part v00000290975651f0_0, 192, 32;
L_00000290975c6e90 .part v00000290975651f0_0, 224, 32;
L_00000290975c9190 .part v00000290975651f0_0, 256, 32;
L_00000290975c8fb0 .part v00000290975651f0_0, 288, 32;
L_00000290975c85b0 .part v00000290975651f0_0, 320, 32;
L_00000290975ce1b0 .part v00000290975651f0_0, 352, 32;
L_00000290975ce250 .part v00000290975651f0_0, 384, 32;
L_00000290975ccf90 .part v00000290975651f0_0, 416, 32;
L_00000290975ca8d0 .part v00000290975651f0_0, 448, 32;
L_00000290975cbff0 .part v00000290975651f0_0, 480, 32;
LS_00000290975cbe10_0_0 .concat8 [ 8 8 8 8], v00000290971a3530_0, v00000290971799c0_0, v000002909718c990_0, v00000290971e0a60_0;
LS_00000290975cbe10_0_4 .concat8 [ 8 8 8 8], v00000290971e1aa0_0, v00000290971e26b0_0, v00000290971e2110_0, v00000290971e3470_0;
LS_00000290975cbe10_0_8 .concat8 [ 8 8 8 8], v00000290971ed210_0, v00000290971ecbd0_0, v00000290971ec630_0, v0000029097561fb0_0;
LS_00000290975cbe10_0_12 .concat8 [ 8 8 8 8], v0000029097562b90_0, v0000029097563710_0, v0000029097563a30_0, v0000029097565d30_0;
L_00000290975cbe10 .concat8 [ 32 32 32 32], LS_00000290975cbe10_0_0, LS_00000290975cbe10_0_4, LS_00000290975cbe10_0_8, LS_00000290975cbe10_0_12;
S_00000290971b43b0 .scope generate, "PPU_LANE[0]" "PPU_LANE[0]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971a8c60 .param/l "i" 0 4 34, +C4<00>;
v00000290971a3df0_0 .net/s *"_ivl_1", 47 0, L_00000290975669b0;  1 drivers
v00000290971a3350_0 .net *"_ivl_11", 47 0, L_00000290975664b0;  1 drivers
L_00000290975695f0 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v00000290971a4cf0_0 .net/2s *"_ivl_15", 47 0, L_00000290975695f0;  1 drivers
v00000290971a47f0_0 .net *"_ivl_17", 0 0, L_0000029097565e70;  1 drivers
L_0000029097569638 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000290971a3030_0 .net/2u *"_ivl_19", 7 0, L_0000029097569638;  1 drivers
L_0000029097569680 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v00000290971a4390_0 .net/2s *"_ivl_21", 47 0, L_0000029097569680;  1 drivers
v00000290971a3e90_0 .net *"_ivl_23", 0 0, L_0000029097566d70;  1 drivers
L_00000290975696c8 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v00000290971a3990_0 .net/2u *"_ivl_25", 7 0, L_00000290975696c8;  1 drivers
v00000290971a3170_0 .net *"_ivl_28", 7 0, L_0000029097566410;  1 drivers
v00000290971a30d0_0 .net *"_ivl_29", 7 0, L_00000290975673b0;  1 drivers
v00000290971a4a70_0 .net/s *"_ivl_3", 47 0, L_0000029097566230;  1 drivers
v00000290971a38f0_0 .net *"_ivl_34", 7 0, v00000290971a3530_0;  1 drivers
L_00000290975695a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000290971a3490_0 .net/2u *"_ivl_9", 39 0, L_00000290975695a8;  1 drivers
v00000290971a4110_0 .net/s "clamped_val", 7 0, L_0000029097566550;  1 drivers
v00000290971a44d0_0 .net/s "in_val", 31 0, L_0000029097566ff0;  1 drivers
v00000290971a3530_0 .var/s "out_reg", 7 0;
v00000290971a3710_0 .net/s "product", 47 0, L_0000029097566e10;  1 drivers
v00000290971a37b0_0 .net/s "shifted", 47 0, L_0000029097567310;  1 drivers
v00000290971a3f30_0 .net/s "with_zp", 47 0, L_00000290975665f0;  1 drivers
E_00000290971a9160/0 .event negedge, v0000029097563df0_0;
E_00000290971a9160/1 .event posedge, v0000029097564bb0_0;
E_00000290971a9160 .event/or E_00000290971a9160/0, E_00000290971a9160/1;
L_00000290975669b0 .extend/s 48, L_0000029097566ff0;
L_0000029097566230 .extend/s 48, v00000290975646b0_0;
L_0000029097566e10 .arith/mult 48, L_00000290975669b0, L_0000029097566230;
L_0000029097567310 .shift/rs 48, L_0000029097566e10, v0000029097564cf0_0;
L_00000290975664b0 .concat [ 8 40 0 0], v0000029097564e30_0, L_00000290975695a8;
L_00000290975665f0 .arith/sum 48, L_0000029097567310, L_00000290975664b0;
L_0000029097565e70 .cmp/gt.s 48, L_00000290975665f0, L_00000290975695f0;
L_0000029097566d70 .cmp/gt.s 48, L_0000029097569680, L_00000290975665f0;
L_0000029097566410 .part L_00000290975665f0, 0, 8;
L_00000290975673b0 .functor MUXZ 8, L_0000029097566410, L_00000290975696c8, L_0000029097566d70, C4<>;
L_0000029097566550 .functor MUXZ 8, L_00000290975673b0, L_0000029097569638, L_0000029097565e70, C4<>;
S_00000290971b7ae0 .scope generate, "PPU_LANE[1]" "PPU_LANE[1]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971a8560 .param/l "i" 0 4 34, +C4<01>;
v00000290971a3a30_0 .net/s *"_ivl_1", 47 0, L_0000029097566870;  1 drivers
v00000290971a4070_0 .net *"_ivl_11", 47 0, L_0000029097566370;  1 drivers
L_0000029097569758 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v00000290971a4570_0 .net/2s *"_ivl_15", 47 0, L_0000029097569758;  1 drivers
v00000290971a41b0_0 .net *"_ivl_17", 0 0, L_0000029097567450;  1 drivers
L_00000290975697a0 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0000029097179ba0_0 .net/2u *"_ivl_19", 7 0, L_00000290975697a0;  1 drivers
L_00000290975697e8 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000002909717a820_0 .net/2s *"_ivl_21", 47 0, L_00000290975697e8;  1 drivers
v0000029097179ce0_0 .net *"_ivl_23", 0 0, L_0000029097565dd0;  1 drivers
L_0000029097569830 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v0000029097179ec0_0 .net/2u *"_ivl_25", 7 0, L_0000029097569830;  1 drivers
v000002909717a8c0_0 .net *"_ivl_28", 7 0, L_0000029097565f10;  1 drivers
v000002909717ac80_0 .net *"_ivl_29", 7 0, L_00000290975667d0;  1 drivers
v000002909717b040_0 .net/s *"_ivl_3", 47 0, L_0000029097567090;  1 drivers
v0000029097179380_0 .net *"_ivl_34", 7 0, v00000290971799c0_0;  1 drivers
L_0000029097569710 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029097179420_0 .net/2u *"_ivl_9", 39 0, L_0000029097569710;  1 drivers
v00000290971794c0_0 .net/s "clamped_val", 7 0, L_0000029097566a50;  1 drivers
v0000029097179920_0 .net/s "in_val", 31 0, L_0000029097566f50;  1 drivers
v00000290971799c0_0 .var/s "out_reg", 7 0;
v0000029097164630_0 .net/s "product", 47 0, L_00000290975671d0;  1 drivers
v0000029097163230_0 .net/s "shifted", 47 0, L_0000029097566910;  1 drivers
v00000290971632d0_0 .net/s "with_zp", 47 0, L_0000029097566690;  1 drivers
L_0000029097566870 .extend/s 48, L_0000029097566f50;
L_0000029097567090 .extend/s 48, v00000290975646b0_0;
L_00000290975671d0 .arith/mult 48, L_0000029097566870, L_0000029097567090;
L_0000029097566910 .shift/rs 48, L_00000290975671d0, v0000029097564cf0_0;
L_0000029097566370 .concat [ 8 40 0 0], v0000029097564e30_0, L_0000029097569710;
L_0000029097566690 .arith/sum 48, L_0000029097566910, L_0000029097566370;
L_0000029097567450 .cmp/gt.s 48, L_0000029097566690, L_0000029097569758;
L_0000029097565dd0 .cmp/gt.s 48, L_00000290975697e8, L_0000029097566690;
L_0000029097565f10 .part L_0000029097566690, 0, 8;
L_00000290975667d0 .functor MUXZ 8, L_0000029097565f10, L_0000029097569830, L_0000029097565dd0, C4<>;
L_0000029097566a50 .functor MUXZ 8, L_00000290975667d0, L_00000290975697a0, L_0000029097567450, C4<>;
S_00000290971b87e0 .scope generate, "PPU_LANE[2]" "PPU_LANE[2]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971a8ba0 .param/l "i" 0 4 34, +C4<010>;
v00000290971643b0_0 .net/s *"_ivl_1", 47 0, L_00000290975660f0;  1 drivers
v0000029097164a90_0 .net *"_ivl_11", 47 0, L_00000290975c77f0;  1 drivers
L_00000290975698c0 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v0000029097163a50_0 .net/2s *"_ivl_15", 47 0, L_00000290975698c0;  1 drivers
v0000029097163730_0 .net *"_ivl_17", 0 0, L_00000290975c59f0;  1 drivers
L_0000029097569908 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0000029097163af0_0 .net/2u *"_ivl_19", 7 0, L_0000029097569908;  1 drivers
L_0000029097569950 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v0000029097162e70_0 .net/2s *"_ivl_21", 47 0, L_0000029097569950;  1 drivers
v0000029097163cd0_0 .net *"_ivl_23", 0 0, L_00000290975c7b10;  1 drivers
L_0000029097569998 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000002909718dbb0_0 .net/2u *"_ivl_25", 7 0, L_0000029097569998;  1 drivers
v000002909718c5d0_0 .net *"_ivl_28", 7 0, L_00000290975c6cb0;  1 drivers
v000002909718d070_0 .net *"_ivl_29", 7 0, L_00000290975c67b0;  1 drivers
v000002909718d930_0 .net/s *"_ivl_3", 47 0, L_0000029097566af0;  1 drivers
v000002909718d4d0_0 .net *"_ivl_34", 7 0, v000002909718c990_0;  1 drivers
L_0000029097569878 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002909718c170_0 .net/2u *"_ivl_9", 39 0, L_0000029097569878;  1 drivers
v000002909718c710_0 .net/s "clamped_val", 7 0, L_00000290975c5b30;  1 drivers
v000002909718d570_0 .net/s "in_val", 31 0, L_0000029097565fb0;  1 drivers
v000002909718c990_0 .var/s "out_reg", 7 0;
v000002909715bf30_0 .net/s "product", 47 0, L_0000029097566c30;  1 drivers
v000002909715b5d0_0 .net/s "shifted", 47 0, L_0000029097566cd0;  1 drivers
v000002909715c070_0 .net/s "with_zp", 47 0, L_00000290975c7070;  1 drivers
L_00000290975660f0 .extend/s 48, L_0000029097565fb0;
L_0000029097566af0 .extend/s 48, v00000290975646b0_0;
L_0000029097566c30 .arith/mult 48, L_00000290975660f0, L_0000029097566af0;
L_0000029097566cd0 .shift/rs 48, L_0000029097566c30, v0000029097564cf0_0;
L_00000290975c77f0 .concat [ 8 40 0 0], v0000029097564e30_0, L_0000029097569878;
L_00000290975c7070 .arith/sum 48, L_0000029097566cd0, L_00000290975c77f0;
L_00000290975c59f0 .cmp/gt.s 48, L_00000290975c7070, L_00000290975698c0;
L_00000290975c7b10 .cmp/gt.s 48, L_0000029097569950, L_00000290975c7070;
L_00000290975c6cb0 .part L_00000290975c7070, 0, 8;
L_00000290975c67b0 .functor MUXZ 8, L_00000290975c6cb0, L_0000029097569998, L_00000290975c7b10, C4<>;
L_00000290975c5b30 .functor MUXZ 8, L_00000290975c67b0, L_0000029097569908, L_00000290975c59f0, C4<>;
S_00000290970132e0 .scope generate, "PPU_LANE[3]" "PPU_LANE[3]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971a87a0 .param/l "i" 0 4 34, +C4<011>;
v000002909715b2b0_0 .net/s *"_ivl_1", 47 0, L_00000290975c7930;  1 drivers
v000002909715b350_0 .net *"_ivl_11", 47 0, L_00000290975c7390;  1 drivers
L_0000029097569a28 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v00000290971e15a0_0 .net/2s *"_ivl_15", 47 0, L_0000029097569a28;  1 drivers
v00000290971e11e0_0 .net *"_ivl_17", 0 0, L_00000290975c5bd0;  1 drivers
L_0000029097569a70 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000290971e1e60_0 .net/2u *"_ivl_19", 7 0, L_0000029097569a70;  1 drivers
L_0000029097569ab8 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v00000290971e0600_0 .net/2s *"_ivl_21", 47 0, L_0000029097569ab8;  1 drivers
v00000290971e09c0_0 .net *"_ivl_23", 0 0, L_00000290975c68f0;  1 drivers
L_0000029097569b00 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v00000290971e1c80_0 .net/2u *"_ivl_25", 7 0, L_0000029097569b00;  1 drivers
v00000290971e1640_0 .net *"_ivl_28", 7 0, L_00000290975c7250;  1 drivers
v00000290971e06a0_0 .net *"_ivl_29", 7 0, L_00000290975c5c70;  1 drivers
v00000290971e1d20_0 .net/s *"_ivl_3", 47 0, L_00000290975c6d50;  1 drivers
v00000290971e0060_0 .net *"_ivl_34", 7 0, v00000290971e0a60_0;  1 drivers
L_00000290975699e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000290971e16e0_0 .net/2u *"_ivl_9", 39 0, L_00000290975699e0;  1 drivers
v00000290971e0100_0 .net/s "clamped_val", 7 0, L_00000290975c71b0;  1 drivers
v00000290971e1280_0 .net/s "in_val", 31 0, L_00000290975c60d0;  1 drivers
v00000290971e0a60_0 .var/s "out_reg", 7 0;
v00000290971e1780_0 .net/s "product", 47 0, L_00000290975c6170;  1 drivers
v00000290971e0920_0 .net/s "shifted", 47 0, L_00000290975c6fd0;  1 drivers
v00000290971e1320_0 .net/s "with_zp", 47 0, L_00000290975c6210;  1 drivers
L_00000290975c7930 .extend/s 48, L_00000290975c60d0;
L_00000290975c6d50 .extend/s 48, v00000290975646b0_0;
L_00000290975c6170 .arith/mult 48, L_00000290975c7930, L_00000290975c6d50;
L_00000290975c6fd0 .shift/rs 48, L_00000290975c6170, v0000029097564cf0_0;
L_00000290975c7390 .concat [ 8 40 0 0], v0000029097564e30_0, L_00000290975699e0;
L_00000290975c6210 .arith/sum 48, L_00000290975c6fd0, L_00000290975c7390;
L_00000290975c5bd0 .cmp/gt.s 48, L_00000290975c6210, L_0000029097569a28;
L_00000290975c68f0 .cmp/gt.s 48, L_0000029097569ab8, L_00000290975c6210;
L_00000290975c7250 .part L_00000290975c6210, 0, 8;
L_00000290975c5c70 .functor MUXZ 8, L_00000290975c7250, L_0000029097569b00, L_00000290975c68f0, C4<>;
L_00000290975c71b0 .functor MUXZ 8, L_00000290975c5c70, L_0000029097569a70, L_00000290975c5bd0, C4<>;
S_0000029097013470 .scope generate, "PPU_LANE[4]" "PPU_LANE[4]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971a9f60 .param/l "i" 0 4 34, +C4<0100>;
v00000290971e01a0_0 .net/s *"_ivl_1", 47 0, L_00000290975c5db0;  1 drivers
v00000290971e0d80_0 .net *"_ivl_11", 47 0, L_00000290975c5e50;  1 drivers
L_0000029097569b90 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v00000290971e0e20_0 .net/2s *"_ivl_15", 47 0, L_0000029097569b90;  1 drivers
v00000290971e18c0_0 .net *"_ivl_17", 0 0, L_00000290975c5ef0;  1 drivers
L_0000029097569bd8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000290971e1dc0_0 .net/2u *"_ivl_19", 7 0, L_0000029097569bd8;  1 drivers
L_0000029097569c20 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v00000290971e0560_0 .net/2s *"_ivl_21", 47 0, L_0000029097569c20;  1 drivers
v00000290971dffc0_0 .net *"_ivl_23", 0 0, L_00000290975c7bb0;  1 drivers
L_0000029097569c68 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v00000290971e13c0_0 .net/2u *"_ivl_25", 7 0, L_0000029097569c68;  1 drivers
v00000290971e07e0_0 .net *"_ivl_28", 7 0, L_00000290975c7cf0;  1 drivers
v00000290971e0740_0 .net *"_ivl_29", 7 0, L_00000290975c72f0;  1 drivers
v00000290971e1820_0 .net/s *"_ivl_3", 47 0, L_00000290975c6f30;  1 drivers
v00000290971e0240_0 .net *"_ivl_34", 7 0, v00000290971e1aa0_0;  1 drivers
L_0000029097569b48 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000290971e0c40_0 .net/2u *"_ivl_9", 39 0, L_0000029097569b48;  1 drivers
v00000290971e1960_0 .net/s "clamped_val", 7 0, L_00000290975c74d0;  1 drivers
v00000290971e1a00_0 .net/s "in_val", 31 0, L_00000290975c7610;  1 drivers
v00000290971e1aa0_0 .var/s "out_reg", 7 0;
v00000290971e1000_0 .net/s "product", 47 0, L_00000290975c7110;  1 drivers
v00000290971e1460_0 .net/s "shifted", 47 0, L_00000290975c6670;  1 drivers
v00000290971e1b40_0 .net/s "with_zp", 47 0, L_00000290975c62b0;  1 drivers
L_00000290975c5db0 .extend/s 48, L_00000290975c7610;
L_00000290975c6f30 .extend/s 48, v00000290975646b0_0;
L_00000290975c7110 .arith/mult 48, L_00000290975c5db0, L_00000290975c6f30;
L_00000290975c6670 .shift/rs 48, L_00000290975c7110, v0000029097564cf0_0;
L_00000290975c5e50 .concat [ 8 40 0 0], v0000029097564e30_0, L_0000029097569b48;
L_00000290975c62b0 .arith/sum 48, L_00000290975c6670, L_00000290975c5e50;
L_00000290975c5ef0 .cmp/gt.s 48, L_00000290975c62b0, L_0000029097569b90;
L_00000290975c7bb0 .cmp/gt.s 48, L_0000029097569c20, L_00000290975c62b0;
L_00000290975c7cf0 .part L_00000290975c62b0, 0, 8;
L_00000290975c72f0 .functor MUXZ 8, L_00000290975c7cf0, L_0000029097569c68, L_00000290975c7bb0, C4<>;
L_00000290975c74d0 .functor MUXZ 8, L_00000290975c72f0, L_0000029097569bd8, L_00000290975c5ef0, C4<>;
S_0000029097013600 .scope generate, "PPU_LANE[5]" "PPU_LANE[5]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971a9460 .param/l "i" 0 4 34, +C4<0101>;
v00000290971e0420_0 .net/s *"_ivl_1", 47 0, L_00000290975c6a30;  1 drivers
v00000290971e1be0_0 .net *"_ivl_11", 47 0, L_00000290975c7890;  1 drivers
L_0000029097569cf8 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v00000290971e0ba0_0 .net/2s *"_ivl_15", 47 0, L_0000029097569cf8;  1 drivers
v00000290971e02e0_0 .net *"_ivl_17", 0 0, L_00000290975c7d90;  1 drivers
L_0000029097569d40 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000290971e0380_0 .net/2u *"_ivl_19", 7 0, L_0000029097569d40;  1 drivers
L_0000029097569d88 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v00000290971e0880_0 .net/2s *"_ivl_21", 47 0, L_0000029097569d88;  1 drivers
v00000290971e04c0_0 .net *"_ivl_23", 0 0, L_00000290975c6710;  1 drivers
L_0000029097569dd0 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v00000290971e0b00_0 .net/2u *"_ivl_25", 7 0, L_0000029097569dd0;  1 drivers
v00000290971e0ce0_0 .net *"_ivl_28", 7 0, L_00000290975c5630;  1 drivers
v00000290971e0ec0_0 .net *"_ivl_29", 7 0, L_00000290975c7570;  1 drivers
v00000290971e0f60_0 .net/s *"_ivl_3", 47 0, L_00000290975c5950;  1 drivers
v00000290971e10a0_0 .net *"_ivl_34", 7 0, v00000290971e26b0_0;  1 drivers
L_0000029097569cb0 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000290971e1140_0 .net/2u *"_ivl_9", 39 0, L_0000029097569cb0;  1 drivers
v00000290971e1500_0 .net/s "clamped_val", 7 0, L_00000290975c6990;  1 drivers
v00000290971e24d0_0 .net/s "in_val", 31 0, L_00000290975c79d0;  1 drivers
v00000290971e26b0_0 .var/s "out_reg", 7 0;
v00000290971e30b0_0 .net/s "product", 47 0, L_00000290975c7430;  1 drivers
v00000290971e2f70_0 .net/s "shifted", 47 0, L_00000290975c5a90;  1 drivers
v00000290971e2610_0 .net/s "with_zp", 47 0, L_00000290975c7c50;  1 drivers
L_00000290975c6a30 .extend/s 48, L_00000290975c79d0;
L_00000290975c5950 .extend/s 48, v00000290975646b0_0;
L_00000290975c7430 .arith/mult 48, L_00000290975c6a30, L_00000290975c5950;
L_00000290975c5a90 .shift/rs 48, L_00000290975c7430, v0000029097564cf0_0;
L_00000290975c7890 .concat [ 8 40 0 0], v0000029097564e30_0, L_0000029097569cb0;
L_00000290975c7c50 .arith/sum 48, L_00000290975c5a90, L_00000290975c7890;
L_00000290975c7d90 .cmp/gt.s 48, L_00000290975c7c50, L_0000029097569cf8;
L_00000290975c6710 .cmp/gt.s 48, L_0000029097569d88, L_00000290975c7c50;
L_00000290975c5630 .part L_00000290975c7c50, 0, 8;
L_00000290975c7570 .functor MUXZ 8, L_00000290975c5630, L_0000029097569dd0, L_00000290975c6710, C4<>;
L_00000290975c6990 .functor MUXZ 8, L_00000290975c7570, L_0000029097569d40, L_00000290975c7d90, C4<>;
S_00000290971be150 .scope generate, "PPU_LANE[6]" "PPU_LANE[6]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971a9820 .param/l "i" 0 4 34, +C4<0110>;
v00000290971e3e70_0 .net/s *"_ivl_1", 47 0, L_00000290975c76b0;  1 drivers
v00000290971e2750_0 .net *"_ivl_11", 47 0, L_00000290975c6350;  1 drivers
L_0000029097569e60 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v00000290971e33d0_0 .net/2s *"_ivl_15", 47 0, L_0000029097569e60;  1 drivers
v00000290971e35b0_0 .net *"_ivl_17", 0 0, L_00000290975c5d10;  1 drivers
L_0000029097569ea8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000290971e27f0_0 .net/2u *"_ivl_19", 7 0, L_0000029097569ea8;  1 drivers
L_0000029097569ef0 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v00000290971e3dd0_0 .net/2s *"_ivl_21", 47 0, L_0000029097569ef0;  1 drivers
v00000290971e3c90_0 .net *"_ivl_23", 0 0, L_00000290975c7a70;  1 drivers
L_0000029097569f38 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v00000290971e3650_0 .net/2u *"_ivl_25", 7 0, L_0000029097569f38;  1 drivers
v00000290971e36f0_0 .net *"_ivl_28", 7 0, L_00000290975c63f0;  1 drivers
v00000290971e3970_0 .net *"_ivl_29", 7 0, L_00000290975c5f90;  1 drivers
v00000290971e2a70_0 .net/s *"_ivl_3", 47 0, L_00000290975c6850;  1 drivers
v00000290971e2890_0 .net *"_ivl_34", 7 0, v00000290971e2110_0;  1 drivers
L_0000029097569e18 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000290971e2070_0 .net/2u *"_ivl_9", 39 0, L_0000029097569e18;  1 drivers
v00000290971e3790_0 .net/s "clamped_val", 7 0, L_00000290975c6530;  1 drivers
v00000290971e22f0_0 .net/s "in_val", 31 0, L_00000290975c6ad0;  1 drivers
v00000290971e2110_0 .var/s "out_reg", 7 0;
v00000290971e2bb0_0 .net/s "product", 47 0, L_00000290975c56d0;  1 drivers
v00000290971e2c50_0 .net/s "shifted", 47 0, L_00000290975c6b70;  1 drivers
v00000290971e2d90_0 .net/s "with_zp", 47 0, L_00000290975c7750;  1 drivers
L_00000290975c76b0 .extend/s 48, L_00000290975c6ad0;
L_00000290975c6850 .extend/s 48, v00000290975646b0_0;
L_00000290975c56d0 .arith/mult 48, L_00000290975c76b0, L_00000290975c6850;
L_00000290975c6b70 .shift/rs 48, L_00000290975c56d0, v0000029097564cf0_0;
L_00000290975c6350 .concat [ 8 40 0 0], v0000029097564e30_0, L_0000029097569e18;
L_00000290975c7750 .arith/sum 48, L_00000290975c6b70, L_00000290975c6350;
L_00000290975c5d10 .cmp/gt.s 48, L_00000290975c7750, L_0000029097569e60;
L_00000290975c7a70 .cmp/gt.s 48, L_0000029097569ef0, L_00000290975c7750;
L_00000290975c63f0 .part L_00000290975c7750, 0, 8;
L_00000290975c5f90 .functor MUXZ 8, L_00000290975c63f0, L_0000029097569f38, L_00000290975c7a70, C4<>;
L_00000290975c6530 .functor MUXZ 8, L_00000290975c5f90, L_0000029097569ea8, L_00000290975c5d10, C4<>;
S_00000290971be2e0 .scope generate, "PPU_LANE[7]" "PPU_LANE[7]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971aa020 .param/l "i" 0 4 34, +C4<0111>;
v00000290971e2930_0 .net/s *"_ivl_1", 47 0, L_00000290975c6490;  1 drivers
v00000290971e3830_0 .net *"_ivl_11", 47 0, L_00000290975c6c10;  1 drivers
L_0000029097569fc8 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v00000290971e1fd0_0 .net/2s *"_ivl_15", 47 0, L_0000029097569fc8;  1 drivers
v00000290971e2ed0_0 .net *"_ivl_17", 0 0, L_00000290975c5810;  1 drivers
L_000002909756a010 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000290971e21b0_0 .net/2u *"_ivl_19", 7 0, L_000002909756a010;  1 drivers
L_000002909756a058 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v00000290971e2cf0_0 .net/2s *"_ivl_21", 47 0, L_000002909756a058;  1 drivers
v00000290971e3010_0 .net *"_ivl_23", 0 0, L_00000290975c6030;  1 drivers
L_000002909756a0a0 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v00000290971e2250_0 .net/2u *"_ivl_25", 7 0, L_000002909756a0a0;  1 drivers
v00000290971e2390_0 .net *"_ivl_28", 7 0, L_00000290975c8c90;  1 drivers
v00000290971e38d0_0 .net *"_ivl_29", 7 0, L_00000290975c8650;  1 drivers
v00000290971e3a10_0 .net/s *"_ivl_3", 47 0, L_00000290975c5770;  1 drivers
v00000290971e2430_0 .net *"_ivl_34", 7 0, v00000290971e3470_0;  1 drivers
L_0000029097569f80 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000290971e3330_0 .net/2u *"_ivl_9", 39 0, L_0000029097569f80;  1 drivers
v00000290971e3150_0 .net/s "clamped_val", 7 0, L_00000290975c7f70;  1 drivers
v00000290971e2570_0 .net/s "in_val", 31 0, L_00000290975c6e90;  1 drivers
v00000290971e3470_0 .var/s "out_reg", 7 0;
v00000290971e29d0_0 .net/s "product", 47 0, L_00000290975c65d0;  1 drivers
v00000290971e31f0_0 .net/s "shifted", 47 0, L_00000290975c58b0;  1 drivers
v00000290971e2e30_0 .net/s "with_zp", 47 0, L_00000290975c6df0;  1 drivers
L_00000290975c6490 .extend/s 48, L_00000290975c6e90;
L_00000290975c5770 .extend/s 48, v00000290975646b0_0;
L_00000290975c65d0 .arith/mult 48, L_00000290975c6490, L_00000290975c5770;
L_00000290975c58b0 .shift/rs 48, L_00000290975c65d0, v0000029097564cf0_0;
L_00000290975c6c10 .concat [ 8 40 0 0], v0000029097564e30_0, L_0000029097569f80;
L_00000290975c6df0 .arith/sum 48, L_00000290975c58b0, L_00000290975c6c10;
L_00000290975c5810 .cmp/gt.s 48, L_00000290975c6df0, L_0000029097569fc8;
L_00000290975c6030 .cmp/gt.s 48, L_000002909756a058, L_00000290975c6df0;
L_00000290975c8c90 .part L_00000290975c6df0, 0, 8;
L_00000290975c8650 .functor MUXZ 8, L_00000290975c8c90, L_000002909756a0a0, L_00000290975c6030, C4<>;
L_00000290975c7f70 .functor MUXZ 8, L_00000290975c8650, L_000002909756a010, L_00000290975c5810, C4<>;
S_00000290971be470 .scope generate, "PPU_LANE[8]" "PPU_LANE[8]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971aa060 .param/l "i" 0 4 34, +C4<01000>;
v00000290971e3290_0 .net/s *"_ivl_1", 47 0, L_00000290975c8510;  1 drivers
v00000290971e3510_0 .net *"_ivl_11", 47 0, L_00000290975c8bf0;  1 drivers
L_000002909756a130 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v00000290971e3ab0_0 .net/2s *"_ivl_15", 47 0, L_000002909756a130;  1 drivers
v00000290971e3d30_0 .net *"_ivl_17", 0 0, L_00000290975c8d30;  1 drivers
L_000002909756a178 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000290971e2b10_0 .net/2u *"_ivl_19", 7 0, L_000002909756a178;  1 drivers
L_000002909756a1c0 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v00000290971e3b50_0 .net/2s *"_ivl_21", 47 0, L_000002909756a1c0;  1 drivers
v00000290971e3bf0_0 .net *"_ivl_23", 0 0, L_00000290975c8ab0;  1 drivers
L_000002909756a208 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v00000290971edc10_0 .net/2u *"_ivl_25", 7 0, L_000002909756a208;  1 drivers
v00000290971ed490_0 .net *"_ivl_28", 7 0, L_00000290975c8f10;  1 drivers
v00000290971ec950_0 .net *"_ivl_29", 7 0, L_00000290975c8330;  1 drivers
v00000290971ecdb0_0 .net/s *"_ivl_3", 47 0, L_00000290975c8e70;  1 drivers
v00000290971ed3f0_0 .net *"_ivl_34", 7 0, v00000290971ed210_0;  1 drivers
L_000002909756a0e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000290971ec270_0 .net/2u *"_ivl_9", 39 0, L_000002909756a0e8;  1 drivers
v00000290971ed710_0 .net/s "clamped_val", 7 0, L_00000290975c94b0;  1 drivers
v00000290971ece50_0 .net/s "in_val", 31 0, L_00000290975c9190;  1 drivers
v00000290971ed210_0 .var/s "out_reg", 7 0;
v00000290971edcb0_0 .net/s "product", 47 0, L_00000290975c80b0;  1 drivers
v00000290971ec590_0 .net/s "shifted", 47 0, L_00000290975c90f0;  1 drivers
v00000290971eddf0_0 .net/s "with_zp", 47 0, L_00000290975c8dd0;  1 drivers
L_00000290975c8510 .extend/s 48, L_00000290975c9190;
L_00000290975c8e70 .extend/s 48, v00000290975646b0_0;
L_00000290975c80b0 .arith/mult 48, L_00000290975c8510, L_00000290975c8e70;
L_00000290975c90f0 .shift/rs 48, L_00000290975c80b0, v0000029097564cf0_0;
L_00000290975c8bf0 .concat [ 8 40 0 0], v0000029097564e30_0, L_000002909756a0e8;
L_00000290975c8dd0 .arith/sum 48, L_00000290975c90f0, L_00000290975c8bf0;
L_00000290975c8d30 .cmp/gt.s 48, L_00000290975c8dd0, L_000002909756a130;
L_00000290975c8ab0 .cmp/gt.s 48, L_000002909756a1c0, L_00000290975c8dd0;
L_00000290975c8f10 .part L_00000290975c8dd0, 0, 8;
L_00000290975c8330 .functor MUXZ 8, L_00000290975c8f10, L_000002909756a208, L_00000290975c8ab0, C4<>;
L_00000290975c94b0 .functor MUXZ 8, L_00000290975c8330, L_000002909756a178, L_00000290975c8d30, C4<>;
S_00000290975610b0 .scope generate, "PPU_LANE[9]" "PPU_LANE[9]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971a9860 .param/l "i" 0 4 34, +C4<01001>;
v00000290971ede90_0 .net/s *"_ivl_1", 47 0, L_00000290975c8290;  1 drivers
v00000290971ecd10_0 .net *"_ivl_11", 47 0, L_00000290975c83d0;  1 drivers
L_000002909756a298 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v00000290971ed850_0 .net/2s *"_ivl_15", 47 0, L_000002909756a298;  1 drivers
v00000290971ec310_0 .net *"_ivl_17", 0 0, L_00000290975c7e30;  1 drivers
L_000002909756a2e0 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000290971ecef0_0 .net/2u *"_ivl_19", 7 0, L_000002909756a2e0;  1 drivers
L_000002909756a328 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v00000290971edd50_0 .net/2s *"_ivl_21", 47 0, L_000002909756a328;  1 drivers
v00000290971ed350_0 .net *"_ivl_23", 0 0, L_00000290975c8150;  1 drivers
L_000002909756a370 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v00000290971ed530_0 .net/2u *"_ivl_25", 7 0, L_000002909756a370;  1 drivers
v00000290971ec810_0 .net *"_ivl_28", 7 0, L_00000290975c9230;  1 drivers
v00000290971ec3b0_0 .net *"_ivl_29", 7 0, L_00000290975c8470;  1 drivers
v00000290971ed670_0 .net/s *"_ivl_3", 47 0, L_00000290975c9370;  1 drivers
v00000290971ec770_0 .net *"_ivl_34", 7 0, v00000290971ecbd0_0;  1 drivers
L_000002909756a250 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000290971ed2b0_0 .net/2u *"_ivl_9", 39 0, L_000002909756a250;  1 drivers
v00000290971edad0_0 .net/s "clamped_val", 7 0, L_00000290975c86f0;  1 drivers
v00000290971ec8b0_0 .net/s "in_val", 31 0, L_00000290975c8fb0;  1 drivers
v00000290971ecbd0_0 .var/s "out_reg", 7 0;
v00000290971ec450_0 .net/s "product", 47 0, L_00000290975c7ed0;  1 drivers
v00000290971ec6d0_0 .net/s "shifted", 47 0, L_00000290975c8010;  1 drivers
v00000290971ebff0_0 .net/s "with_zp", 47 0, L_00000290975c9050;  1 drivers
L_00000290975c8290 .extend/s 48, L_00000290975c8fb0;
L_00000290975c9370 .extend/s 48, v00000290975646b0_0;
L_00000290975c7ed0 .arith/mult 48, L_00000290975c8290, L_00000290975c9370;
L_00000290975c8010 .shift/rs 48, L_00000290975c7ed0, v0000029097564cf0_0;
L_00000290975c83d0 .concat [ 8 40 0 0], v0000029097564e30_0, L_000002909756a250;
L_00000290975c9050 .arith/sum 48, L_00000290975c8010, L_00000290975c83d0;
L_00000290975c7e30 .cmp/gt.s 48, L_00000290975c9050, L_000002909756a298;
L_00000290975c8150 .cmp/gt.s 48, L_000002909756a328, L_00000290975c9050;
L_00000290975c9230 .part L_00000290975c9050, 0, 8;
L_00000290975c8470 .functor MUXZ 8, L_00000290975c9230, L_000002909756a370, L_00000290975c8150, C4<>;
L_00000290975c86f0 .functor MUXZ 8, L_00000290975c8470, L_000002909756a2e0, L_00000290975c7e30, C4<>;
S_0000029097561240 .scope generate, "PPU_LANE[10]" "PPU_LANE[10]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971aa0e0 .param/l "i" 0 4 34, +C4<01010>;
v00000290971ecf90_0 .net/s *"_ivl_1", 47 0, L_00000290975c92d0;  1 drivers
v00000290971ed8f0_0 .net *"_ivl_11", 47 0, L_00000290975c8830;  1 drivers
L_000002909756a400 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v00000290971ec9f0_0 .net/2s *"_ivl_15", 47 0, L_000002909756a400;  1 drivers
v00000290971ed5d0_0 .net *"_ivl_17", 0 0, L_00000290975c8b50;  1 drivers
L_000002909756a448 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000290971ed7b0_0 .net/2u *"_ivl_19", 7 0, L_000002909756a448;  1 drivers
L_000002909756a490 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v00000290971ed990_0 .net/2s *"_ivl_21", 47 0, L_000002909756a490;  1 drivers
v00000290971ec130_0 .net *"_ivl_23", 0 0, L_00000290975c8970;  1 drivers
L_000002909756a4d8 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v00000290971ed030_0 .net/2u *"_ivl_25", 7 0, L_000002909756a4d8;  1 drivers
v00000290971eda30_0 .net *"_ivl_28", 7 0, L_00000290975c8a10;  1 drivers
v00000290971ed0d0_0 .net *"_ivl_29", 7 0, L_00000290975cd8f0;  1 drivers
v00000290971ec1d0_0 .net/s *"_ivl_3", 47 0, L_00000290975c9410;  1 drivers
v00000290971ec4f0_0 .net *"_ivl_34", 7 0, v00000290971ec630_0;  1 drivers
L_000002909756a3b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000290971edb70_0 .net/2u *"_ivl_9", 39 0, L_000002909756a3b8;  1 drivers
v00000290971ed170_0 .net/s "clamped_val", 7 0, L_00000290975cdfd0;  1 drivers
v00000290971ec090_0 .net/s "in_val", 31 0, L_00000290975c85b0;  1 drivers
v00000290971ec630_0 .var/s "out_reg", 7 0;
v00000290971ecb30_0 .net/s "product", 47 0, L_00000290975c8790;  1 drivers
v00000290971eca90_0 .net/s "shifted", 47 0, L_00000290975c81f0;  1 drivers
v00000290971ecc70_0 .net/s "with_zp", 47 0, L_00000290975c88d0;  1 drivers
L_00000290975c92d0 .extend/s 48, L_00000290975c85b0;
L_00000290975c9410 .extend/s 48, v00000290975646b0_0;
L_00000290975c8790 .arith/mult 48, L_00000290975c92d0, L_00000290975c9410;
L_00000290975c81f0 .shift/rs 48, L_00000290975c8790, v0000029097564cf0_0;
L_00000290975c8830 .concat [ 8 40 0 0], v0000029097564e30_0, L_000002909756a3b8;
L_00000290975c88d0 .arith/sum 48, L_00000290975c81f0, L_00000290975c8830;
L_00000290975c8b50 .cmp/gt.s 48, L_00000290975c88d0, L_000002909756a400;
L_00000290975c8970 .cmp/gt.s 48, L_000002909756a490, L_00000290975c88d0;
L_00000290975c8a10 .part L_00000290975c88d0, 0, 8;
L_00000290975cd8f0 .functor MUXZ 8, L_00000290975c8a10, L_000002909756a4d8, L_00000290975c8970, C4<>;
L_00000290975cdfd0 .functor MUXZ 8, L_00000290975cd8f0, L_000002909756a448, L_00000290975c8b50, C4<>;
S_00000290975613d0 .scope generate, "PPU_LANE[11]" "PPU_LANE[11]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971aa120 .param/l "i" 0 4 34, +C4<01011>;
v0000029097561970_0 .net/s *"_ivl_1", 47 0, L_00000290975cd030;  1 drivers
v0000029097562050_0 .net *"_ivl_11", 47 0, L_00000290975ccef0;  1 drivers
L_000002909756a568 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v00000290975631d0_0 .net/2s *"_ivl_15", 47 0, L_000002909756a568;  1 drivers
v0000029097562ff0_0 .net *"_ivl_17", 0 0, L_00000290975cd530;  1 drivers
L_000002909756a5b0 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000290975629b0_0 .net/2u *"_ivl_19", 7 0, L_000002909756a5b0;  1 drivers
L_000002909756a5f8 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v0000029097561c90_0 .net/2s *"_ivl_21", 47 0, L_000002909756a5f8;  1 drivers
v0000029097562690_0 .net *"_ivl_23", 0 0, L_00000290975ce070;  1 drivers
L_000002909756a640 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v00000290975625f0_0 .net/2u *"_ivl_25", 7 0, L_000002909756a640;  1 drivers
v0000029097562910_0 .net *"_ivl_28", 7 0, L_00000290975cdcb0;  1 drivers
v0000029097561d30_0 .net *"_ivl_29", 7 0, L_00000290975cd3f0;  1 drivers
v0000029097561830_0 .net/s *"_ivl_3", 47 0, L_00000290975cd0d0;  1 drivers
v0000029097563310_0 .net *"_ivl_34", 7 0, v0000029097561fb0_0;  1 drivers
L_000002909756a520 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029097561bf0_0 .net/2u *"_ivl_9", 39 0, L_000002909756a520;  1 drivers
v0000029097563270_0 .net/s "clamped_val", 7 0, L_00000290975cd170;  1 drivers
v0000029097562a50_0 .net/s "in_val", 31 0, L_00000290975ce1b0;  1 drivers
v0000029097561fb0_0 .var/s "out_reg", 7 0;
v0000029097561dd0_0 .net/s "product", 47 0, L_00000290975cdc10;  1 drivers
v00000290975633b0_0 .net/s "shifted", 47 0, L_00000290975ce390;  1 drivers
v0000029097563450_0 .net/s "with_zp", 47 0, L_00000290975cdb70;  1 drivers
L_00000290975cd030 .extend/s 48, L_00000290975ce1b0;
L_00000290975cd0d0 .extend/s 48, v00000290975646b0_0;
L_00000290975cdc10 .arith/mult 48, L_00000290975cd030, L_00000290975cd0d0;
L_00000290975ce390 .shift/rs 48, L_00000290975cdc10, v0000029097564cf0_0;
L_00000290975ccef0 .concat [ 8 40 0 0], v0000029097564e30_0, L_000002909756a520;
L_00000290975cdb70 .arith/sum 48, L_00000290975ce390, L_00000290975ccef0;
L_00000290975cd530 .cmp/gt.s 48, L_00000290975cdb70, L_000002909756a568;
L_00000290975ce070 .cmp/gt.s 48, L_000002909756a5f8, L_00000290975cdb70;
L_00000290975cdcb0 .part L_00000290975cdb70, 0, 8;
L_00000290975cd3f0 .functor MUXZ 8, L_00000290975cdcb0, L_000002909756a640, L_00000290975ce070, C4<>;
L_00000290975cd170 .functor MUXZ 8, L_00000290975cd3f0, L_000002909756a5b0, L_00000290975cd530, C4<>;
S_00000290971edfb0 .scope generate, "PPU_LANE[12]" "PPU_LANE[12]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971aa160 .param/l "i" 0 4 34, +C4<01100>;
v0000029097562af0_0 .net/s *"_ivl_1", 47 0, L_00000290975ce110;  1 drivers
v00000290975620f0_0 .net *"_ivl_11", 47 0, L_00000290975cd670;  1 drivers
L_000002909756a6d0 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v0000029097561e70_0 .net/2s *"_ivl_15", 47 0, L_000002909756a6d0;  1 drivers
v0000029097562c30_0 .net *"_ivl_17", 0 0, L_00000290975cdad0;  1 drivers
L_000002909756a718 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0000029097562f50_0 .net/2u *"_ivl_19", 7 0, L_000002909756a718;  1 drivers
L_000002909756a760 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v0000029097562550_0 .net/2s *"_ivl_21", 47 0, L_000002909756a760;  1 drivers
v00000290975615b0_0 .net *"_ivl_23", 0 0, L_00000290975cd710;  1 drivers
L_000002909756a7a8 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v0000029097563130_0 .net/2u *"_ivl_25", 7 0, L_000002909756a7a8;  1 drivers
v0000029097562190_0 .net *"_ivl_28", 7 0, L_00000290975cd2b0;  1 drivers
v0000029097562cd0_0 .net *"_ivl_29", 7 0, L_00000290975cddf0;  1 drivers
v0000029097561a10_0 .net/s *"_ivl_3", 47 0, L_00000290975cd5d0;  1 drivers
v0000029097563090_0 .net *"_ivl_34", 7 0, v0000029097562b90_0;  1 drivers
L_000002909756a688 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029097561f10_0 .net/2u *"_ivl_9", 39 0, L_000002909756a688;  1 drivers
v0000029097562370_0 .net/s "clamped_val", 7 0, L_00000290975cda30;  1 drivers
v0000029097562230_0 .net/s "in_val", 31 0, L_00000290975ce250;  1 drivers
v0000029097562b90_0 .var/s "out_reg", 7 0;
v00000290975622d0_0 .net/s "product", 47 0, L_00000290975cdf30;  1 drivers
v0000029097562d70_0 .net/s "shifted", 47 0, L_00000290975cd210;  1 drivers
v0000029097562410_0 .net/s "with_zp", 47 0, L_00000290975cd350;  1 drivers
L_00000290975ce110 .extend/s 48, L_00000290975ce250;
L_00000290975cd5d0 .extend/s 48, v00000290975646b0_0;
L_00000290975cdf30 .arith/mult 48, L_00000290975ce110, L_00000290975cd5d0;
L_00000290975cd210 .shift/rs 48, L_00000290975cdf30, v0000029097564cf0_0;
L_00000290975cd670 .concat [ 8 40 0 0], v0000029097564e30_0, L_000002909756a688;
L_00000290975cd350 .arith/sum 48, L_00000290975cd210, L_00000290975cd670;
L_00000290975cdad0 .cmp/gt.s 48, L_00000290975cd350, L_000002909756a6d0;
L_00000290975cd710 .cmp/gt.s 48, L_000002909756a760, L_00000290975cd350;
L_00000290975cd2b0 .part L_00000290975cd350, 0, 8;
L_00000290975cddf0 .functor MUXZ 8, L_00000290975cd2b0, L_000002909756a7a8, L_00000290975cd710, C4<>;
L_00000290975cda30 .functor MUXZ 8, L_00000290975cddf0, L_000002909756a718, L_00000290975cdad0, C4<>;
S_00000290971ee140 .scope generate, "PPU_LANE[13]" "PPU_LANE[13]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971a98a0 .param/l "i" 0 4 34, +C4<01101>;
v0000029097562e10_0 .net/s *"_ivl_1", 47 0, L_00000290975ce2f0;  1 drivers
v00000290975624b0_0 .net *"_ivl_11", 47 0, L_00000290975cde90;  1 drivers
L_000002909756a838 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v0000029097562730_0 .net/2s *"_ivl_15", 47 0, L_000002909756a838;  1 drivers
v0000029097561ab0_0 .net *"_ivl_17", 0 0, L_00000290975ce4d0;  1 drivers
L_000002909756a880 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0000029097561b50_0 .net/2u *"_ivl_19", 7 0, L_000002909756a880;  1 drivers
L_000002909756a8c8 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v00000290975627d0_0 .net/2s *"_ivl_21", 47 0, L_000002909756a8c8;  1 drivers
v0000029097562eb0_0 .net *"_ivl_23", 0 0, L_00000290975cce50;  1 drivers
L_000002909756a910 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v0000029097561650_0 .net/2u *"_ivl_25", 7 0, L_000002909756a910;  1 drivers
v0000029097562870_0 .net *"_ivl_28", 7 0, L_00000290975cd850;  1 drivers
v00000290975616f0_0 .net *"_ivl_29", 7 0, L_00000290975cdd50;  1 drivers
v00000290975618d0_0 .net/s *"_ivl_3", 47 0, L_00000290975cd990;  1 drivers
v0000029097561790_0 .net *"_ivl_34", 7 0, v0000029097563710_0;  1 drivers
L_000002909756a7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029097564110_0 .net/2u *"_ivl_9", 39 0, L_000002909756a7f0;  1 drivers
v0000029097563f30_0 .net/s "clamped_val", 7 0, L_00000290975ccbd0;  1 drivers
v0000029097565470_0 .net/s "in_val", 31 0, L_00000290975ccf90;  1 drivers
v0000029097563710_0 .var/s "out_reg", 7 0;
v0000029097565510_0 .net/s "product", 47 0, L_00000290975ce430;  1 drivers
v00000290975655b0_0 .net/s "shifted", 47 0, L_00000290975cd490;  1 drivers
v00000290975637b0_0 .net/s "with_zp", 47 0, L_00000290975cd7b0;  1 drivers
L_00000290975ce2f0 .extend/s 48, L_00000290975ccf90;
L_00000290975cd990 .extend/s 48, v00000290975646b0_0;
L_00000290975ce430 .arith/mult 48, L_00000290975ce2f0, L_00000290975cd990;
L_00000290975cd490 .shift/rs 48, L_00000290975ce430, v0000029097564cf0_0;
L_00000290975cde90 .concat [ 8 40 0 0], v0000029097564e30_0, L_000002909756a7f0;
L_00000290975cd7b0 .arith/sum 48, L_00000290975cd490, L_00000290975cde90;
L_00000290975ce4d0 .cmp/gt.s 48, L_00000290975cd7b0, L_000002909756a838;
L_00000290975cce50 .cmp/gt.s 48, L_000002909756a8c8, L_00000290975cd7b0;
L_00000290975cd850 .part L_00000290975cd7b0, 0, 8;
L_00000290975cdd50 .functor MUXZ 8, L_00000290975cd850, L_000002909756a910, L_00000290975cce50, C4<>;
L_00000290975ccbd0 .functor MUXZ 8, L_00000290975cdd50, L_000002909756a880, L_00000290975ce4d0, C4<>;
S_0000029097567da0 .scope generate, "PPU_LANE[14]" "PPU_LANE[14]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971aa1a0 .param/l "i" 0 4 34, +C4<01110>;
v00000290975653d0_0 .net/s *"_ivl_1", 47 0, L_00000290975cb230;  1 drivers
v0000029097564d90_0 .net *"_ivl_11", 47 0, L_00000290975cb2d0;  1 drivers
L_000002909756a9a0 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v0000029097564070_0 .net/2s *"_ivl_15", 47 0, L_000002909756a9a0;  1 drivers
v0000029097565330_0 .net *"_ivl_17", 0 0, L_00000290975ccb30;  1 drivers
L_000002909756a9e8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0000029097564a70_0 .net/2u *"_ivl_19", 7 0, L_000002909756a9e8;  1 drivers
L_000002909756aa30 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v0000029097564c50_0 .net/2s *"_ivl_21", 47 0, L_000002909756aa30;  1 drivers
v0000029097563d50_0 .net *"_ivl_23", 0 0, L_00000290975cbd70;  1 drivers
L_000002909756aa78 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v0000029097563e90_0 .net/2u *"_ivl_25", 7 0, L_000002909756aa78;  1 drivers
v0000029097564250_0 .net *"_ivl_28", 7 0, L_00000290975cc1d0;  1 drivers
v0000029097565b50_0 .net *"_ivl_29", 7 0, L_00000290975ca790;  1 drivers
v0000029097565650_0 .net/s *"_ivl_3", 47 0, L_00000290975cb370;  1 drivers
v0000029097564b10_0 .net *"_ivl_34", 7 0, v0000029097563a30_0;  1 drivers
L_000002909756a958 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029097564890_0 .net/2u *"_ivl_9", 39 0, L_000002909756a958;  1 drivers
v0000029097565290_0 .net/s "clamped_val", 7 0, L_00000290975cc090;  1 drivers
v0000029097564ed0_0 .net/s "in_val", 31 0, L_00000290975ca8d0;  1 drivers
v0000029097563a30_0 .var/s "out_reg", 7 0;
v00000290975656f0_0 .net/s "product", 47 0, L_00000290975cbeb0;  1 drivers
v0000029097564390_0 .net/s "shifted", 47 0, L_00000290975caf10;  1 drivers
v0000029097565bf0_0 .net/s "with_zp", 47 0, L_00000290975ca970;  1 drivers
L_00000290975cb230 .extend/s 48, L_00000290975ca8d0;
L_00000290975cb370 .extend/s 48, v00000290975646b0_0;
L_00000290975cbeb0 .arith/mult 48, L_00000290975cb230, L_00000290975cb370;
L_00000290975caf10 .shift/rs 48, L_00000290975cbeb0, v0000029097564cf0_0;
L_00000290975cb2d0 .concat [ 8 40 0 0], v0000029097564e30_0, L_000002909756a958;
L_00000290975ca970 .arith/sum 48, L_00000290975caf10, L_00000290975cb2d0;
L_00000290975ccb30 .cmp/gt.s 48, L_00000290975ca970, L_000002909756a9a0;
L_00000290975cbd70 .cmp/gt.s 48, L_000002909756aa30, L_00000290975ca970;
L_00000290975cc1d0 .part L_00000290975ca970, 0, 8;
L_00000290975ca790 .functor MUXZ 8, L_00000290975cc1d0, L_000002909756aa78, L_00000290975cbd70, C4<>;
L_00000290975cc090 .functor MUXZ 8, L_00000290975ca790, L_000002909756a9e8, L_00000290975ccb30, C4<>;
S_0000029097567760 .scope generate, "PPU_LANE[15]" "PPU_LANE[15]" 4 34, 4 34 0, S_00000290971bd870;
 .timescale -9 -12;
P_00000290971a94a0 .param/l "i" 0 4 34, +C4<01111>;
v0000029097565010_0 .net/s *"_ivl_1", 47 0, L_00000290975cba50;  1 drivers
v0000029097564570_0 .net *"_ivl_11", 47 0, L_00000290975cbaf0;  1 drivers
L_000002909756ab08 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v0000029097564750_0 .net/2s *"_ivl_15", 47 0, L_000002909756ab08;  1 drivers
v00000290975641b0_0 .net *"_ivl_17", 0 0, L_00000290975cbb90;  1 drivers
L_000002909756ab50 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0000029097565ab0_0 .net/2u *"_ivl_19", 7 0, L_000002909756ab50;  1 drivers
L_000002909756ab98 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v0000029097565c90_0 .net/2s *"_ivl_21", 47 0, L_000002909756ab98;  1 drivers
v0000029097563850_0 .net *"_ivl_23", 0 0, L_00000290975cc810;  1 drivers
L_000002909756abe0 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v00000290975647f0_0 .net/2u *"_ivl_25", 7 0, L_000002909756abe0;  1 drivers
v00000290975649d0_0 .net *"_ivl_28", 7 0, L_00000290975cad30;  1 drivers
v0000029097563ad0_0 .net *"_ivl_29", 7 0, L_00000290975cbc30;  1 drivers
v0000029097563b70_0 .net/s *"_ivl_3", 47 0, L_00000290975ccd10;  1 drivers
v0000029097563990_0 .net *"_ivl_34", 7 0, v0000029097565d30_0;  1 drivers
L_000002909756aac0 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029097563c10_0 .net/2u *"_ivl_9", 39 0, L_000002909756aac0;  1 drivers
v00000290975642f0_0 .net/s "clamped_val", 7 0, L_00000290975cafb0;  1 drivers
v00000290975658d0_0 .net/s "in_val", 31 0, L_00000290975cbff0;  1 drivers
v0000029097565d30_0 .var/s "out_reg", 7 0;
v0000029097564610_0 .net/s "product", 47 0, L_00000290975ca830;  1 drivers
v0000029097564930_0 .net/s "shifted", 47 0, L_00000290975cc310;  1 drivers
v0000029097563fd0_0 .net/s "with_zp", 47 0, L_00000290975cb050;  1 drivers
L_00000290975cba50 .extend/s 48, L_00000290975cbff0;
L_00000290975ccd10 .extend/s 48, v00000290975646b0_0;
L_00000290975ca830 .arith/mult 48, L_00000290975cba50, L_00000290975ccd10;
L_00000290975cc310 .shift/rs 48, L_00000290975ca830, v0000029097564cf0_0;
L_00000290975cbaf0 .concat [ 8 40 0 0], v0000029097564e30_0, L_000002909756aac0;
L_00000290975cb050 .arith/sum 48, L_00000290975cc310, L_00000290975cbaf0;
L_00000290975cbb90 .cmp/gt.s 48, L_00000290975cb050, L_000002909756ab08;
L_00000290975cc810 .cmp/gt.s 48, L_000002909756ab98, L_00000290975cb050;
L_00000290975cad30 .part L_00000290975cb050, 0, 8;
L_00000290975cbc30 .functor MUXZ 8, L_00000290975cad30, L_000002909756abe0, L_00000290975cc810, C4<>;
L_00000290975cafb0 .functor MUXZ 8, L_00000290975cbc30, L_000002909756ab50, L_00000290975cbb90, C4<>;
S_00000290975678f0 .scope function.vec4.u8, "get_byte" "get_byte" 3 40, 3 40 0, S_00000290971b23a0;
 .timescale -9 -12;
; Variable get_byte is vec4 return value of scope S_00000290975678f0
v00000290975644d0_0 .var/i "idx", 31 0;
v00000290975650b0_0 .var "vec", 127 0;
TD_ppu_tb.get_byte ;
    %load/vec4 v00000290975650b0_0;
    %load/vec4 v00000290975644d0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ret/vec4 0, 0, 8;  Assign to get_byte (store_vec4_to_lval)
    %end;
    .scope S_00000290971b43b0;
T_1 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000290971a3530_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000290971a4110_0;
    %assign/vec4 v00000290971a3530_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000290971b7ae0;
T_2 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000290971799c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000290971794c0_0;
    %assign/vec4 v00000290971799c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000290971b87e0;
T_3 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002909718c990_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002909718c710_0;
    %assign/vec4 v000002909718c990_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000290970132e0;
T_4 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000290971e0a60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000290971e0100_0;
    %assign/vec4 v00000290971e0a60_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029097013470;
T_5 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000290971e1aa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000290971e1960_0;
    %assign/vec4 v00000290971e1aa0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000029097013600;
T_6 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000290971e26b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000290971e1500_0;
    %assign/vec4 v00000290971e26b0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000290971be150;
T_7 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000290971e2110_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000290971e3790_0;
    %assign/vec4 v00000290971e2110_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000290971be2e0;
T_8 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000290971e3470_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000290971e3150_0;
    %assign/vec4 v00000290971e3470_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000290971be470;
T_9 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000290971ed210_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000290971ed710_0;
    %assign/vec4 v00000290971ed210_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000290975610b0;
T_10 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000290971ecbd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000290971edad0_0;
    %assign/vec4 v00000290971ecbd0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000029097561240;
T_11 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000290971ec630_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000290971ed170_0;
    %assign/vec4 v00000290971ec630_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000290975613d0;
T_12 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029097561fb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000029097563270_0;
    %assign/vec4 v0000029097561fb0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000290971edfb0;
T_13 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029097562b90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000029097562370_0;
    %assign/vec4 v0000029097562b90_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000290971ee140;
T_14 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029097563710_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000029097563f30_0;
    %assign/vec4 v0000029097563710_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000029097567da0;
T_15 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029097563a30_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000029097565290_0;
    %assign/vec4 v0000029097563a30_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000029097567760;
T_16 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029097565d30_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000029097565790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000290975642f0_0;
    %assign/vec4 v0000029097565d30_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000290971bd870;
T_17 ;
    %wait E_00000290971a9160;
    %load/vec4 v0000029097563df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029097564f70_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000029097565790_0;
    %assign/vec4 v0000029097564f70_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000290971b23a0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029097565150_0, 0, 32;
    %end;
    .thread T_18, $init;
    .scope S_00000290971b23a0;
T_19 ;
    %delay 5000, 0;
    %load/vec4 v0000029097565970_0;
    %inv;
    %store/vec4 v0000029097565970_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_00000290971b23a0;
T_20 ;
    %vpi_call/w 3 52 "$dumpfile", "ppu_verify.vcd" {0 0 0};
    %vpi_call/w 3 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000290971b23a0 {0 0 0};
    %vpi_call/w 3 56 "$display", "[TB] Loading Test Vectors..." {0 0 0};
    %vpi_func 3 57 "$test$plusargs" 32, "NO_FILE_CHECK" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %jmp T_20.1;
T_20.0 ;
    %vpi_call/w 3 60 "$readmemh", "src/test_data/ppu_inputs.mem", v00000290975662d0 {0 0 0};
    %vpi_call/w 3 61 "$readmemh", "src/test_data/ppu_golden.mem", v0000029097567270 {0 0 0};
    %vpi_call/w 3 62 "$readmemh", "src/test_data/ppu_config.mem", v0000029097566eb0 {0 0 0};
T_20.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029097566eb0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v00000290975646b0_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029097566eb0, 4;
    %parti/s 5, 0, 2;
    %store/vec4 v0000029097564cf0_0, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029097566eb0, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0000029097564e30_0, 0, 8;
    %vpi_call/w 3 71 "$display", "[TB] Config Loaded: Mult=%d, Shift=%d, ZP=%d", v00000290975646b0_0, v0000029097564cf0_0, v0000029097564e30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029097565970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029097566190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029097566050_0, 0, 1;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v00000290975651f0_0, 0, 512;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029097566190_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 78 "$display", "[TB] Starting Simulation of %0d vectors...", P_00000290971a8460 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029097565a10_0, 0, 32;
T_20.2 ;
    %load/vec4 v0000029097565a10_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_20.3, 5;
    %wait E_00000290971a8520;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029097566050_0, 0;
    %ix/getv/s 4, v0000029097565a10_0;
    %load/vec4a v00000290975662d0, 4;
    %assign/vec4 v00000290975651f0_0, 0;
    %wait E_00000290971a8520;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029097566050_0, 0;
    %delay 1000, 0;
    %load/vec4 v0000029097566730_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_20.4, 6;
    %vpi_call/w 3 98 "$display", "[FAIL] Vector %0d: o_valid did not assert!", v0000029097565a10_0 {0 0 0};
    %load/vec4 v0000029097565150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029097565150_0, 0, 32;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0000029097567130_0;
    %ix/getv/s 4, v0000029097565a10_0;
    %load/vec4a v0000029097567270, 4;
    %cmp/ne;
    %jmp/0xz  T_20.6, 6;
    %vpi_call/w 3 103 "$display", "[FAIL] Vector %0d Mismatch!", v0000029097565a10_0 {0 0 0};
    %vpi_call/w 3 104 "$display", "       Input Hex: %h", &A<v00000290975662d0, v0000029097565a10_0 > {0 0 0};
    %vpi_call/w 3 105 "$display", "       Exp Hex:   %h", &A<v0000029097567270, v0000029097565a10_0 > {0 0 0};
    %vpi_call/w 3 106 "$display", "       Got Hex:   %h", v0000029097567130_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029097566b90_0, 0, 32;
T_20.8 ;
    %load/vec4 v0000029097566b90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_20.9, 5;
    %load/vec4 v0000029097567130_0;
    %load/vec4 v0000029097566b90_0;
    %store/vec4 v00000290975644d0_0, 0, 32;
    %store/vec4 v00000290975650b0_0, 0, 128;
    %callf/vec4 TD_ppu_tb.get_byte, S_00000290975678f0;
    %ix/getv/s 4, v0000029097565a10_0;
    %load/vec4a v0000029097567270, 4;
    %load/vec4 v0000029097566b90_0;
    %store/vec4 v00000290975644d0_0, 0, 32;
    %store/vec4 v00000290975650b0_0, 0, 128;
    %callf/vec4 TD_ppu_tb.get_byte, S_00000290975678f0;
    %cmp/ne;
    %jmp/0xz  T_20.10, 6;
    %ix/getv/s 4, v0000029097565a10_0;
    %load/vec4a v0000029097567270, 4;
    %load/vec4 v0000029097566b90_0;
    %store/vec4 v00000290975644d0_0, 0, 32;
    %store/vec4 v00000290975650b0_0, 0, 128;
    %callf/vec4 TD_ppu_tb.get_byte, S_00000290975678f0;
    %load/vec4 v0000029097567130_0;
    %load/vec4 v0000029097566b90_0;
    %store/vec4 v00000290975644d0_0, 0, 32;
    %store/vec4 v00000290975650b0_0, 0, 128;
    %callf/vec4 TD_ppu_tb.get_byte, S_00000290975678f0;
    %vpi_call/w 3 111 "$display", "       -> Lane %0d: Exp %d, Got %d", v0000029097566b90_0, S<1,vec4,s8>, S<0,vec4,s8> {2 0 0};
T_20.10 ;
    %load/vec4 v0000029097566b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029097566b90_0, 0, 32;
    %jmp T_20.8;
T_20.9 ;
    %load/vec4 v0000029097565150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029097565150_0, 0, 32;
    %jmp T_20.7;
T_20.6 ;
    %vpi_call/w 3 117 "$display", "[PASS] Vector %0d: All lanes match!", v0000029097565a10_0 {0 0 0};
    %vpi_call/w 3 118 "$display", "       Input Hex: %h", &A<v00000290975662d0, v0000029097565a10_0 > {0 0 0};
    %vpi_call/w 3 119 "$display", "       Exp Hex:   %h", &A<v0000029097567270, v0000029097565a10_0 > {0 0 0};
    %vpi_call/w 3 120 "$display", "       Got Hex:   %h", v0000029097567130_0 {0 0 0};
T_20.7 ;
T_20.5 ;
    %load/vec4 v0000029097565a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029097565a10_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %delay 20000, 0;
    %vpi_call/w 3 127 "$display", "\012------------------------------------------------" {0 0 0};
    %load/vec4 v0000029097565150_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.12, 4;
    %vpi_call/w 3 129 "$display", "=== SUCCESS: Passed all %0d random vectors! ===", P_00000290971a8460 {0 0 0};
    %jmp T_20.13;
T_20.12 ;
    %vpi_call/w 3 131 "$display", "=== FAILURE: Found %0d mismatches. ===", v0000029097565150_0 {0 0 0};
T_20.13 ;
    %vpi_call/w 3 133 "$display", "------------------------------------------------\012" {0 0 0};
    %vpi_call/w 3 134 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "src/ppu_tb.v";
    "src/ppu.v";
