
*** Running vivado
    with args -log top_placa.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_placa.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Oct 17 18:54:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_placa.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/utils_1/imports/synth_1/top_placa.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/utils_1/imports/synth_1/top_placa.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_placa -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 746198
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.812 ; gain = 440.711 ; free physical = 717 ; free virtual = 9747
---------------------------------------------------------------------------------
WARNING: [Synth 8-10929] literal value 'd1024 truncated to fit in 10 bits [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fp_converter.v:197]
INFO: [Synth 8-6157] synthesizing module 'top_placa' [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/top_placa.v:2]
INFO: [Synth 8-6157] synthesizing module 'btn_onepulse' [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/btn_onepulse.v:24]
	Parameter STABLE_CYCLES bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_onepulse' (0#1) [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/btn_onepulse.v:24]
INFO: [Synth 8-6157] synthesizing module 'nibble_loader32' [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/nibble_loader32.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/nibble_loader32.v:54]
INFO: [Synth 8-6155] done synthesizing module 'nibble_loader32' (0#1) [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/nibble_loader32.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpu_top' [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'fp_converter' [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fp_converter.v:9]
INFO: [Synth 8-6157] synthesizing module 'fp16_to_fp32' [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fp_converter.v:50]
INFO: [Synth 8-6155] done synthesizing module 'fp16_to_fp32' (0#1) [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fp_converter.v:50]
INFO: [Synth 8-6157] synthesizing module 'fp32_to_fp16_rne' [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fp_converter.v:103]
INFO: [Synth 8-6155] done synthesizing module 'fp32_to_fp16_rne' (0#1) [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fp_converter.v:103]
INFO: [Synth 8-6155] done synthesizing module 'fp_converter' (0#1) [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fp_converter.v:9]
INFO: [Synth 8-6157] synthesizing module 'fpu_mul_fp32_vivado' [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_mul_fp32_vivado.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fpu_mul_fp32_vivado' (0#1) [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_mul_fp32_vivado.v:15]
INFO: [Synth 8-6157] synthesizing module 'fpu_div_fp32_vivado' [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_div_fp32_vivado.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fpu_div_fp32_vivado' (0#1) [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_div_fp32_vivado.v:15]
INFO: [Synth 8-6157] synthesizing module 'fpu_add_fp32_vivado' [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_add_fp32_vivado.v:18]
INFO: [Synth 8-6155] done synthesizing module 'fpu_add_fp32_vivado' (0#1) [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_add_fp32_vivado.v:18]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_top.v:84]
INFO: [Synth 8-6155] done synthesizing module 'fpu_top' (0#1) [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_driver' [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/sevenseg_driver.v:23]
	Parameter CLK_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_driver' (0#1) [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/sevenseg_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_placa' (0#1) [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/top_placa.v:2]
WARNING: [Synth 8-3917] design top_placa has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_placa has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_placa has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_placa has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_placa has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_placa has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_placa has port led[8] driven by constant 0
WARNING: [Synth 8-7129] Port round_mode in module fpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_placa is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2188.781 ; gain = 528.680 ; free physical = 626 ; free virtual = 9657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2206.594 ; gain = 546.492 ; free physical = 633 ; free virtual = 9663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2206.594 ; gain = 546.492 ; free physical = 633 ; free virtual = 9663
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2206.594 ; gain = 0.000 ; free physical = 633 ; free virtual = 9663
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/constrs_1/new/basys3_top_placa.xdc]
Finished Parsing XDC File [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/constrs_1/new/basys3_top_placa.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/constrs_1/new/basys3_top_placa.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_placa_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_placa_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.332 ; gain = 0.000 ; free physical = 630 ; free virtual = 9661
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.367 ; gain = 0.000 ; free physical = 630 ; free virtual = 9661
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2331.367 ; gain = 671.266 ; free physical = 673 ; free virtual = 9704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2339.336 ; gain = 679.234 ; free physical = 673 ; free virtual = 9704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2339.336 ; gain = 679.234 ; free physical = 673 ; free virtual = 9704
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'nibble_loader32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     S_A |                              001 |                               00
                     S_B |                              010 |                               01
                  S_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'nibble_loader32'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2339.336 ; gain = 679.234 ; free physical = 688 ; free virtual = 9720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 22    
	   8 Input   32 Bit       Adders := 3     
	   3 Input   28 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 4     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 4     
	   2 Input   24 Bit       Adders := 7     
	   2 Input   14 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 8     
	   3 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 8     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 19    
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 10    
	               13 Bit    Registers := 8     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input   48 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 37    
	   7 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   28 Bit        Muxes := 8     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 8     
	   2 Input   24 Bit        Muxes := 16    
	   2 Input   23 Bit        Muxes := 14    
	   2 Input   16 Bit        Muxes := 11    
	   2 Input   13 Bit        Muxes := 14    
	   2 Input   10 Bit        Muxes := 33    
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 26    
	   5 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 25    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 123   
	   3 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP PROD_c, operation Mode is: A*B.
DSP Report: operator PROD_c is absorbed into DSP PROD_c.
DSP Report: operator PROD_c is absorbed into DSP PROD_c.
DSP Report: Generating DSP PROD_c, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PROD_c is absorbed into DSP PROD_c.
DSP Report: operator PROD_c is absorbed into DSP PROD_c.
WARNING: [Synth 8-3917] design top_placa has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_placa has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_placa has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_placa has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_placa has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_placa has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_placa has port led[8] driven by constant 0
WARNING: [Synth 8-7129] Port round_mode in module fpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_placa is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2426.258 ; gain = 766.156 ; free physical = 608 ; free virtual = 9653
---------------------------------------------------------------------------------
 Sort Area is  PROD_c_0 : 0 0 : 3446 4760 : Used 1 time 0
 Sort Area is  PROD_c_0 : 0 1 : 1314 4760 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpu_mul_fp32_vivado | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_mul_fp32_vivado | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2468.258 ; gain = 808.156 ; free physical = 565 ; free virtual = 9610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2585.352 ; gain = 925.250 ; free physical = 455 ; free virtual = 9499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\u_fputop/u_mul/v_e2_reg ) from module (top_placa) as it has self-loop and (\u_fputop/u_mul/v_e2_reg__0 ) is actual driver [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_mul_fp32_vivado.v:277]
INFO: [Synth 8-5966] Removing register instance (\u_fputop/u_div/v_e2_reg ) from module (top_placa) as it has self-loop and (\u_fputop/u_div/v_e2_reg__0 ) is actual driver [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_div_fp32_vivado.v:280]
INFO: [Synth 8-5966] Removing register instance (\u_fputop/u_sum/v_e2_reg ) from module (top_placa) as it has self-loop and (\u_fputop/u_sum/v_e2_reg__0 ) is actual driver [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_add_fp32_vivado.v:372]
INFO: [Synth 8-5966] Removing register instance (\u_fputop/u_sub/v_e2_reg ) from module (top_placa) as it has self-loop and (\u_fputop/u_sub/v_e2_reg__0 ) is actual driver [/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.srcs/sources_1/new/fpu_add_fp32_vivado.v:372]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2611.359 ; gain = 951.258 ; free physical = 431 ; free virtual = 9476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2722.172 ; gain = 1062.070 ; free physical = 340 ; free virtual = 9385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2722.172 ; gain = 1062.070 ; free physical = 340 ; free virtual = 9385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2722.172 ; gain = 1062.070 ; free physical = 331 ; free virtual = 9376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2722.172 ; gain = 1062.070 ; free physical = 331 ; free virtual = 9376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2722.172 ; gain = 1062.070 ; free physical = 331 ; free virtual = 9375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2722.172 ; gain = 1062.070 ; free physical = 331 ; free virtual = 9375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpu_mul_fp32_vivado | A*B'         | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fpu_mul_fp32_vivado | PCIN>>17+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  1698|
|3     |DSP48E1 |     2|
|5     |LUT1    |   359|
|6     |LUT2    |   976|
|7     |LUT3    |  4949|
|8     |LUT4    |   505|
|9     |LUT5    |   814|
|10    |LUT6    |  1248|
|11    |MUXF7   |     5|
|12    |FDRE    |   979|
|13    |FDSE    |    12|
|14    |IBUF    |    16|
|15    |OBUF    |    28|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2722.172 ; gain = 1062.070 ; free physical = 331 ; free virtual = 9375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2722.172 ; gain = 937.297 ; free physical = 331 ; free virtual = 9375
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2722.180 ; gain = 1062.070 ; free physical = 331 ; free virtual = 9375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2722.180 ; gain = 0.000 ; free physical = 489 ; free virtual = 9533
INFO: [Netlist 29-17] Analyzing 1705 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.199 ; gain = 0.000 ; free physical = 507 ; free virtual = 9549
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2dd37229
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 2778.234 ; gain = 1219.469 ; free physical = 507 ; free virtual = 9549
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2051.622; main = 1919.482; forked = 276.059
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3586.223; main = 2778.203; forked = 963.859
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2802.211 ; gain = 0.000 ; free physical = 504 ; free virtual = 9549
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/2025.1/Vivado/bin/ALU_FINAL/ALU_FINAL.runs/synth_1/top_placa.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_placa_utilization_synth.rpt -pb top_placa_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 17 18:55:31 2025...
