Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov 24 22:56:39 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.966        0.000                      0                  184        0.224        0.000                      0                  184        3.000        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       30.966        0.000                      0                  184        0.224        0.000                      0                  184       19.363        0.000                       0                   116  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.966ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vx_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.059ns (24.605%)  route 6.309ns (75.395%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.139 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.797    -0.955    graph_inst/CLK
    SLICE_X94Y40         FDPE                                         r  graph_inst/ball1_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y40         FDPE (Prop_fdpe_C_Q)         0.518    -0.437 r  graph_inst/ball1_x_reg_reg[5]/Q
                         net (fo=23, routed)          1.767     1.331    graph_inst/ball1_x_reg_reg[9]_0[3]
    SLICE_X95Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.455 r  graph_inst/ball1_on4_carry_i_10/O
                         net (fo=8, routed)           1.284     2.739    graph_inst/ball2_vx_reg_reg[0]_7
    SLICE_X91Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.863 r  graph_inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.863    graph_inst/i__carry_i_4__0_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.535 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.821     4.356    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X92Y40         LUT4 (Prop_lut4_I1_O)        0.373     4.729 f  graph_inst/ball2_vx_reg[9]_i_12/O
                         net (fo=1, routed)           1.019     5.747    graph_inst/ball2_vx_reg[9]_i_12_n_0
    SLICE_X94Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.871 f  graph_inst/ball2_vx_reg[9]_i_6/O
                         net (fo=2, routed)           0.692     6.563    graph_inst/ball2_vx_reg[9]_i_6_n_0
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.687 r  graph_inst/ball2_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.726     7.413    graph_inst/ball2_vx_reg
    SLICE_X95Y40         FDCE                                         r  graph_inst/ball2_vx_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.619    38.139    graph_inst/CLK
    SLICE_X95Y40         FDCE                                         r  graph_inst/ball2_vx_reg_reg[0]/C
                         clock pessimism              0.610    38.748    
                         clock uncertainty           -0.164    38.585    
    SLICE_X95Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.380    graph_inst/ball2_vx_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                 30.966    

Slack (MET) :             30.966ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vx_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.059ns (24.605%)  route 6.309ns (75.395%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.139 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.797    -0.955    graph_inst/CLK
    SLICE_X94Y40         FDPE                                         r  graph_inst/ball1_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y40         FDPE (Prop_fdpe_C_Q)         0.518    -0.437 r  graph_inst/ball1_x_reg_reg[5]/Q
                         net (fo=23, routed)          1.767     1.331    graph_inst/ball1_x_reg_reg[9]_0[3]
    SLICE_X95Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.455 r  graph_inst/ball1_on4_carry_i_10/O
                         net (fo=8, routed)           1.284     2.739    graph_inst/ball2_vx_reg_reg[0]_7
    SLICE_X91Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.863 r  graph_inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.863    graph_inst/i__carry_i_4__0_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.535 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.821     4.356    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X92Y40         LUT4 (Prop_lut4_I1_O)        0.373     4.729 f  graph_inst/ball2_vx_reg[9]_i_12/O
                         net (fo=1, routed)           1.019     5.747    graph_inst/ball2_vx_reg[9]_i_12_n_0
    SLICE_X94Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.871 f  graph_inst/ball2_vx_reg[9]_i_6/O
                         net (fo=2, routed)           0.692     6.563    graph_inst/ball2_vx_reg[9]_i_6_n_0
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.687 r  graph_inst/ball2_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.726     7.413    graph_inst/ball2_vx_reg
    SLICE_X95Y40         FDPE                                         r  graph_inst/ball2_vx_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.619    38.139    graph_inst/CLK
    SLICE_X95Y40         FDPE                                         r  graph_inst/ball2_vx_reg_reg[2]/C
                         clock pessimism              0.610    38.748    
                         clock uncertainty           -0.164    38.585    
    SLICE_X95Y40         FDPE (Setup_fdpe_C_CE)      -0.205    38.380    graph_inst/ball2_vx_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                 30.966    

Slack (MET) :             30.966ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vx_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.059ns (24.605%)  route 6.309ns (75.395%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.139 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.797    -0.955    graph_inst/CLK
    SLICE_X94Y40         FDPE                                         r  graph_inst/ball1_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y40         FDPE (Prop_fdpe_C_Q)         0.518    -0.437 r  graph_inst/ball1_x_reg_reg[5]/Q
                         net (fo=23, routed)          1.767     1.331    graph_inst/ball1_x_reg_reg[9]_0[3]
    SLICE_X95Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.455 r  graph_inst/ball1_on4_carry_i_10/O
                         net (fo=8, routed)           1.284     2.739    graph_inst/ball2_vx_reg_reg[0]_7
    SLICE_X91Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.863 r  graph_inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.863    graph_inst/i__carry_i_4__0_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.535 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.821     4.356    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X92Y40         LUT4 (Prop_lut4_I1_O)        0.373     4.729 f  graph_inst/ball2_vx_reg[9]_i_12/O
                         net (fo=1, routed)           1.019     5.747    graph_inst/ball2_vx_reg[9]_i_12_n_0
    SLICE_X94Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.871 f  graph_inst/ball2_vx_reg[9]_i_6/O
                         net (fo=2, routed)           0.692     6.563    graph_inst/ball2_vx_reg[9]_i_6_n_0
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.687 r  graph_inst/ball2_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.726     7.413    graph_inst/ball2_vx_reg
    SLICE_X95Y40         FDCE                                         r  graph_inst/ball2_vx_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.619    38.139    graph_inst/CLK
    SLICE_X95Y40         FDCE                                         r  graph_inst/ball2_vx_reg_reg[9]/C
                         clock pessimism              0.610    38.748    
                         clock uncertainty           -0.164    38.585    
    SLICE_X95Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.380    graph_inst/ball2_vx_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                 30.966    

Slack (MET) :             31.014ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vx_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.319ns  (logic 2.059ns (24.752%)  route 6.260ns (75.248%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 38.140 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.797    -0.955    graph_inst/CLK
    SLICE_X94Y40         FDPE                                         r  graph_inst/ball1_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y40         FDPE (Prop_fdpe_C_Q)         0.518    -0.437 r  graph_inst/ball1_x_reg_reg[5]/Q
                         net (fo=23, routed)          1.767     1.331    graph_inst/ball1_x_reg_reg[9]_0[3]
    SLICE_X95Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.455 r  graph_inst/ball1_on4_carry_i_10/O
                         net (fo=8, routed)           1.284     2.739    graph_inst/ball2_vx_reg_reg[0]_7
    SLICE_X91Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.863 r  graph_inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.863    graph_inst/i__carry_i_4__0_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.535 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.821     4.356    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X92Y40         LUT4 (Prop_lut4_I1_O)        0.373     4.729 f  graph_inst/ball2_vx_reg[9]_i_12/O
                         net (fo=1, routed)           1.019     5.747    graph_inst/ball2_vx_reg[9]_i_12_n_0
    SLICE_X94Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.871 f  graph_inst/ball2_vx_reg[9]_i_6/O
                         net (fo=2, routed)           0.692     6.563    graph_inst/ball2_vx_reg[9]_i_6_n_0
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.687 r  graph_inst/ball2_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.677     7.364    graph_inst/ball2_vx_reg
    SLICE_X95Y41         FDCE                                         r  graph_inst/ball2_vx_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.620    38.140    graph_inst/CLK
    SLICE_X95Y41         FDCE                                         r  graph_inst/ball2_vx_reg_reg[1]/C
                         clock pessimism              0.607    38.746    
                         clock uncertainty           -0.164    38.583    
    SLICE_X95Y41         FDCE (Setup_fdce_C_CE)      -0.205    38.378    graph_inst/ball2_vx_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                 31.014    

Slack (MET) :             31.014ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vx_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.319ns  (logic 2.059ns (24.752%)  route 6.260ns (75.248%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 38.140 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.797    -0.955    graph_inst/CLK
    SLICE_X94Y40         FDPE                                         r  graph_inst/ball1_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y40         FDPE (Prop_fdpe_C_Q)         0.518    -0.437 r  graph_inst/ball1_x_reg_reg[5]/Q
                         net (fo=23, routed)          1.767     1.331    graph_inst/ball1_x_reg_reg[9]_0[3]
    SLICE_X95Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.455 r  graph_inst/ball1_on4_carry_i_10/O
                         net (fo=8, routed)           1.284     2.739    graph_inst/ball2_vx_reg_reg[0]_7
    SLICE_X91Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.863 r  graph_inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.863    graph_inst/i__carry_i_4__0_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.535 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.821     4.356    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X92Y40         LUT4 (Prop_lut4_I1_O)        0.373     4.729 f  graph_inst/ball2_vx_reg[9]_i_12/O
                         net (fo=1, routed)           1.019     5.747    graph_inst/ball2_vx_reg[9]_i_12_n_0
    SLICE_X94Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.871 f  graph_inst/ball2_vx_reg[9]_i_6/O
                         net (fo=2, routed)           0.692     6.563    graph_inst/ball2_vx_reg[9]_i_6_n_0
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.687 r  graph_inst/ball2_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.677     7.364    graph_inst/ball2_vx_reg
    SLICE_X95Y41         FDCE                                         r  graph_inst/ball2_vx_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.620    38.140    graph_inst/CLK
    SLICE_X95Y41         FDCE                                         r  graph_inst/ball2_vx_reg_reg[3]/C
                         clock pessimism              0.607    38.746    
                         clock uncertainty           -0.164    38.583    
    SLICE_X95Y41         FDCE (Setup_fdce_C_CE)      -0.205    38.378    graph_inst/ball2_vx_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                 31.014    

Slack (MET) :             31.014ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vx_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.319ns  (logic 2.059ns (24.752%)  route 6.260ns (75.248%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 38.140 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.797    -0.955    graph_inst/CLK
    SLICE_X94Y40         FDPE                                         r  graph_inst/ball1_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y40         FDPE (Prop_fdpe_C_Q)         0.518    -0.437 r  graph_inst/ball1_x_reg_reg[5]/Q
                         net (fo=23, routed)          1.767     1.331    graph_inst/ball1_x_reg_reg[9]_0[3]
    SLICE_X95Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.455 r  graph_inst/ball1_on4_carry_i_10/O
                         net (fo=8, routed)           1.284     2.739    graph_inst/ball2_vx_reg_reg[0]_7
    SLICE_X91Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.863 r  graph_inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.863    graph_inst/i__carry_i_4__0_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.535 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.821     4.356    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X92Y40         LUT4 (Prop_lut4_I1_O)        0.373     4.729 f  graph_inst/ball2_vx_reg[9]_i_12/O
                         net (fo=1, routed)           1.019     5.747    graph_inst/ball2_vx_reg[9]_i_12_n_0
    SLICE_X94Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.871 f  graph_inst/ball2_vx_reg[9]_i_6/O
                         net (fo=2, routed)           0.692     6.563    graph_inst/ball2_vx_reg[9]_i_6_n_0
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.687 r  graph_inst/ball2_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.677     7.364    graph_inst/ball2_vx_reg
    SLICE_X95Y41         FDCE                                         r  graph_inst/ball2_vx_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.620    38.140    graph_inst/CLK
    SLICE_X95Y41         FDCE                                         r  graph_inst/ball2_vx_reg_reg[4]/C
                         clock pessimism              0.607    38.746    
                         clock uncertainty           -0.164    38.583    
    SLICE_X95Y41         FDCE (Setup_fdce_C_CE)      -0.205    38.378    graph_inst/ball2_vx_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                 31.014    

Slack (MET) :             31.014ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vx_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.319ns  (logic 2.059ns (24.752%)  route 6.260ns (75.248%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 38.140 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.797    -0.955    graph_inst/CLK
    SLICE_X94Y40         FDPE                                         r  graph_inst/ball1_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y40         FDPE (Prop_fdpe_C_Q)         0.518    -0.437 r  graph_inst/ball1_x_reg_reg[5]/Q
                         net (fo=23, routed)          1.767     1.331    graph_inst/ball1_x_reg_reg[9]_0[3]
    SLICE_X95Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.455 r  graph_inst/ball1_on4_carry_i_10/O
                         net (fo=8, routed)           1.284     2.739    graph_inst/ball2_vx_reg_reg[0]_7
    SLICE_X91Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.863 r  graph_inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.863    graph_inst/i__carry_i_4__0_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.535 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.821     4.356    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X92Y40         LUT4 (Prop_lut4_I1_O)        0.373     4.729 f  graph_inst/ball2_vx_reg[9]_i_12/O
                         net (fo=1, routed)           1.019     5.747    graph_inst/ball2_vx_reg[9]_i_12_n_0
    SLICE_X94Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.871 f  graph_inst/ball2_vx_reg[9]_i_6/O
                         net (fo=2, routed)           0.692     6.563    graph_inst/ball2_vx_reg[9]_i_6_n_0
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.687 r  graph_inst/ball2_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.677     7.364    graph_inst/ball2_vx_reg
    SLICE_X95Y41         FDCE                                         r  graph_inst/ball2_vx_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.620    38.140    graph_inst/CLK
    SLICE_X95Y41         FDCE                                         r  graph_inst/ball2_vx_reg_reg[5]/C
                         clock pessimism              0.607    38.746    
                         clock uncertainty           -0.164    38.583    
    SLICE_X95Y41         FDCE (Setup_fdce_C_CE)      -0.205    38.378    graph_inst/ball2_vx_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                 31.014    

Slack (MET) :             31.014ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vx_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.319ns  (logic 2.059ns (24.752%)  route 6.260ns (75.248%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 38.140 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.797    -0.955    graph_inst/CLK
    SLICE_X94Y40         FDPE                                         r  graph_inst/ball1_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y40         FDPE (Prop_fdpe_C_Q)         0.518    -0.437 r  graph_inst/ball1_x_reg_reg[5]/Q
                         net (fo=23, routed)          1.767     1.331    graph_inst/ball1_x_reg_reg[9]_0[3]
    SLICE_X95Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.455 r  graph_inst/ball1_on4_carry_i_10/O
                         net (fo=8, routed)           1.284     2.739    graph_inst/ball2_vx_reg_reg[0]_7
    SLICE_X91Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.863 r  graph_inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.863    graph_inst/i__carry_i_4__0_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.535 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.821     4.356    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X92Y40         LUT4 (Prop_lut4_I1_O)        0.373     4.729 f  graph_inst/ball2_vx_reg[9]_i_12/O
                         net (fo=1, routed)           1.019     5.747    graph_inst/ball2_vx_reg[9]_i_12_n_0
    SLICE_X94Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.871 f  graph_inst/ball2_vx_reg[9]_i_6/O
                         net (fo=2, routed)           0.692     6.563    graph_inst/ball2_vx_reg[9]_i_6_n_0
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.687 r  graph_inst/ball2_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.677     7.364    graph_inst/ball2_vx_reg
    SLICE_X95Y41         FDCE                                         r  graph_inst/ball2_vx_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.620    38.140    graph_inst/CLK
    SLICE_X95Y41         FDCE                                         r  graph_inst/ball2_vx_reg_reg[6]/C
                         clock pessimism              0.607    38.746    
                         clock uncertainty           -0.164    38.583    
    SLICE_X95Y41         FDCE (Setup_fdce_C_CE)      -0.205    38.378    graph_inst/ball2_vx_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                 31.014    

Slack (MET) :             31.014ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vx_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.319ns  (logic 2.059ns (24.752%)  route 6.260ns (75.248%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 38.140 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.797    -0.955    graph_inst/CLK
    SLICE_X94Y40         FDPE                                         r  graph_inst/ball1_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y40         FDPE (Prop_fdpe_C_Q)         0.518    -0.437 r  graph_inst/ball1_x_reg_reg[5]/Q
                         net (fo=23, routed)          1.767     1.331    graph_inst/ball1_x_reg_reg[9]_0[3]
    SLICE_X95Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.455 r  graph_inst/ball1_on4_carry_i_10/O
                         net (fo=8, routed)           1.284     2.739    graph_inst/ball2_vx_reg_reg[0]_7
    SLICE_X91Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.863 r  graph_inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.863    graph_inst/i__carry_i_4__0_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.535 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.821     4.356    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X92Y40         LUT4 (Prop_lut4_I1_O)        0.373     4.729 f  graph_inst/ball2_vx_reg[9]_i_12/O
                         net (fo=1, routed)           1.019     5.747    graph_inst/ball2_vx_reg[9]_i_12_n_0
    SLICE_X94Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.871 f  graph_inst/ball2_vx_reg[9]_i_6/O
                         net (fo=2, routed)           0.692     6.563    graph_inst/ball2_vx_reg[9]_i_6_n_0
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.687 r  graph_inst/ball2_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.677     7.364    graph_inst/ball2_vx_reg
    SLICE_X95Y41         FDCE                                         r  graph_inst/ball2_vx_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.620    38.140    graph_inst/CLK
    SLICE_X95Y41         FDCE                                         r  graph_inst/ball2_vx_reg_reg[7]/C
                         clock pessimism              0.607    38.746    
                         clock uncertainty           -0.164    38.583    
    SLICE_X95Y41         FDCE (Setup_fdce_C_CE)      -0.205    38.378    graph_inst/ball2_vx_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                 31.014    

Slack (MET) :             31.014ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vx_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.319ns  (logic 2.059ns (24.752%)  route 6.260ns (75.248%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 38.140 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.797    -0.955    graph_inst/CLK
    SLICE_X94Y40         FDPE                                         r  graph_inst/ball1_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y40         FDPE (Prop_fdpe_C_Q)         0.518    -0.437 r  graph_inst/ball1_x_reg_reg[5]/Q
                         net (fo=23, routed)          1.767     1.331    graph_inst/ball1_x_reg_reg[9]_0[3]
    SLICE_X95Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.455 r  graph_inst/ball1_on4_carry_i_10/O
                         net (fo=8, routed)           1.284     2.739    graph_inst/ball2_vx_reg_reg[0]_7
    SLICE_X91Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.863 r  graph_inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.863    graph_inst/i__carry_i_4__0_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry_n_0
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.535 r  graph_inst/Crash_ball1_to_ball2_x_r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.821     4.356    graph_inst/Crash_ball1_to_ball2_x_r21_in
    SLICE_X92Y40         LUT4 (Prop_lut4_I1_O)        0.373     4.729 f  graph_inst/ball2_vx_reg[9]_i_12/O
                         net (fo=1, routed)           1.019     5.747    graph_inst/ball2_vx_reg[9]_i_12_n_0
    SLICE_X94Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.871 f  graph_inst/ball2_vx_reg[9]_i_6/O
                         net (fo=2, routed)           0.692     6.563    graph_inst/ball2_vx_reg[9]_i_6_n_0
    SLICE_X94Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.687 r  graph_inst/ball2_vx_reg[9]_i_1/O
                         net (fo=10, routed)          0.677     7.364    graph_inst/ball2_vx_reg
    SLICE_X95Y41         FDCE                                         r  graph_inst/ball2_vx_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.620    38.140    graph_inst/CLK
    SLICE_X95Y41         FDCE                                         r  graph_inst/ball2_vx_reg_reg[8]/C
                         clock pessimism              0.607    38.746    
                         clock uncertainty           -0.164    38.583    
    SLICE_X95Y41         FDCE (Setup_fdce_C_CE)      -0.205    38.378    graph_inst/ball2_vx_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                 31.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 graph_inst/ball2_vy_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_y_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.279ns (81.522%)  route 0.063ns (18.478%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.603    -0.407    graph_inst/CLK
    SLICE_X92Y31         FDPE                                         r  graph_inst/ball2_vy_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDPE (Prop_fdpe_C_Q)         0.164    -0.243 r  graph_inst/ball2_vy_reg_reg[4]/Q
                         net (fo=2, routed)           0.063    -0.179    graph_inst/ball2_vy_reg_reg_n_0_[4]
    SLICE_X93Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.134 r  graph_inst/ball2_y_reg0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.134    graph_inst/ball2_y_reg0_carry__0_i_4_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.064 r  graph_inst/ball2_y_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.064    graph_inst/ball2_y_reg0[4]
    SLICE_X93Y31         FDPE                                         r  graph_inst/ball2_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.871    -0.505    graph_inst/CLK
    SLICE_X93Y31         FDPE                                         r  graph_inst/ball2_y_reg_reg[4]/C
                         clock pessimism              0.111    -0.394    
    SLICE_X93Y31         FDPE (Hold_fdpe_C_D)         0.105    -0.289    graph_inst/ball2_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 graph_inst/ball2_y_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_y_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.603    -0.407    graph_inst/CLK
    SLICE_X93Y31         FDPE                                         r  graph_inst/ball2_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDPE (Prop_fdpe_C_Q)         0.141    -0.266 r  graph_inst/ball2_y_reg_reg[4]/Q
                         net (fo=15, routed)          0.079    -0.186    graph_inst/ball2_y_reg_reg[9]_0[4]
    SLICE_X93Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.062 r  graph_inst/ball2_y_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.062    graph_inst/ball2_y_reg0[5]
    SLICE_X93Y31         FDPE                                         r  graph_inst/ball2_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.871    -0.505    graph_inst/CLK
    SLICE_X93Y31         FDPE                                         r  graph_inst/ball2_y_reg_reg[5]/C
                         clock pessimism              0.098    -0.407    
    SLICE_X93Y31         FDPE (Hold_fdpe_C_D)         0.105    -0.302    graph_inst/ball2_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 graph_inst/ball2_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_y_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.602    -0.408    graph_inst/CLK
    SLICE_X93Y30         FDCE                                         r  graph_inst/ball2_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.267 r  graph_inst/ball2_y_reg_reg[0]/Q
                         net (fo=30, routed)          0.079    -0.187    graph_inst/ball2_y_reg_reg[9]_0[0]
    SLICE_X93Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.063 r  graph_inst/ball2_y_reg0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.063    graph_inst/ball2_y_reg0[1]
    SLICE_X93Y30         FDCE                                         r  graph_inst/ball2_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.870    -0.506    graph_inst/CLK
    SLICE_X93Y30         FDCE                                         r  graph_inst/ball2_y_reg_reg[1]/C
                         clock pessimism              0.098    -0.408    
    SLICE_X93Y30         FDCE (Hold_fdce_C_D)         0.105    -0.303    graph_inst/ball2_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 graph_inst/ball2_y_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.265ns (76.774%)  route 0.080ns (23.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.604    -0.406    graph_inst/CLK
    SLICE_X93Y32         FDCE                                         r  graph_inst/ball2_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.265 r  graph_inst/ball2_y_reg_reg[8]/Q
                         net (fo=16, routed)          0.080    -0.184    graph_inst/ball2_y_reg_reg[9]_0[8]
    SLICE_X93Y32         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.060 r  graph_inst/ball2_y_reg0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.060    graph_inst/ball2_y_reg0[9]
    SLICE_X93Y32         FDCE                                         r  graph_inst/ball2_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.872    -0.504    graph_inst/CLK
    SLICE_X93Y32         FDCE                                         r  graph_inst/ball2_y_reg_reg[9]/C
                         clock pessimism              0.098    -0.406    
    SLICE_X93Y32         FDCE (Hold_fdce_C_D)         0.105    -0.301    graph_inst/ball2_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 graph_inst/ball2_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.602    -0.408    graph_inst/CLK
    SLICE_X93Y30         FDCE                                         r  graph_inst/ball2_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.267 r  graph_inst/ball2_y_reg_reg[2]/Q
                         net (fo=23, routed)          0.079    -0.187    graph_inst/ball2_y_reg_reg[9]_0[2]
    SLICE_X93Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.060 r  graph_inst/ball2_y_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.060    graph_inst/ball2_y_reg0[3]
    SLICE_X93Y30         FDCE                                         r  graph_inst/ball2_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.870    -0.506    graph_inst/CLK
    SLICE_X93Y30         FDCE                                         r  graph_inst/ball2_y_reg_reg[3]/C
                         clock pessimism              0.098    -0.408    
    SLICE_X93Y30         FDCE (Hold_fdce_C_D)         0.105    -0.303    graph_inst/ball2_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 graph_inst/ball1_x_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X94Y40         FDPE                                         r  graph_inst/ball1_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y40         FDPE (Prop_fdpe_C_Q)         0.164    -0.236 r  graph_inst/ball1_x_reg_reg[5]/Q
                         net (fo=23, routed)          0.091    -0.144    graph_inst/ball1_x_reg_reg[9]_0[3]
    SLICE_X94Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.015 r  graph_inst/ball1_x_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.015    graph_inst/ball1_x_reg0[6]
    SLICE_X94Y40         FDPE                                         r  graph_inst/ball1_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.880    -0.496    graph_inst/CLK
    SLICE_X94Y40         FDPE                                         r  graph_inst/ball1_x_reg_reg[6]/C
                         clock pessimism              0.096    -0.400    
    SLICE_X94Y40         FDPE (Hold_fdpe_C_D)         0.134    -0.266    graph_inst/ball1_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 graph_inst/ball1_x_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.223%)  route 0.091ns (23.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X94Y41         FDPE                                         r  graph_inst/ball1_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y41         FDPE (Prop_fdpe_C_Q)         0.164    -0.236 r  graph_inst/ball1_x_reg_reg[7]/Q
                         net (fo=14, routed)          0.091    -0.144    graph_inst/ball1_x_reg_reg[9]_0[5]
    SLICE_X94Y41         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.015 r  graph_inst/ball1_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.015    graph_inst/ball1_x_reg0[8]
    SLICE_X94Y41         FDCE                                         r  graph_inst/ball1_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.880    -0.496    graph_inst/CLK
    SLICE_X94Y41         FDCE                                         r  graph_inst/ball1_x_reg_reg[8]/C
                         clock pessimism              0.096    -0.400    
    SLICE_X94Y41         FDCE (Hold_fdce_C_D)         0.134    -0.266    graph_inst/ball1_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 graph_inst/ball2_vy_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_y_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.275ns (74.478%)  route 0.094ns (25.522%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.603    -0.407    graph_inst/CLK
    SLICE_X92Y31         FDPE                                         r  graph_inst/ball2_vy_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDPE (Prop_fdpe_C_Q)         0.164    -0.243 r  graph_inst/ball2_vy_reg_reg[6]/Q
                         net (fo=2, routed)           0.094    -0.148    graph_inst/ball2_vy_reg_reg_n_0_[6]
    SLICE_X93Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.103 r  graph_inst/ball2_y_reg0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.103    graph_inst/ball2_y_reg0_carry__0_i_2_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.037 r  graph_inst/ball2_y_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.037    graph_inst/ball2_y_reg0[6]
    SLICE_X93Y31         FDPE                                         r  graph_inst/ball2_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.871    -0.505    graph_inst/CLK
    SLICE_X93Y31         FDPE                                         r  graph_inst/ball2_y_reg_reg[6]/C
                         clock pessimism              0.111    -0.394    
    SLICE_X93Y31         FDPE (Hold_fdpe_C_D)         0.105    -0.289    graph_inst/ball2_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 graph_inst/ball2_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_x_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.609    -0.401    graph_inst/CLK
    SLICE_X93Y41         FDCE                                         r  graph_inst/ball2_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.260 r  graph_inst/ball2_x_reg_reg[4]/Q
                         net (fo=17, routed)          0.091    -0.168    graph_inst/ball2_x_reg_reg[9]_0[4]
    SLICE_X93Y41         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.044 r  graph_inst/ball2_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.044    graph_inst/ball2_x_reg0[5]
    SLICE_X93Y41         FDPE                                         r  graph_inst/ball2_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.879    -0.497    graph_inst/CLK
    SLICE_X93Y41         FDPE                                         r  graph_inst/ball2_x_reg_reg[5]/C
                         clock pessimism              0.096    -0.401    
    SLICE_X93Y41         FDPE (Hold_fdpe_C_D)         0.105    -0.296    graph_inst/ball2_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 graph_inst/ball2_y_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_y_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.569%)  route 0.091ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.603    -0.407    graph_inst/CLK
    SLICE_X93Y31         FDPE                                         r  graph_inst/ball2_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDPE (Prop_fdpe_C_Q)         0.141    -0.266 r  graph_inst/ball2_y_reg_reg[6]/Q
                         net (fo=24, routed)          0.091    -0.174    graph_inst/ball2_y_reg_reg[9]_0[6]
    SLICE_X93Y31         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.047 r  graph_inst/ball2_y_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.047    graph_inst/ball2_y_reg0[7]
    SLICE_X93Y31         FDPE                                         r  graph_inst/ball2_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.871    -0.505    graph_inst/CLK
    SLICE_X93Y31         FDPE                                         r  graph_inst/ball2_y_reg_reg[7]/C
                         clock pessimism              0.098    -0.407    
    SLICE_X93Y31         FDPE (Hold_fdpe_C_D)         0.105    -0.302    graph_inst/ball2_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X92Y32     graph_inst/ball2_vy_reg_reg[5]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[6]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y37      keypad_inst/sclk_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y37      keypad_inst/sclk_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X92Y31     graph_inst/ball2_vy_reg_reg[9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X92Y32     graph_inst/ball2_vy_reg_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X92Y32     graph_inst/ball2_vy_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X95Y40     graph_inst/ball2_vx_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X95Y41     graph_inst/ball2_vx_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X95Y40     graph_inst/ball2_vx_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X95Y41     graph_inst/ball2_vx_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X95Y41     graph_inst/ball2_vx_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X95Y41     graph_inst/ball2_vx_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X95Y41     graph_inst/ball2_vx_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X95Y41     graph_inst/ball2_vx_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



