Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May  4 19:52:27 2019
| Host         : DESKTOP-I4SG0E1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CNN_top_module_wrapper_timing_summary_routed.rpt -pb CNN_top_module_wrapper_timing_summary_routed.pb -rpx CNN_top_module_wrapper_timing_summary_routed.rpx
| Design       : CNN_top_module_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.283       -0.587                      4                19291        0.054        0.000                      0                19291        6.519        0.000                       0                  6292  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 7.499}      14.999          66.671          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.283       -0.587                      4                19291        0.054        0.000                      0                19291        6.519        0.000                       0                  6292  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.283ns,  Total Violation       -0.587ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.890ns  (logic 4.608ns (25.758%)  route 13.282ns (74.242%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 20.811 - 14.999 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.740     3.048    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X36Y92         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__5/Q
                         net (fo=123, routed)         3.287     6.791    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_83__17
    SLICE_X22Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.915 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_214__7/O
                         net (fo=7, routed)           1.710     8.625    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem_i_68__31_3
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.749 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem_i_112__16/O
                         net (fo=3, routed)           1.089     9.838    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_120
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124     9.962 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_47__52/O
                         net (fo=2, routed)           0.940    10.902    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_31
    SLICE_X2Y26          LUT4 (Prop_lut4_I1_O)        0.124    11.026 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_i_16__46/O
                         net (fo=1, routed)           1.887    12.913    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_i_16__46_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[18])
                                                      3.656    16.569 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem/P[18]
                         net (fo=1, routed)           4.369    20.938    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w11[18]
    SLICE_X38Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.032    18.223    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.343 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    18.979    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.238 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.573    20.811    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X38Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[18]/C
                         clock pessimism              0.116    20.927    
                         clock uncertainty           -0.228    20.699    
    SLICE_X38Y14         FDRE (Setup_fdre_C_D)       -0.045    20.654    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[18]
  -------------------------------------------------------------------
                         required time                         20.654    
                         arrival time                         -20.938    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.808ns  (logic 5.161ns (28.982%)  route 12.647ns (71.018%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 20.736 - 14.999 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.646     2.954    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X31Y72         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.456     3.410 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/Q
                         net (fo=123, routed)         1.975     5.385    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_53__6
    SLICE_X16Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.509 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_273__0/O
                         net (fo=9, routed)           2.122     7.631    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem_i_92__13_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem_i_128__9/O
                         net (fo=4, routed)           0.746     8.500    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_52__37_4
    SLICE_X41Y67         LUT3 (Prop_lut3_I2_O)        0.150     8.650 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_92__13/O
                         net (fo=2, routed)           0.451     9.101    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_39
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.326     9.427 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37/O
                         net (fo=1, routed)           1.753    11.180    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37_n_0
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.117    11.297 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55/O
                         net (fo=1, routed)           1.279    12.576    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[7]_P[34])
                                                      3.864    16.440 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[34]
                         net (fo=1, routed)           4.322    20.762    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[34]
    SLICE_X10Y28         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.032    18.223    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.343 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    18.979    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.238 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.498    20.736    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y28         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[34]/C
                         clock pessimism              0.116    20.852    
                         clock uncertainty           -0.228    20.624    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)       -0.064    20.560    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[34]
  -------------------------------------------------------------------
                         required time                         20.560    
                         arrival time                         -20.762    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_26_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.668ns  (logic 4.968ns (28.118%)  route 12.700ns (71.882%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.725ns = ( 20.724 - 14.999 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.663     2.971    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X17Y96         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y96         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__9/Q
                         net (fo=120, routed)         2.847     6.274    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem_i_196__8
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.398 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem_i_175__15/O
                         net (fo=7, routed)           1.198     7.596    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem_i_58__22_3
    SLICE_X15Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.720 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult2/outMem_i_137__10/O
                         net (fo=4, routed)           1.367     9.087    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_53__32
    SLICE_X27Y51         LUT3 (Prop_lut3_I0_O)        0.152     9.239 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_97__15/O
                         net (fo=2, routed)           0.781    10.020    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/counter_reg[3]_rep__17_15
    SLICE_X29Y51         LUT6 (Prop_lut6_I3_O)        0.332    10.352 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_54__36/O
                         net (fo=1, routed)           1.314    11.666    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_54__36_n_0
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.790 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_12__55/O
                         net (fo=1, routed)           0.936    12.726    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_12__55_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[6]_P[1])
                                                      3.656    16.382 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem/P[1]
                         net (fo=1, routed)           4.257    20.639    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w26[1]
    SLICE_X32Y25         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_26_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.032    18.223    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.343 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    18.979    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.238 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.486    20.724    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X32Y25         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_26_reg[1]/C
                         clock pessimism              0.116    20.840    
                         clock uncertainty           -0.228    20.612    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)       -0.027    20.585    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_26_reg[1]
  -------------------------------------------------------------------
                         required time                         20.585    
                         arrival time                         -20.639    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.048ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.593ns  (logic 4.608ns (26.193%)  route 12.985ns (73.807%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 20.736 - 14.999 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.740     3.048    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X36Y92         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__5/Q
                         net (fo=123, routed)         3.287     6.791    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_83__17
    SLICE_X22Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.915 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_214__7/O
                         net (fo=7, routed)           1.710     8.625    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem_i_68__31_3
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.749 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem_i_112__16/O
                         net (fo=3, routed)           1.089     9.838    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_120
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124     9.962 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_47__52/O
                         net (fo=2, routed)           0.940    10.902    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_31
    SLICE_X2Y26          LUT4 (Prop_lut4_I1_O)        0.124    11.026 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_i_16__46/O
                         net (fo=1, routed)           1.887    12.913    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_i_16__46_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.656    16.569 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem/P[16]
                         net (fo=1, routed)           4.072    20.641    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w11[16]
    SLICE_X32Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.032    18.223    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.343 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    18.979    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.238 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.498    20.736    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X32Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[16]/C
                         clock pessimism              0.116    20.852    
                         clock uncertainty           -0.228    20.624    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)       -0.031    20.593    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[16]
  -------------------------------------------------------------------
                         required time                         20.593    
                         arrival time                         -20.641    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.613ns  (logic 5.161ns (29.303%)  route 12.452ns (70.697%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 20.731 - 14.999 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.646     2.954    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X31Y72         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.456     3.410 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/Q
                         net (fo=123, routed)         1.975     5.385    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_53__6
    SLICE_X16Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.509 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_273__0/O
                         net (fo=9, routed)           2.122     7.631    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem_i_92__13_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem_i_128__9/O
                         net (fo=4, routed)           0.746     8.500    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_52__37_4
    SLICE_X41Y67         LUT3 (Prop_lut3_I2_O)        0.150     8.650 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_92__13/O
                         net (fo=2, routed)           0.451     9.101    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_39
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.326     9.427 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37/O
                         net (fo=1, routed)           1.753    11.180    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37_n_0
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.117    11.297 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55/O
                         net (fo=1, routed)           1.279    12.576    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[7]_P[22])
                                                      3.864    16.440 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[22]
                         net (fo=1, routed)           4.126    20.567    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[22]
    SLICE_X8Y24          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.032    18.223    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.343 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    18.979    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.238 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.493    20.731    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X8Y24          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[22]/C
                         clock pessimism              0.116    20.847    
                         clock uncertainty           -0.228    20.619    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)       -0.028    20.591    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[22]
  -------------------------------------------------------------------
                         required time                         20.591    
                         arrival time                         -20.567    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.618ns  (logic 5.161ns (29.293%)  route 12.457ns (70.707%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 20.736 - 14.999 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.646     2.954    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X31Y72         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.456     3.410 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/Q
                         net (fo=123, routed)         1.975     5.385    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_53__6
    SLICE_X16Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.509 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_273__0/O
                         net (fo=9, routed)           2.122     7.631    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem_i_92__13_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem_i_128__9/O
                         net (fo=4, routed)           0.746     8.500    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_52__37_4
    SLICE_X41Y67         LUT3 (Prop_lut3_I2_O)        0.150     8.650 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_92__13/O
                         net (fo=2, routed)           0.451     9.101    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_39
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.326     9.427 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37/O
                         net (fo=1, routed)           1.753    11.180    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37_n_0
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.117    11.297 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55/O
                         net (fo=1, routed)           1.279    12.576    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.864    16.440 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[9]
                         net (fo=1, routed)           4.132    20.572    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[9]
    SLICE_X10Y28         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.032    18.223    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.343 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    18.979    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.238 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.498    20.736    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y28         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[9]/C
                         clock pessimism              0.116    20.852    
                         clock uncertainty           -0.228    20.624    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)       -0.027    20.597    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[9]
  -------------------------------------------------------------------
                         required time                         20.597    
                         arrival time                         -20.572    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.596ns  (logic 4.960ns (28.189%)  route 12.636ns (71.811%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 20.736 - 14.999 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.663     2.971    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X26Y52         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__7/Q
                         net (fo=120, routed)         1.825     5.252    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_41__6
    SLICE_X28Y36         LUT6 (Prop_lut6_I4_O)        0.124     5.376 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_213__8/O
                         net (fo=9, routed)           2.077     7.453    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem_i_106__14
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.148     7.601 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem_i_182__5/O
                         net (fo=2, routed)           1.006     8.606    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_53__42_1
    SLICE_X42Y64         LUT3 (Prop_lut3_I0_O)        0.328     8.934 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_106__14/O
                         net (fo=2, routed)           0.701     9.635    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/counter_reg[3]_rep__18_42
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.759 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_57__31/O
                         net (fo=1, routed)           2.009    11.769    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_57__31_n_0
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124    11.893 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_15__57/O
                         net (fo=1, routed)           0.870    12.763    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_15__57_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[3]_P[17])
                                                      3.656    16.419 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem/P[17]
                         net (fo=1, routed)           4.148    20.567    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w8[17]
    SLICE_X32Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.032    18.223    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.343 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    18.979    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.238 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.498    20.736    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X32Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[17]/C
                         clock pessimism              0.116    20.852    
                         clock uncertainty           -0.228    20.624    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)       -0.028    20.596    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[17]
  -------------------------------------------------------------------
                         required time                         20.596    
                         arrival time                         -20.567    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.302ns  (logic 4.608ns (26.632%)  route 12.694ns (73.368%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 20.737 - 14.999 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.740     3.048    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X36Y92         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__5/Q
                         net (fo=123, routed)         3.287     6.791    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_83__17
    SLICE_X22Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.915 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_214__7/O
                         net (fo=7, routed)           1.710     8.625    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem_i_68__31_3
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.124     8.749 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem_i_112__16/O
                         net (fo=3, routed)           1.089     9.838    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_120
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124     9.962 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_47__52/O
                         net (fo=2, routed)           0.940    10.902    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_31
    SLICE_X2Y26          LUT4 (Prop_lut4_I1_O)        0.124    11.026 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_i_16__46/O
                         net (fo=1, routed)           1.887    12.913    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_i_16__46_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.656    16.569 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem/P[24]
                         net (fo=1, routed)           3.781    20.350    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w11[24]
    SLICE_X34Y12         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.032    18.223    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.343 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    18.979    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.238 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.499    20.737    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X34Y12         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[24]/C
                         clock pessimism              0.116    20.853    
                         clock uncertainty           -0.228    20.625    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)       -0.058    20.567    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[24]
  -------------------------------------------------------------------
                         required time                         20.567    
                         arrival time                         -20.350    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.352ns  (logic 5.161ns (29.743%)  route 12.191ns (70.257%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 20.737 - 14.999 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.646     2.954    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X31Y72         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.456     3.410 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__1/Q
                         net (fo=123, routed)         1.975     5.385    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_53__6
    SLICE_X16Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.509 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem_i_273__0/O
                         net (fo=9, routed)           2.122     7.631    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem_i_92__13_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult4/outMem_i_128__9/O
                         net (fo=4, routed)           0.746     8.500    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_52__37_4
    SLICE_X41Y67         LUT3 (Prop_lut3_I2_O)        0.150     8.650 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem_i_92__13/O
                         net (fo=2, routed)           0.451     9.101    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_39
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.326     9.427 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37/O
                         net (fo=1, routed)           1.753    11.180    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_52__37_n_0
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.117    11.297 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55/O
                         net (fo=1, routed)           1.279    12.576    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_11__55_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[7]_P[19])
                                                      3.864    16.440 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[19]
                         net (fo=1, routed)           3.866    20.306    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[19]
    SLICE_X10Y30         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.032    18.223    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.343 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    18.979    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.238 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.499    20.737    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y30         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[19]/C
                         clock pessimism              0.116    20.853    
                         clock uncertainty           -0.228    20.625    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.026    20.599    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[19]
  -------------------------------------------------------------------
                         required time                         20.599    
                         arrival time                         -20.306    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.258ns  (logic 4.960ns (28.741%)  route 12.298ns (71.259%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 20.736 - 14.999 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.663     2.971    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X26Y52         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__7/Q
                         net (fo=120, routed)         1.825     5.252    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_41__6
    SLICE_X28Y36         LUT6 (Prop_lut6_I4_O)        0.124     5.376 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_213__8/O
                         net (fo=9, routed)           2.077     7.453    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem_i_106__14
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.148     7.601 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem_i_182__5/O
                         net (fo=2, routed)           1.006     8.606    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_53__42_1
    SLICE_X42Y64         LUT3 (Prop_lut3_I0_O)        0.328     8.934 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_106__14/O
                         net (fo=2, routed)           0.701     9.635    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/counter_reg[3]_rep__18_42
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.759 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_57__31/O
                         net (fo=1, routed)           2.009    11.769    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_57__31_n_0
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124    11.893 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_15__57/O
                         net (fo=1, routed)           0.870    12.763    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_15__57_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[3]_P[33])
                                                      3.656    16.419 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem/P[33]
                         net (fo=1, routed)           3.810    20.229    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w8[33]
    SLICE_X33Y13         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.032    18.223    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.343 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    18.979    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.238 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.498    20.736    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X33Y13         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[33]/C
                         clock pessimism              0.116    20.852    
                         clock uncertainty           -0.228    20.624    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)       -0.062    20.562    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[33]
  -------------------------------------------------------------------
                         required time                         20.562    
                         arrival time                         -20.229    
  -------------------------------------------------------------------
                         slack                                  0.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.471ns (37.788%)  route 2.422ns (62.212%))
  Logic Levels:           0  
  Clock Path Skew:        3.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.572ns
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.583     2.775    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/aclk
    DSP48_X1Y6           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[34])
                                                      1.471     4.246 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/P[34]
                         net (fo=1, routed)           2.422     6.668    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w10[34]
    SLICE_X37Y18         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.338     3.646    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     3.795 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     4.519    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.828 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.744     6.572    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X37Y18         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[34]/C
                         clock pessimism             -0.116     6.456    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.158     6.614    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[34]
  -------------------------------------------------------------------
                         required time                         -6.614    
                         arrival time                           6.668    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.471ns (38.001%)  route 2.400ns (61.999%))
  Logic Levels:           0  
  Clock Path Skew:        3.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.492ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.585     2.777    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/aclk
    DSP48_X0Y11          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      1.471     4.248 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[2]
                         net (fo=1, routed)           2.400     6.648    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[2]
    SLICE_X10Y24         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.338     3.646    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     3.795 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     4.519    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.828 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.664     6.492    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y24         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[2]/C
                         clock pessimism             -0.116     6.376    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.218     6.594    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.594    
                         arrival time                           6.648    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_13_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.471ns (37.764%)  route 2.424ns (62.236%))
  Logic Levels:           0  
  Clock Path Skew:        3.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.493ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.578     2.770    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/aclk
    DSP48_X1Y8           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      1.471     4.241 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/outMem/P[23]
                         net (fo=1, routed)           2.424     6.665    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w13[23]
    SLICE_X32Y19         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_13_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.338     3.646    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     3.795 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     4.519    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.828 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.665     6.493    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X32Y19         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_13_reg[23]/C
                         clock pessimism             -0.116     6.377    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.234     6.611    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_13_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.611    
                         arrival time                           6.665    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 1.471ns (38.072%)  route 2.393ns (61.928%))
  Logic Levels:           0  
  Clock Path Skew:        3.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.500ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.580     2.772    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/aclk
    DSP48_X1Y7           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.471     4.243 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem/P[22]
                         net (fo=1, routed)           2.393     6.636    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w9[22]
    SLICE_X35Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.338     3.646    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     3.795 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     4.519    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.828 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.672     6.500    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X35Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[22]/C
                         clock pessimism             -0.116     6.384    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.196     6.580    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.580    
                         arrival time                           6.636    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_18_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.471ns (37.855%)  route 2.415ns (62.145%))
  Logic Levels:           0  
  Clock Path Skew:        3.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.508ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.592     2.784    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/aclk
    DSP48_X0Y5           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      1.471     4.255 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/P[10]
                         net (fo=1, routed)           2.415     6.670    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w18[10]
    SLICE_X10Y12         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_18_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.338     3.646    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     3.795 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     4.519    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.828 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.680     6.508    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y12         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_18_reg[10]/C
                         clock pessimism             -0.116     6.392    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.222     6.614    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_18_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.614    
                         arrival time                           6.670    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_12_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.471ns (38.449%)  route 2.355ns (61.551%))
  Logic Levels:           0  
  Clock Path Skew:        3.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.492ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.575     2.767    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/aclk
    DSP48_X1Y10          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      1.471     4.238 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem/P[21]
                         net (fo=1, routed)           2.355     6.593    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w12[21]
    SLICE_X35Y20         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_12_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.338     3.646    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     3.795 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     4.519    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.828 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.664     6.492    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X35Y20         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_12_reg[21]/C
                         clock pessimism             -0.116     6.376    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.161     6.537    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_12_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.537    
                         arrival time                           6.593    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_16_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.471ns (37.865%)  route 2.414ns (62.135%))
  Logic Levels:           0  
  Clock Path Skew:        3.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.587     2.779    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/aclk
    DSP48_X0Y7           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      1.471     4.250 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem/P[32]
                         net (fo=1, routed)           2.414     6.664    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w16[32]
    SLICE_X10Y18         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_16_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.338     3.646    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     3.795 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     4.519    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.828 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.673     6.501    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y18         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_16_reg[32]/C
                         clock pessimism             -0.116     6.385    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.222     6.607    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_16_reg[32]
  -------------------------------------------------------------------
                         required time                         -6.607    
                         arrival time                           6.664    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 1.471ns (37.903%)  route 2.410ns (62.097%))
  Logic Levels:           0  
  Clock Path Skew:        3.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.485ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.580     2.772    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/aclk
    DSP48_X1Y12          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      1.471     4.243 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/P[13]
                         net (fo=1, routed)           2.410     6.653    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w17[13]
    SLICE_X28Y24         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.338     3.646    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     3.795 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     4.519    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.828 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.657     6.485    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X28Y24         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[13]/C
                         clock pessimism             -0.116     6.369    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.225     6.594    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.594    
                         arrival time                           6.653    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.471ns (38.086%)  route 2.391ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        3.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.497ns
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.583     2.775    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/aclk
    DSP48_X1Y6           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      1.471     4.246 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/P[24]
                         net (fo=1, routed)           2.391     6.637    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w10[24]
    SLICE_X35Y16         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.338     3.646    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     3.795 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     4.519    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.828 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.669     6.497    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X35Y16         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[24]/C
                         clock pessimism             -0.116     6.381    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.197     6.578    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.578    
                         arrival time                           6.637    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.471ns (37.623%)  route 2.439ns (62.377%))
  Logic Levels:           0  
  Clock Path Skew:        3.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.488ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.580     2.772    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/aclk
    DSP48_X1Y12          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      1.471     4.243 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/P[11]
                         net (fo=1, routed)           2.439     6.682    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w17[11]
    SLICE_X28Y22         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        2.338     3.646    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     3.795 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     4.519    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     4.828 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.660     6.488    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X28Y22         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[11]/C
                         clock pessimism             -0.116     6.372    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.250     6.622    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.622    
                         arrival time                           6.682    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 7.499 }
Period(ns):         14.999
Sources:            { CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         14.999      12.844     BUFGCTRL_X0Y16  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/I
Min Period        n/a     BUFG/I       n/a            2.155         14.999      12.844     BUFGCTRL_X0Y15  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X0Y13     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X0Y22     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X0Y15     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult5/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X0Y23     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X0Y1      CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X0Y35     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X1Y32     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X1Y9      CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult23/outMem/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y44     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y39     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y23     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y23     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y23     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y23     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y50     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y50     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y32     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y32     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



