#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Apr  7 18:44:39 2022
# Process ID: 82429
# Current directory: /home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/lab_5_b.runs/impl_1
# Command line: vivado -log pdatapath_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pdatapath_top.tcl -notrace
# Log file: /home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/lab_5_b.runs/impl_1/pdatapath_top.vdi
# Journal file: /home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/lab_5_b.runs/impl_1/vivado.jou
# Running On: trevormax-precision5550, OS: Linux, CPU Frequency: 4228.681 MHz, CPU Physical cores: 6, Host memory: 33270 MB
#-----------------------------------------------------------
source pdatapath_top.tcl -notrace
Command: link_design -top pdatapath_top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/lab_5.gen/sources_1/ip/data_memory/data_memory.dcp' for cell 'dm'
INFO: [Project 1-454] Reading design checkpoint '/home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/lab_5.gen/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.855 ; gain = 0.000 ; free physical = 21864 ; free virtual = 61141
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: vio_0 UUID: 3e848536-4072-5514-988e-f94a9a327d34 
Parsing XDC File [/home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/lab_5.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [/home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/lab_5.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_0'
Parsing XDC File [/home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/pdatapath_lab5.xdc]
Finished Parsing XDC File [/home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/pdatapath_lab5.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2654.723 ; gain = 0.000 ; free physical = 21754 ; free virtual = 61032
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2718.754 ; gain = 64.031 ; free physical = 21737 ; free virtual = 61014

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d3be0c71

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2788.566 ; gain = 69.812 ; free physical = 21375 ; free virtual = 60653

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = cdbcc4e6e30dc33c.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3072.395 ; gain = 0.000 ; free physical = 21110 ; free virtual = 60393
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15f83c0d8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3072.395 ; gain = 43.781 ; free physical = 21110 ; free virtual = 60393

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 134022d99

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3072.395 ; gain = 43.781 ; free physical = 21111 ; free virtual = 60394
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Retarget, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 134022d99

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3072.395 ; gain = 43.781 ; free physical = 21111 ; free virtual = 60394
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 136ee4be6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3072.395 ; gain = 43.781 ; free physical = 21111 ; free virtual = 60394
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 9 cells
INFO: [Opt 31-1021] In phase Sweep, 1019 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 136ee4be6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3072.395 ; gain = 43.781 ; free physical = 21111 ; free virtual = 60394
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 136ee4be6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3072.395 ; gain = 43.781 ; free physical = 21111 ; free virtual = 60394
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 136ee4be6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3072.395 ; gain = 43.781 ; free physical = 21111 ; free virtual = 60394
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               8  |                                            101  |
|  Constant propagation         |               0  |               0  |                                             92  |
|  Sweep                        |               0  |               9  |                                           1019  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            100  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3072.395 ; gain = 0.000 ; free physical = 21111 ; free virtual = 60394
Ending Logic Optimization Task | Checksum: ad659974

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3072.395 ; gain = 43.781 ; free physical = 21111 ; free virtual = 60394

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ad659974

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3072.395 ; gain = 0.000 ; free physical = 21111 ; free virtual = 60394

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ad659974

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3072.395 ; gain = 0.000 ; free physical = 21111 ; free virtual = 60394

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3072.395 ; gain = 0.000 ; free physical = 21111 ; free virtual = 60394
Ending Netlist Obfuscation Task | Checksum: ad659974

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3072.395 ; gain = 0.000 ; free physical = 21111 ; free virtual = 60394
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3072.395 ; gain = 417.672 ; free physical = 21111 ; free virtual = 60394
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.414 ; gain = 0.000 ; free physical = 21117 ; free virtual = 60401
INFO: [Common 17-1381] The checkpoint '/home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/lab_5_b.runs/impl_1/pdatapath_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pdatapath_top_drc_opted.rpt -pb pdatapath_top_drc_opted.pb -rpx pdatapath_top_drc_opted.rpx
Command: report_drc -file pdatapath_top_drc_opted.rpt -pb pdatapath_top_drc_opted.pb -rpx pdatapath_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/lab_5_b.runs/impl_1/pdatapath_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21039 ; free virtual = 60323
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4ddc8155

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21039 ; free virtual = 60323
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21039 ; free virtual = 60323

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a7b23d2d

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21068 ; free virtual = 60352

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f05adc5f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21083 ; free virtual = 60367

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f05adc5f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21083 ; free virtual = 60367
Phase 1 Placer Initialization | Checksum: 1f05adc5f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21083 ; free virtual = 60367

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 27adecd20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21064 ; free virtual = 60349

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 204faf6cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21077 ; free virtual = 60361

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 204faf6cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21077 ; free virtual = 60361

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 6 LUTNM shape to break, 103 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 0, total 6, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 52 nets or LUTs. Breaked 6 LUTs, combined 46 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21050 ; free virtual = 60334

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |             46  |                    52  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |             46  |                    52  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 15db0203c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21050 ; free virtual = 60334
Phase 2.4 Global Placement Core | Checksum: 137dffc2c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21049 ; free virtual = 60333
Phase 2 Global Placement | Checksum: 137dffc2c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21049 ; free virtual = 60333

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 207674d3c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21049 ; free virtual = 60333

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23ac69200

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21049 ; free virtual = 60333

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 205bb59b3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21049 ; free virtual = 60333

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2425a19f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21049 ; free virtual = 60333

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 179bf3aaf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21048 ; free virtual = 60332

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1775effb0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21045 ; free virtual = 60329

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: fe1cecff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21045 ; free virtual = 60329

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: c69d4d63

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21045 ; free virtual = 60329
Phase 3 Detail Placement | Checksum: c69d4d63

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21045 ; free virtual = 60329

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cc126ee8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.086 | TNS=-4.636 |
Phase 1 Physical Synthesis Initialization | Checksum: 126f9416a

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21044 ; free virtual = 60328
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 122fc2575

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21044 ; free virtual = 60328
Phase 4.1.1.1 BUFG Insertion | Checksum: cc126ee8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21044 ; free virtual = 60328

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.432. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 27c3aa859

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21010 ; free virtual = 60294

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21010 ; free virtual = 60294
Phase 4.1 Post Commit Optimization | Checksum: 27c3aa859

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21010 ; free virtual = 60294

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27c3aa859

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21010 ; free virtual = 60294

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27c3aa859

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21010 ; free virtual = 60294
Phase 4.3 Placer Reporting | Checksum: 27c3aa859

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21010 ; free virtual = 60294

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21010 ; free virtual = 60294

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21010 ; free virtual = 60294
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a614938f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21010 ; free virtual = 60294
Ending Placer Task | Checksum: 1dfcd46cf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21010 ; free virtual = 60294
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21034 ; free virtual = 60318
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21026 ; free virtual = 60314
INFO: [Common 17-1381] The checkpoint '/home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/lab_5_b.runs/impl_1/pdatapath_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file pdatapath_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21020 ; free virtual = 60305
INFO: [runtcl-4] Executing : report_utilization -file pdatapath_top_utilization_placed.rpt -pb pdatapath_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pdatapath_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 21030 ; free virtual = 60316
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3219.258 ; gain = 0.000 ; free physical = 20983 ; free virtual = 60273
INFO: [Common 17-1381] The checkpoint '/home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/lab_5_b.runs/impl_1/pdatapath_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f72293e0 ConstDB: 0 ShapeSum: e8aab2ef RouteDB: 0
Post Restoration Checksum: NetGraph: a673b840 NumContArr: 99c63015 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14039e855

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3234.711 ; gain = 15.453 ; free physical = 20907 ; free virtual = 60194

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14039e855

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3234.711 ; gain = 15.453 ; free physical = 20907 ; free virtual = 60194

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14039e855

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3266.707 ; gain = 47.449 ; free physical = 20873 ; free virtual = 60160

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14039e855

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3266.707 ; gain = 47.449 ; free physical = 20873 ; free virtual = 60160
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fbe2aa12

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3282.590 ; gain = 63.332 ; free physical = 20864 ; free virtual = 60151
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.446  | TNS=0.000  | WHS=-0.206 | THS=-51.782|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: d0c11484

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3282.590 ; gain = 63.332 ; free physical = 20864 ; free virtual = 60151
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.446  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 9936c5b9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.590 ; gain = 79.332 ; free physical = 20864 ; free virtual = 60151

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1812
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1812
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 9936c5b9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.590 ; gain = 79.332 ; free physical = 20860 ; free virtual = 60147

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 9936c5b9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.590 ; gain = 79.332 ; free physical = 20860 ; free virtual = 60147
Phase 3 Initial Routing | Checksum: 1946f28fc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3330.605 ; gain = 111.348 ; free physical = 20860 ; free virtual = 60147

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 196
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.237  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 117bf62ef

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.605 ; gain = 111.348 ; free physical = 20858 ; free virtual = 60145

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.237  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 9c70cfea

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.605 ; gain = 111.348 ; free physical = 20858 ; free virtual = 60145
Phase 4 Rip-up And Reroute | Checksum: 9c70cfea

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.605 ; gain = 111.348 ; free physical = 20858 ; free virtual = 60145

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1634e8f3b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.605 ; gain = 111.348 ; free physical = 20858 ; free virtual = 60145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.392  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 9b2b61b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.605 ; gain = 111.348 ; free physical = 20858 ; free virtual = 60145

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9b2b61b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.605 ; gain = 111.348 ; free physical = 20858 ; free virtual = 60145
Phase 5 Delay and Skew Optimization | Checksum: 9b2b61b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.605 ; gain = 111.348 ; free physical = 20858 ; free virtual = 60145

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 175475221

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.605 ; gain = 111.348 ; free physical = 20858 ; free virtual = 60145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.392  | TNS=0.000  | WHS=0.048  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 9b998824

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.605 ; gain = 111.348 ; free physical = 20858 ; free virtual = 60145
Phase 6 Post Hold Fix | Checksum: 9b998824

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.605 ; gain = 111.348 ; free physical = 20858 ; free virtual = 60145

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.232733 %
  Global Horizontal Routing Utilization  = 0.303161 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b6eee1a2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3330.605 ; gain = 111.348 ; free physical = 20858 ; free virtual = 60145

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b6eee1a2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3330.605 ; gain = 111.348 ; free physical = 20856 ; free virtual = 60144

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12165f066

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3378.629 ; gain = 159.371 ; free physical = 20856 ; free virtual = 60144

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.392  | TNS=0.000  | WHS=0.048  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12165f066

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3378.629 ; gain = 159.371 ; free physical = 20858 ; free virtual = 60145
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3378.629 ; gain = 159.371 ; free physical = 20897 ; free virtual = 60184

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3378.629 ; gain = 159.371 ; free physical = 20897 ; free virtual = 60184
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3378.629 ; gain = 0.000 ; free physical = 20887 ; free virtual = 60179
INFO: [Common 17-1381] The checkpoint '/home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/lab_5_b.runs/impl_1/pdatapath_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pdatapath_top_drc_routed.rpt -pb pdatapath_top_drc_routed.pb -rpx pdatapath_top_drc_routed.rpx
Command: report_drc -file pdatapath_top_drc_routed.rpt -pb pdatapath_top_drc_routed.pb -rpx pdatapath_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/lab_5_b.runs/impl_1/pdatapath_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pdatapath_top_methodology_drc_routed.rpt -pb pdatapath_top_methodology_drc_routed.pb -rpx pdatapath_top_methodology_drc_routed.rpx
Command: report_methodology -file pdatapath_top_methodology_drc_routed.rpt -pb pdatapath_top_methodology_drc_routed.pb -rpx pdatapath_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/trevormaxjs/Documents/Engineering/Digital_Design/lab_5_b/lab_5_b.runs/impl_1/pdatapath_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pdatapath_top_power_routed.rpt -pb pdatapath_top_power_summary_routed.pb -rpx pdatapath_top_power_routed.rpx
Command: report_power -file pdatapath_top_power_routed.rpt -pb pdatapath_top_power_summary_routed.pb -rpx pdatapath_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pdatapath_top_route_status.rpt -pb pdatapath_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file pdatapath_top_timing_summary_routed.rpt -pb pdatapath_top_timing_summary_routed.pb -rpx pdatapath_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file pdatapath_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file pdatapath_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pdatapath_top_bus_skew_routed.rpt -pb pdatapath_top_bus_skew_routed.pb -rpx pdatapath_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force pdatapath_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A5)+(A4*(~A5)*(~A3))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A5)+(A4*(~A5)*(~A3))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow... and (the first 15 of 17 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pdatapath_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3645.391 ; gain = 235.957 ; free physical = 20841 ; free virtual = 60137
INFO: [Common 17-206] Exiting Vivado at Thu Apr  7 18:46:08 2022...
