#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fd3b29a420 .scope module, "adder_ida" "adder_ida" 2 72;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co_ida"
    .port_info 1 /OUTPUT 4 "sum_ida"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
L_0x55fd3b2a4dd0/d .functor BUFZ 5, v0x55fd3b2c24c0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55fd3b2a4dd0 .delay 5 (120,120,120) L_0x55fd3b2a4dd0/d;
v0x55fd3b2a0ed0_0 .net *"_s4", 4 0, L_0x55fd3b2a4dd0;  1 drivers
o0x7f33d8cd3048 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fd3b2a01f0_0 .net "a", 3 0, o0x7f33d8cd3048;  0 drivers
o0x7f33d8cd3078 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fd3b2a0290_0 .net "b", 3 0, o0x7f33d8cd3078;  0 drivers
o0x7f33d8cd30a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fd3b2a0330_0 .net "ci", 0 0, o0x7f33d8cd30a8;  0 drivers
v0x55fd3b29f650_0 .net "co_ida", 0 0, L_0x55fd3b2ceb10;  1 drivers
v0x55fd3b29f6f0_0 .net "sum_ida", 3 0, L_0x55fd3b2cebe0;  1 drivers
v0x55fd3b29f790_0 .var "tmp1", 4 0;
v0x55fd3b2c24c0_0 .var "tmp2", 4 0;
E_0x55fd3b24f3a0 .event edge, v0x55fd3b2a0330_0, v0x55fd3b2a0290_0, v0x55fd3b2a01f0_0;
L_0x55fd3b2ceb10 .part L_0x55fd3b2a4dd0, 4, 1;
L_0x55fd3b2cebe0 .part L_0x55fd3b2a4dd0, 0, 4;
S_0x55fd3b2a1770 .scope module, "adder_idb" "adder_idb" 2 88;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co_idb"
    .port_info 1 /OUTPUT 4 "sum_idb"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
L_0x55fd3b2cf110/d .functor BUFZ 5, L_0x55fd3b2cf370, C4<00000>, C4<00000>, C4<00000>;
L_0x55fd3b2cf110 .delay 5 (120,120,120) L_0x55fd3b2cf110/d;
v0x55fd3b2c2640_0 .net *"_s0", 4 0, L_0x55fd3b2ceda0;  1 drivers
v0x55fd3b2c2740_0 .net *"_s10", 4 0, L_0x55fd3b2cf220;  1 drivers
L_0x7f33d8c7d0a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55fd3b2c2820_0 .net *"_s13", 3 0, L_0x7f33d8c7d0a8;  1 drivers
v0x55fd3b2c28e0_0 .net *"_s20", 4 0, L_0x55fd3b2cf110;  1 drivers
L_0x7f33d8c7d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd3b2c29c0_0 .net *"_s3", 0 0, L_0x7f33d8c7d018;  1 drivers
v0x55fd3b2c2af0_0 .net *"_s4", 4 0, L_0x55fd3b2cef20;  1 drivers
L_0x7f33d8c7d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd3b2c2bd0_0 .net *"_s7", 0 0, L_0x7f33d8c7d060;  1 drivers
o0x7f33d8cd33d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fd3b2c2cb0_0 .net "a", 3 0, o0x7f33d8cd33d8;  0 drivers
o0x7f33d8cd3408 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fd3b2c2d90_0 .net "b", 3 0, o0x7f33d8cd3408;  0 drivers
o0x7f33d8cd3438 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fd3b2c2e70_0 .net "ci", 0 0, o0x7f33d8cd3438;  0 drivers
v0x55fd3b2c2f30_0 .net "co_idb", 0 0, L_0x55fd3b2cf4e0;  1 drivers
v0x55fd3b2c2ff0_0 .net "sum_idb", 3 0, L_0x55fd3b2cf5c0;  1 drivers
v0x55fd3b2c30d0_0 .net "tmp1", 4 0, L_0x55fd3b2cf070;  1 drivers
v0x55fd3b2c31b0_0 .net "tmp2", 4 0, L_0x55fd3b2cf370;  1 drivers
L_0x55fd3b2ceda0 .concat [ 4 1 0 0], o0x7f33d8cd33d8, L_0x7f33d8c7d018;
L_0x55fd3b2cef20 .concat [ 4 1 0 0], o0x7f33d8cd3408, L_0x7f33d8c7d060;
L_0x55fd3b2cf070 .arith/sum 5, L_0x55fd3b2ceda0, L_0x55fd3b2cef20;
L_0x55fd3b2cf220 .concat [ 1 4 0 0], o0x7f33d8cd3438, L_0x7f33d8c7d0a8;
L_0x55fd3b2cf370 .arith/sum 5, L_0x55fd3b2cf070, L_0x55fd3b2cf220;
L_0x55fd3b2cf4e0 .part L_0x55fd3b2cf110, 4, 1;
L_0x55fd3b2cf5c0 .part L_0x55fd3b2cf110, 0, 4;
S_0x55fd3b29d7d0 .scope module, "adder_tb" "adder_tb" 3 4;
 .timescale -9 -10;
v0x55fd3b2cb800_0 .var "sa", 3 0;
v0x55fd3b2cb8e0_0 .var "sb", 3 0;
v0x55fd3b2cb9a0_0 .var "sci", 0 0;
v0x55fd3b2cba40_0 .net "sco1", 0 0, v0x55fd3b2c3810_0;  1 drivers
v0x55fd3b2cbb10_0 .net "sco11a", 0 0, v0x55fd3b2c9450_0;  1 drivers
v0x55fd3b2cbc00_0 .net "sco11b", 0 0, v0x55fd3b2c9d40_0;  1 drivers
v0x55fd3b2cbcd0_0 .net "sco2", 0 0, v0x55fd3b2ca570_0;  1 drivers
v0x55fd3b2cbda0_0 .net "sco3", 0 0, v0x55fd3b2c3f10_0;  1 drivers
v0x55fd3b2cbe70_0 .net "sco4", 0 0, L_0x55fd3b2cf7a0;  1 drivers
v0x55fd3b2cbf40_0 .net "sco4b", 0 0, L_0x55fd3b2d0750;  1 drivers
v0x55fd3b2cc010_0 .net "sco6", 0 0, v0x55fd3b2c8c40_0;  1 drivers
v0x55fd3b2cc0e0_0 .net "sco7a", 0 0, v0x55fd3b2c7900_0;  1 drivers
v0x55fd3b2cc1b0_0 .net "sco7b", 0 0, v0x55fd3b2c83c0_0;  1 drivers
v0x55fd3b2cc280_0 .net "sco8a", 0 0, v0x55fd3b2caca0_0;  1 drivers
v0x55fd3b2cc350_0 .net "sco8b", 0 0, v0x55fd3b2cb4b0_0;  1 drivers
v0x55fd3b2cc420_0 .net "sco9c", 0 0, v0x55fd3b2c46a0_0;  1 drivers
v0x55fd3b2cc4f0_0 .net "sco9d", 0 0, v0x55fd3b2c4e80_0;  1 drivers
v0x55fd3b2cc6d0_0 .net "sco9e", 0 0, v0x55fd3b2c6110_0;  1 drivers
v0x55fd3b2cc7a0_0 .net "ssum1", 3 0, v0x55fd3b2c38d0_0;  1 drivers
v0x55fd3b2cc870_0 .net "ssum11a", 3 0, v0x55fd3b2c9560_0;  1 drivers
v0x55fd3b2cc940_0 .net "ssum11b", 3 0, v0x55fd3b2c9e50_0;  1 drivers
v0x55fd3b2cca10_0 .net "ssum2", 3 0, v0x55fd3b2ca610_0;  1 drivers
v0x55fd3b2ccae0_0 .net "ssum3", 3 0, v0x55fd3b2c3fb0_0;  1 drivers
v0x55fd3b2ccbb0_0 .net "ssum4", 3 0, L_0x55fd3b2cf890;  1 drivers
v0x55fd3b2ccc80_0 .net "ssum4b", 3 0, L_0x55fd3b2d0880;  1 drivers
v0x55fd3b2ccd50_0 .net "ssum6", 3 0, v0x55fd3b2c8d50_0;  1 drivers
v0x55fd3b2cce20_0 .net "ssum7a", 3 0, v0x55fd3b2c79a0_0;  1 drivers
v0x55fd3b2ccef0_0 .net "ssum7b", 3 0, v0x55fd3b2c8460_0;  1 drivers
v0x55fd3b2ccfc0_0 .net "ssum8a", 3 0, v0x55fd3b2cad40_0;  1 drivers
v0x55fd3b2cd090_0 .net "ssum8b", 3 0, v0x55fd3b2cb550_0;  1 drivers
v0x55fd3b2cd160_0 .net "ssum9c", 3 0, v0x55fd3b2c4740_0;  1 drivers
v0x55fd3b2cd230_0 .net "ssum9d", 3 0, v0x55fd3b2c4f20_0;  1 drivers
v0x55fd3b2cd300_0 .net "ssum9e", 3 0, v0x55fd3b2c61b0_0;  1 drivers
S_0x55fd3b2c3330 .scope module, "uu1" "adder_t1" 3 18, 2 103 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
v0x55fd3b2c3590_0 .net "a", 3 0, v0x55fd3b2cb800_0;  1 drivers
v0x55fd3b2c3690_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  1 drivers
v0x55fd3b2c3770_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  1 drivers
v0x55fd3b2c3810_0 .var "co", 0 0;
v0x55fd3b2c38d0_0 .var "sum", 3 0;
E_0x55fd3b24f600 .event edge, v0x55fd3b2c3770_0, v0x55fd3b2c3690_0, v0x55fd3b2c3590_0;
S_0x55fd3b2c3aa0 .scope module, "uu10" "adder_t3" 3 30, 2 246 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
v0x55fd3b2c3d10_0 .net "a", 3 0, v0x55fd3b2cb800_0;  alias, 1 drivers
v0x55fd3b2c3dd0_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  alias, 1 drivers
v0x55fd3b2c3e70_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  alias, 1 drivers
v0x55fd3b2c3f10_0 .var "co", 0 0;
v0x55fd3b2c3fb0_0 .var "sum", 3 0;
S_0x55fd3b2c4140 .scope module, "uu11" "adder_t9c" 3 31, 2 258 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
v0x55fd3b2c4390_0 .net "a", 3 0, v0x55fd3b2cb800_0;  alias, 1 drivers
v0x55fd3b2c44a0_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  alias, 1 drivers
v0x55fd3b2c45b0_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  alias, 1 drivers
v0x55fd3b2c46a0_0 .var "co", 0 0;
v0x55fd3b2c4740_0 .var "sum", 3 0;
v0x55fd3b2c4870_0 .var "tmp", 4 0;
S_0x55fd3b2c49f0 .scope module, "uu12" "adder_t9d" 3 32, 2 273 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
v0x55fd3b2c4c40_0 .net "a", 3 0, v0x55fd3b2cb800_0;  alias, 1 drivers
v0x55fd3b2c4d20_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  alias, 1 drivers
v0x55fd3b2c4de0_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  alias, 1 drivers
v0x55fd3b2c4e80_0 .var "co", 0 0;
v0x55fd3b2c4f20_0 .var "sum", 3 0;
v0x55fd3b2c5050_0 .var "tmp", 4 0;
S_0x55fd3b2c51d0 .scope module, "uu13" "adder_t4" 3 35, 2 312 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
L_0x55fd3b2cf9d0/d .functor BUFZ 5, v0x55fd3b2c5b10_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55fd3b2cf9d0 .delay 5 (120,120,120) L_0x55fd3b2cf9d0/d;
v0x55fd3b2c5470_0 .net *"_s4", 4 0, L_0x55fd3b2cf9d0;  1 drivers
v0x55fd3b2c5570_0 .net "a", 3 0, v0x55fd3b2cb800_0;  alias, 1 drivers
v0x55fd3b2c5630_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  alias, 1 drivers
v0x55fd3b2c5760_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  alias, 1 drivers
v0x55fd3b2c5890_0 .net "co", 0 0, L_0x55fd3b2cf7a0;  alias, 1 drivers
v0x55fd3b2c5950_0 .net "sum", 3 0, L_0x55fd3b2cf890;  alias, 1 drivers
v0x55fd3b2c5a30_0 .var "tmp1", 4 0;
v0x55fd3b2c5b10_0 .var "tmp2", 4 0;
L_0x55fd3b2cf7a0 .part L_0x55fd3b2cf9d0, 4, 1;
L_0x55fd3b2cf890 .part L_0x55fd3b2cf9d0, 0, 4;
S_0x55fd3b2c5c90 .scope module, "uu14" "adder_t9e" 3 33, 2 289 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
v0x55fd3b2c5ed0_0 .net "a", 3 0, v0x55fd3b2cb800_0;  alias, 1 drivers
v0x55fd3b2c5fb0_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  alias, 1 drivers
v0x55fd3b2c6070_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  alias, 1 drivers
v0x55fd3b2c6110_0 .var "co", 0 0;
v0x55fd3b2c61b0_0 .var "sum", 3 0;
v0x55fd3b2c6290_0 .var "tmp1", 4 0;
v0x55fd3b2c6370_0 .var "tmp2", 4 0;
E_0x55fd3b24fcf0 .event edge, v0x55fd3b2c6370_0;
S_0x55fd3b2c64f0 .scope module, "uu15" "adder_t4b" 3 36, 2 326 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
L_0x55fd3b2d01d0/d .functor BUFZ 5, L_0x55fd3b2d0610, C4<00000>, C4<00000>, C4<00000>;
L_0x55fd3b2d01d0 .delay 5 (120,120,120) L_0x55fd3b2d01d0/d;
v0x55fd3b2c6740_0 .net *"_s0", 4 0, L_0x55fd3b2cfae0;  1 drivers
v0x55fd3b2c6840_0 .net *"_s10", 4 0, L_0x55fd3b2d02e0;  1 drivers
L_0x7f33d8c7d180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55fd3b2c6920_0 .net *"_s13", 3 0, L_0x7f33d8c7d180;  1 drivers
v0x55fd3b2c6a10_0 .net *"_s20", 4 0, L_0x55fd3b2d01d0;  1 drivers
L_0x7f33d8c7d0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd3b2c6af0_0 .net *"_s3", 0 0, L_0x7f33d8c7d0f0;  1 drivers
v0x55fd3b2c6c20_0 .net *"_s4", 4 0, L_0x55fd3b2cfde0;  1 drivers
L_0x7f33d8c7d138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fd3b2c6d00_0 .net *"_s7", 0 0, L_0x7f33d8c7d138;  1 drivers
v0x55fd3b2c6de0_0 .net "a", 3 0, v0x55fd3b2cb800_0;  alias, 1 drivers
v0x55fd3b2c6ea0_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  alias, 1 drivers
v0x55fd3b2c6ff0_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  alias, 1 drivers
v0x55fd3b2c7090_0 .net "co", 0 0, L_0x55fd3b2d0750;  alias, 1 drivers
v0x55fd3b2c7150_0 .net "sum", 3 0, L_0x55fd3b2d0880;  alias, 1 drivers
v0x55fd3b2c7230_0 .net "tmp1", 4 0, L_0x55fd3b2d0130;  1 drivers
v0x55fd3b2c7310_0 .net "tmp2", 4 0, L_0x55fd3b2d0610;  1 drivers
L_0x55fd3b2cfae0 .concat [ 4 1 0 0], v0x55fd3b2cb800_0, L_0x7f33d8c7d0f0;
L_0x55fd3b2cfde0 .concat [ 4 1 0 0], v0x55fd3b2cb8e0_0, L_0x7f33d8c7d138;
L_0x55fd3b2d0130 .arith/sum 5, L_0x55fd3b2cfae0, L_0x55fd3b2cfde0;
L_0x55fd3b2d02e0 .concat [ 1 4 0 0], v0x55fd3b2cb9a0_0, L_0x7f33d8c7d180;
L_0x55fd3b2d0610 .arith/sum 5, L_0x55fd3b2d0130, L_0x55fd3b2d02e0;
L_0x55fd3b2d0750 .part L_0x55fd3b2d01d0, 4, 1;
L_0x55fd3b2d0880 .part L_0x55fd3b2d01d0, 0, 4;
S_0x55fd3b2c7490 .scope module, "uu2" "adder_t7a" 3 19, 2 115 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
v0x55fd3b2c7690_0 .net "a", 3 0, v0x55fd3b2cb800_0;  alias, 1 drivers
v0x55fd3b2c7770_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  alias, 1 drivers
v0x55fd3b2c7830_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  alias, 1 drivers
v0x55fd3b2c7900_0 .var "co", 0 0;
v0x55fd3b2c79a0_0 .var "sum", 3 0;
v0x55fd3b2c7ad0_0 .var "tmp", 4 0;
S_0x55fd3b2c7c50 .scope module, "uu3" "adder_t7b" 3 20, 2 131 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
v0x55fd3b2c7f30_0 .net "a", 3 0, v0x55fd3b2cb800_0;  alias, 1 drivers
v0x55fd3b2c8010_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  alias, 1 drivers
v0x55fd3b2c81e0_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  alias, 1 drivers
v0x55fd3b2c83c0_0 .var "co", 0 0;
v0x55fd3b2c8460_0 .var "sum", 3 0;
v0x55fd3b2c8540_0 .var "tmp", 4 0;
S_0x55fd3b2c86c0 .scope module, "uu4" "adder_t6" 3 22, 2 151 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
v0x55fd3b2c8910_0 .var *"_s0", 4 0; Local signal
v0x55fd3b2c8a10_0 .net "a", 3 0, v0x55fd3b2cb800_0;  alias, 1 drivers
v0x55fd3b2c8ad0_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  alias, 1 drivers
v0x55fd3b2c8ba0_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  alias, 1 drivers
v0x55fd3b2c8c40_0 .var "co", 0 0;
v0x55fd3b2c8d50_0 .var "sum", 3 0;
S_0x55fd3b2c8ed0 .scope module, "uu5" "adder_t11a" 3 23, 2 163 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
v0x55fd3b2c9120_0 .var *"_s0", 4 0; Local signal
v0x55fd3b2c9220_0 .net "a", 3 0, v0x55fd3b2cb800_0;  alias, 1 drivers
v0x55fd3b2c92e0_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  alias, 1 drivers
v0x55fd3b2c93b0_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  alias, 1 drivers
v0x55fd3b2c9450_0 .var "co", 0 0;
v0x55fd3b2c9560_0 .var "sum", 3 0;
v0x55fd3b2c9640_0 .var "tmp", 4 0;
S_0x55fd3b2c97c0 .scope module, "uu6" "adder_t11b" 3 24, 2 179 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
v0x55fd3b2c9a10_0 .var *"_s0", 4 0; Local signal
v0x55fd3b2c9b10_0 .net "a", 3 0, v0x55fd3b2cb800_0;  alias, 1 drivers
v0x55fd3b2c9bd0_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  alias, 1 drivers
v0x55fd3b2c9ca0_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  alias, 1 drivers
v0x55fd3b2c9d40_0 .var "co", 0 0;
v0x55fd3b2c9e50_0 .var "sum", 3 0;
v0x55fd3b2c9f30_0 .var "tmp", 4 0;
S_0x55fd3b2ca0b0 .scope module, "uu7" "adder_t2" 3 26, 2 199 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
v0x55fd3b2ca300_0 .net "a", 3 0, v0x55fd3b2cb800_0;  alias, 1 drivers
v0x55fd3b2ca3e0_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  alias, 1 drivers
v0x55fd3b2ca4a0_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  alias, 1 drivers
v0x55fd3b2ca570_0 .var "co", 0 0;
v0x55fd3b2ca610_0 .var "sum", 3 0;
S_0x55fd3b2ca7e0 .scope module, "uu8" "adder_t8a" 3 27, 2 211 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
v0x55fd3b2caa30_0 .net "a", 3 0, v0x55fd3b2cb800_0;  alias, 1 drivers
v0x55fd3b2cab10_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  alias, 1 drivers
v0x55fd3b2cabd0_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  alias, 1 drivers
v0x55fd3b2caca0_0 .var "co", 0 0;
v0x55fd3b2cad40_0 .var "sum", 3 0;
v0x55fd3b2cae70_0 .var "tmp", 4 0;
S_0x55fd3b2caff0 .scope module, "uu9" "adder_t8b" 3 28, 2 227 0, S_0x55fd3b29d7d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co"
    .port_info 1 /OUTPUT 4 "sum"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
v0x55fd3b2cb240_0 .net "a", 3 0, v0x55fd3b2cb800_0;  alias, 1 drivers
v0x55fd3b2cb320_0 .net "b", 3 0, v0x55fd3b2cb8e0_0;  alias, 1 drivers
v0x55fd3b2cb3e0_0 .net "ci", 0 0, v0x55fd3b2cb9a0_0;  alias, 1 drivers
v0x55fd3b2cb4b0_0 .var "co", 0 0;
v0x55fd3b2cb550_0 .var "sum", 3 0;
v0x55fd3b2cb680_0 .var "tmp", 4 0;
S_0x55fd3b29ed50 .scope module, "adder_tda" "adder_tda" 2 7;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co_tda"
    .port_info 1 /OUTPUT 4 "sum_tda"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
o0x7f33d8cd4f08 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fd3b2cd3d0_0 .net "a", 3 0, o0x7f33d8cd4f08;  0 drivers
o0x7f33d8cd4f38 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fd3b2cd470_0 .net "b", 3 0, o0x7f33d8cd4f38;  0 drivers
o0x7f33d8cd4f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fd3b2cd510_0 .net "ci", 0 0, o0x7f33d8cd4f68;  0 drivers
v0x55fd3b2cd5e0_0 .var "co_tda", 0 0;
v0x55fd3b2cd680_0 .var "sum_tda", 3 0;
E_0x55fd3b24fe40 .event edge, v0x55fd3b2cd510_0, v0x55fd3b2cd470_0, v0x55fd3b2cd3d0_0;
S_0x55fd3b29e270 .scope module, "adder_tdb" "adder_tdb" 2 19;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co_tdb"
    .port_info 1 /OUTPUT 4 "sum_tdb"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
o0x7f33d8cd50e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fd3b2cd740_0 .net "a", 3 0, o0x7f33d8cd50e8;  0 drivers
o0x7f33d8cd5118 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fd3b2cd840_0 .net "b", 3 0, o0x7f33d8cd5118;  0 drivers
o0x7f33d8cd5148 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fd3b2cd920_0 .net "ci", 0 0, o0x7f33d8cd5148;  0 drivers
v0x55fd3b2cd9c0_0 .var "co_tdb", 0 0;
v0x55fd3b2cda80_0 .var "sum_tdb", 3 0;
v0x55fd3b2cdbb0_0 .var "tmp", 4 0;
E_0x55fd3b2a8bf0 .event edge, v0x55fd3b2cd920_0, v0x55fd3b2cd840_0, v0x55fd3b2cd740_0;
S_0x55fd3b29aee0 .scope module, "adder_tdc" "adder_tdc" 2 34;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co_tdc"
    .port_info 1 /OUTPUT 4 "sum_tdc"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
o0x7f33d8cd52f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fd3b2cdd70_0 .net "a", 3 0, o0x7f33d8cd52f8;  0 drivers
o0x7f33d8cd5328 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fd3b2cde70_0 .net "b", 3 0, o0x7f33d8cd5328;  0 drivers
o0x7f33d8cd5358 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fd3b2cdf50_0 .net "ci", 0 0, o0x7f33d8cd5358;  0 drivers
v0x55fd3b2cdff0_0 .var "co_tdc", 0 0;
v0x55fd3b2ce0b0_0 .var "sum_tdc", 3 0;
v0x55fd3b2ce1e0_0 .var "tmp", 4 0;
E_0x55fd3b2a9380 .event edge, v0x55fd3b2cdf50_0, v0x55fd3b2cde70_0, v0x55fd3b2cdd70_0;
S_0x55fd3b29cce0 .scope module, "adder_tdd" "adder_tdd" 2 49;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "co_tdd"
    .port_info 1 /OUTPUT 4 "sum_tdd"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "ci"
o0x7f33d8cd5508 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fd3b2ce440_0 .net "a", 3 0, o0x7f33d8cd5508;  0 drivers
o0x7f33d8cd5538 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fd3b2ce540_0 .net "b", 3 0, o0x7f33d8cd5538;  0 drivers
o0x7f33d8cd5568 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fd3b2ce620_0 .net "ci", 0 0, o0x7f33d8cd5568;  0 drivers
v0x55fd3b2ce6c0_0 .var "co_tdd", 0 0;
v0x55fd3b2ce780_0 .var "sum_tdd", 3 0;
v0x55fd3b2ce8b0_0 .var "tmp1", 4 0;
v0x55fd3b2ce990_0 .var "tmp2", 4 0;
E_0x55fd3b2ce360 .event edge, v0x55fd3b2ce990_0;
E_0x55fd3b2ce3e0 .event edge, v0x55fd3b2ce620_0, v0x55fd3b2ce540_0, v0x55fd3b2ce440_0;
    .scope S_0x55fd3b29a420;
T_0 ;
    %wait E_0x55fd3b24f3a0;
    %load/vec4 v0x55fd3b2a01f0_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2a0290_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55fd3b29f790_0, 0, 5;
    %load/vec4 v0x55fd3b29f790_0;
    %load/vec4 v0x55fd3b2a0330_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55fd3b2c24c0_0, 0, 5;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55fd3b2c3330;
T_1 ;
    %wait E_0x55fd3b24f600;
    %delay 120, 0;
    %load/vec4 v0x55fd3b2c3590_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2c3690_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2c3770_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0x55fd3b2c38d0_0, 0, 4;
    %store/vec4 v0x55fd3b2c3810_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55fd3b2c7490;
T_2 ;
    %wait E_0x55fd3b24f600;
    %delay 120, 0;
    %load/vec4 v0x55fd3b2c7690_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2c7770_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2c7830_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55fd3b2c7ad0_0, 0, 5;
    %load/vec4 v0x55fd3b2c7ad0_0;
    %split/vec4 4;
    %store/vec4 v0x55fd3b2c79a0_0, 0, 4;
    %store/vec4 v0x55fd3b2c7900_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55fd3b2c7c50;
T_3 ;
    %wait E_0x55fd3b24f600;
    %load/vec4 v0x55fd3b2c7f30_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2c8010_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2c81e0_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55fd3b2c8540_0, 0, 5;
    %delay 120, 0;
    %load/vec4 v0x55fd3b2c8540_0;
    %split/vec4 4;
    %store/vec4 v0x55fd3b2c8460_0, 0, 4;
    %store/vec4 v0x55fd3b2c83c0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55fd3b2c86c0;
T_4 ;
    %wait E_0x55fd3b24f600;
    %load/vec4 v0x55fd3b2c8a10_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2c8ad0_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2c8ba0_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55fd3b2c8910_0, 0, 5;
    %pushi/vec4 120, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55fd3b2c8910_0;
    %split/vec4 4;
    %store/vec4 v0x55fd3b2c8d50_0, 0, 4;
    %store/vec4 v0x55fd3b2c8c40_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55fd3b2c8ed0;
T_5 ;
    %wait E_0x55fd3b24f600;
    %load/vec4 v0x55fd3b2c9220_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2c92e0_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2c93b0_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55fd3b2c9120_0, 0, 5;
    %pushi/vec4 120, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55fd3b2c9120_0;
    %store/vec4 v0x55fd3b2c9640_0, 0, 5;
    %load/vec4 v0x55fd3b2c9640_0;
    %split/vec4 4;
    %store/vec4 v0x55fd3b2c9560_0, 0, 4;
    %store/vec4 v0x55fd3b2c9450_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55fd3b2c97c0;
T_6 ;
    %wait E_0x55fd3b24f600;
    %load/vec4 v0x55fd3b2c9b10_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2c9bd0_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2c9ca0_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55fd3b2c9f30_0, 0, 5;
    %load/vec4 v0x55fd3b2c9f30_0;
    %store/vec4 v0x55fd3b2c9a10_0, 0, 5;
    %pushi/vec4 120, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55fd3b2c9a10_0;
    %split/vec4 4;
    %store/vec4 v0x55fd3b2c9e50_0, 0, 4;
    %store/vec4 v0x55fd3b2c9d40_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55fd3b2ca0b0;
T_7 ;
    %wait E_0x55fd3b24f600;
    %delay 120, 0;
    %load/vec4 v0x55fd3b2ca300_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2ca3e0_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2ca4a0_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %assign/vec4 v0x55fd3b2ca610_0, 0;
    %assign/vec4 v0x55fd3b2ca570_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55fd3b2ca7e0;
T_8 ;
    %wait E_0x55fd3b24f600;
    %delay 120, 0;
    %load/vec4 v0x55fd3b2caa30_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2cab10_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2cabd0_0;
    %pad/u 5;
    %add;
    %assign/vec4 v0x55fd3b2cae70_0, 0;
    %load/vec4 v0x55fd3b2cae70_0;
    %split/vec4 4;
    %assign/vec4 v0x55fd3b2cad40_0, 0;
    %assign/vec4 v0x55fd3b2caca0_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55fd3b2caff0;
T_9 ;
    %wait E_0x55fd3b24f600;
    %load/vec4 v0x55fd3b2cb240_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2cb320_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2cb3e0_0;
    %pad/u 5;
    %add;
    %assign/vec4 v0x55fd3b2cb680_0, 0;
    %delay 120, 0;
    %load/vec4 v0x55fd3b2cb680_0;
    %split/vec4 4;
    %assign/vec4 v0x55fd3b2cb550_0, 0;
    %assign/vec4 v0x55fd3b2cb4b0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55fd3b2c3aa0;
T_10 ;
    %wait E_0x55fd3b24f600;
    %load/vec4 v0x55fd3b2c3d10_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2c3dd0_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2c3e70_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %assign/vec4 v0x55fd3b2c3fb0_0, 120;
    %assign/vec4 v0x55fd3b2c3f10_0, 120;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55fd3b2c4140;
T_11 ;
    %wait E_0x55fd3b24f600;
    %load/vec4 v0x55fd3b2c4390_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2c44a0_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2c45b0_0;
    %pad/u 5;
    %add;
    %assign/vec4 v0x55fd3b2c4870_0, 120;
    %load/vec4 v0x55fd3b2c4870_0;
    %split/vec4 4;
    %assign/vec4 v0x55fd3b2c4740_0, 0;
    %assign/vec4 v0x55fd3b2c46a0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55fd3b2c49f0;
T_12 ;
    %wait E_0x55fd3b24f600;
    %load/vec4 v0x55fd3b2c4c40_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2c4d20_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2c4de0_0;
    %pad/u 5;
    %add;
    %assign/vec4 v0x55fd3b2c5050_0, 0;
    %load/vec4 v0x55fd3b2c5050_0;
    %split/vec4 4;
    %assign/vec4 v0x55fd3b2c4f20_0, 120;
    %assign/vec4 v0x55fd3b2c4e80_0, 120;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55fd3b2c5c90;
T_13 ;
    %wait E_0x55fd3b24f600;
    %load/vec4 v0x55fd3b2c5ed0_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2c5fb0_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55fd3b2c6290_0, 0, 5;
    %load/vec4 v0x55fd3b2c6290_0;
    %load/vec4 v0x55fd3b2c6070_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55fd3b2c6370_0, 0, 5;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55fd3b2c5c90;
T_14 ;
    %wait E_0x55fd3b24fcf0;
    %load/vec4 v0x55fd3b2c6370_0;
    %split/vec4 4;
    %assign/vec4 v0x55fd3b2c61b0_0, 120;
    %assign/vec4 v0x55fd3b2c6110_0, 120;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55fd3b2c51d0;
T_15 ;
    %wait E_0x55fd3b24f600;
    %load/vec4 v0x55fd3b2c5570_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2c5630_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55fd3b2c5a30_0, 0, 5;
    %load/vec4 v0x55fd3b2c5a30_0;
    %load/vec4 v0x55fd3b2c5760_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55fd3b2c5b10_0, 0, 5;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55fd3b29d7d0;
T_16 ;
    %vpi_call 3 39 "$dumpfile", "adder.vcd" {0 0 0};
    %vpi_call 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fd3b29d7d0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fd3b2cb800_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fd3b2cb8e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd3b2cb9a0_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55fd3b2cb800_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55fd3b2cb8e0_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55fd3b2cb800_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55fd3b2cb800_0, 0, 4;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd3b2cb9a0_0, 0, 1;
    %delay 300, 0;
    %vpi_call 3 52 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x55fd3b29ed50;
T_17 ;
    %wait E_0x55fd3b24fe40;
    %load/vec4 v0x55fd3b2cd3d0_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2cd470_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2cd510_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %assign/vec4 v0x55fd3b2cd680_0, 120;
    %assign/vec4 v0x55fd3b2cd5e0_0, 120;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55fd3b29e270;
T_18 ;
    %wait E_0x55fd3b2a8bf0;
    %load/vec4 v0x55fd3b2cd740_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2cd840_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2cd920_0;
    %pad/u 5;
    %add;
    %assign/vec4 v0x55fd3b2cdbb0_0, 120;
    %load/vec4 v0x55fd3b2cdbb0_0;
    %split/vec4 4;
    %assign/vec4 v0x55fd3b2cda80_0, 0;
    %assign/vec4 v0x55fd3b2cd9c0_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55fd3b29aee0;
T_19 ;
    %wait E_0x55fd3b2a9380;
    %load/vec4 v0x55fd3b2cdd70_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2cde70_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55fd3b2cdf50_0;
    %pad/u 5;
    %add;
    %assign/vec4 v0x55fd3b2ce1e0_0, 0;
    %load/vec4 v0x55fd3b2ce1e0_0;
    %split/vec4 4;
    %assign/vec4 v0x55fd3b2ce0b0_0, 120;
    %assign/vec4 v0x55fd3b2cdff0_0, 120;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55fd3b29cce0;
T_20 ;
    %wait E_0x55fd3b2ce3e0;
    %load/vec4 v0x55fd3b2ce440_0;
    %pad/u 5;
    %load/vec4 v0x55fd3b2ce540_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55fd3b2ce8b0_0, 0, 5;
    %load/vec4 v0x55fd3b2ce8b0_0;
    %load/vec4 v0x55fd3b2ce620_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55fd3b2ce990_0, 0, 5;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55fd3b29cce0;
T_21 ;
    %wait E_0x55fd3b2ce360;
    %load/vec4 v0x55fd3b2ce990_0;
    %split/vec4 4;
    %assign/vec4 v0x55fd3b2ce780_0, 120;
    %assign/vec4 v0x55fd3b2ce6c0_0, 120;
    %jmp T_21;
    .thread T_21, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder.v";
    "adder_tb.v";
