
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037528                       # Number of seconds simulated
sim_ticks                                 37527676092                       # Number of ticks simulated
final_tick                                37527676092                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  66470                       # Simulator instruction rate (inst/s)
host_op_rate                                   130477                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               62555894                       # Simulator tick rate (ticks/s)
host_mem_usage                               33853624                       # Number of bytes of host memory used
host_seconds                                   599.91                       # Real time elapsed on the host
sim_insts                                    39875662                       # Number of instructions simulated
sim_ops                                      78273915                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          82880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       23828544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          82624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       23663616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          82496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       23800512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          83200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data       23739200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95363072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        82880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        82624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        82496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        83200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        331200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     86590336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        86590336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            1295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          372321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          369744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          371883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            1300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          370925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1490048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1352974                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1352974                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           2208503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         634959222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2201682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         630564385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           2198271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         634212253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           2217030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         632578472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2541139818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      2208503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2201682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      2198271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      2217030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8825487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2307372718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2307372718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2307372718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          2208503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        634959222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2201682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        630564385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          2198271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        634212253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          2217030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        632578472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4848512537                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                2481064                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          2481064                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            41599                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             2466972                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   8961                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              1693                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        2466972                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           2381244                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses           85728                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         6493                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                     217886                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    3165679                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                         1024                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                         6305                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    1225852                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          330                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   38                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       112695725                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1281246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      11168355                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    2481064                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           2390205                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    111266213                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  83782                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                         2                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                 754                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1374                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          227                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1225602                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 6032                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         112591714                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.194861                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.164264                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               109210477     97.00%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   34187      0.03%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   81533      0.07%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  234356      0.21%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  595904      0.53%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  219777      0.20%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   54548      0.05%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   57819      0.05%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2103113      1.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           112591714                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.022016                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.099102                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  935446                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles            108925802                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  1009717                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1678858                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 41891                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              20798869                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                 41891                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1517521                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               18296086                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6123                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  2095823                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             90634270                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              20437650                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  336                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  1785                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   242                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents              90213391                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           24029120                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             43842616                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        23911107                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           255878                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             23081156                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  947945                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               236                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           251                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 10610569                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              230203                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3181692                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             6020                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            3263                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  20217477                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               1220                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 20104048                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             3374                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         597563                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       543627                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           930                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    112591714                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.178557                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.826169                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          106186007     94.31%     94.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1236130      1.10%     95.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1751380      1.56%     96.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             678370      0.60%     97.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             706709      0.63%     98.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1811540      1.61%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             111283      0.10%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             104546      0.09%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               5749      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      112591714                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  25166     89.47%     89.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     89.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     89.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   37      0.13%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     89.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  1059      3.76%     93.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  984      3.50%     96.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               32      0.11%     96.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             850      3.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass            34347      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             16670764     82.92%     83.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 213      0.00%     83.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2051      0.01%     83.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1567      0.01%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               78823      0.39%     83.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2922015     14.53%     98.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         143637      0.71%     98.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        250631      1.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              20104048                       # Type of FU issued
system.cpu0.iq.rate                          0.178392                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      28128                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001399                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         152038176                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         20416364                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     19641144                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             793135                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            400022                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       394360                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              19700822                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 397007                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            8009                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        29858                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          157                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          129                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        69087                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          663                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 41891                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  59976                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles             18230016                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           20218697                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              955                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               230203                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             3181692                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               553                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   106                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents             18223972                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           129                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         55371                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        10173                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               65544                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             20046417                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               217832                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            57630                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     3383485                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 2237731                       # Number of branches executed
system.cpu0.iew.exec_stores                   3165653                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.177881                       # Inst execution rate
system.cpu0.iew.wb_sent                      20039954                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     20035504                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 13284053                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 18999828                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.177784                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.699167                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         597655                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            290                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            41791                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    112495740                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.174417                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.803872                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    106230829     94.43%     94.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       913421      0.81%     95.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1314390      1.17%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2119996      1.88%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       323023      0.29%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1417933      1.26%     99.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        28557      0.03%     99.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        14895      0.01%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       132696      0.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    112495740                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            10000000                       # Number of instructions committed
system.cpu0.commit.committedOps              19621121                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       3312945                       # Number of memory references committed
system.cpu0.commit.loads                       200343                       # Number of loads committed
system.cpu0.commit.membars                        120                       # Number of memory barriers committed
system.cpu0.commit.branches                   2206003                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                    393865                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 19585289                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                4593                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        30366      0.15%      0.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16274214     82.94%     83.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            170      0.00%     83.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1905      0.01%     83.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1521      0.01%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          58464      0.30%     83.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2862367     14.59%     98.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       141879      0.72%     98.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       250235      1.28%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         19621121                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               132696                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   132581820                       # The number of ROB reads
system.cpu0.rob.rob_writes                   40534263                       # The number of ROB writes
system.cpu0.timesIdled                            697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         104011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   10000000                       # Number of Instructions Simulated
system.cpu0.committedOps                     19621121                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                             11.269573                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                       11.269573                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.088735                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.088735                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                23331273                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14459411                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   253924                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  143830                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 11197463                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 8921217                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                8025225                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    70                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements           386218                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.563564                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2933439                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386730                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.585238                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   511.563564                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.999148                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999148                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          417                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26953682                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26953682                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data       206379                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         206379                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      2727015                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2727015                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2933394                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2933394                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2933394                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2933394                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         1898                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1898                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       385577                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       385577                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data       387475                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        387475                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       387475                       # number of overall misses
system.cpu0.dcache.overall_misses::total       387475                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     59254020                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     59254020                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  35616720291                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  35616720291                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  35675974311                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  35675974311                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  35675974311                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  35675974311                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       208277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       208277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      3112592                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3112592                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3320869                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3320869                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3320869                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3320869                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.009113                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009113                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.123876                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.123876                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.116679                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.116679                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.116679                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.116679                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 31219.188620                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31219.188620                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 92372.522975                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92372.522975                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 92072.970672                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92072.970672                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 92072.970672                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92072.970672                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         5954                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              163                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    36.527607                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       385551                       # number of writebacks
system.cpu0.dcache.writebacks::total           385551                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          700                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          700                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          701                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          701                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          701                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          701                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         1198                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1198                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       385576                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       385576                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       386774                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       386774                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       386774                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386774                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     32078223                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     32078223                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  35359911024                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  35359911024                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  35391989247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  35391989247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  35391989247                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  35391989247                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.005752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.123876                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.123876                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.116468                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.116468                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.116468                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.116468                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 26776.479967                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26776.479967                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 91706.721954                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91706.721954                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 91505.605979                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91505.605979                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 91505.605979                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91505.605979                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             1191                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.738743                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1223365                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1703                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           718.358779                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.738743                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999490                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999490                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9806511                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9806511                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      1223365                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1223365                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1223365                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1223365                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1223365                       # number of overall hits
system.cpu0.icache.overall_hits::total        1223365                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         2236                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2236                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         2236                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2236                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         2236                       # number of overall misses
system.cpu0.icache.overall_misses::total         2236                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    122908631                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    122908631                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    122908631                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    122908631                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    122908631                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    122908631                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1225601                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1225601                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1225601                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1225601                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1225601                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1225601                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001824                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001824                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001824                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001824                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001824                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001824                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54968.081843                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54968.081843                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54968.081843                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54968.081843                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54968.081843                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54968.081843                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3033                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   116.653846                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         1191                       # number of writebacks
system.cpu0.icache.writebacks::total             1191                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          533                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          533                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          533                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          533                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          533                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          533                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         1703                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1703                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         1703                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1703                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         1703                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1703                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     91362210                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     91362210                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     91362210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     91362210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     91362210                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     91362210                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001390                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001390                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001390                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001390                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001390                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001390                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53647.803876                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53647.803876                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53647.803876                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53647.803876                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53647.803876                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53647.803876                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements          383384                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        4081.029059                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            388392                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          387480                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.002354                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks     1.218182                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst     8.572410                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  4071.238467                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.000297                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.002093                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.993955                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.996345                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          889                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3111                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         3490972                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        3490972                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks       385551                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       385551                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks         1183                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total         1183                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data           44                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           44                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data            2                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst          408                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total          408                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data          692                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total          692                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst          408                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data          694                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           1102                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst          408                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data          694                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          1102                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data       385530                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       385530                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         1295                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         1295                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data          506                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          506                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         1295                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data       386036                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       387331                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         1295                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data       386036                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       387331                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data  34933902462                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  34933902462                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     88405173                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     88405173                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data     28633671                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     28633671                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     88405173                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data  34962536133                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  35050941306                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     88405173                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data  34962536133                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  35050941306                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks       385551                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       385551                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks         1183                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total         1183                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data           44                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           44                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data       385532                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       385532                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst         1703                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         1703                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data         1198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total         1198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst         1703                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data       386730                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       388433                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst         1703                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data       386730                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       388433                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.999995                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.999995                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.760423                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.760423                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.422371                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.422371                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.760423                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.998205                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.997163                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.760423                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.998205                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.997163                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 90612.669473                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 90612.669473                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 68266.542857                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 68266.542857                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 56588.282609                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 56588.282609                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 68266.542857                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 90568.071716                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 90493.508926                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 68266.542857                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 90568.071716                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 90493.508926                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks       381658                       # number of writebacks
system.cpu0.l2cache.writebacks::total          381658                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data       385530                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       385530                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         1295                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         1295                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data          506                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          506                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         1295                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data       386036                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       387331                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         1295                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data       386036                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       387331                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data  33842848820                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  33842848820                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     84737919                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     84737919                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data     27197071                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     27197071                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     84737919                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data  33870045891                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  33954783810                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     84737919                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data  33870045891                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  33954783810                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.760423                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.760423                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.422371                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.422371                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.760423                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.998205                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.997163                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.760423                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.998205                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.997163                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 87782.659767                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 87782.659767                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 65434.686486                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65434.686486                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 53749.152174                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 53749.152174                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 65434.686486                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 87738.050055                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 87663.481131                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 65434.686486                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 87738.050055                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 87663.481131                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests       775886                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests       387453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops         1276                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops         1275                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp         2901                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty       767209                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean         1191                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict         3011                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq           44                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp           44                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq       385532                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp       385532                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         1703                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq         1198                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         4597                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      1159766                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total          1164363                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       185216                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     49425984                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total          49611200                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                     384002                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic             24426112                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples       772479                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.001670                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.040863                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0            771190     99.83%     99.83% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              1288      0.17%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total        772479                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy     515940210                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.4                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy      1701297                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy    386357922                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu1.branchPred.lookups                2476503                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2476503                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            41610                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             2462472                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   8918                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              1679                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        2462472                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           2375874                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses           86598                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         6621                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                     203013                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    3145976                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                         1158                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                         6271                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    1215397                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          344                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   38                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON    37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                       112695725                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1272103                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      11118257                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    2476503                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2384792                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                    111276370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  83804                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 274                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         1427                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          257                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1215133                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 5929                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples         112592340                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.194119                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.162591                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               109229550     97.01%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   32613      0.03%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   79317      0.07%     97.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  232392      0.21%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  590464      0.52%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  217678      0.19%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   53997      0.05%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   57018      0.05%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 2099311      1.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           112592340                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.021975                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.098657                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  933819                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles            108938452                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  1008338                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1669829                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 41902                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              20717668                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                 41902                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1513224                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles               18233931                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          6185                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  2088255                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             90708843                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              20356114                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                  353                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  1756                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   596                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents              90290093                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           23951928                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             43644028                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        23809534                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           241009                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             23000001                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  951915                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               206                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           219                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 10559879                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              215477                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3161807                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             5902                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2094                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  20134115                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               1309                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 20019858                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             3287                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         599876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       546696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          1019                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples    112592340                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.177808                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.824817                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          106221898     94.34%     94.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1220557      1.08%     95.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            1746035      1.55%     96.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             673314      0.60%     97.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             703184      0.62%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1805765      1.60%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             111144      0.10%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             104680      0.09%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               5763      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      112592340                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  25129     89.62%     89.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     89.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     89.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   38      0.14%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  1025      3.66%     93.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  975      3.48%     96.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               36      0.13%     97.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             837      2.99%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass            34380      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16621177     83.02%     83.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 219      0.00%     83.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                 2059      0.01%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               1584      0.01%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               78919      0.39%     83.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2917123     14.57%     98.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead         128615      0.64%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        235782      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              20019858                       # Type of FU issued
system.cpu1.iq.rate                          0.177645                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      28040                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001401                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         151929970                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         20365457                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     19586424                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             733413                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            369962                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       364707                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              19646368                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 367150                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            7938                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        29964                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          132                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        68969                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          651                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 41902                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  61838                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles             18164651                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           20135424                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              987                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               215477                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             3161807                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               574                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   100                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents             18159227                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           123                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         55287                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        10373                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               65660                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             19962087                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               202957                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            57771                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     3348908                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 2232752                       # Number of branches executed
system.cpu1.iew.exec_stores                   3145951                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.177133                       # Inst execution rate
system.cpu1.iew.wb_sent                      19955746                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     19951131                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 13235430                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 18943224                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.177035                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.698689                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts         599957                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            290                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            41807                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples    112496195                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173655                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.802588                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106267107     94.46%     94.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       904384      0.80%     95.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1301173      1.16%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2112533      1.88%     98.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       318387      0.28%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1417800      1.26%     99.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27450      0.02%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        14917      0.01%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       132444      0.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112496195                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             9949471                       # Number of instructions committed
system.cpu1.commit.committedOps              19535548                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       3278351                       # Number of memory references committed
system.cpu1.commit.loads                       185513                       # Number of loads committed
system.cpu1.commit.membars                        120                       # Number of memory barriers committed
system.cpu1.commit.branches                   2200912                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                    364222                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 19499791                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                4593                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        30291      0.16%      0.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        16223310     83.05%     83.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            170      0.00%     83.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv            1905      0.01%     83.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          1521      0.01%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          58456      0.30%     83.52% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2857424     14.63%     98.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead       127057      0.65%     98.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       235414      1.21%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19535548                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               132444                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   132499256                       # The number of ROB reads
system.cpu1.rob.rob_writes                   40367897                       # The number of ROB writes
system.cpu1.timesIdled                            695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         103385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    9949471                       # Number of Instructions Simulated
system.cpu1.committedOps                     19535548                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                             11.326806                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                       11.326806                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.088286                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.088286                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                23226059                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14414549                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   239133                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  129018                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 11171948                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 8900773                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                7965979                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    70                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           383757                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.563961                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2901223                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           384269                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.549979                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   511.563961                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.999148                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999148                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          417                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26673693                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26673693                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data       191462                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         191462                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2709709                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2709709                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2901171                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2901171                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2901171                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2901171                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1893                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1893                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       383114                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       383114                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data       385007                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        385007                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       385007                       # number of overall misses
system.cpu1.dcache.overall_misses::total       385007                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     67930002                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     67930002                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  35628871796                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  35628871796                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  35696801798                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  35696801798                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  35696801798                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  35696801798                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       193355                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       193355                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      3092823                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3092823                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3286178                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3286178                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3286178                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3286178                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.009790                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009790                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.123872                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.123872                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.117160                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.117160                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.117160                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.117160                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 35884.839937                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35884.839937                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 92998.094029                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92998.094029                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 92717.279940                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92717.279940                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 92717.279940                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92717.279940                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         8045                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              172                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.773256                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       383074                       # number of writebacks
system.cpu1.dcache.writebacks::total           383074                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          687                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          687                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          688                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          688                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          688                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          688                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1206                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1206                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       383113                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       383113                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       384319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       384319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       384319                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       384319                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     36396567                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     36396567                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  35373713543                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  35373713543                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  35410110110                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  35410110110                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  35410110110                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  35410110110                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.006237                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006237                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.123872                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.123872                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.116950                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.116950                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.116950                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.116950                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 30179.574627                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30179.574627                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 92332.323735                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92332.323735                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 92137.287280                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92137.287280                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 92137.287280                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92137.287280                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             1195                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.736642                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1212884                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1707                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           710.535442                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.736642                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999486                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999486                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9722765                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9722765                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      1212885                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1212885                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1212885                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1212885                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1212885                       # number of overall hits
system.cpu1.icache.overall_hits::total        1212885                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2247                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2247                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2247                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2247                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2247                       # number of overall misses
system.cpu1.icache.overall_misses::total         2247                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    122480061                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    122480061                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    122480061                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    122480061                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    122480061                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    122480061                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1215132                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1215132                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1215132                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1215132                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1215132                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1215132                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.001849                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001849                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.001849                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001849                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001849                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001849                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 54508.260347                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54508.260347                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 54508.260347                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54508.260347                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 54508.260347                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54508.260347                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1302                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    56.608696                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         1195                       # number of writebacks
system.cpu1.icache.writebacks::total             1195                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          538                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          538                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          538                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          538                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          538                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          538                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1709                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1709                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1709                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1709                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1709                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1709                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     92968936                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     92968936                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     92968936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     92968936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     92968936                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     92968936                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001406                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001406                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001406                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001406                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001406                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001406                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 54399.611469                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54399.611469                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 54399.611469                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54399.611469                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 54399.611469                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54399.611469                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements          380938                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        4081.142500                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            385923                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          385034                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.002309                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks     1.427580                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst     8.506060                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  4071.208860                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.000349                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.002077                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.993947                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.996373                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          893                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3107                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         3468886                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        3468886                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks       383074                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       383074                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks         1186                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         1186                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data           49                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           49                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data            1                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst          416                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total          416                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data          687                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total          687                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst          416                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data          688                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           1104                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst          416                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data          688                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          1104                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data       383063                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       383063                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         1291                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         1291                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data          519                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          519                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         1291                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data       383582                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       384873                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         1291                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data       383582                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       384873                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data  34950771576                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  34950771576                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     89981262                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     89981262                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data     32960007                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     32960007                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     89981262                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data  34983731583                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  35073712845                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     89981262                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data  34983731583                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  35073712845                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks       383074                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       383074                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks         1186                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         1186                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data           49                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           49                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data       383064                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       383064                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst         1707                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         1707                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data         1206                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         1206                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst         1707                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data       384270                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       385977                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst         1707                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data       384270                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       385977                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.999997                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.999997                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.756298                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.756298                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.430348                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.430348                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.756298                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.998210                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.997140                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.756298                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.998210                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.997140                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 91240.270076                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 91240.270076                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 69698.886135                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 69698.886135                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 63506.757225                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 63506.757225                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 69698.886135                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 91202.745653                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 91130.614112                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 69698.886135                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 91202.745653                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 91130.614112                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks       379197                       # number of writebacks
system.cpu1.l2cache.writebacks::total          379197                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks            5                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data       383063                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       383063                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         1291                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         1291                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data          519                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          519                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         1291                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data       383582                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       384873                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         1291                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data       383582                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       384873                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data  33866708516                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  33866708516                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     86322832                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     86322832                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data     31490522                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     31490522                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     86322832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data  33898199038                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  33984521870                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     86322832                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data  33898199038                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  33984521870                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.756298                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.756298                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.430348                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.430348                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.756298                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.998210                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.997140                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.756298                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.998210                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.997140                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 88410.283729                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 88410.283729                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 66865.090627                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66865.090627                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 60675.379576                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60675.379576                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 66865.090627                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 88372.757423                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 88300.613111                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 66865.090627                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 88372.757423                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 88300.613111                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests       770980                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests       384999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops         1301                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops         1301                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp         2915                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty       762271                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean         1195                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict         3044                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq           49                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp           49                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq       383064                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp       383063                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq         1709                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq         1206                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         4611                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      1152394                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total          1157005                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       185728                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     49109952                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total          49295680                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                     381560                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic             24268736                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples       767586                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.001720                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.041433                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0            766266     99.83%     99.83% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              1320      0.17%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total        767586                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy     512659494                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.4                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy      1707291                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy    383901048                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu2.branchPred.lookups                2476120                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          2476120                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            41576                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             2460385                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   8830                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect              1658                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        2460385                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           2375633                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses           84752                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         6581                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                     202521                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    3145367                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                         1193                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                         6290                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    1214888                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          333                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   38                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON    37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                       112695725                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1270266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      11115434                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    2476120                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           2384463                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                    111275155                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  83722                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                         2                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles                 270                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         1362                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          184                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1214637                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 5914                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples         112589113                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.194086                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.162507                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               109227136     97.01%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   32525      0.03%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   79138      0.07%     97.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  232501      0.21%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  590280      0.52%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  217639      0.19%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   53861      0.05%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   57030      0.05%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 2099003      1.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           112589113                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.021972                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.098632                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  931923                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles            108937668                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  1008132                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1669529                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 41861                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              20714205                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                 41861                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1511268                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles               17903562                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          5451                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  2087839                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles             91039132                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              20353293                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                  183                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  1790                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   384                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents              90620616                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           23949387                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             43637796                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        23805793                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups           240445                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             22997101                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  952286                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               212                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           228                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 10558424                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              215281                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            3161380                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             5992                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            2926                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  20131367                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               1316                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 20016526                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             3363                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         600192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       548993                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved          1026                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples    112589113                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.177784                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.824786                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          106220163     94.34%     94.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1219874      1.08%     95.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            1745888      1.55%     96.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             673049      0.60%     97.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             702888      0.62%     98.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1805634      1.60%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             111174      0.10%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             104581      0.09%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               5862      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      112589113                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  25103     89.77%     89.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     89.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     89.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   37      0.13%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     89.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   980      3.50%     93.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  977      3.49%     96.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead               35      0.13%     97.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             832      2.98%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass            34250      0.17%      0.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16618983     83.03%     83.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 218      0.00%     83.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                 2030      0.01%     83.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               1598      0.01%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.22% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               79032      0.39%     83.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2917085     14.57%     98.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead         128073      0.64%     98.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        235257      1.18%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              20016526                       # Type of FU issued
system.cpu2.iq.rate                          0.177616                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      27964                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001397                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         151922200                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         20364175                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     19584266                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads             731292                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes            368822                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       363613                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              19644155                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                 366085                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads            7985                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        30296                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          148                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        69248                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          607                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 41861                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  60186                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles             17835111                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           20132683                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              996                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               215281                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             3161380                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               576                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   109                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents             17829712                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           127                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         55247                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        10372                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               65619                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             19958856                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               202449                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            57670                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     3347794                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 2232389                       # Number of branches executed
system.cpu2.iew.exec_stores                   3145345                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.177104                       # Inst execution rate
system.cpu2.iew.wb_sent                      19952572                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     19947879                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 13233593                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 18941417                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.177007                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.698659                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts         600278                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            290                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            41767                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples    112492887                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.173633                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.802560                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106265117     94.46%     94.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       904053      0.80%     95.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1300732      1.16%     96.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2112209      1.88%     98.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       318205      0.28%     98.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      1417741      1.26%     99.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        27441      0.02%     99.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        14936      0.01%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       132453      0.12%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112492887                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             9947664                       # Number of instructions committed
system.cpu2.commit.committedOps              19532491                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3277117                       # Number of memory references committed
system.cpu2.commit.loads                       184985                       # Number of loads committed
system.cpu2.commit.membars                        120                       # Number of memory barriers committed
system.cpu2.commit.branches                   2200730                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                    363164                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 19496737                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                4593                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass        30288      0.16%      0.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16221490     83.05%     83.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            170      0.00%     83.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv            1905      0.01%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          1521      0.01%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.22% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          58456      0.30%     83.52% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2857248     14.63%     98.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead       126529      0.65%     98.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       234884      1.20%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         19532491                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               132453                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   132493203                       # The number of ROB reads
system.cpu2.rob.rob_writes                   40362514                       # The number of ROB writes
system.cpu2.timesIdled                            697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         106612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    9947664                       # Number of Instructions Simulated
system.cpu2.committedOps                     19532491                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                             11.328863                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                       11.328863                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.088270                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.088270                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                23221831                       # number of integer regfile reads
system.cpu2.int_regfile_writes               14412935                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                   238578                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  128466                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 11170204                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 8899807                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                7963909                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    70                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements           383655                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.563093                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            2900067                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           384167                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.548975                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   511.563093                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.999147                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999147                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          409                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         26663639                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        26663639                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data       190922                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         190922                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2709096                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2709096                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data      2900018                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2900018                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      2900018                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2900018                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         1895                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1895                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       383021                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       383021                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data       384916                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        384916                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       384916                       # number of overall misses
system.cpu2.dcache.overall_misses::total       384916                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     63200736                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     63200736                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  35628334333                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  35628334333                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  35691535069                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  35691535069                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  35691535069                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  35691535069                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       192817                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       192817                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3092117                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3092117                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3284934                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3284934                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3284934                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3284934                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.009828                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009828                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.123870                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.123870                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.117176                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.117176                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.117176                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.117176                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 33351.311873                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33351.311873                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 93019.271353                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93019.271353                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 92725.516915                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92725.516915                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 92725.516915                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92725.516915                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         5865                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              155                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    37.838710                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks       382977                       # number of writebacks
system.cpu2.dcache.writebacks::total           382977                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          702                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          702                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          702                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          702                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          702                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          702                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         1193                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1193                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       383021                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       383021                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       384214                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       384214                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       384214                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       384214                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     33333300                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     33333300                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data  35373243013                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  35373243013                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  35406576313                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  35406576313                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  35406576313                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  35406576313                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.006187                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006187                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.123870                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.123870                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.116962                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.116962                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.116962                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.116962                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 27940.737636                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27940.737636                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 92353.273092                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 92353.273092                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 92153.269566                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92153.269566                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 92153.269566                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92153.269566                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             1190                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.744827                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1212390                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1702                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           712.332550                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.744827                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999502                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999502                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          9718791                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         9718791                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      1212391                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1212391                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1212391                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1212391                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1212391                       # number of overall hits
system.cpu2.icache.overall_hits::total        1212391                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         2245                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2245                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         2245                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2245                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         2245                       # number of overall misses
system.cpu2.icache.overall_misses::total         2245                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    123824050                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    123824050                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    123824050                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    123824050                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    123824050                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    123824050                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1214636                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1214636                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1214636                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1214636                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1214636                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1214636                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.001848                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001848                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.001848                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001848                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.001848                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001848                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 55155.478842                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55155.478842                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 55155.478842                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55155.478842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 55155.478842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55155.478842                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1605                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    59.444444                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         1190                       # number of writebacks
system.cpu2.icache.writebacks::total             1190                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          542                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          542                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          542                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          542                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          542                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          542                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1703                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1703                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1703                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1703                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1703                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1703                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     94539365                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     94539365                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     94539365                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     94539365                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     94539365                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     94539365                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.001402                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001402                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.001402                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001402                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.001402                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001402                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 55513.426307                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55513.426307                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 55513.426307                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55513.426307                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 55513.426307                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55513.426307                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements          380843                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        4081.254200                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            385802                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          384939                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.002242                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks     1.659959                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst     8.522800                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  4071.071440                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.000405                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.002081                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.993914                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.996400                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          919                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3073                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         3467919                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        3467919                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks       382977                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       382977                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks         1181                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         1181                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data           46                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total           46                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data            1                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst          413                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total          413                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data          681                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total          681                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst          413                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data          682                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           1095                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst          413                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data          682                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          1095                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data       382974                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       382974                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         1289                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         1289                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data          512                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          512                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         1289                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data       383486                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       384775                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         1289                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data       383486                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       384775                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data  34950421260                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  34950421260                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     91566342                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     91566342                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data     29931039                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     29931039                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     91566342                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data  34980352299                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  35071918641                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     91566342                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data  34980352299                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  35071918641                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks       382977                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       382977                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks         1181                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         1181                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data           46                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total           46                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data       382975                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       382975                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst         1702                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         1702                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data         1193                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         1193                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst         1702                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data       384168                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       385870                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst         1702                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data       384168                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       385870                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.999997                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.999997                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.757344                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.757344                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.429170                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.429170                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.757344                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.998225                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.997162                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.757344                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.998225                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.997162                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 91260.558837                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 91260.558837                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 71036.727696                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 71036.727696                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 58459.060547                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 58459.060547                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 71036.727696                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 91216.764886                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 91149.161565                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 71036.727696                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 91216.764886                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 91149.161565                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks       379105                       # number of writebacks
system.cpu2.l2cache.writebacks::total          379105                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data       382974                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       382974                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         1289                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         1289                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data          512                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          512                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         1289                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data       383486                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       384775                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         1289                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data       383486                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       384775                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data  33866625968                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  33866625968                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     87918293                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     87918293                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data     28480494                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     28480494                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     87918293                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data  33895106462                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  33983024755                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     87918293                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data  33895106462                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  33983024755                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.757344                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.757344                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.429170                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.429170                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.757344                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.998225                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.997162                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.757344                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.998225                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.997162                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 88430.614005                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 88430.614005                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 68206.588829                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 68206.588829                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 55625.964844                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 55625.964844                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 68206.588829                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 88386.815847                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 88319.211890                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 68206.588829                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 88386.815847                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 88319.211890                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests       770762                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests       384890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops         1300                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops         1300                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp         2896                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty       762082                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean         1190                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict         3036                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq           46                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp           46                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq       382975                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp       382974                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq         1703                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq         1193                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         4595                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      1152082                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total          1156677                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       185088                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side     49097216                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total          49282304                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                     381464                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic             24262784                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples       767380                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.001718                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.041408                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0            766062     99.83%     99.83% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              1318      0.17%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total        767380                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy     512518968                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.4                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy      1701297                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy    383798483                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.branchPred.lookups                2478546                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          2478546                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect            41530                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             2464139                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                   8825                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect              1672                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        2464139                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           2378766                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses           85373                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         6521                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                     211398                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    3157238                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                         1022                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                         6261                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    1221180                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          317                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   38                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON    37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                       112695725                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1277038                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      11146649                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    2478546                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           2387591                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                    111268937                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  83630                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 257                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         1304                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          190                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  1220943                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 5925                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples         112589548                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.194527                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.163500                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               109216491     97.00%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   33571      0.03%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   80545      0.07%     97.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  233528      0.21%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  593591      0.53%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  218855      0.19%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   54218      0.05%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   57432      0.05%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 2101317      1.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           112589548                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.021993                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.098909                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  935162                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles            108928768                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  1008817                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1674986                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                 41815                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              20761978                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                 41815                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1516009                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles               18530040                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          5572                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  2092356                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles             90403756                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              20401273                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                  210                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                  1731                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   577                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents              89983628                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           23993684                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             43753723                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        23865823                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups           249597                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             23046675                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  947009                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               190                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           199                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                 10588695                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              223783                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3173387                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             5997                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            2910                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  20180839                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               1226                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 20067128                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             3270                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         597310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       544776                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           936                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples    112589548                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.178233                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.825602                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          106199333     94.32%     94.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1229406      1.09%     95.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1749111      1.55%     96.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             675976      0.60%     97.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             705037      0.63%     98.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1809027      1.61%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             111183      0.10%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             104609      0.09%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               5866      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      112589548                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  25169     89.77%     89.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     89.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     89.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   37      0.13%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     89.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  1002      3.57%     93.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  970      3.46%     96.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead               35      0.12%     97.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             823      2.94%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass            34312      0.17%      0.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16648783     82.97%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 218      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                 2033      0.01%     83.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               1576      0.01%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               78659      0.39%     83.55% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2919992     14.55%     98.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead         137254      0.68%     98.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        244301      1.22%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              20067128                       # Type of FU issued
system.cpu3.iq.rate                          0.178065                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      28036                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001397                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         151987419                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         20392185                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     19616855                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads             767691                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes            387325                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses       381733                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              19676573                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 384279                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads            7901                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        29742                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          159                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        69188                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                 41815                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  60209                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles             18461300                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           20182065                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts              986                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               223783                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             3173387                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               530                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    98                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents             18455527                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           137                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         55313                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        10194                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               65507                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             20009431                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               211351                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            57697                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     3368567                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 2235495                       # Number of branches executed
system.cpu3.iew.exec_stores                   3157216                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.177553                       # Inst execution rate
system.cpu3.iew.wb_sent                      20002981                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     19998588                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 13262645                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 18974810                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.177456                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.698961                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts         597391                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            290                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts            41713                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples    112493688                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.174096                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.803356                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    106244209     94.44%     94.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       909519      0.81%     95.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1308666      1.16%     96.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2116766      1.88%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       321005      0.29%     98.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      1417847      1.26%     99.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        28084      0.02%     99.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        14889      0.01%     99.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       132703      0.12%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    112493688                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             9978527                       # Number of instructions committed
system.cpu3.commit.committedOps              19584755                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       3298240                       # Number of memory references committed
system.cpu3.commit.loads                       194041                       # Number of loads committed
system.cpu3.commit.membars                        120                       # Number of memory barriers committed
system.cpu3.commit.branches                   2203840                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                    381261                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 19548954                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                4593                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        30335      0.15%      0.15% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        16252584     82.99%     83.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            170      0.00%     83.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv            1905      0.01%     83.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          1521      0.01%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          58464      0.30%     83.46% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2860266     14.60%     98.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead       135577      0.69%     98.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       243933      1.25%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19584755                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               132703                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   132543131                       # The number of ROB reads
system.cpu3.rob.rob_writes                   40460893                       # The number of ROB writes
system.cpu3.timesIdled                            691                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         106177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    9978527                       # Number of Instructions Simulated
system.cpu3.committedOps                     19584755                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                             11.293824                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                       11.293824                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.088544                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.088544                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                23285307                       # number of integer regfile reads
system.cpu3.int_regfile_writes               14439405                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                   247617                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                  137536                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 11185588                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 8911993                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                7999584                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    70                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           385170                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          511.565327                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2919714                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           385682                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.570263                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           135198                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   511.565327                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.999151                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999151                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         26834570                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        26834570                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data       200012                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         200012                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      2719651                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2719651                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data      2919663                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2919663                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      2919663                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2919663                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         1915                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1915                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       384533                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       384533                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data       386448                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        386448                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       386448                       # number of overall misses
system.cpu3.dcache.overall_misses::total       386448                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     70349913                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     70349913                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  35620679662                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  35620679662                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  35691029575                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  35691029575                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  35691029575                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  35691029575                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       201927                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       201927                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      3104184                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3104184                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      3306111                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3306111                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      3306111                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3306111                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.009484                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009484                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.123876                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.123876                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.116889                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.116889                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.116889                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.116889                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 36736.246997                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36736.246997                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 92633.609240                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92633.609240                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 92356.616091                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92356.616091                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 92356.616091                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92356.616091                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         5968                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              157                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    38.012739                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       384488                       # number of writebacks
system.cpu3.dcache.writebacks::total           384488                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          716                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          716                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          717                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          717                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          717                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          717                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         1199                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1199                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       384532                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       384532                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       385731                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       385731                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       385731                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       385731                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     35043255                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     35043255                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data  35364512419                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  35364512419                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  35399555674                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  35399555674                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  35399555674                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  35399555674                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.005938                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005938                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.123875                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.123875                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.116672                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.116672                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.116672                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.116672                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 29227.068390                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 29227.068390                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 91967.670880                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 91967.670880                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 91772.649007                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91772.649007                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 91772.649007                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91772.649007                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements             1181                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.745841                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1218720                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1693                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           719.858240                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.745841                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.999504                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999504                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          9769231                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         9769231                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      1218721                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1218721                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1218721                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1218721                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1218721                       # number of overall hits
system.cpu3.icache.overall_hits::total        1218721                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         2221                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2221                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         2221                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2221                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         2221                       # number of overall misses
system.cpu3.icache.overall_misses::total         2221                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    120784424                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    120784424                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    120784424                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    120784424                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    120784424                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    120784424                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1220942                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1220942                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1220942                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1220942                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1220942                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1220942                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001819                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001819                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001819                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001819                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001819                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001819                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 54382.901396                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 54382.901396                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 54382.901396                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 54382.901396                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 54382.901396                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 54382.901396                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1230                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    55.909091                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks         1181                       # number of writebacks
system.cpu3.icache.writebacks::total             1181                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          526                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          526                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          526                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          526                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          526                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          526                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1695                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1695                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1695                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1695                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1695                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1695                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     91747491                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     91747491                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     91747491                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     91747491                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     91747491                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     91747491                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.001388                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001388                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.001388                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001388                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.001388                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001388                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 54128.313274                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54128.313274                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 54128.313274                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54128.313274                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 54128.313274                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54128.313274                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements          382351                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        4080.958302                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            387305                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          386447                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.002220                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks     1.310575                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst     8.307062                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  4071.340664                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.000320                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.002028                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.993980                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.996328                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          877                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3120                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         3481483                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        3481483                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks       384488                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       384488                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks         1170                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         1170                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data           48                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           48                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data            1                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst          393                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total          393                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data          690                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total          690                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst          393                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data          691                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           1084                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst          393                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data          691                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          1084                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data       384483                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       384483                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         1300                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         1300                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data          509                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          509                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         1300                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data       384992                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       386292                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         1300                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data       384992                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       386292                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data  34939797894                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  34939797894                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     88841736                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     88841736                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     31605696                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     31605696                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     88841736                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data  34971403590                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  35060245326                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     88841736                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data  34971403590                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  35060245326                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks       384488                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       384488                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks         1170                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         1170                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data           48                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           48                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data       384484                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       384484                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst         1693                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         1693                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data         1199                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         1199                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst         1693                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data       385683                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       387376                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst         1693                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data       385683                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       387376                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.999997                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.999997                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.767868                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.767868                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.424520                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.424520                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.767868                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.998208                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.997202                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.767868                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.998208                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.997202                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 90874.753615                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 90874.753615                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 68339.796923                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 68339.796923                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 62093.705305                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 62093.705305                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 68339.796923                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 90836.702035                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 90760.992529                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 68339.796923                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 90836.702035                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 90760.992529                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks       380610                       # number of writebacks
system.cpu3.l2cache.writebacks::total          380610                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks            6                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data       384483                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       384483                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         1300                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         1300                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data          509                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          509                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         1300                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data       384992                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       386292                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         1300                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data       384992                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       386292                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data  33851739056                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  33851739056                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     85165400                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     85165400                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data     30164976                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     30164976                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     85165400                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data  33881904032                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  33967069432                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     85165400                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data  33881904032                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  33967069432                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.767868                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.767868                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.424520                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.424520                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.767868                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.998208                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.997202                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.767868                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.998208                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.997202                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 88044.826575                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 88044.826575                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 65511.846154                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65511.846154                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 59263.214145                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59263.214145                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 65511.846154                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 88006.774250                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 87931.071397                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 65511.846154                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 88006.774250                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 87931.071397                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests       773777                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests       386397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops         1295                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops         1294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp         2894                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty       765098                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean         1181                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict         3042                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq           48                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp           48                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq       384484                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp       384483                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq         1695                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq         1199                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         4569                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      1156631                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total          1161200                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       183936                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side     49290880                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total          49474816                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                     382972                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic             24359168                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples       770396                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.001708                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.041327                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0            769081     99.83%     99.83% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1              1314      0.17%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total        770396                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy     514523295                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.4                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy      1693305                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy    385312302                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                   1359000                       # number of replacements
system.l3.tags.tagsinuse                 127487.608483                       # Cycle average of tags in use
system.l3.tags.total_refs                     1577525                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1490072                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.058690                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        3.510902                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.inst        70.051264                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     32030.270552                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst        71.130855                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data     31585.768747                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst        70.989586                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data     31688.663865                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst        70.628623                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data     31896.594088                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000027                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.inst        0.000534                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.244372                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.000543                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.240980                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.000542                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.241765                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.000539                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.243352                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.972653                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          387                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         3578                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        24157                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3       102946                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  50579768                       # Number of tag accesses
system.l3.tags.data_accesses                 50579768                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1520570                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1520570                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data             13547                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data             13662                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data             11431                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data             13900                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 52540                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.data           168                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data           175                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data           171                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data           166                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               680                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.data                13715                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                13837                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                11602                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                14066                       # number of demand (read+write) hits
system.l3.demand_hits::total                    53220                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.data               13715                       # number of overall hits
system.l3.overall_hits::cpu1.data               13837                       # number of overall hits
system.l3.overall_hits::cpu2.data               11602                       # number of overall hits
system.l3.overall_hits::cpu3.data               14066                       # number of overall hits
system.l3.overall_hits::total                   53220                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data          371983                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data          369401                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data          371543                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data          370583                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1483510                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1295                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          338                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         1291                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data          344                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         1289                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data          341                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         1300                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data          343                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            6541                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1295                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data             372321                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               1291                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data             369745                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               1289                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data             371884                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               1300                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data             370926                       # number of demand (read+write) misses
system.l3.demand_misses::total                1490051                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1295                       # number of overall misses
system.l3.overall_misses::cpu0.data            372321                       # number of overall misses
system.l3.overall_misses::cpu1.inst              1291                       # number of overall misses
system.l3.overall_misses::cpu1.data            369745                       # number of overall misses
system.l3.overall_misses::cpu2.inst              1289                       # number of overall misses
system.l3.overall_misses::cpu2.data            371884                       # number of overall misses
system.l3.overall_misses::cpu3.inst              1300                       # number of overall misses
system.l3.overall_misses::cpu3.data            370926                       # number of overall misses
system.l3.overall_misses::total               1490051                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data  31967722599                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data  31995765709                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data  32012210757                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data  31968698212                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  127944397277                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     79039767                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     23191741                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     80601995                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     27339844                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     82237353                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     24442161                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     79446387                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     26176200                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    422475448                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     79039767                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data  31990914340                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     80601995                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data  32023105553                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     82237353                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data  32036652918                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     79446387                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data  31994874412                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     128366872725                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     79039767                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data  31990914340                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     80601995                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data  32023105553                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     82237353                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data  32036652918                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     79446387                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data  31994874412                       # number of overall miss cycles
system.l3.overall_miss_latency::total    128366872725                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1520570                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1520570                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data        385530                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data        383063                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data        382974                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data        384483                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1536050                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         1295                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data          506                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         1291                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data          519                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         1289                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data          512                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         1300                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data          509                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          7221                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             1295                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data           386036                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             1291                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data           383582                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             1289                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data           383486                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             1300                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data           384992                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1543271                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            1295                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data          386036                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            1291                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data          383582                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            1289                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data          383486                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            1300                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data          384992                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1543271                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.964861                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.964335                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.970152                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.963848                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.965795                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.667984                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.662813                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.666016                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.673870                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.905830                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.964472                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.963927                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.969746                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.963464                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.965515                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.964472                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.963927                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.969746                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.963464                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.965515                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 85938.665474                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 86615.265549                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 86160.177307                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 86265.959885                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86244.378047                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 61034.569112                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 68614.618343                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 62433.768397                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 79476.290698                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 63799.342901                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 71677.891496                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 61112.605385                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 76315.451895                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 64588.816389                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 61034.569112                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 85922.938378                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 62433.768397                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 86608.623654                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 63799.342901                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 86146.897737                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 61112.605385                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 86256.758523                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 86149.314839                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 61034.569112                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 85922.938378                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 62433.768397                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 86608.623654                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 63799.342901                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 86146.897737                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 61112.605385                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 86256.758523                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 86149.314839                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              1352974                       # number of writebacks
system.l3.writebacks::total                   1352974                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          506                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           506                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data       371983                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data       369401                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data       371543                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data       370583                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1483510                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1295                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          338                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         1291                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data          344                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         1289                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data          341                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         1300                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data          343                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         6541                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1295                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data        372321                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          1291                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data        369745                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          1289                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data        371884                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          1300                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data        370926                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1490051                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1295                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data       372321                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         1291                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data       369745                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         1289                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data       371884                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         1300                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data       370926                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1490051                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data  29428579515                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data  29474278646                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data  29476061529                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data  29439166893                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 117818086583                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     70197989                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     20882725                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     71787055                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     24993311                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     73438471                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data     22115917                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     70573842                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data     23834020                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    377823330                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     70197989                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data  29449462240                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     71787055                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data  29499271957                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     73438471                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data  29498177446                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     70573842                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data  29463000913                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 118195909913                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     70197989                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data  29449462240                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     71787055                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data  29499271957                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     73438471                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data  29498177446                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     70573842                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data  29463000913                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 118195909913                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.964861                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.964335                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.970152                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.963848                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.965795                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.667984                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.662813                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.666016                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.673870                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.905830                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.964472                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.963927                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.969746                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.963464                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.965515                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.964472                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.963927                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.969746                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.963464                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.965515                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 79112.700083                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 79789.385102                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 79334.186161                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 79440.144024                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 79418.464711                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 54206.941313                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 61783.210059                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 55605.774593                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 72654.973837                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 56973.212568                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 64856.061584                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 54287.570769                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 69486.938776                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 57762.319217                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 54206.941313                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 79096.968046                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 55605.774593                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 79782.747453                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 56973.212568                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 79320.910408                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 54287.570769                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 79430.940169                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 79323.398939                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 54206.941313                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 79096.968046                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 55605.774593                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 79782.747453                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 56973.212568                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 79320.910408                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 54287.570769                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 79430.940169                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 79323.398939                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       2847078                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1357029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6541                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1352974                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4055                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1483508                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1483507                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6541                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      4337126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      4337126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4337126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    181953408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    181953408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               181953408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1490049                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1490049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1490049                       # Request fanout histogram
system.membus.reqLayer8.occupancy          8797338163                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              23.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7843719329                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.9                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3068106                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1524835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           2477                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         2477                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  37527676092                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              7221                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      2873544                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           10291                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1536050                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1536047                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         7221                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side      1157384                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side      1150009                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side      1149715                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side      1154266                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total               4611374                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side     49215296                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side     48900416                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side     48888256                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side     49081664                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total              196085632                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1359000                       # Total snoops (count)
system.tol3bus.snoopTraffic                  86590336                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2902271                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000853                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.029202                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2899794     99.91%     99.91% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   2477      0.09%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2902271                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         7126157759                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             19.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1230377215                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy        1222192151                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy        1221832563                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             3.3                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy        1226703802                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             3.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
