<stg><name>compute_bit_length</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %num_symbols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_symbols)

]]></Node>
<StgValue><ssdm name="num_symbols_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="64">
<![CDATA[
._crit_edge:1  %child_depth_V = alloca [255 x i6], align 1

]]></Node>
<StgValue><ssdm name="child_depth_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:2  %internal_length_hist = alloca [64 x i32], align 4

]]></Node>
<StgValue><ssdm name="internal_length_hist"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %i_0 = phi i7 [ %i_7, %0 ], [ 0, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln14 = icmp eq i7 %i_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %i_7 = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln14, label %1, label %0

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str345) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln16 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %internal_length_hist_1 = getelementptr [64 x i32]* %internal_length_hist, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="internal_length_hist_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 0, i32* %internal_length_hist_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln19 = add nsw i32 %num_symbols_read, -2

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln19 = sext i32 %add_ln19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %child_depth_V_addr = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %sext_ln19

]]></Node>
<StgValue><ssdm name="child_depth_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="6" op_1_bw="8">
<![CDATA[
:3  store i6 1, i6* %child_depth_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %i = add nsw i32 %num_symbols_read, -3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i2_0 = phi i32 [ %i, %1 ], [ %i_8, %traverse_tree_end ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i2_0, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_2, label %4, label %traverse_tree_begin

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
traverse_tree_begin:3  %zext_ln24 = zext i32 %i2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
traverse_tree_begin:4  %parent_V_addr = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="parent_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="8">
<![CDATA[
traverse_tree_begin:5  %parent_V_load = load i31* %parent_V_addr, align 4

]]></Node>
<StgValue><ssdm name="parent_V_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="8">
<![CDATA[
traverse_tree_begin:5  %parent_V_load = load i31* %parent_V_addr, align 4

]]></Node>
<StgValue><ssdm name="parent_V_load"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="31">
<![CDATA[
traverse_tree_begin:6  %zext_ln544 = zext i31 %parent_V_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
traverse_tree_begin:7  %child_depth_V_addr_1 = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="child_depth_V_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="8">
<![CDATA[
traverse_tree_begin:8  %child_depth_V_load = load i6* %child_depth_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="child_depth_V_load"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
traverse_tree_begin:12  %left_V_addr = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="left_V_addr"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="8">
<![CDATA[
traverse_tree_begin:13  %left_V_load = load i32* %left_V_addr, align 4

]]></Node>
<StgValue><ssdm name="left_V_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
traverse_tree_begin:15  %right_V_addr = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="right_V_addr"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="8">
<![CDATA[
traverse_tree_begin:16  %right_V_load = load i32* %right_V_addr, align 4

]]></Node>
<StgValue><ssdm name="right_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
traverse_tree_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str446) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
traverse_tree_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str446)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
traverse_tree_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 253, i32 253, i32 253, [1 x i8]* @p_str547) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln23"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="8">
<![CDATA[
traverse_tree_begin:8  %child_depth_V_load = load i6* %child_depth_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="child_depth_V_load"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
traverse_tree_begin:9  %length_V = add i6 %child_depth_V_load, 1

]]></Node>
<StgValue><ssdm name="length_V"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
traverse_tree_begin:10  %child_depth_V_addr_2 = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="child_depth_V_addr_2"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="6" op_1_bw="8" op_2_bw="6">
<![CDATA[
traverse_tree_begin:11  store i6 %length_V, i6* %child_depth_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="8">
<![CDATA[
traverse_tree_begin:13  %left_V_load = load i32* %left_V_addr, align 4

]]></Node>
<StgValue><ssdm name="left_V_load"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
traverse_tree_begin:14  %icmp_ln883 = icmp eq i32 %left_V_load, -1

]]></Node>
<StgValue><ssdm name="icmp_ln883"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="8">
<![CDATA[
traverse_tree_begin:16  %right_V_load = load i32* %right_V_addr, align 4

]]></Node>
<StgValue><ssdm name="right_V_load"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
traverse_tree_begin:17  %icmp_ln883_1 = icmp eq i32 %right_V_load, -1

]]></Node>
<StgValue><ssdm name="icmp_ln883_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
traverse_tree_begin:18  br i1 %icmp_ln883, label %3, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:0  br i1 %icmp_ln883_1, label %._crit_edge116, label %._crit_edge118

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln883_1, label %traverse_tree_end, label %._crit_edge116

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln883_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge116:0  br label %._crit_edge118

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge118:2  %zext_ln544_9 = zext i6 %length_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_9"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge118:3  %internal_length_hist_2 = getelementptr [64 x i32]* %internal_length_hist, i64 0, i64 %zext_ln544_9

]]></Node>
<StgValue><ssdm name="internal_length_hist_2"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge118:4  %count_V = load i32* %internal_length_hist_2, align 4

]]></Node>
<StgValue><ssdm name="count_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge118:4  %count_V = load i32* %internal_length_hist_2, align 4

]]></Node>
<StgValue><ssdm name="count_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge118:0  %op2_assign = phi i2 [ 1, %._crit_edge116 ], [ -2, %.critedge ]

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge118:1  %zext_ln544_10 = zext i2 %op2_assign to i32

]]></Node>
<StgValue><ssdm name="zext_ln544_10"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge118:5  %count_V_2 = add i32 %count_V, %zext_ln544_10

]]></Node>
<StgValue><ssdm name="count_V_2"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
._crit_edge118:6  store i32 %count_V_2, i32* %internal_length_hist_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge118:7  %length_histogram_V_a = getelementptr [64 x i32]* %length_histogram_V, i64 0, i64 %zext_ln544_9

]]></Node>
<StgValue><ssdm name="length_histogram_V_a"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
._crit_edge118:8  store i32 %count_V_2, i32* %length_histogram_V_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge118:9  br label %traverse_tree_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
traverse_tree_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str446, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
traverse_tree_end:1  %i_8 = add nsw i32 %i2_0, -1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
traverse_tree_end:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="84" name="parent_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="parent_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="left_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="left_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="right_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="right_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="num_symbols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_symbols"/></StgValue>
</port>
<port id="88" name="length_histogram_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="length_histogram_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="90" from="_ssdm_op_Read.ap_auto.i32" to="num_symbols_read" fromId="89" toId="8">
</dataflow>
<dataflow id="91" from="num_symbols" to="num_symbols_read" fromId="87" toId="8">
</dataflow>
<dataflow id="93" from="StgValue_92" to="child_depth_V" fromId="92" toId="9">
</dataflow>
<dataflow id="94" from="StgValue_92" to="internal_length_hist" fromId="92" toId="10">
</dataflow>
<dataflow id="95" from="i_7" to="i_0" fromId="15" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="96" from="br_ln14" to="i_0" fromId="21" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="98" from="StgValue_97" to="i_0" fromId="97" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="br_ln10" to="i_0" fromId="11" toId="12">
</dataflow>
<dataflow id="100" from="i_0" to="icmp_ln14" fromId="12" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_101" to="icmp_ln14" fromId="101" toId="13">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_105" to="speclooptripcount_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_105" to="speclooptripcount_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="108" from="StgValue_105" to="speclooptripcount_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="109" from="i_0" to="i_7" fromId="12" toId="15">
</dataflow>
<dataflow id="111" from="StgValue_110" to="i_7" fromId="110" toId="15">
</dataflow>
<dataflow id="112" from="icmp_ln14" to="br_ln14" fromId="13" toId="16">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecLoopName" to="specloopname_ln14" fromId="113" toId="17">
</dataflow>
<dataflow id="116" from="p_str345" to="specloopname_ln14" fromId="115" toId="17">
</dataflow>
<dataflow id="117" from="i_0" to="zext_ln16" fromId="12" toId="18">
</dataflow>
<dataflow id="118" from="internal_length_hist" to="internal_length_hist_1" fromId="10" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_119" to="internal_length_hist_1" fromId="119" toId="19">
</dataflow>
<dataflow id="121" from="zext_ln16" to="internal_length_hist_1" fromId="18" toId="19">
</dataflow>
<dataflow id="123" from="StgValue_122" to="store_ln16" fromId="122" toId="20">
</dataflow>
<dataflow id="124" from="internal_length_hist_1" to="store_ln16" fromId="19" toId="20">
</dataflow>
<dataflow id="125" from="num_symbols_read" to="add_ln19" fromId="8" toId="22">
</dataflow>
<dataflow id="127" from="StgValue_126" to="add_ln19" fromId="126" toId="22">
</dataflow>
<dataflow id="128" from="add_ln19" to="sext_ln19" fromId="22" toId="23">
</dataflow>
<dataflow id="129" from="child_depth_V" to="child_depth_V_addr" fromId="9" toId="24">
</dataflow>
<dataflow id="130" from="StgValue_119" to="child_depth_V_addr" fromId="119" toId="24">
</dataflow>
<dataflow id="131" from="sext_ln19" to="child_depth_V_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="133" from="StgValue_132" to="store_ln19" fromId="132" toId="25">
</dataflow>
<dataflow id="134" from="child_depth_V_addr" to="store_ln19" fromId="24" toId="25">
</dataflow>
<dataflow id="135" from="num_symbols_read" to="i" fromId="8" toId="26">
</dataflow>
<dataflow id="137" from="StgValue_136" to="i" fromId="136" toId="26">
</dataflow>
<dataflow id="138" from="i" to="i2_0" fromId="26" toId="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="br_ln22" to="i2_0" fromId="27" toId="28">
</dataflow>
<dataflow id="140" from="i_8" to="i2_0" fromId="70" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="br_ln22" to="i2_0" fromId="71" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="143" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_2" fromId="142" toId="29">
</dataflow>
<dataflow id="144" from="i2_0" to="tmp_2" fromId="28" toId="29">
</dataflow>
<dataflow id="146" from="StgValue_145" to="tmp_2" fromId="145" toId="29">
</dataflow>
<dataflow id="147" from="tmp_2" to="br_ln22" fromId="29" toId="30">
</dataflow>
<dataflow id="148" from="i2_0" to="zext_ln24" fromId="28" toId="31">
</dataflow>
<dataflow id="149" from="parent_V" to="parent_V_addr" fromId="84" toId="32">
</dataflow>
<dataflow id="150" from="StgValue_119" to="parent_V_addr" fromId="119" toId="32">
</dataflow>
<dataflow id="151" from="zext_ln24" to="parent_V_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="152" from="parent_V_addr" to="parent_V_load" fromId="32" toId="33">
</dataflow>
<dataflow id="153" from="parent_V_addr" to="parent_V_load" fromId="32" toId="35">
</dataflow>
<dataflow id="154" from="parent_V_load" to="zext_ln544" fromId="35" toId="36">
</dataflow>
<dataflow id="155" from="child_depth_V" to="child_depth_V_addr_1" fromId="9" toId="37">
</dataflow>
<dataflow id="156" from="StgValue_119" to="child_depth_V_addr_1" fromId="119" toId="37">
</dataflow>
<dataflow id="157" from="zext_ln544" to="child_depth_V_addr_1" fromId="36" toId="37">
</dataflow>
<dataflow id="158" from="child_depth_V_addr_1" to="child_depth_V_load" fromId="37" toId="38">
</dataflow>
<dataflow id="159" from="left_V" to="left_V_addr" fromId="85" toId="39">
</dataflow>
<dataflow id="160" from="StgValue_119" to="left_V_addr" fromId="119" toId="39">
</dataflow>
<dataflow id="161" from="zext_ln24" to="left_V_addr" fromId="31" toId="39">
</dataflow>
<dataflow id="162" from="left_V_addr" to="left_V_load" fromId="39" toId="40">
</dataflow>
<dataflow id="163" from="right_V" to="right_V_addr" fromId="86" toId="41">
</dataflow>
<dataflow id="164" from="StgValue_119" to="right_V_addr" fromId="119" toId="41">
</dataflow>
<dataflow id="165" from="zext_ln24" to="right_V_addr" fromId="31" toId="41">
</dataflow>
<dataflow id="166" from="right_V_addr" to="right_V_load" fromId="41" toId="42">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopName" to="specloopname_ln22" fromId="113" toId="43">
</dataflow>
<dataflow id="169" from="p_str446" to="specloopname_ln22" fromId="168" toId="43">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="170" toId="44">
</dataflow>
<dataflow id="172" from="p_str446" to="tmp" fromId="168" toId="44">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln23" fromId="103" toId="45">
</dataflow>
<dataflow id="175" from="StgValue_174" to="speclooptripcount_ln23" fromId="174" toId="45">
</dataflow>
<dataflow id="176" from="StgValue_174" to="speclooptripcount_ln23" fromId="174" toId="45">
</dataflow>
<dataflow id="177" from="StgValue_174" to="speclooptripcount_ln23" fromId="174" toId="45">
</dataflow>
<dataflow id="179" from="p_str547" to="speclooptripcount_ln23" fromId="178" toId="45">
</dataflow>
<dataflow id="180" from="child_depth_V_addr_1" to="child_depth_V_load" fromId="37" toId="46">
</dataflow>
<dataflow id="181" from="child_depth_V_load" to="length_V" fromId="46" toId="47">
</dataflow>
<dataflow id="182" from="StgValue_132" to="length_V" fromId="132" toId="47">
</dataflow>
<dataflow id="183" from="child_depth_V" to="child_depth_V_addr_2" fromId="9" toId="48">
</dataflow>
<dataflow id="184" from="StgValue_119" to="child_depth_V_addr_2" fromId="119" toId="48">
</dataflow>
<dataflow id="185" from="zext_ln24" to="child_depth_V_addr_2" fromId="31" toId="48">
</dataflow>
<dataflow id="186" from="length_V" to="store_ln25" fromId="47" toId="49">
</dataflow>
<dataflow id="187" from="child_depth_V_addr_2" to="store_ln25" fromId="48" toId="49">
</dataflow>
<dataflow id="188" from="left_V_addr" to="left_V_load" fromId="39" toId="50">
</dataflow>
<dataflow id="189" from="left_V_load" to="icmp_ln883" fromId="50" toId="51">
</dataflow>
<dataflow id="191" from="StgValue_190" to="icmp_ln883" fromId="190" toId="51">
</dataflow>
<dataflow id="192" from="right_V_addr" to="right_V_load" fromId="41" toId="52">
</dataflow>
<dataflow id="193" from="right_V_load" to="icmp_ln883_1" fromId="52" toId="53">
</dataflow>
<dataflow id="194" from="StgValue_190" to="icmp_ln883_1" fromId="190" toId="53">
</dataflow>
<dataflow id="195" from="icmp_ln883" to="br_ln26" fromId="51" toId="54">
</dataflow>
<dataflow id="196" from="icmp_ln883_1" to="br_ln28" fromId="53" toId="55">
</dataflow>
<dataflow id="197" from="icmp_ln883_1" to="br_ln26" fromId="53" toId="56">
</dataflow>
<dataflow id="198" from="length_V" to="zext_ln544_9" fromId="47" toId="58">
</dataflow>
<dataflow id="199" from="internal_length_hist" to="internal_length_hist_2" fromId="10" toId="59">
</dataflow>
<dataflow id="200" from="StgValue_119" to="internal_length_hist_2" fromId="119" toId="59">
</dataflow>
<dataflow id="201" from="zext_ln544_9" to="internal_length_hist_2" fromId="58" toId="59">
</dataflow>
<dataflow id="202" from="internal_length_hist_2" to="count_V" fromId="59" toId="60">
</dataflow>
<dataflow id="203" from="internal_length_hist_2" to="count_V" fromId="59" toId="61">
</dataflow>
<dataflow id="205" from="StgValue_204" to="op2_assign" fromId="204" toId="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln883_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="br_ln0" to="op2_assign" fromId="57" toId="62">
</dataflow>
<dataflow id="208" from="StgValue_207" to="op2_assign" fromId="207" toId="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="209" from="br_ln28" to="op2_assign" fromId="55" toId="62">
</dataflow>
<dataflow id="210" from="op2_assign" to="zext_ln544_10" fromId="62" toId="63">
</dataflow>
<dataflow id="211" from="count_V" to="count_V_2" fromId="61" toId="64">
</dataflow>
<dataflow id="212" from="zext_ln544_10" to="count_V_2" fromId="63" toId="64">
</dataflow>
<dataflow id="213" from="count_V_2" to="store_ln37" fromId="64" toId="65">
</dataflow>
<dataflow id="214" from="internal_length_hist_2" to="store_ln37" fromId="59" toId="65">
</dataflow>
<dataflow id="215" from="length_histogram_V" to="length_histogram_V_a" fromId="88" toId="66">
</dataflow>
<dataflow id="216" from="StgValue_119" to="length_histogram_V_a" fromId="119" toId="66">
</dataflow>
<dataflow id="217" from="zext_ln544_9" to="length_histogram_V_a" fromId="58" toId="66">
</dataflow>
<dataflow id="218" from="count_V_2" to="store_ln38" fromId="64" toId="67">
</dataflow>
<dataflow id="219" from="length_histogram_V_a" to="store_ln38" fromId="66" toId="67">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecRegionEnd" to="empty" fromId="220" toId="69">
</dataflow>
<dataflow id="222" from="p_str446" to="empty" fromId="168" toId="69">
</dataflow>
<dataflow id="223" from="tmp" to="empty" fromId="44" toId="69">
</dataflow>
<dataflow id="224" from="i2_0" to="i_8" fromId="28" toId="70">
</dataflow>
<dataflow id="225" from="StgValue_190" to="i_8" fromId="190" toId="70">
</dataflow>
<dataflow id="226" from="icmp_ln14" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="227" from="tmp_2" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="228" from="icmp_ln883" to="StgValue_5" fromId="51" toId="5">
</dataflow>
<dataflow id="229" from="icmp_ln883_1" to="StgValue_5" fromId="53" toId="5">
</dataflow>
<dataflow id="230" from="icmp_ln883" to="StgValue_7" fromId="51" toId="7">
</dataflow>
<dataflow id="231" from="icmp_ln883_1" to="StgValue_7" fromId="53" toId="7">
</dataflow>
</dataflows>


</stg>
