Analysis & Synthesis report for Zaehler
Tue Dec 12 21:01:21 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Main|StateMachine:StateMachine_1|mode
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div4
 13. Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod2
 14. Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div1
 15. Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod1
 16. Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div3
 19. Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod3
 20. Port Connectivity Checks: "Buzzer:Buzzer_1|ClockDivider:ClockDivider_PWM"
 21. Port Connectivity Checks: "ClockDivider:ClockDivider_1"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 12 21:01:21 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; Zaehler                                     ;
; Top-level Entity Name              ; Main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,658                                       ;
;     Total combinational functions  ; 1,654                                       ;
;     Dedicated logic registers      ; 96                                          ;
; Total registers                    ; 96                                          ;
; Total pins                         ; 70                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Main               ; Zaehler            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; Decoder.vhd                      ; yes             ; User VHDL File               ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Decoder.vhd                ;         ;
; Main.vhd                         ; yes             ; User VHDL File               ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd                   ;         ;
; ConvertIntBcd.vhd                ; yes             ; User VHDL File               ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd          ;         ;
; ClockDivider.vhd                 ; yes             ; User VHDL File               ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ClockDivider.vhd           ;         ;
; StateMachine.vhd                 ; yes             ; User VHDL File               ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd           ;         ;
; Buzzer.vhd                       ; yes             ; User VHDL File               ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Buzzer.vhd                 ;         ;
; FallingEdge.vhd                  ; yes             ; User VHDL File               ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/FallingEdge.vhd            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                   ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc                  ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc              ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                   ;         ;
; db/lpm_divide_s0p.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_divide_s0p.tdf      ;         ;
; db/abs_divider_nbg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/abs_divider_nbg.tdf     ;         ;
; db/alt_u_div_c7f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_c7f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/add_sub_8pc.tdf         ;         ;
; db/lpm_abs_4v9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_abs_4v9.tdf         ;         ;
; db/lpm_abs_j0a.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_abs_j0a.tdf         ;         ;
; db/lpm_divide_icm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_divide_icm.tdf      ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/sign_div_unsign_7nh.tdf ;         ;
; db/alt_u_div_2af.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf       ;         ;
; db/lpm_divide_2jm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_divide_2jm.tdf      ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/sign_div_unsign_qlh.tdf ;         ;
; db/alt_u_div_87f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_87f.tdf       ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_divide_vim.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_27f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,658     ;
;                                             ;           ;
; Total combinational functions               ; 1654      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 476       ;
;     -- 3 input functions                    ; 416       ;
;     -- <=2 input functions                  ; 762       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1145      ;
;     -- arithmetic mode                      ; 509       ;
;                                             ;           ;
; Total registers                             ; 96        ;
;     -- Dedicated logic registers            ; 96        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 70        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 86        ;
; Total fan-out                               ; 4933      ;
; Average fan-out                             ; 2.61      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Main                                     ; 1654 (0)            ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 70   ; 0            ; |Main                                                                                                                               ; Main                ; work         ;
;    |Buzzer:Buzzer_1|                      ; 77 (37)             ; 48 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Buzzer:Buzzer_1                                                                                                               ; Buzzer              ; work         ;
;       |ClockDivider:ClockDivider_PWM|     ; 40 (40)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Buzzer:Buzzer_1|ClockDivider:ClockDivider_PWM                                                                                 ; ClockDivider        ; work         ;
;    |ClockDivider:ClockDivider_1|          ; 43 (43)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ClockDivider:ClockDivider_1                                                                                                   ; ClockDivider        ; work         ;
;    |ConvertIntBcd:ConvertIntBcd_1|        ; 1360 (14)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1                                                                                                 ; ConvertIntBcd       ; work         ;
;       |Decoder:Decoder_Min|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|Decoder:Decoder_Min                                                                             ; Decoder             ; work         ;
;       |Decoder:Decoder_SecDeci|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|Decoder:Decoder_SecDeci                                                                         ; Decoder             ; work         ;
;       |Decoder:Decoder_SecTen|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|Decoder:Decoder_SecTen                                                                          ; Decoder             ; work         ;
;       |Decoder:Decoder_Sec|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|Decoder:Decoder_Sec                                                                             ; Decoder             ; work         ;
;       |lpm_divide:Div0|                   ; 130 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_vim:auto_generated|  ; 130 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div0|lpm_divide_vim:auto_generated                                                   ; lpm_divide_vim      ; work         ;
;             |sign_div_unsign_nlh:divider| ; 130 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;                |alt_u_div_27f:divider|    ; 130 (130)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider ; alt_u_div_27f       ; work         ;
;       |lpm_divide:Div1|                   ; 141 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_2jm:auto_generated|  ; 141 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div1|lpm_divide_2jm:auto_generated                                                   ; lpm_divide_2jm      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 141 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|    ; 141 (141)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Div3|                   ; 121 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_vim:auto_generated|  ; 121 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div3|lpm_divide_vim:auto_generated                                                   ; lpm_divide_vim      ; work         ;
;             |sign_div_unsign_nlh:divider| ; 121 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div3|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;                |alt_u_div_27f:divider|    ; 121 (121)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div3|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider ; alt_u_div_27f       ; work         ;
;       |lpm_divide:Div4|                   ; 204 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_s0p:auto_generated|  ; 204 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div4|lpm_divide_s0p:auto_generated                                                   ; lpm_divide_s0p      ; work         ;
;             |abs_divider_nbg:divider|     ; 204 (8)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div4|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider                           ; abs_divider_nbg     ; work         ;
;                |alt_u_div_c7f:divider|    ; 178 (178)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div4|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider     ; alt_u_div_c7f       ; work         ;
;                |lpm_abs_j0a:my_abs_num|   ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div4|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|lpm_abs_j0a:my_abs_num    ; lpm_abs_j0a         ; work         ;
;       |lpm_divide:Mod0|                   ; 232 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|  ; 232 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                   ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider| ; 232 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                       ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|    ; 232 (232)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Mod1|                   ; 207 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|  ; 207 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                   ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider| ; 207 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                       ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|    ; 207 (207)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Mod2|                   ; 129 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|  ; 129 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod2|lpm_divide_icm:auto_generated                                                   ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider| ; 129 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                       ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|    ; 129 (129)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Mod3|                   ; 154 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|  ; 154 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod3|lpm_divide_icm:auto_generated                                                   ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider| ; 154 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod3|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                       ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|    ; 154 (154)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod3|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider ; alt_u_div_2af       ; work         ;
;    |FallingEdge:FallingEdge_Clear|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|FallingEdge:FallingEdge_Clear                                                                                                 ; FallingEdge         ; work         ;
;    |FallingEdge:FallingEdge_Min|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|FallingEdge:FallingEdge_Min                                                                                                   ; FallingEdge         ; work         ;
;    |FallingEdge:FallingEdge_Sec|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|FallingEdge:FallingEdge_Sec                                                                                                   ; FallingEdge         ; work         ;
;    |FallingEdge:FallingEdge_Start|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|FallingEdge:FallingEdge_Start                                                                                                 ; FallingEdge         ; work         ;
;    |StateMachine:StateMachine_1|          ; 173 (173)           ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|StateMachine:StateMachine_1                                                                                                   ; StateMachine        ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|StateMachine:StateMachine_1|mode                                                                                                                                                                                          ;
+---------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+---------------+
; Name          ; mode.st_330 ; mode.st_321 ; mode.st_320 ; mode.st_310 ; mode.st_300 ; mode.st_290 ; mode.st_221 ; mode.st_220 ; mode.st_210 ; mode.st_200 ; mode.st_190 ; mode.st_120 ; mode.st_111 ; mode.st_110 ; mode.st_100 ; mode.st_reset ;
+---------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+---------------+
; mode.st_reset ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ;
; mode.st_100   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1             ;
; mode.st_110   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1             ;
; mode.st_111   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1             ;
; mode.st_120   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1             ;
; mode.st_190   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1             ;
; mode.st_200   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1             ;
; mode.st_210   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1             ;
; mode.st_220   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1             ;
; mode.st_221   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1             ;
; mode.st_290   ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1             ;
; mode.st_300   ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1             ;
; mode.st_310   ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1             ;
; mode.st_320   ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1             ;
; mode.st_321   ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1             ;
; mode.st_330   ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1             ;
+---------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                       ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                        ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; StateMachine:StateMachine_1|CountValue[3]           ; StateMachine:StateMachine_1|CountValue[12] ; yes                    ;
; StateMachine:StateMachine_1|CountValue[2]           ; StateMachine:StateMachine_1|CountValue[2]  ; yes                    ;
; StateMachine:StateMachine_1|CountValue[1]           ; StateMachine:StateMachine_1|CountValue[2]  ; yes                    ;
; StateMachine:StateMachine_1|CountValue[0]           ; StateMachine:StateMachine_1|CountValue[0]  ; yes                    ;
; StateMachine:StateMachine_1|CountValue[4]           ; StateMachine:StateMachine_1|CountValue[12] ; yes                    ;
; StateMachine:StateMachine_1|CountValue[5]           ; StateMachine:StateMachine_1|CountValue[12] ; yes                    ;
; StateMachine:StateMachine_1|CountValue[6]           ; StateMachine:StateMachine_1|CountValue[12] ; yes                    ;
; StateMachine:StateMachine_1|CountValue[7]           ; StateMachine:StateMachine_1|CountValue[12] ; yes                    ;
; StateMachine:StateMachine_1|CountValue[8]           ; StateMachine:StateMachine_1|CountValue[12] ; yes                    ;
; StateMachine:StateMachine_1|CountValue[9]           ; StateMachine:StateMachine_1|CountValue[12] ; yes                    ;
; StateMachine:StateMachine_1|CountValue[10]          ; StateMachine:StateMachine_1|CountValue[12] ; yes                    ;
; StateMachine:StateMachine_1|CountValue[11]          ; StateMachine:StateMachine_1|CountValue[12] ; yes                    ;
; StateMachine:StateMachine_1|CountValue[12]          ; StateMachine:StateMachine_1|CountValue[12] ; yes                    ;
; StateMachine:StateMachine_1|DebugLED[0]             ; StateMachine:StateMachine_1|DebugLED[7]    ; yes                    ;
; StateMachine:StateMachine_1|DebugLED[1]             ; StateMachine:StateMachine_1|DebugLED[7]    ; yes                    ;
; StateMachine:StateMachine_1|DebugLED[2]             ; StateMachine:StateMachine_1|DebugLED[7]    ; yes                    ;
; StateMachine:StateMachine_1|DebugLED[3]             ; StateMachine:StateMachine_1|DebugLED[7]    ; yes                    ;
; StateMachine:StateMachine_1|DebugLED[4]             ; StateMachine:StateMachine_1|DebugLED[7]    ; no                     ;
; StateMachine:StateMachine_1|DebugLED[5]             ; StateMachine:StateMachine_1|DebugLED[7]    ; yes                    ;
; StateMachine:StateMachine_1|DebugLED[6]             ; StateMachine:StateMachine_1|DebugLED[7]    ; yes                    ;
; StateMachine:StateMachine_1|DebugLED[7]             ; StateMachine:StateMachine_1|DebugLED[7]    ; yes                    ;
; StateMachine:StateMachine_1|CountValueSaved[3]      ; StateMachine:StateMachine_1|mode.st_190    ; yes                    ;
; StateMachine:StateMachine_1|CountValueSaved[2]      ; StateMachine:StateMachine_1|mode.st_190    ; yes                    ;
; StateMachine:StateMachine_1|CountValueSaved[1]      ; StateMachine:StateMachine_1|mode.st_190    ; yes                    ;
; StateMachine:StateMachine_1|CountValueSaved[0]      ; StateMachine:StateMachine_1|mode.st_190    ; yes                    ;
; StateMachine:StateMachine_1|CountValueSaved[4]      ; StateMachine:StateMachine_1|mode.st_190    ; yes                    ;
; StateMachine:StateMachine_1|CountValueSaved[5]      ; StateMachine:StateMachine_1|mode.st_190    ; yes                    ;
; StateMachine:StateMachine_1|CountValueSaved[6]      ; StateMachine:StateMachine_1|mode.st_190    ; yes                    ;
; StateMachine:StateMachine_1|CountValueSaved[7]      ; StateMachine:StateMachine_1|mode.st_190    ; yes                    ;
; StateMachine:StateMachine_1|CountValueSaved[8]      ; StateMachine:StateMachine_1|mode.st_190    ; yes                    ;
; StateMachine:StateMachine_1|CountValueSaved[9]      ; StateMachine:StateMachine_1|mode.st_190    ; yes                    ;
; StateMachine:StateMachine_1|CountValueSaved[10]     ; StateMachine:StateMachine_1|mode.st_190    ; yes                    ;
; StateMachine:StateMachine_1|CountValueSaved[11]     ; StateMachine:StateMachine_1|mode.st_190    ; yes                    ;
; StateMachine:StateMachine_1|CountValueSaved[12]     ; StateMachine:StateMachine_1|mode.st_190    ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_110_2041    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_210_1891    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_220_1861    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_111_2011    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_100_2071    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_120_1981    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_330_1651    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_190_1951    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_200_1921    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_reset_2101  ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_300_1771    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_310_1741    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_290_1801    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_320_1711    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_321_1681    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; StateMachine:StateMachine_1|nxt_mode.st_221_1831    ; StateMachine:StateMachine_1|Selector16     ; yes                    ;
; Number of user-specified and inferred latches = 50  ;                                            ;                        ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 96    ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Main|Buzzer:Buzzer_1|CountedValue2nd[2]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|StateMachine:StateMachine_1|CountValue[1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Main|StateMachine:StateMachine_1|DebugLED[7]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Main|StateMachine:StateMachine_1|nxt_mode.st_111 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Main|StateMachine:StateMachine_1|CountValue[3]   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Main|StateMachine:StateMachine_1|DebugLED[1]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div4 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                              ;
; LPM_WIDTHD             ; 7              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_s0p ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                              ;
; LPM_WIDTHD             ; 13             ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                              ;
; LPM_WIDTHD             ; 7              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                              ;
; LPM_WIDTHD             ; 13             ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                              ;
; LPM_WIDTHD             ; 13             ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                              ;
; LPM_WIDTHD             ; 13             ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Buzzer:Buzzer_1|ClockDivider:ClockDivider_PWM" ;
+--------------------+-------+----------+-----------------------------------+
; Port               ; Type  ; Severity ; Details                           ;
+--------------------+-------+----------+-----------------------------------+
; divider_in[17..16] ; Input ; Info     ; Stuck at VCC                      ;
; divider_in[11..10] ; Input ; Info     ; Stuck at VCC                      ;
; divider_in[26..18] ; Input ; Info     ; Stuck at GND                      ;
; divider_in[15..12] ; Input ; Info     ; Stuck at GND                      ;
; divider_in[5..0]   ; Input ; Info     ; Stuck at GND                      ;
; divider_in[9]      ; Input ; Info     ; Stuck at GND                      ;
; divider_in[8]      ; Input ; Info     ; Stuck at VCC                      ;
; divider_in[7]      ; Input ; Info     ; Stuck at GND                      ;
; divider_in[6]      ; Input ; Info     ; Stuck at VCC                      ;
+--------------------+-------+----------+-----------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ClockDivider:ClockDivider_1" ;
+--------------------+-------+----------+-----------------+
; Port               ; Type  ; Severity ; Details         ;
+--------------------+-------+----------+-----------------+
; divider_in[19..18] ; Input ; Info     ; Stuck at VCC    ;
; divider_in[9..8]   ; Input ; Info     ; Stuck at VCC    ;
; divider_in[26..23] ; Input ; Info     ; Stuck at GND    ;
; divider_in[21..20] ; Input ; Info     ; Stuck at GND    ;
; divider_in[17..15] ; Input ; Info     ; Stuck at GND    ;
; divider_in[13..12] ; Input ; Info     ; Stuck at GND    ;
; divider_in[5..0]   ; Input ; Info     ; Stuck at GND    ;
; divider_in[22]     ; Input ; Info     ; Stuck at VCC    ;
; divider_in[14]     ; Input ; Info     ; Stuck at VCC    ;
; divider_in[11]     ; Input ; Info     ; Stuck at VCC    ;
; divider_in[10]     ; Input ; Info     ; Stuck at GND    ;
; divider_in[7]      ; Input ; Info     ; Stuck at GND    ;
; divider_in[6]      ; Input ; Info     ; Stuck at VCC    ;
+--------------------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 70                          ;
; cycloneiii_ff         ; 96                          ;
;     CLR               ; 16                          ;
;     SCLR              ; 74                          ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 1654                        ;
;     arith             ; 509                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 138                         ;
;         3 data inputs ; 367                         ;
;     normal            ; 1145                        ;
;         0 data inputs ; 63                          ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 542                         ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 476                         ;
;                       ;                             ;
; Max LUT depth         ; 59.10                       ;
; Average LUT depth     ; 33.55                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 12 21:00:42 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Zaehler -c Zaehler
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file zaehler.vhd
    Info (12022): Found design unit 1: Zaehler-behave File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Zaehler.vhd Line: 31
    Info (12023): Found entity 1: Zaehler File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Zaehler.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: Decoder-behave File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Decoder.vhd Line: 44
    Info (12023): Found entity 1: Decoder File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Decoder.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: Main-behave File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 53
    Info (12023): Found entity 1: Main File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file convertintbcd.vhd
    Info (12022): Found design unit 1: ConvertIntBcd-behave File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 38
    Info (12023): Found entity 1: ConvertIntBcd File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file clockdivider.vhd
    Info (12022): Found design unit 1: ClockDivider-behave File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ClockDivider.vhd Line: 34
    Info (12023): Found entity 1: ClockDivider File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ClockDivider.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file statemachine.vhd
    Info (12022): Found design unit 1: StateMAchine-behave File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 38
    Info (12023): Found entity 1: StateMachine File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file buzzer.vhd
    Info (12022): Found design unit 1: Buzzer-behave File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Buzzer.vhd Line: 38
    Info (12023): Found entity 1: Buzzer File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Buzzer.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file fallingedge.vhd
    Info (12022): Found design unit 1: FallingEdge-behave File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/FallingEdge.vhd Line: 38
    Info (12023): Found entity 1: FallingEdge File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/FallingEdge.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file output_files/counter.vhd
    Info (12022): Found design unit 1: Counter-behave File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/output_files/Counter.vhd Line: 39
    Info (12023): Found entity 1: Counter File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/output_files/Counter.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file submain.vhd
    Info (12022): Found design unit 1: SubMain-behave File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/SubMain.vhd Line: 48
    Info (12023): Found entity 1: SubMain File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/SubMain.vhd Line: 25
Info (12127): Elaborating entity "Main" for the top level hierarchy
Info (12128): Elaborating entity "StateMachine" for hierarchy "StateMachine:StateMachine_1" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 135
Warning (10631): VHDL Process Statement warning at StateMachine.vhd(65): inferring latch(es) for signal or variable "nxt_mode", which holds its previous value in one or more paths through the process File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Warning (10631): VHDL Process Statement warning at StateMachine.vhd(163): inferring latch(es) for signal or variable "CountValue", which holds its previous value in one or more paths through the process File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 163
Warning (10631): VHDL Process Statement warning at StateMachine.vhd(163): inferring latch(es) for signal or variable "CountValueSaved", which holds its previous value in one or more paths through the process File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 163
Warning (10631): VHDL Process Statement warning at StateMachine.vhd(163): inferring latch(es) for signal or variable "DebugLED", which holds its previous value in one or more paths through the process File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 163
Warning (10631): VHDL Process Statement warning at StateMachine.vhd(163): inferring latch(es) for signal or variable "CountValueBuzzer", which holds its previous value in one or more paths through the process File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 163
Info (10041): Inferred latch for "DebugLED[0]" at StateMachine.vhd(163) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 163
Info (10041): Inferred latch for "DebugLED[1]" at StateMachine.vhd(163) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 163
Info (10041): Inferred latch for "DebugLED[2]" at StateMachine.vhd(163) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 163
Info (10041): Inferred latch for "DebugLED[3]" at StateMachine.vhd(163) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 163
Info (10041): Inferred latch for "DebugLED[4]" at StateMachine.vhd(163) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 163
Info (10041): Inferred latch for "DebugLED[5]" at StateMachine.vhd(163) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 163
Info (10041): Inferred latch for "DebugLED[6]" at StateMachine.vhd(163) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 163
Info (10041): Inferred latch for "DebugLED[7]" at StateMachine.vhd(163) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 163
Info (10041): Inferred latch for "CountValueSaved[0]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValueSaved[1]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValueSaved[2]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValueSaved[3]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValueSaved[4]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValueSaved[5]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValueSaved[6]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValueSaved[7]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValueSaved[8]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValueSaved[9]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValueSaved[10]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValueSaved[11]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValueSaved[12]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValue[0]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValue[1]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValue[2]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValue[3]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValue[4]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValue[5]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValue[6]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValue[7]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValue[8]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValue[9]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValue[10]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValue[11]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "CountValue[12]" at StateMachine.vhd(166) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
Info (10041): Inferred latch for "nxt_mode.st_330" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_321" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_320" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_310" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_300" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_290" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_221" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_220" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_210" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_200" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_190" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_120" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_111" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_110" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_100" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (10041): Inferred latch for "nxt_mode.st_reset" at StateMachine.vhd(65) File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
Info (12128): Elaborating entity "FallingEdge" for hierarchy "FallingEdge:FallingEdge_Min" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 152
Warning (10492): VHDL Process Statement warning at FallingEdge.vhd(51): signal "Button" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/FallingEdge.vhd Line: 51
Warning (10492): VHDL Process Statement warning at FallingEdge.vhd(51): signal "SavedValue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/FallingEdge.vhd Line: 51
Info (12128): Elaborating entity "ClockDivider" for hierarchy "ClockDivider:ClockDivider_1" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 180
Info (12128): Elaborating entity "ConvertIntBcd" for hierarchy "ConvertIntBcd:ConvertIntBcd_1" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 187
Info (12128): Elaborating entity "Decoder" for hierarchy "ConvertIntBcd:ConvertIntBcd_1|Decoder:Decoder_Min" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 66
Info (12128): Elaborating entity "Buzzer" for hierarchy "Buzzer:Buzzer_1" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 196
Warning (10492): VHDL Process Statement warning at Buzzer.vhd(100): signal "CountedValue2nd" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Buzzer.vhd Line: 100
Warning (10492): VHDL Process Statement warning at Buzzer.vhd(100): signal "CountedValue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Buzzer.vhd Line: 100
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ConvertIntBcd:ConvertIntBcd_1|Div4" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 62
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ConvertIntBcd:ConvertIntBcd_1|Mod2" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ConvertIntBcd:ConvertIntBcd_1|Div1" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ConvertIntBcd:ConvertIntBcd_1|Mod1" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 60
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ConvertIntBcd:ConvertIntBcd_1|Div0" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 60
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ConvertIntBcd:ConvertIntBcd_1|Mod0" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 59
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ConvertIntBcd:ConvertIntBcd_1|Div3" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 62
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ConvertIntBcd:ConvertIntBcd_1|Mod3" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div4" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 62
Info (12133): Instantiated megafunction "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div4" with the following parameter: File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 62
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_s0p.tdf
    Info (12023): Found entity 1: lpm_divide_s0p File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_divide_s0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/abs_divider_nbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_c7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/add_sub_8pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4v9.tdf
    Info (12023): Found entity 1: lpm_abs_4v9 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_abs_4v9.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_j0a.tdf
    Info (12023): Found entity 1: lpm_abs_j0a File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_abs_j0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod2" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 61
Info (12133): Instantiated megafunction "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod2" with the following parameter: File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 61
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_divide_icm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div1" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 61
Info (12133): Instantiated megafunction "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div1" with the following parameter: File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 61
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_divide_2jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_87f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod1" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 60
Info (12133): Instantiated megafunction "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod1" with the following parameter: File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 60
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div0" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 60
Info (12133): Instantiated megafunction "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div0" with the following parameter: File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 60
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_divide_vim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_27f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod0" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 59
Info (12133): Instantiated megafunction "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod0" with the following parameter: File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 59
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div3" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 62
Info (12133): Instantiated megafunction "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Div3" with the following parameter: File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 62
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod3" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 62
Info (12133): Instantiated megafunction "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod3" with the following parameter: File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd Line: 62
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (13014): Ignored 13 buffer(s)
    Info (13016): Ignored 13 CARRY_SUM buffer(s)
Warning (13012): Latch StateMachine:StateMachine_1|CountValue[3] has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_110 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|CountValue[2] has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_111 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|CountValue[1] has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_111 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|CountValue[0] has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_210 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|CountValue[4] has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_110 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|CountValue[5] has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_110 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|CountValue[6] has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_110 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|CountValue[7] has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_110 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|CountValue[8] has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_110 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|CountValue[9] has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_110 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|CountValue[10] has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_110 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|CountValue[11] has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_110 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|CountValue[12] has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 166
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_110 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|DebugLED[4] has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_300 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|nxt_mode.st_110_2041 has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_100 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|nxt_mode.st_210_1891 has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_200 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|nxt_mode.st_111_2011 has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_100 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|nxt_mode.st_100_2071 has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_120 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|nxt_mode.st_330_1651 has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_321 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|nxt_mode.st_190_1951 has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FallingEdge:FallingEdge_Clear|FallingOutput File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/FallingEdge.vhd Line: 30
Warning (13012): Latch StateMachine:StateMachine_1|nxt_mode.st_200_1921 has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_220 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|nxt_mode.st_reset_2101 has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FallingEdge:FallingEdge_Clear|FallingOutput File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/FallingEdge.vhd Line: 30
Warning (13012): Latch StateMachine:StateMachine_1|nxt_mode.st_300_1771 has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_320 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|nxt_mode.st_310_1741 has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_300 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|nxt_mode.st_290_1801 has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_200 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|nxt_mode.st_321_1681 has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_300 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Warning (13012): Latch StateMachine:StateMachine_1|nxt_mode.st_221_1831 has unsafe behavior File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1|mode.st_200 File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd Line: 41
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod3|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_8_result_int[1]~16" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf Line: 82
    Info (17048): Logic cell "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod3|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_8_result_int[0]~18" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf Line: 82
    Info (17048): Logic cell "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod3|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_9_result_int[0]~20" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf Line: 87
    Info (17048): Logic cell "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod3|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[0]~22" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf Line: 37
    Info (17048): Logic cell "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod3|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[0]~24" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf Line: 42
    Info (17048): Logic cell "ConvertIntBcd:ConvertIntBcd_1|lpm_divide:Mod3|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[0]~26" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf Line: 47
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "BuzzerEnableAlternate" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 35
    Warning (15610): No output dependent on input pin "NumberControlAlternate[0]" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 36
    Warning (15610): No output dependent on input pin "NumberControlAlternate[1]" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 36
    Warning (15610): No output dependent on input pin "NumberControlAlternate[2]" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 36
    Warning (15610): No output dependent on input pin "NumberControlAlternate[3]" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 36
    Warning (15610): No output dependent on input pin "NumberControlAlternate[4]" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 36
    Warning (15610): No output dependent on input pin "NumberControlAlternate[5]" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 36
    Warning (15610): No output dependent on input pin "NumberControlAlternate[6]" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 36
    Warning (15610): No output dependent on input pin "NumberControlAlternate[7]" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 36
    Warning (15610): No output dependent on input pin "NumberControlAlternate[8]" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 36
    Warning (15610): No output dependent on input pin "NumberControlAlternate[9]" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 36
    Warning (15610): No output dependent on input pin "NumberControlAlternate[10]" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 36
    Warning (15610): No output dependent on input pin "NumberControlAlternate[11]" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 36
    Warning (15610): No output dependent on input pin "NumberControlAlternate[12]" File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd Line: 36
Info (21057): Implemented 1743 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 1673 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 737 megabytes
    Info: Processing ended: Tue Dec 12 21:01:21 2017
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:01:06


