
ROBKO.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000046  00800100  00008008  000080bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00008008  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000f2d  00800146  00800146  00008102  2**0
                  ALLOC
  3 .eeprom       00000025  00810000  00810000  00008102  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .debug_aranges 000003e0  00000000  00000000  00008127  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00001354  00000000  00000000  00008507  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00007a6c  00000000  00000000  0000985b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000028e2  00000000  00000000  000112c7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00006591  00000000  00000000  00013ba9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000f00  00000000  00000000  0001a13c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000029a5  00000000  00000000  0001b03c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000059e6  00000000  00000000  0001d9e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000320  00000000  00000000  000233c7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 6c 01 	jmp	0x2d8	; 0x2d8 <__ctors_end>
       4:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
       8:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
       c:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      10:	0c 94 04 02 	jmp	0x408	; 0x408 <__vector_4>
      14:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      18:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      1c:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      20:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      24:	0c 94 0e 02 	jmp	0x41c	; 0x41c <__vector_9>
      28:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      2c:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      30:	0c 94 ea 0e 	jmp	0x1dd4	; 0x1dd4 <__vector_12>
      34:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      38:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      3c:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      40:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      44:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      48:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      4c:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      50:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      54:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      58:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      5c:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      60:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      64:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      68:	0c 94 35 02 	jmp	0x46a	; 0x46a <__vector_26>
      6c:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      70:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      74:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      78:	0c 94 59 0e 	jmp	0x1cb2	; 0x1cb2 <__vector_30>
      7c:	0c 94 87 0e 	jmp	0x1d0e	; 0x1d0e <__vector_31>
      80:	0c 94 4f 0e 	jmp	0x1c9e	; 0x1c9e <__vector_32>
      84:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      88:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      8c:	08 4a       	sbci	r16, 0xA8	; 168
      8e:	d7 3b       	cpi	r29, 0xB7	; 183
      90:	3b ce       	rjmp	.-906    	; 0xfffffd08 <__eeprom_end+0xff7efce3>
      92:	01 6e       	ori	r16, 0xE1	; 225
      94:	84 bc       	out	0x24, r8	; 36
      96:	bf fd       	.word	0xfdbf	; ????
      98:	c1 2f       	mov	r28, r17
      9a:	3d 6c       	ori	r19, 0xCD	; 205
      9c:	74 31       	cpi	r23, 0x14	; 20
      9e:	9a bd       	out	0x2a, r25	; 42
      a0:	56 83       	std	Z+6, r21	; 0x06
      a2:	3d da       	rcall	.-2950   	; 0xfffff51e <__eeprom_end+0xff7ef4f9>
      a4:	3d 00       	.word	0x003d	; ????
      a6:	c7 7f       	andi	r28, 0xF7	; 247
      a8:	11 be       	out	0x31, r1	; 49
      aa:	d9 e4       	ldi	r29, 0x49	; 73
      ac:	bb 4c       	sbci	r27, 0xCB	; 203
      ae:	3e 91       	ld	r19, -X
      b0:	6b aa       	std	Y+51, r6	; 0x33
      b2:	aa be       	out	0x3a, r10	; 58
      b4:	00 00       	nop
      b6:	00 80       	ld	r0, Z
      b8:	3f 05       	cpc	r19, r15
      ba:	a8 4c       	sbci	r26, 0xC8	; 200
      bc:	cd b2       	in	r12, 0x1d	; 29
      be:	d4 4e       	sbci	r29, 0xE4	; 228
      c0:	b9 38       	cpi	r27, 0x89	; 137
      c2:	36 a9       	ldd	r19, Z+54	; 0x36
      c4:	02 0c       	add	r0, r2
      c6:	50 b9       	out	0x00, r21	; 0
      c8:	91 86       	std	Z+9, r9	; 0x09
      ca:	88 08       	sbc	r8, r8
      cc:	3c a6       	std	Y+44, r3	; 0x2c
      ce:	aa aa       	std	Y+50, r10	; 0x32
      d0:	2a be       	out	0x3a, r2	; 58
      d2:	00 00       	nop
      d4:	00 80       	ld	r0, Z
      d6:	3f 00       	.word	0x003f	; ????

000000d7 <aucCRCHi>:
      d7:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      e7:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      f7:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     107:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     117:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     127:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     137:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     147:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     157:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     167:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     177:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     187:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     197:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     1a7:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     1b7:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     1c7:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@

000001d7 <aucCRCLo>:
     1d7:	00 c0 c1 01 c3 03 02 c2 c6 06 07 c7 05 c5 c4 04     ................
     1e7:	cc 0c 0d cd 0f cf ce 0e 0a ca cb 0b c9 09 08 c8     ................
     1f7:	d8 18 19 d9 1b db da 1a 1e de df 1f dd 1d 1c dc     ................
     207:	14 d4 d5 15 d7 17 16 d6 d2 12 13 d3 11 d1 d0 10     ................
     217:	f0 30 31 f1 33 f3 f2 32 36 f6 f7 37 f5 35 34 f4     .01.3..26..7.54.
     227:	3c fc fd 3d ff 3f 3e fe fa 3a 3b fb 39 f9 f8 38     <..=.?>..:;.9..8
     237:	28 e8 e9 29 eb 2b 2a ea ee 2e 2f ef 2d ed ec 2c     (..).+*.../.-..,
     247:	e4 24 25 e5 27 e7 e6 26 22 e2 e3 23 e1 21 20 e0     .$%.'..&"..#.! .
     257:	a0 60 61 a1 63 a3 a2 62 66 a6 a7 67 a5 65 64 a4     .`a.c..bf..g.ed.
     267:	6c ac ad 6d af 6f 6e ae aa 6a 6b ab 69 a9 a8 68     l..m.on..jk.i..h
     277:	78 b8 b9 79 bb 7b 7a ba be 7e 7f bf 7d bd bc 7c     x..y.{z..~..}..|
     287:	b4 74 75 b5 77 b7 b6 76 72 b2 b3 73 b1 71 70 b0     .tu.w..vr..s.qp.
     297:	50 90 91 51 93 53 52 92 96 56 57 97 55 95 94 54     P..Q.SR..VW.U..T
     2a7:	9c 5c 5d 9d 5f 9f 9e 5e 5a 9a 9b 5b 99 59 58 98     .\]._..^Z..[.YX.
     2b7:	88 48 49 89 4b 8b 8a 4a 4e 8e 8f 4f 8d 4d 4c 8c     .HI.K..JN..O.ML.
     2c7:	44 84 85 45 87 47 46 86 82 42 43 83 41 81 80 40     D..E.GF..BC.A..@
	...

000002d8 <__ctors_end>:
     2d8:	11 24       	eor	r1, r1
     2da:	1f be       	out	0x3f, r1	; 63
     2dc:	cf ef       	ldi	r28, 0xFF	; 255
     2de:	d0 e1       	ldi	r29, 0x10	; 16
     2e0:	de bf       	out	0x3e, r29	; 62
     2e2:	cd bf       	out	0x3d, r28	; 61

000002e4 <__do_copy_data>:
     2e4:	11 e0       	ldi	r17, 0x01	; 1
     2e6:	a0 e0       	ldi	r26, 0x00	; 0
     2e8:	b1 e0       	ldi	r27, 0x01	; 1
     2ea:	e8 e0       	ldi	r30, 0x08	; 8
     2ec:	f0 e8       	ldi	r31, 0x80	; 128
     2ee:	00 e0       	ldi	r16, 0x00	; 0
     2f0:	0b bf       	out	0x3b, r16	; 59
     2f2:	02 c0       	rjmp	.+4      	; 0x2f8 <__do_copy_data+0x14>
     2f4:	07 90       	elpm	r0, Z+
     2f6:	0d 92       	st	X+, r0
     2f8:	a6 34       	cpi	r26, 0x46	; 70
     2fa:	b1 07       	cpc	r27, r17
     2fc:	d9 f7       	brne	.-10     	; 0x2f4 <__do_copy_data+0x10>

000002fe <__do_clear_bss>:
     2fe:	10 e1       	ldi	r17, 0x10	; 16
     300:	a6 e4       	ldi	r26, 0x46	; 70
     302:	b1 e0       	ldi	r27, 0x01	; 1
     304:	01 c0       	rjmp	.+2      	; 0x308 <.do_clear_bss_start>

00000306 <.do_clear_bss_loop>:
     306:	1d 92       	st	X+, r1

00000308 <.do_clear_bss_start>:
     308:	a3 37       	cpi	r26, 0x73	; 115
     30a:	b1 07       	cpc	r27, r17
     30c:	e1 f7       	brne	.-8      	; 0x306 <.do_clear_bss_loop>
     30e:	0e 94 95 04 	call	0x92a	; 0x92a <main>
     312:	0c 94 02 40 	jmp	0x8004	; 0x8004 <_exit>

00000316 <__bad_interrupt>:
     316:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000031a <eMBRegInputCB>:

eMBErrorCode eMBRegInputCB
(
	UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs
)
{
     31a:	dc 01       	movw	r26, r24
	unsigned int iRegIndex;
 
	// MB_FUNC_READ_INPUT_REGISTER           (  4 )
	if( (usAddress >= REG_INPUT_START) &&
     31c:	61 15       	cp	r22, r1
     31e:	71 05       	cpc	r23, r1
     320:	01 f1       	breq	.+64     	; 0x362 <eMBRegInputCB+0x48>
     322:	ca 01       	movw	r24, r20
     324:	86 0f       	add	r24, r22
     326:	97 1f       	adc	r25, r23
     328:	41 97       	sbiw	r24, 0x11	; 17
     32a:	d8 f4       	brcc	.+54     	; 0x362 <eMBRegInputCB+0x48>
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS)
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
     32c:	61 50       	subi	r22, 0x01	; 1
     32e:	70 40       	sbci	r23, 0x00	; 0
     330:	12 c0       	rjmp	.+36     	; 0x356 <eMBRegInputCB+0x3c>
		while( usNRegs > 0 ) {
			*pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] >> 8);
     332:	fb 01       	movw	r30, r22
     334:	ee 0f       	add	r30, r30
     336:	ff 1f       	adc	r31, r31
     338:	ed 5e       	subi	r30, 0xED	; 237
     33a:	f4 4f       	sbci	r31, 0xF4	; 244
     33c:	80 81       	ld	r24, Z
     33e:	91 81       	ldd	r25, Z+1	; 0x01
     340:	9c 93       	st	X, r25
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
     342:	80 81       	ld	r24, Z
     344:	91 81       	ldd	r25, Z+1	; 0x01
     346:	11 96       	adiw	r26, 0x01	; 1
     348:	8c 93       	st	X, r24
     34a:	11 97       	sbiw	r26, 0x01	; 1

eMBErrorCode eMBRegInputCB
(
	UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs
)
{
     34c:	12 96       	adiw	r26, 0x02	; 2
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
		while( usNRegs > 0 ) {
			*pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] >> 8);
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
			++iRegIndex;
     34e:	6f 5f       	subi	r22, 0xFF	; 255
     350:	7f 4f       	sbci	r23, 0xFF	; 255
			--usNRegs;
     352:	41 50       	subi	r20, 0x01	; 1
     354:	50 40       	sbci	r21, 0x00	; 0
	// MB_FUNC_READ_INPUT_REGISTER           (  4 )
	if( (usAddress >= REG_INPUT_START) &&
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS)
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
		while( usNRegs > 0 ) {
     356:	41 15       	cp	r20, r1
     358:	51 05       	cpc	r21, r1
     35a:	59 f7       	brne	.-42     	; 0x332 <eMBRegInputCB+0x18>
     35c:	20 e0       	ldi	r18, 0x00	; 0
     35e:	30 e0       	ldi	r19, 0x00	; 0
     360:	02 c0       	rjmp	.+4      	; 0x366 <eMBRegInputCB+0x4c>
     362:	21 e0       	ldi	r18, 0x01	; 1
     364:	30 e0       	ldi	r19, 0x00	; 0
			--usNRegs;
		}
		return MB_ENOERR;
	}
	return MB_ENOREG;
}
     366:	c9 01       	movw	r24, r18
     368:	08 95       	ret

0000036a <eMBRegHoldingCB>:
eMBErrorCode eMBRegHoldingCB
(
	UCHAR * pucRegBuffer, USHORT usAddress,
	USHORT usNRegs, eMBRegisterMode eMode
)
{
     36a:	cf 93       	push	r28
     36c:	df 93       	push	r29
     36e:	ec 01       	movw	r28, r24
	unsigned int iRegIndex;
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_HOLDING_START) &&
     370:	61 15       	cp	r22, r1
     372:	71 05       	cpc	r23, r1
     374:	09 f4       	brne	.+2      	; 0x378 <eMBRegHoldingCB+0xe>
     376:	42 c0       	rjmp	.+132    	; 0x3fc <eMBRegHoldingCB+0x92>
     378:	ca 01       	movw	r24, r20
     37a:	86 0f       	add	r24, r22
     37c:	97 1f       	adc	r25, r23
     37e:	41 97       	sbiw	r24, 0x11	; 17
     380:	e8 f5       	brcc	.+122    	; 0x3fc <eMBRegHoldingCB+0x92>
		(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS)
	) {
		switch(eMode) {
     382:	21 15       	cp	r18, r1
     384:	31 05       	cpc	r19, r1
     386:	21 f0       	breq	.+8      	; 0x390 <eMBRegHoldingCB+0x26>
     388:	21 30       	cpi	r18, 0x01	; 1
     38a:	31 05       	cpc	r19, r1
     38c:	b9 f5       	brne	.+110    	; 0x3fc <eMBRegHoldingCB+0x92>
     38e:	17 c0       	rjmp	.+46     	; 0x3be <eMBRegHoldingCB+0x54>
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
     390:	61 50       	subi	r22, 0x01	; 1
     392:	70 40       	sbci	r23, 0x00	; 0
     394:	10 c0       	rjmp	.+32     	; 0x3b6 <eMBRegHoldingCB+0x4c>
			while( usNRegs > 0 ) {
				*pucRegBuffer++ = uiRegHolding[iRegIndex]>>8;
     396:	fb 01       	movw	r30, r22
     398:	ee 0f       	add	r30, r30
     39a:	ff 1f       	adc	r31, r31
     39c:	ec 54       	subi	r30, 0x4C	; 76
     39e:	f5 4f       	sbci	r31, 0xF5	; 245
     3a0:	80 81       	ld	r24, Z
     3a2:	91 81       	ldd	r25, Z+1	; 0x01
     3a4:	98 83       	st	Y, r25
				*pucRegBuffer++ = uiRegHolding[iRegIndex];
     3a6:	80 81       	ld	r24, Z
     3a8:	91 81       	ldd	r25, Z+1	; 0x01
     3aa:	89 83       	std	Y+1, r24	; 0x01
eMBErrorCode eMBRegHoldingCB
(
	UCHAR * pucRegBuffer, USHORT usAddress,
	USHORT usNRegs, eMBRegisterMode eMode
)
{
     3ac:	22 96       	adiw	r28, 0x02	; 2
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
				*pucRegBuffer++ = uiRegHolding[iRegIndex]>>8;
				*pucRegBuffer++ = uiRegHolding[iRegIndex];
				++iRegIndex;
     3ae:	6f 5f       	subi	r22, 0xFF	; 255
     3b0:	7f 4f       	sbci	r23, 0xFF	; 255
				--usNRegs;
     3b2:	41 50       	subi	r20, 0x01	; 1
     3b4:	50 40       	sbci	r21, 0x00	; 0
		(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS)
	) {
		switch(eMode) {
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
     3b6:	41 15       	cp	r20, r1
     3b8:	51 05       	cpc	r21, r1
     3ba:	69 f7       	brne	.-38     	; 0x396 <eMBRegHoldingCB+0x2c>
     3bc:	1c c0       	rjmp	.+56     	; 0x3f6 <eMBRegHoldingCB+0x8c>
		/*
		 	Update current register values.
		 	MB_FUNC_WRITE_MULTIPLE_REGISTERS             (16)
		*/
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
     3be:	61 50       	subi	r22, 0x01	; 1
     3c0:	70 40       	sbci	r23, 0x00	; 0
     3c2:	16 c0       	rjmp	.+44     	; 0x3f0 <eMBRegHoldingCB+0x86>
			while( usNRegs > 0 ) {
				uiRegHolding[iRegIndex]  = (*pucRegBuffer++)<<8;
     3c4:	b8 81       	ld	r27, Y
     3c6:	a0 e0       	ldi	r26, 0x00	; 0
     3c8:	fb 01       	movw	r30, r22
     3ca:	ee 0f       	add	r30, r30
     3cc:	ff 1f       	adc	r31, r31
     3ce:	ec 54       	subi	r30, 0x4C	; 76
     3d0:	f5 4f       	sbci	r31, 0xF5	; 245
     3d2:	b1 83       	std	Z+1, r27	; 0x01
     3d4:	a0 83       	st	Z, r26
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
     3d6:	20 81       	ld	r18, Z
     3d8:	31 81       	ldd	r19, Z+1	; 0x01
     3da:	89 81       	ldd	r24, Y+1	; 0x01
     3dc:	90 e0       	ldi	r25, 0x00	; 0
     3de:	28 2b       	or	r18, r24
     3e0:	39 2b       	or	r19, r25
     3e2:	31 83       	std	Z+1, r19	; 0x01
     3e4:	20 83       	st	Z, r18
eMBErrorCode eMBRegHoldingCB
(
	UCHAR * pucRegBuffer, USHORT usAddress,
	USHORT usNRegs, eMBRegisterMode eMode
)
{
     3e6:	22 96       	adiw	r28, 0x02	; 2
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
				uiRegHolding[iRegIndex]  = (*pucRegBuffer++)<<8;
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
				++iRegIndex;
     3e8:	6f 5f       	subi	r22, 0xFF	; 255
     3ea:	7f 4f       	sbci	r23, 0xFF	; 255
				--usNRegs;
     3ec:	41 50       	subi	r20, 0x01	; 1
     3ee:	50 40       	sbci	r21, 0x00	; 0
		 	Update current register values.
		 	MB_FUNC_WRITE_MULTIPLE_REGISTERS             (16)
		*/
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
     3f0:	41 15       	cp	r20, r1
     3f2:	51 05       	cpc	r21, r1
     3f4:	39 f7       	brne	.-50     	; 0x3c4 <eMBRegHoldingCB+0x5a>
     3f6:	20 e0       	ldi	r18, 0x00	; 0
     3f8:	30 e0       	ldi	r19, 0x00	; 0
     3fa:	02 c0       	rjmp	.+4      	; 0x400 <eMBRegHoldingCB+0x96>
     3fc:	21 e0       	ldi	r18, 0x01	; 1
     3fe:	30 e0       	ldi	r19, 0x00	; 0
		 return MB_ENOERR;
		}
	}

	return MB_ENOREG;
}
     400:	c9 01       	movw	r24, r18
     402:	df 91       	pop	r29
     404:	cf 91       	pop	r28
     406:	08 95       	ret

00000408 <__vector_4>:
		ucRegCoilsBuf[0] = arrMotor[i].direction ?  (1<<i) : 0;
	}
}
///////////////////////////////////////////////////////////////////////////////////////////
ISR( INT3_vect )
{
     408:	1f 92       	push	r1
     40a:	0f 92       	push	r0
     40c:	0f b6       	in	r0, 0x3f	; 63
     40e:	0f 92       	push	r0
     410:	11 24       	eor	r1, r1

		while( PINE & ( 1<<PE3 ) ) {
			asm("nop\n");
		}
	}
}
     412:	0f 90       	pop	r0
     414:	0f be       	out	0x3f, r0	; 63
     416:	0f 90       	pop	r0
     418:	1f 90       	pop	r1
     41a:	18 95       	reti

0000041c <__vector_9>:
	PORTC = ( 0xFF & newPortc );
	PORTD = ( 0xF0 & newPortd ) | ( 0x0F & PORTD );
}
///////////////////////////////////////////////////////////////////////////////////////////
ISR(TIMER2_COMP_vect)
{
     41c:	1f 92       	push	r1
     41e:	0f 92       	push	r0
     420:	0f b6       	in	r0, 0x3f	; 63
     422:	0f 92       	push	r0
     424:	11 24       	eor	r1, r1
     426:	8f 93       	push	r24
     428:	9f 93       	push	r25
	/* fires 100 times a second / every 10ms */
	++timer_events;
     42a:	80 91 4b 01 	lds	r24, 0x014B
     42e:	90 91 4c 01 	lds	r25, 0x014C
     432:	01 96       	adiw	r24, 0x01	; 1
     434:	90 93 4c 01 	sts	0x014C, r25
     438:	80 93 4b 01 	sts	0x014B, r24
}
     43c:	9f 91       	pop	r25
     43e:	8f 91       	pop	r24
     440:	0f 90       	pop	r0
     442:	0f be       	out	0x3f, r0	; 63
     444:	0f 90       	pop	r0
     446:	1f 90       	pop	r1
     448:	18 95       	reti

0000044a <dhcp_client_event_callback>:

void dhcp_client_event_callback(enum dhcp_client_event event)
{
	switch( event ) {
     44a:	84 30       	cpi	r24, 0x04	; 4
     44c:	91 05       	cpc	r25, r1
     44e:	29 f0       	breq	.+10     	; 0x45a <dhcp_client_event_callback+0x10>
     450:	85 30       	cpi	r24, 0x05	; 5
     452:	91 05       	cpc	r25, r1
     454:	31 f0       	breq	.+12     	; 0x462 <dhcp_client_event_callback+0x18>
     456:	01 97       	sbiw	r24, 0x01	; 1
     458:	39 f4       	brne	.+14     	; 0x468 <dhcp_client_event_callback+0x1e>
	case DHCP_CLIENT_EVT_LEASE_EXPIRED:
//		printf_P(PSTR("[dhcp] lease expired\n"));
	 break;
	case DHCP_CLIENT_EVT_TIMEOUT:
//		printf_P(PSTR("[dhcp] timeout\n"));
		flagDhcp = 1;
     45a:	81 e0       	ldi	r24, 0x01	; 1
     45c:	80 93 4e 01 	sts	0x014E, r24
     460:	08 95       	ret
	 break;
	case DHCP_CLIENT_EVT_ERROR:
//		printf_P(PSTR("[dhcp] error\n"));
		flagDhcp = 1;
     462:	81 e0       	ldi	r24, 0x01	; 1
     464:	80 93 4e 01 	sts	0x014E, r24
     468:	08 95       	ret

0000046a <__vector_26>:
		}
	}
}
///////////////////////////////////////////////////////////////////////////////////////////
ISR( TIMER3_COMPA_vect )
{
     46a:	1f 92       	push	r1
     46c:	0f 92       	push	r0
     46e:	0f b6       	in	r0, 0x3f	; 63
     470:	0f 92       	push	r0
     472:	0b b6       	in	r0, 0x3b	; 59
     474:	0f 92       	push	r0
     476:	11 24       	eor	r1, r1
     478:	0f 93       	push	r16
     47a:	1f 93       	push	r17
     47c:	2f 93       	push	r18
     47e:	3f 93       	push	r19
     480:	4f 93       	push	r20
     482:	5f 93       	push	r21
     484:	6f 93       	push	r22
     486:	7f 93       	push	r23
     488:	8f 93       	push	r24
     48a:	9f 93       	push	r25
     48c:	af 93       	push	r26
     48e:	bf 93       	push	r27
     490:	cf 93       	push	r28
     492:	df 93       	push	r29
     494:	ef 93       	push	r30
     496:	ff 93       	push	r31
	uint8_t i;
	static char n = 0;
	uint8_t newPorta = 0, newPortb = 0, newPortc = 0, newPortd = 0;

	TCNT3 = 0;
     498:	10 92 89 00 	sts	0x0089, r1
     49c:	10 92 88 00 	sts	0x0088, r1
	if( OCR3A > 8000 ) {
     4a0:	80 91 86 00 	lds	r24, 0x0086
     4a4:	90 91 87 00 	lds	r25, 0x0087
		//OCR3A -= 100;
	}

	if( uiModbusTimeOutCounter ) {
     4a8:	80 91 4a 01 	lds	r24, 0x014A
     4ac:	88 23       	and	r24, r24
     4ae:	61 f0       	breq	.+24     	; 0x4c8 <__vector_26+0x5e>
		--uiModbusTimeOutCounter;
     4b0:	80 91 4a 01 	lds	r24, 0x014A
     4b4:	81 50       	subi	r24, 0x01	; 1
     4b6:	80 93 4a 01 	sts	0x014A, r24
		}

		return;
	}

	if( !( PINE & ( 1<<PE3 ) ) ) {
     4ba:	0b 9b       	sbis	0x01, 3	; 1
     4bc:	39 c0       	rjmp	.+114    	; 0x530 <__vector_26+0xc6>
     4be:	b0 e0       	ldi	r27, 0x00	; 0
     4c0:	70 e0       	ldi	r23, 0x00	; 0
     4c2:	10 e0       	ldi	r17, 0x00	; 0
     4c4:	a0 e0       	ldi	r26, 0x00	; 0
     4c6:	29 c1       	rjmp	.+594    	; 0x71a <__vector_26+0x2b0>
	}

	if( uiModbusTimeOutCounter ) {
		--uiModbusTimeOutCounter;
	} else {
		memset( &ucRegCoilsBuf, 0, sizeof(ucRegCoilsBuf) );
     4c8:	2d e8       	ldi	r18, 0x8D	; 141
     4ca:	3b e0       	ldi	r19, 0x0B	; 11
     4cc:	c9 01       	movw	r24, r18
     4ce:	60 e0       	ldi	r22, 0x00	; 0
     4d0:	70 e0       	ldi	r23, 0x00	; 0
     4d2:	43 e0       	ldi	r20, 0x03	; 3
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	0e 94 d4 3f 	call	0x7fa8	; 0x7fa8 <memset>
		memset( &uiRegInputBuf, 0, sizeof(uiRegInputBuf) );
     4da:	23 e1       	ldi	r18, 0x13	; 19
     4dc:	3b e0       	ldi	r19, 0x0B	; 11
     4de:	c9 01       	movw	r24, r18
     4e0:	60 e0       	ldi	r22, 0x00	; 0
     4e2:	70 e0       	ldi	r23, 0x00	; 0
     4e4:	4e e1       	ldi	r20, 0x1E	; 30
     4e6:	50 e0       	ldi	r21, 0x00	; 0
     4e8:	0e 94 d4 3f 	call	0x7fa8	; 0x7fa8 <memset>
		memset( &uiRegHolding, 0, sizeof(uiRegHolding) );
     4ec:	24 eb       	ldi	r18, 0xB4	; 180
     4ee:	3a e0       	ldi	r19, 0x0A	; 10
     4f0:	c9 01       	movw	r24, r18
     4f2:	60 e0       	ldi	r22, 0x00	; 0
     4f4:	70 e0       	ldi	r23, 0x00	; 0
     4f6:	4e e1       	ldi	r20, 0x1E	; 30
     4f8:	50 e0       	ldi	r21, 0x00	; 0
     4fa:	0e 94 d4 3f 	call	0x7fa8	; 0x7fa8 <memset>

		for( i = 0; i < SIZE_OF_ARRAY( arrMotor ); i++ ) {
			arrMotor[ i ].step = 0;
     4fe:	10 92 3e 0b 	sts	0x0B3E, r1
     502:	10 92 3d 0b 	sts	0x0B3D, r1
     506:	10 92 44 0b 	sts	0x0B44, r1
     50a:	10 92 43 0b 	sts	0x0B43, r1
     50e:	10 92 4a 0b 	sts	0x0B4A, r1
     512:	10 92 49 0b 	sts	0x0B49, r1
     516:	10 92 50 0b 	sts	0x0B50, r1
     51a:	10 92 4f 0b 	sts	0x0B4F, r1
     51e:	10 92 56 0b 	sts	0x0B56, r1
     522:	10 92 55 0b 	sts	0x0B55, r1
     526:	10 92 5c 0b 	sts	0x0B5C, r1
     52a:	10 92 5b 0b 	sts	0x0B5B, r1
     52e:	01 c1       	rjmp	.+514    	; 0x732 <__vector_26+0x2c8>
	} else {
		memset( &ucRegCoilsBuf, 0, sizeof(ucRegCoilsBuf) );
		memset( &uiRegInputBuf, 0, sizeof(uiRegInputBuf) );
		memset( &uiRegHolding, 0, sizeof(uiRegHolding) );

		for( i = 0; i < SIZE_OF_ARRAY( arrMotor ); i++ ) {
     530:	b0 e0       	ldi	r27, 0x00	; 0
     532:	70 e0       	ldi	r23, 0x00	; 0
     534:	10 e0       	ldi	r17, 0x00	; 0
     536:	a0 e0       	ldi	r26, 0x00	; 0
     538:	40 e0       	ldi	r20, 0x00	; 0
     53a:	50 e0       	ldi	r21, 0x00	; 0

					if( 3 != i ) --arrMotor[i].pos;
					else ++arrMotor[i].pos;
				} else {
					if( (char)--arrMotor[i].state < 0 ) {
						arrMotor[i].state = SIZE_OF_ARRAY( arrStep ) - 1;
     53c:	07 e0       	ldi	r16, 0x07	; 7
				case 0: newPorta |= ( 0x0F & arrStep[ arrMotor[i].state ] ); break;
				case 1: newPorta |= ( 0xF0 & arrStep[ arrMotor[i].state ] ); break;
				case 2: newPortc |= ( 0xF0 & arrStep[ arrMotor[i].state ] );
					// Запазва текущия ъгъл на хващача:
					if( !arrMotor[5].step ) {
						arrMotor[5].step = 1;
     53e:	c1 e0       	ldi	r28, 0x01	; 1
     540:	d0 e0       	ldi	r29, 0x00	; 0
	} else {
		memset( &ucRegCoilsBuf, 0, sizeof(ucRegCoilsBuf) );
		memset( &uiRegInputBuf, 0, sizeof(uiRegInputBuf) );
		memset( &uiRegHolding, 0, sizeof(uiRegHolding) );

		for( i = 0; i < SIZE_OF_ARRAY( arrMotor ); i++ ) {
     542:	64 2f       	mov	r22, r20

	if( !( PINE & ( 1<<PE3 ) ) ) {
		
		for( i = 0; i < SIZE_OF_ARRAY( arrMotor ); i++ ) {

			if( arrMotor[i].step ) {
     544:	9a 01       	movw	r18, r20
     546:	22 0f       	add	r18, r18
     548:	33 1f       	adc	r19, r19
     54a:	24 0f       	add	r18, r20
     54c:	35 1f       	adc	r19, r21
     54e:	f9 01       	movw	r30, r18
     550:	ee 0f       	add	r30, r30
     552:	ff 1f       	adc	r31, r31
     554:	e3 5c       	subi	r30, 0xC3	; 195
     556:	f4 4f       	sbci	r31, 0xF4	; 244
     558:	80 81       	ld	r24, Z
     55a:	91 81       	ldd	r25, Z+1	; 0x01
     55c:	89 2b       	or	r24, r25
     55e:	09 f4       	brne	.+2      	; 0x562 <__vector_26+0xf8>
     560:	cd c0       	rjmp	.+410    	; 0x6fc <__vector_26+0x292>
				
				switch( i ) {
     562:	42 30       	cpi	r20, 0x02	; 2
     564:	59 f1       	breq	.+86     	; 0x5bc <__vector_26+0x152>
     566:	43 30       	cpi	r20, 0x03	; 3
     568:	30 f4       	brcc	.+12     	; 0x576 <__vector_26+0x10c>
     56a:	44 23       	and	r20, r20
     56c:	71 f0       	breq	.+28     	; 0x58a <__vector_26+0x120>
     56e:	41 30       	cpi	r20, 0x01	; 1
     570:	09 f0       	breq	.+2      	; 0x574 <__vector_26+0x10a>
     572:	7d c0       	rjmp	.+250    	; 0x66e <__vector_26+0x204>
     574:	16 c0       	rjmp	.+44     	; 0x5a2 <__vector_26+0x138>
     576:	44 30       	cpi	r20, 0x04	; 4
     578:	09 f4       	brne	.+2      	; 0x57c <__vector_26+0x112>
     57a:	60 c0       	rjmp	.+192    	; 0x63c <__vector_26+0x1d2>
     57c:	44 30       	cpi	r20, 0x04	; 4
     57e:	08 f4       	brcc	.+2      	; 0x582 <__vector_26+0x118>
     580:	50 c0       	rjmp	.+160    	; 0x622 <__vector_26+0x1b8>
     582:	45 30       	cpi	r20, 0x05	; 5
     584:	09 f0       	breq	.+2      	; 0x588 <__vector_26+0x11e>
     586:	73 c0       	rjmp	.+230    	; 0x66e <__vector_26+0x204>
     588:	66 c0       	rjmp	.+204    	; 0x656 <__vector_26+0x1ec>
				case 0: newPorta |= ( 0x0F & arrStep[ arrMotor[i].state ] ); break;
     58a:	f9 01       	movw	r30, r18
     58c:	ee 0f       	add	r30, r30
     58e:	ff 1f       	adc	r31, r31
     590:	e5 5c       	subi	r30, 0xC5	; 197
     592:	f4 4f       	sbci	r31, 0xF4	; 244
     594:	e4 81       	ldd	r30, Z+4	; 0x04
     596:	f0 e0       	ldi	r31, 0x00	; 0
     598:	ef 5f       	subi	r30, 0xFF	; 255
     59a:	fe 4f       	sbci	r31, 0xFE	; 254
     59c:	80 81       	ld	r24, Z
     59e:	8f 70       	andi	r24, 0x0F	; 15
     5a0:	0b c0       	rjmp	.+22     	; 0x5b8 <__vector_26+0x14e>
				case 1: newPorta |= ( 0xF0 & arrStep[ arrMotor[i].state ] ); break;
     5a2:	f9 01       	movw	r30, r18
     5a4:	ee 0f       	add	r30, r30
     5a6:	ff 1f       	adc	r31, r31
     5a8:	e5 5c       	subi	r30, 0xC5	; 197
     5aa:	f4 4f       	sbci	r31, 0xF4	; 244
     5ac:	e4 81       	ldd	r30, Z+4	; 0x04
     5ae:	f0 e0       	ldi	r31, 0x00	; 0
     5b0:	ef 5f       	subi	r30, 0xFF	; 255
     5b2:	fe 4f       	sbci	r31, 0xFE	; 254
     5b4:	80 81       	ld	r24, Z
     5b6:	80 7f       	andi	r24, 0xF0	; 240
     5b8:	b8 2b       	or	r27, r24
     5ba:	59 c0       	rjmp	.+178    	; 0x66e <__vector_26+0x204>
				case 2: newPortc |= ( 0xF0 & arrStep[ arrMotor[i].state ] );
     5bc:	f9 01       	movw	r30, r18
     5be:	ee 0f       	add	r30, r30
     5c0:	ff 1f       	adc	r31, r31
     5c2:	e5 5c       	subi	r30, 0xC5	; 197
     5c4:	f4 4f       	sbci	r31, 0xF4	; 244
     5c6:	e4 81       	ldd	r30, Z+4	; 0x04
     5c8:	f0 e0       	ldi	r31, 0x00	; 0
     5ca:	ef 5f       	subi	r30, 0xFF	; 255
     5cc:	fe 4f       	sbci	r31, 0xFE	; 254
     5ce:	80 81       	ld	r24, Z
     5d0:	80 7f       	andi	r24, 0xF0	; 240
     5d2:	18 2b       	or	r17, r24
					// Запазва текущия ъгъл на хващача:
					if( !arrMotor[5].step ) {
     5d4:	80 91 5b 0b 	lds	r24, 0x0B5B
     5d8:	90 91 5c 0b 	lds	r25, 0x0B5C
     5dc:	89 2b       	or	r24, r25
     5de:	09 f0       	breq	.+2      	; 0x5e2 <__vector_26+0x178>
     5e0:	46 c0       	rjmp	.+140    	; 0x66e <__vector_26+0x204>
						arrMotor[5].step = 1;
     5e2:	d0 93 5c 0b 	sts	0x0B5C, r29
     5e6:	c0 93 5b 0b 	sts	0x0B5B, r28
						arrMotor[5].direction = !arrMotor[2].direction;
     5ea:	80 91 4c 0b 	lds	r24, 0x0B4C
     5ee:	90 e0       	ldi	r25, 0x00	; 0
     5f0:	88 23       	and	r24, r24
     5f2:	09 f4       	brne	.+2      	; 0x5f6 <__vector_26+0x18c>
     5f4:	91 e0       	ldi	r25, 0x01	; 1
     5f6:	90 93 5e 0b 	sts	0x0B5E, r25
						arrMotor[5].pos += arrMotor[5].direction ? 1 : -1;
     5fa:	20 91 59 0b 	lds	r18, 0x0B59
     5fe:	30 91 5a 0b 	lds	r19, 0x0B5A
     602:	80 91 5e 0b 	lds	r24, 0x0B5E
     606:	88 23       	and	r24, r24
     608:	19 f4       	brne	.+6      	; 0x610 <__vector_26+0x1a6>
     60a:	8f ef       	ldi	r24, 0xFF	; 255
     60c:	9f ef       	ldi	r25, 0xFF	; 255
     60e:	02 c0       	rjmp	.+4      	; 0x614 <__vector_26+0x1aa>
     610:	81 e0       	ldi	r24, 0x01	; 1
     612:	90 e0       	ldi	r25, 0x00	; 0
     614:	82 0f       	add	r24, r18
     616:	93 1f       	adc	r25, r19
     618:	90 93 5a 0b 	sts	0x0B5A, r25
     61c:	80 93 59 0b 	sts	0x0B59, r24
     620:	26 c0       	rjmp	.+76     	; 0x66e <__vector_26+0x204>
					}
				 break;
				case 3: newPortc |= ( 0x0F & arrStep[ arrMotor[i].state ] ); break;
     622:	f9 01       	movw	r30, r18
     624:	ee 0f       	add	r30, r30
     626:	ff 1f       	adc	r31, r31
     628:	e5 5c       	subi	r30, 0xC5	; 197
     62a:	f4 4f       	sbci	r31, 0xF4	; 244
     62c:	e4 81       	ldd	r30, Z+4	; 0x04
     62e:	f0 e0       	ldi	r31, 0x00	; 0
     630:	ef 5f       	subi	r30, 0xFF	; 255
     632:	fe 4f       	sbci	r31, 0xFE	; 254
     634:	80 81       	ld	r24, Z
     636:	8f 70       	andi	r24, 0x0F	; 15
     638:	18 2b       	or	r17, r24
     63a:	19 c0       	rjmp	.+50     	; 0x66e <__vector_26+0x204>
				case 4: newPortd |= ( 0xF0 & arrStep[ arrMotor[i].state ] ); break;
     63c:	f9 01       	movw	r30, r18
     63e:	ee 0f       	add	r30, r30
     640:	ff 1f       	adc	r31, r31
     642:	e5 5c       	subi	r30, 0xC5	; 197
     644:	f4 4f       	sbci	r31, 0xF4	; 244
     646:	e4 81       	ldd	r30, Z+4	; 0x04
     648:	f0 e0       	ldi	r31, 0x00	; 0
     64a:	ef 5f       	subi	r30, 0xFF	; 255
     64c:	fe 4f       	sbci	r31, 0xFE	; 254
     64e:	80 81       	ld	r24, Z
     650:	80 7f       	andi	r24, 0xF0	; 240
     652:	a8 2b       	or	r26, r24
     654:	0c c0       	rjmp	.+24     	; 0x66e <__vector_26+0x204>
				case 5: newPortb |= ( 0xF0 & arrStep[ arrMotor[i].state ] ); break;
     656:	f9 01       	movw	r30, r18
     658:	ee 0f       	add	r30, r30
     65a:	ff 1f       	adc	r31, r31
     65c:	e5 5c       	subi	r30, 0xC5	; 197
     65e:	f4 4f       	sbci	r31, 0xF4	; 244
     660:	e4 81       	ldd	r30, Z+4	; 0x04
     662:	f0 e0       	ldi	r31, 0x00	; 0
     664:	ef 5f       	subi	r30, 0xFF	; 255
     666:	fe 4f       	sbci	r31, 0xFE	; 254
     668:	80 81       	ld	r24, Z
     66a:	80 7f       	andi	r24, 0xF0	; 240
     66c:	78 2b       	or	r23, r24
				}

				if( arrMotor[i].direction ) {
     66e:	fa 01       	movw	r30, r20
     670:	ee 0f       	add	r30, r30
     672:	ff 1f       	adc	r31, r31
     674:	e4 0f       	add	r30, r20
     676:	f5 1f       	adc	r31, r21
     678:	ee 0f       	add	r30, r30
     67a:	ff 1f       	adc	r31, r31
     67c:	e5 5c       	subi	r30, 0xC5	; 197
     67e:	f4 4f       	sbci	r31, 0xF4	; 244
     680:	85 81       	ldd	r24, Z+5	; 0x05
     682:	88 23       	and	r24, r24
     684:	69 f0       	breq	.+26     	; 0x6a0 <__vector_26+0x236>
					if( ++arrMotor[i].state > SIZE_OF_ARRAY( arrStep ) - 1 ) {
     686:	84 81       	ldd	r24, Z+4	; 0x04
     688:	8f 5f       	subi	r24, 0xFF	; 255
     68a:	84 83       	std	Z+4, r24	; 0x04
     68c:	84 81       	ldd	r24, Z+4	; 0x04
     68e:	88 30       	cpi	r24, 0x08	; 8
     690:	08 f0       	brcs	.+2      	; 0x694 <__vector_26+0x22a>
						arrMotor[i].state = 0;
     692:	14 82       	std	Z+4, r1	; 0x04
     694:	fa 01       	movw	r30, r20
     696:	ee 0f       	add	r30, r30
     698:	ff 1f       	adc	r31, r31
					}

					if( 3 != i ) --arrMotor[i].pos;
     69a:	63 30       	cpi	r22, 0x03	; 3
     69c:	b1 f4       	brne	.+44     	; 0x6ca <__vector_26+0x260>
     69e:	0b c0       	rjmp	.+22     	; 0x6b6 <__vector_26+0x24c>
					else ++arrMotor[i].pos;
				} else {
					if( (char)--arrMotor[i].state < 0 ) {
     6a0:	84 81       	ldd	r24, Z+4	; 0x04
     6a2:	81 50       	subi	r24, 0x01	; 1
     6a4:	84 83       	std	Z+4, r24	; 0x04
     6a6:	84 81       	ldd	r24, Z+4	; 0x04
     6a8:	87 fd       	sbrc	r24, 7
						arrMotor[i].state = SIZE_OF_ARRAY( arrStep ) - 1;
     6aa:	04 83       	std	Z+4, r16	; 0x04
     6ac:	fa 01       	movw	r30, r20
     6ae:	ee 0f       	add	r30, r30
     6b0:	ff 1f       	adc	r31, r31
					}

					if( 3 != i ) ++arrMotor[i].pos;
     6b2:	63 30       	cpi	r22, 0x03	; 3
     6b4:	51 f0       	breq	.+20     	; 0x6ca <__vector_26+0x260>
     6b6:	e4 0f       	add	r30, r20
     6b8:	f5 1f       	adc	r31, r21
     6ba:	ee 0f       	add	r30, r30
     6bc:	ff 1f       	adc	r31, r31
     6be:	e5 5c       	subi	r30, 0xC5	; 197
     6c0:	f4 4f       	sbci	r31, 0xF4	; 244
     6c2:	80 81       	ld	r24, Z
     6c4:	91 81       	ldd	r25, Z+1	; 0x01
     6c6:	01 96       	adiw	r24, 0x01	; 1
     6c8:	09 c0       	rjmp	.+18     	; 0x6dc <__vector_26+0x272>
					else --arrMotor[i].pos;
     6ca:	e4 0f       	add	r30, r20
     6cc:	f5 1f       	adc	r31, r21
     6ce:	ee 0f       	add	r30, r30
     6d0:	ff 1f       	adc	r31, r31
     6d2:	e5 5c       	subi	r30, 0xC5	; 197
     6d4:	f4 4f       	sbci	r31, 0xF4	; 244
     6d6:	80 81       	ld	r24, Z
     6d8:	91 81       	ldd	r25, Z+1	; 0x01
     6da:	01 97       	sbiw	r24, 0x01	; 1
     6dc:	91 83       	std	Z+1, r25	; 0x01
     6de:	80 83       	st	Z, r24
				}

				--arrMotor[i].step;
     6e0:	fa 01       	movw	r30, r20
     6e2:	ee 0f       	add	r30, r30
     6e4:	ff 1f       	adc	r31, r31
     6e6:	e4 0f       	add	r30, r20
     6e8:	f5 1f       	adc	r31, r21
     6ea:	ee 0f       	add	r30, r30
     6ec:	ff 1f       	adc	r31, r31
     6ee:	e3 5c       	subi	r30, 0xC3	; 195
     6f0:	f4 4f       	sbci	r31, 0xF4	; 244
     6f2:	80 81       	ld	r24, Z
     6f4:	91 81       	ldd	r25, Z+1	; 0x01
     6f6:	01 97       	sbiw	r24, 0x01	; 1
     6f8:	91 83       	std	Z+1, r25	; 0x01
     6fa:	80 83       	st	Z, r24
     6fc:	4f 5f       	subi	r20, 0xFF	; 255
     6fe:	5f 4f       	sbci	r21, 0xFF	; 255
		return;
	}

	if( !( PINE & ( 1<<PE3 ) ) ) {
		
		for( i = 0; i < SIZE_OF_ARRAY( arrMotor ); i++ ) {
     700:	46 30       	cpi	r20, 0x06	; 6
     702:	51 05       	cpc	r21, r1
     704:	09 f0       	breq	.+2      	; 0x708 <__vector_26+0x29e>
     706:	1d cf       	rjmp	.-454    	; 0x542 <__vector_26+0xd8>
				--arrMotor[i].step;
			}

		}

		if( ++n > 1 ) {
     708:	80 91 4f 01 	lds	r24, 0x014F
     70c:	8f 5f       	subi	r24, 0xFF	; 255
     70e:	80 93 4f 01 	sts	0x014F, r24
     712:	82 30       	cpi	r24, 0x02	; 2
     714:	14 f0       	brlt	.+4      	; 0x71a <__vector_26+0x2b0>
			n = 0;
     716:	10 92 4f 01 	sts	0x014F, r1
		}
	}

	PORTA = ( 0xFF & newPorta );
     71a:	bb bb       	out	0x1b, r27	; 27
	PORTB = ( 0xF0 & newPortb ) | ( 0x0F & PORTB );
     71c:	88 b3       	in	r24, 0x18	; 24
     71e:	70 7f       	andi	r23, 0xF0	; 240
     720:	8f 70       	andi	r24, 0x0F	; 15
     722:	78 2b       	or	r23, r24
     724:	78 bb       	out	0x18, r23	; 24
	PORTC = ( 0xFF & newPortc );
     726:	15 bb       	out	0x15, r17	; 21
	PORTD = ( 0xF0 & newPortd ) | ( 0x0F & PORTD );
     728:	82 b3       	in	r24, 0x12	; 18
     72a:	a0 7f       	andi	r26, 0xF0	; 240
     72c:	8f 70       	andi	r24, 0x0F	; 15
     72e:	a8 2b       	or	r26, r24
     730:	a2 bb       	out	0x12, r26	; 18
}
     732:	ff 91       	pop	r31
     734:	ef 91       	pop	r30
     736:	df 91       	pop	r29
     738:	cf 91       	pop	r28
     73a:	bf 91       	pop	r27
     73c:	af 91       	pop	r26
     73e:	9f 91       	pop	r25
     740:	8f 91       	pop	r24
     742:	7f 91       	pop	r23
     744:	6f 91       	pop	r22
     746:	5f 91       	pop	r21
     748:	4f 91       	pop	r20
     74a:	3f 91       	pop	r19
     74c:	2f 91       	pop	r18
     74e:	1f 91       	pop	r17
     750:	0f 91       	pop	r16
     752:	0f 90       	pop	r0
     754:	0b be       	out	0x3b, r0	; 59
     756:	0f 90       	pop	r0
     758:	0f be       	out	0x3f, r0	; 63
     75a:	0f 90       	pop	r0
     75c:	1f 90       	pop	r1
     75e:	18 95       	reti

00000760 <robko01_LoadPos>:
		ucRegCoilsBuf[0] = arrMotor[i].direction ?  (1<<i) : 0;
	}
	// Stop I2C Transmission
	i2c_stop();
#else
	eeprom_read_block( &arrMotor, EEPROM_arrMotor, sizeof( EEPROM_arrMotor ) );
     760:	8b e3       	ldi	r24, 0x3B	; 59
     762:	9b e0       	ldi	r25, 0x0B	; 11
     764:	61 e0       	ldi	r22, 0x01	; 1
     766:	70 e0       	ldi	r23, 0x00	; 0
     768:	44 e2       	ldi	r20, 0x24	; 36
     76a:	50 e0       	ldi	r21, 0x00	; 0
     76c:	0e 94 db 3f 	call	0x7fb6	; 0x7fb6 <__eerd_block_m128>
     770:	40 e0       	ldi	r20, 0x00	; 0
     772:	50 e0       	ldi	r21, 0x00	; 0
#endif

	for( i = 0 ; i < 6 ; i++ ) {
		uiRegInputBuf[0 + i] = arrMotor[i].step = 0;
		uiRegInputBuf[6 + i] = (unsigned int)arrMotor[i].pos;
		ucRegCoilsBuf[0] = arrMotor[i].direction ?  (1<<i) : 0;
     774:	61 e0       	ldi	r22, 0x01	; 1
     776:	70 e0       	ldi	r23, 0x00	; 0
#else
	eeprom_read_block( &arrMotor, EEPROM_arrMotor, sizeof( EEPROM_arrMotor ) );
#endif

	for( i = 0 ; i < 6 ; i++ ) {
		uiRegInputBuf[0 + i] = arrMotor[i].step = 0;
     778:	ca 01       	movw	r24, r20
     77a:	88 0f       	add	r24, r24
     77c:	99 1f       	adc	r25, r25
     77e:	dc 01       	movw	r26, r24
     780:	a4 0f       	add	r26, r20
     782:	b5 1f       	adc	r27, r21
     784:	aa 0f       	add	r26, r26
     786:	bb 1f       	adc	r27, r27
     788:	fd 01       	movw	r30, r26
     78a:	e3 5c       	subi	r30, 0xC3	; 195
     78c:	f4 4f       	sbci	r31, 0xF4	; 244
     78e:	11 82       	std	Z+1, r1	; 0x01
     790:	10 82       	st	Z, r1
     792:	20 81       	ld	r18, Z
     794:	31 81       	ldd	r19, Z+1	; 0x01
     796:	8d 5e       	subi	r24, 0xED	; 237
     798:	94 4f       	sbci	r25, 0xF4	; 244
     79a:	fc 01       	movw	r30, r24
     79c:	31 83       	std	Z+1, r19	; 0x01
     79e:	20 83       	st	Z, r18
		uiRegInputBuf[6 + i] = (unsigned int)arrMotor[i].pos;
     7a0:	a5 5c       	subi	r26, 0xC5	; 197
     7a2:	b4 4f       	sbci	r27, 0xF4	; 244
     7a4:	8d 91       	ld	r24, X+
     7a6:	9c 91       	ld	r25, X
     7a8:	11 97       	sbiw	r26, 0x01	; 1
     7aa:	fa 01       	movw	r30, r20
     7ac:	ee 0f       	add	r30, r30
     7ae:	ff 1f       	adc	r31, r31
     7b0:	e1 5e       	subi	r30, 0xE1	; 225
     7b2:	f4 4f       	sbci	r31, 0xF4	; 244
     7b4:	91 83       	std	Z+1, r25	; 0x01
     7b6:	80 83       	st	Z, r24
		ucRegCoilsBuf[0] = arrMotor[i].direction ?  (1<<i) : 0;
     7b8:	15 96       	adiw	r26, 0x05	; 5
     7ba:	8c 91       	ld	r24, X
     7bc:	88 23       	and	r24, r24
     7be:	39 f0       	breq	.+14     	; 0x7ce <robko01_LoadPos+0x6e>
     7c0:	cb 01       	movw	r24, r22
     7c2:	04 2e       	mov	r0, r20
     7c4:	02 c0       	rjmp	.+4      	; 0x7ca <robko01_LoadPos+0x6a>
     7c6:	88 0f       	add	r24, r24
     7c8:	99 1f       	adc	r25, r25
     7ca:	0a 94       	dec	r0
     7cc:	e2 f7       	brpl	.-8      	; 0x7c6 <robko01_LoadPos+0x66>
     7ce:	80 93 8d 0b 	sts	0x0B8D, r24
     7d2:	4f 5f       	subi	r20, 0xFF	; 255
     7d4:	5f 4f       	sbci	r21, 0xFF	; 255
	i2c_stop();
#else
	eeprom_read_block( &arrMotor, EEPROM_arrMotor, sizeof( EEPROM_arrMotor ) );
#endif

	for( i = 0 ; i < 6 ; i++ ) {
     7d6:	46 30       	cpi	r20, 0x06	; 6
     7d8:	51 05       	cpc	r21, r1
     7da:	71 f6       	brne	.-100    	; 0x778 <robko01_LoadPos+0x18>
		uiRegInputBuf[0 + i] = arrMotor[i].step = 0;
		uiRegInputBuf[6 + i] = (unsigned int)arrMotor[i].pos;
		ucRegCoilsBuf[0] = arrMotor[i].direction ?  (1<<i) : 0;
	}
}
     7dc:	08 95       	ret

000007de <robko01_SavePos>:
		i2c_write( arrMotor[i].direction );
	}
	// Stop I2C Transmission
	i2c_stop();
#else
	eeprom_write_block( &arrMotor, EEPROM_arrMotor, sizeof( EEPROM_arrMotor ) );
     7de:	8b e3       	ldi	r24, 0x3B	; 59
     7e0:	9b e0       	ldi	r25, 0x0B	; 11
     7e2:	61 e0       	ldi	r22, 0x01	; 1
     7e4:	70 e0       	ldi	r23, 0x00	; 0
     7e6:	44 e2       	ldi	r20, 0x24	; 36
     7e8:	50 e0       	ldi	r21, 0x00	; 0
     7ea:	0e 94 eb 3f 	call	0x7fd6	; 0x7fd6 <__eewr_block_m128>
#endif
}
     7ee:	08 95       	ret

000007f0 <eMBRegDiscreteCB>:
///////////////////////////////////////////////////////////////////////////////////////////
eMBErrorCode eMBRegDiscreteCB
(
	UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete
)
{
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	df 93       	push	r29
     7f6:	cf 93       	push	r28
     7f8:	00 d0       	rcall	.+0      	; 0x7fa <eMBRegDiscreteCB+0xa>
     7fa:	00 d0       	rcall	.+0      	; 0x7fc <eMBRegDiscreteCB+0xc>
     7fc:	00 d0       	rcall	.+0      	; 0x7fe <eMBRegDiscreteCB+0xe>
     7fe:	cd b7       	in	r28, 0x3d	; 61
     800:	de b7       	in	r29, 0x3e	; 62
     802:	8c 01       	movw	r16, r24
	volatile eMBErrorCode eStatus = MB_ENOERR;
     804:	1a 82       	std	Y+2, r1	; 0x02
     806:	19 82       	std	Y+1, r1	; 0x01
	volatile short iNDiscrete = ( short )usNDiscrete;
     808:	5c 83       	std	Y+4, r21	; 0x04
     80a:	4b 83       	std	Y+3, r20	; 0x03
	volatile unsigned short usBitOffset;

	// MB_FUNC_READ_DISCRETE_INPUTS          ( 2 )
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
     80c:	61 15       	cp	r22, r1
     80e:	71 05       	cpc	r23, r1
     810:	71 f1       	breq	.+92     	; 0x86e <eMBRegDiscreteCB+0x7e>
     812:	46 0f       	add	r20, r22
     814:	57 1f       	adc	r21, r23
     816:	42 32       	cpi	r20, 0x22	; 34
     818:	51 05       	cpc	r21, r1
     81a:	48 f5       	brcc	.+82     	; 0x86e <eMBRegDiscreteCB+0x7e>
		(usAddress + usNDiscrete <= REG_DISC_START + REG_DISC_SIZE)
	) {
		usBitOffset = ( unsigned short )( usAddress - REG_DISC_START );
     81c:	61 50       	subi	r22, 0x01	; 1
     81e:	70 40       	sbci	r23, 0x00	; 0
     820:	7e 83       	std	Y+6, r23	; 0x06
     822:	6d 83       	std	Y+5, r22	; 0x05
     824:	1c c0       	rjmp	.+56     	; 0x85e <eMBRegDiscreteCB+0x6e>
		while(iNDiscrete > 0) {
			*pucRegBuffer++ =
     826:	6d 81       	ldd	r22, Y+5	; 0x05
     828:	7e 81       	ldd	r23, Y+6	; 0x06
     82a:	8b 81       	ldd	r24, Y+3	; 0x03
     82c:	9c 81       	ldd	r25, Y+4	; 0x04
     82e:	09 97       	sbiw	r24, 0x09	; 9
     830:	14 f0       	brlt	.+4      	; 0x836 <eMBRegDiscreteCB+0x46>
     832:	48 e0       	ldi	r20, 0x08	; 8
     834:	03 c0       	rjmp	.+6      	; 0x83c <eMBRegDiscreteCB+0x4c>
     836:	8b 81       	ldd	r24, Y+3	; 0x03
     838:	9c 81       	ldd	r25, Y+4	; 0x04
     83a:	48 2f       	mov	r20, r24
     83c:	86 e4       	ldi	r24, 0x46	; 70
     83e:	91 e0       	ldi	r25, 0x01	; 1
     840:	0e 94 44 14 	call	0x2888	; 0x2888 <xMBUtilGetBits>
     844:	f8 01       	movw	r30, r16
     846:	81 93       	st	Z+, r24
     848:	8f 01       	movw	r16, r30
			xMBUtilGetBits( (unsigned char*)ucRegDiscBuf, usBitOffset,
                            (unsigned char)(iNDiscrete>8? 8:iNDiscrete)
			);
			iNDiscrete -= 8;
     84a:	8b 81       	ldd	r24, Y+3	; 0x03
     84c:	9c 81       	ldd	r25, Y+4	; 0x04
     84e:	08 97       	sbiw	r24, 0x08	; 8
     850:	9c 83       	std	Y+4, r25	; 0x04
     852:	8b 83       	std	Y+3, r24	; 0x03
			usBitOffset += 8;
     854:	8d 81       	ldd	r24, Y+5	; 0x05
     856:	9e 81       	ldd	r25, Y+6	; 0x06
     858:	08 96       	adiw	r24, 0x08	; 8
     85a:	9e 83       	std	Y+6, r25	; 0x06
     85c:	8d 83       	std	Y+5, r24	; 0x05
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
		(usAddress + usNDiscrete <= REG_DISC_START + REG_DISC_SIZE)
	) {
		usBitOffset = ( unsigned short )( usAddress - REG_DISC_START );
		while(iNDiscrete > 0) {
     85e:	8b 81       	ldd	r24, Y+3	; 0x03
     860:	9c 81       	ldd	r25, Y+4	; 0x04
     862:	18 16       	cp	r1, r24
     864:	19 06       	cpc	r1, r25
     866:	fc f2       	brlt	.-66     	; 0x826 <eMBRegDiscreteCB+0x36>
     868:	20 e0       	ldi	r18, 0x00	; 0
     86a:	30 e0       	ldi	r19, 0x00	; 0
     86c:	02 c0       	rjmp	.+4      	; 0x872 <eMBRegDiscreteCB+0x82>
			usBitOffset += 8;
		}
		return MB_ENOERR;
	}
	
	return eStatus;
     86e:	29 81       	ldd	r18, Y+1	; 0x01
     870:	3a 81       	ldd	r19, Y+2	; 0x02
}
     872:	c9 01       	movw	r24, r18
     874:	26 96       	adiw	r28, 0x06	; 6
     876:	0f b6       	in	r0, 0x3f	; 63
     878:	f8 94       	cli
     87a:	de bf       	out	0x3e, r29	; 62
     87c:	0f be       	out	0x3f, r0	; 63
     87e:	cd bf       	out	0x3d, r28	; 61
     880:	cf 91       	pop	r28
     882:	df 91       	pop	r29
     884:	1f 91       	pop	r17
     886:	0f 91       	pop	r16
     888:	08 95       	ret

0000088a <eMBRegCoilsCB>:
eMBErrorCode eMBRegCoilsCB
(
	UCHAR * pucRegBuffer, USHORT usAddress,
	USHORT usNCoils, eMBRegisterMode eMode
)
{
     88a:	ef 92       	push	r14
     88c:	ff 92       	push	r15
     88e:	0f 93       	push	r16
     890:	1f 93       	push	r17
     892:	cf 93       	push	r28
     894:	df 93       	push	r29
     896:	7c 01       	movw	r14, r24
    short           iNCoils = ( short )usNCoils;
    unsigned short  usBitOffset;
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_COILS_START) &&
     898:	61 15       	cp	r22, r1
     89a:	71 05       	cpc	r23, r1
     89c:	e1 f1       	breq	.+120    	; 0x916 <eMBRegCoilsCB+0x8c>
     89e:	ca 01       	movw	r24, r20
     8a0:	86 0f       	add	r24, r22
     8a2:	97 1f       	adc	r25, r23
     8a4:	4a 97       	sbiw	r24, 0x1a	; 26
     8a6:	b8 f5       	brcc	.+110    	; 0x916 <eMBRegCoilsCB+0x8c>
(
	UCHAR * pucRegBuffer, USHORT usAddress,
	USHORT usNCoils, eMBRegisterMode eMode
)
{
    short           iNCoils = ( short )usNCoils;
     8a8:	ea 01       	movw	r28, r20
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_COILS_START) &&
		(usAddress + usNCoils <= REG_COILS_START + REG_COILS_SIZE)
	) {
		usBitOffset = (unsigned short)(usAddress - REG_COILS_START);
     8aa:	8b 01       	movw	r16, r22
     8ac:	01 50       	subi	r16, 0x01	; 1
     8ae:	10 40       	sbci	r17, 0x00	; 0
		switch(eMode) {
     8b0:	21 15       	cp	r18, r1
     8b2:	31 05       	cpc	r19, r1
     8b4:	a9 f0       	breq	.+42     	; 0x8e0 <eMBRegCoilsCB+0x56>
     8b6:	21 30       	cpi	r18, 0x01	; 1
     8b8:	31 05       	cpc	r19, r1
     8ba:	69 f5       	brne	.+90     	; 0x916 <eMBRegCoilsCB+0x8c>
     8bc:	26 c0       	rjmp	.+76     	; 0x90a <eMBRegCoilsCB+0x80>
			Read current values and pass to protocol stack.
			MB_FUNC_READ_COILS						( 1 )
		*/
		case MB_REG_READ:
			while( iNCoils > 0 ) {
				*pucRegBuffer++ =
     8be:	ae 01       	movw	r20, r28
     8c0:	c9 30       	cpi	r28, 0x09	; 9
     8c2:	d1 05       	cpc	r29, r1
     8c4:	14 f0       	brlt	.+4      	; 0x8ca <eMBRegCoilsCB+0x40>
     8c6:	48 e0       	ldi	r20, 0x08	; 8
     8c8:	50 e0       	ldi	r21, 0x00	; 0
     8ca:	8d e8       	ldi	r24, 0x8D	; 141
     8cc:	9b e0       	ldi	r25, 0x0B	; 11
     8ce:	b8 01       	movw	r22, r16
     8d0:	0e 94 44 14 	call	0x2888	; 0x2888 <xMBUtilGetBits>
     8d4:	f7 01       	movw	r30, r14
     8d6:	81 93       	st	Z+, r24
     8d8:	7f 01       	movw	r14, r30
				xMBUtilGetBits( (unsigned char*)ucRegCoilsBuf, usBitOffset,
								(unsigned char)((iNCoils > 8) ? 8 : iNCoils)
				);
				usBitOffset += 8;
     8da:	08 5f       	subi	r16, 0xF8	; 248
     8dc:	1f 4f       	sbci	r17, 0xFF	; 255
				iNCoils -= 8;
     8de:	28 97       	sbiw	r28, 0x08	; 8
		/*
			Read current values and pass to protocol stack.
			MB_FUNC_READ_COILS						( 1 )
		*/
		case MB_REG_READ:
			while( iNCoils > 0 ) {
     8e0:	1c 16       	cp	r1, r28
     8e2:	1d 06       	cpc	r1, r29
     8e4:	64 f3       	brlt	.-40     	; 0x8be <eMBRegCoilsCB+0x34>
     8e6:	14 c0       	rjmp	.+40     	; 0x910 <eMBRegCoilsCB+0x86>
		 	MB_FUNC_WRITE_SINGLE_COIL				( 5 )
			MB_FUNC_WRITE_MULTIPLE_COILS			( 15 )
		 */
		 case MB_REG_WRITE:
		 	while( iNCoils > 0 ) {
				xMBUtilSetBits( (unsigned char*)ucRegCoilsBuf, usBitOffset,
     8e8:	f7 01       	movw	r30, r14
     8ea:	21 91       	ld	r18, Z+
     8ec:	7f 01       	movw	r14, r30
     8ee:	ae 01       	movw	r20, r28
     8f0:	c9 30       	cpi	r28, 0x09	; 9
     8f2:	d1 05       	cpc	r29, r1
     8f4:	14 f0       	brlt	.+4      	; 0x8fa <eMBRegCoilsCB+0x70>
     8f6:	48 e0       	ldi	r20, 0x08	; 8
     8f8:	50 e0       	ldi	r21, 0x00	; 0
     8fa:	8d e8       	ldi	r24, 0x8D	; 141
     8fc:	9b e0       	ldi	r25, 0x0B	; 11
     8fe:	b8 01       	movw	r22, r16
     900:	0e 94 0a 14 	call	0x2814	; 0x2814 <xMBUtilSetBits>
								(unsigned char)((iNCoils > 8) ? 8 : iNCoils),
								*pucRegBuffer++
				);
				usBitOffset += 8;
     904:	08 5f       	subi	r16, 0xF8	; 248
     906:	1f 4f       	sbci	r17, 0xFF	; 255
				iNCoils -= 8;
     908:	28 97       	sbiw	r28, 0x08	; 8
		 	Update current register values.
		 	MB_FUNC_WRITE_SINGLE_COIL				( 5 )
			MB_FUNC_WRITE_MULTIPLE_COILS			( 15 )
		 */
		 case MB_REG_WRITE:
		 	while( iNCoils > 0 ) {
     90a:	1c 16       	cp	r1, r28
     90c:	1d 06       	cpc	r1, r29
     90e:	64 f3       	brlt	.-40     	; 0x8e8 <eMBRegCoilsCB+0x5e>
     910:	20 e0       	ldi	r18, 0x00	; 0
     912:	30 e0       	ldi	r19, 0x00	; 0
     914:	02 c0       	rjmp	.+4      	; 0x91a <eMBRegCoilsCB+0x90>
     916:	21 e0       	ldi	r18, 0x01	; 1
     918:	30 e0       	ldi	r19, 0x00	; 0
		 return MB_ENOERR;
		}
	}
	
	return MB_ENOREG;
}
     91a:	c9 01       	movw	r24, r18
     91c:	df 91       	pop	r29
     91e:	cf 91       	pop	r28
     920:	1f 91       	pop	r17
     922:	0f 91       	pop	r16
     924:	ff 90       	pop	r15
     926:	ef 90       	pop	r14
     928:	08 95       	ret

0000092a <main>:
void robko01_SavePos(void);
void robko01_LoadPos(void);
static void dhcp_client_event_callback(enum dhcp_client_event event);

int main(void)
{
     92a:	2f 92       	push	r2
     92c:	3f 92       	push	r3
     92e:	4f 92       	push	r4
     930:	5f 92       	push	r5
     932:	6f 92       	push	r6
     934:	7f 92       	push	r7
     936:	8f 92       	push	r8
     938:	9f 92       	push	r9
     93a:	af 92       	push	r10
     93c:	bf 92       	push	r11
     93e:	cf 92       	push	r12
     940:	df 92       	push	r13
     942:	ef 92       	push	r14
     944:	ff 92       	push	r15
     946:	0f 93       	push	r16
     948:	1f 93       	push	r17
     94a:	df 93       	push	r29
     94c:	cf 93       	push	r28
     94e:	cd b7       	in	r28, 0x3d	; 61
     950:	de b7       	in	r29, 0x3e	; 62
     952:	ea 97       	sbiw	r28, 0x3a	; 58
     954:	0f b6       	in	r0, 0x3f	; 63
     956:	f8 94       	cli
     958:	de bf       	out	0x3e, r29	; 62
     95a:	0f be       	out	0x3f, r0	; 63
     95c:	cd bf       	out	0x3d, r28	; 61
	eMBErrorCode eStatus;
	uint8_t flagDrawLine = 0;
	uint8_t mbFlagInitPort, mbFlagInitPortOld = 2;

	/////////////////////////////////////////////////////////////////////////////
	DDRA = 0xFF;
     95e:	9f ef       	ldi	r25, 0xFF	; 255
     960:	9a bb       	out	0x1a, r25	; 26
	DDRB = 0xF7;
     962:	87 ef       	ldi	r24, 0xF7	; 247
     964:	87 bb       	out	0x17, r24	; 23
	DDRC = 0xFF;
     966:	94 bb       	out	0x14, r25	; 20
	DDRD = 0xF0;
     968:	80 ef       	ldi	r24, 0xF0	; 240
     96a:	81 bb       	out	0x11, r24	; 17
	DDRE = 0x06;
     96c:	86 e0       	ldi	r24, 0x06	; 6
     96e:	82 b9       	out	0x02, r24	; 2
	DDRF = 0x0F;
     970:	1f e0       	ldi	r17, 0x0F	; 15
     972:	10 93 61 00 	sts	0x0061, r17
	/////////////////////////////////////////////////////////////////////////////
	TWBR = 72;
     976:	88 e4       	ldi	r24, 0x48	; 72
     978:	80 93 70 00 	sts	0x0070, r24
	TWSR = 0x00;
     97c:	10 92 71 00 	sts	0x0071, r1
	/////////////////////////////////////////////////////////////////////////////
	memset( &inPort, 0, sizeof(outPort) );
     980:	88 e1       	ldi	r24, 0x18	; 24
     982:	e0 ee       	ldi	r30, 0xE0	; 224
     984:	fa e0       	ldi	r31, 0x0A	; 10
     986:	df 01       	movw	r26, r30
     988:	1d 92       	st	X+, r1
     98a:	8a 95       	dec	r24
     98c:	e9 f7       	brne	.-6      	; 0x988 <main+0x5e>
	memset( &outPort, 0, sizeof(outPort) );
     98e:	2d e6       	ldi	r18, 0x6D	; 109
     990:	3b e0       	ldi	r19, 0x0B	; 11
     992:	c9 01       	movw	r24, r18
     994:	60 e0       	ldi	r22, 0x00	; 0
     996:	70 e0       	ldi	r23, 0x00	; 0
     998:	48 e1       	ldi	r20, 0x18	; 24
     99a:	50 e0       	ldi	r21, 0x00	; 0
     99c:	0e 94 d4 3f 	call	0x7fa8	; 0x7fa8 <memset>
	memset( &ucRegCoilsBuf, 0, sizeof(ucRegCoilsBuf) );
     9a0:	2d e8       	ldi	r18, 0x8D	; 141
     9a2:	3b e0       	ldi	r19, 0x0B	; 11
     9a4:	c9 01       	movw	r24, r18
     9a6:	60 e0       	ldi	r22, 0x00	; 0
     9a8:	70 e0       	ldi	r23, 0x00	; 0
     9aa:	43 e0       	ldi	r20, 0x03	; 3
     9ac:	50 e0       	ldi	r21, 0x00	; 0
     9ae:	0e 94 d4 3f 	call	0x7fa8	; 0x7fa8 <memset>
	/////////////////////////////////////////////////////////////////////////////
	robko01_LoadPos();
     9b2:	0e 94 b0 03 	call	0x760	; 0x760 <robko01_LoadPos>
		asm("nop\n");
		robko01_LoadPos();
		asm("nop\n");
	}
	/////////////////////////////////////////////////////////////////////////////
	spi_init();
     9b6:	0e 94 b5 30 	call	0x616a	; 0x616a <spi_init>
	/////////////////////////////////////////////////////////////////////////////
	hal_init((unsigned char*)mac_addr);
     9ba:	89 e0       	ldi	r24, 0x09	; 9
     9bc:	91 e0       	ldi	r25, 0x01	; 1
     9be:	0e 94 06 35 	call	0x6a0c	; 0x6a0c <enc424j600Init>
	// initialize ethernet protocol stack
	ethernet_init((unsigned char*)mac_addr);
     9c2:	89 e0       	ldi	r24, 0x09	; 9
     9c4:	91 e0       	ldi	r25, 0x01	; 1
     9c6:	0e 94 6c 1e 	call	0x3cd8	; 0x3cd8 <ethernet_init>
	arp_init();
     9ca:	0e 94 eb 1d 	call	0x3bd6	; 0x3bd6 <arp_init>
	ip_init(0, 0, 0);
     9ce:	80 e0       	ldi	r24, 0x00	; 0
     9d0:	90 e0       	ldi	r25, 0x00	; 0
     9d2:	60 e0       	ldi	r22, 0x00	; 0
     9d4:	70 e0       	ldi	r23, 0x00	; 0
     9d6:	40 e0       	ldi	r20, 0x00	; 0
     9d8:	50 e0       	ldi	r21, 0x00	; 0
     9da:	0e 94 4c 1f 	call	0x3e98	; 0x3e98 <ip_init>
	icmp_init();
     9de:	0e 94 7f 1e 	call	0x3cfe	; 0x3cfe <icmp_init>
	tcp_init();
     9e2:	0e 94 a4 2a 	call	0x5548	; 0x5548 <tcp_init>
	udp_init();
     9e6:	0e 94 72 2f 	call	0x5ee4	; 0x5ee4 <udp_init>
	/////////////////////////////////////////////////////////////////////////////
	OCR3A = 15000;
     9ea:	88 e9       	ldi	r24, 0x98	; 152
     9ec:	9a e3       	ldi	r25, 0x3A	; 58
     9ee:	90 93 87 00 	sts	0x0087, r25
     9f2:	80 93 86 00 	sts	0x0086, r24
	OCR3A *= 2;
#endif
#ifdef __DEBUG__
	OCR3A /= 10;
#endif
	TCNT3 = 0;
     9f6:	10 92 89 00 	sts	0x0089, r1
     9fa:	10 92 88 00 	sts	0x0088, r1
	ETIMSK = 1<<OCIE3A;
     9fe:	80 e1       	ldi	r24, 0x10	; 16
     a00:	80 93 7d 00 	sts	0x007D, r24
	TCCR3B = 1<<CS31;
     a04:	82 e0       	ldi	r24, 0x02	; 2
     a06:	80 93 8a 00 	sts	0x008A, r24
	///////////////////////////////////////////////////////////////////////////////
	// setup interval timer
	TCCR2 |= (1<<WGM21) | (0<<WGM20) | (1<<CS22) | (0<<CS21) | (1<<CS20);
     a0a:	85 b5       	in	r24, 0x25	; 37
     a0c:	8d 60       	ori	r24, 0x0D	; 13
     a0e:	85 bd       	out	0x25, r24	; 37
	TIMSK |= (1<<OCIE2);
     a10:	87 b7       	in	r24, 0x37	; 55
     a12:	80 68       	ori	r24, 0x80	; 128
     a14:	87 bf       	out	0x37, r24	; 55
	OCR2 = F_CPU / 1024 / 1000;
     a16:	13 bd       	out	0x23, r17	; 35
	//clock_init();
	// start http server
	//httpd_init(88);
	///////////////////////////////////////////////////////////////////////////////
	// Rising Edge of INT3
	EICRA	= 1<<ISC31 | 1<<ISC30;
     a18:	80 ec       	ldi	r24, 0xC0	; 192
     a1a:	80 93 6a 00 	sts	0x006A, r24
	EIMSK	= 1<<INT3;
     a1e:	88 e0       	ldi	r24, 0x08	; 8
     a20:	89 bf       	out	0x39, r24	; 57
	EIFR	= 1<<INTF3;
     a22:	88 bf       	out	0x38, r24	; 56
	///////////////////////////////////////////////////////////////////////////////

	sei();
     a24:	78 94       	sei
     a26:	22 24       	eor	r2, r2
     a28:	b2 e0       	ldi	r27, 0x02	; 2
     a2a:	be a3       	std	Y+38, r27	; 0x26
	while(1) {
		///////////////////////////////////////////////////////////////////////////
		if( PINE & (1<<PE6) ) {
     a2c:	81 b1       	in	r24, 0x01	; 1
     a2e:	90 e0       	ldi	r25, 0x00	; 0
     a30:	66 e0       	ldi	r22, 0x06	; 6
     a32:	96 95       	lsr	r25
     a34:	87 95       	ror	r24
     a36:	6a 95       	dec	r22
     a38:	e1 f7       	brne	.-8      	; 0xa32 <main+0x108>
     a3a:	dd 24       	eor	r13, r13
     a3c:	d3 94       	inc	r13
     a3e:	d8 22       	and	r13, r24
			mbFlagInitPort = 1;
		} else {
			mbFlagInitPort = 0;
		}

		if( mbFlagInitPort != mbFlagInitPortOld ) {
     a40:	ee a1       	ldd	r30, Y+38	; 0x26
     a42:	de 16       	cp	r13, r30
     a44:	e1 f0       	breq	.+56     	; 0xa7e <main+0x154>
			eMBDisable();
     a46:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <eMBDisable>

			if( mbFlagInitPort ) {
     a4a:	dd 20       	and	r13, r13
     a4c:	29 f0       	breq	.+10     	; 0xa58 <main+0x12e>
				eStatus = eMBTCPInit(502);
     a4e:	86 ef       	ldi	r24, 0xF6	; 246
     a50:	91 e0       	ldi	r25, 0x01	; 1
     a52:	0e 94 41 10 	call	0x2082	; 0x2082 <eMBTCPInit>
     a56:	0e c0       	rjmp	.+28     	; 0xa74 <main+0x14a>
			} else {
				eStatus = eMBInit( MB_RTU, ucSlaveID, 0, 115200, MB_PAR_EVEN );
     a58:	60 91 00 01 	lds	r22, 0x0100
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	90 e0       	ldi	r25, 0x00	; 0
     a60:	40 e0       	ldi	r20, 0x00	; 0
     a62:	00 e0       	ldi	r16, 0x00	; 0
     a64:	12 ec       	ldi	r17, 0xC2	; 194
     a66:	21 e0       	ldi	r18, 0x01	; 1
     a68:	30 e0       	ldi	r19, 0x00	; 0
     a6a:	52 e0       	ldi	r21, 0x02	; 2
     a6c:	e5 2e       	mov	r14, r21
     a6e:	f1 2c       	mov	r15, r1
     a70:	0e 94 7e 10 	call	0x20fc	; 0x20fc <eMBInit>
			}

			if( MB_ENOERR == eStatus ) {
     a74:	89 2b       	or	r24, r25
     a76:	11 f4       	brne	.+4      	; 0xa7c <main+0x152>
				eMBEnable();
     a78:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <eMBEnable>
     a7c:	de a2       	std	Y+38, r13	; 0x26
     a7e:	e0 ee       	ldi	r30, 0xE0	; 224
     a80:	fa e0       	ldi	r31, 0x0A	; 10
     a82:	40 e0       	ldi	r20, 0x00	; 0
     a84:	50 e0       	ldi	r21, 0x00	; 0
			
			mbFlagInitPortOld = mbFlagInitPort;
		}
		///////////////////////////////////////////////////////////////////////////
		for(i = 0; i < 5; i++) {
			if( PINE & 1<<( 3 + i ) ) {
     a86:	81 b1       	in	r24, 0x01	; 1
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	4d 5f       	subi	r20, 0xFD	; 253
     a8c:	5f 4f       	sbci	r21, 0xFF	; 255
     a8e:	04 2e       	mov	r0, r20
     a90:	02 c0       	rjmp	.+4      	; 0xa96 <main+0x16c>
     a92:	95 95       	asr	r25
     a94:	87 95       	ror	r24
     a96:	0a 94       	dec	r0
     a98:	e2 f7       	brpl	.-8      	; 0xa92 <main+0x168>
     a9a:	43 50       	subi	r20, 0x03	; 3
     a9c:	50 40       	sbci	r21, 0x00	; 0
     a9e:	80 ff       	sbrs	r24, 0
     aa0:	10 c0       	rjmp	.+32     	; 0xac2 <main+0x198>
				ucRegDiscBuf[ i / 8] |= ( 1<<i );
     aa2:	20 91 46 01 	lds	r18, 0x0146
     aa6:	81 e0       	ldi	r24, 0x01	; 1
     aa8:	90 e0       	ldi	r25, 0x00	; 0
     aaa:	04 2e       	mov	r0, r20
     aac:	02 c0       	rjmp	.+4      	; 0xab2 <main+0x188>
     aae:	88 0f       	add	r24, r24
     ab0:	99 1f       	adc	r25, r25
     ab2:	0a 94       	dec	r0
     ab4:	e2 f7       	brpl	.-8      	; 0xaae <main+0x184>
     ab6:	28 2b       	or	r18, r24
     ab8:	20 93 46 01 	sts	0x0146, r18
				inPort[ i ] = 1;
     abc:	21 e0       	ldi	r18, 0x01	; 1
     abe:	20 83       	st	Z, r18
     ac0:	0f c0       	rjmp	.+30     	; 0xae0 <main+0x1b6>
			} else {
				ucRegDiscBuf[ i / 8] &= ~( 1<<i );
     ac2:	20 91 46 01 	lds	r18, 0x0146
     ac6:	81 e0       	ldi	r24, 0x01	; 1
     ac8:	90 e0       	ldi	r25, 0x00	; 0
     aca:	04 2e       	mov	r0, r20
     acc:	02 c0       	rjmp	.+4      	; 0xad2 <main+0x1a8>
     ace:	88 0f       	add	r24, r24
     ad0:	99 1f       	adc	r25, r25
     ad2:	0a 94       	dec	r0
     ad4:	e2 f7       	brpl	.-8      	; 0xace <main+0x1a4>
     ad6:	80 95       	com	r24
     ad8:	82 23       	and	r24, r18
     ada:	80 93 46 01 	sts	0x0146, r24
				inPort[ i ] = 0;
     ade:	10 82       	st	Z, r1
			}
			
			mbFlagInitPortOld = mbFlagInitPort;
		}
		///////////////////////////////////////////////////////////////////////////
		for(i = 0; i < 5; i++) {
     ae0:	4f 5f       	subi	r20, 0xFF	; 255
     ae2:	5f 4f       	sbci	r21, 0xFF	; 255
     ae4:	31 96       	adiw	r30, 0x01	; 1
     ae6:	45 30       	cpi	r20, 0x05	; 5
     ae8:	51 05       	cpc	r21, r1
     aea:	69 f6       	brne	.-102    	; 0xa86 <main+0x15c>
				ucRegDiscBuf[ i / 8] &= ~( 1<<i );
				inPort[ i ] = 0;
			}
		}

		flagAllMotorNotMove = 0;
     aec:	10 92 06 0b 	sts	0x0B06, r1
		cli();
     af0:	f8 94       	cli
     af2:	60 e0       	ldi	r22, 0x00	; 0
     af4:	70 e0       	ldi	r23, 0x00	; 0
		for( i = 0 ; i < 6 ; i++ ) {
			uiRegInputBuf[i] = arrMotor[i].step;
     af6:	9b 01       	movw	r18, r22
     af8:	22 0f       	add	r18, r18
     afa:	33 1f       	adc	r19, r19
     afc:	f9 01       	movw	r30, r18
     afe:	e6 0f       	add	r30, r22
     b00:	f7 1f       	adc	r31, r23
     b02:	ee 0f       	add	r30, r30
     b04:	ff 1f       	adc	r31, r31
     b06:	af 01       	movw	r20, r30
     b08:	43 5c       	subi	r20, 0xC3	; 195
     b0a:	54 4f       	sbci	r21, 0xF4	; 244
     b0c:	da 01       	movw	r26, r20
     b0e:	8d 91       	ld	r24, X+
     b10:	9c 91       	ld	r25, X
     b12:	2d 5e       	subi	r18, 0xED	; 237
     b14:	34 4f       	sbci	r19, 0xF4	; 244
     b16:	d9 01       	movw	r26, r18
     b18:	11 96       	adiw	r26, 0x01	; 1
     b1a:	9c 93       	st	X, r25
     b1c:	8e 93       	st	-X, r24
			uiRegInputBuf[6 + i] = (unsigned int)arrMotor[i].pos;
     b1e:	e5 5c       	subi	r30, 0xC5	; 197
     b20:	f4 4f       	sbci	r31, 0xF4	; 244
     b22:	80 81       	ld	r24, Z
     b24:	91 81       	ldd	r25, Z+1	; 0x01
     b26:	fb 01       	movw	r30, r22
     b28:	ee 0f       	add	r30, r30
     b2a:	ff 1f       	adc	r31, r31
     b2c:	e1 5e       	subi	r30, 0xE1	; 225
     b2e:	f4 4f       	sbci	r31, 0xF4	; 244
     b30:	91 83       	std	Z+1, r25	; 0x01
     b32:	80 83       	st	Z, r24

			flagAllMotorNotMove |= arrMotor[i].step;
     b34:	20 91 06 0b 	lds	r18, 0x0B06
     b38:	fa 01       	movw	r30, r20
     b3a:	80 81       	ld	r24, Z
     b3c:	91 81       	ldd	r25, Z+1	; 0x01
     b3e:	28 2b       	or	r18, r24
     b40:	20 93 06 0b 	sts	0x0B06, r18
			}
		}

		flagAllMotorNotMove = 0;
		cli();
		for( i = 0 ; i < 6 ; i++ ) {
     b44:	6f 5f       	subi	r22, 0xFF	; 255
     b46:	7f 4f       	sbci	r23, 0xFF	; 255
     b48:	66 30       	cpi	r22, 0x06	; 6
     b4a:	71 05       	cpc	r23, r1
     b4c:	a1 f6       	brne	.-88     	; 0xaf6 <main+0x1cc>
			uiRegInputBuf[i] = arrMotor[i].step;
			uiRegInputBuf[6 + i] = (unsigned int)arrMotor[i].pos;

			flagAllMotorNotMove |= arrMotor[i].step;
		}
		sei();
     b4e:	78 94       	sei
		flagAllMotorNotMove = !flagAllMotorNotMove;
     b50:	80 91 06 0b 	lds	r24, 0x0B06
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	88 23       	and	r24, r24
     b58:	09 f4       	brne	.+2      	; 0xb5c <main+0x232>
     b5a:	91 e0       	ldi	r25, 0x01	; 1
     b5c:	90 93 06 0b 	sts	0x0B06, r25
		uiRegInputBuf[12] = uiRegHolding[6];
     b60:	80 91 c0 0a 	lds	r24, 0x0AC0
     b64:	90 91 c1 0a 	lds	r25, 0x0AC1
     b68:	90 93 2c 0b 	sts	0x0B2C, r25
     b6c:	80 93 2b 0b 	sts	0x0B2B, r24

		//if( flagAllMotorNotMove ) OCR3A = 15000;

		/* handle network link changes */
		if( !net_link_up && hal_link_up() ) {
     b70:	80 91 4d 01 	lds	r24, 0x014D
     b74:	88 23       	and	r24, r24
     b76:	61 f4       	brne	.+24     	; 0xb90 <main+0x266>
     b78:	0e 94 cd 34 	call	0x699a	; 0x699a <enc424j600MACIsLinked>
     b7c:	88 23       	and	r24, r24
     b7e:	41 f0       	breq	.+16     	; 0xb90 <main+0x266>
			dhcp_client_start(dhcp_client_event_callback);
     b80:	85 e2       	ldi	r24, 0x25	; 37
     b82:	92 e0       	ldi	r25, 0x02	; 2
     b84:	0e 94 9b 37 	call	0x6f36	; 0x6f36 <dhcp_client_start>
			net_link_up = 1;
     b88:	f1 e0       	ldi	r31, 0x01	; 1
     b8a:	f0 93 4d 01 	sts	0x014D, r31
     b8e:	14 c0       	rjmp	.+40     	; 0xbb8 <main+0x28e>
		} else {
			if( net_link_up && !hal_link_up() ) {
     b90:	80 91 4d 01 	lds	r24, 0x014D
     b94:	88 23       	and	r24, r24
     b96:	81 f0       	breq	.+32     	; 0xbb8 <main+0x28e>
     b98:	0e 94 cd 34 	call	0x699a	; 0x699a <enc424j600MACIsLinked>
     b9c:	88 23       	and	r24, r24
     b9e:	61 f4       	brne	.+24     	; 0xbb8 <main+0x28e>
				dhcp_client_abort();
     ba0:	0e 94 84 37 	call	0x6f08	; 0x6f08 <dhcp_client_abort>
				ip_init( 0, 0, 0 );
     ba4:	80 e0       	ldi	r24, 0x00	; 0
     ba6:	90 e0       	ldi	r25, 0x00	; 0
     ba8:	60 e0       	ldi	r22, 0x00	; 0
     baa:	70 e0       	ldi	r23, 0x00	; 0
     bac:	40 e0       	ldi	r20, 0x00	; 0
     bae:	50 e0       	ldi	r21, 0x00	; 0
     bb0:	0e 94 4c 1f 	call	0x3e98	; 0x3e98 <ip_init>
				net_link_up = 0;
     bb4:	10 92 4d 01 	sts	0x014D, r1
			}
		}

		if( 1 == flagDhcp ) {
     bb8:	80 91 4e 01 	lds	r24, 0x014E
     bbc:	88 23       	and	r24, r24
     bbe:	01 f1       	breq	.+64     	; 0xc00 <main+0x2d6>
			uint8_t ip_addr[4] = { 192, 168, 0, 11 };
     bc0:	20 ec       	ldi	r18, 0xC0	; 192
     bc2:	2a 83       	std	Y+2, r18	; 0x02
     bc4:	38 ea       	ldi	r19, 0xA8	; 168
     bc6:	3b 83       	std	Y+3, r19	; 0x03
     bc8:	1c 82       	std	Y+4, r1	; 0x04
     bca:	8b e0       	ldi	r24, 0x0B	; 11
     bcc:	8d 83       	std	Y+5, r24	; 0x05
			uint8_t netmask[4] = { 255, 255, 255, 0 };
     bce:	9f ef       	ldi	r25, 0xFF	; 255
     bd0:	9e 83       	std	Y+6, r25	; 0x06
     bd2:	9f 83       	std	Y+7, r25	; 0x07
     bd4:	98 87       	std	Y+8, r25	; 0x08
     bd6:	19 86       	std	Y+9, r1	; 0x09
			uint8_t gateway[4] = { 192, 168, 0, 1 };
     bd8:	2a 87       	std	Y+10, r18	; 0x0a
     bda:	3b 87       	std	Y+11, r19	; 0x0b
     bdc:	1c 86       	std	Y+12, r1	; 0x0c
     bde:	a1 e0       	ldi	r26, 0x01	; 1
     be0:	ad 87       	std	Y+13, r26	; 0x0d
			ip_init(
     be2:	ce 01       	movw	r24, r28
     be4:	02 96       	adiw	r24, 0x02	; 2
     be6:	be 01       	movw	r22, r28
     be8:	6a 5f       	subi	r22, 0xFA	; 250
     bea:	7f 4f       	sbci	r23, 0xFF	; 255
     bec:	ae 01       	movw	r20, r28
     bee:	46 5f       	subi	r20, 0xF6	; 246
     bf0:	5f 4f       	sbci	r21, 0xFF	; 255
     bf2:	0e 94 4c 1f 	call	0x3e98	; 0x3e98 <ip_init>
				(unsigned char*)ip_addr,
				(unsigned char*)netmask,
				(unsigned char*)gateway
			);

			net_link_up = 1;
     bf6:	b1 e0       	ldi	r27, 0x01	; 1
     bf8:	b0 93 4d 01 	sts	0x014D, r27
			flagDhcp = 0;
     bfc:	10 92 4e 01 	sts	0x014E, r1
		}

		/* receive packets */
		while(ethernet_handle_packet());
     c00:	0e 94 49 1e 	call	0x3c92	; 0x3c92 <ethernet_handle_packet>
     c04:	88 23       	and	r24, r24
     c06:	e1 f7       	brne	.-8      	; 0xc00 <main+0x2d6>

		cli();
     c08:	f8 94       	cli
		volatile uint8_t timer_ticks = 2;timer_events;
     c0a:	e2 e0       	ldi	r30, 0x02	; 2
     c0c:	e9 83       	std	Y+1, r30	; 0x01
     c0e:	80 91 4b 01 	lds	r24, 0x014B
     c12:	90 91 4c 01 	lds	r25, 0x014C
		timer_events = 0;
     c16:	10 92 4c 01 	sts	0x014C, r1
     c1a:	10 92 4b 01 	sts	0x014B, r1
		sei();
     c1e:	78 94       	sei
     c20:	02 c0       	rjmp	.+4      	; 0xc26 <main+0x2fc>

		/* handle timeouts */
		while( timer_ticks-- ) {
			timer_interval();
     c22:	0e 94 ac 32 	call	0x6558	; 0x6558 <timer_interval>
		volatile uint8_t timer_ticks = 2;timer_events;
		timer_events = 0;
		sei();

		/* handle timeouts */
		while( timer_ticks-- ) {
     c26:	89 81       	ldd	r24, Y+1	; 0x01
     c28:	81 50       	subi	r24, 0x01	; 1
     c2a:	89 83       	std	Y+1, r24	; 0x01
     c2c:	8f 5f       	subi	r24, 0xFF	; 255
     c2e:	c9 f7       	brne	.-14     	; 0xc22 <main+0x2f8>
			timer_interval();
		}

		eMBPoll();
     c30:	0e 94 a4 0f 	call	0x1f48	; 0x1f48 <eMBPoll>
     c34:	20 e0       	ldi	r18, 0x00	; 0
     c36:	30 e0       	ldi	r19, 0x00	; 0

		for( i = 0; i < 15; i++ ) {
			if(i < 8) {
     c38:	28 30       	cpi	r18, 0x08	; 8
     c3a:	31 05       	cpc	r19, r1
     c3c:	8c f4       	brge	.+34     	; 0xc60 <main+0x336>
				if( ( 1<<i ) & ucRegCoilsBuf[0] ) {
     c3e:	80 91 8d 0b 	lds	r24, 0x0B8D
     c42:	90 e0       	ldi	r25, 0x00	; 0
     c44:	02 2e       	mov	r0, r18
     c46:	02 c0       	rjmp	.+4      	; 0xc4c <main+0x322>
     c48:	95 95       	asr	r25
     c4a:	87 95       	ror	r24
     c4c:	0a 94       	dec	r0
     c4e:	e2 f7       	brpl	.-8      	; 0xc48 <main+0x31e>
     c50:	f9 01       	movw	r30, r18
     c52:	e3 59       	subi	r30, 0x93	; 147
     c54:	f4 4f       	sbci	r31, 0xF4	; 244
     c56:	80 ff       	sbrs	r24, 0
     c58:	18 c0       	rjmp	.+48     	; 0xc8a <main+0x360>
					outPort[i] = 1;
     c5a:	81 e0       	ldi	r24, 0x01	; 1
     c5c:	80 83       	st	Z, r24
     c5e:	16 c0       	rjmp	.+44     	; 0xc8c <main+0x362>
				} else {
					outPort[i] = 0;
				}
			} else {
				if( ( 1<<( i - 8 ) ) & ucRegCoilsBuf[1] ) {
     c60:	80 91 8e 0b 	lds	r24, 0x0B8E
     c64:	90 e0       	ldi	r25, 0x00	; 0
     c66:	28 50       	subi	r18, 0x08	; 8
     c68:	30 40       	sbci	r19, 0x00	; 0
     c6a:	02 2e       	mov	r0, r18
     c6c:	02 c0       	rjmp	.+4      	; 0xc72 <main+0x348>
     c6e:	95 95       	asr	r25
     c70:	87 95       	ror	r24
     c72:	0a 94       	dec	r0
     c74:	e2 f7       	brpl	.-8      	; 0xc6e <main+0x344>
     c76:	28 5f       	subi	r18, 0xF8	; 248
     c78:	3f 4f       	sbci	r19, 0xFF	; 255
     c7a:	f9 01       	movw	r30, r18
     c7c:	e3 59       	subi	r30, 0x93	; 147
     c7e:	f4 4f       	sbci	r31, 0xF4	; 244
     c80:	80 ff       	sbrs	r24, 0
     c82:	03 c0       	rjmp	.+6      	; 0xc8a <main+0x360>
					outPort[i] = 1;
     c84:	91 e0       	ldi	r25, 0x01	; 1
     c86:	90 83       	st	Z, r25
     c88:	01 c0       	rjmp	.+2      	; 0xc8c <main+0x362>
				} else {
					outPort[i] = 0;
     c8a:	10 82       	st	Z, r1
			timer_interval();
		}

		eMBPoll();

		for( i = 0; i < 15; i++ ) {
     c8c:	2f 5f       	subi	r18, 0xFF	; 255
     c8e:	3f 4f       	sbci	r19, 0xFF	; 255
     c90:	2f 30       	cpi	r18, 0x0F	; 15
     c92:	31 05       	cpc	r19, r1
     c94:	89 f6       	brne	.-94     	; 0xc38 <main+0x30e>
					outPort[i] = 0;
				}
			}
		}

		cli();
     c96:	f8 94       	cli
     c98:	20 e0       	ldi	r18, 0x00	; 0
     c9a:	30 e0       	ldi	r19, 0x00	; 0
		for( i = 0; i < 6; i++ ) {
		
			if( outPort[6 + i] ) {
     c9c:	f9 01       	movw	r30, r18
     c9e:	ed 58       	subi	r30, 0x8D	; 141
     ca0:	f4 4f       	sbci	r31, 0xF4	; 244
     ca2:	80 81       	ld	r24, Z
     ca4:	88 23       	and	r24, r24
     ca6:	b1 f0       	breq	.+44     	; 0xcd4 <main+0x3aa>
				arrMotor[i].step = 1;
     ca8:	f9 01       	movw	r30, r18
     caa:	ee 0f       	add	r30, r30
     cac:	ff 1f       	adc	r31, r31
     cae:	e2 0f       	add	r30, r18
     cb0:	f3 1f       	adc	r31, r19
     cb2:	ee 0f       	add	r30, r30
     cb4:	ff 1f       	adc	r31, r31
     cb6:	df 01       	movw	r26, r30
     cb8:	a3 5c       	subi	r26, 0xC3	; 195
     cba:	b4 4f       	sbci	r27, 0xF4	; 244
     cbc:	81 e0       	ldi	r24, 0x01	; 1
     cbe:	90 e0       	ldi	r25, 0x00	; 0
     cc0:	11 96       	adiw	r26, 0x01	; 1
     cc2:	9c 93       	st	X, r25
     cc4:	8e 93       	st	-X, r24
				arrMotor[i].direction = outPort[i];
     cc6:	d9 01       	movw	r26, r18
     cc8:	a3 59       	subi	r26, 0x93	; 147
     cca:	b4 4f       	sbci	r27, 0xF4	; 244
     ccc:	8c 91       	ld	r24, X
     cce:	e5 5c       	subi	r30, 0xC5	; 197
     cd0:	f4 4f       	sbci	r31, 0xF4	; 244
     cd2:	85 83       	std	Z+5, r24	; 0x05
				}
			}
		}

		cli();
		for( i = 0; i < 6; i++ ) {
     cd4:	2f 5f       	subi	r18, 0xFF	; 255
     cd6:	3f 4f       	sbci	r19, 0xFF	; 255
     cd8:	26 30       	cpi	r18, 0x06	; 6
     cda:	31 05       	cpc	r19, r1
     cdc:	f9 f6       	brne	.-66     	; 0xc9c <main+0x372>
			if( outPort[6 + i] ) {
				arrMotor[i].step = 1;
				arrMotor[i].direction = outPort[i];
			}
		}
		if( outPort[9] ) {
     cde:	80 91 76 0b 	lds	r24, 0x0B76
     ce2:	88 23       	and	r24, r24
     ce4:	41 f0       	breq	.+16     	; 0xcf6 <main+0x3cc>
			arrMotor[3].direction = !arrMotor[3].direction;
     ce6:	80 91 52 0b 	lds	r24, 0x0B52
     cea:	90 e0       	ldi	r25, 0x00	; 0
     cec:	88 23       	and	r24, r24
     cee:	09 f4       	brne	.+2      	; 0xcf2 <main+0x3c8>
     cf0:	91 e0       	ldi	r25, 0x01	; 1
     cf2:	90 93 52 0b 	sts	0x0B52, r25
		}	
		sei();
     cf6:	78 94       	sei

		switch( 0x00ff & uiRegHolding[6] ) {
     cf8:	80 91 c0 0a 	lds	r24, 0x0AC0
     cfc:	90 91 c1 0a 	lds	r25, 0x0AC1
     d00:	90 70       	andi	r25, 0x00	; 0
     d02:	84 30       	cpi	r24, 0x04	; 4
     d04:	91 05       	cpc	r25, r1
     d06:	09 f4       	brne	.+2      	; 0xd0a <main+0x3e0>
     d08:	d3 c0       	rjmp	.+422    	; 0xeb0 <main+0x586>
     d0a:	85 30       	cpi	r24, 0x05	; 5
     d0c:	91 05       	cpc	r25, r1
     d0e:	58 f4       	brcc	.+22     	; 0xd26 <main+0x3fc>
     d10:	82 30       	cpi	r24, 0x02	; 2
     d12:	91 05       	cpc	r25, r1
     d14:	09 f4       	brne	.+2      	; 0xd18 <main+0x3ee>
     d16:	7e c0       	rjmp	.+252    	; 0xe14 <main+0x4ea>
     d18:	83 30       	cpi	r24, 0x03	; 3
     d1a:	91 05       	cpc	r25, r1
     d1c:	78 f4       	brcc	.+30     	; 0xd3c <main+0x412>
     d1e:	01 97       	sbiw	r24, 0x01	; 1
     d20:	09 f0       	breq	.+2      	; 0xd24 <main+0x3fa>
     d22:	11 c6       	rjmp	.+3106   	; 0x1946 <__stack+0x847>
     d24:	48 c0       	rjmp	.+144    	; 0xdb6 <main+0x48c>
     d26:	81 32       	cpi	r24, 0x21	; 33
     d28:	91 05       	cpc	r25, r1
     d2a:	39 f1       	breq	.+78     	; 0xd7a <main+0x450>
     d2c:	8c 32       	cpi	r24, 0x2C	; 44
     d2e:	91 05       	cpc	r25, r1
     d30:	09 f4       	brne	.+2      	; 0xd34 <main+0x40a>
     d32:	69 c4       	rjmp	.+2258   	; 0x1606 <__stack+0x507>
     d34:	05 97       	sbiw	r24, 0x05	; 5
     d36:	09 f0       	breq	.+2      	; 0xd3a <main+0x410>
     d38:	06 c6       	rjmp	.+3084   	; 0x1946 <__stack+0x847>
     d3a:	ad c0       	rjmp	.+346    	; 0xe96 <main+0x56c>
		
		// BEGIN: EMS
		case 3: {
			cli();
     d3c:	f8 94       	cli
			for( i = 0; i < 6 ; i++ ) {
				arrMotor[i].step = 0;
     d3e:	10 92 3e 0b 	sts	0x0B3E, r1
     d42:	10 92 3d 0b 	sts	0x0B3D, r1
     d46:	10 92 44 0b 	sts	0x0B44, r1
     d4a:	10 92 43 0b 	sts	0x0B43, r1
     d4e:	10 92 4a 0b 	sts	0x0B4A, r1
     d52:	10 92 49 0b 	sts	0x0B49, r1
     d56:	10 92 50 0b 	sts	0x0B50, r1
     d5a:	10 92 4f 0b 	sts	0x0B4F, r1
     d5e:	10 92 56 0b 	sts	0x0B56, r1
     d62:	10 92 55 0b 	sts	0x0B55, r1
     d66:	10 92 5c 0b 	sts	0x0B5C, r1
     d6a:	10 92 5b 0b 	sts	0x0B5B, r1
			}
			flagDrawLine = 0;
			uiRegHolding[6] = 0;
     d6e:	10 92 c1 0a 	sts	0x0AC1, r1
     d72:	10 92 c0 0a 	sts	0x0AC0, r1
			sei();
     d76:	78 94       	sei
     d78:	e5 c5       	rjmp	.+3018   	; 0x1944 <__stack+0x845>
		} // END: EMS
		 break;

		// BEGIN: Set HOME
		case 33: {
			cli();
     d7a:	f8 94       	cli
     d7c:	80 e0       	ldi	r24, 0x00	; 0
     d7e:	90 e0       	ldi	r25, 0x00	; 0
			for( i = 0; i < 6 ; i++ ) {
				arrMotor[i].step = arrMotor[i].pos = 0;
     d80:	fc 01       	movw	r30, r24
     d82:	ee 0f       	add	r30, r30
     d84:	ff 1f       	adc	r31, r31
     d86:	e8 0f       	add	r30, r24
     d88:	f9 1f       	adc	r31, r25
     d8a:	ee 0f       	add	r30, r30
     d8c:	ff 1f       	adc	r31, r31
     d8e:	df 01       	movw	r26, r30
     d90:	a5 5c       	subi	r26, 0xC5	; 197
     d92:	b4 4f       	sbci	r27, 0xF4	; 244
     d94:	11 96       	adiw	r26, 0x01	; 1
     d96:	1c 92       	st	X, r1
     d98:	1e 92       	st	-X, r1
     d9a:	e3 5c       	subi	r30, 0xC3	; 195
     d9c:	f4 4f       	sbci	r31, 0xF4	; 244
     d9e:	11 82       	std	Z+1, r1	; 0x01
     da0:	10 82       	st	Z, r1
		 break;

		// BEGIN: Set HOME
		case 33: {
			cli();
			for( i = 0; i < 6 ; i++ ) {
     da2:	01 96       	adiw	r24, 0x01	; 1
     da4:	86 30       	cpi	r24, 0x06	; 6
     da6:	91 05       	cpc	r25, r1
     da8:	59 f7       	brne	.-42     	; 0xd80 <main+0x456>
				arrMotor[i].step = arrMotor[i].pos = 0;
			}
			flagDrawLine = 0;
			uiRegHolding[6] = 0;
     daa:	10 92 c1 0a 	sts	0x0AC1, r1
     dae:	10 92 c0 0a 	sts	0x0AC0, r1
			sei();
     db2:	78 94       	sei
     db4:	c7 c5       	rjmp	.+2958   	; 0x1944 <__stack+0x845>
		} // END: Set HOME
		 break;

		// BEGIN: Move By Step
		case 1: {
			cli();
     db6:	f8 94       	cli
     db8:	20 e0       	ldi	r18, 0x00	; 0
     dba:	30 e0       	ldi	r19, 0x00	; 0

			for( i = 0; i < 6 ; i++ ) {
				arrMotor[i].step = uiRegHolding[i];
     dbc:	f9 01       	movw	r30, r18
     dbe:	ee 0f       	add	r30, r30
     dc0:	ff 1f       	adc	r31, r31
     dc2:	df 01       	movw	r26, r30
     dc4:	ac 54       	subi	r26, 0x4C	; 76
     dc6:	b5 4f       	sbci	r27, 0xF5	; 245
     dc8:	8d 91       	ld	r24, X+
     dca:	9c 91       	ld	r25, X
     dcc:	e2 0f       	add	r30, r18
     dce:	f3 1f       	adc	r31, r19
     dd0:	ee 0f       	add	r30, r30
     dd2:	ff 1f       	adc	r31, r31
     dd4:	df 01       	movw	r26, r30
     dd6:	a3 5c       	subi	r26, 0xC3	; 195
     dd8:	b4 4f       	sbci	r27, 0xF4	; 244
     dda:	11 96       	adiw	r26, 0x01	; 1
     ddc:	9c 93       	st	X, r25
     dde:	8e 93       	st	-X, r24
				arrMotor[i].direction = outPort[i];
     de0:	d9 01       	movw	r26, r18
     de2:	a3 59       	subi	r26, 0x93	; 147
     de4:	b4 4f       	sbci	r27, 0xF4	; 244
     de6:	8c 91       	ld	r24, X
     de8:	e5 5c       	subi	r30, 0xC5	; 197
     dea:	f4 4f       	sbci	r31, 0xF4	; 244
     dec:	85 83       	std	Z+5, r24	; 0x05

		// BEGIN: Move By Step
		case 1: {
			cli();

			for( i = 0; i < 6 ; i++ ) {
     dee:	2f 5f       	subi	r18, 0xFF	; 255
     df0:	3f 4f       	sbci	r19, 0xFF	; 255
     df2:	26 30       	cpi	r18, 0x06	; 6
     df4:	31 05       	cpc	r19, r1
     df6:	11 f7       	brne	.-60     	; 0xdbc <main+0x492>
				arrMotor[i].step = uiRegHolding[i];
				arrMotor[i].direction = outPort[i];
			}
			arrMotor[3].direction = !arrMotor[ 3 ].direction;
     df8:	80 91 52 0b 	lds	r24, 0x0B52
     dfc:	90 e0       	ldi	r25, 0x00	; 0
     dfe:	88 23       	and	r24, r24
     e00:	09 f4       	brne	.+2      	; 0xe04 <main+0x4da>
     e02:	91 e0       	ldi	r25, 0x01	; 1
     e04:	90 93 52 0b 	sts	0x0B52, r25

			uiRegHolding[6] = 0;
     e08:	10 92 c1 0a 	sts	0x0AC1, r1
     e0c:	10 92 c0 0a 	sts	0x0AC0, r1
			sei();
     e10:	78 94       	sei
     e12:	99 c5       	rjmp	.+2866   	; 0x1946 <__stack+0x847>
		} // END: Move By Step
		 break;

		// BEGIN: Move By Pos
		case 2: {
			cli();
     e14:	f8 94       	cli
     e16:	20 e0       	ldi	r18, 0x00	; 0
     e18:	30 e0       	ldi	r19, 0x00	; 0
			for( i = 0; i < 6 ; i++ ) {
				int dPos = arrMotor[i].pos + (int)uiRegHolding[7 + i];
     e1a:	d9 01       	movw	r26, r18
     e1c:	aa 0f       	add	r26, r26
     e1e:	bb 1f       	adc	r27, r27
     e20:	a2 0f       	add	r26, r18
     e22:	b3 1f       	adc	r27, r19
     e24:	aa 0f       	add	r26, r26
     e26:	bb 1f       	adc	r27, r27
     e28:	a5 5c       	subi	r26, 0xC5	; 197
     e2a:	b4 4f       	sbci	r27, 0xF4	; 244
     e2c:	8d 91       	ld	r24, X+
     e2e:	9c 91       	ld	r25, X
     e30:	11 97       	sbiw	r26, 0x01	; 1
     e32:	f9 01       	movw	r30, r18
     e34:	ee 0f       	add	r30, r30
     e36:	ff 1f       	adc	r31, r31
     e38:	ee 53       	subi	r30, 0x3E	; 62
     e3a:	f5 4f       	sbci	r31, 0xF5	; 245
     e3c:	40 81       	ld	r20, Z
     e3e:	51 81       	ldd	r21, Z+1	; 0x01
     e40:	48 0f       	add	r20, r24
     e42:	59 1f       	adc	r21, r25

				if( dPos < 0 ) {
     e44:	57 ff       	sbrs	r21, 7
     e46:	06 c0       	rjmp	.+12     	; 0xe54 <main+0x52a>
					dPos = -dPos;
     e48:	50 95       	com	r21
     e4a:	41 95       	neg	r20
     e4c:	5f 4f       	sbci	r21, 0xFF	; 255
					arrMotor[i].direction = 0;
     e4e:	15 96       	adiw	r26, 0x05	; 5
     e50:	1c 92       	st	X, r1
     e52:	03 c0       	rjmp	.+6      	; 0xe5a <main+0x530>
				} else {
					arrMotor[i].direction = 1;
     e54:	91 e0       	ldi	r25, 0x01	; 1
     e56:	15 96       	adiw	r26, 0x05	; 5
     e58:	9c 93       	st	X, r25
				}

				arrMotor[i].step = dPos;
     e5a:	f9 01       	movw	r30, r18
     e5c:	ee 0f       	add	r30, r30
     e5e:	ff 1f       	adc	r31, r31
     e60:	e2 0f       	add	r30, r18
     e62:	f3 1f       	adc	r31, r19
     e64:	ee 0f       	add	r30, r30
     e66:	ff 1f       	adc	r31, r31
     e68:	e3 5c       	subi	r30, 0xC3	; 195
     e6a:	f4 4f       	sbci	r31, 0xF4	; 244
     e6c:	51 83       	std	Z+1, r21	; 0x01
     e6e:	40 83       	st	Z, r20
		 break;

		// BEGIN: Move By Pos
		case 2: {
			cli();
			for( i = 0; i < 6 ; i++ ) {
     e70:	2f 5f       	subi	r18, 0xFF	; 255
     e72:	3f 4f       	sbci	r19, 0xFF	; 255
     e74:	26 30       	cpi	r18, 0x06	; 6
     e76:	31 05       	cpc	r19, r1
     e78:	81 f6       	brne	.-96     	; 0xe1a <main+0x4f0>
				}

				arrMotor[i].step = dPos;
			}

			arrMotor[3].direction = !arrMotor[3].direction;
     e7a:	80 91 52 0b 	lds	r24, 0x0B52
     e7e:	90 e0       	ldi	r25, 0x00	; 0
     e80:	88 23       	and	r24, r24
     e82:	09 f4       	brne	.+2      	; 0xe86 <main+0x55c>
     e84:	91 e0       	ldi	r25, 0x01	; 1
     e86:	90 93 52 0b 	sts	0x0B52, r25

			uiRegHolding[6] = 0;
     e8a:	10 92 c1 0a 	sts	0x0AC1, r1
     e8e:	10 92 c0 0a 	sts	0x0AC0, r1
			sei();
     e92:	78 94       	sei
     e94:	58 c5       	rjmp	.+2736   	; 0x1946 <__stack+0x847>
		i2c_write( arrMotor[i].direction );
	}
	// Stop I2C Transmission
	i2c_stop();
#else
	eeprom_write_block( &arrMotor, EEPROM_arrMotor, sizeof( EEPROM_arrMotor ) );
     e96:	8b e3       	ldi	r24, 0x3B	; 59
     e98:	9b e0       	ldi	r25, 0x0B	; 11
     e9a:	61 e0       	ldi	r22, 0x01	; 1
     e9c:	70 e0       	ldi	r23, 0x00	; 0
     e9e:	44 e2       	ldi	r20, 0x24	; 36
     ea0:	50 e0       	ldi	r21, 0x00	; 0
     ea2:	0e 94 eb 3f 	call	0x7fd6	; 0x7fd6 <__eewr_block_m128>
		 break;

		// Save current motors value
		case 5:
			robko01_SavePos();
			uiRegHolding[6]	= 0;
     ea6:	10 92 c1 0a 	sts	0x0AC1, r1
     eaa:	10 92 c0 0a 	sts	0x0AC0, r1
     eae:	4b c5       	rjmp	.+2710   	; 0x1946 <__stack+0x847>
		 break;

		// BEGIN: Line
		case 4: {
			if( flagAllMotorNotMove ) {
     eb0:	80 91 06 0b 	lds	r24, 0x0B06
     eb4:	88 23       	and	r24, r24
     eb6:	09 f4       	brne	.+2      	; 0xeba <main+0x590>
     eb8:	46 c5       	rjmp	.+2700   	; 0x1946 <__stack+0x847>
				if( !flagDrawLine ) {
     eba:	22 20       	and	r2, r2
     ebc:	09 f0       	breq	.+2      	; 0xec0 <main+0x596>
     ebe:	53 c2       	rjmp	.+1190   	; 0x1366 <__stack+0x267>
					Robko01_Forward_Kinematics_From_Motor_Pos(
     ec0:	8f e1       	ldi	r24, 0x1F	; 31
     ec2:	9b e0       	ldi	r25, 0x0B	; 11
     ec4:	64 e9       	ldi	r22, 0x94	; 148
     ec6:	7b e0       	ldi	r23, 0x0B	; 11
     ec8:	20 e0       	ldi	r18, 0x00	; 0
     eca:	30 e0       	ldi	r19, 0x00	; 0
     ecc:	40 e0       	ldi	r20, 0x00	; 0
     ece:	50 e0       	ldi	r21, 0x00	; 0
     ed0:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <Robko01_Forward_Kinematics_From_Motor_Pos>
						(int16_t*)&uiRegInputBuf[6], arrPos, 0.0f
					);

					X1 = arrPos[0];
     ed4:	e0 90 94 0b 	lds	r14, 0x0B94
     ed8:	f0 90 95 0b 	lds	r15, 0x0B95
     edc:	00 91 96 0b 	lds	r16, 0x0B96
     ee0:	10 91 97 0b 	lds	r17, 0x0B97
     ee4:	e0 92 0f 0b 	sts	0x0B0F, r14
     ee8:	f0 92 10 0b 	sts	0x0B10, r15
     eec:	00 93 11 0b 	sts	0x0B11, r16
     ef0:	10 93 12 0b 	sts	0x0B12, r17
					Y1 = arrPos[1];
     ef4:	80 91 98 0b 	lds	r24, 0x0B98
     ef8:	90 91 99 0b 	lds	r25, 0x0B99
     efc:	a0 91 9a 0b 	lds	r26, 0x0B9A
     f00:	b0 91 9b 0b 	lds	r27, 0x0B9B
     f04:	80 93 89 0b 	sts	0x0B89, r24
     f08:	90 93 8a 0b 	sts	0x0B8A, r25
     f0c:	a0 93 8b 0b 	sts	0x0B8B, r26
     f10:	b0 93 8c 0b 	sts	0x0B8C, r27
					Z1 = arrPos[2];
     f14:	80 91 9c 0b 	lds	r24, 0x0B9C
     f18:	90 91 9d 0b 	lds	r25, 0x0B9D
     f1c:	a0 91 9e 0b 	lds	r26, 0x0B9E
     f20:	b0 91 9f 0b 	lds	r27, 0x0B9F
     f24:	80 93 5f 0b 	sts	0x0B5F, r24
     f28:	90 93 60 0b 	sts	0x0B60, r25
     f2c:	a0 93 61 0b 	sts	0x0B61, r26
     f30:	b0 93 62 0b 	sts	0x0B62, r27
					P1 = arrPos[3];
     f34:	80 91 a0 0b 	lds	r24, 0x0BA0
     f38:	90 91 a1 0b 	lds	r25, 0x0BA1
     f3c:	a0 91 a2 0b 	lds	r26, 0x0BA2
     f40:	b0 91 a3 0b 	lds	r27, 0x0BA3
     f44:	80 93 dc 0a 	sts	0x0ADC, r24
     f48:	90 93 dd 0a 	sts	0x0ADD, r25
     f4c:	a0 93 de 0a 	sts	0x0ADE, r26
     f50:	b0 93 df 0a 	sts	0x0ADF, r27
					R1 = arrPos[4];
     f54:	80 91 a4 0b 	lds	r24, 0x0BA4
     f58:	90 91 a5 0b 	lds	r25, 0x0BA5
     f5c:	a0 91 a6 0b 	lds	r26, 0x0BA6
     f60:	b0 91 a7 0b 	lds	r27, 0x0BA7
     f64:	80 93 07 0b 	sts	0x0B07, r24
     f68:	90 93 08 0b 	sts	0x0B08, r25
     f6c:	a0 93 09 0b 	sts	0x0B09, r26
     f70:	b0 93 0a 0b 	sts	0x0B0A, r27
					G1 = arrPos[5];
     f74:	80 91 a8 0b 	lds	r24, 0x0BA8
     f78:	90 91 a9 0b 	lds	r25, 0x0BA9
     f7c:	a0 91 aa 0b 	lds	r26, 0x0BAA
     f80:	b0 91 ab 0b 	lds	r27, 0x0BAB
     f84:	80 93 69 0b 	sts	0x0B69, r24
     f88:	90 93 6a 0b 	sts	0x0B6A, r25
     f8c:	a0 93 6b 0b 	sts	0x0B6B, r26
     f90:	b0 93 6c 0b 	sts	0x0B6C, r27

					if( 0x0100 & uiRegHolding[6] ) {
     f94:	80 91 c0 0a 	lds	r24, 0x0AC0
     f98:	90 91 c1 0a 	lds	r25, 0x0AC1
     f9c:	90 ff       	sbrs	r25, 0
     f9e:	1b c0       	rjmp	.+54     	; 0xfd6 <main+0x6ac>
						X2 = (int)uiRegHolding[7];
     fa0:	60 91 c2 0a 	lds	r22, 0x0AC2
     fa4:	70 91 c3 0a 	lds	r23, 0x0AC3
     fa8:	70 93 03 0b 	sts	0x0B03, r23
     fac:	60 93 02 0b 	sts	0x0B02, r22
						dx = X2 - X1;
     fb0:	88 27       	eor	r24, r24
     fb2:	77 fd       	sbrc	r23, 7
     fb4:	80 95       	com	r24
     fb6:	98 2f       	mov	r25, r24
     fb8:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
     fbc:	a8 01       	movw	r20, r16
     fbe:	97 01       	movw	r18, r14
     fc0:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
     fc4:	60 93 0b 0b 	sts	0x0B0B, r22
     fc8:	70 93 0c 0b 	sts	0x0B0C, r23
     fcc:	80 93 0d 0b 	sts	0x0B0D, r24
     fd0:	90 93 0e 0b 	sts	0x0B0E, r25
     fd4:	14 c0       	rjmp	.+40     	; 0xffe <main+0x6d4>
					} else {
						X2 = X1;
     fd6:	c8 01       	movw	r24, r16
     fd8:	b7 01       	movw	r22, r14
     fda:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
     fde:	70 93 03 0b 	sts	0x0B03, r23
     fe2:	60 93 02 0b 	sts	0x0B02, r22
						dx = 0.0f;
     fe6:	80 e0       	ldi	r24, 0x00	; 0
     fe8:	90 e0       	ldi	r25, 0x00	; 0
     fea:	a0 e0       	ldi	r26, 0x00	; 0
     fec:	b0 e0       	ldi	r27, 0x00	; 0
     fee:	80 93 0b 0b 	sts	0x0B0B, r24
     ff2:	90 93 0c 0b 	sts	0x0B0C, r25
     ff6:	a0 93 0d 0b 	sts	0x0B0D, r26
     ffa:	b0 93 0e 0b 	sts	0x0B0E, r27
					}

					if( 0x0200 & uiRegHolding[6] ) {
     ffe:	80 91 c0 0a 	lds	r24, 0x0AC0
    1002:	90 91 c1 0a 	lds	r25, 0x0AC1
    1006:	91 ff       	sbrs	r25, 1
    1008:	21 c0       	rjmp	.+66     	; 0x104c <main+0x722>
						Y2 = (int)uiRegHolding[8];
    100a:	60 91 c4 0a 	lds	r22, 0x0AC4
    100e:	70 91 c5 0a 	lds	r23, 0x0AC5
    1012:	70 93 01 0b 	sts	0x0B01, r23
    1016:	60 93 00 0b 	sts	0x0B00, r22
						dy = Y2 - Y1;
    101a:	88 27       	eor	r24, r24
    101c:	77 fd       	sbrc	r23, 7
    101e:	80 95       	com	r24
    1020:	98 2f       	mov	r25, r24
    1022:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    1026:	20 91 89 0b 	lds	r18, 0x0B89
    102a:	30 91 8a 0b 	lds	r19, 0x0B8A
    102e:	40 91 8b 0b 	lds	r20, 0x0B8B
    1032:	50 91 8c 0b 	lds	r21, 0x0B8C
    1036:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    103a:	60 93 35 0b 	sts	0x0B35, r22
    103e:	70 93 36 0b 	sts	0x0B36, r23
    1042:	80 93 37 0b 	sts	0x0B37, r24
    1046:	90 93 38 0b 	sts	0x0B38, r25
    104a:	1a c0       	rjmp	.+52     	; 0x1080 <main+0x756>
					} else {
						Y2 = Y1;
    104c:	60 91 89 0b 	lds	r22, 0x0B89
    1050:	70 91 8a 0b 	lds	r23, 0x0B8A
    1054:	80 91 8b 0b 	lds	r24, 0x0B8B
    1058:	90 91 8c 0b 	lds	r25, 0x0B8C
    105c:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    1060:	70 93 01 0b 	sts	0x0B01, r23
    1064:	60 93 00 0b 	sts	0x0B00, r22
						dy = 0.0f;
    1068:	80 e0       	ldi	r24, 0x00	; 0
    106a:	90 e0       	ldi	r25, 0x00	; 0
    106c:	a0 e0       	ldi	r26, 0x00	; 0
    106e:	b0 e0       	ldi	r27, 0x00	; 0
    1070:	80 93 35 0b 	sts	0x0B35, r24
    1074:	90 93 36 0b 	sts	0x0B36, r25
    1078:	a0 93 37 0b 	sts	0x0B37, r26
    107c:	b0 93 38 0b 	sts	0x0B38, r27
					}

					if( 0x0400 & uiRegHolding[6] ) {
    1080:	80 91 c0 0a 	lds	r24, 0x0AC0
    1084:	90 91 c1 0a 	lds	r25, 0x0AC1
    1088:	92 ff       	sbrs	r25, 2
    108a:	21 c0       	rjmp	.+66     	; 0x10ce <main+0x7a4>
						Z2 = (int)uiRegHolding[9];
    108c:	60 91 c6 0a 	lds	r22, 0x0AC6
    1090:	70 91 c7 0a 	lds	r23, 0x0AC7
    1094:	70 93 d7 0a 	sts	0x0AD7, r23
    1098:	60 93 d6 0a 	sts	0x0AD6, r22
						dz = Z2 - Z1;
    109c:	88 27       	eor	r24, r24
    109e:	77 fd       	sbrc	r23, 7
    10a0:	80 95       	com	r24
    10a2:	98 2f       	mov	r25, r24
    10a4:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    10a8:	20 91 5f 0b 	lds	r18, 0x0B5F
    10ac:	30 91 60 0b 	lds	r19, 0x0B60
    10b0:	40 91 61 0b 	lds	r20, 0x0B61
    10b4:	50 91 62 0b 	lds	r21, 0x0B62
    10b8:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    10bc:	60 93 d2 0a 	sts	0x0AD2, r22
    10c0:	70 93 d3 0a 	sts	0x0AD3, r23
    10c4:	80 93 d4 0a 	sts	0x0AD4, r24
    10c8:	90 93 d5 0a 	sts	0x0AD5, r25
    10cc:	1a c0       	rjmp	.+52     	; 0x1102 <__stack+0x3>
					} else {
						Z2 = Z1;
    10ce:	60 91 5f 0b 	lds	r22, 0x0B5F
    10d2:	70 91 60 0b 	lds	r23, 0x0B60
    10d6:	80 91 61 0b 	lds	r24, 0x0B61
    10da:	90 91 62 0b 	lds	r25, 0x0B62
    10de:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    10e2:	70 93 d7 0a 	sts	0x0AD7, r23
    10e6:	60 93 d6 0a 	sts	0x0AD6, r22
						dz = 0.0f;
    10ea:	80 e0       	ldi	r24, 0x00	; 0
    10ec:	90 e0       	ldi	r25, 0x00	; 0
    10ee:	a0 e0       	ldi	r26, 0x00	; 0
    10f0:	b0 e0       	ldi	r27, 0x00	; 0
    10f2:	80 93 d2 0a 	sts	0x0AD2, r24
    10f6:	90 93 d3 0a 	sts	0x0AD3, r25
    10fa:	a0 93 d4 0a 	sts	0x0AD4, r26
    10fe:	b0 93 d5 0a 	sts	0x0AD5, r27
					}

					if( 0x0800 & uiRegHolding[6] ) {
    1102:	80 91 c0 0a 	lds	r24, 0x0AC0
    1106:	90 91 c1 0a 	lds	r25, 0x0AC1
    110a:	93 ff       	sbrs	r25, 3
    110c:	21 c0       	rjmp	.+66     	; 0x1150 <__stack+0x51>
						P2 = (int)uiRegHolding[10];
    110e:	60 91 c8 0a 	lds	r22, 0x0AC8
    1112:	70 91 c9 0a 	lds	r23, 0x0AC9
    1116:	70 93 05 0b 	sts	0x0B05, r23
    111a:	60 93 04 0b 	sts	0x0B04, r22
						dP = P2 - P1;
    111e:	88 27       	eor	r24, r24
    1120:	77 fd       	sbrc	r23, 7
    1122:	80 95       	com	r24
    1124:	98 2f       	mov	r25, r24
    1126:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    112a:	20 91 dc 0a 	lds	r18, 0x0ADC
    112e:	30 91 dd 0a 	lds	r19, 0x0ADD
    1132:	40 91 de 0a 	lds	r20, 0x0ADE
    1136:	50 91 df 0a 	lds	r21, 0x0ADF
    113a:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    113e:	60 93 90 0b 	sts	0x0B90, r22
    1142:	70 93 91 0b 	sts	0x0B91, r23
    1146:	80 93 92 0b 	sts	0x0B92, r24
    114a:	90 93 93 0b 	sts	0x0B93, r25
    114e:	1a c0       	rjmp	.+52     	; 0x1184 <__stack+0x85>
					} else {
						P2 = P1;
    1150:	60 91 dc 0a 	lds	r22, 0x0ADC
    1154:	70 91 dd 0a 	lds	r23, 0x0ADD
    1158:	80 91 de 0a 	lds	r24, 0x0ADE
    115c:	90 91 df 0a 	lds	r25, 0x0ADF
    1160:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    1164:	70 93 05 0b 	sts	0x0B05, r23
    1168:	60 93 04 0b 	sts	0x0B04, r22
						dP = 0.0f;
    116c:	80 e0       	ldi	r24, 0x00	; 0
    116e:	90 e0       	ldi	r25, 0x00	; 0
    1170:	a0 e0       	ldi	r26, 0x00	; 0
    1172:	b0 e0       	ldi	r27, 0x00	; 0
    1174:	80 93 90 0b 	sts	0x0B90, r24
    1178:	90 93 91 0b 	sts	0x0B91, r25
    117c:	a0 93 92 0b 	sts	0x0B92, r26
    1180:	b0 93 93 0b 	sts	0x0B93, r27
					}

					if( 0x1000 & uiRegHolding[6] ) {
    1184:	80 91 c0 0a 	lds	r24, 0x0AC0
    1188:	90 91 c1 0a 	lds	r25, 0x0AC1
    118c:	94 ff       	sbrs	r25, 4
    118e:	21 c0       	rjmp	.+66     	; 0x11d2 <__stack+0xd3>
						R2 = (int)uiRegHolding[11];
    1190:	60 91 ca 0a 	lds	r22, 0x0ACA
    1194:	70 91 cb 0a 	lds	r23, 0x0ACB
    1198:	70 93 3a 0b 	sts	0x0B3A, r23
    119c:	60 93 39 0b 	sts	0x0B39, r22
						dR = R2 - R1;
    11a0:	88 27       	eor	r24, r24
    11a2:	77 fd       	sbrc	r23, 7
    11a4:	80 95       	com	r24
    11a6:	98 2f       	mov	r25, r24
    11a8:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    11ac:	20 91 07 0b 	lds	r18, 0x0B07
    11b0:	30 91 08 0b 	lds	r19, 0x0B08
    11b4:	40 91 09 0b 	lds	r20, 0x0B09
    11b8:	50 91 0a 0b 	lds	r21, 0x0B0A
    11bc:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    11c0:	60 93 65 0b 	sts	0x0B65, r22
    11c4:	70 93 66 0b 	sts	0x0B66, r23
    11c8:	80 93 67 0b 	sts	0x0B67, r24
    11cc:	90 93 68 0b 	sts	0x0B68, r25
    11d0:	1a c0       	rjmp	.+52     	; 0x1206 <__stack+0x107>
					} else {
						R2 = R1;
    11d2:	60 91 07 0b 	lds	r22, 0x0B07
    11d6:	70 91 08 0b 	lds	r23, 0x0B08
    11da:	80 91 09 0b 	lds	r24, 0x0B09
    11de:	90 91 0a 0b 	lds	r25, 0x0B0A
    11e2:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    11e6:	70 93 3a 0b 	sts	0x0B3A, r23
    11ea:	60 93 39 0b 	sts	0x0B39, r22
						dR = 0.0f;
    11ee:	80 e0       	ldi	r24, 0x00	; 0
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	a0 e0       	ldi	r26, 0x00	; 0
    11f4:	b0 e0       	ldi	r27, 0x00	; 0
    11f6:	80 93 65 0b 	sts	0x0B65, r24
    11fa:	90 93 66 0b 	sts	0x0B66, r25
    11fe:	a0 93 67 0b 	sts	0x0B67, r26
    1202:	b0 93 68 0b 	sts	0x0B68, r27
					}

					if( 0x2000 & uiRegHolding[6] ) {
    1206:	80 91 c0 0a 	lds	r24, 0x0AC0
    120a:	90 91 c1 0a 	lds	r25, 0x0AC1
    120e:	95 ff       	sbrs	r25, 5
    1210:	21 c0       	rjmp	.+66     	; 0x1254 <__stack+0x155>
						G2 = (int)uiRegHolding[12];
    1212:	60 91 cc 0a 	lds	r22, 0x0ACC
    1216:	70 91 cd 0a 	lds	r23, 0x0ACD
    121a:	70 93 64 0b 	sts	0x0B64, r23
    121e:	60 93 63 0b 	sts	0x0B63, r22
						dG = G2 - G1;
    1222:	88 27       	eor	r24, r24
    1224:	77 fd       	sbrc	r23, 7
    1226:	80 95       	com	r24
    1228:	98 2f       	mov	r25, r24
    122a:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    122e:	20 91 69 0b 	lds	r18, 0x0B69
    1232:	30 91 6a 0b 	lds	r19, 0x0B6A
    1236:	40 91 6b 0b 	lds	r20, 0x0B6B
    123a:	50 91 6c 0b 	lds	r21, 0x0B6C
    123e:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    1242:	60 93 d8 0a 	sts	0x0AD8, r22
    1246:	70 93 d9 0a 	sts	0x0AD9, r23
    124a:	80 93 da 0a 	sts	0x0ADA, r24
    124e:	90 93 db 0a 	sts	0x0ADB, r25
    1252:	1a c0       	rjmp	.+52     	; 0x1288 <__stack+0x189>
					} else {
						G2 = G1;
    1254:	60 91 69 0b 	lds	r22, 0x0B69
    1258:	70 91 6a 0b 	lds	r23, 0x0B6A
    125c:	80 91 6b 0b 	lds	r24, 0x0B6B
    1260:	90 91 6c 0b 	lds	r25, 0x0B6C
    1264:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    1268:	70 93 64 0b 	sts	0x0B64, r23
    126c:	60 93 63 0b 	sts	0x0B63, r22
						dG = 0.0f;
    1270:	80 e0       	ldi	r24, 0x00	; 0
    1272:	90 e0       	ldi	r25, 0x00	; 0
    1274:	a0 e0       	ldi	r26, 0x00	; 0
    1276:	b0 e0       	ldi	r27, 0x00	; 0
    1278:	80 93 d8 0a 	sts	0x0AD8, r24
    127c:	90 93 d9 0a 	sts	0x0AD9, r25
    1280:	a0 93 da 0a 	sts	0x0ADA, r26
    1284:	b0 93 db 0a 	sts	0x0ADB, r27
					}

					float c = sqrt( pow( dx, 2 ) + pow( dy, 2 ) + pow( dz, 2 ) );
    1288:	20 91 0b 0b 	lds	r18, 0x0B0B
    128c:	30 91 0c 0b 	lds	r19, 0x0B0C
    1290:	40 91 0d 0b 	lds	r20, 0x0B0D
    1294:	50 91 0e 0b 	lds	r21, 0x0B0E
    1298:	ca 01       	movw	r24, r20
    129a:	b9 01       	movw	r22, r18
    129c:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    12a0:	3b 01       	movw	r6, r22
    12a2:	4c 01       	movw	r8, r24
    12a4:	20 91 35 0b 	lds	r18, 0x0B35
    12a8:	30 91 36 0b 	lds	r19, 0x0B36
    12ac:	40 91 37 0b 	lds	r20, 0x0B37
    12b0:	50 91 38 0b 	lds	r21, 0x0B38
    12b4:	ca 01       	movw	r24, r20
    12b6:	b9 01       	movw	r22, r18
    12b8:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    12bc:	5b 01       	movw	r10, r22
    12be:	6c 01       	movw	r12, r24
    12c0:	20 91 d2 0a 	lds	r18, 0x0AD2
    12c4:	30 91 d3 0a 	lds	r19, 0x0AD3
    12c8:	40 91 d4 0a 	lds	r20, 0x0AD4
    12cc:	50 91 d5 0a 	lds	r21, 0x0AD5
    12d0:	ca 01       	movw	r24, r20
    12d2:	b9 01       	movw	r22, r18
    12d4:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    12d8:	7b 01       	movw	r14, r22
    12da:	8c 01       	movw	r16, r24
    12dc:	c4 01       	movw	r24, r8
    12de:	b3 01       	movw	r22, r6
    12e0:	a6 01       	movw	r20, r12
    12e2:	95 01       	movw	r18, r10
    12e4:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    12e8:	a8 01       	movw	r20, r16
    12ea:	97 01       	movw	r18, r14
    12ec:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    12f0:	0e 94 c8 3e 	call	0x7d90	; 0x7d90 <sqrt>
    12f4:	7b 01       	movw	r14, r22
    12f6:	8c 01       	movw	r16, r24

					if( !c ) {
    12f8:	20 e0       	ldi	r18, 0x00	; 0
    12fa:	30 e0       	ldi	r19, 0x00	; 0
    12fc:	40 e0       	ldi	r20, 0x00	; 0
    12fe:	50 e0       	ldi	r21, 0x00	; 0
    1300:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    1304:	88 23       	and	r24, r24
    1306:	69 f4       	brne	.+26     	; 0x1322 <__stack+0x223>
						delta = 0.001;
    1308:	8f e6       	ldi	r24, 0x6F	; 111
    130a:	92 e1       	ldi	r25, 0x12	; 18
    130c:	a3 e8       	ldi	r26, 0x83	; 131
    130e:	ba e3       	ldi	r27, 0x3A	; 58
    1310:	80 93 31 0b 	sts	0x0B31, r24
    1314:	90 93 32 0b 	sts	0x0B32, r25
    1318:	a0 93 33 0b 	sts	0x0B33, r26
    131c:	b0 93 34 0b 	sts	0x0B34, r27
    1320:	10 c0       	rjmp	.+32     	; 0x1342 <__stack+0x243>
					} else {
						delta = 1 / c;
    1322:	60 e0       	ldi	r22, 0x00	; 0
    1324:	70 e0       	ldi	r23, 0x00	; 0
    1326:	80 e8       	ldi	r24, 0x80	; 128
    1328:	9f e3       	ldi	r25, 0x3F	; 63
    132a:	a8 01       	movw	r20, r16
    132c:	97 01       	movw	r18, r14
    132e:	0e 94 a7 3c 	call	0x794e	; 0x794e <__divsf3>
    1332:	60 93 31 0b 	sts	0x0B31, r22
    1336:	70 93 32 0b 	sts	0x0B32, r23
    133a:	80 93 33 0b 	sts	0x0B33, r24
    133e:	90 93 34 0b 	sts	0x0B34, r25
					}

					if( delta > 0.001 ) {
    1342:	60 91 31 0b 	lds	r22, 0x0B31
    1346:	70 91 32 0b 	lds	r23, 0x0B32
    134a:	80 91 33 0b 	lds	r24, 0x0B33
    134e:	90 91 34 0b 	lds	r25, 0x0B34
    1352:	2f e6       	ldi	r18, 0x6F	; 111
    1354:	32 e1       	ldi	r19, 0x12	; 18
    1356:	43 e8       	ldi	r20, 0x83	; 131
    1358:	5a e3       	ldi	r21, 0x3A	; 58
    135a:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    135e:	18 16       	cp	r1, r24
    1360:	0c f4       	brge	.+2      	; 0x1364 <__stack+0x265>
    1362:	1f c2       	rjmp	.+1086   	; 0x17a2 <__stack+0x6a3>
    1364:	2a c2       	rjmp	.+1108   	; 0x17ba <__stack+0x6bb>
						delta = 0.001;
					}

					flagDrawLine = 1;
				} else {
					if( a <= ( 1.0f + delta ) ) {
    1366:	80 91 85 0b 	lds	r24, 0x0B85
    136a:	90 91 86 0b 	lds	r25, 0x0B86
    136e:	a0 91 87 0b 	lds	r26, 0x0B87
    1372:	b0 91 88 0b 	lds	r27, 0x0B88
    1376:	89 a7       	std	Y+41, r24	; 0x29
    1378:	9a a7       	std	Y+42, r25	; 0x2a
    137a:	ab a7       	std	Y+43, r26	; 0x2b
    137c:	bc a7       	std	Y+44, r27	; 0x2c
    137e:	60 91 31 0b 	lds	r22, 0x0B31
    1382:	70 91 32 0b 	lds	r23, 0x0B32
    1386:	80 91 33 0b 	lds	r24, 0x0B33
    138a:	90 91 34 0b 	lds	r25, 0x0B34
    138e:	20 e0       	ldi	r18, 0x00	; 0
    1390:	30 e0       	ldi	r19, 0x00	; 0
    1392:	40 e8       	ldi	r20, 0x80	; 128
    1394:	5f e3       	ldi	r21, 0x3F	; 63
    1396:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    139a:	9b 01       	movw	r18, r22
    139c:	ac 01       	movw	r20, r24
    139e:	69 a5       	ldd	r22, Y+41	; 0x29
    13a0:	7a a5       	ldd	r23, Y+42	; 0x2a
    13a2:	8b a5       	ldd	r24, Y+43	; 0x2b
    13a4:	9c a5       	ldd	r25, Y+44	; 0x2c
    13a6:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    13aa:	18 16       	cp	r1, r24
    13ac:	0c f4       	brge	.+2      	; 0x13b0 <__stack+0x2b1>
    13ae:	ba c2       	rjmp	.+1396   	; 0x1924 <__stack+0x825>
						float Pn = P1 + a * dP;
						float Rn = R1 + a * dR;
						float Gn = G1 + a * dG;
						int temp[6];

						Robko01_Inverse_Kinematics//_fig4_4
    13b0:	ad b7       	in	r26, 0x3d	; 61
    13b2:	be b7       	in	r27, 0x3e	; 62
    13b4:	1e 97       	sbiw	r26, 0x0e	; 14
    13b6:	0f b6       	in	r0, 0x3f	; 63
    13b8:	f8 94       	cli
    13ba:	be bf       	out	0x3e, r27	; 62
    13bc:	0f be       	out	0x3f, r0	; 63
    13be:	ad bf       	out	0x3d, r26	; 61
    13c0:	8d b6       	in	r8, 0x3d	; 61
    13c2:	9e b6       	in	r9, 0x3e	; 62
    13c4:	08 94       	sec
    13c6:	81 1c       	adc	r8, r1
    13c8:	91 1c       	adc	r9, r1
    13ca:	69 a5       	ldd	r22, Y+41	; 0x29
    13cc:	7a a5       	ldd	r23, Y+42	; 0x2a
    13ce:	8b a5       	ldd	r24, Y+43	; 0x2b
    13d0:	9c a5       	ldd	r25, Y+44	; 0x2c
    13d2:	20 91 0b 0b 	lds	r18, 0x0B0B
    13d6:	30 91 0c 0b 	lds	r19, 0x0B0C
    13da:	40 91 0d 0b 	lds	r20, 0x0B0D
    13de:	50 91 0e 0b 	lds	r21, 0x0B0E
    13e2:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    13e6:	20 91 0f 0b 	lds	r18, 0x0B0F
    13ea:	30 91 10 0b 	lds	r19, 0x0B10
    13ee:	40 91 11 0b 	lds	r20, 0x0B11
    13f2:	50 91 12 0b 	lds	r21, 0x0B12
    13f6:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    13fa:	6d a7       	std	Y+45, r22	; 0x2d
    13fc:	7e a7       	std	Y+46, r23	; 0x2e
    13fe:	8f a7       	std	Y+47, r24	; 0x2f
    1400:	98 ab       	std	Y+48, r25	; 0x30
    1402:	69 a5       	ldd	r22, Y+41	; 0x29
    1404:	7a a5       	ldd	r23, Y+42	; 0x2a
    1406:	8b a5       	ldd	r24, Y+43	; 0x2b
    1408:	9c a5       	ldd	r25, Y+44	; 0x2c
    140a:	20 91 35 0b 	lds	r18, 0x0B35
    140e:	30 91 36 0b 	lds	r19, 0x0B36
    1412:	40 91 37 0b 	lds	r20, 0x0B37
    1416:	50 91 38 0b 	lds	r21, 0x0B38
    141a:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    141e:	20 91 89 0b 	lds	r18, 0x0B89
    1422:	30 91 8a 0b 	lds	r19, 0x0B8A
    1426:	40 91 8b 0b 	lds	r20, 0x0B8B
    142a:	50 91 8c 0b 	lds	r21, 0x0B8C
    142e:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    1432:	2b 01       	movw	r4, r22
    1434:	3c 01       	movw	r6, r24
    1436:	69 a5       	ldd	r22, Y+41	; 0x29
    1438:	7a a5       	ldd	r23, Y+42	; 0x2a
    143a:	8b a5       	ldd	r24, Y+43	; 0x2b
    143c:	9c a5       	ldd	r25, Y+44	; 0x2c
    143e:	20 91 d2 0a 	lds	r18, 0x0AD2
    1442:	30 91 d3 0a 	lds	r19, 0x0AD3
    1446:	40 91 d4 0a 	lds	r20, 0x0AD4
    144a:	50 91 d5 0a 	lds	r21, 0x0AD5
    144e:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    1452:	20 91 5f 0b 	lds	r18, 0x0B5F
    1456:	30 91 60 0b 	lds	r19, 0x0B60
    145a:	40 91 61 0b 	lds	r20, 0x0B61
    145e:	50 91 62 0b 	lds	r21, 0x0B62
    1462:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    1466:	7b 01       	movw	r14, r22
    1468:	8c 01       	movw	r16, r24
    146a:	69 a5       	ldd	r22, Y+41	; 0x29
    146c:	7a a5       	ldd	r23, Y+42	; 0x2a
    146e:	8b a5       	ldd	r24, Y+43	; 0x2b
    1470:	9c a5       	ldd	r25, Y+44	; 0x2c
    1472:	20 91 90 0b 	lds	r18, 0x0B90
    1476:	30 91 91 0b 	lds	r19, 0x0B91
    147a:	40 91 92 0b 	lds	r20, 0x0B92
    147e:	50 91 93 0b 	lds	r21, 0x0B93
    1482:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    1486:	20 91 dc 0a 	lds	r18, 0x0ADC
    148a:	30 91 dd 0a 	lds	r19, 0x0ADD
    148e:	40 91 de 0a 	lds	r20, 0x0ADE
    1492:	50 91 df 0a 	lds	r21, 0x0ADF
    1496:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    149a:	5b 01       	movw	r10, r22
    149c:	6c 01       	movw	r12, r24
    149e:	69 a5       	ldd	r22, Y+41	; 0x29
    14a0:	7a a5       	ldd	r23, Y+42	; 0x2a
    14a2:	8b a5       	ldd	r24, Y+43	; 0x2b
    14a4:	9c a5       	ldd	r25, Y+44	; 0x2c
    14a6:	20 91 65 0b 	lds	r18, 0x0B65
    14aa:	30 91 66 0b 	lds	r19, 0x0B66
    14ae:	40 91 67 0b 	lds	r20, 0x0B67
    14b2:	50 91 68 0b 	lds	r21, 0x0B68
    14b6:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    14ba:	20 91 07 0b 	lds	r18, 0x0B07
    14be:	30 91 08 0b 	lds	r19, 0x0B08
    14c2:	40 91 09 0b 	lds	r20, 0x0B09
    14c6:	50 91 0a 0b 	lds	r21, 0x0B0A
    14ca:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    14ce:	f4 01       	movw	r30, r8
    14d0:	60 83       	st	Z, r22
    14d2:	71 83       	std	Z+1, r23	; 0x01
    14d4:	82 83       	std	Z+2, r24	; 0x02
    14d6:	93 83       	std	Z+3, r25	; 0x03
    14d8:	69 a5       	ldd	r22, Y+41	; 0x29
    14da:	7a a5       	ldd	r23, Y+42	; 0x2a
    14dc:	8b a5       	ldd	r24, Y+43	; 0x2b
    14de:	9c a5       	ldd	r25, Y+44	; 0x2c
    14e0:	20 91 d8 0a 	lds	r18, 0x0AD8
    14e4:	30 91 d9 0a 	lds	r19, 0x0AD9
    14e8:	40 91 da 0a 	lds	r20, 0x0ADA
    14ec:	50 91 db 0a 	lds	r21, 0x0ADB
    14f0:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    14f4:	20 91 69 0b 	lds	r18, 0x0B69
    14f8:	30 91 6a 0b 	lds	r19, 0x0B6A
    14fc:	40 91 6b 0b 	lds	r20, 0x0B6B
    1500:	50 91 6c 0b 	lds	r21, 0x0B6C
    1504:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    1508:	d4 01       	movw	r26, r8
    150a:	14 96       	adiw	r26, 0x04	; 4
    150c:	6d 93       	st	X+, r22
    150e:	7d 93       	st	X+, r23
    1510:	8d 93       	st	X+, r24
    1512:	9c 93       	st	X, r25
    1514:	17 97       	sbiw	r26, 0x07	; 7
    1516:	80 e0       	ldi	r24, 0x00	; 0
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	a0 e0       	ldi	r26, 0x00	; 0
    151c:	b0 e0       	ldi	r27, 0x00	; 0
    151e:	f4 01       	movw	r30, r8
    1520:	80 87       	std	Z+8, r24	; 0x08
    1522:	91 87       	std	Z+9, r25	; 0x09
    1524:	a2 87       	std	Z+10, r26	; 0x0a
    1526:	b3 87       	std	Z+11, r27	; 0x0b
    1528:	2e e0       	ldi	r18, 0x0E	; 14
    152a:	30 e0       	ldi	r19, 0x00	; 0
    152c:	2c 0f       	add	r18, r28
    152e:	3d 1f       	adc	r19, r29
    1530:	35 87       	std	Z+13, r19	; 0x0d
    1532:	24 87       	std	Z+12, r18	; 0x0c
    1534:	6d a5       	ldd	r22, Y+45	; 0x2d
    1536:	7e a5       	ldd	r23, Y+46	; 0x2e
    1538:	8f a5       	ldd	r24, Y+47	; 0x2f
    153a:	98 a9       	ldd	r25, Y+48	; 0x30
    153c:	a3 01       	movw	r20, r6
    153e:	92 01       	movw	r18, r4
    1540:	0e 94 38 18 	call	0x3070	; 0x3070 <Robko01_Inverse_Kinematics>
							(float)Gn,
							0.0f,
							temp
						);

						cli();
    1544:	f8 94       	cli
						OCR3A = 15000;
    1546:	88 e9       	ldi	r24, 0x98	; 152
    1548:	9a e3       	ldi	r25, 0x3A	; 58
    154a:	90 93 87 00 	sts	0x0087, r25
    154e:	80 93 86 00 	sts	0x0086, r24
    1552:	de 01       	movw	r26, r28
    1554:	1e 96       	adiw	r26, 0x0e	; 14
    1556:	20 e0       	ldi	r18, 0x00	; 0
    1558:	30 e0       	ldi	r19, 0x00	; 0
    155a:	ed b7       	in	r30, 0x3d	; 61
    155c:	fe b7       	in	r31, 0x3e	; 62
    155e:	3e 96       	adiw	r30, 0x0e	; 14
    1560:	0f b6       	in	r0, 0x3f	; 63
    1562:	f8 94       	cli
    1564:	fe bf       	out	0x3e, r31	; 62
    1566:	0f be       	out	0x3f, r0	; 63
    1568:	ed bf       	out	0x3d, r30	; 61
#ifndef __USE_HALF_STEP__
						OCR3A *= 2;
#endif
						for( i = 0; i < 6 ; i++ ) {
							int dPos = arrMotor[i].pos + (int)temp[i];
    156a:	f9 01       	movw	r30, r18
    156c:	ee 0f       	add	r30, r30
    156e:	ff 1f       	adc	r31, r31
    1570:	e2 0f       	add	r30, r18
    1572:	f3 1f       	adc	r31, r19
    1574:	ee 0f       	add	r30, r30
    1576:	ff 1f       	adc	r31, r31
    1578:	e5 5c       	subi	r30, 0xC5	; 197
    157a:	f4 4f       	sbci	r31, 0xF4	; 244
    157c:	40 81       	ld	r20, Z
    157e:	51 81       	ldd	r21, Z+1	; 0x01
    1580:	8d 91       	ld	r24, X+
    1582:	9c 91       	ld	r25, X
    1584:	11 97       	sbiw	r26, 0x01	; 1
    1586:	48 0f       	add	r20, r24
    1588:	59 1f       	adc	r21, r25

							if( dPos < 0 ) {
    158a:	57 ff       	sbrs	r21, 7
    158c:	05 c0       	rjmp	.+10     	; 0x1598 <__stack+0x499>
								dPos = -dPos;
    158e:	50 95       	com	r21
    1590:	41 95       	neg	r20
    1592:	5f 4f       	sbci	r21, 0xFF	; 255
								arrMotor[i].direction = 0;
    1594:	15 82       	std	Z+5, r1	; 0x05
    1596:	02 c0       	rjmp	.+4      	; 0x159c <__stack+0x49d>
							} else {
								arrMotor[i].direction = 1;
    1598:	81 e0       	ldi	r24, 0x01	; 1
    159a:	85 83       	std	Z+5, r24	; 0x05
							}

							arrMotor[i].step = dPos;
    159c:	f9 01       	movw	r30, r18
    159e:	ee 0f       	add	r30, r30
    15a0:	ff 1f       	adc	r31, r31
    15a2:	e2 0f       	add	r30, r18
    15a4:	f3 1f       	adc	r31, r19
    15a6:	ee 0f       	add	r30, r30
    15a8:	ff 1f       	adc	r31, r31
    15aa:	e3 5c       	subi	r30, 0xC3	; 195
    15ac:	f4 4f       	sbci	r31, 0xF4	; 244
    15ae:	51 83       	std	Z+1, r21	; 0x01
    15b0:	40 83       	st	Z, r20
						cli();
						OCR3A = 15000;
#ifndef __USE_HALF_STEP__
						OCR3A *= 2;
#endif
						for( i = 0; i < 6 ; i++ ) {
    15b2:	2f 5f       	subi	r18, 0xFF	; 255
    15b4:	3f 4f       	sbci	r19, 0xFF	; 255
    15b6:	12 96       	adiw	r26, 0x02	; 2
    15b8:	26 30       	cpi	r18, 0x06	; 6
    15ba:	31 05       	cpc	r19, r1
    15bc:	b1 f6       	brne	.-84     	; 0x156a <__stack+0x46b>
							}

							arrMotor[i].step = dPos;
						}

						arrMotor[3].direction = !arrMotor[3].direction;
    15be:	80 91 52 0b 	lds	r24, 0x0B52
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	88 23       	and	r24, r24
    15c6:	09 f4       	brne	.+2      	; 0x15ca <__stack+0x4cb>
    15c8:	91 e0       	ldi	r25, 0x01	; 1
    15ca:	90 93 52 0b 	sts	0x0B52, r25

						a += delta;
    15ce:	60 91 85 0b 	lds	r22, 0x0B85
    15d2:	70 91 86 0b 	lds	r23, 0x0B86
    15d6:	80 91 87 0b 	lds	r24, 0x0B87
    15da:	90 91 88 0b 	lds	r25, 0x0B88
    15de:	20 91 31 0b 	lds	r18, 0x0B31
    15e2:	30 91 32 0b 	lds	r19, 0x0B32
    15e6:	40 91 33 0b 	lds	r20, 0x0B33
    15ea:	50 91 34 0b 	lds	r21, 0x0B34
    15ee:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    15f2:	60 93 85 0b 	sts	0x0B85, r22
    15f6:	70 93 86 0b 	sts	0x0B86, r23
    15fa:	80 93 87 0b 	sts	0x0B87, r24
    15fe:	90 93 88 0b 	sts	0x0B88, r25

						sei();
    1602:	78 94       	sei
    1604:	a0 c1       	rjmp	.+832    	; 0x1946 <__stack+0x847>
		case 44: {
			int arrMotorPos2[6];
			static int arrMotorPos1[6];
			static int arrMotorPosDelta[6];

			if( flagAllMotorNotMove ) {
    1606:	80 91 06 0b 	lds	r24, 0x0B06
    160a:	88 23       	and	r24, r24
    160c:	09 f4       	brne	.+2      	; 0x1610 <__stack+0x511>
    160e:	9b c1       	rjmp	.+822    	; 0x1946 <__stack+0x847>
				if( !flagDrawLine ) {
    1610:	22 20       	and	r2, r2
    1612:	09 f0       	breq	.+2      	; 0x1616 <__stack+0x517>
    1614:	d5 c0       	rjmp	.+426    	; 0x17c0 <__stack+0x6c1>

					Robko01_Inverse_Kinematics//_fig4_4
    1616:	60 91 c2 0a 	lds	r22, 0x0AC2
    161a:	70 91 c3 0a 	lds	r23, 0x0AC3
    161e:	e0 90 c4 0a 	lds	r14, 0x0AC4
    1622:	f0 90 c5 0a 	lds	r15, 0x0AC5
    1626:	a0 90 c6 0a 	lds	r10, 0x0AC6
    162a:	b0 90 c7 0a 	lds	r11, 0x0AC7
    162e:	60 90 c8 0a 	lds	r6, 0x0AC8
    1632:	70 90 c9 0a 	lds	r7, 0x0AC9
    1636:	20 90 ca 0a 	lds	r2, 0x0ACA
    163a:	30 90 cb 0a 	lds	r3, 0x0ACB
    163e:	a0 91 cc 0a 	lds	r26, 0x0ACC
    1642:	b0 91 cd 0a 	lds	r27, 0x0ACD
    1646:	b8 a7       	std	Y+40, r27	; 0x28
    1648:	af a3       	std	Y+39, r26	; 0x27
    164a:	ed b7       	in	r30, 0x3d	; 61
    164c:	fe b7       	in	r31, 0x3e	; 62
    164e:	3e 97       	sbiw	r30, 0x0e	; 14
    1650:	0f b6       	in	r0, 0x3f	; 63
    1652:	f8 94       	cli
    1654:	fe bf       	out	0x3e, r31	; 62
    1656:	0f be       	out	0x3f, r0	; 63
    1658:	ed bf       	out	0x3d, r30	; 61
    165a:	2d b7       	in	r18, 0x3d	; 61
    165c:	3e b7       	in	r19, 0x3e	; 62
    165e:	2f 5f       	subi	r18, 0xFF	; 255
    1660:	3f 4f       	sbci	r19, 0xFF	; 255
    1662:	3a ab       	std	Y+50, r19	; 0x32
    1664:	29 ab       	std	Y+49, r18	; 0x31
    1666:	88 27       	eor	r24, r24
    1668:	77 fd       	sbrc	r23, 7
    166a:	80 95       	com	r24
    166c:	98 2f       	mov	r25, r24
    166e:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    1672:	6b ab       	std	Y+51, r22	; 0x33
    1674:	7c ab       	std	Y+52, r23	; 0x34
    1676:	8d ab       	std	Y+53, r24	; 0x35
    1678:	9e ab       	std	Y+54, r25	; 0x36
    167a:	00 27       	eor	r16, r16
    167c:	f7 fc       	sbrc	r15, 7
    167e:	00 95       	com	r16
    1680:	10 2f       	mov	r17, r16
    1682:	c8 01       	movw	r24, r16
    1684:	b7 01       	movw	r22, r14
    1686:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    168a:	6f ab       	std	Y+55, r22	; 0x37
    168c:	78 af       	std	Y+56, r23	; 0x38
    168e:	89 af       	std	Y+57, r24	; 0x39
    1690:	9a af       	std	Y+58, r25	; 0x3a
    1692:	cc 24       	eor	r12, r12
    1694:	b7 fc       	sbrc	r11, 7
    1696:	c0 94       	com	r12
    1698:	dc 2c       	mov	r13, r12
    169a:	c6 01       	movw	r24, r12
    169c:	b5 01       	movw	r22, r10
    169e:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    16a2:	7b 01       	movw	r14, r22
    16a4:	8c 01       	movw	r16, r24
    16a6:	88 24       	eor	r8, r8
    16a8:	77 fc       	sbrc	r7, 7
    16aa:	80 94       	com	r8
    16ac:	98 2c       	mov	r9, r8
    16ae:	c4 01       	movw	r24, r8
    16b0:	b3 01       	movw	r22, r6
    16b2:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    16b6:	5b 01       	movw	r10, r22
    16b8:	6c 01       	movw	r12, r24
    16ba:	44 24       	eor	r4, r4
    16bc:	37 fc       	sbrc	r3, 7
    16be:	40 94       	com	r4
    16c0:	54 2c       	mov	r5, r4
    16c2:	c2 01       	movw	r24, r4
    16c4:	b1 01       	movw	r22, r2
    16c6:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    16ca:	a9 a9       	ldd	r26, Y+49	; 0x31
    16cc:	ba a9       	ldd	r27, Y+50	; 0x32
    16ce:	6d 93       	st	X+, r22
    16d0:	7d 93       	st	X+, r23
    16d2:	8d 93       	st	X+, r24
    16d4:	9c 93       	st	X, r25
    16d6:	13 97       	sbiw	r26, 0x03	; 3
    16d8:	ef a1       	ldd	r30, Y+39	; 0x27
    16da:	f8 a5       	ldd	r31, Y+40	; 0x28
    16dc:	bf 01       	movw	r22, r30
    16de:	88 27       	eor	r24, r24
    16e0:	77 fd       	sbrc	r23, 7
    16e2:	80 95       	com	r24
    16e4:	98 2f       	mov	r25, r24
    16e6:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    16ea:	a9 a9       	ldd	r26, Y+49	; 0x31
    16ec:	ba a9       	ldd	r27, Y+50	; 0x32
    16ee:	14 96       	adiw	r26, 0x04	; 4
    16f0:	6d 93       	st	X+, r22
    16f2:	7d 93       	st	X+, r23
    16f4:	8d 93       	st	X+, r24
    16f6:	9c 93       	st	X, r25
    16f8:	17 97       	sbiw	r26, 0x07	; 7
    16fa:	80 e0       	ldi	r24, 0x00	; 0
    16fc:	90 e0       	ldi	r25, 0x00	; 0
    16fe:	a0 e0       	ldi	r26, 0x00	; 0
    1700:	b0 e0       	ldi	r27, 0x00	; 0
    1702:	e9 a9       	ldd	r30, Y+49	; 0x31
    1704:	fa a9       	ldd	r31, Y+50	; 0x32
    1706:	80 87       	std	Z+8, r24	; 0x08
    1708:	91 87       	std	Z+9, r25	; 0x09
    170a:	a2 87       	std	Z+10, r26	; 0x0a
    170c:	b3 87       	std	Z+11, r27	; 0x0b
    170e:	2e e0       	ldi	r18, 0x0E	; 14
    1710:	30 e0       	ldi	r19, 0x00	; 0
    1712:	2c 0f       	add	r18, r28
    1714:	3d 1f       	adc	r19, r29
    1716:	35 87       	std	Z+13, r19	; 0x0d
    1718:	24 87       	std	Z+12, r18	; 0x0c
    171a:	6b a9       	ldd	r22, Y+51	; 0x33
    171c:	7c a9       	ldd	r23, Y+52	; 0x34
    171e:	8d a9       	ldd	r24, Y+53	; 0x35
    1720:	9e a9       	ldd	r25, Y+54	; 0x36
    1722:	2f a9       	ldd	r18, Y+55	; 0x37
    1724:	38 ad       	ldd	r19, Y+56	; 0x38
    1726:	49 ad       	ldd	r20, Y+57	; 0x39
    1728:	5a ad       	ldd	r21, Y+58	; 0x3a
    172a:	0e 94 38 18 	call	0x3070	; 0x3070 <Robko01_Inverse_Kinematics>
    172e:	66 e0       	ldi	r22, 0x06	; 6
    1730:	70 e0       	ldi	r23, 0x00	; 0
    1732:	40 e0       	ldi	r20, 0x00	; 0
    1734:	50 e0       	ldi	r21, 0x00	; 0
    1736:	8d b7       	in	r24, 0x3d	; 61
    1738:	9e b7       	in	r25, 0x3e	; 62
    173a:	0e 96       	adiw	r24, 0x0e	; 14
    173c:	0f b6       	in	r0, 0x3f	; 63
    173e:	f8 94       	cli
    1740:	9e bf       	out	0x3e, r25	; 62
    1742:	0f be       	out	0x3f, r0	; 63
    1744:	8d bf       	out	0x3d, r24	; 61

					//arrMotorPos2[1] = -arrMotorPos2[1];
					//arrMotorPos2[2] = -arrMotorPos2[2];

					for( i = 0; i < 6; i++ ) {
						arrMotorPos1[i] = (int)uiRegInputBuf[6 + i];
    1746:	fb 01       	movw	r30, r22
    1748:	ee 0f       	add	r30, r30
    174a:	ff 1f       	adc	r31, r31
    174c:	ed 5e       	subi	r30, 0xED	; 237
    174e:	f4 4f       	sbci	r31, 0xF4	; 244
    1750:	20 81       	ld	r18, Z
    1752:	31 81       	ldd	r19, Z+1	; 0x01
    1754:	fa 01       	movw	r30, r20
    1756:	e4 5a       	subi	r30, 0xA4	; 164
    1758:	fe 4f       	sbci	r31, 0xFE	; 254
    175a:	31 83       	std	Z+1, r19	; 0x01
    175c:	20 83       	st	Z, r18
						arrMotorPosDelta[i] = arrMotorPos2[i] - arrMotorPos1[i];
    175e:	da 01       	movw	r26, r20
    1760:	a0 5b       	subi	r26, 0xB0	; 176
    1762:	be 4f       	sbci	r27, 0xFE	; 254
    1764:	ee e0       	ldi	r30, 0x0E	; 14
    1766:	f0 e0       	ldi	r31, 0x00	; 0
    1768:	ec 0f       	add	r30, r28
    176a:	fd 1f       	adc	r31, r29
    176c:	e4 0f       	add	r30, r20
    176e:	f5 1f       	adc	r31, r21
    1770:	80 81       	ld	r24, Z
    1772:	91 81       	ldd	r25, Z+1	; 0x01
    1774:	82 1b       	sub	r24, r18
    1776:	93 0b       	sbc	r25, r19
    1778:	8d 93       	st	X+, r24
    177a:	9c 93       	st	X, r25
    177c:	6f 5f       	subi	r22, 0xFF	; 255
    177e:	7f 4f       	sbci	r23, 0xFF	; 255
    1780:	4e 5f       	subi	r20, 0xFE	; 254
    1782:	5f 4f       	sbci	r21, 0xFF	; 255
					);

					//arrMotorPos2[1] = -arrMotorPos2[1];
					//arrMotorPos2[2] = -arrMotorPos2[2];

					for( i = 0; i < 6; i++ ) {
    1784:	6c 30       	cpi	r22, 0x0C	; 12
    1786:	71 05       	cpc	r23, r1
    1788:	f1 f6       	brne	.-68     	; 0x1746 <__stack+0x647>
						arrMotorPos1[i] = (int)uiRegInputBuf[6 + i];
						arrMotorPosDelta[i] = arrMotorPos2[i] - arrMotorPos1[i];
					}

					a = 0.0f;
    178a:	80 e0       	ldi	r24, 0x00	; 0
    178c:	90 e0       	ldi	r25, 0x00	; 0
    178e:	a0 e0       	ldi	r26, 0x00	; 0
    1790:	b0 e0       	ldi	r27, 0x00	; 0
    1792:	80 93 85 0b 	sts	0x0B85, r24
    1796:	90 93 86 0b 	sts	0x0B86, r25
    179a:	a0 93 87 0b 	sts	0x0B87, r26
    179e:	b0 93 88 0b 	sts	0x0B88, r27
					delta = 0.001f;
    17a2:	8f e6       	ldi	r24, 0x6F	; 111
    17a4:	92 e1       	ldi	r25, 0x12	; 18
    17a6:	a3 e8       	ldi	r26, 0x83	; 131
    17a8:	ba e3       	ldi	r27, 0x3A	; 58
    17aa:	80 93 31 0b 	sts	0x0B31, r24
    17ae:	90 93 32 0b 	sts	0x0B32, r25
    17b2:	a0 93 33 0b 	sts	0x0B33, r26
    17b6:	b0 93 34 0b 	sts	0x0B34, r27
    17ba:	22 24       	eor	r2, r2
    17bc:	23 94       	inc	r2
    17be:	c3 c0       	rjmp	.+390    	; 0x1946 <__stack+0x847>
					flagDrawLine = 1;
				} else {
					if( a <= ( 1.0f + delta ) ) {
    17c0:	60 90 85 0b 	lds	r6, 0x0B85
    17c4:	70 90 86 0b 	lds	r7, 0x0B86
    17c8:	80 90 87 0b 	lds	r8, 0x0B87
    17cc:	90 90 88 0b 	lds	r9, 0x0B88
    17d0:	60 91 31 0b 	lds	r22, 0x0B31
    17d4:	70 91 32 0b 	lds	r23, 0x0B32
    17d8:	80 91 33 0b 	lds	r24, 0x0B33
    17dc:	90 91 34 0b 	lds	r25, 0x0B34
    17e0:	20 e0       	ldi	r18, 0x00	; 0
    17e2:	30 e0       	ldi	r19, 0x00	; 0
    17e4:	40 e8       	ldi	r20, 0x80	; 128
    17e6:	5f e3       	ldi	r21, 0x3F	; 63
    17e8:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    17ec:	9b 01       	movw	r18, r22
    17ee:	ac 01       	movw	r20, r24
    17f0:	c4 01       	movw	r24, r8
    17f2:	b3 01       	movw	r22, r6
    17f4:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    17f8:	18 16       	cp	r1, r24
    17fa:	0c f4       	brge	.+2      	; 0x17fe <__stack+0x6ff>
    17fc:	93 c0       	rjmp	.+294    	; 0x1924 <__stack+0x825>
    17fe:	aa 24       	eor	r10, r10
    1800:	bb 24       	eor	r11, r11
						int temp[6];

						for( i = 0; i < 6; i++ ) {
							temp[i] = (int)((float)arrMotorPos1[i] + a * (float)arrMotorPosDelta[i]);
    1802:	2a e1       	ldi	r18, 0x1A	; 26
    1804:	c2 2e       	mov	r12, r18
    1806:	d1 2c       	mov	r13, r1
    1808:	cc 0e       	add	r12, r28
    180a:	dd 1e       	adc	r13, r29
    180c:	ca 0c       	add	r12, r10
    180e:	db 1c       	adc	r13, r11
    1810:	f5 01       	movw	r30, r10
    1812:	e4 5a       	subi	r30, 0xA4	; 164
    1814:	fe 4f       	sbci	r31, 0xFE	; 254
    1816:	60 81       	ld	r22, Z
    1818:	71 81       	ldd	r23, Z+1	; 0x01
    181a:	88 27       	eor	r24, r24
    181c:	77 fd       	sbrc	r23, 7
    181e:	80 95       	com	r24
    1820:	98 2f       	mov	r25, r24
    1822:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    1826:	7b 01       	movw	r14, r22
    1828:	8c 01       	movw	r16, r24
    182a:	f5 01       	movw	r30, r10
    182c:	e0 5b       	subi	r30, 0xB0	; 176
    182e:	fe 4f       	sbci	r31, 0xFE	; 254
    1830:	60 81       	ld	r22, Z
    1832:	71 81       	ldd	r23, Z+1	; 0x01
    1834:	88 27       	eor	r24, r24
    1836:	77 fd       	sbrc	r23, 7
    1838:	80 95       	com	r24
    183a:	98 2f       	mov	r25, r24
    183c:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    1840:	9b 01       	movw	r18, r22
    1842:	ac 01       	movw	r20, r24
    1844:	c4 01       	movw	r24, r8
    1846:	b3 01       	movw	r22, r6
    1848:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    184c:	9b 01       	movw	r18, r22
    184e:	ac 01       	movw	r20, r24
    1850:	c8 01       	movw	r24, r16
    1852:	b7 01       	movw	r22, r14
    1854:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    1858:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    185c:	d6 01       	movw	r26, r12
    185e:	6d 93       	st	X+, r22
    1860:	7c 93       	st	X, r23
    1862:	e2 e0       	ldi	r30, 0x02	; 2
    1864:	f0 e0       	ldi	r31, 0x00	; 0
    1866:	ae 0e       	add	r10, r30
    1868:	bf 1e       	adc	r11, r31
					flagDrawLine = 1;
				} else {
					if( a <= ( 1.0f + delta ) ) {
						int temp[6];

						for( i = 0; i < 6; i++ ) {
    186a:	fc e0       	ldi	r31, 0x0C	; 12
    186c:	af 16       	cp	r10, r31
    186e:	b1 04       	cpc	r11, r1
    1870:	41 f6       	brne	.-112    	; 0x1802 <__stack+0x703>
							temp[i] = (int)((float)arrMotorPos1[i] + a * (float)arrMotorPosDelta[i]);
						}

						cli();
    1872:	f8 94       	cli
						OCR3A = 15000;
    1874:	28 e9       	ldi	r18, 0x98	; 152
    1876:	3a e3       	ldi	r19, 0x3A	; 58
    1878:	30 93 87 00 	sts	0x0087, r19
    187c:	20 93 86 00 	sts	0x0086, r18
    1880:	de 01       	movw	r26, r28
    1882:	5a 96       	adiw	r26, 0x1a	; 26
    1884:	20 e0       	ldi	r18, 0x00	; 0
    1886:	30 e0       	ldi	r19, 0x00	; 0
#ifndef __USE_HALF_STEP__
						OCR3A *= 2;
#endif
						for( i = 0; i < 6 ; i++ ) {
							int dPos = arrMotor[i].pos + temp[i];
    1888:	f9 01       	movw	r30, r18
    188a:	ee 0f       	add	r30, r30
    188c:	ff 1f       	adc	r31, r31
    188e:	e2 0f       	add	r30, r18
    1890:	f3 1f       	adc	r31, r19
    1892:	ee 0f       	add	r30, r30
    1894:	ff 1f       	adc	r31, r31
    1896:	e5 5c       	subi	r30, 0xC5	; 197
    1898:	f4 4f       	sbci	r31, 0xF4	; 244
    189a:	40 81       	ld	r20, Z
    189c:	51 81       	ldd	r21, Z+1	; 0x01
    189e:	8d 91       	ld	r24, X+
    18a0:	9c 91       	ld	r25, X
    18a2:	11 97       	sbiw	r26, 0x01	; 1
    18a4:	48 0f       	add	r20, r24
    18a6:	59 1f       	adc	r21, r25

							if( dPos < 0 ) {
    18a8:	57 ff       	sbrs	r21, 7
    18aa:	05 c0       	rjmp	.+10     	; 0x18b6 <__stack+0x7b7>
								dPos = -dPos;
    18ac:	50 95       	com	r21
    18ae:	41 95       	neg	r20
    18b0:	5f 4f       	sbci	r21, 0xFF	; 255
								arrMotor[i].direction = 0;
    18b2:	15 82       	std	Z+5, r1	; 0x05
    18b4:	02 c0       	rjmp	.+4      	; 0x18ba <__stack+0x7bb>
							} else {
								arrMotor[i].direction = 1;
    18b6:	81 e0       	ldi	r24, 0x01	; 1
    18b8:	85 83       	std	Z+5, r24	; 0x05
							}

							arrMotor[i].step = dPos;
    18ba:	f9 01       	movw	r30, r18
    18bc:	ee 0f       	add	r30, r30
    18be:	ff 1f       	adc	r31, r31
    18c0:	e2 0f       	add	r30, r18
    18c2:	f3 1f       	adc	r31, r19
    18c4:	ee 0f       	add	r30, r30
    18c6:	ff 1f       	adc	r31, r31
    18c8:	e3 5c       	subi	r30, 0xC3	; 195
    18ca:	f4 4f       	sbci	r31, 0xF4	; 244
    18cc:	51 83       	std	Z+1, r21	; 0x01
    18ce:	40 83       	st	Z, r20
						cli();
						OCR3A = 15000;
#ifndef __USE_HALF_STEP__
						OCR3A *= 2;
#endif
						for( i = 0; i < 6 ; i++ ) {
    18d0:	2f 5f       	subi	r18, 0xFF	; 255
    18d2:	3f 4f       	sbci	r19, 0xFF	; 255
    18d4:	12 96       	adiw	r26, 0x02	; 2
    18d6:	26 30       	cpi	r18, 0x06	; 6
    18d8:	31 05       	cpc	r19, r1
    18da:	b1 f6       	brne	.-84     	; 0x1888 <__stack+0x789>
								arrMotor[i].direction = 1;
							}

							arrMotor[i].step = dPos;
						}
						arrMotor[3].direction = !arrMotor[3].direction;
    18dc:	80 91 52 0b 	lds	r24, 0x0B52
    18e0:	90 e0       	ldi	r25, 0x00	; 0
    18e2:	88 23       	and	r24, r24
    18e4:	09 f4       	brne	.+2      	; 0x18e8 <__stack+0x7e9>
    18e6:	91 e0       	ldi	r25, 0x01	; 1
    18e8:	90 93 52 0b 	sts	0x0B52, r25
						sei();
    18ec:	78 94       	sei

						a += delta;
    18ee:	60 91 85 0b 	lds	r22, 0x0B85
    18f2:	70 91 86 0b 	lds	r23, 0x0B86
    18f6:	80 91 87 0b 	lds	r24, 0x0B87
    18fa:	90 91 88 0b 	lds	r25, 0x0B88
    18fe:	20 91 31 0b 	lds	r18, 0x0B31
    1902:	30 91 32 0b 	lds	r19, 0x0B32
    1906:	40 91 33 0b 	lds	r20, 0x0B33
    190a:	50 91 34 0b 	lds	r21, 0x0B34
    190e:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    1912:	60 93 85 0b 	sts	0x0B85, r22
    1916:	70 93 86 0b 	sts	0x0B86, r23
    191a:	80 93 87 0b 	sts	0x0B87, r24
    191e:	90 93 88 0b 	sts	0x0B88, r25
    1922:	11 c0       	rjmp	.+34     	; 0x1946 <__stack+0x847>
					} else {
						uiRegHolding[6]	= 0;
    1924:	10 92 c1 0a 	sts	0x0AC1, r1
    1928:	10 92 c0 0a 	sts	0x0AC0, r1
						flagDrawLine = 0;
						a = 0.0f;
    192c:	80 e0       	ldi	r24, 0x00	; 0
    192e:	90 e0       	ldi	r25, 0x00	; 0
    1930:	a0 e0       	ldi	r26, 0x00	; 0
    1932:	b0 e0       	ldi	r27, 0x00	; 0
    1934:	80 93 85 0b 	sts	0x0B85, r24
    1938:	90 93 86 0b 	sts	0x0B86, r25
    193c:	a0 93 87 0b 	sts	0x0B87, r26
    1940:	b0 93 88 0b 	sts	0x0B88, r27
    1944:	22 24       	eor	r2, r2
		 break;

		}

		/////////////////////////////////////////////////////////////
		if( arrMotor[0].pos > T1Max ) {
    1946:	60 91 3b 0b 	lds	r22, 0x0B3B
    194a:	70 91 3c 0b 	lds	r23, 0x0B3C
    194e:	88 27       	eor	r24, r24
    1950:	77 fd       	sbrc	r23, 7
    1952:	80 95       	com	r24
    1954:	98 2f       	mov	r25, r24
    1956:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    195a:	2b e9       	ldi	r18, 0x9B	; 155
    195c:	33 e1       	ldi	r19, 0x13	; 19
    195e:	40 ef       	ldi	r20, 0xF0	; 240
    1960:	54 e4       	ldi	r21, 0x44	; 68
    1962:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    1966:	18 16       	cp	r1, r24
    1968:	34 f4       	brge	.+12     	; 0x1976 <__stack+0x877>
			arrMotor[0].pos = T1Max;
    196a:	80 e8       	ldi	r24, 0x80	; 128
    196c:	97 e0       	ldi	r25, 0x07	; 7
    196e:	90 93 3c 0b 	sts	0x0B3C, r25
    1972:	80 93 3b 0b 	sts	0x0B3B, r24
		}
		
		if( arrMotor[0].pos < T1Min ) {
    1976:	60 91 3b 0b 	lds	r22, 0x0B3B
    197a:	70 91 3c 0b 	lds	r23, 0x0B3C
    197e:	88 27       	eor	r24, r24
    1980:	77 fd       	sbrc	r23, 7
    1982:	80 95       	com	r24
    1984:	98 2f       	mov	r25, r24
    1986:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    198a:	2b e9       	ldi	r18, 0x9B	; 155
    198c:	33 e1       	ldi	r19, 0x13	; 19
    198e:	40 ef       	ldi	r20, 0xF0	; 240
    1990:	54 ec       	ldi	r21, 0xC4	; 196
    1992:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    1996:	88 23       	and	r24, r24
    1998:	34 f4       	brge	.+12     	; 0x19a6 <__stack+0x8a7>
			arrMotor[0].pos = T1Min;
    199a:	80 e8       	ldi	r24, 0x80	; 128
    199c:	98 ef       	ldi	r25, 0xF8	; 248
    199e:	90 93 3c 0b 	sts	0x0B3C, r25
    19a2:	80 93 3b 0b 	sts	0x0B3B, r24
		}
		/////////////////////////////////////////////////////////////
		if( arrMotor[1].pos > T2Max ) {
    19a6:	60 91 41 0b 	lds	r22, 0x0B41
    19aa:	70 91 42 0b 	lds	r23, 0x0B42
    19ae:	88 27       	eor	r24, r24
    19b0:	77 fd       	sbrc	r23, 7
    19b2:	80 95       	com	r24
    19b4:	98 2f       	mov	r25, r24
    19b6:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    19ba:	21 e0       	ldi	r18, 0x01	; 1
    19bc:	30 ec       	ldi	r19, 0xC0	; 192
    19be:	48 e2       	ldi	r20, 0x28	; 40
    19c0:	55 e4       	ldi	r21, 0x45	; 69
    19c2:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    19c6:	18 16       	cp	r1, r24
    19c8:	34 f4       	brge	.+12     	; 0x19d6 <__stack+0x8d7>
			arrMotor[1].pos = T2Max;
    19ca:	8c e8       	ldi	r24, 0x8C	; 140
    19cc:	9a e0       	ldi	r25, 0x0A	; 10
    19ce:	90 93 42 0b 	sts	0x0B42, r25
    19d2:	80 93 41 0b 	sts	0x0B41, r24
		}
		
		if( arrMotor[1].pos < T2Min ) {
    19d6:	60 91 41 0b 	lds	r22, 0x0B41
    19da:	70 91 42 0b 	lds	r23, 0x0B42
    19de:	88 27       	eor	r24, r24
    19e0:	77 fd       	sbrc	r23, 7
    19e2:	80 95       	com	r24
    19e4:	98 2f       	mov	r25, r24
    19e6:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    19ea:	21 e0       	ldi	r18, 0x01	; 1
    19ec:	30 e0       	ldi	r19, 0x00	; 0
    19ee:	41 e6       	ldi	r20, 0x61	; 97
    19f0:	54 ec       	ldi	r21, 0xC4	; 196
    19f2:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    19f6:	88 23       	and	r24, r24
    19f8:	14 f0       	brlt	.+4      	; 0x19fe <__stack+0x8ff>
    19fa:	0c 94 16 05 	jmp	0xa2c	; 0xa2c <main+0x102>
			arrMotor[1].pos = T2Min;
    19fe:	8c e7       	ldi	r24, 0x7C	; 124
    1a00:	9c ef       	ldi	r25, 0xFC	; 252
    1a02:	90 93 42 0b 	sts	0x0B42, r25
    1a06:	80 93 41 0b 	sts	0x0B41, r24
    1a0a:	0c 94 16 05 	jmp	0xa2c	; 0xa2c <main+0x102>

00001a0e <xMBPortEventInit>:

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
    xEventInQueue = FALSE;
    1a0e:	10 92 6a 01 	sts	0x016A, r1
    return TRUE;
}
    1a12:	81 e0       	ldi	r24, 0x01	; 1
    1a14:	08 95       	ret

00001a16 <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
    xEventInQueue = TRUE;
    1a16:	21 e0       	ldi	r18, 0x01	; 1
    1a18:	20 93 6a 01 	sts	0x016A, r18
    eQueuedEvent = eEvent;
    1a1c:	90 93 69 01 	sts	0x0169, r25
    1a20:	80 93 68 01 	sts	0x0168, r24
    return TRUE;
}
    1a24:	81 e0       	ldi	r24, 0x01	; 1
    1a26:	08 95       	ret

00001a28 <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
    1a28:	fc 01       	movw	r30, r24
    BOOL            xEventHappened = FALSE;

    if( xEventInQueue )
    1a2a:	80 91 6a 01 	lds	r24, 0x016A
    1a2e:	88 23       	and	r24, r24
    1a30:	49 f0       	breq	.+18     	; 0x1a44 <xMBPortEventGet+0x1c>
    {
        *eEvent = eQueuedEvent;
    1a32:	80 91 68 01 	lds	r24, 0x0168
    1a36:	90 91 69 01 	lds	r25, 0x0169
    1a3a:	91 83       	std	Z+1, r25	; 0x01
    1a3c:	80 83       	st	Z, r24
        xEventInQueue = FALSE;
    1a3e:	10 92 6a 01 	sts	0x016A, r1
    1a42:	81 e0       	ldi	r24, 0x01	; 1
    } else {
        /* We can't do anything with errors from the pooling module. */
        //(void)xMBPortTCPPool();
    }
    return xEventHappened;
}
    1a44:	08 95       	ret

00001a46 <xMBPortEventRead>:

BOOL
xMBPortEventRead( eMBEventType * eEvent )
{
    1a46:	fc 01       	movw	r30, r24
	if( xEventInQueue ) {
    1a48:	80 91 6a 01 	lds	r24, 0x016A
    1a4c:	88 23       	and	r24, r24
    1a4e:	39 f0       	breq	.+14     	; 0x1a5e <xMBPortEventRead+0x18>
		*eEvent = eQueuedEvent;
    1a50:	80 91 68 01 	lds	r24, 0x0168
    1a54:	90 91 69 01 	lds	r25, 0x0169
    1a58:	91 83       	std	Z+1, r25	; 0x01
    1a5a:	80 83       	st	Z, r24
    1a5c:	81 e0       	ldi	r24, 0x01	; 1
		return TRUE;
    }
	return FALSE;
}
    1a5e:	08 95       	ret

00001a60 <vMBPortSerialEnable>:
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
#ifdef RTS_ENABLE
	UCSRB |= _BV( TXEN ) | _BV(TXCIE);
#else
	UCSRB |= _BV( TXEN );
    1a60:	90 91 9a 00 	lds	r25, 0x009A
    1a64:	98 60       	ori	r25, 0x08	; 8
    1a66:	90 93 9a 00 	sts	0x009A, r25
#endif

	if( xRxEnable ) {
    1a6a:	88 23       	and	r24, r24
    1a6c:	21 f0       	breq	.+8      	; 0x1a76 <vMBPortSerialEnable+0x16>
		UCSRB |= _BV( RXEN ) | _BV( RXCIE );
    1a6e:	80 91 9a 00 	lds	r24, 0x009A
    1a72:	80 69       	ori	r24, 0x90	; 144
    1a74:	03 c0       	rjmp	.+6      	; 0x1a7c <vMBPortSerialEnable+0x1c>
	} else {
		UCSRB &= ~( _BV( RXEN ) | _BV( RXCIE ) );
    1a76:	80 91 9a 00 	lds	r24, 0x009A
    1a7a:	8f 76       	andi	r24, 0x6F	; 111
    1a7c:	80 93 9a 00 	sts	0x009A, r24
	}

	if( xTxEnable ) {
    1a80:	66 23       	and	r22, r22
    1a82:	21 f0       	breq	.+8      	; 0x1a8c <vMBPortSerialEnable+0x2c>
		UCSRB |= _BV( TXEN ) | _BV( UDRE );
    1a84:	80 91 9a 00 	lds	r24, 0x009A
    1a88:	88 62       	ori	r24, 0x28	; 40
    1a8a:	03 c0       	rjmp	.+6      	; 0x1a92 <vMBPortSerialEnable+0x32>
#ifdef RTS_ENABLE
		RTS_HIGH;
#endif
	} else {
		UCSRB &= ~( _BV( UDRE ) );
    1a8c:	80 91 9a 00 	lds	r24, 0x009A
    1a90:	8f 7d       	andi	r24, 0xDF	; 223
    1a92:	80 93 9a 00 	sts	0x009A, r24
    1a96:	08 95       	ret

00001a98 <xMBPortSerialInit>:
	}
}

BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
    1a98:	bf 92       	push	r11
    1a9a:	cf 92       	push	r12
    1a9c:	df 92       	push	r13
    1a9e:	ef 92       	push	r14
    1aa0:	ff 92       	push	r15
    1aa2:	0f 93       	push	r16
    1aa4:	1f 93       	push	r17
    1aa6:	6a 01       	movw	r12, r20
    1aa8:	7b 01       	movw	r14, r22
    1aaa:	b2 2e       	mov	r11, r18
	UCHAR ucUCSRC = 0;
	uint16_t uiBaudRate = 0;

	// F_CPU: 16.00 MHz
	switch( ulBaudRate ) {
    1aac:	40 30       	cpi	r20, 0x00	; 0
    1aae:	86 e9       	ldi	r24, 0x96	; 150
    1ab0:	58 07       	cpc	r21, r24
    1ab2:	80 e0       	ldi	r24, 0x00	; 0
    1ab4:	68 07       	cpc	r22, r24
    1ab6:	80 e0       	ldi	r24, 0x00	; 0
    1ab8:	78 07       	cpc	r23, r24
    1aba:	09 f4       	brne	.+2      	; 0x1abe <xMBPortSerialInit+0x26>
    1abc:	9f c0       	rjmp	.+318    	; 0x1bfc <xMBPortSerialInit+0x164>
    1abe:	41 30       	cpi	r20, 0x01	; 1
    1ac0:	96 e9       	ldi	r25, 0x96	; 150
    1ac2:	59 07       	cpc	r21, r25
    1ac4:	90 e0       	ldi	r25, 0x00	; 0
    1ac6:	69 07       	cpc	r22, r25
    1ac8:	90 e0       	ldi	r25, 0x00	; 0
    1aca:	79 07       	cpc	r23, r25
    1acc:	08 f0       	brcs	.+2      	; 0x1ad0 <xMBPortSerialInit+0x38>
    1ace:	40 c0       	rjmp	.+128    	; 0x1b50 <xMBPortSerialInit+0xb8>
    1ad0:	40 38       	cpi	r20, 0x80	; 128
    1ad2:	85 e2       	ldi	r24, 0x25	; 37
    1ad4:	58 07       	cpc	r21, r24
    1ad6:	80 e0       	ldi	r24, 0x00	; 0
    1ad8:	68 07       	cpc	r22, r24
    1ada:	80 e0       	ldi	r24, 0x00	; 0
    1adc:	78 07       	cpc	r23, r24
    1ade:	09 f4       	brne	.+2      	; 0x1ae2 <xMBPortSerialInit+0x4a>
    1ae0:	81 c0       	rjmp	.+258    	; 0x1be4 <xMBPortSerialInit+0x14c>
    1ae2:	41 38       	cpi	r20, 0x81	; 129
    1ae4:	95 e2       	ldi	r25, 0x25	; 37
    1ae6:	59 07       	cpc	r21, r25
    1ae8:	90 e0       	ldi	r25, 0x00	; 0
    1aea:	69 07       	cpc	r22, r25
    1aec:	90 e0       	ldi	r25, 0x00	; 0
    1aee:	79 07       	cpc	r23, r25
    1af0:	98 f4       	brcc	.+38     	; 0x1b18 <xMBPortSerialInit+0x80>
    1af2:	40 36       	cpi	r20, 0x60	; 96
    1af4:	89 e0       	ldi	r24, 0x09	; 9
    1af6:	58 07       	cpc	r21, r24
    1af8:	80 e0       	ldi	r24, 0x00	; 0
    1afa:	68 07       	cpc	r22, r24
    1afc:	80 e0       	ldi	r24, 0x00	; 0
    1afe:	78 07       	cpc	r23, r24
    1b00:	09 f4       	brne	.+2      	; 0x1b04 <xMBPortSerialInit+0x6c>
    1b02:	6d c0       	rjmp	.+218    	; 0x1bde <xMBPortSerialInit+0x146>
    1b04:	40 3c       	cpi	r20, 0xC0	; 192
    1b06:	92 e1       	ldi	r25, 0x12	; 18
    1b08:	59 07       	cpc	r21, r25
    1b0a:	90 e0       	ldi	r25, 0x00	; 0
    1b0c:	69 07       	cpc	r22, r25
    1b0e:	90 e0       	ldi	r25, 0x00	; 0
    1b10:	79 07       	cpc	r23, r25
    1b12:	09 f0       	breq	.+2      	; 0x1b16 <xMBPortSerialInit+0x7e>
    1b14:	85 c0       	rjmp	.+266    	; 0x1c20 <xMBPortSerialInit+0x188>
    1b16:	60 c0       	rjmp	.+192    	; 0x1bd8 <xMBPortSerialInit+0x140>
    1b18:	40 30       	cpi	r20, 0x00	; 0
    1b1a:	8b e4       	ldi	r24, 0x4B	; 75
    1b1c:	58 07       	cpc	r21, r24
    1b1e:	80 e0       	ldi	r24, 0x00	; 0
    1b20:	68 07       	cpc	r22, r24
    1b22:	80 e0       	ldi	r24, 0x00	; 0
    1b24:	78 07       	cpc	r23, r24
    1b26:	09 f4       	brne	.+2      	; 0x1b2a <xMBPortSerialInit+0x92>
    1b28:	63 c0       	rjmp	.+198    	; 0x1bf0 <xMBPortSerialInit+0x158>
    1b2a:	40 38       	cpi	r20, 0x80	; 128
    1b2c:	90 e7       	ldi	r25, 0x70	; 112
    1b2e:	59 07       	cpc	r21, r25
    1b30:	90 e0       	ldi	r25, 0x00	; 0
    1b32:	69 07       	cpc	r22, r25
    1b34:	90 e0       	ldi	r25, 0x00	; 0
    1b36:	79 07       	cpc	r23, r25
    1b38:	09 f4       	brne	.+2      	; 0x1b3c <xMBPortSerialInit+0xa4>
    1b3a:	5d c0       	rjmp	.+186    	; 0x1bf6 <xMBPortSerialInit+0x15e>
    1b3c:	40 34       	cpi	r20, 0x40	; 64
    1b3e:	88 e3       	ldi	r24, 0x38	; 56
    1b40:	58 07       	cpc	r21, r24
    1b42:	80 e0       	ldi	r24, 0x00	; 0
    1b44:	68 07       	cpc	r22, r24
    1b46:	80 e0       	ldi	r24, 0x00	; 0
    1b48:	78 07       	cpc	r23, r24
    1b4a:	09 f0       	breq	.+2      	; 0x1b4e <xMBPortSerialInit+0xb6>
    1b4c:	69 c0       	rjmp	.+210    	; 0x1c20 <xMBPortSerialInit+0x188>
    1b4e:	4d c0       	rjmp	.+154    	; 0x1bea <xMBPortSerialInit+0x152>
    1b50:	40 30       	cpi	r20, 0x00	; 0
    1b52:	94 e8       	ldi	r25, 0x84	; 132
    1b54:	59 07       	cpc	r21, r25
    1b56:	93 e0       	ldi	r25, 0x03	; 3
    1b58:	69 07       	cpc	r22, r25
    1b5a:	90 e0       	ldi	r25, 0x00	; 0
    1b5c:	79 07       	cpc	r23, r25
    1b5e:	09 f4       	brne	.+2      	; 0x1b62 <xMBPortSerialInit+0xca>
    1b60:	6a c0       	rjmp	.+212    	; 0x1c36 <xMBPortSerialInit+0x19e>
    1b62:	41 30       	cpi	r20, 0x01	; 1
    1b64:	84 e8       	ldi	r24, 0x84	; 132
    1b66:	58 07       	cpc	r21, r24
    1b68:	83 e0       	ldi	r24, 0x03	; 3
    1b6a:	68 07       	cpc	r22, r24
    1b6c:	80 e0       	ldi	r24, 0x00	; 0
    1b6e:	78 07       	cpc	r23, r24
    1b70:	d0 f4       	brcc	.+52     	; 0x1ba6 <xMBPortSerialInit+0x10e>
    1b72:	40 30       	cpi	r20, 0x00	; 0
    1b74:	9c e2       	ldi	r25, 0x2C	; 44
    1b76:	59 07       	cpc	r21, r25
    1b78:	91 e0       	ldi	r25, 0x01	; 1
    1b7a:	69 07       	cpc	r22, r25
    1b7c:	90 e0       	ldi	r25, 0x00	; 0
    1b7e:	79 07       	cpc	r23, r25
    1b80:	09 f4       	brne	.+2      	; 0x1b84 <xMBPortSerialInit+0xec>
    1b82:	42 c0       	rjmp	.+132    	; 0x1c08 <xMBPortSerialInit+0x170>
    1b84:	40 30       	cpi	r20, 0x00	; 0
    1b86:	82 ec       	ldi	r24, 0xC2	; 194
    1b88:	58 07       	cpc	r21, r24
    1b8a:	81 e0       	ldi	r24, 0x01	; 1
    1b8c:	68 07       	cpc	r22, r24
    1b8e:	80 e0       	ldi	r24, 0x00	; 0
    1b90:	78 07       	cpc	r23, r24
    1b92:	e9 f1       	breq	.+122    	; 0x1c0e <xMBPortSerialInit+0x176>
    1b94:	40 30       	cpi	r20, 0x00	; 0
    1b96:	91 ee       	ldi	r25, 0xE1	; 225
    1b98:	59 07       	cpc	r21, r25
    1b9a:	90 e0       	ldi	r25, 0x00	; 0
    1b9c:	69 07       	cpc	r22, r25
    1b9e:	90 e0       	ldi	r25, 0x00	; 0
    1ba0:	79 07       	cpc	r23, r25
    1ba2:	f1 f5       	brne	.+124    	; 0x1c20 <xMBPortSerialInit+0x188>
    1ba4:	2e c0       	rjmp	.+92     	; 0x1c02 <xMBPortSerialInit+0x16a>
    1ba6:	40 32       	cpi	r20, 0x20	; 32
    1ba8:	81 ea       	ldi	r24, 0xA1	; 161
    1baa:	58 07       	cpc	r21, r24
    1bac:	87 e0       	ldi	r24, 0x07	; 7
    1bae:	68 07       	cpc	r22, r24
    1bb0:	80 e0       	ldi	r24, 0x00	; 0
    1bb2:	78 07       	cpc	r23, r24
    1bb4:	79 f1       	breq	.+94     	; 0x1c14 <xMBPortSerialInit+0x17c>
    1bb6:	40 34       	cpi	r20, 0x40	; 64
    1bb8:	92 e4       	ldi	r25, 0x42	; 66
    1bba:	59 07       	cpc	r21, r25
    1bbc:	9f e0       	ldi	r25, 0x0F	; 15
    1bbe:	69 07       	cpc	r22, r25
    1bc0:	90 e0       	ldi	r25, 0x00	; 0
    1bc2:	79 07       	cpc	r23, r25
    1bc4:	51 f1       	breq	.+84     	; 0x1c1a <xMBPortSerialInit+0x182>
    1bc6:	40 39       	cpi	r20, 0x90	; 144
    1bc8:	80 ed       	ldi	r24, 0xD0	; 208
    1bca:	58 07       	cpc	r21, r24
    1bcc:	83 e0       	ldi	r24, 0x03	; 3
    1bce:	68 07       	cpc	r22, r24
    1bd0:	80 e0       	ldi	r24, 0x00	; 0
    1bd2:	78 07       	cpc	r23, r24
    1bd4:	29 f5       	brne	.+74     	; 0x1c20 <xMBPortSerialInit+0x188>
    1bd6:	2f c0       	rjmp	.+94     	; 0x1c36 <xMBPortSerialInit+0x19e>
    1bd8:	2f ec       	ldi	r18, 0xCF	; 207
    1bda:	30 e0       	ldi	r19, 0x00	; 0
    1bdc:	2e c0       	rjmp	.+92     	; 0x1c3a <xMBPortSerialInit+0x1a2>
    1bde:	20 ea       	ldi	r18, 0xA0	; 160
    1be0:	31 e0       	ldi	r19, 0x01	; 1
    1be2:	2b c0       	rjmp	.+86     	; 0x1c3a <xMBPortSerialInit+0x1a2>
    1be4:	27 e6       	ldi	r18, 0x67	; 103
    1be6:	30 e0       	ldi	r19, 0x00	; 0
    1be8:	28 c0       	rjmp	.+80     	; 0x1c3a <xMBPortSerialInit+0x1a2>
	case 2400: uiBaudRate = 416; break;
	case 4800: uiBaudRate = 207; break;
	case 9600: uiBaudRate = 103; break;
    1bea:	24 e4       	ldi	r18, 0x44	; 68
    1bec:	30 e0       	ldi	r19, 0x00	; 0
    1bee:	25 c0       	rjmp	.+74     	; 0x1c3a <xMBPortSerialInit+0x1a2>
	case 14400: uiBaudRate = 68; break;
    1bf0:	23 e3       	ldi	r18, 0x33	; 51
    1bf2:	30 e0       	ldi	r19, 0x00	; 0
    1bf4:	22 c0       	rjmp	.+68     	; 0x1c3a <xMBPortSerialInit+0x1a2>
	case 19200: uiBaudRate = 51; break;
    1bf6:	22 e2       	ldi	r18, 0x22	; 34
    1bf8:	30 e0       	ldi	r19, 0x00	; 0
    1bfa:	1f c0       	rjmp	.+62     	; 0x1c3a <xMBPortSerialInit+0x1a2>
	case 28800: uiBaudRate = 34; break;
    1bfc:	29 e1       	ldi	r18, 0x19	; 25
    1bfe:	30 e0       	ldi	r19, 0x00	; 0
    1c00:	1c c0       	rjmp	.+56     	; 0x1c3a <xMBPortSerialInit+0x1a2>
	case 38400: uiBaudRate = 25; break;
    1c02:	20 e1       	ldi	r18, 0x10	; 16
    1c04:	30 e0       	ldi	r19, 0x00	; 0
    1c06:	19 c0       	rjmp	.+50     	; 0x1c3a <xMBPortSerialInit+0x1a2>
	case 57600: uiBaudRate = 16; break;
    1c08:	2c e0       	ldi	r18, 0x0C	; 12
    1c0a:	30 e0       	ldi	r19, 0x00	; 0
    1c0c:	16 c0       	rjmp	.+44     	; 0x1c3a <xMBPortSerialInit+0x1a2>
	case 76800: uiBaudRate = 12; break;
    1c0e:	28 e0       	ldi	r18, 0x08	; 8
    1c10:	30 e0       	ldi	r19, 0x00	; 0
    1c12:	13 c0       	rjmp	.+38     	; 0x1c3a <xMBPortSerialInit+0x1a2>
	case 115200: uiBaudRate = 8; break;
    1c14:	21 e0       	ldi	r18, 0x01	; 1
    1c16:	30 e0       	ldi	r19, 0x00	; 0
    1c18:	10 c0       	rjmp	.+32     	; 0x1c3a <xMBPortSerialInit+0x1a2>
	case 230400: uiBaudRate = 3; break;
	case 250000: uiBaudRate = 3; break;
	case 500000: uiBaudRate = 1; break;
    1c1a:	20 e0       	ldi	r18, 0x00	; 0
    1c1c:	30 e0       	ldi	r19, 0x00	; 0
    1c1e:	0d c0       	rjmp	.+26     	; 0x1c3a <xMBPortSerialInit+0x1a2>
	case 1000000: uiBaudRate = 0; break;
	default: uiBaudRate = UART_BAUD_CALC( ulBaudRate, F_CPU );
    1c20:	60 e4       	ldi	r22, 0x40	; 64
    1c22:	72 e4       	ldi	r23, 0x42	; 66
    1c24:	8f e0       	ldi	r24, 0x0F	; 15
    1c26:	90 e0       	ldi	r25, 0x00	; 0
    1c28:	a7 01       	movw	r20, r14
    1c2a:	96 01       	movw	r18, r12
    1c2c:	0e 94 6f 3f 	call	0x7ede	; 0x7ede <__udivmodsi4>
    1c30:	21 50       	subi	r18, 0x01	; 1
    1c32:	30 40       	sbci	r19, 0x00	; 0
    1c34:	02 c0       	rjmp	.+4      	; 0x1c3a <xMBPortSerialInit+0x1a2>
    1c36:	23 e0       	ldi	r18, 0x03	; 3
    1c38:	30 e0       	ldi	r19, 0x00	; 0
	}

	UBRRH = uiBaudRate>>8;
    1c3a:	30 93 98 00 	sts	0x0098, r19
	UBRRL = uiBaudRate;
    1c3e:	20 93 99 00 	sts	0x0099, r18

	switch ( eParity ) {
    1c42:	01 30       	cpi	r16, 0x01	; 1
    1c44:	11 05       	cpc	r17, r1
    1c46:	39 f0       	breq	.+14     	; 0x1c56 <xMBPortSerialInit+0x1be>
    1c48:	02 30       	cpi	r16, 0x02	; 2
    1c4a:	11 05       	cpc	r17, r1
    1c4c:	11 f4       	brne	.+4      	; 0x1c52 <xMBPortSerialInit+0x1ba>
    1c4e:	80 e2       	ldi	r24, 0x20	; 32
    1c50:	03 c0       	rjmp	.+6      	; 0x1c58 <xMBPortSerialInit+0x1c0>
    1c52:	80 e0       	ldi	r24, 0x00	; 0
    1c54:	01 c0       	rjmp	.+2      	; 0x1c58 <xMBPortSerialInit+0x1c0>
    1c56:	80 e3       	ldi	r24, 0x30	; 48
	 break;
	case MB_PAR_NONE:
	 break;
	}

	switch ( ucDataBits ) {
    1c58:	97 e0       	ldi	r25, 0x07	; 7
    1c5a:	b9 16       	cp	r11, r25
    1c5c:	29 f0       	breq	.+10     	; 0x1c68 <xMBPortSerialInit+0x1d0>
    1c5e:	98 e0       	ldi	r25, 0x08	; 8
    1c60:	b9 16       	cp	r11, r25
    1c62:	19 f4       	brne	.+6      	; 0x1c6a <xMBPortSerialInit+0x1d2>
	case 8:
		ucUCSRC |= _BV( UCSZ_1 ) | _BV( UCSZ_0 );
    1c64:	86 60       	ori	r24, 0x06	; 6
    1c66:	01 c0       	rjmp	.+2      	; 0x1c6a <xMBPortSerialInit+0x1d2>
	 break;
	case 7:
		ucUCSRC |= _BV( UCSZ_1 );
    1c68:	84 60       	ori	r24, 0x04	; 4
#elif defined (__AVR_ATmega16__)
	UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega32__)
	UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega128__)
	UCSRC = ucUCSRC | _BV(USBS_0);
    1c6a:	88 60       	ori	r24, 0x08	; 8
    1c6c:	80 93 9d 00 	sts	0x009D, r24
#endif

	vMBPortSerialEnable( FALSE, FALSE );
    1c70:	80 e0       	ldi	r24, 0x00	; 0
    1c72:	60 e0       	ldi	r22, 0x00	; 0
    1c74:	0e 94 30 0d 	call	0x1a60	; 0x1a60 <vMBPortSerialEnable>

#ifdef RTS_ENABLE
	RTS_INIT;
#endif
	return TRUE;
}
    1c78:	81 e0       	ldi	r24, 0x01	; 1
    1c7a:	1f 91       	pop	r17
    1c7c:	0f 91       	pop	r16
    1c7e:	ff 90       	pop	r15
    1c80:	ef 90       	pop	r14
    1c82:	df 90       	pop	r13
    1c84:	cf 90       	pop	r12
    1c86:	bf 90       	pop	r11
    1c88:	08 95       	ret

00001c8a <xMBPortSerialPutByte>:
xMBPortSerialPutByte( CHAR ucByte )
{
#ifdef RTS_ENABLE
	RTS_HIGH;
#endif
	UDR = ucByte;
    1c8a:	80 93 9c 00 	sts	0x009C, r24
	return TRUE;
}
    1c8e:	81 e0       	ldi	r24, 0x01	; 1
    1c90:	08 95       	ret

00001c92 <xMBPortSerialGetByte>:

BOOL
xMBPortSerialGetByte( CHAR * pucByte )
{
    1c92:	fc 01       	movw	r30, r24
	*pucByte = UDR;
    1c94:	80 91 9c 00 	lds	r24, 0x009C
    1c98:	80 83       	st	Z, r24
	return TRUE;
}
    1c9a:	81 e0       	ldi	r24, 0x01	; 1
    1c9c:	08 95       	ret

00001c9e <__vector_32>:

ISR( SIG_UART_TRANS )
{
    1c9e:	1f 92       	push	r1
    1ca0:	0f 92       	push	r0
    1ca2:	0f b6       	in	r0, 0x3f	; 63
    1ca4:	0f 92       	push	r0
    1ca6:	11 24       	eor	r1, r1
#ifdef RTS_ENABLE
	RTS_LOW;
#endif
}
    1ca8:	0f 90       	pop	r0
    1caa:	0f be       	out	0x3f, r0	; 63
    1cac:	0f 90       	pop	r0
    1cae:	1f 90       	pop	r1
    1cb0:	18 95       	reti

00001cb2 <__vector_30>:

ISR( SIG_USART_RECV )
{
    1cb2:	1f 92       	push	r1
    1cb4:	0f 92       	push	r0
    1cb6:	0f b6       	in	r0, 0x3f	; 63
    1cb8:	0f 92       	push	r0
    1cba:	0b b6       	in	r0, 0x3b	; 59
    1cbc:	0f 92       	push	r0
    1cbe:	11 24       	eor	r1, r1
    1cc0:	2f 93       	push	r18
    1cc2:	3f 93       	push	r19
    1cc4:	4f 93       	push	r20
    1cc6:	5f 93       	push	r21
    1cc8:	6f 93       	push	r22
    1cca:	7f 93       	push	r23
    1ccc:	8f 93       	push	r24
    1cce:	9f 93       	push	r25
    1cd0:	af 93       	push	r26
    1cd2:	bf 93       	push	r27
    1cd4:	ef 93       	push	r30
    1cd6:	ff 93       	push	r31
	pxMBFrameCBByteReceived(  );
    1cd8:	e0 91 b0 0b 	lds	r30, 0x0BB0
    1cdc:	f0 91 b1 0b 	lds	r31, 0x0BB1
    1ce0:	09 95       	icall

	uiModbusTimeOutCounter = 200;
    1ce2:	88 ec       	ldi	r24, 0xC8	; 200
    1ce4:	80 93 4a 01 	sts	0x014A, r24
}
    1ce8:	ff 91       	pop	r31
    1cea:	ef 91       	pop	r30
    1cec:	bf 91       	pop	r27
    1cee:	af 91       	pop	r26
    1cf0:	9f 91       	pop	r25
    1cf2:	8f 91       	pop	r24
    1cf4:	7f 91       	pop	r23
    1cf6:	6f 91       	pop	r22
    1cf8:	5f 91       	pop	r21
    1cfa:	4f 91       	pop	r20
    1cfc:	3f 91       	pop	r19
    1cfe:	2f 91       	pop	r18
    1d00:	0f 90       	pop	r0
    1d02:	0b be       	out	0x3b, r0	; 59
    1d04:	0f 90       	pop	r0
    1d06:	0f be       	out	0x3f, r0	; 63
    1d08:	0f 90       	pop	r0
    1d0a:	1f 90       	pop	r1
    1d0c:	18 95       	reti

00001d0e <__vector_31>:

ISR( SIG_USART_DATA )
{
    1d0e:	1f 92       	push	r1
    1d10:	0f 92       	push	r0
    1d12:	0f b6       	in	r0, 0x3f	; 63
    1d14:	0f 92       	push	r0
    1d16:	0b b6       	in	r0, 0x3b	; 59
    1d18:	0f 92       	push	r0
    1d1a:	11 24       	eor	r1, r1
    1d1c:	2f 93       	push	r18
    1d1e:	3f 93       	push	r19
    1d20:	4f 93       	push	r20
    1d22:	5f 93       	push	r21
    1d24:	6f 93       	push	r22
    1d26:	7f 93       	push	r23
    1d28:	8f 93       	push	r24
    1d2a:	9f 93       	push	r25
    1d2c:	af 93       	push	r26
    1d2e:	bf 93       	push	r27
    1d30:	ef 93       	push	r30
    1d32:	ff 93       	push	r31
	pxMBFrameCBTransmitterEmpty(  );
    1d34:	e0 91 ac 0b 	lds	r30, 0x0BAC
    1d38:	f0 91 ad 0b 	lds	r31, 0x0BAD
    1d3c:	09 95       	icall
}
    1d3e:	ff 91       	pop	r31
    1d40:	ef 91       	pop	r30
    1d42:	bf 91       	pop	r27
    1d44:	af 91       	pop	r26
    1d46:	9f 91       	pop	r25
    1d48:	8f 91       	pop	r24
    1d4a:	7f 91       	pop	r23
    1d4c:	6f 91       	pop	r22
    1d4e:	5f 91       	pop	r21
    1d50:	4f 91       	pop	r20
    1d52:	3f 91       	pop	r19
    1d54:	2f 91       	pop	r18
    1d56:	0f 90       	pop	r0
    1d58:	0b be       	out	0x3b, r0	; 59
    1d5a:	0f 90       	pop	r0
    1d5c:	0f be       	out	0x3f, r0	; 63
    1d5e:	0f 90       	pop	r0
    1d60:	1f 90       	pop	r1
    1d62:	18 95       	reti

00001d64 <vMBPortTimersEnable>:
}

inline void
vMBPortTimersEnable(  )
{
    TCNT1 = 0x0000;
    1d64:	1d bc       	out	0x2d, r1	; 45
    1d66:	1c bc       	out	0x2c, r1	; 44
    if( usTimerOCRADelta > 0 )
    1d68:	20 91 6b 01 	lds	r18, 0x016B
    1d6c:	30 91 6c 01 	lds	r19, 0x016C
    1d70:	21 15       	cp	r18, r1
    1d72:	31 05       	cpc	r19, r1
    1d74:	29 f0       	breq	.+10     	; 0x1d80 <vMBPortTimersEnable+0x1c>
    {
        TIMSK1 |= _BV( OCIE1A );
    1d76:	87 b7       	in	r24, 0x37	; 55
    1d78:	80 61       	ori	r24, 0x10	; 16
    1d7a:	87 bf       	out	0x37, r24	; 55
        OCR1A = usTimerOCRADelta;
    1d7c:	3b bd       	out	0x2b, r19	; 43
    1d7e:	2a bd       	out	0x2a, r18	; 42
    }

    TCCR1B |= _BV( CS12 ) | _BV( CS10 );
    1d80:	8e b5       	in	r24, 0x2e	; 46
    1d82:	85 60       	ori	r24, 0x05	; 5
    1d84:	8e bd       	out	0x2e, r24	; 46
}
    1d86:	08 95       	ret

00001d88 <vMBPortTimersDisable>:

inline void
vMBPortTimersDisable(  )
{
    /* Disable the timer. */
    TCCR1B &= ~( _BV( CS12 ) | _BV( CS10 ) );
    1d88:	8e b5       	in	r24, 0x2e	; 46
    1d8a:	8a 7f       	andi	r24, 0xFA	; 250
    1d8c:	8e bd       	out	0x2e, r24	; 46
    /* Disable the output compare interrupts for channel A/B. */
    TIMSK1 &= ~( _BV( OCIE1A ) );
    1d8e:	87 b7       	in	r24, 0x37	; 55
    1d90:	8f 7e       	andi	r24, 0xEF	; 239
    1d92:	87 bf       	out	0x37, r24	; 55
    /* Clear output compare flags for channel A/B. */
    TIFR1 |= _BV( OCF1A ) ;
    1d94:	86 b7       	in	r24, 0x36	; 54
    1d96:	80 61       	ori	r24, 0x10	; 16
    1d98:	86 bf       	out	0x36, r24	; 54
}
    1d9a:	08 95       	ret

00001d9c <xMBPortTimersInit>:
/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
    /* Calculate overflow counter an OCR values for Timer1. */
    usTimerOCRADelta =
    1d9c:	a0 e0       	ldi	r26, 0x00	; 0
    1d9e:	b0 e0       	ldi	r27, 0x00	; 0
    1da0:	bc 01       	movw	r22, r24
    1da2:	cd 01       	movw	r24, r26
    1da4:	29 e0       	ldi	r18, 0x09	; 9
    1da6:	3d e3       	ldi	r19, 0x3D	; 61
    1da8:	40 e0       	ldi	r20, 0x00	; 0
    1daa:	50 e0       	ldi	r21, 0x00	; 0
    1dac:	0e 94 2f 3f 	call	0x7e5e	; 0x7e5e <__mulsi3>
    1db0:	20 e2       	ldi	r18, 0x20	; 32
    1db2:	3e e4       	ldi	r19, 0x4E	; 78
    1db4:	40 e0       	ldi	r20, 0x00	; 0
    1db6:	50 e0       	ldi	r21, 0x00	; 0
    1db8:	0e 94 6f 3f 	call	0x7ede	; 0x7ede <__udivmodsi4>
    1dbc:	30 93 6c 01 	sts	0x016C, r19
    1dc0:	20 93 6b 01 	sts	0x016B, r18
        ( MB_TIMER_TICKS * usTim1Timerout50us ) / ( MB_50US_TICKS );

    TCCR1A = 0x00;
    1dc4:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = 0x00;
    1dc6:	1e bc       	out	0x2e, r1	; 46
    TCCR1C = 0x00;
    1dc8:	10 92 7a 00 	sts	0x007A, r1

    vMBPortTimersDisable(  );
    1dcc:	0e 94 c4 0e 	call	0x1d88	; 0x1d88 <vMBPortTimersDisable>

    return TRUE;
}
    1dd0:	81 e0       	ldi	r24, 0x01	; 1
    1dd2:	08 95       	ret

00001dd4 <__vector_12>:
    /* Clear output compare flags for channel A/B. */
    TIFR1 |= _BV( OCF1A ) ;
}

ISR(SIG_OUTPUT_COMPARE1A)
{
    1dd4:	1f 92       	push	r1
    1dd6:	0f 92       	push	r0
    1dd8:	0f b6       	in	r0, 0x3f	; 63
    1dda:	0f 92       	push	r0
    1ddc:	0b b6       	in	r0, 0x3b	; 59
    1dde:	0f 92       	push	r0
    1de0:	11 24       	eor	r1, r1
    1de2:	2f 93       	push	r18
    1de4:	3f 93       	push	r19
    1de6:	4f 93       	push	r20
    1de8:	5f 93       	push	r21
    1dea:	6f 93       	push	r22
    1dec:	7f 93       	push	r23
    1dee:	8f 93       	push	r24
    1df0:	9f 93       	push	r25
    1df2:	af 93       	push	r26
    1df4:	bf 93       	push	r27
    1df6:	ef 93       	push	r30
    1df8:	ff 93       	push	r31
   ( void )pxMBPortCBTimerExpired(  );
    1dfa:	e0 91 ae 0b 	lds	r30, 0x0BAE
    1dfe:	f0 91 af 0b 	lds	r31, 0x0BAF
    1e02:	09 95       	icall
}
    1e04:	ff 91       	pop	r31
    1e06:	ef 91       	pop	r30
    1e08:	bf 91       	pop	r27
    1e0a:	af 91       	pop	r26
    1e0c:	9f 91       	pop	r25
    1e0e:	8f 91       	pop	r24
    1e10:	7f 91       	pop	r23
    1e12:	6f 91       	pop	r22
    1e14:	5f 91       	pop	r21
    1e16:	4f 91       	pop	r20
    1e18:	3f 91       	pop	r19
    1e1a:	2f 91       	pop	r18
    1e1c:	0f 90       	pop	r0
    1e1e:	0b be       	out	0x3b, r0	; 59
    1e20:	0f 90       	pop	r0
    1e22:	0f be       	out	0x3f, r0	; 63
    1e24:	0f 90       	pop	r0
    1e26:	1f 90       	pop	r1
    1e28:	18 95       	reti

00001e2a <eMBRegisterCB>:
}
#endif

eMBErrorCode
eMBRegisterCB( UCHAR ucFunctionCode, pxMBFunctionHandler pxHandler )
{
    1e2a:	48 2f       	mov	r20, r24
    int             i;
    eMBErrorCode    eStatus;

    if( ( 0 < ucFunctionCode ) && ( ucFunctionCode <= 127 ) )
    1e2c:	18 16       	cp	r1, r24
    1e2e:	1c f0       	brlt	.+6      	; 0x1e36 <eMBRegisterCB+0xc>
    1e30:	22 e0       	ldi	r18, 0x02	; 2
    1e32:	30 e0       	ldi	r19, 0x00	; 0
    1e34:	42 c0       	rjmp	.+132    	; 0x1eba <eMBRegisterCB+0x90>
    {
        ENTER_CRITICAL_SECTION(  );
    1e36:	f8 94       	cli
        if( pxHandler != NULL )
    1e38:	61 15       	cp	r22, r1
    1e3a:	71 05       	cpc	r23, r1
    1e3c:	f9 f0       	breq	.+62     	; 0x1e7c <eMBRegisterCB+0x52>
    1e3e:	e2 e1       	ldi	r30, 0x12	; 18
    1e40:	f1 e0       	ldi	r31, 0x01	; 1
    1e42:	80 e0       	ldi	r24, 0x00	; 0
    1e44:	90 e0       	ldi	r25, 0x00	; 0
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                if( ( xFuncHandlers[i].pxHandler == NULL ) ||
    1e46:	20 81       	ld	r18, Z
    1e48:	31 81       	ldd	r19, Z+1	; 0x01
    1e4a:	21 15       	cp	r18, r1
    1e4c:	31 05       	cpc	r19, r1
    1e4e:	19 f0       	breq	.+6      	; 0x1e56 <eMBRegisterCB+0x2c>
    1e50:	26 17       	cp	r18, r22
    1e52:	37 07       	cpc	r19, r23
    1e54:	69 f4       	brne	.+26     	; 0x1e70 <eMBRegisterCB+0x46>
                    ( xFuncHandlers[i].pxHandler == pxHandler ) )
                {
                    xFuncHandlers[i].ucFunctionCode = ucFunctionCode;
    1e56:	fc 01       	movw	r30, r24
    1e58:	ee 0f       	add	r30, r30
    1e5a:	ff 1f       	adc	r31, r31
    1e5c:	e8 0f       	add	r30, r24
    1e5e:	f9 1f       	adc	r31, r25
    1e60:	ef 5e       	subi	r30, 0xEF	; 239
    1e62:	fe 4f       	sbci	r31, 0xFE	; 254
    1e64:	40 83       	st	Z, r20
                    xFuncHandlers[i].pxHandler = pxHandler;
    1e66:	72 83       	std	Z+2, r23	; 0x02
    1e68:	61 83       	std	Z+1, r22	; 0x01
                    break;
                }
            }
            eStatus = ( i != MB_FUNC_HANDLERS_MAX ) ? MB_ENOERR : MB_ENORES;
    1e6a:	40 97       	sbiw	r24, 0x10	; 16
    1e6c:	19 f5       	brne	.+70     	; 0x1eb4 <eMBRegisterCB+0x8a>
    1e6e:	1f c0       	rjmp	.+62     	; 0x1eae <eMBRegisterCB+0x84>
    if( ( 0 < ucFunctionCode ) && ( ucFunctionCode <= 127 ) )
    {
        ENTER_CRITICAL_SECTION(  );
        if( pxHandler != NULL )
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1e70:	01 96       	adiw	r24, 0x01	; 1
    1e72:	33 96       	adiw	r30, 0x03	; 3
    1e74:	80 31       	cpi	r24, 0x10	; 16
    1e76:	91 05       	cpc	r25, r1
    1e78:	31 f7       	brne	.-52     	; 0x1e46 <eMBRegisterCB+0x1c>
    1e7a:	19 c0       	rjmp	.+50     	; 0x1eae <eMBRegisterCB+0x84>
    1e7c:	e1 e1       	ldi	r30, 0x11	; 17
    1e7e:	f1 e0       	ldi	r31, 0x01	; 1
    1e80:	20 e0       	ldi	r18, 0x00	; 0
    1e82:	30 e0       	ldi	r19, 0x00	; 0
        }
        else
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    1e84:	80 81       	ld	r24, Z
    1e86:	84 17       	cp	r24, r20
    1e88:	59 f4       	brne	.+22     	; 0x1ea0 <eMBRegisterCB+0x76>
                {
                    xFuncHandlers[i].ucFunctionCode = 0;
    1e8a:	f9 01       	movw	r30, r18
    1e8c:	ee 0f       	add	r30, r30
    1e8e:	ff 1f       	adc	r31, r31
    1e90:	e2 0f       	add	r30, r18
    1e92:	f3 1f       	adc	r31, r19
    1e94:	ef 5e       	subi	r30, 0xEF	; 239
    1e96:	fe 4f       	sbci	r31, 0xFE	; 254
    1e98:	10 82       	st	Z, r1
                    xFuncHandlers[i].pxHandler = NULL;
    1e9a:	12 82       	std	Z+2, r1	; 0x02
    1e9c:	11 82       	std	Z+1, r1	; 0x01
    1e9e:	0a c0       	rjmp	.+20     	; 0x1eb4 <eMBRegisterCB+0x8a>
            }
            eStatus = ( i != MB_FUNC_HANDLERS_MAX ) ? MB_ENOERR : MB_ENORES;
        }
        else
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1ea0:	2f 5f       	subi	r18, 0xFF	; 255
    1ea2:	3f 4f       	sbci	r19, 0xFF	; 255
    1ea4:	33 96       	adiw	r30, 0x03	; 3
    1ea6:	20 31       	cpi	r18, 0x10	; 16
    1ea8:	31 05       	cpc	r19, r1
    1eaa:	61 f7       	brne	.-40     	; 0x1e84 <eMBRegisterCB+0x5a>
    1eac:	03 c0       	rjmp	.+6      	; 0x1eb4 <eMBRegisterCB+0x8a>
    1eae:	24 e0       	ldi	r18, 0x04	; 4
    1eb0:	30 e0       	ldi	r19, 0x00	; 0
    1eb2:	02 c0       	rjmp	.+4      	; 0x1eb8 <eMBRegisterCB+0x8e>
    1eb4:	20 e0       	ldi	r18, 0x00	; 0
    1eb6:	30 e0       	ldi	r19, 0x00	; 0
                }
            }
            /* Remove can't fail. */
            eStatus = MB_ENOERR;
        }
        EXIT_CRITICAL_SECTION(  );
    1eb8:	78 94       	sei
    else
    {
        eStatus = MB_EINVAL;
    }
    return eStatus;
}
    1eba:	c9 01       	movw	r24, r18
    1ebc:	08 95       	ret

00001ebe <eMBClose>:
eMBErrorCode
eMBClose( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    1ebe:	80 91 0f 01 	lds	r24, 0x010F
    1ec2:	90 91 10 01 	lds	r25, 0x0110
    1ec6:	01 97       	sbiw	r24, 0x01	; 1
    1ec8:	19 f0       	breq	.+6      	; 0x1ed0 <eMBClose+0x12>
    1eca:	26 e0       	ldi	r18, 0x06	; 6
    1ecc:	30 e0       	ldi	r19, 0x00	; 0
    1ece:	09 c0       	rjmp	.+18     	; 0x1ee2 <eMBClose+0x24>
    {
        if( pvMBFrameCloseCur != NULL )
    1ed0:	e0 91 80 01 	lds	r30, 0x0180
    1ed4:	f0 91 81 01 	lds	r31, 0x0181
    1ed8:	30 97       	sbiw	r30, 0x00	; 0
    1eda:	09 f0       	breq	.+2      	; 0x1ede <eMBClose+0x20>
        {
            pvMBFrameCloseCur(  );
    1edc:	09 95       	icall
    1ede:	20 e0       	ldi	r18, 0x00	; 0
    1ee0:	30 e0       	ldi	r19, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1ee2:	c9 01       	movw	r24, r18
    1ee4:	08 95       	ret

00001ee6 <eMBEnable>:
eMBErrorCode
eMBEnable( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    1ee6:	80 91 0f 01 	lds	r24, 0x010F
    1eea:	90 91 10 01 	lds	r25, 0x0110
    1eee:	01 97       	sbiw	r24, 0x01	; 1
    1ef0:	19 f0       	breq	.+6      	; 0x1ef8 <eMBEnable+0x12>
    1ef2:	26 e0       	ldi	r18, 0x06	; 6
    1ef4:	30 e0       	ldi	r19, 0x00	; 0
    1ef6:	0b c0       	rjmp	.+22     	; 0x1f0e <eMBEnable+0x28>
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
    1ef8:	e0 91 7a 01 	lds	r30, 0x017A
    1efc:	f0 91 7b 01 	lds	r31, 0x017B
    1f00:	09 95       	icall
        eMBState = STATE_ENABLED;
    1f02:	10 92 10 01 	sts	0x0110, r1
    1f06:	10 92 0f 01 	sts	0x010F, r1
    1f0a:	20 e0       	ldi	r18, 0x00	; 0
    1f0c:	30 e0       	ldi	r19, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1f0e:	c9 01       	movw	r24, r18
    1f10:	08 95       	ret

00001f12 <eMBDisable>:
eMBErrorCode
eMBDisable( void )
{
    eMBErrorCode    eStatus;

    if( eMBState == STATE_ENABLED )
    1f12:	80 91 0f 01 	lds	r24, 0x010F
    1f16:	90 91 10 01 	lds	r25, 0x0110
    1f1a:	00 97       	sbiw	r24, 0x00	; 0
    1f1c:	61 f4       	brne	.+24     	; 0x1f36 <eMBDisable+0x24>
    {
        pvMBFrameStopCur(  );
    1f1e:	e0 91 7c 01 	lds	r30, 0x017C
    1f22:	f0 91 7d 01 	lds	r31, 0x017D
    1f26:	09 95       	icall
        eMBState = STATE_DISABLED;
    1f28:	81 e0       	ldi	r24, 0x01	; 1
    1f2a:	90 e0       	ldi	r25, 0x00	; 0
    1f2c:	90 93 10 01 	sts	0x0110, r25
    1f30:	80 93 0f 01 	sts	0x010F, r24
    1f34:	05 c0       	rjmp	.+10     	; 0x1f40 <eMBDisable+0x2e>
        eStatus = MB_ENOERR;
    }
    else if( eMBState == STATE_DISABLED )
    1f36:	01 97       	sbiw	r24, 0x01	; 1
    1f38:	19 f0       	breq	.+6      	; 0x1f40 <eMBDisable+0x2e>
    1f3a:	26 e0       	ldi	r18, 0x06	; 6
    1f3c:	30 e0       	ldi	r19, 0x00	; 0
    1f3e:	02 c0       	rjmp	.+4      	; 0x1f44 <eMBDisable+0x32>
    1f40:	20 e0       	ldi	r18, 0x00	; 0
    1f42:	30 e0       	ldi	r19, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1f44:	c9 01       	movw	r24, r18
    1f46:	08 95       	ret

00001f48 <eMBPoll>:

eMBErrorCode
eMBPoll( void )
{
    1f48:	df 93       	push	r29
    1f4a:	cf 93       	push	r28
    1f4c:	00 d0       	rcall	.+0      	; 0x1f4e <eMBPoll+0x6>
    1f4e:	cd b7       	in	r28, 0x3d	; 61
    1f50:	de b7       	in	r29, 0x3e	; 62
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
    1f52:	80 91 0f 01 	lds	r24, 0x010F
    1f56:	90 91 10 01 	lds	r25, 0x0110
    1f5a:	89 2b       	or	r24, r25
    1f5c:	19 f0       	breq	.+6      	; 0x1f64 <eMBPoll+0x1c>
    1f5e:	26 e0       	ldi	r18, 0x06	; 6
    1f60:	30 e0       	ldi	r19, 0x00	; 0
    1f62:	89 c0       	rjmp	.+274    	; 0x2076 <eMBPoll+0x12e>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
    1f64:	ce 01       	movw	r24, r28
    1f66:	01 96       	adiw	r24, 0x01	; 1
    1f68:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <xMBPortEventGet>
    1f6c:	81 30       	cpi	r24, 0x01	; 1
    1f6e:	09 f0       	breq	.+2      	; 0x1f72 <eMBPoll+0x2a>
    1f70:	80 c0       	rjmp	.+256    	; 0x2072 <eMBPoll+0x12a>
    {
        switch ( eEvent )
    1f72:	89 81       	ldd	r24, Y+1	; 0x01
    1f74:	9a 81       	ldd	r25, Y+2	; 0x02
    1f76:	81 30       	cpi	r24, 0x01	; 1
    1f78:	91 05       	cpc	r25, r1
    1f7a:	21 f0       	breq	.+8      	; 0x1f84 <eMBPoll+0x3c>
    1f7c:	02 97       	sbiw	r24, 0x02	; 2
    1f7e:	09 f0       	breq	.+2      	; 0x1f82 <eMBPoll+0x3a>
    1f80:	78 c0       	rjmp	.+240    	; 0x2072 <eMBPoll+0x12a>
    1f82:	1c c0       	rjmp	.+56     	; 0x1fbc <eMBPoll+0x74>
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
    1f84:	e0 91 7e 01 	lds	r30, 0x017E
    1f88:	f0 91 7f 01 	lds	r31, 0x017F
    1f8c:	82 e7       	ldi	r24, 0x72	; 114
    1f8e:	91 e0       	ldi	r25, 0x01	; 1
    1f90:	63 e7       	ldi	r22, 0x73	; 115
    1f92:	71 e0       	ldi	r23, 0x01	; 1
    1f94:	4f e6       	ldi	r20, 0x6F	; 111
    1f96:	51 e0       	ldi	r21, 0x01	; 1
    1f98:	09 95       	icall
            if( eStatus == MB_ENOERR )
    1f9a:	89 2b       	or	r24, r25
    1f9c:	09 f0       	breq	.+2      	; 0x1fa0 <eMBPoll+0x58>
    1f9e:	69 c0       	rjmp	.+210    	; 0x2072 <eMBPoll+0x12a>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
    1fa0:	90 91 72 01 	lds	r25, 0x0172
    1fa4:	80 91 75 01 	lds	r24, 0x0175
    1fa8:	98 17       	cp	r25, r24
    1faa:	19 f0       	breq	.+6      	; 0x1fb2 <eMBPoll+0x6a>
    1fac:	99 23       	and	r25, r25
    1fae:	09 f0       	breq	.+2      	; 0x1fb2 <eMBPoll+0x6a>
    1fb0:	60 c0       	rjmp	.+192    	; 0x2072 <eMBPoll+0x12a>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
    1fb2:	82 e0       	ldi	r24, 0x02	; 2
    1fb4:	90 e0       	ldi	r25, 0x00	; 0
    1fb6:	0e 94 0b 0d 	call	0x1a16	; 0x1a16 <xMBPortEventPost>
    1fba:	5b c0       	rjmp	.+182    	; 0x2072 <eMBPoll+0x12a>
                }
            }
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
    1fbc:	a0 91 73 01 	lds	r26, 0x0173
    1fc0:	b0 91 74 01 	lds	r27, 0x0174
    1fc4:	3c 91       	ld	r19, X
    1fc6:	30 93 71 01 	sts	0x0171, r19
            eException = MB_EX_ILLEGAL_FUNCTION;
    1fca:	81 e0       	ldi	r24, 0x01	; 1
    1fcc:	90 e0       	ldi	r25, 0x00	; 0
    1fce:	90 93 6e 01 	sts	0x016E, r25
    1fd2:	80 93 6d 01 	sts	0x016D, r24
    1fd6:	e1 e1       	ldi	r30, 0x11	; 17
    1fd8:	f1 e0       	ldi	r31, 0x01	; 1
    1fda:	80 e0       	ldi	r24, 0x00	; 0
    1fdc:	90 e0       	ldi	r25, 0x00	; 0
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
    1fde:	20 81       	ld	r18, Z
    1fe0:	22 23       	and	r18, r18
    1fe2:	d1 f0       	breq	.+52     	; 0x2018 <eMBPoll+0xd0>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    1fe4:	23 17       	cp	r18, r19
    1fe6:	99 f4       	brne	.+38     	; 0x200e <eMBPoll+0xc6>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
    1fe8:	fc 01       	movw	r30, r24
    1fea:	ee 0f       	add	r30, r30
    1fec:	ff 1f       	adc	r31, r31
    1fee:	e8 0f       	add	r30, r24
    1ff0:	f9 1f       	adc	r31, r25
    1ff2:	ef 5e       	subi	r30, 0xEF	; 239
    1ff4:	fe 4f       	sbci	r31, 0xFE	; 254
    1ff6:	01 80       	ldd	r0, Z+1	; 0x01
    1ff8:	f2 81       	ldd	r31, Z+2	; 0x02
    1ffa:	e0 2d       	mov	r30, r0
    1ffc:	cd 01       	movw	r24, r26
    1ffe:	6f e6       	ldi	r22, 0x6F	; 111
    2000:	71 e0       	ldi	r23, 0x01	; 1
    2002:	09 95       	icall
    2004:	90 93 6e 01 	sts	0x016E, r25
    2008:	80 93 6d 01 	sts	0x016D, r24
    200c:	05 c0       	rjmp	.+10     	; 0x2018 <eMBPoll+0xd0>
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
            eException = MB_EX_ILLEGAL_FUNCTION;
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    200e:	01 96       	adiw	r24, 0x01	; 1
    2010:	33 96       	adiw	r30, 0x03	; 3
    2012:	80 31       	cpi	r24, 0x10	; 16
    2014:	91 05       	cpc	r25, r1
    2016:	19 f7       	brne	.-58     	; 0x1fde <eMBPoll+0x96>
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
    2018:	80 91 72 01 	lds	r24, 0x0172
    201c:	88 23       	and	r24, r24
    201e:	49 f1       	breq	.+82     	; 0x2072 <eMBPoll+0x12a>
            {
                if( eException != MB_EX_NONE )
    2020:	20 91 6d 01 	lds	r18, 0x016D
    2024:	30 91 6e 01 	lds	r19, 0x016E
    2028:	21 15       	cp	r18, r1
    202a:	31 05       	cpc	r19, r1
    202c:	99 f0       	breq	.+38     	; 0x2054 <eMBPoll+0x10c>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
    202e:	e0 91 73 01 	lds	r30, 0x0173
    2032:	f0 91 74 01 	lds	r31, 0x0174
    2036:	80 91 71 01 	lds	r24, 0x0171
    203a:	80 68       	ori	r24, 0x80	; 128
    203c:	80 83       	st	Z, r24
                    ucMBFrame[usLength++] = eException;
    203e:	e0 91 73 01 	lds	r30, 0x0173
    2042:	f0 91 74 01 	lds	r31, 0x0174
    2046:	21 83       	std	Z+1, r18	; 0x01
    2048:	82 e0       	ldi	r24, 0x02	; 2
    204a:	90 e0       	ldi	r25, 0x00	; 0
    204c:	90 93 70 01 	sts	0x0170, r25
    2050:	80 93 6f 01 	sts	0x016F, r24
                }
                if( ( eMBCurrentMode == MB_ASCII ) && MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS )
                {
                    vMBPortTimersDelay( MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS );
                }                
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
    2054:	60 91 73 01 	lds	r22, 0x0173
    2058:	70 91 74 01 	lds	r23, 0x0174
    205c:	40 91 6f 01 	lds	r20, 0x016F
    2060:	50 91 70 01 	lds	r21, 0x0170
    2064:	e0 91 78 01 	lds	r30, 0x0178
    2068:	f0 91 79 01 	lds	r31, 0x0179
    206c:	80 91 75 01 	lds	r24, 0x0175
    2070:	09 95       	icall
    2072:	20 e0       	ldi	r18, 0x00	; 0
    2074:	30 e0       	ldi	r19, 0x00	; 0
        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
}
    2076:	c9 01       	movw	r24, r18
    2078:	0f 90       	pop	r0
    207a:	0f 90       	pop	r0
    207c:	cf 91       	pop	r28
    207e:	df 91       	pop	r29
    2080:	08 95       	ret

00002082 <eMBTCPInit>:
}

#if MB_TCP_ENABLED > 0
eMBErrorCode
eMBTCPInit( USHORT ucTCPPort )
{
    2082:	cf 93       	push	r28
    2084:	df 93       	push	r29
    eMBErrorCode    eStatus = MB_ENOERR;

    if( ( eStatus = eMBTCPDoInit( ucTCPPort ) ) != MB_ENOERR )
    2086:	0e 94 79 37 	call	0x6ef2	; 0x6ef2 <eMBTCPDoInit>
    208a:	ec 01       	movw	r28, r24
    208c:	00 97       	sbiw	r24, 0x00	; 0
    208e:	61 f5       	brne	.+88     	; 0x20e8 <eMBTCPInit+0x66>
    {
        eMBState = STATE_DISABLED;
    }
    else if( !xMBPortEventInit(  ) )
    2090:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <xMBPortEventInit>
    2094:	88 23       	and	r24, r24
    2096:	19 f4       	brne	.+6      	; 0x209e <eMBTCPInit+0x1c>
    2098:	c3 e0       	ldi	r28, 0x03	; 3
    209a:	d0 e0       	ldi	r29, 0x00	; 0
    209c:	2b c0       	rjmp	.+86     	; 0x20f4 <eMBTCPInit+0x72>
        /* Port dependent event module initalization failed. */
        eStatus = MB_EPORTERR;
    }
    else
    {
        pvMBFrameStartCur = eMBTCPStart;
    209e:	8a e1       	ldi	r24, 0x1A	; 26
    20a0:	97 e3       	ldi	r25, 0x37	; 55
    20a2:	90 93 7b 01 	sts	0x017B, r25
    20a6:	80 93 7a 01 	sts	0x017A, r24
        pvMBFrameStopCur = eMBTCPStop;
    20aa:	86 e7       	ldi	r24, 0x76	; 118
    20ac:	97 e3       	ldi	r25, 0x37	; 55
    20ae:	90 93 7d 01 	sts	0x017D, r25
    20b2:	80 93 7c 01 	sts	0x017C, r24
        peMBFrameReceiveCur = eMBTCPReceive;
    20b6:	84 e3       	ldi	r24, 0x34	; 52
    20b8:	97 e3       	ldi	r25, 0x37	; 55
    20ba:	90 93 7f 01 	sts	0x017F, r25
    20be:	80 93 7e 01 	sts	0x017E, r24
        peMBFrameSendCur = eMBTCPSend;
    20c2:	8b e1       	ldi	r24, 0x1B	; 27
    20c4:	97 e3       	ldi	r25, 0x37	; 55
    20c6:	90 93 79 01 	sts	0x0179, r25
    20ca:	80 93 78 01 	sts	0x0178, r24
        pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBTCPPortClose : NULL;
    20ce:	10 92 81 01 	sts	0x0181, r1
    20d2:	10 92 80 01 	sts	0x0180, r1
        ucMBAddress = MB_TCP_PSEUDO_ADDRESS;
    20d6:	8f ef       	ldi	r24, 0xFF	; 255
    20d8:	80 93 75 01 	sts	0x0175, r24
        eMBCurrentMode = MB_TCP;
    20dc:	82 e0       	ldi	r24, 0x02	; 2
    20de:	90 e0       	ldi	r25, 0x00	; 0
    20e0:	90 93 77 01 	sts	0x0177, r25
    20e4:	80 93 76 01 	sts	0x0176, r24
        eMBState = STATE_DISABLED;
    20e8:	81 e0       	ldi	r24, 0x01	; 1
    20ea:	90 e0       	ldi	r25, 0x00	; 0
    20ec:	90 93 10 01 	sts	0x0110, r25
    20f0:	80 93 0f 01 	sts	0x010F, r24
    }
    return eStatus;
}
    20f4:	ce 01       	movw	r24, r28
    20f6:	df 91       	pop	r29
    20f8:	cf 91       	pop	r28
    20fa:	08 95       	ret

000020fc <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    20fc:	ef 92       	push	r14
    20fe:	ff 92       	push	r15
    2100:	0f 93       	push	r16
    2102:	1f 93       	push	r17
    2104:	fc 01       	movw	r30, r24
    eMBErrorCode    eStatus = MB_ENOERR;

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
    2106:	86 2f       	mov	r24, r22
    2108:	81 50       	subi	r24, 0x01	; 1
    210a:	87 3f       	cpi	r24, 0xF7	; 247
    210c:	08 f0       	brcs	.+2      	; 0x2110 <eMBInit+0x14>
    210e:	4f c0       	rjmp	.+158    	; 0x21ae <eMBInit+0xb2>
    {
        eStatus = MB_EINVAL;
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
    2110:	60 93 75 01 	sts	0x0175, r22

        switch ( eMode )
    2114:	ef 2b       	or	r30, r31
    2116:	09 f0       	breq	.+2      	; 0x211a <eMBInit+0x1e>
    2118:	4a c0       	rjmp	.+148    	; 0x21ae <eMBInit+0xb2>
        {
#if MB_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
    211a:	89 e5       	ldi	r24, 0x59	; 89
    211c:	95 e1       	ldi	r25, 0x15	; 21
    211e:	90 93 7b 01 	sts	0x017B, r25
    2122:	80 93 7a 01 	sts	0x017A, r24
            pvMBFrameStopCur = eMBRTUStop;
    2126:	8e eb       	ldi	r24, 0xBE	; 190
    2128:	94 e1       	ldi	r25, 0x14	; 20
    212a:	90 93 7d 01 	sts	0x017D, r25
    212e:	80 93 7c 01 	sts	0x017C, r24
            peMBFrameSendCur = eMBRTUSend;
    2132:	86 e6       	ldi	r24, 0x66	; 102
    2134:	95 e1       	ldi	r25, 0x15	; 21
    2136:	90 93 79 01 	sts	0x0179, r25
    213a:	80 93 78 01 	sts	0x0178, r24
            peMBFrameReceiveCur = eMBRTUReceive;
    213e:	8a eb       	ldi	r24, 0xBA	; 186
    2140:	95 e1       	ldi	r25, 0x15	; 21
    2142:	90 93 7f 01 	sts	0x017F, r25
    2146:	80 93 7e 01 	sts	0x017E, r24
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
    214a:	10 92 81 01 	sts	0x0181, r1
    214e:	10 92 80 01 	sts	0x0180, r1
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
    2152:	87 e0       	ldi	r24, 0x07	; 7
    2154:	95 e1       	ldi	r25, 0x15	; 21
    2156:	90 93 b1 0b 	sts	0x0BB1, r25
    215a:	80 93 b0 0b 	sts	0x0BB0, r24
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
    215e:	87 ec       	ldi	r24, 0xC7	; 199
    2160:	94 e1       	ldi	r25, 0x14	; 20
    2162:	90 93 ad 0b 	sts	0x0BAD, r25
    2166:	80 93 ac 0b 	sts	0x0BAC, r24
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
    216a:	80 ea       	ldi	r24, 0xA0	; 160
    216c:	94 e1       	ldi	r25, 0x14	; 20
    216e:	90 93 af 0b 	sts	0x0BAF, r25
    2172:	80 93 ae 0b 	sts	0x0BAE, r24

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
    2176:	86 2f       	mov	r24, r22
    2178:	64 2f       	mov	r22, r20
    217a:	a9 01       	movw	r20, r18
    217c:	98 01       	movw	r18, r16
    217e:	87 01       	movw	r16, r14
    2180:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <eMBRTUInit>
    2184:	8c 01       	movw	r16, r24
#endif
        default:
            eStatus = MB_EINVAL;
        }

        if( eStatus == MB_ENOERR )
    2186:	00 97       	sbiw	r24, 0x00	; 0
    2188:	a1 f4       	brne	.+40     	; 0x21b2 <eMBInit+0xb6>
        {
            if( !xMBPortEventInit(  ) )
    218a:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <xMBPortEventInit>
    218e:	88 23       	and	r24, r24
    2190:	19 f4       	brne	.+6      	; 0x2198 <eMBInit+0x9c>
    2192:	03 e0       	ldi	r16, 0x03	; 3
    2194:	10 e0       	ldi	r17, 0x00	; 0
    2196:	0d c0       	rjmp	.+26     	; 0x21b2 <eMBInit+0xb6>
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
            }
            else
            {
                eMBCurrentMode = eMode;
    2198:	10 92 77 01 	sts	0x0177, r1
    219c:	10 92 76 01 	sts	0x0176, r1
                eMBState = STATE_DISABLED;
    21a0:	81 e0       	ldi	r24, 0x01	; 1
    21a2:	90 e0       	ldi	r25, 0x00	; 0
    21a4:	90 93 10 01 	sts	0x0110, r25
    21a8:	80 93 0f 01 	sts	0x010F, r24
    21ac:	02 c0       	rjmp	.+4      	; 0x21b2 <eMBInit+0xb6>
    21ae:	02 e0       	ldi	r16, 0x02	; 2
    21b0:	10 e0       	ldi	r17, 0x00	; 0
            }
        }
    }
    return eStatus;
}
    21b2:	c8 01       	movw	r24, r16
    21b4:	1f 91       	pop	r17
    21b6:	0f 91       	pop	r16
    21b8:	ff 90       	pop	r15
    21ba:	ef 90       	pop	r14
    21bc:	08 95       	ret

000021be <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
    21be:	cf 93       	push	r28
    21c0:	df 93       	push	r29
    21c2:	fc 01       	movw	r30, r24
    21c4:	eb 01       	movw	r28, r22
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    21c6:	88 81       	ld	r24, Y
    21c8:	99 81       	ldd	r25, Y+1	; 0x01
    21ca:	06 97       	sbiw	r24, 0x06	; 6
    21cc:	d8 f1       	brcs	.+118    	; 0x2244 <eMBFuncWriteMultipleCoils+0x86>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    21ce:	a1 81       	ldd	r26, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    21d0:	b2 81       	ldd	r27, Z+2	; 0x02
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
    21d2:	93 81       	ldd	r25, Z+3	; 0x03
    21d4:	80 e0       	ldi	r24, 0x00	; 0
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
    21d6:	24 81       	ldd	r18, Z+4	; 0x04
    21d8:	42 2f       	mov	r20, r18
    21da:	50 e0       	ldi	r21, 0x00	; 0
    21dc:	48 2b       	or	r20, r24
    21de:	59 2b       	or	r21, r25

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
    21e0:	35 81       	ldd	r19, Z+5	; 0x05

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
    21e2:	ca 01       	movw	r24, r20
    21e4:	87 70       	andi	r24, 0x07	; 7
    21e6:	90 70       	andi	r25, 0x00	; 0
    21e8:	ba 01       	movw	r22, r20
    21ea:	23 e0       	ldi	r18, 0x03	; 3
    21ec:	76 95       	lsr	r23
    21ee:	67 95       	ror	r22
    21f0:	2a 95       	dec	r18
    21f2:	e1 f7       	brne	.-8      	; 0x21ec <eMBFuncWriteMultipleCoils+0x2e>
    21f4:	89 2b       	or	r24, r25
    21f6:	19 f0       	breq	.+6      	; 0x21fe <eMBFuncWriteMultipleCoils+0x40>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
    21f8:	26 2f       	mov	r18, r22
    21fa:	2f 5f       	subi	r18, 0xFF	; 255
    21fc:	01 c0       	rjmp	.+2      	; 0x2200 <eMBFuncWriteMultipleCoils+0x42>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
    21fe:	26 2f       	mov	r18, r22
        }

        if( ( usCoilCnt >= 1 ) &&
    2200:	ca 01       	movw	r24, r20
    2202:	01 97       	sbiw	r24, 0x01	; 1
    2204:	80 5b       	subi	r24, 0xB0	; 176
    2206:	97 40       	sbci	r25, 0x07	; 7
    2208:	e8 f4       	brcc	.+58     	; 0x2244 <eMBFuncWriteMultipleCoils+0x86>
    220a:	23 17       	cp	r18, r19
    220c:	d9 f4       	brne	.+54     	; 0x2244 <eMBFuncWriteMultipleCoils+0x86>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    220e:	7a 2f       	mov	r23, r26
    2210:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    2212:	8b 2f       	mov	r24, r27
    2214:	90 e0       	ldi	r25, 0x00	; 0
    2216:	68 2b       	or	r22, r24
    2218:	79 2b       	or	r23, r25

        if( ( usCoilCnt >= 1 ) &&
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
    221a:	6f 5f       	subi	r22, 0xFF	; 255
    221c:	7f 4f       	sbci	r23, 0xFF	; 255
    221e:	cf 01       	movw	r24, r30
    2220:	06 96       	adiw	r24, 0x06	; 6
    2222:	21 e0       	ldi	r18, 0x01	; 1
    2224:	30 e0       	ldi	r19, 0x00	; 0
    2226:	0e 94 45 04 	call	0x88a	; 0x88a <eMBRegCoilsCB>
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    222a:	00 97       	sbiw	r24, 0x00	; 0
    222c:	21 f0       	breq	.+8      	; 0x2236 <eMBFuncWriteMultipleCoils+0x78>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    222e:	0e 94 6b 14 	call	0x28d6	; 0x28d6 <prveMBError2Exception>
    2232:	9c 01       	movw	r18, r24
    2234:	09 c0       	rjmp	.+18     	; 0x2248 <eMBFuncWriteMultipleCoils+0x8a>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
    2236:	85 e0       	ldi	r24, 0x05	; 5
    2238:	90 e0       	ldi	r25, 0x00	; 0
    223a:	99 83       	std	Y+1, r25	; 0x01
    223c:	88 83       	st	Y, r24
    223e:	20 e0       	ldi	r18, 0x00	; 0
    2240:	30 e0       	ldi	r19, 0x00	; 0
    2242:	02 c0       	rjmp	.+4      	; 0x2248 <eMBFuncWriteMultipleCoils+0x8a>
    2244:	23 e0       	ldi	r18, 0x03	; 3
    2246:	30 e0       	ldi	r19, 0x00	; 0
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    2248:	c9 01       	movw	r24, r18
    224a:	df 91       	pop	r29
    224c:	cf 91       	pop	r28
    224e:	08 95       	ret

00002250 <eMBFuncWriteCoil>:
}

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
    2250:	df 93       	push	r29
    2252:	cf 93       	push	r28
    2254:	00 d0       	rcall	.+0      	; 0x2256 <eMBFuncWriteCoil+0x6>
    2256:	cd b7       	in	r28, 0x3d	; 61
    2258:	de b7       	in	r29, 0x3e	; 62
    225a:	dc 01       	movw	r26, r24
    225c:	fb 01       	movw	r30, r22
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    225e:	80 81       	ld	r24, Z
    2260:	91 81       	ldd	r25, Z+1	; 0x01
    2262:	05 97       	sbiw	r24, 0x05	; 5
    2264:	89 f5       	brne	.+98     	; 0x22c8 <eMBFuncWriteCoil+0x78>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    2266:	11 96       	adiw	r26, 0x01	; 1
    2268:	2c 91       	ld	r18, X
    226a:	11 97       	sbiw	r26, 0x01	; 1
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    226c:	12 96       	adiw	r26, 0x02	; 2
    226e:	3c 91       	ld	r19, X
    2270:	12 97       	sbiw	r26, 0x02	; 2
        usRegAddress++;

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
    2272:	14 96       	adiw	r26, 0x04	; 4
    2274:	8c 91       	ld	r24, X
    2276:	14 97       	sbiw	r26, 0x04	; 4
    2278:	88 23       	and	r24, r24
    227a:	31 f5       	brne	.+76     	; 0x22c8 <eMBFuncWriteCoil+0x78>
    227c:	13 96       	adiw	r26, 0x03	; 3
    227e:	9c 91       	ld	r25, X
    2280:	89 2f       	mov	r24, r25
    2282:	81 50       	subi	r24, 0x01	; 1
    2284:	8e 3f       	cpi	r24, 0xFE	; 254
    2286:	00 f1       	brcs	.+64     	; 0x22c8 <eMBFuncWriteCoil+0x78>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
        {
            ucBuf[1] = 0;
    2288:	1a 82       	std	Y+2, r1	; 0x02
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
    228a:	9f 3f       	cpi	r25, 0xFF	; 255
    228c:	19 f4       	brne	.+6      	; 0x2294 <eMBFuncWriteCoil+0x44>
            {
                ucBuf[0] = 1;
    228e:	81 e0       	ldi	r24, 0x01	; 1
    2290:	89 83       	std	Y+1, r24	; 0x01
    2292:	01 c0       	rjmp	.+2      	; 0x2296 <eMBFuncWriteCoil+0x46>
            }
            else
            {
                ucBuf[0] = 0;
    2294:	19 82       	std	Y+1, r1	; 0x01
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    2296:	72 2f       	mov	r23, r18
    2298:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    229a:	83 2f       	mov	r24, r19
    229c:	90 e0       	ldi	r25, 0x00	; 0
    229e:	68 2b       	or	r22, r24
    22a0:	79 2b       	or	r23, r25
            }
            else
            {
                ucBuf[0] = 0;
            }
            eRegStatus =
    22a2:	6f 5f       	subi	r22, 0xFF	; 255
    22a4:	7f 4f       	sbci	r23, 0xFF	; 255
    22a6:	ce 01       	movw	r24, r28
    22a8:	01 96       	adiw	r24, 0x01	; 1
    22aa:	41 e0       	ldi	r20, 0x01	; 1
    22ac:	50 e0       	ldi	r21, 0x00	; 0
    22ae:	21 e0       	ldi	r18, 0x01	; 1
    22b0:	30 e0       	ldi	r19, 0x00	; 0
    22b2:	0e 94 45 04 	call	0x88a	; 0x88a <eMBRegCoilsCB>
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    22b6:	00 97       	sbiw	r24, 0x00	; 0
    22b8:	19 f4       	brne	.+6      	; 0x22c0 <eMBFuncWriteCoil+0x70>
    22ba:	20 e0       	ldi	r18, 0x00	; 0
    22bc:	30 e0       	ldi	r19, 0x00	; 0
    22be:	06 c0       	rjmp	.+12     	; 0x22cc <eMBFuncWriteCoil+0x7c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    22c0:	0e 94 6b 14 	call	0x28d6	; 0x28d6 <prveMBError2Exception>
    22c4:	9c 01       	movw	r18, r24
    22c6:	02 c0       	rjmp	.+4      	; 0x22cc <eMBFuncWriteCoil+0x7c>
    22c8:	23 e0       	ldi	r18, 0x03	; 3
    22ca:	30 e0       	ldi	r19, 0x00	; 0
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    22cc:	c9 01       	movw	r24, r18
    22ce:	0f 90       	pop	r0
    22d0:	0f 90       	pop	r0
    22d2:	cf 91       	pop	r28
    22d4:	df 91       	pop	r29
    22d6:	08 95       	ret

000022d8 <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
    22d8:	0f 93       	push	r16
    22da:	1f 93       	push	r17
    22dc:	cf 93       	push	r28
    22de:	df 93       	push	r29
    22e0:	fc 01       	movw	r30, r24
    22e2:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    22e4:	88 81       	ld	r24, Y
    22e6:	99 81       	ldd	r25, Y+1	; 0x01
    22e8:	05 97       	sbiw	r24, 0x05	; 5
    22ea:	09 f0       	breq	.+2      	; 0x22ee <eMBFuncReadCoils+0x16>
    22ec:	4a c0       	rjmp	.+148    	; 0x2382 <eMBFuncReadCoils+0xaa>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    22ee:	01 81       	ldd	r16, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    22f0:	df 01       	movw	r26, r30
    22f2:	12 96       	adiw	r26, 0x02	; 2
    22f4:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
    22f6:	93 81       	ldd	r25, Z+3	; 0x03
    22f8:	80 e0       	ldi	r24, 0x00	; 0
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
    22fa:	24 81       	ldd	r18, Z+4	; 0x04
    22fc:	42 2f       	mov	r20, r18
    22fe:	50 e0       	ldi	r21, 0x00	; 0
    2300:	48 2b       	or	r20, r24
    2302:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
    2304:	ca 01       	movw	r24, r20
    2306:	01 97       	sbiw	r24, 0x01	; 1
    2308:	8f 5c       	subi	r24, 0xCF	; 207
    230a:	97 40       	sbci	r25, 0x07	; 7
    230c:	d0 f5       	brcc	.+116    	; 0x2382 <eMBFuncReadCoils+0xaa>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    230e:	19 82       	std	Y+1, r1	; 0x01
    2310:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
    2312:	81 e0       	ldi	r24, 0x01	; 1
    2314:	80 83       	st	Z, r24
            *usLen += 1;
    2316:	88 81       	ld	r24, Y
    2318:	99 81       	ldd	r25, Y+1	; 0x01
    231a:	01 96       	adiw	r24, 0x01	; 1
    231c:	99 83       	std	Y+1, r25	; 0x01
    231e:	88 83       	st	Y, r24

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
    2320:	ca 01       	movw	r24, r20
    2322:	87 70       	andi	r24, 0x07	; 7
    2324:	90 70       	andi	r25, 0x00	; 0
    2326:	ba 01       	movw	r22, r20
    2328:	13 e0       	ldi	r17, 0x03	; 3
    232a:	76 95       	lsr	r23
    232c:	67 95       	ror	r22
    232e:	1a 95       	dec	r17
    2330:	e1 f7       	brne	.-8      	; 0x232a <eMBFuncReadCoils+0x52>
    2332:	89 2b       	or	r24, r25
    2334:	19 f0       	breq	.+6      	; 0x233c <eMBFuncReadCoils+0x64>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
    2336:	16 2f       	mov	r17, r22
    2338:	1f 5f       	subi	r17, 0xFF	; 255
    233a:	01 c0       	rjmp	.+2      	; 0x233e <eMBFuncReadCoils+0x66>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
    233c:	16 2f       	mov	r17, r22
            }
            *pucFrameCur++ = ucNBytes;
    233e:	11 83       	std	Z+1, r17	; 0x01
            *usLen += 1;
    2340:	88 81       	ld	r24, Y
    2342:	99 81       	ldd	r25, Y+1	; 0x01
    2344:	01 96       	adiw	r24, 0x01	; 1
    2346:	99 83       	std	Y+1, r25	; 0x01
    2348:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    234a:	70 2f       	mov	r23, r16
    234c:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    234e:	83 2f       	mov	r24, r19
    2350:	90 e0       	ldi	r25, 0x00	; 0
    2352:	68 2b       	or	r22, r24
    2354:	79 2b       	or	r23, r25
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
    2356:	6f 5f       	subi	r22, 0xFF	; 255
    2358:	7f 4f       	sbci	r23, 0xFF	; 255
    235a:	cd 01       	movw	r24, r26
    235c:	20 e0       	ldi	r18, 0x00	; 0
    235e:	30 e0       	ldi	r19, 0x00	; 0
    2360:	0e 94 45 04 	call	0x88a	; 0x88a <eMBRegCoilsCB>
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    2364:	00 97       	sbiw	r24, 0x00	; 0
    2366:	21 f0       	breq	.+8      	; 0x2370 <eMBFuncReadCoils+0x98>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    2368:	0e 94 6b 14 	call	0x28d6	; 0x28d6 <prveMBError2Exception>
    236c:	9c 01       	movw	r18, r24
    236e:	0b c0       	rjmp	.+22     	; 0x2386 <eMBFuncReadCoils+0xae>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
    2370:	88 81       	ld	r24, Y
    2372:	99 81       	ldd	r25, Y+1	; 0x01
    2374:	81 0f       	add	r24, r17
    2376:	91 1d       	adc	r25, r1
    2378:	99 83       	std	Y+1, r25	; 0x01
    237a:	88 83       	st	Y, r24
    237c:	20 e0       	ldi	r18, 0x00	; 0
    237e:	30 e0       	ldi	r19, 0x00	; 0
    2380:	02 c0       	rjmp	.+4      	; 0x2386 <eMBFuncReadCoils+0xae>
    2382:	23 e0       	ldi	r18, 0x03	; 3
    2384:	30 e0       	ldi	r19, 0x00	; 0
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    2386:	c9 01       	movw	r24, r18
    2388:	df 91       	pop	r29
    238a:	cf 91       	pop	r28
    238c:	1f 91       	pop	r17
    238e:	0f 91       	pop	r16
    2390:	08 95       	ret

00002392 <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
    2392:	0f 93       	push	r16
    2394:	1f 93       	push	r17
    2396:	cf 93       	push	r28
    2398:	df 93       	push	r29
    239a:	fc 01       	movw	r30, r24
    239c:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    239e:	88 81       	ld	r24, Y
    23a0:	99 81       	ldd	r25, Y+1	; 0x01
    23a2:	05 97       	sbiw	r24, 0x05	; 5
    23a4:	09 f0       	breq	.+2      	; 0x23a8 <eMBFuncReadDiscreteInputs+0x16>
    23a6:	48 c0       	rjmp	.+144    	; 0x2438 <eMBFuncReadDiscreteInputs+0xa6>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    23a8:	01 81       	ldd	r16, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    23aa:	df 01       	movw	r26, r30
    23ac:	12 96       	adiw	r26, 0x02	; 2
    23ae:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
    23b0:	93 81       	ldd	r25, Z+3	; 0x03
    23b2:	80 e0       	ldi	r24, 0x00	; 0
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
    23b4:	24 81       	ldd	r18, Z+4	; 0x04
    23b6:	42 2f       	mov	r20, r18
    23b8:	50 e0       	ldi	r21, 0x00	; 0
    23ba:	48 2b       	or	r20, r24
    23bc:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
    23be:	ca 01       	movw	r24, r20
    23c0:	01 97       	sbiw	r24, 0x01	; 1
    23c2:	8f 5c       	subi	r24, 0xCF	; 207
    23c4:	97 40       	sbci	r25, 0x07	; 7
    23c6:	c0 f5       	brcc	.+112    	; 0x2438 <eMBFuncReadDiscreteInputs+0xa6>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    23c8:	19 82       	std	Y+1, r1	; 0x01
    23ca:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
    23cc:	82 e0       	ldi	r24, 0x02	; 2
    23ce:	80 83       	st	Z, r24
            *usLen += 1;
    23d0:	88 81       	ld	r24, Y
    23d2:	99 81       	ldd	r25, Y+1	; 0x01
    23d4:	01 96       	adiw	r24, 0x01	; 1
    23d6:	99 83       	std	Y+1, r25	; 0x01
    23d8:	88 83       	st	Y, r24

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
    23da:	ca 01       	movw	r24, r20
    23dc:	87 70       	andi	r24, 0x07	; 7
    23de:	90 70       	andi	r25, 0x00	; 0
    23e0:	ba 01       	movw	r22, r20
    23e2:	23 e0       	ldi	r18, 0x03	; 3
    23e4:	76 95       	lsr	r23
    23e6:	67 95       	ror	r22
    23e8:	2a 95       	dec	r18
    23ea:	e1 f7       	brne	.-8      	; 0x23e4 <eMBFuncReadDiscreteInputs+0x52>
    23ec:	89 2b       	or	r24, r25
    23ee:	19 f0       	breq	.+6      	; 0x23f6 <eMBFuncReadDiscreteInputs+0x64>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
    23f0:	16 2f       	mov	r17, r22
    23f2:	1f 5f       	subi	r17, 0xFF	; 255
    23f4:	01 c0       	rjmp	.+2      	; 0x23f8 <eMBFuncReadDiscreteInputs+0x66>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
    23f6:	16 2f       	mov	r17, r22
            }
            *pucFrameCur++ = ucNBytes;
    23f8:	11 83       	std	Z+1, r17	; 0x01
            *usLen += 1;
    23fa:	88 81       	ld	r24, Y
    23fc:	99 81       	ldd	r25, Y+1	; 0x01
    23fe:	01 96       	adiw	r24, 0x01	; 1
    2400:	99 83       	std	Y+1, r25	; 0x01
    2402:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    2404:	70 2f       	mov	r23, r16
    2406:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    2408:	83 2f       	mov	r24, r19
    240a:	90 e0       	ldi	r25, 0x00	; 0
    240c:	68 2b       	or	r22, r24
    240e:	79 2b       	or	r23, r25
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
    2410:	6f 5f       	subi	r22, 0xFF	; 255
    2412:	7f 4f       	sbci	r23, 0xFF	; 255
    2414:	cd 01       	movw	r24, r26
    2416:	0e 94 f8 03 	call	0x7f0	; 0x7f0 <eMBRegDiscreteCB>
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    241a:	00 97       	sbiw	r24, 0x00	; 0
    241c:	21 f0       	breq	.+8      	; 0x2426 <eMBFuncReadDiscreteInputs+0x94>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    241e:	0e 94 6b 14 	call	0x28d6	; 0x28d6 <prveMBError2Exception>
    2422:	9c 01       	movw	r18, r24
    2424:	0b c0       	rjmp	.+22     	; 0x243c <eMBFuncReadDiscreteInputs+0xaa>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
    2426:	88 81       	ld	r24, Y
    2428:	99 81       	ldd	r25, Y+1	; 0x01
    242a:	81 0f       	add	r24, r17
    242c:	91 1d       	adc	r25, r1
    242e:	99 83       	std	Y+1, r25	; 0x01
    2430:	88 83       	st	Y, r24
    2432:	20 e0       	ldi	r18, 0x00	; 0
    2434:	30 e0       	ldi	r19, 0x00	; 0
    2436:	02 c0       	rjmp	.+4      	; 0x243c <eMBFuncReadDiscreteInputs+0xaa>
    2438:	23 e0       	ldi	r18, 0x03	; 3
    243a:	30 e0       	ldi	r19, 0x00	; 0
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    243c:	c9 01       	movw	r24, r18
    243e:	df 91       	pop	r29
    2440:	cf 91       	pop	r28
    2442:	1f 91       	pop	r17
    2444:	0f 91       	pop	r16
    2446:	08 95       	ret

00002448 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    2448:	8f 92       	push	r8
    244a:	9f 92       	push	r9
    244c:	af 92       	push	r10
    244e:	bf 92       	push	r11
    2450:	cf 92       	push	r12
    2452:	df 92       	push	r13
    2454:	ef 92       	push	r14
    2456:	ff 92       	push	r15
    2458:	0f 93       	push	r16
    245a:	1f 93       	push	r17
    245c:	cf 93       	push	r28
    245e:	df 93       	push	r29
    2460:	ec 01       	movw	r28, r24
    2462:	8b 01       	movw	r16, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    2464:	fb 01       	movw	r30, r22
    2466:	80 81       	ld	r24, Z
    2468:	91 81       	ldd	r25, Z+1	; 0x01
    246a:	0a 97       	sbiw	r24, 0x0a	; 10
    246c:	08 f4       	brcc	.+2      	; 0x2470 <eMBFuncReadWriteMultipleHoldingRegister+0x28>
    246e:	6a c0       	rjmp	.+212    	; 0x2544 <eMBFuncReadWriteMultipleHoldingRegister+0xfc>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
    2470:	89 80       	ldd	r8, Y+1	; 0x01
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
    2472:	22 e0       	ldi	r18, 0x02	; 2
    2474:	a2 2e       	mov	r10, r18
    2476:	b1 2c       	mov	r11, r1
    2478:	ac 0e       	add	r10, r28
    247a:	bd 1e       	adc	r11, r29
    247c:	9a 80       	ldd	r9, Y+2	; 0x02
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
    247e:	9b 81       	ldd	r25, Y+3	; 0x03
    2480:	80 e0       	ldi	r24, 0x00	; 0
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
    2482:	2c 81       	ldd	r18, Y+4	; 0x04
    2484:	e2 2e       	mov	r14, r18
    2486:	ff 24       	eor	r15, r15
    2488:	e8 2a       	or	r14, r24
    248a:	f9 2a       	or	r15, r25

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
    248c:	ed 81       	ldd	r30, Y+5	; 0x05
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
    248e:	fe 81       	ldd	r31, Y+6	; 0x06
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
    2490:	6f 81       	ldd	r22, Y+7	; 0x07
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
    2492:	28 85       	ldd	r18, Y+8	; 0x08

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
    2494:	79 85       	ldd	r23, Y+9	; 0x09

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
    2496:	c7 01       	movw	r24, r14
    2498:	01 97       	sbiw	r24, 0x01	; 1
    249a:	8d 37       	cpi	r24, 0x7D	; 125
    249c:	91 05       	cpc	r25, r1
    249e:	08 f0       	brcs	.+2      	; 0x24a2 <eMBFuncReadWriteMultipleHoldingRegister+0x5a>
    24a0:	58 c0       	rjmp	.+176    	; 0x2552 <eMBFuncReadWriteMultipleHoldingRegister+0x10a>

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
    24a2:	96 2f       	mov	r25, r22
    24a4:	80 e0       	ldi	r24, 0x00	; 0
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
    24a6:	42 2f       	mov	r20, r18
    24a8:	50 e0       	ldi	r21, 0x00	; 0
    24aa:	48 2b       	or	r20, r24
    24ac:	59 2b       	or	r21, r25

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
    24ae:	41 15       	cp	r20, r1
    24b0:	51 05       	cpc	r21, r1
    24b2:	09 f4       	brne	.+2      	; 0x24b6 <eMBFuncReadWriteMultipleHoldingRegister+0x6e>
    24b4:	4e c0       	rjmp	.+156    	; 0x2552 <eMBFuncReadWriteMultipleHoldingRegister+0x10a>
    24b6:	4a 37       	cpi	r20, 0x7A	; 122
    24b8:	51 05       	cpc	r21, r1
    24ba:	08 f0       	brcs	.+2      	; 0x24be <eMBFuncReadWriteMultipleHoldingRegister+0x76>
    24bc:	4a c0       	rjmp	.+148    	; 0x2552 <eMBFuncReadWriteMultipleHoldingRegister+0x10a>
    24be:	9a 01       	movw	r18, r20
    24c0:	22 0f       	add	r18, r18
    24c2:	33 1f       	adc	r19, r19
    24c4:	87 2f       	mov	r24, r23
    24c6:	90 e0       	ldi	r25, 0x00	; 0
    24c8:	28 17       	cp	r18, r24
    24ca:	39 07       	cpc	r19, r25
    24cc:	09 f0       	breq	.+2      	; 0x24d0 <eMBFuncReadWriteMultipleHoldingRegister+0x88>
    24ce:	41 c0       	rjmp	.+130    	; 0x2552 <eMBFuncReadWriteMultipleHoldingRegister+0x10a>
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
    24d0:	7e 2f       	mov	r23, r30
    24d2:	60 e0       	ldi	r22, 0x00	; 0
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
    24d4:	8f 2f       	mov	r24, r31
    24d6:	90 e0       	ldi	r25, 0x00	; 0
    24d8:	68 2b       	or	r22, r24
    24da:	79 2b       	or	r23, r25
        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
    24dc:	6f 5f       	subi	r22, 0xFF	; 255
    24de:	7f 4f       	sbci	r23, 0xFF	; 255
    24e0:	ce 01       	movw	r24, r28
    24e2:	0a 96       	adiw	r24, 0x0a	; 10
    24e4:	21 e0       	ldi	r18, 0x01	; 1
    24e6:	30 e0       	ldi	r19, 0x00	; 0
    24e8:	0e 94 b5 01 	call	0x36a	; 0x36a <eMBRegHoldingCB>
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
    24ec:	00 97       	sbiw	r24, 0x00	; 0
    24ee:	69 f5       	brne	.+90     	; 0x254a <eMBFuncReadWriteMultipleHoldingRegister+0x102>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
                *usLen = MB_PDU_FUNC_OFF;
    24f0:	f8 01       	movw	r30, r16
    24f2:	11 82       	std	Z+1, r1	; 0x01
    24f4:	10 82       	st	Z, r1

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
    24f6:	87 e1       	ldi	r24, 0x17	; 23
    24f8:	88 83       	st	Y, r24
                *usLen += 1;
    24fa:	80 81       	ld	r24, Z
    24fc:	91 81       	ldd	r25, Z+1	; 0x01
    24fe:	01 96       	adiw	r24, 0x01	; 1
    2500:	91 83       	std	Z+1, r25	; 0x01
    2502:	80 83       	st	Z, r24

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
    2504:	67 01       	movw	r12, r14
    2506:	cc 0c       	add	r12, r12
    2508:	dd 1c       	adc	r13, r13
    250a:	c9 82       	std	Y+1, r12	; 0x01
                *usLen += 1;
    250c:	80 81       	ld	r24, Z
    250e:	91 81       	ldd	r25, Z+1	; 0x01
    2510:	01 96       	adiw	r24, 0x01	; 1
    2512:	91 83       	std	Z+1, r25	; 0x01
    2514:	80 83       	st	Z, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
    2516:	78 2d       	mov	r23, r8
    2518:	60 e0       	ldi	r22, 0x00	; 0
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
    251a:	89 2d       	mov	r24, r9
    251c:	90 e0       	ldi	r25, 0x00	; 0
    251e:	68 2b       	or	r22, r24
    2520:	79 2b       	or	r23, r25
                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
                *usLen += 1;

                /* Make the read callback. */
                eRegStatus =
    2522:	6f 5f       	subi	r22, 0xFF	; 255
    2524:	7f 4f       	sbci	r23, 0xFF	; 255
    2526:	c5 01       	movw	r24, r10
    2528:	a7 01       	movw	r20, r14
    252a:	20 e0       	ldi	r18, 0x00	; 0
    252c:	30 e0       	ldi	r19, 0x00	; 0
    252e:	0e 94 b5 01 	call	0x36a	; 0x36a <eMBRegHoldingCB>
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
                if( eRegStatus == MB_ENOERR )
    2532:	00 97       	sbiw	r24, 0x00	; 0
    2534:	51 f4       	brne	.+20     	; 0x254a <eMBFuncReadWriteMultipleHoldingRegister+0x102>
                {
                    *usLen += 2 * usRegReadCount;
    2536:	f8 01       	movw	r30, r16
    2538:	80 81       	ld	r24, Z
    253a:	91 81       	ldd	r25, Z+1	; 0x01
    253c:	8c 0d       	add	r24, r12
    253e:	9d 1d       	adc	r25, r13
    2540:	91 83       	std	Z+1, r25	; 0x01
    2542:	80 83       	st	Z, r24
    2544:	20 e0       	ldi	r18, 0x00	; 0
    2546:	30 e0       	ldi	r19, 0x00	; 0
    2548:	06 c0       	rjmp	.+12     	; 0x2556 <eMBFuncReadWriteMultipleHoldingRegister+0x10e>
                }
            }
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
    254a:	0e 94 6b 14 	call	0x28d6	; 0x28d6 <prveMBError2Exception>
    254e:	9c 01       	movw	r18, r24
    2550:	02 c0       	rjmp	.+4      	; 0x2556 <eMBFuncReadWriteMultipleHoldingRegister+0x10e>
    2552:	23 e0       	ldi	r18, 0x03	; 3
    2554:	30 e0       	ldi	r19, 0x00	; 0
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
        }
    }
    return eStatus;
}
    2556:	c9 01       	movw	r24, r18
    2558:	df 91       	pop	r29
    255a:	cf 91       	pop	r28
    255c:	1f 91       	pop	r17
    255e:	0f 91       	pop	r16
    2560:	ff 90       	pop	r15
    2562:	ef 90       	pop	r14
    2564:	df 90       	pop	r13
    2566:	cf 90       	pop	r12
    2568:	bf 90       	pop	r11
    256a:	af 90       	pop	r10
    256c:	9f 90       	pop	r9
    256e:	8f 90       	pop	r8
    2570:	08 95       	ret

00002572 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    2572:	0f 93       	push	r16
    2574:	1f 93       	push	r17
    2576:	cf 93       	push	r28
    2578:	df 93       	push	r29
    257a:	fc 01       	movw	r30, r24
    257c:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    257e:	88 81       	ld	r24, Y
    2580:	99 81       	ldd	r25, Y+1	; 0x01
    2582:	05 97       	sbiw	r24, 0x05	; 5
    2584:	d9 f5       	brne	.+118    	; 0x25fc <eMBFuncReadHoldingRegister+0x8a>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    2586:	b1 81       	ldd	r27, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    2588:	9f 01       	movw	r18, r30
    258a:	2e 5f       	subi	r18, 0xFE	; 254
    258c:	3f 4f       	sbci	r19, 0xFF	; 255
    258e:	a2 81       	ldd	r26, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
    2590:	84 81       	ldd	r24, Z+4	; 0x04
    2592:	48 2f       	mov	r20, r24
    2594:	50 e0       	ldi	r21, 0x00	; 0

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
    2596:	ca 01       	movw	r24, r20
    2598:	01 97       	sbiw	r24, 0x01	; 1
    259a:	8d 37       	cpi	r24, 0x7D	; 125
    259c:	91 05       	cpc	r25, r1
    259e:	70 f5       	brcc	.+92     	; 0x25fc <eMBFuncReadHoldingRegister+0x8a>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    25a0:	19 82       	std	Y+1, r1	; 0x01
    25a2:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
    25a4:	83 e0       	ldi	r24, 0x03	; 3
    25a6:	80 83       	st	Z, r24
            *usLen += 1;
    25a8:	88 81       	ld	r24, Y
    25aa:	99 81       	ldd	r25, Y+1	; 0x01
    25ac:	01 96       	adiw	r24, 0x01	; 1
    25ae:	99 83       	std	Y+1, r25	; 0x01
    25b0:	88 83       	st	Y, r24

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
    25b2:	8a 01       	movw	r16, r20
    25b4:	00 0f       	add	r16, r16
    25b6:	11 1f       	adc	r17, r17
    25b8:	01 83       	std	Z+1, r16	; 0x01
            *usLen += 1;
    25ba:	88 81       	ld	r24, Y
    25bc:	99 81       	ldd	r25, Y+1	; 0x01
    25be:	01 96       	adiw	r24, 0x01	; 1
    25c0:	99 83       	std	Y+1, r25	; 0x01
    25c2:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    25c4:	7b 2f       	mov	r23, r27
    25c6:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    25c8:	8a 2f       	mov	r24, r26
    25ca:	90 e0       	ldi	r25, 0x00	; 0
    25cc:	68 2b       	or	r22, r24
    25ce:	79 2b       	or	r23, r25
            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
            *usLen += 1;

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
    25d0:	6f 5f       	subi	r22, 0xFF	; 255
    25d2:	7f 4f       	sbci	r23, 0xFF	; 255
    25d4:	c9 01       	movw	r24, r18
    25d6:	20 e0       	ldi	r18, 0x00	; 0
    25d8:	30 e0       	ldi	r19, 0x00	; 0
    25da:	0e 94 b5 01 	call	0x36a	; 0x36a <eMBRegHoldingCB>
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    25de:	00 97       	sbiw	r24, 0x00	; 0
    25e0:	21 f0       	breq	.+8      	; 0x25ea <eMBFuncReadHoldingRegister+0x78>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    25e2:	0e 94 6b 14 	call	0x28d6	; 0x28d6 <prveMBError2Exception>
    25e6:	9c 01       	movw	r18, r24
    25e8:	0b c0       	rjmp	.+22     	; 0x2600 <eMBFuncReadHoldingRegister+0x8e>
            }
            else
            {
                *usLen += usRegCount * 2;
    25ea:	88 81       	ld	r24, Y
    25ec:	99 81       	ldd	r25, Y+1	; 0x01
    25ee:	80 0f       	add	r24, r16
    25f0:	91 1f       	adc	r25, r17
    25f2:	99 83       	std	Y+1, r25	; 0x01
    25f4:	88 83       	st	Y, r24
    25f6:	20 e0       	ldi	r18, 0x00	; 0
    25f8:	30 e0       	ldi	r19, 0x00	; 0
    25fa:	02 c0       	rjmp	.+4      	; 0x2600 <eMBFuncReadHoldingRegister+0x8e>
    25fc:	23 e0       	ldi	r18, 0x03	; 3
    25fe:	30 e0       	ldi	r19, 0x00	; 0
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    2600:	c9 01       	movw	r24, r18
    2602:	df 91       	pop	r29
    2604:	cf 91       	pop	r28
    2606:	1f 91       	pop	r17
    2608:	0f 91       	pop	r16
    260a:	08 95       	ret

0000260c <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    260c:	cf 93       	push	r28
    260e:	df 93       	push	r29
    2610:	fc 01       	movw	r30, r24
    2612:	eb 01       	movw	r28, r22
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    2614:	88 81       	ld	r24, Y
    2616:	99 81       	ldd	r25, Y+1	; 0x01
    2618:	06 97       	sbiw	r24, 0x06	; 6
    261a:	78 f1       	brcs	.+94     	; 0x267a <eMBFuncWriteMultipleHoldingRegister+0x6e>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    261c:	31 81       	ldd	r19, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    261e:	a2 81       	ldd	r26, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
    2620:	93 81       	ldd	r25, Z+3	; 0x03
    2622:	80 e0       	ldi	r24, 0x00	; 0
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
    2624:	24 81       	ldd	r18, Z+4	; 0x04
    2626:	42 2f       	mov	r20, r18
    2628:	50 e0       	ldi	r21, 0x00	; 0
    262a:	48 2b       	or	r20, r24
    262c:	59 2b       	or	r21, r25

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
    262e:	25 81       	ldd	r18, Z+5	; 0x05

        if( ( usRegCount >= 1 ) &&
    2630:	ca 01       	movw	r24, r20
    2632:	01 97       	sbiw	r24, 0x01	; 1
    2634:	88 37       	cpi	r24, 0x78	; 120
    2636:	91 05       	cpc	r25, r1
    2638:	00 f5       	brcc	.+64     	; 0x267a <eMBFuncWriteMultipleHoldingRegister+0x6e>
    263a:	ca 01       	movw	r24, r20
    263c:	88 0f       	add	r24, r24
    263e:	99 1f       	adc	r25, r25
    2640:	28 17       	cp	r18, r24
    2642:	d9 f4       	brne	.+54     	; 0x267a <eMBFuncWriteMultipleHoldingRegister+0x6e>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    2644:	73 2f       	mov	r23, r19
    2646:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    2648:	8a 2f       	mov	r24, r26
    264a:	90 e0       	ldi	r25, 0x00	; 0
    264c:	68 2b       	or	r22, r24
    264e:	79 2b       	or	r23, r25
        if( ( usRegCount >= 1 ) &&
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
        {
            /* Make callback to update the register values. */
            eRegStatus =
    2650:	6f 5f       	subi	r22, 0xFF	; 255
    2652:	7f 4f       	sbci	r23, 0xFF	; 255
    2654:	cf 01       	movw	r24, r30
    2656:	06 96       	adiw	r24, 0x06	; 6
    2658:	21 e0       	ldi	r18, 0x01	; 1
    265a:	30 e0       	ldi	r19, 0x00	; 0
    265c:	0e 94 b5 01 	call	0x36a	; 0x36a <eMBRegHoldingCB>
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    2660:	00 97       	sbiw	r24, 0x00	; 0
    2662:	21 f0       	breq	.+8      	; 0x266c <eMBFuncWriteMultipleHoldingRegister+0x60>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    2664:	0e 94 6b 14 	call	0x28d6	; 0x28d6 <prveMBError2Exception>
    2668:	9c 01       	movw	r18, r24
    266a:	09 c0       	rjmp	.+18     	; 0x267e <eMBFuncWriteMultipleHoldingRegister+0x72>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
    266c:	85 e0       	ldi	r24, 0x05	; 5
    266e:	90 e0       	ldi	r25, 0x00	; 0
    2670:	99 83       	std	Y+1, r25	; 0x01
    2672:	88 83       	st	Y, r24
    2674:	20 e0       	ldi	r18, 0x00	; 0
    2676:	30 e0       	ldi	r19, 0x00	; 0
    2678:	02 c0       	rjmp	.+4      	; 0x267e <eMBFuncWriteMultipleHoldingRegister+0x72>
    267a:	23 e0       	ldi	r18, 0x03	; 3
    267c:	30 e0       	ldi	r19, 0x00	; 0
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    267e:	c9 01       	movw	r24, r18
    2680:	df 91       	pop	r29
    2682:	cf 91       	pop	r28
    2684:	08 95       	ret

00002686 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    2686:	dc 01       	movw	r26, r24
    2688:	fb 01       	movw	r30, r22
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    268a:	80 81       	ld	r24, Z
    268c:	91 81       	ldd	r25, Z+1	; 0x01
    268e:	05 97       	sbiw	r24, 0x05	; 5
    2690:	19 f0       	breq	.+6      	; 0x2698 <eMBFuncWriteHoldingRegister+0x12>
    2692:	23 e0       	ldi	r18, 0x03	; 3
    2694:	30 e0       	ldi	r19, 0x00	; 0
    2696:	1c c0       	rjmp	.+56     	; 0x26d0 <eMBFuncWriteHoldingRegister+0x4a>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    2698:	11 96       	adiw	r26, 0x01	; 1
    269a:	7c 91       	ld	r23, X
    269c:	11 97       	sbiw	r26, 0x01	; 1
    269e:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    26a0:	12 96       	adiw	r26, 0x02	; 2
    26a2:	8c 91       	ld	r24, X
    26a4:	12 97       	sbiw	r26, 0x02	; 2
    26a6:	90 e0       	ldi	r25, 0x00	; 0
    26a8:	68 2b       	or	r22, r24
    26aa:	79 2b       	or	r23, r25
        usRegAddress++;

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
    26ac:	6f 5f       	subi	r22, 0xFF	; 255
    26ae:	7f 4f       	sbci	r23, 0xFF	; 255
    26b0:	cd 01       	movw	r24, r26
    26b2:	03 96       	adiw	r24, 0x03	; 3
    26b4:	41 e0       	ldi	r20, 0x01	; 1
    26b6:	50 e0       	ldi	r21, 0x00	; 0
    26b8:	21 e0       	ldi	r18, 0x01	; 1
    26ba:	30 e0       	ldi	r19, 0x00	; 0
    26bc:	0e 94 b5 01 	call	0x36a	; 0x36a <eMBRegHoldingCB>
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
    26c0:	00 97       	sbiw	r24, 0x00	; 0
    26c2:	19 f4       	brne	.+6      	; 0x26ca <eMBFuncWriteHoldingRegister+0x44>
    26c4:	20 e0       	ldi	r18, 0x00	; 0
    26c6:	30 e0       	ldi	r19, 0x00	; 0
    26c8:	03 c0       	rjmp	.+6      	; 0x26d0 <eMBFuncWriteHoldingRegister+0x4a>
        {
            eStatus = prveMBError2Exception( eRegStatus );
    26ca:	0e 94 6b 14 	call	0x28d6	; 0x28d6 <prveMBError2Exception>
    26ce:	9c 01       	movw	r18, r24
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    26d0:	c9 01       	movw	r24, r18
    26d2:	08 95       	ret

000026d4 <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
    26d4:	ff 92       	push	r15
    26d6:	0f 93       	push	r16
    26d8:	1f 93       	push	r17
    26da:	cf 93       	push	r28
    26dc:	df 93       	push	r29
    26de:	fc 01       	movw	r30, r24
    26e0:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    26e2:	88 81       	ld	r24, Y
    26e4:	99 81       	ldd	r25, Y+1	; 0x01
    26e6:	05 97       	sbiw	r24, 0x05	; 5
    26e8:	e1 f5       	brne	.+120    	; 0x2762 <eMBFuncReadInputRegister+0x8e>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    26ea:	f1 80       	ldd	r15, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    26ec:	df 01       	movw	r26, r30
    26ee:	12 96       	adiw	r26, 0x02	; 2
    26f0:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
    26f2:	93 81       	ldd	r25, Z+3	; 0x03
    26f4:	80 e0       	ldi	r24, 0x00	; 0
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
    26f6:	24 81       	ldd	r18, Z+4	; 0x04
    26f8:	42 2f       	mov	r20, r18
    26fa:	50 e0       	ldi	r21, 0x00	; 0
    26fc:	48 2b       	or	r20, r24
    26fe:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
    2700:	ca 01       	movw	r24, r20
    2702:	01 97       	sbiw	r24, 0x01	; 1
    2704:	8c 37       	cpi	r24, 0x7C	; 124
    2706:	91 05       	cpc	r25, r1
    2708:	60 f5       	brcc	.+88     	; 0x2762 <eMBFuncReadInputRegister+0x8e>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    270a:	19 82       	std	Y+1, r1	; 0x01
    270c:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
    270e:	84 e0       	ldi	r24, 0x04	; 4
    2710:	80 83       	st	Z, r24
            *usLen += 1;
    2712:	88 81       	ld	r24, Y
    2714:	99 81       	ldd	r25, Y+1	; 0x01
    2716:	01 96       	adiw	r24, 0x01	; 1
    2718:	99 83       	std	Y+1, r25	; 0x01
    271a:	88 83       	st	Y, r24

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
    271c:	8a 01       	movw	r16, r20
    271e:	00 0f       	add	r16, r16
    2720:	11 1f       	adc	r17, r17
    2722:	01 83       	std	Z+1, r16	; 0x01
            *usLen += 1;
    2724:	88 81       	ld	r24, Y
    2726:	99 81       	ldd	r25, Y+1	; 0x01
    2728:	01 96       	adiw	r24, 0x01	; 1
    272a:	99 83       	std	Y+1, r25	; 0x01
    272c:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    272e:	7f 2d       	mov	r23, r15
    2730:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    2732:	83 2f       	mov	r24, r19
    2734:	90 e0       	ldi	r25, 0x00	; 0
    2736:	68 2b       	or	r22, r24
    2738:	79 2b       	or	r23, r25

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
            *usLen += 1;

            eRegStatus =
    273a:	6f 5f       	subi	r22, 0xFF	; 255
    273c:	7f 4f       	sbci	r23, 0xFF	; 255
    273e:	cd 01       	movw	r24, r26
    2740:	0e 94 8d 01 	call	0x31a	; 0x31a <eMBRegInputCB>
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    2744:	00 97       	sbiw	r24, 0x00	; 0
    2746:	21 f0       	breq	.+8      	; 0x2750 <eMBFuncReadInputRegister+0x7c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    2748:	0e 94 6b 14 	call	0x28d6	; 0x28d6 <prveMBError2Exception>
    274c:	9c 01       	movw	r18, r24
    274e:	0b c0       	rjmp	.+22     	; 0x2766 <eMBFuncReadInputRegister+0x92>
            }
            else
            {
                *usLen += usRegCount * 2;
    2750:	88 81       	ld	r24, Y
    2752:	99 81       	ldd	r25, Y+1	; 0x01
    2754:	80 0f       	add	r24, r16
    2756:	91 1f       	adc	r25, r17
    2758:	99 83       	std	Y+1, r25	; 0x01
    275a:	88 83       	st	Y, r24
    275c:	20 e0       	ldi	r18, 0x00	; 0
    275e:	30 e0       	ldi	r19, 0x00	; 0
    2760:	02 c0       	rjmp	.+4      	; 0x2766 <eMBFuncReadInputRegister+0x92>
    2762:	23 e0       	ldi	r18, 0x03	; 3
    2764:	30 e0       	ldi	r19, 0x00	; 0
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    2766:	c9 01       	movw	r24, r18
    2768:	df 91       	pop	r29
    276a:	cf 91       	pop	r28
    276c:	1f 91       	pop	r17
    276e:	0f 91       	pop	r16
    2770:	ff 90       	pop	r15
    2772:	08 95       	ret

00002774 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
    2774:	0f 93       	push	r16
    2776:	1f 93       	push	r17
    2778:	8b 01       	movw	r16, r22
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
    277a:	9c 01       	movw	r18, r24
    277c:	2f 5f       	subi	r18, 0xFF	; 255
    277e:	3f 4f       	sbci	r19, 0xFF	; 255
    2780:	e2 e8       	ldi	r30, 0x82	; 130
    2782:	f1 e0       	ldi	r31, 0x01	; 1
    2784:	40 91 a2 01 	lds	r20, 0x01A2
    2788:	50 91 a3 01 	lds	r21, 0x01A3
    278c:	c9 01       	movw	r24, r18
    278e:	bf 01       	movw	r22, r30
    2790:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
    2794:	80 91 a2 01 	lds	r24, 0x01A2
    2798:	90 91 a3 01 	lds	r25, 0x01A3
    279c:	01 96       	adiw	r24, 0x01	; 1
    279e:	f8 01       	movw	r30, r16
    27a0:	91 83       	std	Z+1, r25	; 0x01
    27a2:	80 83       	st	Z, r24
    return MB_EX_NONE;
}
    27a4:	80 e0       	ldi	r24, 0x00	; 0
    27a6:	90 e0       	ldi	r25, 0x00	; 0
    27a8:	1f 91       	pop	r17
    27aa:	0f 91       	pop	r16
    27ac:	08 95       	ret

000027ae <eMBSetSlaveID>:
/* ----------------------- Start implementation -----------------------------*/

eMBErrorCode
eMBSetSlaveID( UCHAR ucSlaveID, BOOL xIsRunning,
               UCHAR const *pucAdditional, USHORT usAdditionalLen )
{
    27ae:	cf 93       	push	r28
    27b0:	df 93       	push	r29
    27b2:	e8 2f       	mov	r30, r24
    27b4:	e9 01       	movw	r28, r18
    eMBErrorCode    eStatus = MB_ENOERR;

    /* the first byte and second byte in the buffer is reserved for
     * the parameter ucSlaveID and the running flag. The rest of
     * the buffer is available for additional data. */
    if( usAdditionalLen + 2 < MB_FUNC_OTHER_REP_SLAVEID_BUF )
    27b6:	c9 01       	movw	r24, r18
    27b8:	02 96       	adiw	r24, 0x02	; 2
    27ba:	80 97       	sbiw	r24, 0x20	; 32
    27bc:	18 f0       	brcs	.+6      	; 0x27c4 <eMBSetSlaveID+0x16>
    27be:	24 e0       	ldi	r18, 0x04	; 4
    27c0:	30 e0       	ldi	r19, 0x00	; 0
    27c2:	24 c0       	rjmp	.+72     	; 0x280c <eMBSetSlaveID+0x5e>
    {
        usMBSlaveIDLen = 0;
        ucMBSlaveID[usMBSlaveIDLen++] = ucSlaveID;
    27c4:	e0 93 82 01 	sts	0x0182, r30
        ucMBSlaveID[usMBSlaveIDLen++] = ( UCHAR )( xIsRunning ? 0xFF : 0x00 );
    27c8:	66 23       	and	r22, r22
    27ca:	11 f4       	brne	.+4      	; 0x27d0 <eMBSetSlaveID+0x22>
    27cc:	80 e0       	ldi	r24, 0x00	; 0
    27ce:	01 c0       	rjmp	.+2      	; 0x27d2 <eMBSetSlaveID+0x24>
    27d0:	8f ef       	ldi	r24, 0xFF	; 255
    27d2:	80 93 83 01 	sts	0x0183, r24
    27d6:	82 e0       	ldi	r24, 0x02	; 2
    27d8:	90 e0       	ldi	r25, 0x00	; 0
    27da:	90 93 a3 01 	sts	0x01A3, r25
    27de:	80 93 a2 01 	sts	0x01A2, r24
        if( usAdditionalLen > 0 )
    27e2:	20 97       	sbiw	r28, 0x00	; 0
    27e4:	89 f0       	breq	.+34     	; 0x2808 <eMBSetSlaveID+0x5a>
        {
            memcpy( &ucMBSlaveID[usMBSlaveIDLen], pucAdditional,
    27e6:	24 e8       	ldi	r18, 0x84	; 132
    27e8:	31 e0       	ldi	r19, 0x01	; 1
    27ea:	c9 01       	movw	r24, r18
    27ec:	ba 01       	movw	r22, r20
    27ee:	ae 01       	movw	r20, r28
    27f0:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <memcpy>
                    ( size_t )usAdditionalLen );
            usMBSlaveIDLen += usAdditionalLen;
    27f4:	80 91 a2 01 	lds	r24, 0x01A2
    27f8:	90 91 a3 01 	lds	r25, 0x01A3
    27fc:	8c 0f       	add	r24, r28
    27fe:	9d 1f       	adc	r25, r29
    2800:	90 93 a3 01 	sts	0x01A3, r25
    2804:	80 93 a2 01 	sts	0x01A2, r24
    2808:	20 e0       	ldi	r18, 0x00	; 0
    280a:	30 e0       	ldi	r19, 0x00	; 0
    else
    {
        eStatus = MB_ENORES;
    }
    return eStatus;
}
    280c:	c9 01       	movw	r24, r18
    280e:	df 91       	pop	r29
    2810:	cf 91       	pop	r28
    2812:	08 95       	ret

00002814 <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
    2814:	0f 93       	push	r16
    2816:	1f 93       	push	r17
    2818:	cf 93       	push	r28
    281a:	df 93       	push	r29
    USHORT          usWordBuf;
    USHORT          usMask;
    USHORT          usByteOffset;
    USHORT          usNPreBits;
    USHORT          usValue = ucValue;
    281c:	30 e0       	ldi	r19, 0x00	; 0

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;
    281e:	db 01       	movw	r26, r22
    2820:	53 e0       	ldi	r21, 0x03	; 3
    2822:	b6 95       	lsr	r27
    2824:	a7 95       	ror	r26
    2826:	5a 95       	dec	r21
    2828:	e1 f7       	brne	.-8      	; 0x2822 <xMBUtilSetBits+0xe>
    282a:	67 70       	andi	r22, 0x07	; 7
    282c:	70 70       	andi	r23, 0x00	; 0

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
    282e:	e1 e0       	ldi	r30, 0x01	; 1
    2830:	f0 e0       	ldi	r31, 0x00	; 0
    2832:	02 c0       	rjmp	.+4      	; 0x2838 <xMBUtilSetBits+0x24>
    2834:	ee 0f       	add	r30, r30
    2836:	ff 1f       	adc	r31, r31
    2838:	4a 95       	dec	r20
    283a:	e2 f7       	brpl	.-8      	; 0x2834 <xMBUtilSetBits+0x20>
    283c:	31 97       	sbiw	r30, 0x01	; 1
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    283e:	8c 01       	movw	r16, r24
    2840:	0a 0f       	add	r16, r26
    2842:	1b 1f       	adc	r17, r27
    2844:	e8 01       	movw	r28, r16
    2846:	48 81       	ld	r20, Y
    2848:	50 e0       	ldi	r21, 0x00	; 0
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
    284a:	11 96       	adiw	r26, 0x01	; 1
    284c:	a8 0f       	add	r26, r24
    284e:	b9 1f       	adc	r27, r25

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
    2850:	9c 91       	ld	r25, X
    2852:	80 e0       	ldi	r24, 0x00	; 0
    2854:	48 2b       	or	r20, r24
    2856:	59 2b       	or	r21, r25
    2858:	06 2e       	mov	r0, r22
    285a:	02 c0       	rjmp	.+4      	; 0x2860 <xMBUtilSetBits+0x4c>
    285c:	ee 0f       	add	r30, r30
    285e:	ff 1f       	adc	r31, r31
    2860:	0a 94       	dec	r0
    2862:	e2 f7       	brpl	.-8      	; 0x285c <xMBUtilSetBits+0x48>
    2864:	e0 95       	com	r30
    2866:	f0 95       	com	r31
    2868:	4e 23       	and	r20, r30
    286a:	5f 23       	and	r21, r31
    286c:	02 c0       	rjmp	.+4      	; 0x2872 <xMBUtilSetBits+0x5e>
    286e:	22 0f       	add	r18, r18
    2870:	33 1f       	adc	r19, r19
    2872:	6a 95       	dec	r22
    2874:	e2 f7       	brpl	.-8      	; 0x286e <xMBUtilSetBits+0x5a>
    2876:	42 2b       	or	r20, r18
    2878:	53 2b       	or	r21, r19

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
    287a:	48 83       	st	Y, r20
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
    287c:	5c 93       	st	X, r21
}
    287e:	df 91       	pop	r29
    2880:	cf 91       	pop	r28
    2882:	1f 91       	pop	r17
    2884:	0f 91       	pop	r16
    2886:	08 95       	ret

00002888 <xMBUtilGetBits>:
    USHORT          usByteOffset;
    USHORT          usNPreBits;

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
    2888:	fb 01       	movw	r30, r22
    288a:	b3 e0       	ldi	r27, 0x03	; 3
    288c:	f6 95       	lsr	r31
    288e:	e7 95       	ror	r30
    2890:	ba 95       	dec	r27
    2892:	e1 f7       	brne	.-8      	; 0x288c <xMBUtilGetBits+0x4>

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    2894:	dc 01       	movw	r26, r24
    2896:	ae 0f       	add	r26, r30
    2898:	bf 1f       	adc	r27, r31
    289a:	2c 91       	ld	r18, X
    289c:	30 e0       	ldi	r19, 0x00	; 0
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
    289e:	11 96       	adiw	r26, 0x01	; 1
    28a0:	9c 91       	ld	r25, X
    28a2:	80 e0       	ldi	r24, 0x00	; 0
    28a4:	82 2b       	or	r24, r18
    28a6:	93 2b       	or	r25, r19

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
    28a8:	a3 e0       	ldi	r26, 0x03	; 3
    28aa:	ee 0f       	add	r30, r30
    28ac:	ff 1f       	adc	r31, r31
    28ae:	aa 95       	dec	r26
    28b0:	e1 f7       	brne	.-8      	; 0x28aa <xMBUtilGetBits+0x22>
    28b2:	6e 1b       	sub	r22, r30
    28b4:	7f 0b       	sbc	r23, r31
    28b6:	02 c0       	rjmp	.+4      	; 0x28bc <xMBUtilGetBits+0x34>
    28b8:	96 95       	lsr	r25
    28ba:	87 95       	ror	r24
    28bc:	6a 95       	dec	r22
    28be:	e2 f7       	brpl	.-8      	; 0x28b8 <xMBUtilGetBits+0x30>
    28c0:	21 e0       	ldi	r18, 0x01	; 1
    28c2:	30 e0       	ldi	r19, 0x00	; 0
    28c4:	02 c0       	rjmp	.+4      	; 0x28ca <xMBUtilGetBits+0x42>
    28c6:	22 0f       	add	r18, r18
    28c8:	33 1f       	adc	r19, r19
    28ca:	4a 95       	dec	r20
    28cc:	e2 f7       	brpl	.-8      	; 0x28c6 <xMBUtilGetBits+0x3e>
    28ce:	21 50       	subi	r18, 0x01	; 1
    28d0:	30 40       	sbci	r19, 0x00	; 0

    /* mask away bits above the requested bitfield. */
    usWordBuf &= usMask;

    return ( UCHAR ) usWordBuf;
}
    28d2:	82 23       	and	r24, r18
    28d4:	08 95       	ret

000028d6 <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
    28d6:	81 30       	cpi	r24, 0x01	; 1
    28d8:	91 05       	cpc	r25, r1
    28da:	31 f0       	breq	.+12     	; 0x28e8 <prveMBError2Exception+0x12>
    28dc:	81 30       	cpi	r24, 0x01	; 1
    28de:	91 05       	cpc	r25, r1
    28e0:	30 f0       	brcs	.+12     	; 0x28ee <prveMBError2Exception+0x18>
    28e2:	07 97       	sbiw	r24, 0x07	; 7
    28e4:	51 f4       	brne	.+20     	; 0x28fa <prveMBError2Exception+0x24>
    28e6:	06 c0       	rjmp	.+12     	; 0x28f4 <prveMBError2Exception+0x1e>
    28e8:	22 e0       	ldi	r18, 0x02	; 2
    28ea:	30 e0       	ldi	r19, 0x00	; 0
    28ec:	08 c0       	rjmp	.+16     	; 0x28fe <prveMBError2Exception+0x28>
    28ee:	20 e0       	ldi	r18, 0x00	; 0
    28f0:	30 e0       	ldi	r19, 0x00	; 0
    28f2:	05 c0       	rjmp	.+10     	; 0x28fe <prveMBError2Exception+0x28>
    28f4:	26 e0       	ldi	r18, 0x06	; 6
    28f6:	30 e0       	ldi	r19, 0x00	; 0
    28f8:	02 c0       	rjmp	.+4      	; 0x28fe <prveMBError2Exception+0x28>
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
            break;

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
            break;
    28fa:	24 e0       	ldi	r18, 0x04	; 4
    28fc:	30 e0       	ldi	r19, 0x00	; 0
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
            break;
    }

    return eStatus;
}
    28fe:	c9 01       	movw	r24, r18
    2900:	08 95       	ret

00002902 <usMBCRC16>:
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
    2902:	dc 01       	movw	r26, r24
    2904:	3f ef       	ldi	r19, 0xFF	; 255
    2906:	2f ef       	ldi	r18, 0xFF	; 255
    2908:	11 c0       	rjmp	.+34     	; 0x292c <usMBCRC16+0x2a>
    int iIndex;
	UCHAR ucCRCHi = 0xFF;
    UCHAR ucCRCLo = 0xFF;

	while( usLen-- ) {
		iIndex = ucCRCLo ^ *( pucFrame++ );
    290a:	8d 91       	ld	r24, X+

		UCHAR table_h = pgm_read_byte( &aucCRCHi[iIndex] );
    290c:	42 2f       	mov	r20, r18
    290e:	48 27       	eor	r20, r24
    2910:	50 e0       	ldi	r21, 0x00	; 0
    2912:	ca 01       	movw	r24, r20
    2914:	89 52       	subi	r24, 0x29	; 41
    2916:	9f 4f       	sbci	r25, 0xFF	; 255
    2918:	fc 01       	movw	r30, r24
    291a:	24 91       	lpm	r18, Z+
		UCHAR table_l = pgm_read_byte( &aucCRCLo[iIndex] );
    291c:	49 52       	subi	r20, 0x29	; 41
    291e:	5e 4f       	sbci	r21, 0xFE	; 254
    2920:	fa 01       	movw	r30, r20
    2922:	84 91       	lpm	r24, Z+
		
		ucCRCLo = ( UCHAR )( ucCRCHi ^ table_h );
    2924:	23 27       	eor	r18, r19
    2926:	61 50       	subi	r22, 0x01	; 1
    2928:	70 40       	sbci	r23, 0x00	; 0
    292a:	38 2f       	mov	r19, r24
{
    int iIndex;
	UCHAR ucCRCHi = 0xFF;
    UCHAR ucCRCLo = 0xFF;

	while( usLen-- ) {
    292c:	61 15       	cp	r22, r1
    292e:	71 05       	cpc	r23, r1
    2930:	61 f7       	brne	.-40     	; 0x290a <usMBCRC16+0x8>
    2932:	93 2f       	mov	r25, r19
    2934:	80 e0       	ldi	r24, 0x00	; 0
    2936:	30 e0       	ldi	r19, 0x00	; 0
    2938:	28 2b       	or	r18, r24
    293a:	39 2b       	or	r19, r25
		ucCRCLo = ( UCHAR )( ucCRCHi ^ table_h );
		ucCRCHi = table_l;
	}
	
	return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
}
    293c:	c9 01       	movw	r24, r18
    293e:	08 95       	ret

00002940 <xMBRTUTimerT35Expired>:
	return xNeedPoll;
}

BOOL
xMBRTUTimerT35Expired( void )
{
    2940:	1f 93       	push	r17
	BOOL			xNeedPoll = FALSE;

	switch ( eRcvState )
    2942:	80 91 a6 01 	lds	r24, 0x01A6
    2946:	90 91 a7 01 	lds	r25, 0x01A7
    294a:	00 97       	sbiw	r24, 0x00	; 0
    294c:	21 f0       	breq	.+8      	; 0x2956 <xMBRTUTimerT35Expired+0x16>
    294e:	02 97       	sbiw	r24, 0x02	; 2
    2950:	29 f0       	breq	.+10     	; 0x295c <xMBRTUTimerT35Expired+0x1c>
    2952:	10 e0       	ldi	r17, 0x00	; 0
    2954:	08 c0       	rjmp	.+16     	; 0x2966 <xMBRTUTimerT35Expired+0x26>
	{
		/* Timer t35 expired. Startup phase is finished. */
	case STATE_RX_INIT:
		xNeedPoll = xMBPortEventPost( EV_READY );
    2956:	80 e0       	ldi	r24, 0x00	; 0
    2958:	90 e0       	ldi	r25, 0x00	; 0
    295a:	02 c0       	rjmp	.+4      	; 0x2960 <xMBRTUTimerT35Expired+0x20>
		break;

		/* A frame was received and t35 expired. Notify the listener that
		 * a new frame was received. */
	case STATE_RX_RCV:
		xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
    295c:	81 e0       	ldi	r24, 0x01	; 1
    295e:	90 e0       	ldi	r25, 0x00	; 0
    2960:	0e 94 0b 0d 	call	0x1a16	; 0x1a16 <xMBPortEventPost>
    2964:	18 2f       	mov	r17, r24
	default:
		assert( ( eRcvState == STATE_RX_INIT ) ||
				( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
	}

	vMBPortTimersDisable(  );
    2966:	0e 94 c4 0e 	call	0x1d88	; 0x1d88 <vMBPortTimersDisable>
	eRcvState = STATE_RX_IDLE;
    296a:	81 e0       	ldi	r24, 0x01	; 1
    296c:	90 e0       	ldi	r25, 0x00	; 0
    296e:	90 93 a7 01 	sts	0x01A7, r25
    2972:	80 93 a6 01 	sts	0x01A6, r24

	return xNeedPoll;
}
    2976:	81 2f       	mov	r24, r17
    2978:	1f 91       	pop	r17
    297a:	08 95       	ret

0000297c <eMBRTUStop>:
}

void
eMBRTUStop( void )
{
	ENTER_CRITICAL_SECTION(  );
    297c:	f8 94       	cli
	vMBPortSerialEnable( FALSE, FALSE );
    297e:	80 e0       	ldi	r24, 0x00	; 0
    2980:	60 e0       	ldi	r22, 0x00	; 0
    2982:	0e 94 30 0d 	call	0x1a60	; 0x1a60 <vMBPortSerialEnable>
	vMBPortTimersDisable(  );
    2986:	0e 94 c4 0e 	call	0x1d88	; 0x1d88 <vMBPortTimersDisable>
	EXIT_CRITICAL_SECTION(  );
    298a:	78 94       	sei
}
    298c:	08 95       	ret

0000298e <xMBRTUTransmitFSM>:
	return xTaskNeedSwitch;
}

BOOL
xMBRTUTransmitFSM( void )
{
    298e:	1f 93       	push	r17
	BOOL			xNeedPoll = FALSE;

	assert( eRcvState == STATE_RX_IDLE );

	switch ( eSndState )
    2990:	80 91 a4 01 	lds	r24, 0x01A4
    2994:	90 91 a5 01 	lds	r25, 0x01A5
    2998:	00 97       	sbiw	r24, 0x00	; 0
    299a:	19 f0       	breq	.+6      	; 0x29a2 <xMBRTUTransmitFSM+0x14>
    299c:	01 97       	sbiw	r24, 0x01	; 1
    299e:	29 f4       	brne	.+10     	; 0x29aa <xMBRTUTransmitFSM+0x1c>
    29a0:	06 c0       	rjmp	.+12     	; 0x29ae <xMBRTUTransmitFSM+0x20>
	{
		/* We should not get a transmitter event if the transmitter is in
		 * idle state.  */
	case STATE_TX_IDLE:
		/* enable receiver/disable transmitter. */
		vMBPortSerialEnable( TRUE, FALSE );
    29a2:	81 e0       	ldi	r24, 0x01	; 1
    29a4:	60 e0       	ldi	r22, 0x00	; 0
    29a6:	0e 94 30 0d 	call	0x1a60	; 0x1a60 <vMBPortSerialEnable>
    29aa:	10 e0       	ldi	r17, 0x00	; 0
    29ac:	2d c0       	rjmp	.+90     	; 0x2a08 <xMBRTUTransmitFSM+0x7a>
		break;

	case STATE_TX_XMIT:
		/* check if we are finished. */
		if( usSndBufferCount != 0 )
    29ae:	80 91 aa 01 	lds	r24, 0x01AA
    29b2:	90 91 ab 01 	lds	r25, 0x01AB
    29b6:	89 2b       	or	r24, r25
    29b8:	d1 f0       	breq	.+52     	; 0x29ee <xMBRTUTransmitFSM+0x60>
		{
			xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
    29ba:	e0 91 a8 01 	lds	r30, 0x01A8
    29be:	f0 91 a9 01 	lds	r31, 0x01A9
    29c2:	80 81       	ld	r24, Z
    29c4:	0e 94 45 0e 	call	0x1c8a	; 0x1c8a <xMBPortSerialPutByte>
			pucSndBufferCur++;  /* next byte in sendbuffer. */
    29c8:	80 91 a8 01 	lds	r24, 0x01A8
    29cc:	90 91 a9 01 	lds	r25, 0x01A9
    29d0:	01 96       	adiw	r24, 0x01	; 1
    29d2:	90 93 a9 01 	sts	0x01A9, r25
    29d6:	80 93 a8 01 	sts	0x01A8, r24
			usSndBufferCount--;
    29da:	80 91 aa 01 	lds	r24, 0x01AA
    29de:	90 91 ab 01 	lds	r25, 0x01AB
    29e2:	01 97       	sbiw	r24, 0x01	; 1
    29e4:	90 93 ab 01 	sts	0x01AB, r25
    29e8:	80 93 aa 01 	sts	0x01AA, r24
    29ec:	de cf       	rjmp	.-68     	; 0x29aa <xMBRTUTransmitFSM+0x1c>
		}
		else
		{
			xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
    29ee:	83 e0       	ldi	r24, 0x03	; 3
    29f0:	90 e0       	ldi	r25, 0x00	; 0
    29f2:	0e 94 0b 0d 	call	0x1a16	; 0x1a16 <xMBPortEventPost>
    29f6:	18 2f       	mov	r17, r24
			/* Disable transmitter. This prevents another transmit buffer
			 * empty interrupt. */
			vMBPortSerialEnable( TRUE, FALSE );
    29f8:	81 e0       	ldi	r24, 0x01	; 1
    29fa:	60 e0       	ldi	r22, 0x00	; 0
    29fc:	0e 94 30 0d 	call	0x1a60	; 0x1a60 <vMBPortSerialEnable>
			eSndState = STATE_TX_IDLE;
    2a00:	10 92 a5 01 	sts	0x01A5, r1
    2a04:	10 92 a4 01 	sts	0x01A4, r1
		}
		break;
	}

	return xNeedPoll;
}
    2a08:	81 2f       	mov	r24, r17
    2a0a:	1f 91       	pop	r17
    2a0c:	08 95       	ret

00002a0e <xMBRTUReceiveFSM>:
	return eStatus;
}

BOOL
xMBRTUReceiveFSM( void )
{
    2a0e:	df 93       	push	r29
    2a10:	cf 93       	push	r28
    2a12:	0f 92       	push	r0
    2a14:	cd b7       	in	r28, 0x3d	; 61
    2a16:	de b7       	in	r29, 0x3e	; 62
	UCHAR		   ucByte;

	assert( eSndState == STATE_TX_IDLE );

	/* Always read the character. */
	( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
    2a18:	ce 01       	movw	r24, r28
    2a1a:	01 96       	adiw	r24, 0x01	; 1
    2a1c:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <xMBPortSerialGetByte>

	switch ( eRcvState )
    2a20:	80 91 a6 01 	lds	r24, 0x01A6
    2a24:	90 91 a7 01 	lds	r25, 0x01A7
    2a28:	81 30       	cpi	r24, 0x01	; 1
    2a2a:	91 05       	cpc	r25, r1
    2a2c:	49 f0       	breq	.+18     	; 0x2a40 <xMBRTUReceiveFSM+0x32>
    2a2e:	81 30       	cpi	r24, 0x01	; 1
    2a30:	91 05       	cpc	r25, r1
    2a32:	c0 f1       	brcs	.+112    	; 0x2aa4 <xMBRTUReceiveFSM+0x96>
    2a34:	82 30       	cpi	r24, 0x02	; 2
    2a36:	91 05       	cpc	r25, r1
    2a38:	c1 f0       	breq	.+48     	; 0x2a6a <xMBRTUReceiveFSM+0x5c>
    2a3a:	03 97       	sbiw	r24, 0x03	; 3
    2a3c:	a9 f5       	brne	.+106    	; 0x2aa8 <xMBRTUReceiveFSM+0x9a>
    2a3e:	32 c0       	rjmp	.+100    	; 0x2aa4 <xMBRTUReceiveFSM+0x96>
		/* In the idle state we wait for a new character. If a character
		 * is received the t1.5 and t3.5 timers are started and the
		 * receiver is in the state STATE_RX_RECEIVCE.
		 */
	case STATE_RX_IDLE:
		usRcvBufferPos = 0;
    2a40:	10 92 ad 01 	sts	0x01AD, r1
    2a44:	10 92 ac 01 	sts	0x01AC, r1
		ucRTUBuf[usRcvBufferPos++] = ucByte;
    2a48:	80 91 ac 01 	lds	r24, 0x01AC
    2a4c:	90 91 ad 01 	lds	r25, 0x01AD
    2a50:	29 81       	ldd	r18, Y+1	; 0x01
    2a52:	fc 01       	movw	r30, r24
    2a54:	ea 54       	subi	r30, 0x4A	; 74
    2a56:	f4 4f       	sbci	r31, 0xF4	; 244
    2a58:	20 83       	st	Z, r18
    2a5a:	01 96       	adiw	r24, 0x01	; 1
    2a5c:	90 93 ad 01 	sts	0x01AD, r25
    2a60:	80 93 ac 01 	sts	0x01AC, r24
		eRcvState = STATE_RX_RCV;
    2a64:	82 e0       	ldi	r24, 0x02	; 2
    2a66:	90 e0       	ldi	r25, 0x00	; 0
    2a68:	19 c0       	rjmp	.+50     	; 0x2a9c <xMBRTUReceiveFSM+0x8e>
		 * every character received. If more than the maximum possible
		 * number of bytes in a modbus frame is received the frame is
		 * ignored.
		 */
	case STATE_RX_RCV:
		if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
    2a6a:	80 91 ac 01 	lds	r24, 0x01AC
    2a6e:	90 91 ad 01 	lds	r25, 0x01AD
    2a72:	8f 3f       	cpi	r24, 0xFF	; 255
    2a74:	91 05       	cpc	r25, r1
    2a76:	09 f0       	breq	.+2      	; 0x2a7a <xMBRTUReceiveFSM+0x6c>
    2a78:	78 f4       	brcc	.+30     	; 0x2a98 <xMBRTUReceiveFSM+0x8a>
		{
			ucRTUBuf[usRcvBufferPos++] = ucByte;
    2a7a:	80 91 ac 01 	lds	r24, 0x01AC
    2a7e:	90 91 ad 01 	lds	r25, 0x01AD
    2a82:	29 81       	ldd	r18, Y+1	; 0x01
    2a84:	fc 01       	movw	r30, r24
    2a86:	ea 54       	subi	r30, 0x4A	; 74
    2a88:	f4 4f       	sbci	r31, 0xF4	; 244
    2a8a:	20 83       	st	Z, r18
    2a8c:	01 96       	adiw	r24, 0x01	; 1
    2a8e:	90 93 ad 01 	sts	0x01AD, r25
    2a92:	80 93 ac 01 	sts	0x01AC, r24
    2a96:	06 c0       	rjmp	.+12     	; 0x2aa4 <xMBRTUReceiveFSM+0x96>
		}
		else
		{
			eRcvState = STATE_RX_ERROR;
    2a98:	83 e0       	ldi	r24, 0x03	; 3
    2a9a:	90 e0       	ldi	r25, 0x00	; 0
    2a9c:	90 93 a7 01 	sts	0x01A7, r25
    2aa0:	80 93 a6 01 	sts	0x01A6, r24
		}
		vMBPortTimersEnable(  );
    2aa4:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <vMBPortTimersEnable>
		break;
	}
	return xTaskNeedSwitch;
}
    2aa8:	80 e0       	ldi	r24, 0x00	; 0
    2aaa:	0f 90       	pop	r0
    2aac:	cf 91       	pop	r28
    2aae:	df 91       	pop	r29
    2ab0:	08 95       	ret

00002ab2 <eMBRTUStart>:
}

void
eMBRTUStart( void )
{
	ENTER_CRITICAL_SECTION(  );
    2ab2:	f8 94       	cli
	/* Initially the receiver is in the state STATE_RX_INIT. we start
	 * the timer and if no character is received within t3.5 we change
	 * to STATE_RX_IDLE. This makes sure that we delay startup of the
	 * modbus protocol stack until the bus is free.
	 */
	eRcvState = STATE_RX_INIT;
    2ab4:	10 92 a7 01 	sts	0x01A7, r1
    2ab8:	10 92 a6 01 	sts	0x01A6, r1
	vMBPortSerialEnable( TRUE, FALSE );
    2abc:	81 e0       	ldi	r24, 0x01	; 1
    2abe:	60 e0       	ldi	r22, 0x00	; 0
    2ac0:	0e 94 30 0d 	call	0x1a60	; 0x1a60 <vMBPortSerialEnable>
	vMBPortTimersEnable(  );
    2ac4:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <vMBPortTimersEnable>

	EXIT_CRITICAL_SECTION(  );
    2ac8:	78 94       	sei
}
    2aca:	08 95       	ret

00002acc <eMBRTUSend>:
	return eStatus;
}

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
    2acc:	cf 93       	push	r28
    2ace:	df 93       	push	r29
	eMBErrorCode	eStatus = MB_ENOERR;
	USHORT		  usCRC16;

	ENTER_CRITICAL_SECTION(  );
    2ad0:	f8 94       	cli

	/* Check if the receiver is still in idle state. If not we where to
	 * slow with processing the received frame and the master sent another
	 * frame on the network. We have to abort sending the frame.
	 */
	if( eRcvState == STATE_RX_IDLE )
    2ad2:	c0 91 a6 01 	lds	r28, 0x01A6
    2ad6:	d0 91 a7 01 	lds	r29, 0x01A7
    2ada:	c1 30       	cpi	r28, 0x01	; 1
    2adc:	d1 05       	cpc	r29, r1
    2ade:	19 f0       	breq	.+6      	; 0x2ae6 <eMBRTUSend+0x1a>
    2ae0:	25 e0       	ldi	r18, 0x05	; 5
    2ae2:	30 e0       	ldi	r19, 0x00	; 0
    2ae4:	42 c0       	rjmp	.+132    	; 0x2b6a <eMBRTUSend+0x9e>
	{
		/* First byte before the Modbus-PDU is the slave address. */
		pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
    2ae6:	fb 01       	movw	r30, r22
    2ae8:	31 97       	sbiw	r30, 0x01	; 1
    2aea:	f0 93 a9 01 	sts	0x01A9, r31
    2aee:	e0 93 a8 01 	sts	0x01A8, r30
		usSndBufferCount = 1;
    2af2:	d0 93 ab 01 	sts	0x01AB, r29
    2af6:	c0 93 aa 01 	sts	0x01AA, r28

		/* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
		pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
    2afa:	80 83       	st	Z, r24
		usSndBufferCount += usLength;
    2afc:	80 91 aa 01 	lds	r24, 0x01AA
    2b00:	90 91 ab 01 	lds	r25, 0x01AB
    2b04:	84 0f       	add	r24, r20
    2b06:	95 1f       	adc	r25, r21
    2b08:	90 93 ab 01 	sts	0x01AB, r25
    2b0c:	80 93 aa 01 	sts	0x01AA, r24

		/* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
		usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
    2b10:	60 91 aa 01 	lds	r22, 0x01AA
    2b14:	70 91 ab 01 	lds	r23, 0x01AB
    2b18:	cf 01       	movw	r24, r30
    2b1a:	0e 94 81 14 	call	0x2902	; 0x2902 <usMBCRC16>
		ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
    2b1e:	20 91 aa 01 	lds	r18, 0x01AA
    2b22:	30 91 ab 01 	lds	r19, 0x01AB
    2b26:	f9 01       	movw	r30, r18
    2b28:	ea 54       	subi	r30, 0x4A	; 74
    2b2a:	f4 4f       	sbci	r31, 0xF4	; 244
    2b2c:	80 83       	st	Z, r24
    2b2e:	2f 5f       	subi	r18, 0xFF	; 255
    2b30:	3f 4f       	sbci	r19, 0xFF	; 255
    2b32:	30 93 ab 01 	sts	0x01AB, r19
    2b36:	20 93 aa 01 	sts	0x01AA, r18
		ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
    2b3a:	20 91 aa 01 	lds	r18, 0x01AA
    2b3e:	30 91 ab 01 	lds	r19, 0x01AB
    2b42:	f9 01       	movw	r30, r18
    2b44:	ea 54       	subi	r30, 0x4A	; 74
    2b46:	f4 4f       	sbci	r31, 0xF4	; 244
    2b48:	90 83       	st	Z, r25
    2b4a:	2f 5f       	subi	r18, 0xFF	; 255
    2b4c:	3f 4f       	sbci	r19, 0xFF	; 255
    2b4e:	30 93 ab 01 	sts	0x01AB, r19
    2b52:	20 93 aa 01 	sts	0x01AA, r18

		/* Activate the transmitter. */
		eSndState = STATE_TX_XMIT;
    2b56:	d0 93 a5 01 	sts	0x01A5, r29
    2b5a:	c0 93 a4 01 	sts	0x01A4, r28
		vMBPortSerialEnable( FALSE, TRUE );
    2b5e:	80 e0       	ldi	r24, 0x00	; 0
    2b60:	61 e0       	ldi	r22, 0x01	; 1
    2b62:	0e 94 30 0d 	call	0x1a60	; 0x1a60 <vMBPortSerialEnable>
    2b66:	20 e0       	ldi	r18, 0x00	; 0
    2b68:	30 e0       	ldi	r19, 0x00	; 0
	}
	else
	{
		eStatus = MB_EIO;
	}
	EXIT_CRITICAL_SECTION(  );
    2b6a:	78 94       	sei
	return eStatus;
}
    2b6c:	c9 01       	movw	r24, r18
    2b6e:	df 91       	pop	r29
    2b70:	cf 91       	pop	r28
    2b72:	08 95       	ret

00002b74 <eMBRTUReceive>:
	EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
    2b74:	ef 92       	push	r14
    2b76:	ff 92       	push	r15
    2b78:	0f 93       	push	r16
    2b7a:	1f 93       	push	r17
    2b7c:	cf 93       	push	r28
    2b7e:	df 93       	push	r29
    2b80:	ec 01       	movw	r28, r24
    2b82:	7b 01       	movw	r14, r22
    2b84:	8a 01       	movw	r16, r20
	BOOL			xFrameReceived = FALSE;
	eMBErrorCode	eStatus = MB_ENOERR;

	ENTER_CRITICAL_SECTION(  );
    2b86:	f8 94       	cli
	assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

	/* Length and CRC check */
	if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
    2b88:	80 91 ac 01 	lds	r24, 0x01AC
    2b8c:	90 91 ad 01 	lds	r25, 0x01AD
    2b90:	04 97       	sbiw	r24, 0x04	; 4
    2b92:	e8 f0       	brcs	.+58     	; 0x2bce <eMBRTUReceive+0x5a>
    2b94:	60 91 ac 01 	lds	r22, 0x01AC
    2b98:	70 91 ad 01 	lds	r23, 0x01AD
    2b9c:	86 eb       	ldi	r24, 0xB6	; 182
    2b9e:	9b e0       	ldi	r25, 0x0B	; 11
    2ba0:	0e 94 81 14 	call	0x2902	; 0x2902 <usMBCRC16>
    2ba4:	89 2b       	or	r24, r25
    2ba6:	99 f4       	brne	.+38     	; 0x2bce <eMBRTUReceive+0x5a>
		&& ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
	{
		/* Save the address field. All frames are passed to the upper layed
		 * and the decision if a frame is used is done there.
		 */
		*pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
    2ba8:	80 91 b6 0b 	lds	r24, 0x0BB6
    2bac:	88 83       	st	Y, r24

		/* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
		 * size of address field and CRC checksum.
		 */
		*pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
    2bae:	80 91 ac 01 	lds	r24, 0x01AC
    2bb2:	90 91 ad 01 	lds	r25, 0x01AD
    2bb6:	03 97       	sbiw	r24, 0x03	; 3
    2bb8:	f8 01       	movw	r30, r16
    2bba:	91 83       	std	Z+1, r25	; 0x01
    2bbc:	80 83       	st	Z, r24

		/* Return the start of the Modbus PDU to the caller. */
		*pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
    2bbe:	87 eb       	ldi	r24, 0xB7	; 183
    2bc0:	9b e0       	ldi	r25, 0x0B	; 11
    2bc2:	f7 01       	movw	r30, r14
    2bc4:	91 83       	std	Z+1, r25	; 0x01
    2bc6:	80 83       	st	Z, r24
    2bc8:	20 e0       	ldi	r18, 0x00	; 0
    2bca:	30 e0       	ldi	r19, 0x00	; 0
    2bcc:	02 c0       	rjmp	.+4      	; 0x2bd2 <eMBRTUReceive+0x5e>

	ENTER_CRITICAL_SECTION(  );
	assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

	/* Length and CRC check */
	if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
    2bce:	25 e0       	ldi	r18, 0x05	; 5
    2bd0:	30 e0       	ldi	r19, 0x00	; 0
	else
	{
		eStatus = MB_EIO;
	}

	EXIT_CRITICAL_SECTION(  );
    2bd2:	78 94       	sei
	return eStatus;
}
    2bd4:	c9 01       	movw	r24, r18
    2bd6:	df 91       	pop	r29
    2bd8:	cf 91       	pop	r28
    2bda:	1f 91       	pop	r17
    2bdc:	0f 91       	pop	r16
    2bde:	ff 90       	pop	r15
    2be0:	ef 90       	pop	r14
    2be2:	08 95       	ret

00002be4 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    2be4:	cf 92       	push	r12
    2be6:	df 92       	push	r13
    2be8:	ef 92       	push	r14
    2bea:	ff 92       	push	r15
    2bec:	0f 93       	push	r16
    2bee:	1f 93       	push	r17
    2bf0:	86 2f       	mov	r24, r22
    2bf2:	69 01       	movw	r12, r18
    2bf4:	7a 01       	movw	r14, r20
	eMBErrorCode	eStatus = MB_ENOERR;
	ULONG		   usTimerT35_50us;

	( void )ucSlaveAddress;
	ENTER_CRITICAL_SECTION(  );
    2bf6:	f8 94       	cli

	/* Modbus RTU uses 8 Databits. */
	if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
    2bf8:	ba 01       	movw	r22, r20
    2bfa:	a9 01       	movw	r20, r18
    2bfc:	28 e0       	ldi	r18, 0x08	; 8
    2bfe:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <xMBPortSerialInit>
    2c02:	81 30       	cpi	r24, 0x01	; 1
    2c04:	11 f5       	brne	.+68     	; 0x2c4a <eMBRTUInit+0x66>
	else
	{
		/* If baudrate > 19200 then we should use the fixed timer values
		 * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
		 */
		if( ulBaudRate > 19200 )  {
    2c06:	81 e0       	ldi	r24, 0x01	; 1
    2c08:	c8 16       	cp	r12, r24
    2c0a:	8b e4       	ldi	r24, 0x4B	; 75
    2c0c:	d8 06       	cpc	r13, r24
    2c0e:	80 e0       	ldi	r24, 0x00	; 0
    2c10:	e8 06       	cpc	r14, r24
    2c12:	80 e0       	ldi	r24, 0x00	; 0
    2c14:	f8 06       	cpc	r15, r24
    2c16:	28 f0       	brcs	.+10     	; 0x2c22 <eMBRTUInit+0x3e>
    2c18:	8a e0       	ldi	r24, 0x0A	; 10
    2c1a:	90 e0       	ldi	r25, 0x00	; 0
    2c1c:	a0 e0       	ldi	r26, 0x00	; 0
    2c1e:	b0 e0       	ldi	r27, 0x00	; 0
    2c20:	0d c0       	rjmp	.+26     	; 0x2c3c <eMBRTUInit+0x58>
			 *			 = 11 * Ticks_per_1s / Baudrate
			 *			 = 220000 / Baudrate
			 * The reload for t3.5 is 1.5 times this value and similary
			 * for t3.5.
			 */
			usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
    2c22:	cc 0c       	add	r12, r12
    2c24:	dd 1c       	adc	r13, r13
    2c26:	ee 1c       	adc	r14, r14
    2c28:	ff 1c       	adc	r15, r15
    2c2a:	60 ea       	ldi	r22, 0xA0	; 160
    2c2c:	7f e7       	ldi	r23, 0x7F	; 127
    2c2e:	87 e1       	ldi	r24, 0x17	; 23
    2c30:	90 e0       	ldi	r25, 0x00	; 0
    2c32:	a7 01       	movw	r20, r14
    2c34:	96 01       	movw	r18, r12
    2c36:	0e 94 6f 3f 	call	0x7ede	; 0x7ede <__udivmodsi4>
    2c3a:	c9 01       	movw	r24, r18
		}
		if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
    2c3c:	0e 94 ce 0e 	call	0x1d9c	; 0x1d9c <xMBPortTimersInit>
    2c40:	81 30       	cpi	r24, 0x01	; 1
    2c42:	19 f4       	brne	.+6      	; 0x2c4a <eMBRTUInit+0x66>
    2c44:	20 e0       	ldi	r18, 0x00	; 0
    2c46:	30 e0       	ldi	r19, 0x00	; 0
    2c48:	02 c0       	rjmp	.+4      	; 0x2c4e <eMBRTUInit+0x6a>
    2c4a:	23 e0       	ldi	r18, 0x03	; 3
    2c4c:	30 e0       	ldi	r19, 0x00	; 0
		{
			eStatus = MB_EPORTERR;
		}
	}
	EXIT_CRITICAL_SECTION(  );
    2c4e:	78 94       	sei

	return eStatus;
}
    2c50:	c9 01       	movw	r24, r18
    2c52:	1f 91       	pop	r17
    2c54:	0f 91       	pop	r16
    2c56:	ff 90       	pop	r15
    2c58:	ef 90       	pop	r14
    2c5a:	df 90       	pop	r13
    2c5c:	cf 90       	pop	r12
    2c5e:	08 95       	ret

00002c60 <SGN>:
	//////////////////////////////////////////////////////////////////////////////////
}

// SGN(n): Equals the sign of the numeric expression n. It equals 1 if it is positive, 0 if it is zero, and -1 if it is negative.
int SGN(float value)
{
    2c60:	ef 92       	push	r14
    2c62:	ff 92       	push	r15
    2c64:	0f 93       	push	r16
    2c66:	1f 93       	push	r17
    2c68:	7b 01       	movw	r14, r22
    2c6a:	8c 01       	movw	r16, r24
	if( value <= 0.001 && value >= -0.001 ) {
    2c6c:	2f e6       	ldi	r18, 0x6F	; 111
    2c6e:	32 e1       	ldi	r19, 0x12	; 18
    2c70:	43 e8       	ldi	r20, 0x83	; 131
    2c72:	5a e3       	ldi	r21, 0x3A	; 58
    2c74:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    2c78:	18 16       	cp	r1, r24
    2c7a:	6c f0       	brlt	.+26     	; 0x2c96 <SGN+0x36>
    2c7c:	c8 01       	movw	r24, r16
    2c7e:	b7 01       	movw	r22, r14
    2c80:	2f e6       	ldi	r18, 0x6F	; 111
    2c82:	32 e1       	ldi	r19, 0x12	; 18
    2c84:	43 e8       	ldi	r20, 0x83	; 131
    2c86:	5a eb       	ldi	r21, 0xBA	; 186
    2c88:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    2c8c:	88 23       	and	r24, r24
    2c8e:	1c f0       	brlt	.+6      	; 0x2c96 <SGN+0x36>
    2c90:	20 e0       	ldi	r18, 0x00	; 0
    2c92:	30 e0       	ldi	r19, 0x00	; 0
    2c94:	0f c0       	rjmp	.+30     	; 0x2cb4 <SGN+0x54>
		return 0;
	}
	if( 0.001 < value ) {
    2c96:	c8 01       	movw	r24, r16
    2c98:	b7 01       	movw	r22, r14
    2c9a:	2f e6       	ldi	r18, 0x6F	; 111
    2c9c:	32 e1       	ldi	r19, 0x12	; 18
    2c9e:	43 e8       	ldi	r20, 0x83	; 131
    2ca0:	5a e3       	ldi	r21, 0x3A	; 58
    2ca2:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    2ca6:	18 16       	cp	r1, r24
    2ca8:	1c f0       	brlt	.+6      	; 0x2cb0 <SGN+0x50>
    2caa:	2f ef       	ldi	r18, 0xFF	; 255
    2cac:	3f ef       	ldi	r19, 0xFF	; 255
    2cae:	02 c0       	rjmp	.+4      	; 0x2cb4 <SGN+0x54>
    2cb0:	21 e0       	ldi	r18, 0x01	; 1
    2cb2:	30 e0       	ldi	r19, 0x00	; 0
		return 1;
	}
	return -1;
}
    2cb4:	c9 01       	movw	r24, r18
    2cb6:	1f 91       	pop	r17
    2cb8:	0f 91       	pop	r16
    2cba:	ff 90       	pop	r15
    2cbc:	ef 90       	pop	r14
    2cbe:	08 95       	ret

00002cc0 <radians>:
	arrPos[4] = -RR;
	arrPos[5] = -degrees(T6);
}

float radians( float angle )
{
    2cc0:	20 ee       	ldi	r18, 0xE0	; 224
    2cc2:	3e e2       	ldi	r19, 0x2E	; 46
    2cc4:	45 e6       	ldi	r20, 0x65	; 101
    2cc6:	52 e4       	ldi	r21, 0x42	; 66
    2cc8:	0e 94 a7 3c 	call	0x794e	; 0x794e <__divsf3>
	float rad = angle / ( 180.0f / PI );
	return rad;
}
    2ccc:	08 95       	ret

00002cce <degrees>:

float degrees( float rad )
{
    2cce:	20 ee       	ldi	r18, 0xE0	; 224
    2cd0:	3e e2       	ldi	r19, 0x2E	; 46
    2cd2:	45 e6       	ldi	r20, 0x65	; 101
    2cd4:	52 e4       	ldi	r21, 0x42	; 66
    2cd6:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
	float angle = rad * ( 180.0f / PI );
	return angle;
}
    2cda:	08 95       	ret

00002cdc <Robko01_Forward_Kinematics_From_Motor_Pos>:
(
	int arrMotor[6],
	float arrPos[6],
	float R1
)
{
    2cdc:	2f 92       	push	r2
    2cde:	3f 92       	push	r3
    2ce0:	4f 92       	push	r4
    2ce2:	5f 92       	push	r5
    2ce4:	6f 92       	push	r6
    2ce6:	7f 92       	push	r7
    2ce8:	8f 92       	push	r8
    2cea:	9f 92       	push	r9
    2cec:	af 92       	push	r10
    2cee:	bf 92       	push	r11
    2cf0:	cf 92       	push	r12
    2cf2:	df 92       	push	r13
    2cf4:	ef 92       	push	r14
    2cf6:	ff 92       	push	r15
    2cf8:	0f 93       	push	r16
    2cfa:	1f 93       	push	r17
    2cfc:	df 93       	push	r29
    2cfe:	cf 93       	push	r28
    2d00:	cd b7       	in	r28, 0x3d	; 61
    2d02:	de b7       	in	r29, 0x3e	; 62
    2d04:	a2 97       	sbiw	r28, 0x22	; 34
    2d06:	0f b6       	in	r0, 0x3f	; 63
    2d08:	f8 94       	cli
    2d0a:	de bf       	out	0x3e, r29	; 62
    2d0c:	0f be       	out	0x3f, r0	; 63
    2d0e:	cd bf       	out	0x3d, r28	; 61
    2d10:	6c 01       	movw	r12, r24
    2d12:	7a a3       	std	Y+34, r23	; 0x22
    2d14:	69 a3       	std	Y+33, r22	; 0x21
    2d16:	29 87       	std	Y+9, r18	; 0x09
    2d18:	3a 87       	std	Y+10, r19	; 0x0a
    2d1a:	4b 87       	std	Y+11, r20	; 0x0b
    2d1c:	5c 87       	std	Y+12, r21	; 0x0c
	float XX, YY, ZZ, PP, RR, RP;
	float T1 = arrMotor[0] / T1const;
    2d1e:	fc 01       	movw	r30, r24
    2d20:	60 81       	ld	r22, Z
    2d22:	71 81       	ldd	r23, Z+1	; 0x01
    2d24:	88 27       	eor	r24, r24
    2d26:	77 fd       	sbrc	r23, 7
    2d28:	80 95       	com	r24
    2d2a:	98 2f       	mov	r25, r24
    2d2c:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    2d30:	26 e6       	ldi	r18, 0x66	; 102
    2d32:	36 ed       	ldi	r19, 0xD6	; 214
    2d34:	48 e9       	ldi	r20, 0x98	; 152
    2d36:	54 e4       	ldi	r21, 0x44	; 68
    2d38:	0e 94 a7 3c 	call	0x794e	; 0x794e <__divsf3>
    2d3c:	6d 87       	std	Y+13, r22	; 0x0d
    2d3e:	7e 87       	std	Y+14, r23	; 0x0e
    2d40:	8f 87       	std	Y+15, r24	; 0x0f
    2d42:	98 8b       	std	Y+16, r25	; 0x10
	float T2 = arrMotor[1] / T2const;
    2d44:	f6 01       	movw	r30, r12
    2d46:	62 81       	ldd	r22, Z+2	; 0x02
    2d48:	73 81       	ldd	r23, Z+3	; 0x03
    2d4a:	88 27       	eor	r24, r24
    2d4c:	77 fd       	sbrc	r23, 7
    2d4e:	80 95       	com	r24
    2d50:	98 2f       	mov	r25, r24
    2d52:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    2d56:	2d e4       	ldi	r18, 0x4D	; 77
    2d58:	3d e3       	ldi	r19, 0x3D	; 61
    2d5a:	4f e8       	ldi	r20, 0x8F	; 143
    2d5c:	54 e4       	ldi	r21, 0x44	; 68
    2d5e:	0e 94 a7 3c 	call	0x794e	; 0x794e <__divsf3>
    2d62:	69 8b       	std	Y+17, r22	; 0x11
    2d64:	7a 8b       	std	Y+18, r23	; 0x12
    2d66:	8b 8b       	std	Y+19, r24	; 0x13
    2d68:	9c 8b       	std	Y+20, r25	; 0x14
	float T3 = arrMotor[2] / T3const;
    2d6a:	f6 01       	movw	r30, r12
    2d6c:	64 81       	ldd	r22, Z+4	; 0x04
    2d6e:	75 81       	ldd	r23, Z+5	; 0x05
    2d70:	88 27       	eor	r24, r24
    2d72:	77 fd       	sbrc	r23, 7
    2d74:	80 95       	com	r24
    2d76:	98 2f       	mov	r25, r24
    2d78:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    2d7c:	29 ed       	ldi	r18, 0xD9	; 217
    2d7e:	3c e1       	ldi	r19, 0x1C	; 28
    2d80:	47 e2       	ldi	r20, 0x27	; 39
    2d82:	54 e4       	ldi	r21, 0x44	; 68
    2d84:	0e 94 a7 3c 	call	0x794e	; 0x794e <__divsf3>
    2d88:	1b 01       	movw	r2, r22
    2d8a:	2c 01       	movw	r4, r24
	float T4 = arrMotor[3] / T4const;
    2d8c:	f6 01       	movw	r30, r12
    2d8e:	66 81       	ldd	r22, Z+6	; 0x06
    2d90:	77 81       	ldd	r23, Z+7	; 0x07
    2d92:	88 27       	eor	r24, r24
    2d94:	77 fd       	sbrc	r23, 7
    2d96:	80 95       	com	r24
    2d98:	98 2f       	mov	r25, r24
    2d9a:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    2d9e:	23 e3       	ldi	r18, 0x33	; 51
    2da0:	33 eb       	ldi	r19, 0xB3	; 179
    2da2:	44 e7       	ldi	r20, 0x74	; 116
    2da4:	53 e4       	ldi	r21, 0x43	; 67
    2da6:	0e 94 a7 3c 	call	0x794e	; 0x794e <__divsf3>
    2daa:	4b 01       	movw	r8, r22
    2dac:	5c 01       	movw	r10, r24
	float T5 = arrMotor[4] / T5const;
    2dae:	f6 01       	movw	r30, r12
    2db0:	60 85       	ldd	r22, Z+8	; 0x08
    2db2:	71 85       	ldd	r23, Z+9	; 0x09
    2db4:	88 27       	eor	r24, r24
    2db6:	77 fd       	sbrc	r23, 7
    2db8:	80 95       	com	r24
    2dba:	98 2f       	mov	r25, r24
    2dbc:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    2dc0:	23 e3       	ldi	r18, 0x33	; 51
    2dc2:	33 eb       	ldi	r19, 0xB3	; 179
    2dc4:	44 e7       	ldi	r20, 0x74	; 116
    2dc6:	53 e4       	ldi	r21, 0x43	; 67
    2dc8:	0e 94 a7 3c 	call	0x794e	; 0x794e <__divsf3>
    2dcc:	7b 01       	movw	r14, r22
    2dce:	8c 01       	movw	r16, r24
	float T6 = arrMotor[5] / T6const;
    2dd0:	f6 01       	movw	r30, r12
    2dd2:	62 85       	ldd	r22, Z+10	; 0x0a
    2dd4:	73 85       	ldd	r23, Z+11	; 0x0b
    2dd6:	88 27       	eor	r24, r24
    2dd8:	77 fd       	sbrc	r23, 7
    2dda:	80 95       	com	r24
    2ddc:	98 2f       	mov	r25, r24
    2dde:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    2de2:	20 e0       	ldi	r18, 0x00	; 0
    2de4:	30 e0       	ldi	r19, 0x00	; 0
    2de6:	47 e0       	ldi	r20, 0x07	; 7
    2de8:	54 e4       	ldi	r21, 0x44	; 68
    2dea:	0e 94 a7 3c 	call	0x794e	; 0x794e <__divsf3>
    2dee:	6d 8b       	std	Y+21, r22	; 0x15
    2df0:	7e 8b       	std	Y+22, r23	; 0x16
    2df2:	8f 8b       	std	Y+23, r24	; 0x17
    2df4:	98 8f       	std	Y+24, r25	; 0x18

	PP = ( T4 + T5 ) / 2;
    2df6:	c5 01       	movw	r24, r10
    2df8:	b4 01       	movw	r22, r8
    2dfa:	a8 01       	movw	r20, r16
    2dfc:	97 01       	movw	r18, r14
    2dfe:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    2e02:	20 e0       	ldi	r18, 0x00	; 0
    2e04:	30 e0       	ldi	r19, 0x00	; 0
    2e06:	40 e0       	ldi	r20, 0x00	; 0
    2e08:	5f e3       	ldi	r21, 0x3F	; 63
    2e0a:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    2e0e:	69 8f       	std	Y+25, r22	; 0x19
    2e10:	7a 8f       	std	Y+26, r23	; 0x1a
    2e12:	8b 8f       	std	Y+27, r24	; 0x1b
    2e14:	9c 8f       	std	Y+28, r25	; 0x1c
	RR = ( T4 - T5 ) / 2 - R1 * T1;
    2e16:	c5 01       	movw	r24, r10
    2e18:	b4 01       	movw	r22, r8
    2e1a:	a8 01       	movw	r20, r16
    2e1c:	97 01       	movw	r18, r14
    2e1e:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    2e22:	20 e0       	ldi	r18, 0x00	; 0
    2e24:	30 e0       	ldi	r19, 0x00	; 0
    2e26:	40 e0       	ldi	r20, 0x00	; 0
    2e28:	5f e3       	ldi	r21, 0x3F	; 63
    2e2a:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    2e2e:	7b 01       	movw	r14, r22
    2e30:	8c 01       	movw	r16, r24
    2e32:	69 85       	ldd	r22, Y+9	; 0x09
    2e34:	7a 85       	ldd	r23, Y+10	; 0x0a
    2e36:	8b 85       	ldd	r24, Y+11	; 0x0b
    2e38:	9c 85       	ldd	r25, Y+12	; 0x0c
    2e3a:	2d 85       	ldd	r18, Y+13	; 0x0d
    2e3c:	3e 85       	ldd	r19, Y+14	; 0x0e
    2e3e:	4f 85       	ldd	r20, Y+15	; 0x0f
    2e40:	58 89       	ldd	r21, Y+16	; 0x10
    2e42:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    2e46:	9b 01       	movw	r18, r22
    2e48:	ac 01       	movw	r20, r24
    2e4a:	c8 01       	movw	r24, r16
    2e4c:	b7 01       	movw	r22, r14
    2e4e:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    2e52:	6d 8f       	std	Y+29, r22	; 0x1d
    2e54:	7e 8f       	std	Y+30, r23	; 0x1e
    2e56:	8f 8f       	std	Y+31, r24	; 0x1f
    2e58:	98 a3       	std	Y+32, r25	; 0x20

	RP = L1 * (float)cos( T2 ) + L2 * (float)cos( T3 ) + LG * (float)cos( PP );
    2e5a:	69 89       	ldd	r22, Y+17	; 0x11
    2e5c:	7a 89       	ldd	r23, Y+18	; 0x12
    2e5e:	8b 89       	ldd	r24, Y+19	; 0x13
    2e60:	9c 89       	ldd	r25, Y+20	; 0x14
    2e62:	0e 94 a4 3c 	call	0x7948	; 0x7948 <cos>
    2e66:	7b 01       	movw	r14, r22
    2e68:	8c 01       	movw	r16, r24
    2e6a:	c2 01       	movw	r24, r4
    2e6c:	b1 01       	movw	r22, r2
    2e6e:	0e 94 a4 3c 	call	0x7948	; 0x7948 <cos>
    2e72:	5b 01       	movw	r10, r22
    2e74:	6c 01       	movw	r12, r24
    2e76:	69 8d       	ldd	r22, Y+25	; 0x19
    2e78:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2e7a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2e7c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2e7e:	0e 94 a4 3c 	call	0x7948	; 0x7948 <cos>
    2e82:	3b 01       	movw	r6, r22
    2e84:	4c 01       	movw	r8, r24
    2e86:	c8 01       	movw	r24, r16
    2e88:	b7 01       	movw	r22, r14
    2e8a:	20 e0       	ldi	r18, 0x00	; 0
    2e8c:	30 e0       	ldi	r19, 0x00	; 0
    2e8e:	42 e3       	ldi	r20, 0x32	; 50
    2e90:	53 e4       	ldi	r21, 0x43	; 67
    2e92:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    2e96:	7b 01       	movw	r14, r22
    2e98:	8c 01       	movw	r16, r24
    2e9a:	c6 01       	movw	r24, r12
    2e9c:	b5 01       	movw	r22, r10
    2e9e:	20 e0       	ldi	r18, 0x00	; 0
    2ea0:	30 e0       	ldi	r19, 0x00	; 0
    2ea2:	42 e3       	ldi	r20, 0x32	; 50
    2ea4:	53 e4       	ldi	r21, 0x43	; 67
    2ea6:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    2eaa:	9b 01       	movw	r18, r22
    2eac:	ac 01       	movw	r20, r24
    2eae:	c8 01       	movw	r24, r16
    2eb0:	b7 01       	movw	r22, r14
    2eb2:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    2eb6:	7b 01       	movw	r14, r22
    2eb8:	8c 01       	movw	r16, r24
    2eba:	c4 01       	movw	r24, r8
    2ebc:	b3 01       	movw	r22, r6
    2ebe:	20 e0       	ldi	r18, 0x00	; 0
    2ec0:	30 e0       	ldi	r19, 0x00	; 0
    2ec2:	48 eb       	ldi	r20, 0xB8	; 184
    2ec4:	52 e4       	ldi	r21, 0x42	; 66
    2ec6:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    2eca:	9b 01       	movw	r18, r22
    2ecc:	ac 01       	movw	r20, r24
    2ece:	c8 01       	movw	r24, r16
    2ed0:	b7 01       	movw	r22, r14
    2ed2:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    2ed6:	7b 01       	movw	r14, r22
    2ed8:	8c 01       	movw	r16, r24
	XX = RP * (float)cos( T1 );
    2eda:	6d 85       	ldd	r22, Y+13	; 0x0d
    2edc:	7e 85       	ldd	r23, Y+14	; 0x0e
    2ede:	8f 85       	ldd	r24, Y+15	; 0x0f
    2ee0:	98 89       	ldd	r25, Y+16	; 0x10
    2ee2:	0e 94 a4 3c 	call	0x7948	; 0x7948 <cos>
    2ee6:	5b 01       	movw	r10, r22
    2ee8:	6c 01       	movw	r12, r24
	YY = RP * (float)sin( T1 );
    2eea:	6d 85       	ldd	r22, Y+13	; 0x0d
    2eec:	7e 85       	ldd	r23, Y+14	; 0x0e
    2eee:	8f 85       	ldd	r24, Y+15	; 0x0f
    2ef0:	98 89       	ldd	r25, Y+16	; 0x10
    2ef2:	0e 94 be 3e 	call	0x7d7c	; 0x7d7c <sin>
    2ef6:	3b 01       	movw	r6, r22
    2ef8:	4c 01       	movw	r8, r24
	ZZ = H - L1 * (float)sin( -T2 ) - L2 * (float)sin( -T3 ) - LG * (float)sin( -PP );
    2efa:	69 89       	ldd	r22, Y+17	; 0x11
    2efc:	7a 89       	ldd	r23, Y+18	; 0x12
    2efe:	8b 89       	ldd	r24, Y+19	; 0x13
    2f00:	9c 89       	ldd	r25, Y+20	; 0x14
    2f02:	90 58       	subi	r25, 0x80	; 128
    2f04:	0e 94 be 3e 	call	0x7d7c	; 0x7d7c <sin>
    2f08:	6d 83       	std	Y+5, r22	; 0x05
    2f0a:	7e 83       	std	Y+6, r23	; 0x06
    2f0c:	8f 83       	std	Y+7, r24	; 0x07
    2f0e:	98 87       	std	Y+8, r25	; 0x08
    2f10:	57 fa       	bst	r5, 7
    2f12:	50 94       	com	r5
    2f14:	57 f8       	bld	r5, 7
    2f16:	50 94       	com	r5
    2f18:	c2 01       	movw	r24, r4
    2f1a:	b1 01       	movw	r22, r2
    2f1c:	0e 94 be 3e 	call	0x7d7c	; 0x7d7c <sin>
    2f20:	1b 01       	movw	r2, r22
    2f22:	2c 01       	movw	r4, r24
    2f24:	69 8d       	ldd	r22, Y+25	; 0x19
    2f26:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2f28:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2f2a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2f2c:	90 58       	subi	r25, 0x80	; 128
    2f2e:	0e 94 be 3e 	call	0x7d7c	; 0x7d7c <sin>
    2f32:	69 83       	std	Y+1, r22	; 0x01
    2f34:	7a 83       	std	Y+2, r23	; 0x02
    2f36:	8b 83       	std	Y+3, r24	; 0x03
    2f38:	9c 83       	std	Y+4, r25	; 0x04

	PP = PP * C;
	RR = RR * C;

	arrPos[0] = XX;
    2f3a:	c8 01       	movw	r24, r16
    2f3c:	b7 01       	movw	r22, r14
    2f3e:	a6 01       	movw	r20, r12
    2f40:	95 01       	movw	r18, r10
    2f42:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    2f46:	e9 a1       	ldd	r30, Y+33	; 0x21
    2f48:	fa a1       	ldd	r31, Y+34	; 0x22
    2f4a:	60 83       	st	Z, r22
    2f4c:	71 83       	std	Z+1, r23	; 0x01
    2f4e:	82 83       	std	Z+2, r24	; 0x02
    2f50:	93 83       	std	Z+3, r25	; 0x03
	arrPos[1] = YY;
    2f52:	c8 01       	movw	r24, r16
    2f54:	b7 01       	movw	r22, r14
    2f56:	a4 01       	movw	r20, r8
    2f58:	93 01       	movw	r18, r6
    2f5a:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    2f5e:	e9 a1       	ldd	r30, Y+33	; 0x21
    2f60:	fa a1       	ldd	r31, Y+34	; 0x22
    2f62:	64 83       	std	Z+4, r22	; 0x04
    2f64:	75 83       	std	Z+5, r23	; 0x05
    2f66:	86 83       	std	Z+6, r24	; 0x06
    2f68:	97 83       	std	Z+7, r25	; 0x07
	arrPos[2] = ZZ;
    2f6a:	6d 81       	ldd	r22, Y+5	; 0x05
    2f6c:	7e 81       	ldd	r23, Y+6	; 0x06
    2f6e:	8f 81       	ldd	r24, Y+7	; 0x07
    2f70:	98 85       	ldd	r25, Y+8	; 0x08
    2f72:	20 e0       	ldi	r18, 0x00	; 0
    2f74:	30 e0       	ldi	r19, 0x00	; 0
    2f76:	42 e3       	ldi	r20, 0x32	; 50
    2f78:	53 ec       	ldi	r21, 0xC3	; 195
    2f7a:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    2f7e:	20 e0       	ldi	r18, 0x00	; 0
    2f80:	30 e0       	ldi	r19, 0x00	; 0
    2f82:	43 e4       	ldi	r20, 0x43	; 67
    2f84:	53 e4       	ldi	r21, 0x43	; 67
    2f86:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    2f8a:	7b 01       	movw	r14, r22
    2f8c:	8c 01       	movw	r16, r24
    2f8e:	c2 01       	movw	r24, r4
    2f90:	b1 01       	movw	r22, r2
    2f92:	20 e0       	ldi	r18, 0x00	; 0
    2f94:	30 e0       	ldi	r19, 0x00	; 0
    2f96:	42 e3       	ldi	r20, 0x32	; 50
    2f98:	53 ec       	ldi	r21, 0xC3	; 195
    2f9a:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    2f9e:	9b 01       	movw	r18, r22
    2fa0:	ac 01       	movw	r20, r24
    2fa2:	c8 01       	movw	r24, r16
    2fa4:	b7 01       	movw	r22, r14
    2fa6:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    2faa:	7b 01       	movw	r14, r22
    2fac:	8c 01       	movw	r16, r24
    2fae:	69 81       	ldd	r22, Y+1	; 0x01
    2fb0:	7a 81       	ldd	r23, Y+2	; 0x02
    2fb2:	8b 81       	ldd	r24, Y+3	; 0x03
    2fb4:	9c 81       	ldd	r25, Y+4	; 0x04
    2fb6:	20 e0       	ldi	r18, 0x00	; 0
    2fb8:	30 e0       	ldi	r19, 0x00	; 0
    2fba:	48 eb       	ldi	r20, 0xB8	; 184
    2fbc:	52 ec       	ldi	r21, 0xC2	; 194
    2fbe:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    2fc2:	9b 01       	movw	r18, r22
    2fc4:	ac 01       	movw	r20, r24
    2fc6:	c8 01       	movw	r24, r16
    2fc8:	b7 01       	movw	r22, r14
    2fca:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    2fce:	e9 a1       	ldd	r30, Y+33	; 0x21
    2fd0:	fa a1       	ldd	r31, Y+34	; 0x22
    2fd2:	60 87       	std	Z+8, r22	; 0x08
    2fd4:	71 87       	std	Z+9, r23	; 0x09
    2fd6:	82 87       	std	Z+10, r24	; 0x0a
    2fd8:	93 87       	std	Z+11, r25	; 0x0b
	arrPos[3] = PP;
    2fda:	69 8d       	ldd	r22, Y+25	; 0x19
    2fdc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2fde:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2fe0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2fe2:	20 ee       	ldi	r18, 0xE0	; 224
    2fe4:	3e e2       	ldi	r19, 0x2E	; 46
    2fe6:	45 e6       	ldi	r20, 0x65	; 101
    2fe8:	52 e4       	ldi	r21, 0x42	; 66
    2fea:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    2fee:	e9 a1       	ldd	r30, Y+33	; 0x21
    2ff0:	fa a1       	ldd	r31, Y+34	; 0x22
    2ff2:	64 87       	std	Z+12, r22	; 0x0c
    2ff4:	75 87       	std	Z+13, r23	; 0x0d
    2ff6:	86 87       	std	Z+14, r24	; 0x0e
    2ff8:	97 87       	std	Z+15, r25	; 0x0f
	arrPos[4] = -RR;
    2ffa:	6d 8d       	ldd	r22, Y+29	; 0x1d
    2ffc:	7e 8d       	ldd	r23, Y+30	; 0x1e
    2ffe:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3000:	98 a1       	ldd	r25, Y+32	; 0x20
    3002:	20 ee       	ldi	r18, 0xE0	; 224
    3004:	3e e2       	ldi	r19, 0x2E	; 46
    3006:	45 e6       	ldi	r20, 0x65	; 101
    3008:	52 e4       	ldi	r21, 0x42	; 66
    300a:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    300e:	90 58       	subi	r25, 0x80	; 128
    3010:	e9 a1       	ldd	r30, Y+33	; 0x21
    3012:	fa a1       	ldd	r31, Y+34	; 0x22
    3014:	60 8b       	std	Z+16, r22	; 0x10
    3016:	71 8b       	std	Z+17, r23	; 0x11
    3018:	82 8b       	std	Z+18, r24	; 0x12
    301a:	93 8b       	std	Z+19, r25	; 0x13
	arrPos[5] = -degrees(T6);
    301c:	6d 89       	ldd	r22, Y+21	; 0x15
    301e:	7e 89       	ldd	r23, Y+22	; 0x16
    3020:	8f 89       	ldd	r24, Y+23	; 0x17
    3022:	98 8d       	ldd	r25, Y+24	; 0x18
    3024:	20 ee       	ldi	r18, 0xE0	; 224
    3026:	3e e2       	ldi	r19, 0x2E	; 46
    3028:	45 e6       	ldi	r20, 0x65	; 101
    302a:	52 e4       	ldi	r21, 0x42	; 66
    302c:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3030:	90 58       	subi	r25, 0x80	; 128
    3032:	e9 a1       	ldd	r30, Y+33	; 0x21
    3034:	fa a1       	ldd	r31, Y+34	; 0x22
    3036:	64 8b       	std	Z+20, r22	; 0x14
    3038:	75 8b       	std	Z+21, r23	; 0x15
    303a:	86 8b       	std	Z+22, r24	; 0x16
    303c:	97 8b       	std	Z+23, r25	; 0x17
}
    303e:	a2 96       	adiw	r28, 0x22	; 34
    3040:	0f b6       	in	r0, 0x3f	; 63
    3042:	f8 94       	cli
    3044:	de bf       	out	0x3e, r29	; 62
    3046:	0f be       	out	0x3f, r0	; 63
    3048:	cd bf       	out	0x3d, r28	; 61
    304a:	cf 91       	pop	r28
    304c:	df 91       	pop	r29
    304e:	1f 91       	pop	r17
    3050:	0f 91       	pop	r16
    3052:	ff 90       	pop	r15
    3054:	ef 90       	pop	r14
    3056:	df 90       	pop	r13
    3058:	cf 90       	pop	r12
    305a:	bf 90       	pop	r11
    305c:	af 90       	pop	r10
    305e:	9f 90       	pop	r9
    3060:	8f 90       	pop	r8
    3062:	7f 90       	pop	r7
    3064:	6f 90       	pop	r6
    3066:	5f 90       	pop	r5
    3068:	4f 90       	pop	r4
    306a:	3f 90       	pop	r3
    306c:	2f 90       	pop	r2
    306e:	08 95       	ret

00003070 <Robko01_Inverse_Kinematics>:
	float R0,
	float G0,
	float R1,
	int arrMotor[5]
)
{
    3070:	2f 92       	push	r2
    3072:	3f 92       	push	r3
    3074:	4f 92       	push	r4
    3076:	5f 92       	push	r5
    3078:	6f 92       	push	r6
    307a:	7f 92       	push	r7
    307c:	8f 92       	push	r8
    307e:	9f 92       	push	r9
    3080:	af 92       	push	r10
    3082:	bf 92       	push	r11
    3084:	cf 92       	push	r12
    3086:	df 92       	push	r13
    3088:	ef 92       	push	r14
    308a:	ff 92       	push	r15
    308c:	0f 93       	push	r16
    308e:	1f 93       	push	r17
    3090:	df 93       	push	r29
    3092:	cf 93       	push	r28
    3094:	cd b7       	in	r28, 0x3d	; 61
    3096:	de b7       	in	r29, 0x3e	; 62
    3098:	60 97       	sbiw	r28, 0x10	; 16
    309a:	0f b6       	in	r0, 0x3f	; 63
    309c:	f8 94       	cli
    309e:	de bf       	out	0x3e, r29	; 62
    30a0:	0f be       	out	0x3f, r0	; 63
    30a2:	cd bf       	out	0x3d, r28	; 61
    30a4:	69 87       	std	Y+9, r22	; 0x09
    30a6:	7a 87       	std	Y+10, r23	; 0x0a
    30a8:	8b 87       	std	Y+11, r24	; 0x0b
    30aa:	9c 87       	std	Y+12, r25	; 0x0c
    30ac:	2d 87       	std	Y+13, r18	; 0x0d
    30ae:	3e 87       	std	Y+14, r19	; 0x0e
    30b0:	4f 87       	std	Y+15, r20	; 0x0f
    30b2:	58 8b       	std	Y+16, r21	; 0x10
    30b4:	37 01       	movw	r6, r14
    30b6:	48 01       	movw	r8, r16
	float AL;

	// Motors [ Rad ]:
	float T1, T2, T3, T4, T5;

	if( 0.0 > Z0 ) {
    30b8:	c8 01       	movw	r24, r16
    30ba:	b7 01       	movw	r22, r14
    30bc:	20 e0       	ldi	r18, 0x00	; 0
    30be:	30 e0       	ldi	r19, 0x00	; 0
    30c0:	40 e0       	ldi	r20, 0x00	; 0
    30c2:	50 e0       	ldi	r21, 0x00	; 0
    30c4:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    30c8:	88 23       	and	r24, r24
    30ca:	5c f4       	brge	.+22     	; 0x30e2 <Robko01_Inverse_Kinematics+0x72>
    30cc:	0f 2e       	mov	r0, r31
    30ce:	f0 e0       	ldi	r31, 0x00	; 0
    30d0:	6f 2e       	mov	r6, r31
    30d2:	f0 e0       	ldi	r31, 0x00	; 0
    30d4:	7f 2e       	mov	r7, r31
    30d6:	f0 e0       	ldi	r31, 0x00	; 0
    30d8:	8f 2e       	mov	r8, r31
    30da:	f0 e0       	ldi	r31, 0x00	; 0
    30dc:	9f 2e       	mov	r9, r31
    30de:	f0 2d       	mov	r31, r0
    30e0:	0a c0       	rjmp	.+20     	; 0x30f6 <Robko01_Inverse_Kinematics+0x86>
		Z0 = 0.0f;
	}

	if( 300.0f > Z0 && 0.0f > X0 ) {
    30e2:	c8 01       	movw	r24, r16
    30e4:	b7 01       	movw	r22, r14
    30e6:	20 e0       	ldi	r18, 0x00	; 0
    30e8:	30 e0       	ldi	r19, 0x00	; 0
    30ea:	46 e9       	ldi	r20, 0x96	; 150
    30ec:	53 e4       	ldi	r21, 0x43	; 67
    30ee:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    30f2:	88 23       	and	r24, r24
    30f4:	a4 f4       	brge	.+40     	; 0x311e <Robko01_Inverse_Kinematics+0xae>
    30f6:	69 85       	ldd	r22, Y+9	; 0x09
    30f8:	7a 85       	ldd	r23, Y+10	; 0x0a
    30fa:	8b 85       	ldd	r24, Y+11	; 0x0b
    30fc:	9c 85       	ldd	r25, Y+12	; 0x0c
    30fe:	20 e0       	ldi	r18, 0x00	; 0
    3100:	30 e0       	ldi	r19, 0x00	; 0
    3102:	40 e0       	ldi	r20, 0x00	; 0
    3104:	50 e0       	ldi	r21, 0x00	; 0
    3106:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    310a:	88 23       	and	r24, r24
    310c:	44 f4       	brge	.+16     	; 0x311e <Robko01_Inverse_Kinematics+0xae>
    310e:	80 e0       	ldi	r24, 0x00	; 0
    3110:	90 e0       	ldi	r25, 0x00	; 0
    3112:	a8 ec       	ldi	r26, 0xC8	; 200
    3114:	b2 e4       	ldi	r27, 0x42	; 66
    3116:	89 87       	std	Y+9, r24	; 0x09
    3118:	9a 87       	std	Y+10, r25	; 0x0a
    311a:	ab 87       	std	Y+11, r26	; 0x0b
    311c:	bc 87       	std	Y+12, r27	; 0x0c
		X0 = 100.0f;
	}

	RR = (float)sqrt( pow( X0, 2 ) + pow( Y0, 2 ) );
    311e:	69 85       	ldd	r22, Y+9	; 0x09
    3120:	7a 85       	ldd	r23, Y+10	; 0x0a
    3122:	8b 85       	ldd	r24, Y+11	; 0x0b
    3124:	9c 85       	ldd	r25, Y+12	; 0x0c
    3126:	9b 01       	movw	r18, r22
    3128:	ac 01       	movw	r20, r24
    312a:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    312e:	7b 01       	movw	r14, r22
    3130:	8c 01       	movw	r16, r24
    3132:	6d 85       	ldd	r22, Y+13	; 0x0d
    3134:	7e 85       	ldd	r23, Y+14	; 0x0e
    3136:	8f 85       	ldd	r24, Y+15	; 0x0f
    3138:	98 89       	ldd	r25, Y+16	; 0x10
    313a:	9b 01       	movw	r18, r22
    313c:	ac 01       	movw	r20, r24
    313e:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3142:	9b 01       	movw	r18, r22
    3144:	ac 01       	movw	r20, r24
    3146:	c8 01       	movw	r24, r16
    3148:	b7 01       	movw	r22, r14
    314a:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    314e:	0e 94 c8 3e 	call	0x7d90	; 0x7d90 <sqrt>
    3152:	1b 01       	movw	r2, r22
    3154:	2c 01       	movw	r4, r24
	LF = L1 + L2 + LG;

	if( /* Z0 == H */
    3156:	c4 01       	movw	r24, r8
    3158:	b3 01       	movw	r22, r6
    315a:	22 e4       	ldi	r18, 0x42	; 66
    315c:	30 e0       	ldi	r19, 0x00	; 0
    315e:	43 e4       	ldi	r20, 0x43	; 67
    3160:	53 e4       	ldi	r21, 0x43	; 67
    3162:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    3166:	18 16       	cp	r1, r24
    3168:	74 f0       	brlt	.+28     	; 0x3186 <Robko01_Inverse_Kinematics+0x116>
    316a:	c4 01       	movw	r24, r8
    316c:	b3 01       	movw	r22, r6
    316e:	2e eb       	ldi	r18, 0xBE	; 190
    3170:	3f ef       	ldi	r19, 0xFF	; 255
    3172:	42 e4       	ldi	r20, 0x42	; 66
    3174:	53 e4       	ldi	r21, 0x43	; 67
    3176:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    317a:	88 23       	and	r24, r24
    317c:	24 f0       	brlt	.+8      	; 0x3186 <Robko01_Inverse_Kinematics+0x116>
    317e:	ee 24       	eor	r14, r14
    3180:	ff 24       	eor	r15, r15
    3182:	00 ee       	ldi	r16, 0xE0	; 224
    3184:	19 c0       	rjmp	.+50     	; 0x31b8 <Robko01_Inverse_Kinematics+0x148>
		( Z0 <= (H + 0.001f) ) &&
		( Z0 >= (H - 0.001f) )
	) {
		RM = LF;
	} else {
		if( /* !Z0 */
    3186:	c4 01       	movw	r24, r8
    3188:	b3 01       	movw	r22, r6
    318a:	2f e6       	ldi	r18, 0x6F	; 111
    318c:	32 e1       	ldi	r19, 0x12	; 18
    318e:	43 e8       	ldi	r20, 0x83	; 131
    3190:	5a e3       	ldi	r21, 0x3A	; 58
    3192:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    3196:	18 16       	cp	r1, r24
    3198:	8c f0       	brlt	.+34     	; 0x31bc <Robko01_Inverse_Kinematics+0x14c>
    319a:	c4 01       	movw	r24, r8
    319c:	b3 01       	movw	r22, r6
    319e:	2f e6       	ldi	r18, 0x6F	; 111
    31a0:	32 e1       	ldi	r19, 0x12	; 18
    31a2:	43 e8       	ldi	r20, 0x83	; 131
    31a4:	5a eb       	ldi	r21, 0xBA	; 186
    31a6:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    31aa:	88 23       	and	r24, r24
    31ac:	3c f0       	brlt	.+14     	; 0x31bc <Robko01_Inverse_Kinematics+0x14c>
    31ae:	9c ed       	ldi	r25, 0xDC	; 220
    31b0:	e9 2e       	mov	r14, r25
    31b2:	8a ea       	ldi	r24, 0xAA	; 170
    31b4:	f8 2e       	mov	r15, r24
    31b6:	09 ec       	ldi	r16, 0xC9	; 201
    31b8:	13 e4       	ldi	r17, 0x43	; 67
    31ba:	18 c0       	rjmp	.+48     	; 0x31ec <Robko01_Inverse_Kinematics+0x17c>
			0.001f >= Z0 && -0.001f <= Z0
		) {
			RM = (float)sqrt( pow( LF, 2 ) - pow( H, 2 ) );
		} else {
			RM = (float)sqrt( pow( LF, 2) - pow( H - Z0, 2 ) );
    31bc:	60 e0       	ldi	r22, 0x00	; 0
    31be:	70 e0       	ldi	r23, 0x00	; 0
    31c0:	83 e4       	ldi	r24, 0x43	; 67
    31c2:	93 e4       	ldi	r25, 0x43	; 67
    31c4:	a4 01       	movw	r20, r8
    31c6:	93 01       	movw	r18, r6
    31c8:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    31cc:	9b 01       	movw	r18, r22
    31ce:	ac 01       	movw	r20, r24
    31d0:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    31d4:	9b 01       	movw	r18, r22
    31d6:	ac 01       	movw	r20, r24
    31d8:	60 e0       	ldi	r22, 0x00	; 0
    31da:	70 e0       	ldi	r23, 0x00	; 0
    31dc:	84 e4       	ldi	r24, 0x44	; 68
    31de:	98 e4       	ldi	r25, 0x48	; 72
    31e0:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    31e4:	0e 94 c8 3e 	call	0x7d90	; 0x7d90 <sqrt>
    31e8:	7b 01       	movw	r14, r22
    31ea:	8c 01       	movw	r16, r24
		}
	}

	if( RR > RM ) {
    31ec:	c2 01       	movw	r24, r4
    31ee:	b1 01       	movw	r22, r2
    31f0:	97 01       	movw	r18, r14
    31f2:	a8 01       	movw	r20, r16
    31f4:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    31f8:	18 16       	cp	r1, r24
    31fa:	24 f4       	brge	.+8      	; 0x3204 <Robko01_Inverse_Kinematics+0x194>
    31fc:	c7 01       	movw	r24, r14
    31fe:	d8 01       	movw	r26, r16
    3200:	1c 01       	movw	r2, r24
    3202:	2d 01       	movw	r4, r26
		RR = RM;
	}

	// ???
	P0 = -P0;
    3204:	c6 01       	movw	r24, r12
    3206:	b5 01       	movw	r22, r10
    3208:	90 58       	subi	r25, 0x80	; 128

	P0 = P0 / C;
    320a:	20 ee       	ldi	r18, 0xE0	; 224
    320c:	3e e2       	ldi	r19, 0x2E	; 46
    320e:	45 e6       	ldi	r20, 0x65	; 101
    3210:	52 e4       	ldi	r21, 0x42	; 66
    3212:	0e 94 a7 3c 	call	0x794e	; 0x794e <__divsf3>
    3216:	6d 83       	std	Y+5, r22	; 0x05
    3218:	7e 83       	std	Y+6, r23	; 0x06
    321a:	8f 83       	std	Y+7, r24	; 0x07
    321c:	98 87       	std	Y+8, r25	; 0x08
	R0 = R0 / C;
    321e:	6d a1       	ldd	r22, Y+37	; 0x25
    3220:	7e a1       	ldd	r23, Y+38	; 0x26
    3222:	8f a1       	ldd	r24, Y+39	; 0x27
    3224:	98 a5       	ldd	r25, Y+40	; 0x28
    3226:	20 ee       	ldi	r18, 0xE0	; 224
    3228:	3e e2       	ldi	r19, 0x2E	; 46
    322a:	45 e6       	ldi	r20, 0x65	; 101
    322c:	52 e4       	ldi	r21, 0x42	; 66
    322e:	0e 94 a7 3c 	call	0x794e	; 0x794e <__divsf3>
    3232:	69 83       	std	Y+1, r22	; 0x01
    3234:	7a 83       	std	Y+2, r23	; 0x02
    3236:	8b 83       	std	Y+3, r24	; 0x03
    3238:	9c 83       	std	Y+4, r25	; 0x04

	float R00 = RR - LG * (float)cos( P0 );
    323a:	6d 81       	ldd	r22, Y+5	; 0x05
    323c:	7e 81       	ldd	r23, Y+6	; 0x06
    323e:	8f 81       	ldd	r24, Y+7	; 0x07
    3240:	98 85       	ldd	r25, Y+8	; 0x08
    3242:	0e 94 a4 3c 	call	0x7948	; 0x7948 <cos>
    3246:	20 e0       	ldi	r18, 0x00	; 0
    3248:	30 e0       	ldi	r19, 0x00	; 0
    324a:	48 eb       	ldi	r20, 0xB8	; 184
    324c:	52 ec       	ldi	r21, 0xC2	; 194
    324e:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3252:	9b 01       	movw	r18, r22
    3254:	ac 01       	movw	r20, r24
    3256:	c2 01       	movw	r24, r4
    3258:	b1 01       	movw	r22, r2
    325a:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    325e:	1b 01       	movw	r2, r22
    3260:	2c 01       	movw	r4, r24
	float Z00 = H - Z0 - LG * (float)sin( P0 );
    3262:	6d 81       	ldd	r22, Y+5	; 0x05
    3264:	7e 81       	ldd	r23, Y+6	; 0x06
    3266:	8f 81       	ldd	r24, Y+7	; 0x07
    3268:	98 85       	ldd	r25, Y+8	; 0x08
    326a:	0e 94 be 3e 	call	0x7d7c	; 0x7d7c <sin>
    326e:	7b 01       	movw	r14, r22
    3270:	8c 01       	movw	r16, r24
    3272:	60 e0       	ldi	r22, 0x00	; 0
    3274:	70 e0       	ldi	r23, 0x00	; 0
    3276:	83 e4       	ldi	r24, 0x43	; 67
    3278:	93 e4       	ldi	r25, 0x43	; 67
    327a:	a4 01       	movw	r20, r8
    327c:	93 01       	movw	r18, r6
    327e:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    3282:	5b 01       	movw	r10, r22
    3284:	6c 01       	movw	r12, r24
    3286:	c8 01       	movw	r24, r16
    3288:	b7 01       	movw	r22, r14
    328a:	20 e0       	ldi	r18, 0x00	; 0
    328c:	30 e0       	ldi	r19, 0x00	; 0
    328e:	48 eb       	ldi	r20, 0xB8	; 184
    3290:	52 ec       	ldi	r21, 0xC2	; 194
    3292:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3296:	9b 01       	movw	r18, r22
    3298:	ac 01       	movw	r20, r24
    329a:	c6 01       	movw	r24, r12
    329c:	b5 01       	movw	r22, r10
    329e:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    32a2:	5b 01       	movw	r10, r22
    32a4:	6c 01       	movw	r12, r24

	if( /* !R0 */
    32a6:	c2 01       	movw	r24, r4
    32a8:	b1 01       	movw	r22, r2
    32aa:	2f e6       	ldi	r18, 0x6F	; 111
    32ac:	32 e1       	ldi	r19, 0x12	; 18
    32ae:	43 e8       	ldi	r20, 0x83	; 131
    32b0:	5a e3       	ldi	r21, 0x3A	; 58
    32b2:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    32b6:	18 16       	cp	r1, r24
    32b8:	0c f4       	brge	.+2      	; 0x32bc <Robko01_Inverse_Kinematics+0x24c>
    32ba:	3e c0       	rjmp	.+124    	; 0x3338 <Robko01_Inverse_Kinematics+0x2c8>
    32bc:	c2 01       	movw	r24, r4
    32be:	b1 01       	movw	r22, r2
    32c0:	2f e6       	ldi	r18, 0x6F	; 111
    32c2:	32 e1       	ldi	r19, 0x12	; 18
    32c4:	43 e8       	ldi	r20, 0x83	; 131
    32c6:	5a eb       	ldi	r21, 0xBA	; 186
    32c8:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    32cc:	88 23       	and	r24, r24
    32ce:	a4 f1       	brlt	.+104    	; 0x3338 <Robko01_Inverse_Kinematics+0x2c8>
}

// SGN(n): Equals the sign of the numeric expression n. It equals 1 if it is positive, 0 if it is zero, and -1 if it is negative.
int SGN(float value)
{
	if( value <= 0.001 && value >= -0.001 ) {
    32d0:	c6 01       	movw	r24, r12
    32d2:	b5 01       	movw	r22, r10
    32d4:	2f e6       	ldi	r18, 0x6F	; 111
    32d6:	32 e1       	ldi	r19, 0x12	; 18
    32d8:	43 e8       	ldi	r20, 0x83	; 131
    32da:	5a e3       	ldi	r21, 0x3A	; 58
    32dc:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    32e0:	18 16       	cp	r1, r24
    32e2:	6c f0       	brlt	.+26     	; 0x32fe <Robko01_Inverse_Kinematics+0x28e>
    32e4:	c6 01       	movw	r24, r12
    32e6:	b5 01       	movw	r22, r10
    32e8:	2f e6       	ldi	r18, 0x6F	; 111
    32ea:	32 e1       	ldi	r19, 0x12	; 18
    32ec:	43 e8       	ldi	r20, 0x83	; 131
    32ee:	5a eb       	ldi	r21, 0xBA	; 186
    32f0:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    32f4:	88 23       	and	r24, r24
    32f6:	1c f0       	brlt	.+6      	; 0x32fe <Robko01_Inverse_Kinematics+0x28e>
    32f8:	20 e0       	ldi	r18, 0x00	; 0
    32fa:	30 e0       	ldi	r19, 0x00	; 0
    32fc:	0f c0       	rjmp	.+30     	; 0x331c <Robko01_Inverse_Kinematics+0x2ac>
		return 0;
	}
	if( 0.001 < value ) {
    32fe:	c6 01       	movw	r24, r12
    3300:	b5 01       	movw	r22, r10
    3302:	2f e6       	ldi	r18, 0x6F	; 111
    3304:	32 e1       	ldi	r19, 0x12	; 18
    3306:	43 e8       	ldi	r20, 0x83	; 131
    3308:	5a e3       	ldi	r21, 0x3A	; 58
    330a:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    330e:	18 16       	cp	r1, r24
    3310:	1c f0       	brlt	.+6      	; 0x3318 <Robko01_Inverse_Kinematics+0x2a8>
    3312:	2f ef       	ldi	r18, 0xFF	; 255
    3314:	3f ef       	ldi	r19, 0xFF	; 255
    3316:	02 c0       	rjmp	.+4      	; 0x331c <Robko01_Inverse_Kinematics+0x2ac>
    3318:	21 e0       	ldi	r18, 0x01	; 1
    331a:	30 e0       	ldi	r19, 0x00	; 0
	float Z00 = H - Z0 - LG * (float)sin( P0 );

	if( /* !R0 */
		0.001f >= R00 && -0.001f <= R00
	) {
		GA = SGN( Z00 ) * ( PI / 2 );
    331c:	b9 01       	movw	r22, r18
    331e:	88 27       	eor	r24, r24
    3320:	77 fd       	sbrc	r23, 7
    3322:	80 95       	com	r24
    3324:	98 2f       	mov	r25, r24
    3326:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    332a:	2b ed       	ldi	r18, 0xDB	; 219
    332c:	3f e0       	ldi	r19, 0x0F	; 15
    332e:	49 ec       	ldi	r20, 0xC9	; 201
    3330:	5f e3       	ldi	r21, 0x3F	; 63
    3332:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3336:	06 c0       	rjmp	.+12     	; 0x3344 <Robko01_Inverse_Kinematics+0x2d4>
	} else {
		GA = (float)atan2( Z00, R00 );
    3338:	c6 01       	movw	r24, r12
    333a:	b5 01       	movw	r22, r10
    333c:	a2 01       	movw	r20, r4
    333e:	91 01       	movw	r18, r2
    3340:	0e 94 4d 3c 	call	0x789a	; 0x789a <atan2>
    3344:	3b 01       	movw	r6, r22
    3346:	4c 01       	movw	r8, r24
	}

	AL = (float)sqrt( pow( R00, 2 ) + pow( Z00, 2 ) ) / 2;
    3348:	c2 01       	movw	r24, r4
    334a:	b1 01       	movw	r22, r2
    334c:	a2 01       	movw	r20, r4
    334e:	91 01       	movw	r18, r2
    3350:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3354:	7b 01       	movw	r14, r22
    3356:	8c 01       	movw	r16, r24
    3358:	c6 01       	movw	r24, r12
    335a:	b5 01       	movw	r22, r10
    335c:	a6 01       	movw	r20, r12
    335e:	95 01       	movw	r18, r10
    3360:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3364:	9b 01       	movw	r18, r22
    3366:	ac 01       	movw	r20, r24
    3368:	c8 01       	movw	r24, r16
    336a:	b7 01       	movw	r22, r14
    336c:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    3370:	0e 94 c8 3e 	call	0x7d90	; 0x7d90 <sqrt>
    3374:	20 e0       	ldi	r18, 0x00	; 0
    3376:	30 e0       	ldi	r19, 0x00	; 0
    3378:	40 e0       	ldi	r20, 0x00	; 0
    337a:	5f e3       	ldi	r21, 0x3F	; 63
    337c:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3380:	7b 01       	movw	r14, r22
    3382:	8c 01       	movw	r16, r24
	AL = (float)atan( sqrt( pow( L1, 2 ) - pow( AL, 2 ) ) / AL );
    3384:	a8 01       	movw	r20, r16
    3386:	97 01       	movw	r18, r14
    3388:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    338c:	9b 01       	movw	r18, r22
    338e:	ac 01       	movw	r20, r24
    3390:	60 e0       	ldi	r22, 0x00	; 0
    3392:	78 e8       	ldi	r23, 0x88	; 136
    3394:	87 ef       	ldi	r24, 0xF7	; 247
    3396:	96 e4       	ldi	r25, 0x46	; 70
    3398:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    339c:	0e 94 c8 3e 	call	0x7d90	; 0x7d90 <sqrt>
    33a0:	a8 01       	movw	r20, r16
    33a2:	97 01       	movw	r18, r14
    33a4:	0e 94 a7 3c 	call	0x794e	; 0x794e <__divsf3>
    33a8:	0e 94 78 3c 	call	0x78f0	; 0x78f0 <atan>
    33ac:	1b 01       	movw	r2, r22
    33ae:	2c 01       	movw	r4, r24

	if( /* !X0 */
    33b0:	69 85       	ldd	r22, Y+9	; 0x09
    33b2:	7a 85       	ldd	r23, Y+10	; 0x0a
    33b4:	8b 85       	ldd	r24, Y+11	; 0x0b
    33b6:	9c 85       	ldd	r25, Y+12	; 0x0c
    33b8:	2f e6       	ldi	r18, 0x6F	; 111
    33ba:	32 e1       	ldi	r19, 0x12	; 18
    33bc:	43 e8       	ldi	r20, 0x83	; 131
    33be:	5a e3       	ldi	r21, 0x3A	; 58
    33c0:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    33c4:	18 16       	cp	r1, r24
    33c6:	0c f4       	brge	.+2      	; 0x33ca <Robko01_Inverse_Kinematics+0x35a>
    33c8:	4d c0       	rjmp	.+154    	; 0x3464 <Robko01_Inverse_Kinematics+0x3f4>
    33ca:	69 85       	ldd	r22, Y+9	; 0x09
    33cc:	7a 85       	ldd	r23, Y+10	; 0x0a
    33ce:	8b 85       	ldd	r24, Y+11	; 0x0b
    33d0:	9c 85       	ldd	r25, Y+12	; 0x0c
    33d2:	2f e6       	ldi	r18, 0x6F	; 111
    33d4:	32 e1       	ldi	r19, 0x12	; 18
    33d6:	43 e8       	ldi	r20, 0x83	; 131
    33d8:	5a eb       	ldi	r21, 0xBA	; 186
    33da:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    33de:	88 23       	and	r24, r24
    33e0:	0c f4       	brge	.+2      	; 0x33e4 <Robko01_Inverse_Kinematics+0x374>
    33e2:	40 c0       	rjmp	.+128    	; 0x3464 <Robko01_Inverse_Kinematics+0x3f4>
}

// SGN(n): Equals the sign of the numeric expression n. It equals 1 if it is positive, 0 if it is zero, and -1 if it is negative.
int SGN(float value)
{
	if( value <= 0.001 && value >= -0.001 ) {
    33e4:	6d 85       	ldd	r22, Y+13	; 0x0d
    33e6:	7e 85       	ldd	r23, Y+14	; 0x0e
    33e8:	8f 85       	ldd	r24, Y+15	; 0x0f
    33ea:	98 89       	ldd	r25, Y+16	; 0x10
    33ec:	2f e6       	ldi	r18, 0x6F	; 111
    33ee:	32 e1       	ldi	r19, 0x12	; 18
    33f0:	43 e8       	ldi	r20, 0x83	; 131
    33f2:	5a e3       	ldi	r21, 0x3A	; 58
    33f4:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    33f8:	18 16       	cp	r1, r24
    33fa:	7c f0       	brlt	.+30     	; 0x341a <Robko01_Inverse_Kinematics+0x3aa>
    33fc:	6d 85       	ldd	r22, Y+13	; 0x0d
    33fe:	7e 85       	ldd	r23, Y+14	; 0x0e
    3400:	8f 85       	ldd	r24, Y+15	; 0x0f
    3402:	98 89       	ldd	r25, Y+16	; 0x10
    3404:	2f e6       	ldi	r18, 0x6F	; 111
    3406:	32 e1       	ldi	r19, 0x12	; 18
    3408:	43 e8       	ldi	r20, 0x83	; 131
    340a:	5a eb       	ldi	r21, 0xBA	; 186
    340c:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    3410:	88 23       	and	r24, r24
    3412:	1c f0       	brlt	.+6      	; 0x341a <Robko01_Inverse_Kinematics+0x3aa>
    3414:	20 e0       	ldi	r18, 0x00	; 0
    3416:	30 e0       	ldi	r19, 0x00	; 0
    3418:	11 c0       	rjmp	.+34     	; 0x343c <Robko01_Inverse_Kinematics+0x3cc>
		return 0;
	}
	if( 0.001 < value ) {
    341a:	6d 85       	ldd	r22, Y+13	; 0x0d
    341c:	7e 85       	ldd	r23, Y+14	; 0x0e
    341e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3420:	98 89       	ldd	r25, Y+16	; 0x10
    3422:	2f e6       	ldi	r18, 0x6F	; 111
    3424:	32 e1       	ldi	r19, 0x12	; 18
    3426:	43 e8       	ldi	r20, 0x83	; 131
    3428:	5a e3       	ldi	r21, 0x3A	; 58
    342a:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    342e:	18 16       	cp	r1, r24
    3430:	1c f0       	brlt	.+6      	; 0x3438 <Robko01_Inverse_Kinematics+0x3c8>
    3432:	2f ef       	ldi	r18, 0xFF	; 255
    3434:	3f ef       	ldi	r19, 0xFF	; 255
    3436:	02 c0       	rjmp	.+4      	; 0x343c <Robko01_Inverse_Kinematics+0x3cc>
    3438:	21 e0       	ldi	r18, 0x01	; 1
    343a:	30 e0       	ldi	r19, 0x00	; 0
	AL = (float)atan( sqrt( pow( L1, 2 ) - pow( AL, 2 ) ) / AL );

	if( /* !X0 */
		0.001f >= X0 && -0.001f <= X0
	) {
		T1 = SGN( Y0 ) * PI / 2;
    343c:	b9 01       	movw	r22, r18
    343e:	88 27       	eor	r24, r24
    3440:	77 fd       	sbrc	r23, 7
    3442:	80 95       	com	r24
    3444:	98 2f       	mov	r25, r24
    3446:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    344a:	2b ed       	ldi	r18, 0xDB	; 219
    344c:	3f e0       	ldi	r19, 0x0F	; 15
    344e:	49 e4       	ldi	r20, 0x49	; 73
    3450:	50 e4       	ldi	r21, 0x40	; 64
    3452:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3456:	20 e0       	ldi	r18, 0x00	; 0
    3458:	30 e0       	ldi	r19, 0x00	; 0
    345a:	40 e0       	ldi	r20, 0x00	; 0
    345c:	5f e3       	ldi	r21, 0x3F	; 63
    345e:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3462:	0a c0       	rjmp	.+20     	; 0x3478 <Robko01_Inverse_Kinematics+0x408>
	} else {
		T1 = (float)atan2( Y0, X0 );	
    3464:	6d 85       	ldd	r22, Y+13	; 0x0d
    3466:	7e 85       	ldd	r23, Y+14	; 0x0e
    3468:	8f 85       	ldd	r24, Y+15	; 0x0f
    346a:	98 89       	ldd	r25, Y+16	; 0x10
    346c:	29 85       	ldd	r18, Y+9	; 0x09
    346e:	3a 85       	ldd	r19, Y+10	; 0x0a
    3470:	4b 85       	ldd	r20, Y+11	; 0x0b
    3472:	5c 85       	ldd	r21, Y+12	; 0x0c
    3474:	0e 94 4d 3c 	call	0x789a	; 0x789a <atan2>
    3478:	5b 01       	movw	r10, r22
    347a:	6c 01       	movw	r12, r24
	}

	T2 = GA - AL;
	T3 = GA + AL;
	T4 = P0 + R0 + R1 * T1;
    347c:	6d a5       	ldd	r22, Y+45	; 0x2d
    347e:	7e a5       	ldd	r23, Y+46	; 0x2e
    3480:	8f a5       	ldd	r24, Y+47	; 0x2f
    3482:	98 a9       	ldd	r25, Y+48	; 0x30
    3484:	a6 01       	movw	r20, r12
    3486:	95 01       	movw	r18, r10
    3488:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    348c:	7b 01       	movw	r14, r22
    348e:	8c 01       	movw	r16, r24
	T5 = P0 - R0 - R1 * T1;
	//////////////////////////////////////////////////////////////////////////////////
	arrMotor[0] = (int)-(T1const * T1);
    3490:	c6 01       	movw	r24, r12
    3492:	b5 01       	movw	r22, r10
    3494:	26 e6       	ldi	r18, 0x66	; 102
    3496:	36 ed       	ldi	r19, 0xD6	; 214
    3498:	48 e9       	ldi	r20, 0x98	; 152
    349a:	54 ec       	ldi	r21, 0xC4	; 196
    349c:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    34a0:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    34a4:	a9 a9       	ldd	r26, Y+49	; 0x31
    34a6:	ba a9       	ldd	r27, Y+50	; 0x32
    34a8:	6d 93       	st	X+, r22
    34aa:	7c 93       	st	X, r23
	arrMotor[1] = (int)+(T2const * T2);
    34ac:	c4 01       	movw	r24, r8
    34ae:	b3 01       	movw	r22, r6
    34b0:	a2 01       	movw	r20, r4
    34b2:	91 01       	movw	r18, r2
    34b4:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    34b8:	2d e4       	ldi	r18, 0x4D	; 77
    34ba:	3d e3       	ldi	r19, 0x3D	; 61
    34bc:	4f e8       	ldi	r20, 0x8F	; 143
    34be:	54 e4       	ldi	r21, 0x44	; 68
    34c0:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    34c4:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    34c8:	e9 a9       	ldd	r30, Y+49	; 0x31
    34ca:	fa a9       	ldd	r31, Y+50	; 0x32
    34cc:	73 83       	std	Z+3, r23	; 0x03
    34ce:	62 83       	std	Z+2, r22	; 0x02
	arrMotor[2] = (int)+(T3const * T3);
    34d0:	c4 01       	movw	r24, r8
    34d2:	b3 01       	movw	r22, r6
    34d4:	a2 01       	movw	r20, r4
    34d6:	91 01       	movw	r18, r2
    34d8:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    34dc:	29 ed       	ldi	r18, 0xD9	; 217
    34de:	3c e1       	ldi	r19, 0x1C	; 28
    34e0:	47 e2       	ldi	r20, 0x27	; 39
    34e2:	54 e4       	ldi	r21, 0x44	; 68
    34e4:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    34e8:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    34ec:	a9 a9       	ldd	r26, Y+49	; 0x31
    34ee:	ba a9       	ldd	r27, Y+50	; 0x32
    34f0:	15 96       	adiw	r26, 0x05	; 5
    34f2:	7c 93       	st	X, r23
    34f4:	6e 93       	st	-X, r22
    34f6:	14 97       	sbiw	r26, 0x04	; 4
	arrMotor[3] = (int)+(T4const * T4);
    34f8:	6d 81       	ldd	r22, Y+5	; 0x05
    34fa:	7e 81       	ldd	r23, Y+6	; 0x06
    34fc:	8f 81       	ldd	r24, Y+7	; 0x07
    34fe:	98 85       	ldd	r25, Y+8	; 0x08
    3500:	29 81       	ldd	r18, Y+1	; 0x01
    3502:	3a 81       	ldd	r19, Y+2	; 0x02
    3504:	4b 81       	ldd	r20, Y+3	; 0x03
    3506:	5c 81       	ldd	r21, Y+4	; 0x04
    3508:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    350c:	a8 01       	movw	r20, r16
    350e:	97 01       	movw	r18, r14
    3510:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    3514:	23 e3       	ldi	r18, 0x33	; 51
    3516:	33 eb       	ldi	r19, 0xB3	; 179
    3518:	44 e7       	ldi	r20, 0x74	; 116
    351a:	53 e4       	ldi	r21, 0x43	; 67
    351c:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3520:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    3524:	e9 a9       	ldd	r30, Y+49	; 0x31
    3526:	fa a9       	ldd	r31, Y+50	; 0x32
    3528:	77 83       	std	Z+7, r23	; 0x07
    352a:	66 83       	std	Z+6, r22	; 0x06
	arrMotor[4] = (int)+(T5const * T5);
    352c:	6d 81       	ldd	r22, Y+5	; 0x05
    352e:	7e 81       	ldd	r23, Y+6	; 0x06
    3530:	8f 81       	ldd	r24, Y+7	; 0x07
    3532:	98 85       	ldd	r25, Y+8	; 0x08
    3534:	29 81       	ldd	r18, Y+1	; 0x01
    3536:	3a 81       	ldd	r19, Y+2	; 0x02
    3538:	4b 81       	ldd	r20, Y+3	; 0x03
    353a:	5c 81       	ldd	r21, Y+4	; 0x04
    353c:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    3540:	a8 01       	movw	r20, r16
    3542:	97 01       	movw	r18, r14
    3544:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    3548:	23 e3       	ldi	r18, 0x33	; 51
    354a:	33 eb       	ldi	r19, 0xB3	; 179
    354c:	44 e7       	ldi	r20, 0x74	; 116
    354e:	53 e4       	ldi	r21, 0x43	; 67
    3550:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3554:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    3558:	a9 a9       	ldd	r26, Y+49	; 0x31
    355a:	ba a9       	ldd	r27, Y+50	; 0x32
    355c:	19 96       	adiw	r26, 0x09	; 9
    355e:	7c 93       	st	X, r23
    3560:	6e 93       	st	-X, r22
    3562:	18 97       	sbiw	r26, 0x08	; 8
	arrMotor[5] = (int)+(T6const * radians( G0 ));
    3564:	69 a5       	ldd	r22, Y+41	; 0x29
    3566:	7a a5       	ldd	r23, Y+42	; 0x2a
    3568:	8b a5       	ldd	r24, Y+43	; 0x2b
    356a:	9c a5       	ldd	r25, Y+44	; 0x2c
    356c:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <radians>
    3570:	20 e0       	ldi	r18, 0x00	; 0
    3572:	30 e0       	ldi	r19, 0x00	; 0
    3574:	47 e0       	ldi	r20, 0x07	; 7
    3576:	54 e4       	ldi	r21, 0x44	; 68
    3578:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    357c:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    3580:	e9 a9       	ldd	r30, Y+49	; 0x31
    3582:	fa a9       	ldd	r31, Y+50	; 0x32
    3584:	73 87       	std	Z+11, r23	; 0x0b
    3586:	62 87       	std	Z+10, r22	; 0x0a
	//////////////////////////////////////////////////////////////////////////////////
}
    3588:	60 96       	adiw	r28, 0x10	; 16
    358a:	0f b6       	in	r0, 0x3f	; 63
    358c:	f8 94       	cli
    358e:	de bf       	out	0x3e, r29	; 62
    3590:	0f be       	out	0x3f, r0	; 63
    3592:	cd bf       	out	0x3d, r28	; 61
    3594:	cf 91       	pop	r28
    3596:	df 91       	pop	r29
    3598:	1f 91       	pop	r17
    359a:	0f 91       	pop	r16
    359c:	ff 90       	pop	r15
    359e:	ef 90       	pop	r14
    35a0:	df 90       	pop	r13
    35a2:	cf 90       	pop	r12
    35a4:	bf 90       	pop	r11
    35a6:	af 90       	pop	r10
    35a8:	9f 90       	pop	r9
    35aa:	8f 90       	pop	r8
    35ac:	7f 90       	pop	r7
    35ae:	6f 90       	pop	r6
    35b0:	5f 90       	pop	r5
    35b2:	4f 90       	pop	r4
    35b4:	3f 90       	pop	r3
    35b6:	2f 90       	pop	r2
    35b8:	08 95       	ret

000035ba <Robko01_Inverse_Kinematics_fig4_4>:
	float R,
	float G,
	float R1,
	int arrMotor[5]
)
{
    35ba:	2f 92       	push	r2
    35bc:	3f 92       	push	r3
    35be:	4f 92       	push	r4
    35c0:	5f 92       	push	r5
    35c2:	6f 92       	push	r6
    35c4:	7f 92       	push	r7
    35c6:	8f 92       	push	r8
    35c8:	9f 92       	push	r9
    35ca:	af 92       	push	r10
    35cc:	bf 92       	push	r11
    35ce:	cf 92       	push	r12
    35d0:	df 92       	push	r13
    35d2:	ef 92       	push	r14
    35d4:	ff 92       	push	r15
    35d6:	0f 93       	push	r16
    35d8:	1f 93       	push	r17
    35da:	df 93       	push	r29
    35dc:	cf 93       	push	r28
    35de:	cd b7       	in	r28, 0x3d	; 61
    35e0:	de b7       	in	r29, 0x3e	; 62
    35e2:	28 97       	sbiw	r28, 0x08	; 8
    35e4:	0f b6       	in	r0, 0x3f	; 63
    35e6:	f8 94       	cli
    35e8:	de bf       	out	0x3e, r29	; 62
    35ea:	0f be       	out	0x3f, r0	; 63
    35ec:	cd bf       	out	0x3d, r28	; 61
    35ee:	3b 01       	movw	r6, r22
    35f0:	4c 01       	movw	r8, r24
    35f2:	19 01       	movw	r2, r18
    35f4:	2a 01       	movw	r4, r20
    35f6:	c6 01       	movw	r24, r12
    35f8:	b5 01       	movw	r22, r10

	float Q1, Q2, Q3, Q4, Q5;
	float a, b, R0, RR, Z0;
	//////////////////////////////////////////////////////////////////////////////////
	R = radians( R );
	P = radians( P );
    35fa:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <radians>
    35fe:	69 83       	std	Y+1, r22	; 0x01
    3600:	7a 83       	std	Y+2, r23	; 0x02
    3602:	8b 83       	std	Y+3, r24	; 0x03
    3604:	9c 83       	std	Y+4, r25	; 0x04
	
	Q1 = (float)atan2( Y, X );
    3606:	c2 01       	movw	r24, r4
    3608:	b1 01       	movw	r22, r2
    360a:	a4 01       	movw	r20, r8
    360c:	93 01       	movw	r18, r6
    360e:	0e 94 4d 3c 	call	0x789a	; 0x789a <atan2>
    3612:	6d 83       	std	Y+5, r22	; 0x05
    3614:	7e 83       	std	Y+6, r23	; 0x06
    3616:	8f 83       	std	Y+7, r24	; 0x07
    3618:	98 87       	std	Y+8, r25	; 0x08
	RR = (float)sqrt( pow( X, 2 ) + pow( Y, 2 ) );
    361a:	c4 01       	movw	r24, r8
    361c:	b3 01       	movw	r22, r6
    361e:	a4 01       	movw	r20, r8
    3620:	93 01       	movw	r18, r6
    3622:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3626:	5b 01       	movw	r10, r22
    3628:	6c 01       	movw	r12, r24
    362a:	c2 01       	movw	r24, r4
    362c:	b1 01       	movw	r22, r2
    362e:	a2 01       	movw	r20, r4
    3630:	91 01       	movw	r18, r2
    3632:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3636:	9b 01       	movw	r18, r22
    3638:	ac 01       	movw	r20, r24
    363a:	c6 01       	movw	r24, r12
    363c:	b5 01       	movw	r22, r10
    363e:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    3642:	0e 94 c8 3e 	call	0x7d90	; 0x7d90 <sqrt>
    3646:	5b 01       	movw	r10, r22
    3648:	6c 01       	movw	r12, r24

	Q4 = P + R + R1 * Q1;
	Q5 = P - R - R1 * Q1;

	R0 = (float)(RR - LL * cos( P ));
    364a:	69 81       	ldd	r22, Y+1	; 0x01
    364c:	7a 81       	ldd	r23, Y+2	; 0x02
    364e:	8b 81       	ldd	r24, Y+3	; 0x03
    3650:	9c 81       	ldd	r25, Y+4	; 0x04
    3652:	0e 94 a4 3c 	call	0x7948	; 0x7948 <cos>
    3656:	20 e0       	ldi	r18, 0x00	; 0
    3658:	30 e0       	ldi	r19, 0x00	; 0
    365a:	48 eb       	ldi	r20, 0xB8	; 184
    365c:	52 ec       	ldi	r21, 0xC2	; 194
    365e:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3662:	9b 01       	movw	r18, r22
    3664:	ac 01       	movw	r20, r24
    3666:	c6 01       	movw	r24, r12
    3668:	b5 01       	movw	r22, r10
    366a:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    366e:	3b 01       	movw	r6, r22
    3670:	4c 01       	movw	r8, r24
	Z0 = (float)(Z - H - LL * sin( P ));
    3672:	69 81       	ldd	r22, Y+1	; 0x01
    3674:	7a 81       	ldd	r23, Y+2	; 0x02
    3676:	8b 81       	ldd	r24, Y+3	; 0x03
    3678:	9c 81       	ldd	r25, Y+4	; 0x04
    367a:	0e 94 be 3e 	call	0x7d7c	; 0x7d7c <sin>
    367e:	5b 01       	movw	r10, r22
    3680:	6c 01       	movw	r12, r24
    3682:	c8 01       	movw	r24, r16
    3684:	b7 01       	movw	r22, r14
    3686:	20 e0       	ldi	r18, 0x00	; 0
    3688:	30 e0       	ldi	r19, 0x00	; 0
    368a:	43 e4       	ldi	r20, 0x43	; 67
    368c:	53 e4       	ldi	r21, 0x43	; 67
    368e:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    3692:	7b 01       	movw	r14, r22
    3694:	8c 01       	movw	r16, r24
    3696:	c6 01       	movw	r24, r12
    3698:	b5 01       	movw	r22, r10
    369a:	20 e0       	ldi	r18, 0x00	; 0
    369c:	30 e0       	ldi	r19, 0x00	; 0
    369e:	48 eb       	ldi	r20, 0xB8	; 184
    36a0:	52 ec       	ldi	r21, 0xC2	; 194
    36a2:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    36a6:	9b 01       	movw	r18, r22
    36a8:	ac 01       	movw	r20, r24
    36aa:	c8 01       	movw	r24, r16
    36ac:	b7 01       	movw	r22, r14
    36ae:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    36b2:	5b 01       	movw	r10, r22
    36b4:	6c 01       	movw	r12, r24

	//////////////////////////////////////////////////////////////////////////////////
	//b = atan2( Z0, R0 );
	//a = sqrt( atan( ( 4.0f * pow( L, 2 ) ) / ( pow( R0, 2 ) + pow( Z0, 2 ) ) - 1 ) );

	if( /* !R0 */
    36b6:	c4 01       	movw	r24, r8
    36b8:	b3 01       	movw	r22, r6
    36ba:	2f e6       	ldi	r18, 0x6F	; 111
    36bc:	32 e1       	ldi	r19, 0x12	; 18
    36be:	43 e8       	ldi	r20, 0x83	; 131
    36c0:	5a e3       	ldi	r21, 0x3A	; 58
    36c2:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    36c6:	18 16       	cp	r1, r24
    36c8:	0c f4       	brge	.+2      	; 0x36cc <Robko01_Inverse_Kinematics_fig4_4+0x112>
    36ca:	3e c0       	rjmp	.+124    	; 0x3748 <Robko01_Inverse_Kinematics_fig4_4+0x18e>
    36cc:	c4 01       	movw	r24, r8
    36ce:	b3 01       	movw	r22, r6
    36d0:	2f e6       	ldi	r18, 0x6F	; 111
    36d2:	32 e1       	ldi	r19, 0x12	; 18
    36d4:	43 e8       	ldi	r20, 0x83	; 131
    36d6:	5a eb       	ldi	r21, 0xBA	; 186
    36d8:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    36dc:	88 23       	and	r24, r24
    36de:	a4 f1       	brlt	.+104    	; 0x3748 <Robko01_Inverse_Kinematics_fig4_4+0x18e>
}

// SGN(n): Equals the sign of the numeric expression n. It equals 1 if it is positive, 0 if it is zero, and -1 if it is negative.
int SGN(float value)
{
	if( value <= 0.001 && value >= -0.001 ) {
    36e0:	c6 01       	movw	r24, r12
    36e2:	b5 01       	movw	r22, r10
    36e4:	2f e6       	ldi	r18, 0x6F	; 111
    36e6:	32 e1       	ldi	r19, 0x12	; 18
    36e8:	43 e8       	ldi	r20, 0x83	; 131
    36ea:	5a e3       	ldi	r21, 0x3A	; 58
    36ec:	0e 94 a0 3c 	call	0x7940	; 0x7940 <__cmpsf2>
    36f0:	18 16       	cp	r1, r24
    36f2:	6c f0       	brlt	.+26     	; 0x370e <Robko01_Inverse_Kinematics_fig4_4+0x154>
    36f4:	c6 01       	movw	r24, r12
    36f6:	b5 01       	movw	r22, r10
    36f8:	2f e6       	ldi	r18, 0x6F	; 111
    36fa:	32 e1       	ldi	r19, 0x12	; 18
    36fc:	43 e8       	ldi	r20, 0x83	; 131
    36fe:	5a eb       	ldi	r21, 0xBA	; 186
    3700:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    3704:	88 23       	and	r24, r24
    3706:	1c f0       	brlt	.+6      	; 0x370e <Robko01_Inverse_Kinematics_fig4_4+0x154>
    3708:	20 e0       	ldi	r18, 0x00	; 0
    370a:	30 e0       	ldi	r19, 0x00	; 0
    370c:	0f c0       	rjmp	.+30     	; 0x372c <Robko01_Inverse_Kinematics_fig4_4+0x172>
		return 0;
	}
	if( 0.001 < value ) {
    370e:	c6 01       	movw	r24, r12
    3710:	b5 01       	movw	r22, r10
    3712:	2f e6       	ldi	r18, 0x6F	; 111
    3714:	32 e1       	ldi	r19, 0x12	; 18
    3716:	43 e8       	ldi	r20, 0x83	; 131
    3718:	5a e3       	ldi	r21, 0x3A	; 58
    371a:	0e 94 50 3e 	call	0x7ca0	; 0x7ca0 <__gesf2>
    371e:	18 16       	cp	r1, r24
    3720:	1c f0       	brlt	.+6      	; 0x3728 <Robko01_Inverse_Kinematics_fig4_4+0x16e>
    3722:	2f ef       	ldi	r18, 0xFF	; 255
    3724:	3f ef       	ldi	r19, 0xFF	; 255
    3726:	02 c0       	rjmp	.+4      	; 0x372c <Robko01_Inverse_Kinematics_fig4_4+0x172>
    3728:	21 e0       	ldi	r18, 0x01	; 1
    372a:	30 e0       	ldi	r19, 0x00	; 0
	//a = sqrt( atan( ( 4.0f * pow( L, 2 ) ) / ( pow( R0, 2 ) + pow( Z0, 2 ) ) - 1 ) );

	if( /* !R0 */
		0.001f >= R0 && -0.001f <= R0
	) {
		b = SGN( Z0 ) * ( PI / 2 );
    372c:	b9 01       	movw	r22, r18
    372e:	88 27       	eor	r24, r24
    3730:	77 fd       	sbrc	r23, 7
    3732:	80 95       	com	r24
    3734:	98 2f       	mov	r25, r24
    3736:	0e 94 42 3d 	call	0x7a84	; 0x7a84 <__floatsisf>
    373a:	2b ed       	ldi	r18, 0xDB	; 219
    373c:	3f e0       	ldi	r19, 0x0F	; 15
    373e:	49 ec       	ldi	r20, 0xC9	; 201
    3740:	5f e3       	ldi	r21, 0x3F	; 63
    3742:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3746:	06 c0       	rjmp	.+12     	; 0x3754 <Robko01_Inverse_Kinematics_fig4_4+0x19a>
	} else {
		b = (float)atan2( Z0, R0 );
    3748:	c6 01       	movw	r24, r12
    374a:	b5 01       	movw	r22, r10
    374c:	a4 01       	movw	r20, r8
    374e:	93 01       	movw	r18, r6
    3750:	0e 94 4d 3c 	call	0x789a	; 0x789a <atan2>
    3754:	1b 01       	movw	r2, r22
    3756:	2c 01       	movw	r4, r24
	}

	a = (float)sqrt( pow( R0, 2 ) + pow( Z0, 2 ) ) / 2;
    3758:	c4 01       	movw	r24, r8
    375a:	b3 01       	movw	r22, r6
    375c:	a4 01       	movw	r20, r8
    375e:	93 01       	movw	r18, r6
    3760:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3764:	7b 01       	movw	r14, r22
    3766:	8c 01       	movw	r16, r24
    3768:	c6 01       	movw	r24, r12
    376a:	b5 01       	movw	r22, r10
    376c:	a6 01       	movw	r20, r12
    376e:	95 01       	movw	r18, r10
    3770:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3774:	9b 01       	movw	r18, r22
    3776:	ac 01       	movw	r20, r24
    3778:	c8 01       	movw	r24, r16
    377a:	b7 01       	movw	r22, r14
    377c:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    3780:	0e 94 c8 3e 	call	0x7d90	; 0x7d90 <sqrt>
    3784:	20 e0       	ldi	r18, 0x00	; 0
    3786:	30 e0       	ldi	r19, 0x00	; 0
    3788:	40 e0       	ldi	r20, 0x00	; 0
    378a:	5f e3       	ldi	r21, 0x3F	; 63
    378c:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3790:	7b 01       	movw	r14, r22
    3792:	8c 01       	movw	r16, r24
	a = (float)atan( sqrt( pow( L1, 2 ) - pow( a, 2 ) ) / a );
    3794:	a8 01       	movw	r20, r16
    3796:	97 01       	movw	r18, r14
    3798:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    379c:	9b 01       	movw	r18, r22
    379e:	ac 01       	movw	r20, r24
    37a0:	60 e0       	ldi	r22, 0x00	; 0
    37a2:	78 e8       	ldi	r23, 0x88	; 136
    37a4:	87 ef       	ldi	r24, 0xF7	; 247
    37a6:	96 e4       	ldi	r25, 0x46	; 70
    37a8:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    37ac:	0e 94 c8 3e 	call	0x7d90	; 0x7d90 <sqrt>
    37b0:	a8 01       	movw	r20, r16
    37b2:	97 01       	movw	r18, r14
    37b4:	0e 94 a7 3c 	call	0x794e	; 0x794e <__divsf3>
    37b8:	0e 94 78 3c 	call	0x78f0	; 0x78f0 <atan>
    37bc:	7b 01       	movw	r14, r22
    37be:	8c 01       	movw	r16, r24
	//////////////////////////////////////////////////////////////////////////////////
	Q2 = a + b;
	Q3 = b - a;
	//////////////////////////////////////////////////////////////////////////////////
	arrMotor[0] = (int)-( Q1 * T1const );
    37c0:	6d 81       	ldd	r22, Y+5	; 0x05
    37c2:	7e 81       	ldd	r23, Y+6	; 0x06
    37c4:	8f 81       	ldd	r24, Y+7	; 0x07
    37c6:	98 85       	ldd	r25, Y+8	; 0x08
    37c8:	26 e6       	ldi	r18, 0x66	; 102
    37ca:	36 ed       	ldi	r19, 0xD6	; 214
    37cc:	48 e9       	ldi	r20, 0x98	; 152
    37ce:	54 ec       	ldi	r21, 0xC4	; 196
    37d0:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    37d4:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    37d8:	e9 a5       	ldd	r30, Y+41	; 0x29
    37da:	fa a5       	ldd	r31, Y+42	; 0x2a
    37dc:	71 83       	std	Z+1, r23	; 0x01
    37de:	60 83       	st	Z, r22
	arrMotor[1] = (int)-( Q2 * T2const );
    37e0:	c8 01       	movw	r24, r16
    37e2:	b7 01       	movw	r22, r14
    37e4:	a2 01       	movw	r20, r4
    37e6:	91 01       	movw	r18, r2
    37e8:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    37ec:	2d e4       	ldi	r18, 0x4D	; 77
    37ee:	3d e3       	ldi	r19, 0x3D	; 61
    37f0:	4f e8       	ldi	r20, 0x8F	; 143
    37f2:	54 ec       	ldi	r21, 0xC4	; 196
    37f4:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    37f8:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    37fc:	e9 a5       	ldd	r30, Y+41	; 0x29
    37fe:	fa a5       	ldd	r31, Y+42	; 0x2a
    3800:	73 83       	std	Z+3, r23	; 0x03
    3802:	62 83       	std	Z+2, r22	; 0x02
	arrMotor[2] = (int)-( Q3 * T3const );
    3804:	c2 01       	movw	r24, r4
    3806:	b1 01       	movw	r22, r2
    3808:	a8 01       	movw	r20, r16
    380a:	97 01       	movw	r18, r14
    380c:	0e 94 d9 3b 	call	0x77b2	; 0x77b2 <__subsf3>
    3810:	29 ed       	ldi	r18, 0xD9	; 217
    3812:	3c e1       	ldi	r19, 0x1C	; 28
    3814:	47 e2       	ldi	r20, 0x27	; 39
    3816:	54 ec       	ldi	r21, 0xC4	; 196
    3818:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    381c:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    3820:	e9 a5       	ldd	r30, Y+41	; 0x29
    3822:	fa a5       	ldd	r31, Y+42	; 0x2a
    3824:	75 83       	std	Z+5, r23	; 0x05
    3826:	64 83       	std	Z+4, r22	; 0x04
	const float LL	= LG;

	float Q1, Q2, Q3, Q4, Q5;
	float a, b, R0, RR, Z0;
	//////////////////////////////////////////////////////////////////////////////////
	R = radians( R );
    3828:	6d 8d       	ldd	r22, Y+29	; 0x1d
    382a:	7e 8d       	ldd	r23, Y+30	; 0x1e
    382c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    382e:	98 a1       	ldd	r25, Y+32	; 0x20
    3830:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <radians>
    3834:	9b 01       	movw	r18, r22
    3836:	ac 01       	movw	r20, r24
	Q3 = b - a;
	//////////////////////////////////////////////////////////////////////////////////
	arrMotor[0] = (int)-( Q1 * T1const );
	arrMotor[1] = (int)-( Q2 * T2const );
	arrMotor[2] = (int)-( Q3 * T3const );
	arrMotor[3] = (int)-( Q4 * T4const );
    3838:	69 81       	ldd	r22, Y+1	; 0x01
    383a:	7a 81       	ldd	r23, Y+2	; 0x02
    383c:	8b 81       	ldd	r24, Y+3	; 0x03
    383e:	9c 81       	ldd	r25, Y+4	; 0x04
    3840:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    3844:	7b 01       	movw	r14, r22
    3846:	8c 01       	movw	r16, r24
    3848:	6d a1       	ldd	r22, Y+37	; 0x25
    384a:	7e a1       	ldd	r23, Y+38	; 0x26
    384c:	8f a1       	ldd	r24, Y+39	; 0x27
    384e:	98 a5       	ldd	r25, Y+40	; 0x28
    3850:	2d 81       	ldd	r18, Y+5	; 0x05
    3852:	3e 81       	ldd	r19, Y+6	; 0x06
    3854:	4f 81       	ldd	r20, Y+7	; 0x07
    3856:	58 85       	ldd	r21, Y+8	; 0x08
    3858:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    385c:	9b 01       	movw	r18, r22
    385e:	ac 01       	movw	r20, r24
    3860:	c8 01       	movw	r24, r16
    3862:	b7 01       	movw	r22, r14
    3864:	0e 94 da 3b 	call	0x77b4	; 0x77b4 <__addsf3>
    3868:	23 e3       	ldi	r18, 0x33	; 51
    386a:	33 eb       	ldi	r19, 0xB3	; 179
    386c:	44 e7       	ldi	r20, 0x74	; 116
    386e:	53 ec       	ldi	r21, 0xC3	; 195
    3870:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    3874:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    3878:	e9 a5       	ldd	r30, Y+41	; 0x29
    387a:	fa a5       	ldd	r31, Y+42	; 0x2a
    387c:	77 83       	std	Z+7, r23	; 0x07
    387e:	66 83       	std	Z+6, r22	; 0x06
	arrMotor[4] = (int)-( Q4 * T5const );
    3880:	71 87       	std	Z+9, r23	; 0x09
    3882:	60 87       	std	Z+8, r22	; 0x08
	arrMotor[5] = (int)-( radians( G ) * T6const );
    3884:	69 a1       	ldd	r22, Y+33	; 0x21
    3886:	7a a1       	ldd	r23, Y+34	; 0x22
    3888:	8b a1       	ldd	r24, Y+35	; 0x23
    388a:	9c a1       	ldd	r25, Y+36	; 0x24
    388c:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <radians>
    3890:	20 e0       	ldi	r18, 0x00	; 0
    3892:	30 e0       	ldi	r19, 0x00	; 0
    3894:	47 e0       	ldi	r20, 0x07	; 7
    3896:	54 ec       	ldi	r21, 0xC4	; 196
    3898:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <__mulsf3>
    389c:	0e 94 0f 3d 	call	0x7a1e	; 0x7a1e <__fixsfsi>
    38a0:	e9 a5       	ldd	r30, Y+41	; 0x29
    38a2:	fa a5       	ldd	r31, Y+42	; 0x2a
    38a4:	73 87       	std	Z+11, r23	; 0x0b
    38a6:	62 87       	std	Z+10, r22	; 0x0a
	//////////////////////////////////////////////////////////////////////////////////
}
    38a8:	28 96       	adiw	r28, 0x08	; 8
    38aa:	0f b6       	in	r0, 0x3f	; 63
    38ac:	f8 94       	cli
    38ae:	de bf       	out	0x3e, r29	; 62
    38b0:	0f be       	out	0x3f, r0	; 63
    38b2:	cd bf       	out	0x3d, r28	; 61
    38b4:	cf 91       	pop	r28
    38b6:	df 91       	pop	r29
    38b8:	1f 91       	pop	r17
    38ba:	0f 91       	pop	r16
    38bc:	ff 90       	pop	r15
    38be:	ef 90       	pop	r14
    38c0:	df 90       	pop	r13
    38c2:	cf 90       	pop	r12
    38c4:	bf 90       	pop	r11
    38c6:	af 90       	pop	r10
    38c8:	9f 90       	pop	r9
    38ca:	8f 90       	pop	r8
    38cc:	7f 90       	pop	r7
    38ce:	6f 90       	pop	r6
    38d0:	5f 90       	pop	r5
    38d2:	4f 90       	pop	r4
    38d4:	3f 90       	pop	r3
    38d6:	2f 90       	pop	r2
    38d8:	08 95       	ret

000038da <arp_get_mac>:
 * \param[in] ip A pointer to the IP address of the host.
 * \param[out] mac A pointer to the buffer into which the host's hardware address is written.
 * \returns \c true if the host was found, \c false otherwise.
 */
bool arp_get_mac(const uint8_t* ip, uint8_t* mac)
{
    38da:	cf 92       	push	r12
    38dc:	df 92       	push	r13
    38de:	ef 92       	push	r14
    38e0:	ff 92       	push	r15
    38e2:	0f 93       	push	r16
    38e4:	1f 93       	push	r17
    38e6:	df 93       	push	r29
    38e8:	cf 93       	push	r28
    38ea:	00 d0       	rcall	.+0      	; 0x38ec <arp_get_mac+0x12>
    38ec:	00 d0       	rcall	.+0      	; 0x38ee <arp_get_mac+0x14>
    38ee:	00 d0       	rcall	.+0      	; 0x38f0 <arp_get_mac+0x16>
    38f0:	cd b7       	in	r28, 0x3d	; 61
    38f2:	de b7       	in	r29, 0x3e	; 62
    38f4:	7c 01       	movw	r14, r24
    38f6:	d6 2e       	mov	r13, r22
    38f8:	c7 2e       	mov	r12, r23
    38fa:	0e ea       	ldi	r16, 0xAE	; 174
    38fc:	11 e0       	ldi	r17, 0x01	; 1
    38fe:	1c c0       	rjmp	.+56     	; 0x3938 <arp_get_mac+0x5e>
    /* search for ip address in arp table */
    struct arp_entry* entry = &arp_table[0];
    for(; entry < &arp_table[ARP_TABLE_SIZE]; ++entry)
    {
        if(entry->timeout > 0 &&
    3900:	d8 01       	movw	r26, r16
    3902:	8c 91       	ld	r24, X
    3904:	88 23       	and	r24, r24
    3906:	b1 f0       	breq	.+44     	; 0x3934 <arp_get_mac+0x5a>
    3908:	c8 01       	movw	r24, r16
    390a:	07 96       	adiw	r24, 0x07	; 7
    390c:	b7 01       	movw	r22, r14
    390e:	44 e0       	ldi	r20, 0x04	; 4
    3910:	50 e0       	ldi	r21, 0x00	; 0
    3912:	0e 94 ac 3f 	call	0x7f58	; 0x7f58 <memcmp>
    3916:	00 97       	sbiw	r24, 0x00	; 0
    3918:	69 f4       	brne	.+26     	; 0x3934 <arp_get_mac+0x5a>
           memcmp(entry->ip, ip, sizeof(entry->ip)) == 0
          )
        {
            memcpy(mac, entry->mac, sizeof(entry->mac));
    391a:	8d 2d       	mov	r24, r13
    391c:	9c 2d       	mov	r25, r12
    391e:	9c 01       	movw	r18, r24
    3920:	d9 01       	movw	r26, r18
    3922:	f8 01       	movw	r30, r16
    3924:	31 96       	adiw	r30, 0x01	; 1
    3926:	86 e0       	ldi	r24, 0x06	; 6
    3928:	01 90       	ld	r0, Z+
    392a:	0d 92       	st	X+, r0
    392c:	81 50       	subi	r24, 0x01	; 1
    392e:	e1 f7       	brne	.-8      	; 0x3928 <arp_get_mac+0x4e>
    3930:	81 e0       	ldi	r24, 0x01	; 1
    3932:	5c c0       	rjmp	.+184    	; 0x39ec <arp_get_mac+0x112>
 */
bool arp_get_mac(const uint8_t* ip, uint8_t* mac)
{
    /* search for ip address in arp table */
    struct arp_entry* entry = &arp_table[0];
    for(; entry < &arp_table[ARP_TABLE_SIZE]; ++entry)
    3934:	05 5f       	subi	r16, 0xF5	; 245
    3936:	1f 4f       	sbci	r17, 0xFF	; 255
    3938:	b1 e0       	ldi	r27, 0x01	; 1
    393a:	0a 3d       	cpi	r16, 0xDA	; 218
    393c:	1b 07       	cpc	r17, r27
    393e:	01 f7       	brne	.-64     	; 0x3900 <arp_get_mac+0x26>
bool arp_generate_request(const uint8_t* ip)
{
    struct arp_header* arp_request = (struct arp_header*) ethernet_get_buffer();

    /* arp request for ipv4 over ethernet */
    arp_request->hardware_address_type = HTON16(ARP_HW_ADDR_TYPE_ETHERNET);
    3940:	20 e0       	ldi	r18, 0x00	; 0
    3942:	31 e0       	ldi	r19, 0x01	; 1
    3944:	30 93 9f 0e 	sts	0x0E9F, r19
    3948:	20 93 9e 0e 	sts	0x0E9E, r18
    arp_request->protocol_address_type = HTON16(ARP_PROT_ADDR_TYPE_IP);
    394c:	88 e0       	ldi	r24, 0x08	; 8
    394e:	90 e0       	ldi	r25, 0x00	; 0
    3950:	90 93 a1 0e 	sts	0x0EA1, r25
    3954:	80 93 a0 0e 	sts	0x0EA0, r24
    arp_request->hardware_address_size = ARP_HW_ADDR_SIZE_ETHERNET;
    3958:	86 e0       	ldi	r24, 0x06	; 6
    395a:	80 93 a2 0e 	sts	0x0EA2, r24
    arp_request->protocol_address_size = ARP_PROT_ADDR_SIZE_IP;
    395e:	84 e0       	ldi	r24, 0x04	; 4
    3960:	80 93 a3 0e 	sts	0x0EA3, r24

    /* request */
    arp_request->operation = HTON16(ARP_OP_REQUEST);
    3964:	30 93 a5 0e 	sts	0x0EA5, r19
    3968:	20 93 a4 0e 	sts	0x0EA4, r18

    /* we are source */
    memcpy(arp_request->source_mac, ethernet_get_mac(), sizeof(arp_request->source_mac));
    396c:	0e 94 13 1e 	call	0x3c26	; 0x3c26 <ethernet_get_mac>
    3970:	a6 ea       	ldi	r26, 0xA6	; 166
    3972:	be e0       	ldi	r27, 0x0E	; 14
    3974:	fc 01       	movw	r30, r24
    3976:	86 e0       	ldi	r24, 0x06	; 6
    3978:	01 90       	ld	r0, Z+
    397a:	0d 92       	st	X+, r0
    397c:	81 50       	subi	r24, 0x01	; 1
    397e:	e1 f7       	brne	.-8      	; 0x3978 <arp_get_mac+0x9e>
    memcpy(arp_request->source_ip, ip_get_address(), sizeof(arp_request->source_ip));
    3980:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <ip_get_address>
    3984:	fc 01       	movw	r30, r24
    3986:	80 81       	ld	r24, Z
    3988:	91 81       	ldd	r25, Z+1	; 0x01
    398a:	a2 81       	ldd	r26, Z+2	; 0x02
    398c:	b3 81       	ldd	r27, Z+3	; 0x03
    398e:	80 93 ac 0e 	sts	0x0EAC, r24
    3992:	90 93 ad 0e 	sts	0x0EAD, r25
    3996:	a0 93 ae 0e 	sts	0x0EAE, r26
    399a:	b0 93 af 0e 	sts	0x0EAF, r27

    /* unknown destination mac address */
    memset(arp_request->dest_mac, 0, sizeof(arp_request->dest_mac));
    399e:	80 eb       	ldi	r24, 0xB0	; 176
    39a0:	9e e0       	ldi	r25, 0x0E	; 14
    39a2:	fc 01       	movw	r30, r24
    39a4:	86 e0       	ldi	r24, 0x06	; 6
    39a6:	df 01       	movw	r26, r30
    39a8:	1d 92       	st	X+, r1
    39aa:	8a 95       	dec	r24
    39ac:	e9 f7       	brne	.-6      	; 0x39a8 <arp_get_mac+0xce>
    /* the ipv4 address we request */
    memcpy(arp_request->dest_ip, ip, sizeof(arp_request->dest_ip));
    39ae:	f7 01       	movw	r30, r14
    39b0:	80 81       	ld	r24, Z
    39b2:	91 81       	ldd	r25, Z+1	; 0x01
    39b4:	a2 81       	ldd	r26, Z+2	; 0x02
    39b6:	b3 81       	ldd	r27, Z+3	; 0x03
    39b8:	80 93 b6 0e 	sts	0x0EB6, r24
    39bc:	90 93 b7 0e 	sts	0x0EB7, r25
    39c0:	a0 93 b8 0e 	sts	0x0EB8, r26
    39c4:	b0 93 b9 0e 	sts	0x0EB9, r27

    /* send as a broadcast */
    uint8_t dest_mac[6];
    memset(dest_mac, 0xff, sizeof(dest_mac));
    39c8:	8e 01       	movw	r16, r28
    39ca:	0f 5f       	subi	r16, 0xFF	; 255
    39cc:	1f 4f       	sbci	r17, 0xFF	; 255
    39ce:	c8 01       	movw	r24, r16
    39d0:	6f ef       	ldi	r22, 0xFF	; 255
    39d2:	70 e0       	ldi	r23, 0x00	; 0
    39d4:	46 e0       	ldi	r20, 0x06	; 6
    39d6:	50 e0       	ldi	r21, 0x00	; 0
    39d8:	0e 94 d4 3f 	call	0x7fa8	; 0x7fa8 <memset>
    return ethernet_send_packet(dest_mac,
    39dc:	c8 01       	movw	r24, r16
    39de:	66 e0       	ldi	r22, 0x06	; 6
    39e0:	78 e0       	ldi	r23, 0x08	; 8
    39e2:	4c e1       	ldi	r20, 0x1C	; 28
    39e4:	50 e0       	ldi	r21, 0x00	; 0
    39e6:	0e 94 16 1e 	call	0x3c2c	; 0x3c2c <ethernet_send_packet>
    39ea:	80 e0       	ldi	r24, 0x00	; 0

    /* send ARP request */
    arp_generate_request(ip);

    return false;
}
    39ec:	26 96       	adiw	r28, 0x06	; 6
    39ee:	0f b6       	in	r0, 0x3f	; 63
    39f0:	f8 94       	cli
    39f2:	de bf       	out	0x3e, r29	; 62
    39f4:	0f be       	out	0x3f, r0	; 63
    39f6:	cd bf       	out	0x3d, r28	; 61
    39f8:	cf 91       	pop	r28
    39fa:	df 91       	pop	r29
    39fc:	1f 91       	pop	r17
    39fe:	0f 91       	pop	r16
    3a00:	ff 90       	pop	r15
    3a02:	ef 90       	pop	r14
    3a04:	df 90       	pop	r13
    3a06:	cf 90       	pop	r12
    3a08:	08 95       	ret

00003a0a <arp_handle_packet>:
 * \param[in] packet A pointer to the buffer containing the incoming ARP packet.
 * \param[in] packet_len The length of the incoming packet.
 * \returns \c true if the packet was successfully handled, \c false otherwise.
 */
bool arp_handle_packet(const struct arp_header* packet, uint16_t packet_len)
{
    3a0a:	6f 92       	push	r6
    3a0c:	7f 92       	push	r7
    3a0e:	8f 92       	push	r8
    3a10:	9f 92       	push	r9
    3a12:	af 92       	push	r10
    3a14:	bf 92       	push	r11
    3a16:	cf 92       	push	r12
    3a18:	df 92       	push	r13
    3a1a:	ef 92       	push	r14
    3a1c:	ff 92       	push	r15
    3a1e:	0f 93       	push	r16
    3a20:	1f 93       	push	r17
    3a22:	cf 93       	push	r28
    3a24:	df 93       	push	r29
    3a26:	8c 01       	movw	r16, r24
    if(packet_len < sizeof(*packet))
    3a28:	6c 31       	cpi	r22, 0x1C	; 28
    3a2a:	71 05       	cpc	r23, r1
    3a2c:	08 f4       	brcc	.+2      	; 0x3a30 <arp_handle_packet+0x26>
    3a2e:	c3 c0       	rjmp	.+390    	; 0x3bb6 <arp_handle_packet+0x1ac>
        return false;

    /* check if packet is for our ip address */
    if(memcmp(&packet->dest_ip, ip_get_address(), sizeof(packet->dest_ip)) != 0)
    3a30:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <ip_get_address>
    3a34:	bc 01       	movw	r22, r24
    3a36:	c8 01       	movw	r24, r16
    3a38:	48 96       	adiw	r24, 0x18	; 24
    3a3a:	44 e0       	ldi	r20, 0x04	; 4
    3a3c:	50 e0       	ldi	r21, 0x00	; 0
    3a3e:	0e 94 ac 3f 	call	0x7f58	; 0x7f58 <memcmp>
    3a42:	00 97       	sbiw	r24, 0x00	; 0
    3a44:	09 f0       	breq	.+2      	; 0x3a48 <arp_handle_packet+0x3e>
    3a46:	b7 c0       	rjmp	.+366    	; 0x3bb6 <arp_handle_packet+0x1ac>
        return false;
    /* check hardware address type: ethernet */
    if(packet->hardware_address_type != HTON16(ARP_HW_ADDR_TYPE_ETHERNET))
    3a48:	f8 01       	movw	r30, r16
    3a4a:	80 81       	ld	r24, Z
    3a4c:	91 81       	ldd	r25, Z+1	; 0x01
    3a4e:	80 50       	subi	r24, 0x00	; 0
    3a50:	91 40       	sbci	r25, 0x01	; 1
    3a52:	09 f0       	breq	.+2      	; 0x3a56 <arp_handle_packet+0x4c>
    3a54:	b0 c0       	rjmp	.+352    	; 0x3bb6 <arp_handle_packet+0x1ac>
        return false;
    /* check protocol address type: ip */
    if(packet->protocol_address_type != HTON16(ARP_PROT_ADDR_TYPE_IP))
    3a56:	f8 01       	movw	r30, r16
    3a58:	82 81       	ldd	r24, Z+2	; 0x02
    3a5a:	93 81       	ldd	r25, Z+3	; 0x03
    3a5c:	08 97       	sbiw	r24, 0x08	; 8
    3a5e:	09 f0       	breq	.+2      	; 0x3a62 <arp_handle_packet+0x58>
    3a60:	aa c0       	rjmp	.+340    	; 0x3bb6 <arp_handle_packet+0x1ac>
        return false;
    /* check hardware and protocol address size: 6 bytes mac, 4 bytes ip */
    if(packet->hardware_address_size != ARP_HW_ADDR_SIZE_ETHERNET ||
    3a62:	84 81       	ldd	r24, Z+4	; 0x04
    3a64:	86 30       	cpi	r24, 0x06	; 6
    3a66:	09 f0       	breq	.+2      	; 0x3a6a <arp_handle_packet+0x60>
    3a68:	a6 c0       	rjmp	.+332    	; 0x3bb6 <arp_handle_packet+0x1ac>
    3a6a:	85 81       	ldd	r24, Z+5	; 0x05
    3a6c:	84 30       	cpi	r24, 0x04	; 4
    3a6e:	09 f0       	breq	.+2      	; 0x3a72 <arp_handle_packet+0x68>
    3a70:	a2 c0       	rjmp	.+324    	; 0x3bb6 <arp_handle_packet+0x1ac>
       packet->protocol_address_size != ARP_PROT_ADDR_SIZE_IP)
        return false;

    /* check arp operation */
    uint16_t op = packet->operation;
    3a72:	a6 80       	ldd	r10, Z+6	; 0x06
    3a74:	b7 80       	ldd	r11, Z+7	; 0x07
    switch(op)
    3a76:	f0 e0       	ldi	r31, 0x00	; 0
    3a78:	af 16       	cp	r10, r31
    3a7a:	f1 e0       	ldi	r31, 0x01	; 1
    3a7c:	bf 06       	cpc	r11, r31
    3a7e:	31 f0       	breq	.+12     	; 0x3a8c <arp_handle_packet+0x82>
    3a80:	20 e0       	ldi	r18, 0x00	; 0
    3a82:	a2 16       	cp	r10, r18
    3a84:	22 e0       	ldi	r18, 0x02	; 2
    3a86:	b2 06       	cpc	r11, r18
    3a88:	09 f0       	breq	.+2      	; 0x3a8c <arp_handle_packet+0x82>
    3a8a:	95 c0       	rjmp	.+298    	; 0x3bb6 <arp_handle_packet+0x1ac>
    {
        case HTON16(ARP_OP_REQUEST):
        case HTON16(ARP_OP_REPLY):

            /* put host into table */
            arp_insert(packet->source_mac, packet->source_ip);
    3a8c:	28 e0       	ldi	r18, 0x08	; 8
    3a8e:	62 2e       	mov	r6, r18
    3a90:	71 2c       	mov	r7, r1
    3a92:	60 0e       	add	r6, r16
    3a94:	71 1e       	adc	r7, r17
    3a96:	9e e0       	ldi	r25, 0x0E	; 14
    3a98:	89 2e       	mov	r8, r25
    3a9a:	91 2c       	mov	r9, r1
    3a9c:	80 0e       	add	r8, r16
    3a9e:	91 1e       	adc	r9, r17
    3aa0:	ee 24       	eor	r14, r14
    3aa2:	ea 94       	dec	r14
    3aa4:	fe 2c       	mov	r15, r14
    3aa6:	8e ea       	ldi	r24, 0xAE	; 174
    3aa8:	c8 2e       	mov	r12, r24
    3aaa:	81 e0       	ldi	r24, 0x01	; 1
    3aac:	d8 2e       	mov	r13, r24
    3aae:	e6 01       	movw	r28, r12
    3ab0:	13 c0       	rjmp	.+38     	; 0x3ad8 <arp_handle_packet+0xce>
    struct arp_entry* entry = &arp_table[0];
    struct arp_entry* entry_used = entry;
    uint16_t timeout_min = 0xffff;
    for(; entry < &arp_table[ARP_TABLE_SIZE]; ++entry)
    {
        if(memcmp(entry->ip, ip, sizeof(entry->ip)) == 0)
    3ab2:	ce 01       	movw	r24, r28
    3ab4:	07 96       	adiw	r24, 0x07	; 7
    3ab6:	b4 01       	movw	r22, r8
    3ab8:	44 e0       	ldi	r20, 0x04	; 4
    3aba:	50 e0       	ldi	r21, 0x00	; 0
    3abc:	0e 94 ac 3f 	call	0x7f58	; 0x7f58 <memcmp>
    3ac0:	00 97       	sbiw	r24, 0x00	; 0
    3ac2:	79 f0       	breq	.+30     	; 0x3ae2 <arp_handle_packet+0xd8>
        {
            entry_used = entry;
            break;
        }
        else if(timeout_min > entry->timeout)
    3ac4:	88 81       	ld	r24, Y
    3ac6:	90 e0       	ldi	r25, 0x00	; 0
    3ac8:	8e 15       	cp	r24, r14
    3aca:	9f 05       	cpc	r25, r15
    3acc:	10 f0       	brcs	.+4      	; 0x3ad2 <arp_handle_packet+0xc8>
    3ace:	c7 01       	movw	r24, r14
    3ad0:	01 c0       	rjmp	.+2      	; 0x3ad4 <arp_handle_packet+0xca>
    3ad2:	6e 01       	movw	r12, r28
     * available, overwrite the oldest one.
     */
    struct arp_entry* entry = &arp_table[0];
    struct arp_entry* entry_used = entry;
    uint16_t timeout_min = 0xffff;
    for(; entry < &arp_table[ARP_TABLE_SIZE]; ++entry)
    3ad4:	2b 96       	adiw	r28, 0x0b	; 11
    3ad6:	7c 01       	movw	r14, r24
    3ad8:	81 e0       	ldi	r24, 0x01	; 1
    3ada:	ca 3d       	cpi	r28, 0xDA	; 218
    3adc:	d8 07       	cpc	r29, r24
    3ade:	49 f7       	brne	.-46     	; 0x3ab2 <arp_handle_packet+0xa8>
    3ae0:	e6 01       	movw	r28, r12
            entry_used = entry;
        }
    }

    /* insert mac address */
    memcpy(entry_used->mac, mac, sizeof(entry_used->mac));
    3ae2:	de 01       	movw	r26, r28
    3ae4:	11 96       	adiw	r26, 0x01	; 1
    3ae6:	f3 01       	movw	r30, r6
    3ae8:	86 e0       	ldi	r24, 0x06	; 6
    3aea:	01 90       	ld	r0, Z+
    3aec:	0d 92       	st	X+, r0
    3aee:	81 50       	subi	r24, 0x01	; 1
    3af0:	e1 f7       	brne	.-8      	; 0x3aea <arp_handle_packet+0xe0>
    /* insert ip address */
    memcpy(entry_used->ip, ip, sizeof(entry_used->ip));
    3af2:	f8 01       	movw	r30, r16
    3af4:	86 85       	ldd	r24, Z+14	; 0x0e
    3af6:	97 85       	ldd	r25, Z+15	; 0x0f
    3af8:	a0 89       	ldd	r26, Z+16	; 0x10
    3afa:	b1 89       	ldd	r27, Z+17	; 0x11
    3afc:	8f 83       	std	Y+7, r24	; 0x07
    3afe:	98 87       	std	Y+8, r25	; 0x08
    3b00:	a9 87       	std	Y+9, r26	; 0x09
    3b02:	ba 87       	std	Y+10, r27	; 0x0a
    /* start timeout */
    entry_used->timeout = ARP_TIMEOUT;
    3b04:	8c e3       	ldi	r24, 0x3C	; 60
    3b06:	88 83       	st	Y, r24
        case HTON16(ARP_OP_REPLY):

            /* put host into table */
            arp_insert(packet->source_mac, packet->source_ip);
            /* reply */
            return op == HTON16(ARP_OP_REQUEST) ? arp_generate_reply(packet) : true;
    3b08:	f0 e0       	ldi	r31, 0x00	; 0
    3b0a:	af 16       	cp	r10, r31
    3b0c:	f1 e0       	ldi	r31, 0x01	; 1
    3b0e:	bf 06       	cpc	r11, r31
    3b10:	11 f0       	breq	.+4      	; 0x3b16 <arp_handle_packet+0x10c>
    3b12:	81 e0       	ldi	r24, 0x01	; 1
    3b14:	51 c0       	rjmp	.+162    	; 0x3bb8 <arp_handle_packet+0x1ae>
bool arp_generate_reply(const struct arp_header* packet)
{
    struct arp_header* arp_reply = (struct arp_header*) ethernet_get_buffer();

    /* keep hardware types, protocol types and address sizes */
    arp_reply->hardware_address_type = packet->hardware_address_type;
    3b16:	f8 01       	movw	r30, r16
    3b18:	80 81       	ld	r24, Z
    3b1a:	91 81       	ldd	r25, Z+1	; 0x01
    3b1c:	90 93 9f 0e 	sts	0x0E9F, r25
    3b20:	80 93 9e 0e 	sts	0x0E9E, r24
    arp_reply->protocol_address_type = packet->protocol_address_type;
    3b24:	82 81       	ldd	r24, Z+2	; 0x02
    3b26:	93 81       	ldd	r25, Z+3	; 0x03
    3b28:	90 93 a1 0e 	sts	0x0EA1, r25
    3b2c:	80 93 a0 0e 	sts	0x0EA0, r24
    arp_reply->hardware_address_size = packet->hardware_address_size;
    3b30:	84 81       	ldd	r24, Z+4	; 0x04
    3b32:	80 93 a2 0e 	sts	0x0EA2, r24
    arp_reply->protocol_address_size = packet->protocol_address_size;
    3b36:	85 81       	ldd	r24, Z+5	; 0x05
    3b38:	80 93 a3 0e 	sts	0x0EA3, r24
    
    /* we want to reply */
    arp_reply->operation = HTON16(ARP_OP_REPLY);
    3b3c:	80 e0       	ldi	r24, 0x00	; 0
    3b3e:	92 e0       	ldi	r25, 0x02	; 2
    3b40:	90 93 a5 0e 	sts	0x0EA5, r25
    3b44:	80 93 a4 0e 	sts	0x0EA4, r24

    /* source mac address */
    memcpy(arp_reply->source_mac, ethernet_get_mac(), sizeof(arp_reply->source_mac));
    3b48:	0e 94 13 1e 	call	0x3c26	; 0x3c26 <ethernet_get_mac>
    3b4c:	a6 ea       	ldi	r26, 0xA6	; 166
    3b4e:	be e0       	ldi	r27, 0x0E	; 14
    3b50:	fc 01       	movw	r30, r24
    3b52:	86 e0       	ldi	r24, 0x06	; 6
    3b54:	01 90       	ld	r0, Z+
    3b56:	0d 92       	st	X+, r0
    3b58:	81 50       	subi	r24, 0x01	; 1
    3b5a:	e1 f7       	brne	.-8      	; 0x3b54 <arp_handle_packet+0x14a>
    /* source ip address */
    memcpy(arp_reply->source_ip, ip_get_address(), sizeof(arp_reply->source_ip));
    3b5c:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <ip_get_address>
    3b60:	fc 01       	movw	r30, r24
    3b62:	80 81       	ld	r24, Z
    3b64:	91 81       	ldd	r25, Z+1	; 0x01
    3b66:	a2 81       	ldd	r26, Z+2	; 0x02
    3b68:	b3 81       	ldd	r27, Z+3	; 0x03
    3b6a:	80 93 ac 0e 	sts	0x0EAC, r24
    3b6e:	90 93 ad 0e 	sts	0x0EAD, r25
    3b72:	a0 93 ae 0e 	sts	0x0EAE, r26
    3b76:	b0 93 af 0e 	sts	0x0EAF, r27
    /* source mac and ip addresses of request are destination addresses of reply */
    memcpy(arp_reply->dest_mac, packet->source_mac, sizeof(arp_reply->dest_mac));
    3b7a:	a0 eb       	ldi	r26, 0xB0	; 176
    3b7c:	be e0       	ldi	r27, 0x0E	; 14
    3b7e:	f3 01       	movw	r30, r6
    3b80:	86 e0       	ldi	r24, 0x06	; 6
    3b82:	01 90       	ld	r0, Z+
    3b84:	0d 92       	st	X+, r0
    3b86:	81 50       	subi	r24, 0x01	; 1
    3b88:	e1 f7       	brne	.-8      	; 0x3b82 <arp_handle_packet+0x178>
    memcpy(arp_reply->dest_ip, packet->source_ip, sizeof(arp_reply->dest_ip));
    3b8a:	f8 01       	movw	r30, r16
    3b8c:	86 85       	ldd	r24, Z+14	; 0x0e
    3b8e:	97 85       	ldd	r25, Z+15	; 0x0f
    3b90:	a0 89       	ldd	r26, Z+16	; 0x10
    3b92:	b1 89       	ldd	r27, Z+17	; 0x11
    3b94:	80 93 b6 0e 	sts	0x0EB6, r24
    3b98:	90 93 b7 0e 	sts	0x0EB7, r25
    3b9c:	a0 93 b8 0e 	sts	0x0EB8, r26
    3ba0:	b0 93 b9 0e 	sts	0x0EB9, r27

    return ethernet_send_packet(arp_reply->dest_mac,
    3ba4:	80 eb       	ldi	r24, 0xB0	; 176
    3ba6:	9e e0       	ldi	r25, 0x0E	; 14
    3ba8:	66 e0       	ldi	r22, 0x06	; 6
    3baa:	78 e0       	ldi	r23, 0x08	; 8
    3bac:	4c e1       	ldi	r20, 0x1C	; 28
    3bae:	50 e0       	ldi	r21, 0x00	; 0
    3bb0:	0e 94 16 1e 	call	0x3c2c	; 0x3c2c <ethernet_send_packet>
    3bb4:	01 c0       	rjmp	.+2      	; 0x3bb8 <arp_handle_packet+0x1ae>
    3bb6:	80 e0       	ldi	r24, 0x00	; 0
            return op == HTON16(ARP_OP_REQUEST) ? arp_generate_reply(packet) : true;

        default:
            return false;
    }
}
    3bb8:	df 91       	pop	r29
    3bba:	cf 91       	pop	r28
    3bbc:	1f 91       	pop	r17
    3bbe:	0f 91       	pop	r16
    3bc0:	ff 90       	pop	r15
    3bc2:	ef 90       	pop	r14
    3bc4:	df 90       	pop	r13
    3bc6:	cf 90       	pop	r12
    3bc8:	bf 90       	pop	r11
    3bca:	af 90       	pop	r10
    3bcc:	9f 90       	pop	r9
    3bce:	8f 90       	pop	r8
    3bd0:	7f 90       	pop	r7
    3bd2:	6f 90       	pop	r6
    3bd4:	08 95       	ret

00003bd6 <arp_init>:
/**
 * Initializes the ARP layer.
 */
void arp_init()
{
    memset(arp_table, 0, sizeof(arp_table));
    3bd6:	8c e2       	ldi	r24, 0x2C	; 44
    3bd8:	ee ea       	ldi	r30, 0xAE	; 174
    3bda:	f1 e0       	ldi	r31, 0x01	; 1
    3bdc:	df 01       	movw	r26, r30
    3bde:	1d 92       	st	X+, r1
    3be0:	8a 95       	dec	r24
    3be2:	e9 f7       	brne	.-6      	; 0x3bde <arp_init+0x8>

    int timer = timer_alloc(arp_interval, 0);
    3be4:	8f ef       	ldi	r24, 0xFF	; 255
    3be6:	9d e1       	ldi	r25, 0x1D	; 29
    3be8:	60 e0       	ldi	r22, 0x00	; 0
    3bea:	70 e0       	ldi	r23, 0x00	; 0
    3bec:	0e 94 8e 32 	call	0x651c	; 0x651c <timer_alloc>
    timer_set(timer, 5000);
    3bf0:	48 e8       	ldi	r20, 0x88	; 136
    3bf2:	53 e1       	ldi	r21, 0x13	; 19
    3bf4:	60 e0       	ldi	r22, 0x00	; 0
    3bf6:	70 e0       	ldi	r23, 0x00	; 0
    3bf8:	0e 94 ec 31 	call	0x63d8	; 0x63d8 <timer_set>
}
    3bfc:	08 95       	ret

00003bfe <arp_interval>:
 * Global ARP timeout handler.
 *
 * \param[in] timer The identifier of the timer which generated the timeout.
 */
void arp_interval(int timer)
{
    3bfe:	ee ea       	ldi	r30, 0xAE	; 174
    3c00:	f1 e0       	ldi	r31, 0x01	; 1
    3c02:	06 c0       	rjmp	.+12     	; 0x3c10 <arp_interval+0x12>
    struct arp_entry* entry = &arp_table[0];
    for(; entry < &arp_table[ARP_TABLE_SIZE]; ++entry)
    {
        if(entry->timeout > 0)
    3c04:	20 81       	ld	r18, Z
    3c06:	22 23       	and	r18, r18
    3c08:	11 f0       	breq	.+4      	; 0x3c0e <arp_interval+0x10>
            --entry->timeout;
    3c0a:	21 50       	subi	r18, 0x01	; 1
    3c0c:	20 83       	st	Z, r18
 * \param[in] timer The identifier of the timer which generated the timeout.
 */
void arp_interval(int timer)
{
    struct arp_entry* entry = &arp_table[0];
    for(; entry < &arp_table[ARP_TABLE_SIZE]; ++entry)
    3c0e:	3b 96       	adiw	r30, 0x0b	; 11
    3c10:	21 e0       	ldi	r18, 0x01	; 1
    3c12:	ea 3d       	cpi	r30, 0xDA	; 218
    3c14:	f2 07       	cpc	r31, r18
    3c16:	b1 f7       	brne	.-20     	; 0x3c04 <arp_interval+0x6>
    {
        if(entry->timeout > 0)
            --entry->timeout;
    }

    timer_set(timer, 5000);
    3c18:	48 e8       	ldi	r20, 0x88	; 136
    3c1a:	53 e1       	ldi	r21, 0x13	; 19
    3c1c:	60 e0       	ldi	r22, 0x00	; 0
    3c1e:	70 e0       	ldi	r23, 0x00	; 0
    3c20:	0e 94 ec 31 	call	0x63d8	; 0x63d8 <timer_set>
}
    3c24:	08 95       	ret

00003c26 <ethernet_get_mac>:
 * \returns The buffer containing the ethernet address.
 */
const uint8_t* ethernet_get_mac()
{
    return ethernet_mac;
}
    3c26:	8a ed       	ldi	r24, 0xDA	; 218
    3c28:	91 e0       	ldi	r25, 0x01	; 1
    3c2a:	08 95       	ret

00003c2c <ethernet_send_packet>:
 * \param[in] type The protocol identifier of the upper layer protocol.
 * \param[in] data_len The length of the packet payload which is read from the global transmit buffer.
 * \returns \c true on success, \c false on failure.
 */
bool ethernet_send_packet(const uint8_t* mac_dest, uint16_t type, uint16_t data_len)
{
    3c2c:	0f 93       	push	r16
    3c2e:	1f 93       	push	r17
    3c30:	cf 93       	push	r28
    3c32:	df 93       	push	r29
    3c34:	fc 01       	movw	r30, r24
    3c36:	ea 01       	movw	r28, r20
    if(data_len > sizeof(ethernet_rx_buffer) - NET_HEADER_SIZE_ETHERNET)
    3c38:	81 e0       	ldi	r24, 0x01	; 1
    3c3a:	4d 3c       	cpi	r20, 0xCD	; 205
    3c3c:	58 07       	cpc	r21, r24
    3c3e:	10 f0       	brcs	.+4      	; 0x3c44 <ethernet_send_packet+0x18>
    3c40:	80 e0       	ldi	r24, 0x00	; 0
    3c42:	22 c0       	rjmp	.+68     	; 0x3c88 <ethernet_send_packet+0x5c>
        return false;

    struct ethernet_header* header = (struct ethernet_header*) ethernet_tx_buffer;
    3c44:	80 e9       	ldi	r24, 0x90	; 144
    3c46:	9e e0       	ldi	r25, 0x0E	; 14
    memcpy(header->destination, mac_dest, 6);
    3c48:	18 2f       	mov	r17, r24
    3c4a:	09 2f       	mov	r16, r25
    3c4c:	dc 01       	movw	r26, r24
    3c4e:	86 e0       	ldi	r24, 0x06	; 6
    3c50:	01 90       	ld	r0, Z+
    3c52:	0d 92       	st	X+, r0
    3c54:	81 50       	subi	r24, 0x01	; 1
    3c56:	e1 f7       	brne	.-8      	; 0x3c50 <ethernet_send_packet+0x24>
    memcpy(header->source, ethernet_mac, 6);
    3c58:	a6 e9       	ldi	r26, 0x96	; 150
    3c5a:	be e0       	ldi	r27, 0x0E	; 14
    3c5c:	ea ed       	ldi	r30, 0xDA	; 218
    3c5e:	f1 e0       	ldi	r31, 0x01	; 1
    3c60:	86 e0       	ldi	r24, 0x06	; 6
    3c62:	01 90       	ld	r0, Z+
    3c64:	0d 92       	st	X+, r0
    3c66:	81 50       	subi	r24, 0x01	; 1
    3c68:	e1 f7       	brne	.-8      	; 0x3c62 <ethernet_send_packet+0x36>
    header->type_length = hton16(type);
    3c6a:	cb 01       	movw	r24, r22
    3c6c:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    3c70:	90 93 9d 0e 	sts	0x0E9D, r25
    3c74:	80 93 9c 0e 	sts	0x0E9C, r24

    return hal_send_packet((uint8_t*) header, data_len + NET_HEADER_SIZE_ETHERNET);
    3c78:	2e 96       	adiw	r28, 0x0e	; 14
    3c7a:	81 2f       	mov	r24, r17
    3c7c:	90 2f       	mov	r25, r16
    3c7e:	be 01       	movw	r22, r28
    3c80:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <enc424j600PacketSend>
    3c84:	81 11       	cpse	r24, r1
    3c86:	81 e0       	ldi	r24, 0x01	; 1
}
    3c88:	df 91       	pop	r29
    3c8a:	cf 91       	pop	r28
    3c8c:	1f 91       	pop	r17
    3c8e:	0f 91       	pop	r16
    3c90:	08 95       	ret

00003c92 <ethernet_handle_packet>:
 *
 * \returns \c true if a packet has been handled, \c false if none has been waiting.
 */
bool ethernet_handle_packet()
{
    uint16_t packet_size = hal_receive_packet(ethernet_rx_buffer, sizeof(ethernet_rx_buffer));
    3c92:	86 eb       	ldi	r24, 0xB6	; 182
    3c94:	9c e0       	ldi	r25, 0x0C	; 12
    3c96:	6a ed       	ldi	r22, 0xDA	; 218
    3c98:	71 e0       	ldi	r23, 0x01	; 1
    3c9a:	0e 94 7b 35 	call	0x6af6	; 0x6af6 <enc424j600PacketReceive>
    if(packet_size < 1)
    3c9e:	00 97       	sbiw	r24, 0x00	; 0
    3ca0:	11 f4       	brne	.+4      	; 0x3ca6 <ethernet_handle_packet+0x14>
    3ca2:	80 e0       	ldi	r24, 0x00	; 0
    3ca4:	08 95       	ret
        return false;

    struct ethernet_header* header = (struct ethernet_header*) ethernet_rx_buffer;
    uint8_t* data = (uint8_t*) (header + 1);
    packet_size -= NET_HEADER_SIZE_ETHERNET; /* drop ethernet header */
    3ca6:	bc 01       	movw	r22, r24
    3ca8:	6e 50       	subi	r22, 0x0E	; 14
    3caa:	70 40       	sbci	r23, 0x00	; 0

    switch(header->type_length)
    3cac:	80 91 c2 0c 	lds	r24, 0x0CC2
    3cb0:	90 91 c3 0c 	lds	r25, 0x0CC3
    3cb4:	88 30       	cpi	r24, 0x08	; 8
    3cb6:	91 05       	cpc	r25, r1
    3cb8:	49 f0       	breq	.+18     	; 0x3ccc <ethernet_handle_packet+0x3a>
    3cba:	88 50       	subi	r24, 0x08	; 8
    3cbc:	96 40       	sbci	r25, 0x06	; 6
    3cbe:	21 f4       	brne	.+8      	; 0x3cc8 <ethernet_handle_packet+0x36>
    {
        case HTON16(ETHERNET_FRAME_TYPE_ARP):
            arp_handle_packet((struct arp_header*) data, packet_size);
    3cc0:	84 ec       	ldi	r24, 0xC4	; 196
    3cc2:	9c e0       	ldi	r25, 0x0C	; 12
    3cc4:	0e 94 05 1d 	call	0x3a0a	; 0x3a0a <arp_handle_packet>
    3cc8:	81 e0       	ldi	r24, 0x01	; 1
    3cca:	08 95       	ret
            break;
        case HTON16(ETHERNET_FRAME_TYPE_IP):
            ip_handle_packet((struct ip_header*) data, packet_size);
    3ccc:	84 ec       	ldi	r24, 0xC4	; 196
    3cce:	9c e0       	ldi	r25, 0x0C	; 12
    3cd0:	0e 94 1d 20 	call	0x403a	; 0x403a <ip_handle_packet>
    3cd4:	81 e0       	ldi	r24, 0x01	; 1
        default:
            break;
    }

    return true;
}
    3cd6:	08 95       	ret

00003cd8 <ethernet_init>:
 * Initializes the ethernet layer and assigns an ethernet address.
 *
 * \param[in] mac The ethernet MAC address to configure for the network interface. Six bytes are used from this buffer.
 */
void ethernet_init(const uint8_t* mac)
{
    3cd8:	9c 01       	movw	r18, r24
	memset(ethernet_mac, 0, sizeof(ethernet_mac));
    3cda:	ea ed       	ldi	r30, 0xDA	; 218
    3cdc:	f1 e0       	ldi	r31, 0x01	; 1
    3cde:	86 e0       	ldi	r24, 0x06	; 6
    3ce0:	df 01       	movw	r26, r30
    3ce2:	1d 92       	st	X+, r1
    3ce4:	8a 95       	dec	r24
    3ce6:	e9 f7       	brne	.-6      	; 0x3ce2 <ethernet_init+0xa>

	if(NULL != mac) {
    3ce8:	21 15       	cp	r18, r1
    3cea:	31 05       	cpc	r19, r1
    3cec:	39 f0       	breq	.+14     	; 0x3cfc <ethernet_init+0x24>
		memcpy(ethernet_mac, mac, sizeof(ethernet_mac));
    3cee:	df 01       	movw	r26, r30
    3cf0:	f9 01       	movw	r30, r18
    3cf2:	86 e0       	ldi	r24, 0x06	; 6
    3cf4:	01 90       	ld	r0, Z+
    3cf6:	0d 92       	st	X+, r0
    3cf8:	81 50       	subi	r24, 0x01	; 1
    3cfa:	e1 f7       	brne	.-8      	; 0x3cf4 <ethernet_init+0x1c>
    3cfc:	08 95       	ret

00003cfe <icmp_init>:
/**
 * Initializes the ICMP layer.
 */
void icmp_init()
{
}
    3cfe:	08 95       	ret

00003d00 <icmp_handle_packet>:
 * \param[in] packet A pointer to the buffer containing the ICMP packet.
 * \param[in] packet_len The length of the ICMP packet.
 * \returns \c true if the incoming packet could be handled, \c false otherwise.
 */
bool icmp_handle_packet(const uint8_t* ip, const struct icmp_header* packet, uint16_t packet_len)
{
    3d00:	cf 92       	push	r12
    3d02:	df 92       	push	r13
    3d04:	ef 92       	push	r14
    3d06:	ff 92       	push	r15
    3d08:	0f 93       	push	r16
    3d0a:	1f 93       	push	r17
    3d0c:	cf 93       	push	r28
    3d0e:	df 93       	push	r29
    3d10:	6c 01       	movw	r12, r24
    3d12:	eb 01       	movw	r28, r22
    3d14:	f4 2e       	mov	r15, r20
    3d16:	e5 2e       	mov	r14, r21
	if(ntoh16(packet->checksum) != ~net_calc_checksum(0, (const uint8_t*) packet, packet_len, 2))
    3d18:	8a 81       	ldd	r24, Y+2	; 0x02
    3d1a:	9b 81       	ldd	r25, Y+3	; 0x03
    3d1c:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    3d20:	8c 01       	movw	r16, r24
    3d22:	80 e0       	ldi	r24, 0x00	; 0
    3d24:	90 e0       	ldi	r25, 0x00	; 0
    3d26:	be 01       	movw	r22, r28
    3d28:	4f 2d       	mov	r20, r15
    3d2a:	5e 2d       	mov	r21, r14
    3d2c:	22 e0       	ldi	r18, 0x02	; 2
    3d2e:	0e 94 a4 20 	call	0x4148	; 0x4148 <net_calc_checksum>
    3d32:	80 95       	com	r24
    3d34:	90 95       	com	r25
    3d36:	08 17       	cp	r16, r24
    3d38:	19 07       	cpc	r17, r25
    3d3a:	21 f5       	brne	.+72     	; 0x3d84 <icmp_handle_packet+0x84>
		return false;

	switch(packet->type)
    3d3c:	88 81       	ld	r24, Y
    3d3e:	88 30       	cpi	r24, 0x08	; 8
    3d40:	09 f5       	brne	.+66     	; 0x3d84 <icmp_handle_packet+0x84>
	{
		case ICMP_TYPE_ECHO_REQUEST:
		{
			/* create packet as a copy */
			struct icmp_header* reply = (struct icmp_header*) ip_get_buffer();
    3d42:	02 eb       	ldi	r16, 0xB2	; 178
    3d44:	1e e0       	ldi	r17, 0x0E	; 14
			memcpy(reply, packet, packet_len);
    3d46:	c8 01       	movw	r24, r16
    3d48:	be 01       	movw	r22, r28
    3d4a:	4f 2d       	mov	r20, r15
    3d4c:	5e 2d       	mov	r21, r14
    3d4e:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <memcpy>

			/* we want to reply */
			reply->type = ICMP_TYPE_ECHO_REPLY;
    3d52:	10 92 b2 0e 	sts	0x0EB2, r1

			/* calculate new checksum */
			reply->checksum = hton16(~net_calc_checksum(0, (const uint8_t*) reply, packet_len, 2));
    3d56:	80 e0       	ldi	r24, 0x00	; 0
    3d58:	90 e0       	ldi	r25, 0x00	; 0
    3d5a:	b8 01       	movw	r22, r16
    3d5c:	4f 2d       	mov	r20, r15
    3d5e:	5e 2d       	mov	r21, r14
    3d60:	22 e0       	ldi	r18, 0x02	; 2
    3d62:	0e 94 a4 20 	call	0x4148	; 0x4148 <net_calc_checksum>
    3d66:	80 95       	com	r24
    3d68:	90 95       	com	r25
    3d6a:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    3d6e:	90 93 b5 0e 	sts	0x0EB5, r25
    3d72:	80 93 b4 0e 	sts	0x0EB4, r24

			return ip_send_packet(ip, IP_PROTOCOL_ICMP, packet_len);
    3d76:	c6 01       	movw	r24, r12
    3d78:	61 e0       	ldi	r22, 0x01	; 1
    3d7a:	4f 2d       	mov	r20, r15
    3d7c:	5e 2d       	mov	r21, r14
    3d7e:	0e 94 5f 1f 	call	0x3ebe	; 0x3ebe <ip_send_packet>
    3d82:	01 c0       	rjmp	.+2      	; 0x3d86 <icmp_handle_packet+0x86>
    3d84:	80 e0       	ldi	r24, 0x00	; 0
		case ICMP_TYPE_DESTINATION_UNREACHABLE:
			/* TODO */
		default:
			return false;
	}
}
    3d86:	df 91       	pop	r29
    3d88:	cf 91       	pop	r28
    3d8a:	1f 91       	pop	r17
    3d8c:	0f 91       	pop	r16
    3d8e:	ff 90       	pop	r15
    3d90:	ef 90       	pop	r14
    3d92:	df 90       	pop	r13
    3d94:	cf 90       	pop	r12
    3d96:	08 95       	ret

00003d98 <ip_get_address>:
 * \returns The buffer containing the IP address.
 */
const uint8_t* ip_get_address()
{
    return ip_address;
}
    3d98:	80 ee       	ldi	r24, 0xE0	; 224
    3d9a:	91 e0       	ldi	r25, 0x01	; 1
    3d9c:	08 95       	ret

00003d9e <ip_get_netmask>:
 * \returns The buffer containing the IP netmask.
 */
const uint8_t* ip_get_netmask()
{
    return ip_netmask;
}
    3d9e:	84 ee       	ldi	r24, 0xE4	; 228
    3da0:	91 e0       	ldi	r25, 0x01	; 1
    3da2:	08 95       	ret

00003da4 <ip_get_gateway>:
 * \returns The buffer containing the IP gateway.
 */
const uint8_t* ip_get_gateway()
{
    return ip_gateway;
}
    3da4:	88 ee       	ldi	r24, 0xE8	; 232
    3da6:	91 e0       	ldi	r25, 0x01	; 1
    3da8:	08 95       	ret

00003daa <ip_get_broadcast>:
 * Retrieves the broadcast address.
 *
 * \returns The buffer containing the broadcast address.
 */
const uint8_t* ip_get_broadcast()
{
    3daa:	40 e0       	ldi	r20, 0x00	; 0
    3dac:	20 e0       	ldi	r18, 0x00	; 0
    3dae:	30 e0       	ldi	r19, 0x00	; 0
    uint8_t zero = 0;
    for(uint8_t i = 0; i < sizeof(ip_broadcast); ++i)
    {
        ip_broadcast[i] = ip_address[i] | ~ip_netmask[i];
    3db0:	f9 01       	movw	r30, r18
    3db2:	ec 51       	subi	r30, 0x1C	; 28
    3db4:	fe 4f       	sbci	r31, 0xFE	; 254
    3db6:	80 81       	ld	r24, Z
    3db8:	80 95       	com	r24
    3dba:	f9 01       	movw	r30, r18
    3dbc:	e0 52       	subi	r30, 0x20	; 32
    3dbe:	fe 4f       	sbci	r31, 0xFE	; 254
    3dc0:	90 81       	ld	r25, Z
    3dc2:	89 2b       	or	r24, r25
    3dc4:	f9 01       	movw	r30, r18
    3dc6:	e4 51       	subi	r30, 0x14	; 20
    3dc8:	fe 4f       	sbci	r31, 0xFE	; 254
    3dca:	80 83       	st	Z, r24
        zero |= ip_broadcast[i];
    3dcc:	48 2b       	or	r20, r24
    3dce:	2f 5f       	subi	r18, 0xFF	; 255
    3dd0:	3f 4f       	sbci	r19, 0xFF	; 255
 * \returns The buffer containing the broadcast address.
 */
const uint8_t* ip_get_broadcast()
{
    uint8_t zero = 0;
    for(uint8_t i = 0; i < sizeof(ip_broadcast); ++i)
    3dd2:	24 30       	cpi	r18, 0x04	; 4
    3dd4:	31 05       	cpc	r19, r1
    3dd6:	61 f7       	brne	.-40     	; 0x3db0 <ip_get_broadcast+0x6>
    {
        ip_broadcast[i] = ip_address[i] | ~ip_netmask[i];
        zero |= ip_broadcast[i];
    }

    if(zero == 0)
    3dd8:	44 23       	and	r20, r20
    3dda:	61 f4       	brne	.+24     	; 0x3df4 <ip_get_broadcast+0x4a>
        memset(ip_broadcast, 255, sizeof(ip_broadcast));
    3ddc:	8f ef       	ldi	r24, 0xFF	; 255
    3dde:	9f ef       	ldi	r25, 0xFF	; 255
    3de0:	af ef       	ldi	r26, 0xFF	; 255
    3de2:	bf ef       	ldi	r27, 0xFF	; 255
    3de4:	80 93 ec 01 	sts	0x01EC, r24
    3de8:	90 93 ed 01 	sts	0x01ED, r25
    3dec:	a0 93 ee 01 	sts	0x01EE, r26
    3df0:	b0 93 ef 01 	sts	0x01EF, r27

    return ip_broadcast;
}
    3df4:	8c ee       	ldi	r24, 0xEC	; 236
    3df6:	91 e0       	ldi	r25, 0x01	; 1
    3df8:	08 95       	ret

00003dfa <ip_set_gateway>:
 * Configures a new IP gateway.
 *
 * \param[in] gateway The buffer containing the new IP gateway.
 */
void ip_set_gateway(const uint8_t* gateway)
{
    3dfa:	fc 01       	movw	r30, r24
    memset(ip_gateway, 0, 4);
    3dfc:	10 92 e8 01 	sts	0x01E8, r1
    3e00:	10 92 e9 01 	sts	0x01E9, r1
    3e04:	10 92 ea 01 	sts	0x01EA, r1
    3e08:	10 92 eb 01 	sts	0x01EB, r1

    if(gateway)
    3e0c:	00 97       	sbiw	r24, 0x00	; 0
    3e0e:	61 f0       	breq	.+24     	; 0x3e28 <ip_set_gateway+0x2e>
        memcpy(ip_gateway, gateway, 4);
    3e10:	80 81       	ld	r24, Z
    3e12:	91 81       	ldd	r25, Z+1	; 0x01
    3e14:	a2 81       	ldd	r26, Z+2	; 0x02
    3e16:	b3 81       	ldd	r27, Z+3	; 0x03
    3e18:	80 93 e8 01 	sts	0x01E8, r24
    3e1c:	90 93 e9 01 	sts	0x01E9, r25
    3e20:	a0 93 ea 01 	sts	0x01EA, r26
    3e24:	b0 93 eb 01 	sts	0x01EB, r27
    3e28:	08 95       	ret

00003e2a <ip_set_netmask>:
 * Configures a new IP netmask.
 *
 * \param[in] netmask The buffer containing the new IP netmask.
 */
void ip_set_netmask(const uint8_t* netmask)
{
    3e2a:	fc 01       	movw	r30, r24
    memset(ip_netmask, 255, 4);
    3e2c:	8f ef       	ldi	r24, 0xFF	; 255
    3e2e:	9f ef       	ldi	r25, 0xFF	; 255
    3e30:	af ef       	ldi	r26, 0xFF	; 255
    3e32:	bf ef       	ldi	r27, 0xFF	; 255
    3e34:	80 93 e4 01 	sts	0x01E4, r24
    3e38:	90 93 e5 01 	sts	0x01E5, r25
    3e3c:	a0 93 e6 01 	sts	0x01E6, r26
    3e40:	b0 93 e7 01 	sts	0x01E7, r27

    if(netmask)
    3e44:	30 97       	sbiw	r30, 0x00	; 0
    3e46:	69 f0       	breq	.+26     	; 0x3e62 <ip_set_netmask+0x38>
        memcpy(ip_netmask, netmask, 4);
    3e48:	80 81       	ld	r24, Z
    3e4a:	91 81       	ldd	r25, Z+1	; 0x01
    3e4c:	a2 81       	ldd	r26, Z+2	; 0x02
    3e4e:	b3 81       	ldd	r27, Z+3	; 0x03
    3e50:	80 93 e4 01 	sts	0x01E4, r24
    3e54:	90 93 e5 01 	sts	0x01E5, r25
    3e58:	a0 93 e6 01 	sts	0x01E6, r26
    3e5c:	b0 93 e7 01 	sts	0x01E7, r27
    3e60:	08 95       	ret
    else
        ip_netmask[3] = 0;
    3e62:	10 92 e7 01 	sts	0x01E7, r1
    3e66:	08 95       	ret

00003e68 <ip_set_address>:
 * Configures a new IP address.
 *
 * \param[in] ip_local The buffer containing the new IP address. May be NULL to accept broadcasts only.
 */
void ip_set_address(const uint8_t* ip_local)
{
    3e68:	fc 01       	movw	r30, r24
    memset(ip_address, 0, 4);
    3e6a:	10 92 e0 01 	sts	0x01E0, r1
    3e6e:	10 92 e1 01 	sts	0x01E1, r1
    3e72:	10 92 e2 01 	sts	0x01E2, r1
    3e76:	10 92 e3 01 	sts	0x01E3, r1

    if(ip_local)
    3e7a:	00 97       	sbiw	r24, 0x00	; 0
    3e7c:	61 f0       	breq	.+24     	; 0x3e96 <ip_set_address+0x2e>
        memcpy(ip_address, ip_local, 4);
    3e7e:	80 81       	ld	r24, Z
    3e80:	91 81       	ldd	r25, Z+1	; 0x01
    3e82:	a2 81       	ldd	r26, Z+2	; 0x02
    3e84:	b3 81       	ldd	r27, Z+3	; 0x03
    3e86:	80 93 e0 01 	sts	0x01E0, r24
    3e8a:	90 93 e1 01 	sts	0x01E1, r25
    3e8e:	a0 93 e2 01 	sts	0x01E2, r26
    3e92:	b0 93 e3 01 	sts	0x01E3, r27
    3e96:	08 95       	ret

00003e98 <ip_init>:
 * \param[in] ip Buffer which contains an IP address. May be NULL.
 * \param[in] netmask Buffer which contains the netmask. May be NULL.
 * \param[in] gateway Buffer which contains the gateway. May be NULL.
 */
void ip_init(const uint8_t* ip, const uint8_t* netmask, const uint8_t* gateway)
{
    3e98:	ef 92       	push	r14
    3e9a:	ff 92       	push	r15
    3e9c:	0f 93       	push	r16
    3e9e:	1f 93       	push	r17
    3ea0:	8b 01       	movw	r16, r22
    3ea2:	7a 01       	movw	r14, r20
    ip_set_address(ip);
    3ea4:	0e 94 34 1f 	call	0x3e68	; 0x3e68 <ip_set_address>
    ip_set_netmask(netmask);
    3ea8:	c8 01       	movw	r24, r16
    3eaa:	0e 94 15 1f 	call	0x3e2a	; 0x3e2a <ip_set_netmask>
    ip_set_gateway(gateway);
    3eae:	c7 01       	movw	r24, r14
    3eb0:	0e 94 fd 1e 	call	0x3dfa	; 0x3dfa <ip_set_gateway>
}
    3eb4:	1f 91       	pop	r17
    3eb6:	0f 91       	pop	r16
    3eb8:	ff 90       	pop	r15
    3eba:	ef 90       	pop	r14
    3ebc:	08 95       	ret

00003ebe <ip_send_packet>:
 * \param[in] protocol The protocol identifier of the upper layer protocol.
 * \param[in] data_len The length of the packet payload which is read from the transmit buffer.
 * \returns \c true on success, \c false on failure.
 */
bool ip_send_packet(const uint8_t* ip_dest, uint8_t protocol, uint16_t data_len)
{
    3ebe:	bf 92       	push	r11
    3ec0:	cf 92       	push	r12
    3ec2:	df 92       	push	r13
    3ec4:	ef 92       	push	r14
    3ec6:	ff 92       	push	r15
    3ec8:	0f 93       	push	r16
    3eca:	1f 93       	push	r17
    3ecc:	df 93       	push	r29
    3ece:	cf 93       	push	r28
    3ed0:	00 d0       	rcall	.+0      	; 0x3ed2 <ip_send_packet+0x14>
    3ed2:	00 d0       	rcall	.+0      	; 0x3ed4 <ip_send_packet+0x16>
    3ed4:	00 d0       	rcall	.+0      	; 0x3ed6 <ip_send_packet+0x18>
    3ed6:	cd b7       	in	r28, 0x3d	; 61
    3ed8:	de b7       	in	r29, 0x3e	; 62
    3eda:	6c 01       	movw	r12, r24
    3edc:	b6 2e       	mov	r11, r22
    3ede:	7a 01       	movw	r14, r20
 *
 * \returns \c true if the given address is a broadcast, \c false otherwise.
 */
bool ip_is_broadcast(const uint8_t* ip_remote)
{
    return (*((uint32_t*) ip_remote) == HTON32(0xffffffff)) ||
    3ee0:	fc 01       	movw	r30, r24
    3ee2:	80 81       	ld	r24, Z
    3ee4:	91 81       	ldd	r25, Z+1	; 0x01
    3ee6:	a2 81       	ldd	r26, Z+2	; 0x02
    3ee8:	b3 81       	ldd	r27, Z+3	; 0x03
    3eea:	8f 5f       	subi	r24, 0xFF	; 255
    3eec:	9f 4f       	sbci	r25, 0xFF	; 255
    3eee:	af 4f       	sbci	r26, 0xFF	; 255
    3ef0:	bf 4f       	sbci	r27, 0xFF	; 255
    3ef2:	51 f0       	breq	.+20     	; 0x3f08 <ip_send_packet+0x4a>
    3ef4:	0e 94 d5 1e 	call	0x3daa	; 0x3daa <ip_get_broadcast>
    3ef8:	bc 01       	movw	r22, r24
    3efa:	c6 01       	movw	r24, r12
    3efc:	44 e0       	ldi	r20, 0x04	; 4
    3efe:	50 e0       	ldi	r21, 0x00	; 0
    3f00:	0e 94 ac 3f 	call	0x7f58	; 0x7f58 <memcmp>
    3f04:	00 97       	sbiw	r24, 0x00	; 0
    3f06:	49 f4       	brne	.+18     	; 0x3f1a <ip_send_packet+0x5c>
{
    uint8_t mac_dest[6];
    /* check if destination ip is a broadcast */
    if(ip_is_broadcast(ip_dest))
    {
        memset(mac_dest, 255, sizeof(mac_dest));
    3f08:	ce 01       	movw	r24, r28
    3f0a:	01 96       	adiw	r24, 0x01	; 1
    3f0c:	6f ef       	ldi	r22, 0xFF	; 255
    3f0e:	70 e0       	ldi	r23, 0x00	; 0
    3f10:	46 e0       	ldi	r20, 0x06	; 6
    3f12:	50 e0       	ldi	r21, 0x00	; 0
    3f14:	0e 94 d4 3f 	call	0x7fa8	; 0x7fa8 <memset>
    3f18:	30 c0       	rjmp	.+96     	; 0x3f7a <ip_send_packet+0xbc>
    3f1a:	20 e0       	ldi	r18, 0x00	; 0
    3f1c:	30 e0       	ldi	r19, 0x00	; 0
 */
bool ip_is_directly_connected(const uint8_t* ip_remote)
{
    for(uint8_t i = 0; i < 4; ++i)
    {
        if((ip_remote[i] & ip_netmask[i]) != (ip_address[i] & ip_netmask[i]))
    3f1e:	f9 01       	movw	r30, r18
    3f20:	e0 52       	subi	r30, 0x20	; 32
    3f22:	fe 4f       	sbci	r31, 0xFE	; 254
    3f24:	d6 01       	movw	r26, r12
    3f26:	a2 0f       	add	r26, r18
    3f28:	b3 1f       	adc	r27, r19
    3f2a:	80 81       	ld	r24, Z
    3f2c:	9c 91       	ld	r25, X
    3f2e:	89 27       	eor	r24, r25
    3f30:	f9 01       	movw	r30, r18
    3f32:	ec 51       	subi	r30, 0x1C	; 28
    3f34:	fe 4f       	sbci	r31, 0xFE	; 254
    3f36:	90 81       	ld	r25, Z
    3f38:	89 23       	and	r24, r25
    3f3a:	39 f4       	brne	.+14     	; 0x3f4a <ip_send_packet+0x8c>
    3f3c:	2f 5f       	subi	r18, 0xFF	; 255
    3f3e:	3f 4f       	sbci	r19, 0xFF	; 255
 * \param[in] ip_remote The IP address of the remote host.
 * \returns \c true if the given host belongs to the local subnet, \c false otherwise.
 */
bool ip_is_directly_connected(const uint8_t* ip_remote)
{
    for(uint8_t i = 0; i < 4; ++i)
    3f40:	24 30       	cpi	r18, 0x04	; 4
    3f42:	31 05       	cpc	r19, r1
    3f44:	61 f7       	brne	.-40     	; 0x3f1e <ip_send_packet+0x60>
    3f46:	c6 01       	movw	r24, r12
    3f48:	0f c0       	rjmp	.+30     	; 0x3f68 <ip_send_packet+0xaa>
            ip_mac_target = ip_dest;
        }
        else
        {
            /* check if a valid gateway is configured */
            if((ip_gateway[0] | ip_gateway[1] | ip_gateway[2] | ip_gateway[3]) != 0)
    3f4a:	80 91 e9 01 	lds	r24, 0x01E9
    3f4e:	90 91 e8 01 	lds	r25, 0x01E8
    3f52:	89 2b       	or	r24, r25
    3f54:	90 91 ea 01 	lds	r25, 0x01EA
    3f58:	89 2b       	or	r24, r25
    3f5a:	90 91 eb 01 	lds	r25, 0x01EB
    3f5e:	89 2b       	or	r24, r25
    3f60:	09 f4       	brne	.+2      	; 0x3f64 <ip_send_packet+0xa6>
    3f62:	5b c0       	rjmp	.+182    	; 0x401a <ip_send_packet+0x15c>
    3f64:	88 ee       	ldi	r24, 0xE8	; 232
    3f66:	91 e0       	ldi	r25, 0x01	; 1
            else
                return false;
        }

        /* get mac address of destination via ARP */
        if(!arp_get_mac(ip_mac_target, mac_dest))
    3f68:	be 01       	movw	r22, r28
    3f6a:	6f 5f       	subi	r22, 0xFF	; 255
    3f6c:	7f 4f       	sbci	r23, 0xFF	; 255
    3f6e:	0e 94 6d 1c 	call	0x38da	; 0x38da <arp_get_mac>
    3f72:	88 23       	and	r24, r24
    3f74:	11 f4       	brne	.+4      	; 0x3f7a <ip_send_packet+0xbc>
    3f76:	81 e0       	ldi	r24, 0x01	; 1
    3f78:	50 c0       	rjmp	.+160    	; 0x401a <ip_send_packet+0x15c>
             * be handled by higher-level protocols.
             */
            return true;
    }
    
    struct ip_header* header = (struct ip_header*) ethernet_get_buffer();
    3f7a:	0e e9       	ldi	r16, 0x9E	; 158
    3f7c:	1e e0       	ldi	r17, 0x0E	; 14
    memset(header, 0, NET_HEADER_SIZE_IP);
    3f7e:	84 e1       	ldi	r24, 0x14	; 20
    3f80:	f8 01       	movw	r30, r16
    3f82:	11 92       	st	Z+, r1
    3f84:	8a 95       	dec	r24
    3f86:	e9 f7       	brne	.-6      	; 0x3f82 <ip_send_packet+0xc4>

    /* IPv4 */
    header->vlh.version |= 0x04 << 4;
    3f88:	80 91 9e 0e 	lds	r24, 0x0E9E

    /* header size */
    header->vlh.length_header |= (NET_HEADER_SIZE_IP / 4) & 0x0f;
    3f8c:	85 64       	ori	r24, 0x45	; 69
    3f8e:	80 93 9e 0e 	sts	0x0E9E, r24

    /* packet size */
    header->length_packet = hton16(NET_HEADER_SIZE_IP + data_len);
    3f92:	84 e1       	ldi	r24, 0x14	; 20
    3f94:	90 e0       	ldi	r25, 0x00	; 0
    3f96:	e8 0e       	add	r14, r24
    3f98:	f9 1e       	adc	r15, r25
    3f9a:	c7 01       	movw	r24, r14
    3f9c:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    3fa0:	90 93 a1 0e 	sts	0x0EA1, r25
    3fa4:	80 93 a0 0e 	sts	0x0EA0, r24
    
    /* time to live */
    header->ttl = 64;
    3fa8:	80 e4       	ldi	r24, 0x40	; 64
    3faa:	80 93 a6 0e 	sts	0x0EA6, r24

    /* set protocol */
    header->protocol = protocol;
    3fae:	b0 92 a7 0e 	sts	0x0EA7, r11

    /* we are source */
    memcpy(header->source, ip_address, sizeof(header->source));
    3fb2:	80 91 e0 01 	lds	r24, 0x01E0
    3fb6:	90 91 e1 01 	lds	r25, 0x01E1
    3fba:	a0 91 e2 01 	lds	r26, 0x01E2
    3fbe:	b0 91 e3 01 	lds	r27, 0x01E3
    3fc2:	80 93 aa 0e 	sts	0x0EAA, r24
    3fc6:	90 93 ab 0e 	sts	0x0EAB, r25
    3fca:	a0 93 ac 0e 	sts	0x0EAC, r26
    3fce:	b0 93 ad 0e 	sts	0x0EAD, r27

    /* set destination */
    memcpy(header->destination, ip_dest, sizeof(header->destination));
    3fd2:	f6 01       	movw	r30, r12
    3fd4:	80 81       	ld	r24, Z
    3fd6:	91 81       	ldd	r25, Z+1	; 0x01
    3fd8:	a2 81       	ldd	r26, Z+2	; 0x02
    3fda:	b3 81       	ldd	r27, Z+3	; 0x03
    3fdc:	80 93 ae 0e 	sts	0x0EAE, r24
    3fe0:	90 93 af 0e 	sts	0x0EAF, r25
    3fe4:	a0 93 b0 0e 	sts	0x0EB0, r26
    3fe8:	b0 93 b1 0e 	sts	0x0EB1, r27

    /* checksum */
    header->checksum = hton16(~net_calc_checksum(0, (uint8_t*) header, NET_HEADER_SIZE_IP, 10));
    3fec:	80 e0       	ldi	r24, 0x00	; 0
    3fee:	90 e0       	ldi	r25, 0x00	; 0
    3ff0:	b8 01       	movw	r22, r16
    3ff2:	44 e1       	ldi	r20, 0x14	; 20
    3ff4:	50 e0       	ldi	r21, 0x00	; 0
    3ff6:	2a e0       	ldi	r18, 0x0A	; 10
    3ff8:	0e 94 a4 20 	call	0x4148	; 0x4148 <net_calc_checksum>
    3ffc:	80 95       	com	r24
    3ffe:	90 95       	com	r25
    4000:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    4004:	90 93 a9 0e 	sts	0x0EA9, r25
    4008:	80 93 a8 0e 	sts	0x0EA8, r24

    /* send packet */
    return ethernet_send_packet(mac_dest,
    400c:	ce 01       	movw	r24, r28
    400e:	01 96       	adiw	r24, 0x01	; 1
    4010:	60 e0       	ldi	r22, 0x00	; 0
    4012:	78 e0       	ldi	r23, 0x08	; 8
    4014:	a7 01       	movw	r20, r14
    4016:	0e 94 16 1e 	call	0x3c2c	; 0x3c2c <ethernet_send_packet>
                                ETHERNET_FRAME_TYPE_IP,
                                NET_HEADER_SIZE_IP + data_len
                               );
}
    401a:	26 96       	adiw	r28, 0x06	; 6
    401c:	0f b6       	in	r0, 0x3f	; 63
    401e:	f8 94       	cli
    4020:	de bf       	out	0x3e, r29	; 62
    4022:	0f be       	out	0x3f, r0	; 63
    4024:	cd bf       	out	0x3d, r28	; 61
    4026:	cf 91       	pop	r28
    4028:	df 91       	pop	r29
    402a:	1f 91       	pop	r17
    402c:	0f 91       	pop	r16
    402e:	ff 90       	pop	r15
    4030:	ef 90       	pop	r14
    4032:	df 90       	pop	r13
    4034:	cf 90       	pop	r12
    4036:	bf 90       	pop	r11
    4038:	08 95       	ret

0000403a <ip_handle_packet>:
 * \param[in] packet The packet to be forwarded.
 * \param[in] packet_len The length of the packet.
 * \returns \c true if the packet has successfully been handled, \c false on failure.
 */
bool ip_handle_packet(const struct ip_header* packet, uint16_t packet_len)
{
    403a:	8f 92       	push	r8
    403c:	9f 92       	push	r9
    403e:	af 92       	push	r10
    4040:	bf 92       	push	r11
    4042:	cf 92       	push	r12
    4044:	df 92       	push	r13
    4046:	ef 92       	push	r14
    4048:	ff 92       	push	r15
    404a:	0f 93       	push	r16
    404c:	cf 93       	push	r28
    404e:	df 93       	push	r29
    4050:	ec 01       	movw	r28, r24
    4052:	4b 01       	movw	r8, r22
    /* check protocol version */
    if((packet->vlh.version >> 4) != 0x04)
    4054:	08 81       	ld	r16, Y
    4056:	80 2f       	mov	r24, r16
    4058:	82 95       	swap	r24
    405a:	8f 70       	andi	r24, 0x0F	; 15
    405c:	84 30       	cpi	r24, 0x04	; 4
    405e:	09 f0       	breq	.+2      	; 0x4062 <ip_handle_packet+0x28>
    4060:	66 c0       	rjmp	.+204    	; 0x412e <ip_handle_packet+0xf4>
        return false;

    /* get header length */
    uint8_t header_length = (packet->vlh.length_header & 0x0f) * 4;
    /* get packet length */
    uint16_t packet_length = ntoh16(packet->length_packet);
    4062:	8a 81       	ldd	r24, Y+2	; 0x02
    4064:	9b 81       	ldd	r25, Y+3	; 0x03
    4066:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    406a:	6c 01       	movw	r12, r24

    /* no support for fragmentation */
    if(NTOH16(packet->ffo.flags) & (IP_FLAGS_MORE_FRAGMENTS << 13) || /* flags */
    406c:	3e 81       	ldd	r19, Y+6	; 0x06
    406e:	2f 81       	ldd	r18, Y+7	; 0x07
    4070:	35 fd       	sbrc	r19, 5
    4072:	5d c0       	rjmp	.+186    	; 0x412e <ip_handle_packet+0xf4>
    4074:	c9 01       	movw	r24, r18
    4076:	9f 71       	andi	r25, 0x1F	; 31
    4078:	89 2b       	or	r24, r25
    407a:	09 f0       	breq	.+2      	; 0x407e <ip_handle_packet+0x44>
    407c:	58 c0       	rjmp	.+176    	; 0x412e <ip_handle_packet+0xf4>
       NTOH16(packet->ffo.fragment_offset) & 0x1fff                   /* fragment offset */
      )
        return false;

    /* check checksum */
    if(ntoh16(packet->checksum) != ~net_calc_checksum(0, (uint8_t*) packet, header_length, 10))
    407e:	8a 85       	ldd	r24, Y+10	; 0x0a
    4080:	9b 85       	ldd	r25, Y+11	; 0x0b
    4082:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    4086:	5c 01       	movw	r10, r24
    4088:	00 0f       	add	r16, r16
    408a:	00 0f       	add	r16, r16
    408c:	0c 73       	andi	r16, 0x3C	; 60
    408e:	e0 2e       	mov	r14, r16
    4090:	ff 24       	eor	r15, r15
    4092:	80 e0       	ldi	r24, 0x00	; 0
    4094:	90 e0       	ldi	r25, 0x00	; 0
    4096:	be 01       	movw	r22, r28
    4098:	a7 01       	movw	r20, r14
    409a:	2a e0       	ldi	r18, 0x0A	; 10
    409c:	0e 94 a4 20 	call	0x4148	; 0x4148 <net_calc_checksum>
    40a0:	80 95       	com	r24
    40a2:	90 95       	com	r25
    40a4:	a8 16       	cp	r10, r24
    40a6:	b9 06       	cpc	r11, r25
    40a8:	09 f0       	breq	.+2      	; 0x40ac <ip_handle_packet+0x72>
    40aa:	41 c0       	rjmp	.+130    	; 0x412e <ip_handle_packet+0xf4>
        return false;

    /* check packet size */
    if(packet_length > packet_len)
    40ac:	8c 14       	cp	r8, r12
    40ae:	9d 04       	cpc	r9, r13
    40b0:	f0 f1       	brcs	.+124    	; 0x412e <ip_handle_packet+0xf4>
        return false;

    /* check destination address */
    if(memcmp(packet->destination, ip_address, sizeof(packet->destination)) != 0)
    40b2:	ce 01       	movw	r24, r28
    40b4:	40 96       	adiw	r24, 0x10	; 16
    40b6:	60 ee       	ldi	r22, 0xE0	; 224
    40b8:	71 e0       	ldi	r23, 0x01	; 1
    40ba:	44 e0       	ldi	r20, 0x04	; 4
    40bc:	50 e0       	ldi	r21, 0x00	; 0
    40be:	0e 94 ac 3f 	call	0x7f58	; 0x7f58 <memcmp>
    40c2:	00 97       	sbiw	r24, 0x00	; 0
    40c4:	61 f0       	breq	.+24     	; 0x40de <ip_handle_packet+0xa4>
    {
        /* check if packet is a broadcast */
        if(packet->destination[0] != 0xff ||
    40c6:	88 89       	ldd	r24, Y+16	; 0x10
    40c8:	8f 3f       	cpi	r24, 0xFF	; 255
    40ca:	89 f5       	brne	.+98     	; 0x412e <ip_handle_packet+0xf4>
    40cc:	89 89       	ldd	r24, Y+17	; 0x11
    40ce:	8f 3f       	cpi	r24, 0xFF	; 255
    40d0:	71 f5       	brne	.+92     	; 0x412e <ip_handle_packet+0xf4>
    40d2:	8a 89       	ldd	r24, Y+18	; 0x12
    40d4:	8f 3f       	cpi	r24, 0xFF	; 255
    40d6:	59 f5       	brne	.+86     	; 0x412e <ip_handle_packet+0xf4>
    40d8:	8b 89       	ldd	r24, Y+19	; 0x13
    40da:	8f 3f       	cpi	r24, 0xFF	; 255
    40dc:	41 f5       	brne	.+80     	; 0x412e <ip_handle_packet+0xf4>
          )
            return false;
    }

    /* hand packet over to higher-level protocols */
    switch(packet->protocol)
    40de:	89 85       	ldd	r24, Y+9	; 0x09
    40e0:	86 30       	cpi	r24, 0x06	; 6
    40e2:	79 f0       	breq	.+30     	; 0x4102 <ip_handle_packet+0xc8>
    40e4:	81 31       	cpi	r24, 0x11	; 17
    40e6:	c1 f0       	breq	.+48     	; 0x4118 <ip_handle_packet+0xde>
    40e8:	81 30       	cpi	r24, 0x01	; 1
    40ea:	09 f5       	brne	.+66     	; 0x412e <ip_handle_packet+0xf4>
    {
        case IP_PROTOCOL_ICMP:
            return icmp_handle_packet(packet->source, (const struct icmp_header*) ((const uint8_t*) packet + header_length), packet_length - header_length);
    40ec:	be 01       	movw	r22, r28
    40ee:	6e 0d       	add	r22, r14
    40f0:	7f 1d       	adc	r23, r15
    40f2:	ce 18       	sub	r12, r14
    40f4:	df 08       	sbc	r13, r15
    40f6:	ce 01       	movw	r24, r28
    40f8:	0c 96       	adiw	r24, 0x0c	; 12
    40fa:	a6 01       	movw	r20, r12
    40fc:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <icmp_handle_packet>
    4100:	17 c0       	rjmp	.+46     	; 0x4130 <ip_handle_packet+0xf6>
        case IP_PROTOCOL_TCP:
            return tcp_handle_packet(packet->source, (const struct tcp_header*) ((const uint8_t*) packet + header_length), packet_length - header_length);
    4102:	be 01       	movw	r22, r28
    4104:	6e 0d       	add	r22, r14
    4106:	7f 1d       	adc	r23, r15
    4108:	ce 18       	sub	r12, r14
    410a:	df 08       	sbc	r13, r15
    410c:	ce 01       	movw	r24, r28
    410e:	0c 96       	adiw	r24, 0x0c	; 12
    4110:	a6 01       	movw	r20, r12
    4112:	0e 94 4f 26 	call	0x4c9e	; 0x4c9e <tcp_handle_packet>
    4116:	0c c0       	rjmp	.+24     	; 0x4130 <ip_handle_packet+0xf6>
        case IP_PROTOCOL_UDP:
            return udp_handle_packet(packet->source, (const struct udp_header*) ((const uint8_t*) packet + header_length), packet_length - header_length);
    4118:	be 01       	movw	r22, r28
    411a:	6e 0d       	add	r22, r14
    411c:	7f 1d       	adc	r23, r15
    411e:	ce 18       	sub	r12, r14
    4120:	df 08       	sbc	r13, r15
    4122:	ce 01       	movw	r24, r28
    4124:	0c 96       	adiw	r24, 0x0c	; 12
    4126:	a6 01       	movw	r20, r12
    4128:	0e 94 3e 30 	call	0x607c	; 0x607c <udp_handle_packet>
    412c:	01 c0       	rjmp	.+2      	; 0x4130 <ip_handle_packet+0xf6>
    412e:	80 e0       	ldi	r24, 0x00	; 0
        default:
            return false;
    }
}
    4130:	df 91       	pop	r29
    4132:	cf 91       	pop	r28
    4134:	0f 91       	pop	r16
    4136:	ff 90       	pop	r15
    4138:	ef 90       	pop	r14
    413a:	df 90       	pop	r13
    413c:	cf 90       	pop	r12
    413e:	bf 90       	pop	r11
    4140:	af 90       	pop	r10
    4142:	9f 90       	pop	r9
    4144:	8f 90       	pop	r8
    4146:	08 95       	ret

00004148 <net_calc_checksum>:
 * \param[in] data_len The number of bytes to be checksummed.
 * \param[in] skip The position of a two-bytes-value assumed to be zero during checksum calculation.
 * \returns The inverted checksum value.
 */
uint16_t net_calc_checksum(uint16_t checksum, const uint8_t* data, uint16_t data_len, uint8_t skip)
{
    4148:	dc 01       	movw	r26, r24
    414a:	fb 01       	movw	r30, r22
    if(data_len < 1)
    414c:	41 15       	cp	r20, r1
    414e:	51 05       	cpc	r21, r1
    4150:	c9 f0       	breq	.+50     	; 0x4184 <net_calc_checksum+0x3c>
        checksum += w;
        if(checksum < w)
            ++checksum;
    }
#else
    __asm__ __volatile__ (
    4152:	cb 01       	movw	r24, r22
    4154:	82 0f       	add	r24, r18
    4156:	91 1d       	adc	r25, r1
    4158:	41 50       	subi	r20, 0x01	; 1
    415a:	50 40       	sbci	r21, 0x00	; 0
    415c:	46 0f       	add	r20, r22
    415e:	57 1f       	adc	r21, r23
    4160:	8e 17       	cp	r24, r30
    4162:	9f 07       	cpc	r25, r31
    4164:	31 f0       	breq	.+12     	; 0x4172 <net_calc_checksum+0x2a>
    4166:	01 80       	ldd	r0, Z+1	; 0x01
    4168:	a0 0d       	add	r26, r0
    416a:	00 80       	ld	r0, Z
    416c:	b0 1d       	adc	r27, r0
    416e:	a1 1d       	adc	r26, r1
    4170:	b1 1d       	adc	r27, r1
    4172:	32 96       	adiw	r30, 0x02	; 2
    4174:	e4 17       	cp	r30, r20
    4176:	f5 07       	cpc	r31, r21
    4178:	98 f3       	brcs	.-26     	; 0x4160 <net_calc_checksum+0x18>
    417a:	21 f4       	brne	.+8      	; 0x4184 <net_calc_checksum+0x3c>
    417c:	00 80       	ld	r0, Z
    417e:	b0 0d       	add	r27, r0
    4180:	a1 1d       	adc	r26, r1
    4182:	b1 1d       	adc	r27, r1
        : [data] "b" (data), [data_skip] "r" (data_skip), [data_end] "r" (data_end)
    );
#endif

    return checksum;
}
    4184:	cd 01       	movw	r24, r26
    4186:	08 95       	ret

00004188 <hton16>:
uint16_t hton16(uint16_t h)
{
#ifndef __AVR__
    return HTON16(h);
#else
    __asm__ __volatile__ (
    4188:	9c 01       	movw	r18, r24
    418a:	02 2e       	mov	r0, r18
    418c:	23 2f       	mov	r18, r19
    418e:	30 2d       	mov	r19, r0
        : "+r" (h)
    );

    return h;
#endif
}
    4190:	c9 01       	movw	r24, r18
    4192:	08 95       	ret

00004194 <hton32>:
 *
 * \param[in] h A 32-bit integer in host byte order.
 * \returns The given 32-bit integer converted to network byte order.
 */
uint32_t hton32(uint32_t h)
{
    4194:	9b 01       	movw	r18, r22
    4196:	ac 01       	movw	r20, r24
#ifndef __AVR__
    return HTON32(h);
#else
    __asm__ __volatile__ (
    4198:	02 2e       	mov	r0, r18
    419a:	25 2f       	mov	r18, r21
    419c:	50 2d       	mov	r21, r0
    419e:	03 2e       	mov	r0, r19
    41a0:	34 2f       	mov	r19, r20
    41a2:	40 2d       	mov	r20, r0
        : "+r" (h)
    );

    return h;
#endif
}
    41a4:	b9 01       	movw	r22, r18
    41a6:	ca 01       	movw	r24, r20
    41a8:	08 95       	ret

000041aa <tcp_disconnect>:
 * \param[in] socket The identifier of the socket whose connection should get closed.
 * \returns \c true if the connection shutdown was started successfully, \c false otherwise.
 */
bool tcp_disconnect(int socket)
{
	if(!tcp_socket_valid(socket))
    41aa:	9c 01       	movw	r18, r24
    41ac:	85 30       	cpi	r24, 0x05	; 5
    41ae:	91 05       	cpc	r25, r1
    41b0:	18 f5       	brcc	.+70     	; 0x41f8 <tcp_disconnect+0x4e>
		return false;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    41b2:	fc 01       	movw	r30, r24
    41b4:	85 e0       	ldi	r24, 0x05	; 5
    41b6:	ee 0f       	add	r30, r30
    41b8:	ff 1f       	adc	r31, r31
    41ba:	8a 95       	dec	r24
    41bc:	e1 f7       	brne	.-8      	; 0x41b6 <tcp_disconnect+0xc>
    41be:	e2 0f       	add	r30, r18
    41c0:	f3 1f       	adc	r31, r19
    41c2:	e0 51       	subi	r30, 0x10	; 16
    41c4:	fe 4f       	sbci	r31, 0xFE	; 254
	switch(tcb->state)
    41c6:	80 81       	ld	r24, Z
    41c8:	91 81       	ldd	r25, Z+1	; 0x01
    41ca:	82 30       	cpi	r24, 0x02	; 2
    41cc:	91 05       	cpc	r25, r1
    41ce:	19 f0       	breq	.+6      	; 0x41d6 <tcp_disconnect+0x2c>
    41d0:	07 97       	sbiw	r24, 0x07	; 7
    41d2:	91 f4       	brne	.+36     	; 0x41f8 <tcp_disconnect+0x4e>
    41d4:	05 c0       	rjmp	.+10     	; 0x41e0 <tcp_disconnect+0x36>
	{
		case TCP_STATE_LISTEN:
			tcb->state = TCP_STATE_CLOSED;
    41d6:	81 e0       	ldi	r24, 0x01	; 1
    41d8:	90 e0       	ldi	r25, 0x00	; 0
    41da:	91 83       	std	Z+1, r25	; 0x01
    41dc:	80 83       	st	Z, r24
    41de:	07 c0       	rjmp	.+14     	; 0x41ee <tcp_disconnect+0x44>
			return true;
		case TCP_STATE_ESTABLISHED:
			tcb->state = TCP_STATE_START_CLOSE;
    41e0:	88 e0       	ldi	r24, 0x08	; 8
    41e2:	90 e0       	ldi	r25, 0x00	; 0
    41e4:	91 83       	std	Z+1, r25	; 0x01
    41e6:	80 83       	st	Z, r24
			if(tcb->timeout < 1)
    41e8:	82 8d       	ldd	r24, Z+26	; 0x1a
    41ea:	88 23       	and	r24, r24
    41ec:	11 f0       	breq	.+4      	; 0x41f2 <tcp_disconnect+0x48>
    41ee:	81 e0       	ldi	r24, 0x01	; 1
    41f0:	08 95       	ret
				tcb->timeout = 1;
    41f2:	81 e0       	ldi	r24, 0x01	; 1
    41f4:	82 8f       	std	Z+26, r24	; 0x1a
    41f6:	08 95       	ret
    41f8:	80 e0       	ldi	r24, 0x00	; 0
			/* TODO: handle other cases */
			break;
	}

	return false;
}
    41fa:	08 95       	ret

000041fc <tcp_accept>:
 * \param[in] callback The callback function which should be attached to the new socket.
 * \returns The non-negative identifier of the new socket on success, \c -1 on failure.
 */
bool tcp_accept(int socket, tcp_callback callback)
{
	if(!tcp_socket_valid(socket))
    41fc:	9c 01       	movw	r18, r24
    41fe:	85 30       	cpi	r24, 0x05	; 5
    4200:	91 05       	cpc	r25, r1
    4202:	a0 f4       	brcc	.+40     	; 0x422c <tcp_accept+0x30>
		return false;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    4204:	fc 01       	movw	r30, r24
    4206:	95 e0       	ldi	r25, 0x05	; 5
    4208:	ee 0f       	add	r30, r30
    420a:	ff 1f       	adc	r31, r31
    420c:	9a 95       	dec	r25
    420e:	e1 f7       	brne	.-8      	; 0x4208 <tcp_accept+0xc>
    4210:	e2 0f       	add	r30, r18
    4212:	f3 1f       	adc	r31, r19
    4214:	e0 51       	subi	r30, 0x10	; 16
    4216:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state != TCP_STATE_NOT_ACCEPTED)
    4218:	80 81       	ld	r24, Z
    421a:	91 81       	ldd	r25, Z+1	; 0x01
    421c:	03 97       	sbiw	r24, 0x03	; 3
    421e:	31 f4       	brne	.+12     	; 0x422c <tcp_accept+0x30>
		return false;

	tcb->state = TCP_STATE_ACCEPTED;
    4220:	84 e0       	ldi	r24, 0x04	; 4
    4222:	90 e0       	ldi	r25, 0x00	; 0
    4224:	91 83       	std	Z+1, r25	; 0x01
    4226:	80 83       	st	Z, r24
    4228:	81 e0       	ldi	r24, 0x01	; 1
    422a:	08 95       	ret

	return true;
    422c:	80 e0       	ldi	r24, 0x00	; 0
}
    422e:	08 95       	ret

00004230 <tcp_tcb_socket>:
 * \param[in] tcb A pointer to the transfer control block.
 * \returns The socket identifier pointing to the transfer control block.
 */
int tcp_tcb_socket(const struct tcp_tcb* tcb)
{
	if(!tcb)
    4230:	00 97       	sbiw	r24, 0x00	; 0
    4232:	49 f0       	breq	.+18     	; 0x4246 <tcp_tcb_socket+0x16>
		return -1;

	int socket = ((int) tcb - (int) &tcp_tcbs[0]) / sizeof(*tcb);
    4234:	80 5f       	subi	r24, 0xF0	; 240
    4236:	91 40       	sbci	r25, 0x01	; 1
    4238:	61 e2       	ldi	r22, 0x21	; 33
    423a:	70 e0       	ldi	r23, 0x00	; 0
    423c:	0e 94 5b 3f 	call	0x7eb6	; 0x7eb6 <__udivmodhi4>
	if(!tcp_socket_valid(socket))
    4240:	65 30       	cpi	r22, 0x05	; 5
    4242:	71 05       	cpc	r23, r1
    4244:	10 f0       	brcs	.+4      	; 0x424a <tcp_tcb_socket+0x1a>
		return -1;

	return socket;
    4246:	6f ef       	ldi	r22, 0xFF	; 255
    4248:	7f ef       	ldi	r23, 0xFF	; 255
}
    424a:	cb 01       	movw	r24, r22
    424c:	08 95       	ret

0000424e <tcp_buffer_space_tx>:
 * \param[in] socket The identifier of the socket of which to get the available transmit buffer space.
 * \returns The non-negative number of unused transmit buffer bytes on success, \c -1 on failure.
 */
int16_t tcp_buffer_space_tx(int socket)
{
	if(!tcp_socket_valid(socket))
    424e:	85 30       	cpi	r24, 0x05	; 5
    4250:	91 05       	cpc	r25, r1
    4252:	a0 f4       	brcc	.+40     	; 0x427c <tcp_buffer_space_tx+0x2e>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    4254:	fc 01       	movw	r30, r24
    4256:	45 e0       	ldi	r20, 0x05	; 5
    4258:	ee 0f       	add	r30, r30
    425a:	ff 1f       	adc	r31, r31
    425c:	4a 95       	dec	r20
    425e:	e1 f7       	brne	.-8      	; 0x4258 <tcp_buffer_space_tx+0xa>
    4260:	e8 0f       	add	r30, r24
    4262:	f9 1f       	adc	r31, r25
    4264:	e0 51       	subi	r30, 0x10	; 16
    4266:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state != TCP_STATE_ESTABLISHED)
    4268:	80 81       	ld	r24, Z
    426a:	91 81       	ldd	r25, Z+1	; 0x01
    426c:	07 97       	sbiw	r24, 0x07	; 7
    426e:	31 f4       	brne	.+12     	; 0x427c <tcp_buffer_space_tx+0x2e>
		return -1;

	return tcp_queue_space_tx(tcb->queue);
    4270:	87 8d       	ldd	r24, Z+31	; 0x1f
    4272:	90 a1       	ldd	r25, Z+32	; 0x20
    4274:	0e 94 bc 2c 	call	0x5978	; 0x5978 <tcp_queue_space_tx>
    4278:	9c 01       	movw	r18, r24
    427a:	02 c0       	rjmp	.+4      	; 0x4280 <tcp_buffer_space_tx+0x32>
    427c:	2f ef       	ldi	r18, 0xFF	; 255
    427e:	3f ef       	ldi	r19, 0xFF	; 255
}
    4280:	c9 01       	movw	r24, r18
    4282:	08 95       	ret

00004284 <tcp_buffer_used_tx>:
 * \param[in] socket The identifier of the socket of which to get the occupied transmit buffer space.
 * \returns The non-negative number of already used transmit buffer bytes on success, \c -1 on failure.
 */
int16_t tcp_buffer_used_tx(int socket)
{
	if(!tcp_socket_valid(socket))
    4284:	85 30       	cpi	r24, 0x05	; 5
    4286:	91 05       	cpc	r25, r1
    4288:	a0 f4       	brcc	.+40     	; 0x42b2 <tcp_buffer_used_tx+0x2e>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    428a:	fc 01       	movw	r30, r24
    428c:	55 e0       	ldi	r21, 0x05	; 5
    428e:	ee 0f       	add	r30, r30
    4290:	ff 1f       	adc	r31, r31
    4292:	5a 95       	dec	r21
    4294:	e1 f7       	brne	.-8      	; 0x428e <tcp_buffer_used_tx+0xa>
    4296:	e8 0f       	add	r30, r24
    4298:	f9 1f       	adc	r31, r25
    429a:	e0 51       	subi	r30, 0x10	; 16
    429c:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state != TCP_STATE_ESTABLISHED)
    429e:	80 81       	ld	r24, Z
    42a0:	91 81       	ldd	r25, Z+1	; 0x01
    42a2:	07 97       	sbiw	r24, 0x07	; 7
    42a4:	31 f4       	brne	.+12     	; 0x42b2 <tcp_buffer_used_tx+0x2e>
		return -1;

	return tcp_queue_used_tx(tcb->queue);
    42a6:	87 8d       	ldd	r24, Z+31	; 0x1f
    42a8:	90 a1       	ldd	r25, Z+32	; 0x20
    42aa:	0e 94 ae 2c 	call	0x595c	; 0x595c <tcp_queue_used_tx>
    42ae:	9c 01       	movw	r18, r24
    42b0:	02 c0       	rjmp	.+4      	; 0x42b6 <tcp_buffer_used_tx+0x32>
    42b2:	2f ef       	ldi	r18, 0xFF	; 255
    42b4:	3f ef       	ldi	r19, 0xFF	; 255
}
    42b6:	c9 01       	movw	r24, r18
    42b8:	08 95       	ret

000042ba <tcp_buffer_space_rx>:
 * \param[in] socket The identifier of the socket to ask for unused receive buffer space.
 * \returns The non-negative number of unused receive buffer bytes on success, \c -1 on failure.
 */
int16_t tcp_buffer_space_rx(int socket)
{
	if(!tcp_socket_valid(socket))
    42ba:	85 30       	cpi	r24, 0x05	; 5
    42bc:	91 05       	cpc	r25, r1
    42be:	a0 f4       	brcc	.+40     	; 0x42e8 <tcp_buffer_space_rx+0x2e>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    42c0:	fc 01       	movw	r30, r24
    42c2:	65 e0       	ldi	r22, 0x05	; 5
    42c4:	ee 0f       	add	r30, r30
    42c6:	ff 1f       	adc	r31, r31
    42c8:	6a 95       	dec	r22
    42ca:	e1 f7       	brne	.-8      	; 0x42c4 <tcp_buffer_space_rx+0xa>
    42cc:	e8 0f       	add	r30, r24
    42ce:	f9 1f       	adc	r31, r25
    42d0:	e0 51       	subi	r30, 0x10	; 16
    42d2:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state == TCP_STATE_UNUSED)
    42d4:	80 81       	ld	r24, Z
    42d6:	91 81       	ldd	r25, Z+1	; 0x01
    42d8:	89 2b       	or	r24, r25
    42da:	31 f0       	breq	.+12     	; 0x42e8 <tcp_buffer_space_rx+0x2e>
		return -1;

	return tcp_queue_space_rx(tcb->queue);
    42dc:	87 8d       	ldd	r24, Z+31	; 0x1f
    42de:	90 a1       	ldd	r25, Z+32	; 0x20
    42e0:	0e 94 0f 2c 	call	0x581e	; 0x581e <tcp_queue_space_rx>
    42e4:	9c 01       	movw	r18, r24
    42e6:	02 c0       	rjmp	.+4      	; 0x42ec <tcp_buffer_space_rx+0x32>
    42e8:	2f ef       	ldi	r18, 0xFF	; 255
    42ea:	3f ef       	ldi	r19, 0xFF	; 255
}
    42ec:	c9 01       	movw	r24, r18
    42ee:	08 95       	ret

000042f0 <tcp_buffer_used_rx>:
 * \param[in] socket The identifier of the socket to ask for available data.
 * \returns The non-negative number of available data bytes on success, \c -1 on failure.
 */
int16_t tcp_buffer_used_rx(int socket)
{
	if(!tcp_socket_valid(socket))
    42f0:	85 30       	cpi	r24, 0x05	; 5
    42f2:	91 05       	cpc	r25, r1
    42f4:	a0 f4       	brcc	.+40     	; 0x431e <tcp_buffer_used_rx+0x2e>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    42f6:	fc 01       	movw	r30, r24
    42f8:	75 e0       	ldi	r23, 0x05	; 5
    42fa:	ee 0f       	add	r30, r30
    42fc:	ff 1f       	adc	r31, r31
    42fe:	7a 95       	dec	r23
    4300:	e1 f7       	brne	.-8      	; 0x42fa <tcp_buffer_used_rx+0xa>
    4302:	e8 0f       	add	r30, r24
    4304:	f9 1f       	adc	r31, r25
    4306:	e0 51       	subi	r30, 0x10	; 16
    4308:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state == TCP_STATE_UNUSED)
    430a:	80 81       	ld	r24, Z
    430c:	91 81       	ldd	r25, Z+1	; 0x01
    430e:	89 2b       	or	r24, r25
    4310:	31 f0       	breq	.+12     	; 0x431e <tcp_buffer_used_rx+0x2e>
		return -1;

	return tcp_queue_used_rx(tcb->queue);
    4312:	87 8d       	ldd	r24, Z+31	; 0x1f
    4314:	90 a1       	ldd	r25, Z+32	; 0x20
    4316:	0e 94 05 2c 	call	0x580a	; 0x580a <tcp_queue_used_rx>
    431a:	9c 01       	movw	r18, r24
    431c:	02 c0       	rjmp	.+4      	; 0x4322 <tcp_buffer_used_rx+0x32>
    431e:	2f ef       	ldi	r18, 0xFF	; 255
    4320:	3f ef       	ldi	r19, 0xFF	; 255
}
    4322:	c9 01       	movw	r24, r18
    4324:	08 95       	ret

00004326 <tcp_buffer_tx>:
 * \param[in] socket The identifier of the socket of which to retrieve the empty transmit buffer space.
 * \returns A pointer to the empty transmit buffer space on success, \c NULL on failure.
 */
uint8_t* tcp_buffer_tx(int socket)
{
	if(!tcp_socket_valid(socket))
    4326:	85 30       	cpi	r24, 0x05	; 5
    4328:	91 05       	cpc	r25, r1
    432a:	a0 f4       	brcc	.+40     	; 0x4354 <tcp_buffer_tx+0x2e>
		return 0;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    432c:	fc 01       	movw	r30, r24
    432e:	a5 e0       	ldi	r26, 0x05	; 5
    4330:	ee 0f       	add	r30, r30
    4332:	ff 1f       	adc	r31, r31
    4334:	aa 95       	dec	r26
    4336:	e1 f7       	brne	.-8      	; 0x4330 <tcp_buffer_tx+0xa>
    4338:	e8 0f       	add	r30, r24
    433a:	f9 1f       	adc	r31, r25
    433c:	e0 51       	subi	r30, 0x10	; 16
    433e:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state != TCP_STATE_ESTABLISHED)
    4340:	80 81       	ld	r24, Z
    4342:	91 81       	ldd	r25, Z+1	; 0x01
    4344:	07 97       	sbiw	r24, 0x07	; 7
    4346:	31 f4       	brne	.+12     	; 0x4354 <tcp_buffer_tx+0x2e>
		return 0;

	/* get pointer to the empty part of the queue transmit buffer */
	return tcp_queue_space_buffer_tx(tcb->queue);
    4348:	87 8d       	ldd	r24, Z+31	; 0x1f
    434a:	90 a1       	ldd	r25, Z+32	; 0x20
    434c:	0e 94 41 2c 	call	0x5882	; 0x5882 <tcp_queue_space_buffer_tx>
    4350:	9c 01       	movw	r18, r24
    4352:	02 c0       	rjmp	.+4      	; 0x4358 <tcp_buffer_tx+0x32>
    4354:	20 e0       	ldi	r18, 0x00	; 0
    4356:	30 e0       	ldi	r19, 0x00	; 0
}
    4358:	c9 01       	movw	r24, r18
    435a:	08 95       	ret

0000435c <tcp_buffer_rx>:
 * \param[in] socket The identifier of the socket of which to retrieve the occupied receive buffer space.
 * \returns A pointer to the occupied buffer space on success, \c NULL on failure.
 */
uint8_t* tcp_buffer_rx(int socket)
{
	if(!tcp_socket_valid(socket))
    435c:	85 30       	cpi	r24, 0x05	; 5
    435e:	91 05       	cpc	r25, r1
    4360:	a0 f4       	brcc	.+40     	; 0x438a <tcp_buffer_rx+0x2e>
		return 0;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    4362:	fc 01       	movw	r30, r24
    4364:	b5 e0       	ldi	r27, 0x05	; 5
    4366:	ee 0f       	add	r30, r30
    4368:	ff 1f       	adc	r31, r31
    436a:	ba 95       	dec	r27
    436c:	e1 f7       	brne	.-8      	; 0x4366 <tcp_buffer_rx+0xa>
    436e:	e8 0f       	add	r30, r24
    4370:	f9 1f       	adc	r31, r25
    4372:	e0 51       	subi	r30, 0x10	; 16
    4374:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state == TCP_STATE_UNUSED)
    4376:	80 81       	ld	r24, Z
    4378:	91 81       	ldd	r25, Z+1	; 0x01
    437a:	89 2b       	or	r24, r25
    437c:	31 f0       	breq	.+12     	; 0x438a <tcp_buffer_rx+0x2e>
		return 0;

	/* get pointer to the occupied part of the queue receive buffer */
	return tcp_queue_used_buffer_rx(tcb->queue);
    437e:	87 8d       	ldd	r24, Z+31	; 0x1f
    4380:	90 a1       	ldd	r25, Z+32	; 0x20
    4382:	0e 94 ff 2d 	call	0x5bfe	; 0x5bfe <tcp_queue_used_buffer_rx>
    4386:	9c 01       	movw	r18, r24
    4388:	02 c0       	rjmp	.+4      	; 0x438e <tcp_buffer_rx+0x32>
    438a:	20 e0       	ldi	r18, 0x00	; 0
    438c:	30 e0       	ldi	r19, 0x00	; 0
}
    438e:	c9 01       	movw	r24, r18
    4390:	08 95       	ret

00004392 <tcp_reserve>:
 * \param[in] socket The identifier of the socket over which the data will be sent.
 * \param[in] len The number of data bytes to declare as valid.
 * \returns The number of bytes which have been declared as valid on success, \c -1 on failure.
 */
int16_t tcp_reserve(int socket, uint16_t len)
{
    4392:	0f 93       	push	r16
    4394:	1f 93       	push	r17
    4396:	cf 93       	push	r28
    4398:	df 93       	push	r29
	if(!tcp_socket_valid(socket))
    439a:	85 30       	cpi	r24, 0x05	; 5
    439c:	91 05       	cpc	r25, r1
    439e:	00 f5       	brcc	.+64     	; 0x43e0 <tcp_reserve+0x4e>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    43a0:	ec 01       	movw	r28, r24
    43a2:	15 e0       	ldi	r17, 0x05	; 5
    43a4:	cc 0f       	add	r28, r28
    43a6:	dd 1f       	adc	r29, r29
    43a8:	1a 95       	dec	r17
    43aa:	e1 f7       	brne	.-8      	; 0x43a4 <tcp_reserve+0x12>
    43ac:	c8 0f       	add	r28, r24
    43ae:	d9 1f       	adc	r29, r25
    43b0:	c0 51       	subi	r28, 0x10	; 16
    43b2:	de 4f       	sbci	r29, 0xFE	; 254
	if(tcb->state != TCP_STATE_ESTABLISHED)
    43b4:	88 81       	ld	r24, Y
    43b6:	99 81       	ldd	r25, Y+1	; 0x01
    43b8:	07 97       	sbiw	r24, 0x07	; 7
    43ba:	91 f4       	brne	.+36     	; 0x43e0 <tcp_reserve+0x4e>
		return -1;

	if(len > INT16_MAX)
    43bc:	77 ff       	sbrs	r23, 7
    43be:	02 c0       	rjmp	.+4      	; 0x43c4 <tcp_reserve+0x32>
    43c0:	6f ef       	ldi	r22, 0xFF	; 255
    43c2:	7f e7       	ldi	r23, 0x7F	; 127
		len = INT16_MAX;

	/* get pointer to the empty part of the queue transmit buffer */
	int16_t queued = tcp_queue_reserve_tx(tcb->queue, len);
    43c4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    43c6:	98 a1       	ldd	r25, Y+32	; 0x20
    43c8:	0e 94 21 2c 	call	0x5842	; 0x5842 <tcp_queue_reserve_tx>
    43cc:	8c 01       	movw	r16, r24

	/* try to transmit on next timeout */
	if(tcp_queue_used_tx(tcb->queue) > 0)
    43ce:	8f 8d       	ldd	r24, Y+31	; 0x1f
    43d0:	98 a1       	ldd	r25, Y+32	; 0x20
    43d2:	0e 94 ae 2c 	call	0x595c	; 0x595c <tcp_queue_used_tx>
    43d6:	89 2b       	or	r24, r25
    43d8:	29 f0       	breq	.+10     	; 0x43e4 <tcp_reserve+0x52>
		tcb->timeout = 1;
    43da:	81 e0       	ldi	r24, 0x01	; 1
    43dc:	8a 8f       	std	Y+26, r24	; 0x1a
    43de:	02 c0       	rjmp	.+4      	; 0x43e4 <tcp_reserve+0x52>
    43e0:	0f ef       	ldi	r16, 0xFF	; 255
    43e2:	1f ef       	ldi	r17, 0xFF	; 255

	return queued;
}
    43e4:	c8 01       	movw	r24, r16
    43e6:	df 91       	pop	r29
    43e8:	cf 91       	pop	r28
    43ea:	1f 91       	pop	r17
    43ec:	0f 91       	pop	r16
    43ee:	08 95       	ret

000043f0 <tcp_skip>:
 * \param[in] len The maximum number of bytes to remove.
 * \returns The number of bytes actually removed.
 */
int16_t tcp_skip(int socket, uint16_t len)
{
	if(!tcp_socket_valid(socket))
    43f0:	9c 01       	movw	r18, r24
    43f2:	85 30       	cpi	r24, 0x05	; 5
    43f4:	91 05       	cpc	r25, r1
    43f6:	c0 f4       	brcc	.+48     	; 0x4428 <tcp_skip+0x38>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    43f8:	fc 01       	movw	r30, r24
    43fa:	85 e0       	ldi	r24, 0x05	; 5
    43fc:	ee 0f       	add	r30, r30
    43fe:	ff 1f       	adc	r31, r31
    4400:	8a 95       	dec	r24
    4402:	e1 f7       	brne	.-8      	; 0x43fc <tcp_skip+0xc>
    4404:	e2 0f       	add	r30, r18
    4406:	f3 1f       	adc	r31, r19
    4408:	e0 51       	subi	r30, 0x10	; 16
    440a:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state == TCP_STATE_UNUSED)
    440c:	80 81       	ld	r24, Z
    440e:	91 81       	ldd	r25, Z+1	; 0x01
    4410:	89 2b       	or	r24, r25
    4412:	51 f0       	breq	.+20     	; 0x4428 <tcp_skip+0x38>
		return -1;

	if(len > INT16_MAX)
    4414:	77 ff       	sbrs	r23, 7
    4416:	02 c0       	rjmp	.+4      	; 0x441c <tcp_skip+0x2c>
    4418:	6f ef       	ldi	r22, 0xFF	; 255
    441a:	7f e7       	ldi	r23, 0x7F	; 127
		len = INT16_MAX;

	/* peek data from queue */
	return tcp_queue_skip_rx(tcb->queue, len);
    441c:	87 8d       	ldd	r24, Z+31	; 0x1f
    441e:	90 a1       	ldd	r25, Z+32	; 0x20
    4420:	0e 94 fc 2d 	call	0x5bf8	; 0x5bf8 <tcp_queue_skip_rx>
    4424:	9c 01       	movw	r18, r24
    4426:	02 c0       	rjmp	.+4      	; 0x442c <tcp_skip+0x3c>
    4428:	2f ef       	ldi	r18, 0xFF	; 255
    442a:	3f ef       	ldi	r19, 0xFF	; 255
}
    442c:	c9 01       	movw	r24, r18
    442e:	08 95       	ret

00004430 <tcp_peek>:
 * \param[in] buffer_len The maximum number of bytes to read.
 * \returns The non-negative number of bytes actually written to the buffer on success, \c -1 on failure.
 */
int16_t tcp_peek(int socket, uint8_t* buffer, uint16_t offset, uint16_t buffer_len)
{
	if(!tcp_socket_valid(socket))
    4430:	fc 01       	movw	r30, r24
    4432:	85 30       	cpi	r24, 0x05	; 5
    4434:	91 05       	cpc	r25, r1
    4436:	d8 f4       	brcc	.+54     	; 0x446e <tcp_peek+0x3e>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    4438:	dc 01       	movw	r26, r24
    443a:	95 e0       	ldi	r25, 0x05	; 5
    443c:	aa 0f       	add	r26, r26
    443e:	bb 1f       	adc	r27, r27
    4440:	9a 95       	dec	r25
    4442:	e1 f7       	brne	.-8      	; 0x443c <tcp_peek+0xc>
    4444:	ae 0f       	add	r26, r30
    4446:	bf 1f       	adc	r27, r31
    4448:	a0 51       	subi	r26, 0x10	; 16
    444a:	be 4f       	sbci	r27, 0xFE	; 254
	if(tcb->state == TCP_STATE_UNUSED)
    444c:	8d 91       	ld	r24, X+
    444e:	9c 91       	ld	r25, X
    4450:	11 97       	sbiw	r26, 0x01	; 1
    4452:	89 2b       	or	r24, r25
    4454:	61 f0       	breq	.+24     	; 0x446e <tcp_peek+0x3e>
		return -1;

	if(buffer_len > INT16_MAX)
    4456:	37 ff       	sbrs	r19, 7
    4458:	02 c0       	rjmp	.+4      	; 0x445e <tcp_peek+0x2e>
    445a:	2f ef       	ldi	r18, 0xFF	; 255
    445c:	3f e7       	ldi	r19, 0x7F	; 127
		buffer_len = INT16_MAX;

	/* peek data from queue */
	return tcp_queue_peek_rx(tcb->queue, buffer, offset, buffer_len);
    445e:	5f 96       	adiw	r26, 0x1f	; 31
    4460:	8d 91       	ld	r24, X+
    4462:	9c 91       	ld	r25, X
    4464:	90 97       	sbiw	r26, 0x20	; 32
    4466:	0e 94 8f 2d 	call	0x5b1e	; 0x5b1e <tcp_queue_peek_rx>
    446a:	9c 01       	movw	r18, r24
    446c:	02 c0       	rjmp	.+4      	; 0x4472 <tcp_peek+0x42>
    446e:	2f ef       	ldi	r18, 0xFF	; 255
    4470:	3f ef       	ldi	r19, 0xFF	; 255
}
    4472:	c9 01       	movw	r24, r18
    4474:	08 95       	ret

00004476 <tcp_read>:
 * \param[out] buffer A pointer to the buffer to which the received data should be written.
 * \param[in] buffer_len The maximum number of bytes to read from the socket.
 * \returns The non-negative number of bytes actually written to the buffer on success, \c -1 on failure.
 */
int16_t tcp_read(int socket, uint8_t* buffer, uint16_t buffer_len)
{
    4476:	cf 93       	push	r28
    4478:	df 93       	push	r29
    447a:	ec 01       	movw	r28, r24
    447c:	9a 01       	movw	r18, r20
	int16_t peeked = tcp_peek(socket, buffer, 0, buffer_len);
    447e:	40 e0       	ldi	r20, 0x00	; 0
    4480:	50 e0       	ldi	r21, 0x00	; 0
    4482:	0e 94 18 22 	call	0x4430	; 0x4430 <tcp_peek>
    4486:	9c 01       	movw	r18, r24
	if(peeked < 0)
    4488:	97 fd       	sbrc	r25, 7
    448a:	05 c0       	rjmp	.+10     	; 0x4496 <tcp_read+0x20>
		return peeked;

	return tcp_skip(socket, peeked);
    448c:	ce 01       	movw	r24, r28
    448e:	b9 01       	movw	r22, r18
    4490:	0e 94 f8 21 	call	0x43f0	; 0x43f0 <tcp_skip>
    4494:	9c 01       	movw	r18, r24
}
    4496:	c9 01       	movw	r24, r18
    4498:	df 91       	pop	r29
    449a:	cf 91       	pop	r28
    449c:	08 95       	ret

0000449e <tcp_write>:
 * \param[in] data A pointer to the buffer which contains the data to be sent.
 * \param[in] data_len The number of data bytes to send.
 * \returns The non-negative number of bytes queued for transmission on success, \c -1 on failure.
 */
int16_t tcp_write(int socket, const uint8_t* data, uint16_t data_len)
{
    449e:	0f 93       	push	r16
    44a0:	1f 93       	push	r17
    44a2:	cf 93       	push	r28
    44a4:	df 93       	push	r29
	if(!tcp_socket_valid(socket))
    44a6:	85 30       	cpi	r24, 0x05	; 5
    44a8:	91 05       	cpc	r25, r1
    44aa:	00 f5       	brcc	.+64     	; 0x44ec <tcp_write+0x4e>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    44ac:	ec 01       	movw	r28, r24
    44ae:	e5 e0       	ldi	r30, 0x05	; 5
    44b0:	cc 0f       	add	r28, r28
    44b2:	dd 1f       	adc	r29, r29
    44b4:	ea 95       	dec	r30
    44b6:	e1 f7       	brne	.-8      	; 0x44b0 <tcp_write+0x12>
    44b8:	c8 0f       	add	r28, r24
    44ba:	d9 1f       	adc	r29, r25
    44bc:	c0 51       	subi	r28, 0x10	; 16
    44be:	de 4f       	sbci	r29, 0xFE	; 254
	if(tcb->state != TCP_STATE_ESTABLISHED)
    44c0:	88 81       	ld	r24, Y
    44c2:	99 81       	ldd	r25, Y+1	; 0x01
    44c4:	07 97       	sbiw	r24, 0x07	; 7
    44c6:	91 f4       	brne	.+36     	; 0x44ec <tcp_write+0x4e>
		return -1;

	if(data_len > INT16_MAX)
    44c8:	57 ff       	sbrs	r21, 7
    44ca:	02 c0       	rjmp	.+4      	; 0x44d0 <tcp_write+0x32>
    44cc:	4f ef       	ldi	r20, 0xFF	; 255
    44ce:	5f e7       	ldi	r21, 0x7F	; 127
		data_len = INT16_MAX;

	/* put data into queue */
	int16_t queued = tcp_queue_put_tx(tcb->queue, data, data_len);
    44d0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    44d2:	98 a1       	ldd	r25, Y+32	; 0x20
    44d4:	0e 94 38 2d 	call	0x5a70	; 0x5a70 <tcp_queue_put_tx>
    44d8:	8c 01       	movw	r16, r24

	/* try to transmit on next timeout */
	if( tcp_queue_used_tx(tcb->queue) > 0 ) {
    44da:	8f 8d       	ldd	r24, Y+31	; 0x1f
    44dc:	98 a1       	ldd	r25, Y+32	; 0x20
    44de:	0e 94 ae 2c 	call	0x595c	; 0x595c <tcp_queue_used_tx>
    44e2:	89 2b       	or	r24, r25
    44e4:	29 f0       	breq	.+10     	; 0x44f0 <tcp_write+0x52>
		tcb->timeout = 1;
    44e6:	81 e0       	ldi	r24, 0x01	; 1
    44e8:	8a 8f       	std	Y+26, r24	; 0x1a
    44ea:	02 c0       	rjmp	.+4      	; 0x44f0 <tcp_write+0x52>
    44ec:	0f ef       	ldi	r16, 0xFF	; 255
    44ee:	1f ef       	ldi	r17, 0xFF	; 255
	}

	return queued;
}
    44f0:	c8 01       	movw	r24, r16
    44f2:	df 91       	pop	r29
    44f4:	cf 91       	pop	r28
    44f6:	1f 91       	pop	r17
    44f8:	0f 91       	pop	r16
    44fa:	08 95       	ret

000044fc <tcp_write_string_P>:
 * \param[in] socket The identifier of the socket over which the data will be sent.
 * \param[in] str A pointer to the string in flash memory space.
 * \returns The non-negative number of bytes queued for transmission on success, \c -1 on failure.
 */
int16_t tcp_write_string_P(int socket, PGM_P str)
{
    44fc:	8f 92       	push	r8
    44fe:	9f 92       	push	r9
    4500:	af 92       	push	r10
    4502:	bf 92       	push	r11
    4504:	cf 92       	push	r12
    4506:	df 92       	push	r13
    4508:	ef 92       	push	r14
    450a:	ff 92       	push	r15
    450c:	0f 93       	push	r16
    450e:	1f 93       	push	r17
    4510:	df 93       	push	r29
    4512:	cf 93       	push	r28
    4514:	cd b7       	in	r28, 0x3d	; 61
    4516:	de b7       	in	r29, 0x3e	; 62
    4518:	a0 97       	sbiw	r28, 0x20	; 32
    451a:	0f b6       	in	r0, 0x3f	; 63
    451c:	f8 94       	cli
    451e:	de bf       	out	0x3e, r29	; 62
    4520:	0f be       	out	0x3f, r0	; 63
    4522:	cd bf       	out	0x3d, r28	; 61
    4524:	4c 01       	movw	r8, r24
    4526:	6b 01       	movw	r12, r22
    4528:	ee 24       	eor	r14, r14
    452a:	ff 24       	eor	r15, r15
	int16_t queued = 0;
	int16_t len;
	char buffer[32];
	do
	{
		strncpy_P(buffer, str, sizeof(buffer));
    452c:	5e 01       	movw	r10, r28
    452e:	08 94       	sec
    4530:	a1 1c       	adc	r10, r1
    4532:	b1 1c       	adc	r11, r1
    4534:	c5 01       	movw	r24, r10
    4536:	b6 01       	movw	r22, r12
    4538:	40 e2       	ldi	r20, 0x20	; 32
    453a:	50 e0       	ldi	r21, 0x00	; 0
    453c:	0e 94 9d 3f 	call	0x7f3a	; 0x7f3a <strncpy_P>
		if(buffer[sizeof(buffer) - 1] != '\0')
    4540:	88 a1       	ldd	r24, Y+32	; 0x20
    4542:	88 23       	and	r24, r24
    4544:	19 f0       	breq	.+6      	; 0x454c <tcp_write_string_P+0x50>
    4546:	00 e2       	ldi	r16, 0x20	; 32
    4548:	10 e0       	ldi	r17, 0x00	; 0
    454a:	09 c0       	rjmp	.+18     	; 0x455e <tcp_write_string_P+0x62>
			len = sizeof(buffer);
		else
			len = strlen(buffer);
    454c:	f5 01       	movw	r30, r10
    454e:	01 90       	ld	r0, Z+
    4550:	00 20       	and	r0, r0
    4552:	e9 f7       	brne	.-6      	; 0x454e <tcp_write_string_P+0x52>
    4554:	8f 01       	movw	r16, r30
    4556:	01 50       	subi	r16, 0x01	; 1
    4558:	10 40       	sbci	r17, 0x00	; 0
    455a:	0a 19       	sub	r16, r10
    455c:	1b 09       	sbc	r17, r11

		int16_t written = tcp_write(socket, (uint8_t*) buffer, len);
    455e:	c4 01       	movw	r24, r8
    4560:	b5 01       	movw	r22, r10
    4562:	a8 01       	movw	r20, r16
    4564:	0e 94 4f 22 	call	0x449e	; 0x449e <tcp_write>
		if(written < 0)
    4568:	97 fd       	sbrc	r25, 7
    456a:	0b c0       	rjmp	.+22     	; 0x4582 <tcp_write_string_P+0x86>
			return -1;

		queued += written;
    456c:	e8 0e       	add	r14, r24
    456e:	f9 1e       	adc	r15, r25
		str += written;

		if(written < len)
    4570:	80 17       	cp	r24, r16
    4572:	91 07       	cpc	r25, r17
    4574:	4c f0       	brlt	.+18     	; 0x4588 <tcp_write_string_P+0x8c>
			return queued;

	} while(len == sizeof(buffer));
    4576:	00 32       	cpi	r16, 0x20	; 32
    4578:	11 05       	cpc	r17, r1
    457a:	31 f4       	brne	.+12     	; 0x4588 <tcp_write_string_P+0x8c>
		int16_t written = tcp_write(socket, (uint8_t*) buffer, len);
		if(written < 0)
			return -1;

		queued += written;
		str += written;
    457c:	c8 0e       	add	r12, r24
    457e:	d9 1e       	adc	r13, r25
    4580:	d9 cf       	rjmp	.-78     	; 0x4534 <tcp_write_string_P+0x38>
    4582:	ee 24       	eor	r14, r14
    4584:	ea 94       	dec	r14
    4586:	fe 2c       	mov	r15, r14
			return queued;

	} while(len == sizeof(buffer));

	return queued;
}
    4588:	c7 01       	movw	r24, r14
    458a:	a0 96       	adiw	r28, 0x20	; 32
    458c:	0f b6       	in	r0, 0x3f	; 63
    458e:	f8 94       	cli
    4590:	de bf       	out	0x3e, r29	; 62
    4592:	0f be       	out	0x3f, r0	; 63
    4594:	cd bf       	out	0x3d, r28	; 61
    4596:	cf 91       	pop	r28
    4598:	df 91       	pop	r29
    459a:	1f 91       	pop	r17
    459c:	0f 91       	pop	r16
    459e:	ff 90       	pop	r15
    45a0:	ef 90       	pop	r14
    45a2:	df 90       	pop	r13
    45a4:	cf 90       	pop	r12
    45a6:	bf 90       	pop	r11
    45a8:	af 90       	pop	r10
    45aa:	9f 90       	pop	r9
    45ac:	8f 90       	pop	r8
    45ae:	08 95       	ret

000045b0 <tcp_socket_free>:
 *
 * \param[in] socket The identifier of the socket to deallocate.
 * \returns \c true if the socket has been deallocated, \c false on failure.
 */
bool tcp_socket_free(int socket)
{
    45b0:	cf 93       	push	r28
    45b2:	df 93       	push	r29
	if(!tcp_socket_valid(socket))
    45b4:	85 30       	cpi	r24, 0x05	; 5
    45b6:	91 05       	cpc	r25, r1
    45b8:	10 f0       	brcs	.+4      	; 0x45be <tcp_socket_free+0xe>
    45ba:	80 e0       	ldi	r24, 0x00	; 0
    45bc:	14 c0       	rjmp	.+40     	; 0x45e6 <tcp_socket_free+0x36>
		return false;

	/* abort connection regardless of its state */
	tcp_tcb_free(&tcp_tcbs[socket]);
    45be:	ec 01       	movw	r28, r24
    45c0:	f5 e0       	ldi	r31, 0x05	; 5
    45c2:	cc 0f       	add	r28, r28
    45c4:	dd 1f       	adc	r29, r29
    45c6:	fa 95       	dec	r31
    45c8:	e1 f7       	brne	.-8      	; 0x45c2 <tcp_socket_free+0x12>
    45ca:	c8 0f       	add	r28, r24
    45cc:	d9 1f       	adc	r29, r25
    45ce:	c0 51       	subi	r28, 0x10	; 16
    45d0:	de 4f       	sbci	r29, 0xFE	; 254
 *
 * \param[in] tcb A pointer to the transfer control block to deallocate.
 */
void tcp_tcb_free(struct tcp_tcb* tcb)
{
	if(!tcb)
    45d2:	41 f0       	breq	.+16     	; 0x45e4 <tcp_socket_free+0x34>
		return;

	tcp_queue_free(tcb->queue);
    45d4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    45d6:	98 a1       	ldd	r25, Y+32	; 0x20
    45d8:	0e 94 fb 2b 	call	0x57f6	; 0x57f6 <tcp_queue_free>

	tcb->state = TCP_STATE_UNUSED;
    45dc:	19 82       	std	Y+1, r1	; 0x01
    45de:	18 82       	st	Y, r1
	tcb->queue = 0;
    45e0:	18 a2       	std	Y+32, r1	; 0x20
    45e2:	1f 8e       	std	Y+31, r1	; 0x1f
    45e4:	81 e0       	ldi	r24, 0x01	; 1
		return false;

	/* abort connection regardless of its state */
	tcp_tcb_free(&tcp_tcbs[socket]);
	return true;
}
    45e6:	df 91       	pop	r29
    45e8:	cf 91       	pop	r28
    45ea:	08 95       	ret

000045ec <tcp_tcb_reset>:
 * Initializes or resets a transfer control block.
 *
 * \param[in] tcb A pointer to the transfer control block which will be reseted.
 */
void tcp_tcb_reset(struct tcp_tcb* tcb)
{
    45ec:	cf 93       	push	r28
    45ee:	df 93       	push	r29
    45f0:	ec 01       	movw	r28, r24
	if(!tcb)
    45f2:	00 97       	sbiw	r24, 0x00	; 0
    45f4:	c1 f0       	breq	.+48     	; 0x4626 <tcp_tcb_reset+0x3a>
		return;

	tcp_queue_free(tcb->queue);
    45f6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    45f8:	98 a1       	ldd	r25, Y+32	; 0x20
    45fa:	0e 94 fb 2b 	call	0x57f6	; 0x57f6 <tcp_queue_free>

	tcp_callback callback = tcb->callback;
    45fe:	2a 81       	ldd	r18, Y+2	; 0x02
    4600:	3b 81       	ldd	r19, Y+3	; 0x03

	memset(tcb, 0, sizeof(*tcb));
    4602:	81 e2       	ldi	r24, 0x21	; 33
    4604:	fe 01       	movw	r30, r28
    4606:	11 92       	st	Z+, r1
    4608:	8a 95       	dec	r24
    460a:	e9 f7       	brne	.-6      	; 0x4606 <tcp_tcb_reset+0x1a>
	tcb->state = TCP_STATE_CLOSED;
    460c:	81 e0       	ldi	r24, 0x01	; 1
    460e:	90 e0       	ldi	r25, 0x00	; 0
    4610:	99 83       	std	Y+1, r25	; 0x01
    4612:	88 83       	st	Y, r24
	tcb->callback = callback;
    4614:	3b 83       	std	Y+3, r19	; 0x03
    4616:	2a 83       	std	Y+2, r18	; 0x02
	tcb->mss = 536;
    4618:	88 e1       	ldi	r24, 0x18	; 24
    461a:	92 e0       	ldi	r25, 0x02	; 2
    461c:	9f 8b       	std	Y+23, r25	; 0x17
    461e:	8e 8b       	std	Y+22, r24	; 0x16
	tcb->rto = TCP_TIMEOUT_RTT;
    4620:	81 e0       	ldi	r24, 0x01	; 1
    4622:	8c 8f       	std	Y+28, r24	; 0x1c
	tcb->sv = TCP_TIMEOUT_RTT / 2;
    4624:	1e 8e       	std	Y+30, r1	; 0x1e
}
    4626:	df 91       	pop	r29
    4628:	cf 91       	pop	r28
    462a:	08 95       	ret

0000462c <tcp_listen>:
 * \param[in] socket The identifier of the port on which to listen for connections.
 * \param[in] port The number of the port on which to listen.
 * \returns \c true if the socket now listens for connections, \c false otherwise.
 */
bool tcp_listen(int socket, uint16_t port)
{
    462c:	0f 93       	push	r16
    462e:	1f 93       	push	r17
    4630:	cf 93       	push	r28
    4632:	df 93       	push	r29
    4634:	8b 01       	movw	r16, r22
	if(!tcp_socket_valid(socket) || port < 1)
    4636:	9c 01       	movw	r18, r24
    4638:	85 30       	cpi	r24, 0x05	; 5
    463a:	91 05       	cpc	r25, r1
    463c:	00 f5       	brcc	.+64     	; 0x467e <tcp_listen+0x52>
    463e:	61 15       	cp	r22, r1
    4640:	71 05       	cpc	r23, r1
    4642:	e9 f0       	breq	.+58     	; 0x467e <tcp_listen+0x52>
    4644:	e0 ef       	ldi	r30, 0xF0	; 240
    4646:	f1 e0       	ldi	r31, 0x01	; 1
    4648:	0a c0       	rjmp	.+20     	; 0x465e <tcp_listen+0x32>
bool tcp_port_is_used(uint16_t port)
{
	struct tcp_tcb* tcb;
	
	FOREACH_TCB(tcb) {
		if( tcb->state != TCP_STATE_UNUSED &&
    464a:	80 81       	ld	r24, Z
    464c:	91 81       	ldd	r25, Z+1	; 0x01
    464e:	02 97       	sbiw	r24, 0x02	; 2
    4650:	28 f0       	brcs	.+10     	; 0x465c <tcp_listen+0x30>
    4652:	80 85       	ldd	r24, Z+8	; 0x08
    4654:	91 85       	ldd	r25, Z+9	; 0x09
    4656:	80 17       	cp	r24, r16
    4658:	91 07       	cpc	r25, r17
    465a:	89 f0       	breq	.+34     	; 0x467e <tcp_listen+0x52>
 */
bool tcp_port_is_used(uint16_t port)
{
	struct tcp_tcb* tcb;
	
	FOREACH_TCB(tcb) {
    465c:	b1 96       	adiw	r30, 0x21	; 33
    465e:	82 e0       	ldi	r24, 0x02	; 2
    4660:	e5 39       	cpi	r30, 0x95	; 149
    4662:	f8 07       	cpc	r31, r24
    4664:	91 f7       	brne	.-28     	; 0x464a <tcp_listen+0x1e>
    4666:	11 c0       	rjmp	.+34     	; 0x468a <tcp_listen+0x5e>
	struct tcp_tcb* tcb = &tcp_tcbs[socket];
	if(tcb->state != TCP_STATE_CLOSED)
		return false;
	
	/* initialize connection state */
	tcp_tcb_reset(tcb);
    4668:	ce 01       	movw	r24, r28
    466a:	0e 94 f6 22 	call	0x45ec	; 0x45ec <tcp_tcb_reset>
	tcb->state = TCP_STATE_LISTEN;
    466e:	82 e0       	ldi	r24, 0x02	; 2
    4670:	90 e0       	ldi	r25, 0x00	; 0
    4672:	99 83       	std	Y+1, r25	; 0x01
    4674:	88 83       	st	Y, r24
	tcb->port_source = port;
    4676:	19 87       	std	Y+9, r17	; 0x09
    4678:	08 87       	std	Y+8, r16	; 0x08
    467a:	81 e0       	ldi	r24, 0x01	; 1
    467c:	01 c0       	rjmp	.+2      	; 0x4680 <tcp_listen+0x54>

	return true;
    467e:	80 e0       	ldi	r24, 0x00	; 0
}
    4680:	df 91       	pop	r29
    4682:	cf 91       	pop	r28
    4684:	1f 91       	pop	r17
    4686:	0f 91       	pop	r16
    4688:	08 95       	ret
	/* make sure listening port is not already active */
	if(tcp_port_is_used(port))
		return false;

	/* ensure socket is currently not connected */
	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    468a:	e9 01       	movw	r28, r18
    468c:	a5 e0       	ldi	r26, 0x05	; 5
    468e:	cc 0f       	add	r28, r28
    4690:	dd 1f       	adc	r29, r29
    4692:	aa 95       	dec	r26
    4694:	e1 f7       	brne	.-8      	; 0x468e <tcp_listen+0x62>
    4696:	c2 0f       	add	r28, r18
    4698:	d3 1f       	adc	r29, r19
    469a:	c0 51       	subi	r28, 0x10	; 16
    469c:	de 4f       	sbci	r29, 0xFE	; 254
	if(tcb->state != TCP_STATE_CLOSED)
    469e:	88 81       	ld	r24, Y
    46a0:	99 81       	ldd	r25, Y+1	; 0x01
    46a2:	01 97       	sbiw	r24, 0x01	; 1
    46a4:	61 f7       	brne	.-40     	; 0x467e <tcp_listen+0x52>
    46a6:	e0 cf       	rjmp	.-64     	; 0x4668 <tcp_listen+0x3c>

000046a8 <tcp_tcb_alloc>:
 * Allocates a transfer control block.
 *
 * \returns A pointer to the allocated control block on success, NULL on failure.
 */
struct tcp_tcb* tcp_tcb_alloc()
{
    46a8:	e0 ef       	ldi	r30, 0xF0	; 240
    46aa:	f1 e0       	ldi	r31, 0x01	; 1
    46ac:	0f c0       	rjmp	.+30     	; 0x46cc <tcp_tcb_alloc+0x24>
	/* search free tcb */
	struct tcp_tcb* tcb;
	FOREACH_TCB(tcb)
	{
		if(tcb->state == TCP_STATE_UNUSED)
    46ae:	80 81       	ld	r24, Z
    46b0:	91 81       	ldd	r25, Z+1	; 0x01
    46b2:	89 2b       	or	r24, r25
    46b4:	51 f4       	brne	.+20     	; 0x46ca <tcp_tcb_alloc+0x22>
		{
			/* initialize tcb */
			memset(tcb, 0, sizeof(*tcb));
    46b6:	81 e2       	ldi	r24, 0x21	; 33
    46b8:	df 01       	movw	r26, r30
    46ba:	1d 92       	st	X+, r1
    46bc:	8a 95       	dec	r24
    46be:	e9 f7       	brne	.-6      	; 0x46ba <tcp_tcb_alloc+0x12>

			tcb->state = TCP_STATE_CLOSED;
    46c0:	81 e0       	ldi	r24, 0x01	; 1
    46c2:	90 e0       	ldi	r25, 0x00	; 0
    46c4:	91 83       	std	Z+1, r25	; 0x01
    46c6:	80 83       	st	Z, r24
    46c8:	07 c0       	rjmp	.+14     	; 0x46d8 <tcp_tcb_alloc+0x30>
 */
struct tcp_tcb* tcp_tcb_alloc()
{
	/* search free tcb */
	struct tcp_tcb* tcb;
	FOREACH_TCB(tcb)
    46ca:	b1 96       	adiw	r30, 0x21	; 33
    46cc:	b2 e0       	ldi	r27, 0x02	; 2
    46ce:	e5 39       	cpi	r30, 0x95	; 149
    46d0:	fb 07       	cpc	r31, r27
    46d2:	69 f7       	brne	.-38     	; 0x46ae <tcp_tcb_alloc+0x6>
    46d4:	e0 e0       	ldi	r30, 0x00	; 0
    46d6:	f0 e0       	ldi	r31, 0x00	; 0
			return tcb;
		}
	}

	return 0;
}
    46d8:	cf 01       	movw	r24, r30
    46da:	08 95       	ret

000046dc <tcp_socket_alloc>:
 *
 * \param[in] callback A pointer to the event callback function.
 * \returns A non-negative socket identifier on success, \c -1 on failure.
 */
int tcp_socket_alloc(tcp_callback callback)
{
    46dc:	cf 93       	push	r28
    46de:	df 93       	push	r29
    46e0:	ec 01       	movw	r28, r24
	if(!callback)
    46e2:	00 97       	sbiw	r24, 0x00	; 0
    46e4:	81 f0       	breq	.+32     	; 0x4706 <tcp_socket_alloc+0x2a>
		return -1;

	/* search free tcb */
	struct tcp_tcb* tcb = tcp_tcb_alloc();
    46e6:	0e 94 54 23 	call	0x46a8	; 0x46a8 <tcp_tcb_alloc>
    46ea:	fc 01       	movw	r30, r24
	if(!tcb)
    46ec:	00 97       	sbiw	r24, 0x00	; 0
    46ee:	59 f0       	breq	.+22     	; 0x4706 <tcp_socket_alloc+0x2a>
		return -1;

	tcb->state = TCP_STATE_CLOSED;
    46f0:	81 e0       	ldi	r24, 0x01	; 1
    46f2:	90 e0       	ldi	r25, 0x00	; 0
    46f4:	91 83       	std	Z+1, r25	; 0x01
    46f6:	80 83       	st	Z, r24
	tcb->callback = callback;
    46f8:	d3 83       	std	Z+3, r29	; 0x03
    46fa:	c2 83       	std	Z+2, r28	; 0x02

	return tcp_tcb_socket(tcb);
    46fc:	cf 01       	movw	r24, r30
    46fe:	0e 94 18 21 	call	0x4230	; 0x4230 <tcp_tcb_socket>
    4702:	9c 01       	movw	r18, r24
    4704:	02 c0       	rjmp	.+4      	; 0x470a <tcp_socket_alloc+0x2e>
    4706:	2f ef       	ldi	r18, 0xFF	; 255
    4708:	3f ef       	ldi	r19, 0xFF	; 255
}
    470a:	c9 01       	movw	r24, r18
    470c:	df 91       	pop	r29
    470e:	cf 91       	pop	r28
    4710:	08 95       	ret

00004712 <tcp_connect>:
 * \param[in] ip The buffer containing the remote IP address.
 * \param[in] port The port on the remote host.
 * \returns \c true if the connection initiation was started successfully, \c false otherwise.
 */
bool tcp_connect(int socket, const uint8_t* ip, uint16_t port)
{
    4712:	ef 92       	push	r14
    4714:	ff 92       	push	r15
    4716:	0f 93       	push	r16
    4718:	1f 93       	push	r17
    471a:	cf 93       	push	r28
    471c:	df 93       	push	r29
    471e:	8b 01       	movw	r16, r22
    4720:	7a 01       	movw	r14, r20
	if(!tcp_socket_valid(socket) || !ip || port < 1)
    4722:	85 30       	cpi	r24, 0x05	; 5
    4724:	91 05       	cpc	r25, r1
    4726:	08 f0       	brcs	.+2      	; 0x472a <tcp_connect+0x18>
    4728:	51 c0       	rjmp	.+162    	; 0x47cc <tcp_connect+0xba>
    472a:	61 15       	cp	r22, r1
    472c:	71 05       	cpc	r23, r1
    472e:	09 f4       	brne	.+2      	; 0x4732 <tcp_connect+0x20>
    4730:	4d c0       	rjmp	.+154    	; 0x47cc <tcp_connect+0xba>
    4732:	41 15       	cp	r20, r1
    4734:	51 05       	cpc	r21, r1
    4736:	09 f4       	brne	.+2      	; 0x473a <tcp_connect+0x28>
    4738:	49 c0       	rjmp	.+146    	; 0x47cc <tcp_connect+0xba>
		return false;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    473a:	ec 01       	movw	r28, r24
    473c:	b5 e0       	ldi	r27, 0x05	; 5
    473e:	cc 0f       	add	r28, r28
    4740:	dd 1f       	adc	r29, r29
    4742:	ba 95       	dec	r27
    4744:	e1 f7       	brne	.-8      	; 0x473e <tcp_connect+0x2c>
    4746:	c8 0f       	add	r28, r24
    4748:	d9 1f       	adc	r29, r25
    474a:	c0 51       	subi	r28, 0x10	; 16
    474c:	de 4f       	sbci	r29, 0xFE	; 254
	if(tcb->state != TCP_STATE_CLOSED)
    474e:	88 81       	ld	r24, Y
    4750:	99 81       	ldd	r25, Y+1	; 0x01
    4752:	01 97       	sbiw	r24, 0x01	; 1
    4754:	d9 f5       	brne	.+118    	; 0x47cc <tcp_connect+0xba>
		return false;
	
	/* clear connection state */
	tcp_tcb_reset(tcb);
    4756:	ce 01       	movw	r24, r28
    4758:	0e 94 f6 22 	call	0x45ec	; 0x45ec <tcp_tcb_reset>

	/* allocate data queue or clear it */
	tcb->queue = tcp_queue_alloc();
    475c:	0e 94 c1 2b 	call	0x5782	; 0x5782 <tcp_queue_alloc>
    4760:	98 a3       	std	Y+32, r25	; 0x20
    4762:	8f 8f       	std	Y+31, r24	; 0x1f
	if(!tcb->queue)
    4764:	89 2b       	or	r24, r25
    4766:	91 f1       	breq	.+100    	; 0x47cc <tcp_connect+0xba>
		return false;

	/* initialize connection state */
	memcpy(tcb->ip, ip, sizeof(tcb->ip));
    4768:	f8 01       	movw	r30, r16
    476a:	80 81       	ld	r24, Z
    476c:	91 81       	ldd	r25, Z+1	; 0x01
    476e:	a2 81       	ldd	r26, Z+2	; 0x02
    4770:	b3 81       	ldd	r27, Z+3	; 0x03
    4772:	8c 83       	std	Y+4, r24	; 0x04
    4774:	9d 83       	std	Y+5, r25	; 0x05
    4776:	ae 83       	std	Y+6, r26	; 0x06
    4778:	bf 83       	std	Y+7, r27	; 0x07
    477a:	20 91 41 01 	lds	r18, 0x0141
    477e:	30 91 42 01 	lds	r19, 0x0142
{
	static uint16_t port_counter = 1023;
	
	do
	{
		if(++port_counter < 1024)
    4782:	2f 5f       	subi	r18, 0xFF	; 255
    4784:	3f 4f       	sbci	r19, 0xFF	; 255
    4786:	f4 e0       	ldi	r31, 0x04	; 4
    4788:	20 30       	cpi	r18, 0x00	; 0
    478a:	3f 07       	cpc	r19, r31
    478c:	10 f4       	brcc	.+4      	; 0x4792 <tcp_connect+0x80>
    478e:	20 e0       	ldi	r18, 0x00	; 0
    4790:	34 e0       	ldi	r19, 0x04	; 4
    4792:	e0 ef       	ldi	r30, 0xF0	; 240
    4794:	f1 e0       	ldi	r31, 0x01	; 1
    4796:	0a c0       	rjmp	.+20     	; 0x47ac <tcp_connect+0x9a>
bool tcp_port_is_used(uint16_t port)
{
	struct tcp_tcb* tcb;
	
	FOREACH_TCB(tcb) {
		if( tcb->state != TCP_STATE_UNUSED &&
    4798:	80 81       	ld	r24, Z
    479a:	91 81       	ldd	r25, Z+1	; 0x01
    479c:	02 97       	sbiw	r24, 0x02	; 2
    479e:	28 f0       	brcs	.+10     	; 0x47aa <tcp_connect+0x98>
    47a0:	80 85       	ldd	r24, Z+8	; 0x08
    47a2:	91 85       	ldd	r25, Z+9	; 0x09
    47a4:	82 17       	cp	r24, r18
    47a6:	93 07       	cpc	r25, r19
    47a8:	61 f3       	breq	.-40     	; 0x4782 <tcp_connect+0x70>
 */
bool tcp_port_is_used(uint16_t port)
{
	struct tcp_tcb* tcb;
	
	FOREACH_TCB(tcb) {
    47aa:	b1 96       	adiw	r30, 0x21	; 33
    47ac:	82 e0       	ldi	r24, 0x02	; 2
    47ae:	e5 39       	cpi	r30, 0x95	; 149
    47b0:	f8 07       	cpc	r31, r24
    47b2:	91 f7       	brne	.-28     	; 0x4798 <tcp_connect+0x86>
    47b4:	20 93 41 01 	sts	0x0141, r18
    47b8:	30 93 42 01 	sts	0x0142, r19
	if(!tcb->queue)
		return false;

	/* initialize connection state */
	memcpy(tcb->ip, ip, sizeof(tcb->ip));
	tcb->port_source = tcp_port_find_unused();
    47bc:	39 87       	std	Y+9, r19	; 0x09
    47be:	28 87       	std	Y+8, r18	; 0x08
	tcb->port_destination = port;
    47c0:	fb 86       	std	Y+11, r15	; 0x0b
    47c2:	ea 86       	std	Y+10, r14	; 0x0a
	tcb->timeout = 10; /* start state machine on next timer event */
    47c4:	8a e0       	ldi	r24, 0x0A	; 10
    47c6:	8a 8f       	std	Y+26, r24	; 0x1a
    47c8:	81 e0       	ldi	r24, 0x01	; 1
    47ca:	01 c0       	rjmp	.+2      	; 0x47ce <tcp_connect+0xbc>

	return true;
    47cc:	80 e0       	ldi	r24, 0x00	; 0
}
    47ce:	df 91       	pop	r29
    47d0:	cf 91       	pop	r28
    47d2:	1f 91       	pop	r17
    47d4:	0f 91       	pop	r16
    47d6:	ff 90       	pop	r15
    47d8:	ef 90       	pop	r14
    47da:	08 95       	ret

000047dc <tcp_parse_options>:
 *
 * \param[in] tcb The transfer control block to which the packet belongs.
 * \param[in] packet The TCP packet whose options will be parsed.
 */
void tcp_parse_options(struct tcp_tcb* tcb, const struct tcp_header* packet)
{
    47dc:	ef 92       	push	r14
    47de:	ff 92       	push	r15
    47e0:	0f 93       	push	r16
    47e2:	1f 93       	push	r17
    47e4:	cf 93       	push	r28
    47e6:	df 93       	push	r29
    47e8:	7c 01       	movw	r14, r24
    47ea:	fb 01       	movw	r30, r22
	if(!tcb || !packet)
    47ec:	00 97       	sbiw	r24, 0x00	; 0
    47ee:	69 f1       	breq	.+90     	; 0x484a <tcp_parse_options+0x6e>
    47f0:	61 15       	cp	r22, r1
    47f2:	71 05       	cpc	r23, r1
    47f4:	51 f1       	breq	.+84     	; 0x484a <tcp_parse_options+0x6e>
		return;

	const uint8_t* options_data = (const uint8_t*) (packet + 1);
    47f6:	eb 01       	movw	r28, r22
    47f8:	64 96       	adiw	r28, 0x14	; 20
	const uint8_t* options_end = (const uint8_t*) packet + (packet->offset >> 4) * 4;
    47fa:	84 85       	ldd	r24, Z+12	; 0x0c
    47fc:	82 95       	swap	r24
    47fe:	8f 70       	andi	r24, 0x0F	; 15
    4800:	08 2f       	mov	r16, r24
    4802:	10 e0       	ldi	r17, 0x00	; 0
    4804:	00 0f       	add	r16, r16
    4806:	11 1f       	adc	r17, r17
    4808:	00 0f       	add	r16, r16
    480a:	11 1f       	adc	r17, r17
    480c:	06 0f       	add	r16, r22
    480e:	17 1f       	adc	r17, r23
    4810:	19 c0       	rjmp	.+50     	; 0x4844 <tcp_parse_options+0x68>
	for(; options_data < options_end; ++options_data)
	{
		if(*options_data == TCP_OPT_EOL)
    4812:	88 81       	ld	r24, Y
    4814:	88 23       	and	r24, r24
    4816:	c9 f0       	breq	.+50     	; 0x484a <tcp_parse_options+0x6e>
		{
			/* end of options */
			break;
		}
		else if(*options_data == TCP_OPT_NOP)
    4818:	81 30       	cpi	r24, 0x01	; 1
    481a:	99 f0       	breq	.+38     	; 0x4842 <tcp_parse_options+0x66>
		{
			continue;
		}
		else if(*options_data == TCP_OPT_MSS && *(options_data + 1) == TCP_OPT_MSS_LENGTH)
    481c:	82 30       	cpi	r24, 0x02	; 2
    481e:	61 f4       	brne	.+24     	; 0x4838 <tcp_parse_options+0x5c>
    4820:	89 81       	ldd	r24, Y+1	; 0x01
    4822:	84 30       	cpi	r24, 0x04	; 4
    4824:	49 f4       	brne	.+18     	; 0x4838 <tcp_parse_options+0x5c>
		{
			/* max segment length */

			options_data += 2;
    4826:	22 96       	adiw	r28, 0x02	; 2
			tcb->mss = ntoh16(*((uint16_t*) options_data));
    4828:	88 81       	ld	r24, Y
    482a:	99 81       	ldd	r25, Y+1	; 0x01
    482c:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    4830:	f7 01       	movw	r30, r14
    4832:	97 8b       	std	Z+23, r25	; 0x17
    4834:	86 8b       	std	Z+22, r24	; 0x16
    4836:	05 c0       	rjmp	.+10     	; 0x4842 <tcp_parse_options+0x66>
		}
		else if(*(options_data + 1) < 2)
    4838:	89 81       	ldd	r24, Y+1	; 0x01
    483a:	82 30       	cpi	r24, 0x02	; 2
    483c:	30 f0       	brcs	.+12     	; 0x484a <tcp_parse_options+0x6e>
			break;
		}
		else
		{
			/* unknown option, skip */
			options_data += *(options_data + 1);
    483e:	c8 0f       	add	r28, r24
    4840:	d1 1d       	adc	r29, r1
	if(!tcb || !packet)
		return;

	const uint8_t* options_data = (const uint8_t*) (packet + 1);
	const uint8_t* options_end = (const uint8_t*) packet + (packet->offset >> 4) * 4;
	for(; options_data < options_end; ++options_data)
    4842:	21 96       	adiw	r28, 0x01	; 1
    4844:	c0 17       	cp	r28, r16
    4846:	d1 07       	cpc	r29, r17
    4848:	20 f3       	brcs	.-56     	; 0x4812 <tcp_parse_options+0x36>
		{
			/* unknown option, skip */
			options_data += *(options_data + 1);
		}
	}
}
    484a:	df 91       	pop	r29
    484c:	cf 91       	pop	r28
    484e:	1f 91       	pop	r17
    4850:	0f 91       	pop	r16
    4852:	ff 90       	pop	r15
    4854:	ef 90       	pop	r14
    4856:	08 95       	ret

00004858 <tcp_calc_checksum>:
 * \param[in] packet A pointer to the buffer containing the packet.
 * \param[in] packet_len The length in bytes of the packet.
 * \returns The 16-bit checksum of the packet.
 */
uint16_t tcp_calc_checksum(const uint8_t* ip_destination, const struct tcp_header* packet, uint16_t packet_len)
{
    4858:	cf 92       	push	r12
    485a:	df 92       	push	r13
    485c:	ef 92       	push	r14
    485e:	ff 92       	push	r15
    4860:	0f 93       	push	r16
    4862:	1f 93       	push	r17
    4864:	7c 01       	movw	r14, r24
    4866:	6b 01       	movw	r12, r22
    4868:	8a 01       	movw	r16, r20
	/* pseudo header */
	uint16_t checksum = IP_PROTOCOL_TCP + packet_len;
    486a:	0a 5f       	subi	r16, 0xFA	; 250
    486c:	1f 4f       	sbci	r17, 0xFF	; 255
	checksum = net_calc_checksum(checksum, ip_get_address(), 4, 4);
    486e:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <ip_get_address>
    4872:	bc 01       	movw	r22, r24
    4874:	c8 01       	movw	r24, r16
    4876:	06 50       	subi	r16, 0x06	; 6
    4878:	10 40       	sbci	r17, 0x00	; 0
    487a:	44 e0       	ldi	r20, 0x04	; 4
    487c:	50 e0       	ldi	r21, 0x00	; 0
    487e:	24 e0       	ldi	r18, 0x04	; 4
    4880:	0e 94 a4 20 	call	0x4148	; 0x4148 <net_calc_checksum>
	checksum = net_calc_checksum(checksum, ip_destination, 4, 4);
    4884:	b7 01       	movw	r22, r14
    4886:	44 e0       	ldi	r20, 0x04	; 4
    4888:	50 e0       	ldi	r21, 0x00	; 0
    488a:	24 e0       	ldi	r18, 0x04	; 4
    488c:	0e 94 a4 20 	call	0x4148	; 0x4148 <net_calc_checksum>

	/* real package */
	return ~net_calc_checksum(checksum, (uint8_t*) packet, packet_len, 16);
    4890:	b6 01       	movw	r22, r12
    4892:	a8 01       	movw	r20, r16
    4894:	20 e1       	ldi	r18, 0x10	; 16
    4896:	0e 94 a4 20 	call	0x4148	; 0x4148 <net_calc_checksum>
    489a:	9c 01       	movw	r18, r24
    489c:	20 95       	com	r18
    489e:	30 95       	com	r19
}
    48a0:	c9 01       	movw	r24, r18
    48a2:	1f 91       	pop	r17
    48a4:	0f 91       	pop	r16
    48a6:	ff 90       	pop	r15
    48a8:	ef 90       	pop	r14
    48aa:	df 90       	pop	r13
    48ac:	cf 90       	pop	r12
    48ae:	08 95       	ret

000048b0 <tcp_send_packet>:
 * \param[in] flags The TCP flags which should be set in the packet(s).
 * \param[in] send_data Determines wether non-empty or empty packets should be sent.
 * \returns \c true if the packet(s) was/were successfully sent, \c false otherwise.
 */
bool tcp_send_packet(struct tcp_tcb* tcb, uint8_t flags, bool send_data)
{
    48b0:	2f 92       	push	r2
    48b2:	3f 92       	push	r3
    48b4:	4f 92       	push	r4
    48b6:	5f 92       	push	r5
    48b8:	6f 92       	push	r6
    48ba:	7f 92       	push	r7
    48bc:	8f 92       	push	r8
    48be:	9f 92       	push	r9
    48c0:	af 92       	push	r10
    48c2:	bf 92       	push	r11
    48c4:	cf 92       	push	r12
    48c6:	df 92       	push	r13
    48c8:	ef 92       	push	r14
    48ca:	ff 92       	push	r15
    48cc:	0f 93       	push	r16
    48ce:	1f 93       	push	r17
    48d0:	df 93       	push	r29
    48d2:	cf 93       	push	r28
    48d4:	cd b7       	in	r28, 0x3d	; 61
    48d6:	de b7       	in	r29, 0x3e	; 62
    48d8:	2b 97       	sbiw	r28, 0x0b	; 11
    48da:	0f b6       	in	r0, 0x3f	; 63
    48dc:	f8 94       	cli
    48de:	de bf       	out	0x3e, r29	; 62
    48e0:	0f be       	out	0x3f, r0	; 63
    48e2:	cd bf       	out	0x3d, r28	; 61
    48e4:	9b 87       	std	Y+11, r25	; 0x0b
    48e6:	8a 87       	std	Y+10, r24	; 0x0a
    48e8:	6f 83       	std	Y+7, r22	; 0x07
    48ea:	48 87       	std	Y+8, r20	; 0x08
	if(!tcb || (flags & TCP_FLAG_RST)) {
    48ec:	89 2b       	or	r24, r25
    48ee:	09 f4       	brne	.+2      	; 0x48f2 <tcp_send_packet+0x42>
    48f0:	2f c1       	rjmp	.+606    	; 0x4b50 <tcp_send_packet+0x2a0>
    48f2:	86 2f       	mov	r24, r22
    48f4:	90 e0       	ldi	r25, 0x00	; 0
    48f6:	62 fd       	sbrc	r22, 2
    48f8:	2b c1       	rjmp	.+598    	; 0x4b50 <tcp_send_packet+0x2a0>
	}

	/* For simplicity prevent sending data when
	 * transmitting SYNs.
	 */
	if(flags & TCP_FLAG_SYN) {
    48fa:	32 e0       	ldi	r19, 0x02	; 2
    48fc:	c3 2e       	mov	r12, r19
    48fe:	d1 2c       	mov	r13, r1
    4900:	c8 22       	and	r12, r24
    4902:	d9 22       	and	r13, r25
    4904:	61 fd       	sbrc	r22, 1
    4906:	18 86       	std	Y+8, r1	; 0x08
		send_data = false;
	}

	/* prepare packet header */
	struct tcp_header* packet_header = (struct tcp_header*) ip_get_buffer();
	memset(packet_header, 0, sizeof(*packet_header));
    4908:	84 e1       	ldi	r24, 0x14	; 20
    490a:	e2 eb       	ldi	r30, 0xB2	; 178
    490c:	fe e0       	ldi	r31, 0x0E	; 14
    490e:	11 92       	st	Z+, r1
    4910:	8a 95       	dec	r24
    4912:	e9 f7       	brne	.-6      	; 0x490e <tcp_send_packet+0x5e>
	packet_header->port_source = hton16(tcb->port_source);
    4914:	ea 85       	ldd	r30, Y+10	; 0x0a
    4916:	fb 85       	ldd	r31, Y+11	; 0x0b
    4918:	80 85       	ldd	r24, Z+8	; 0x08
    491a:	91 85       	ldd	r25, Z+9	; 0x09
    491c:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    4920:	90 93 b3 0e 	sts	0x0EB3, r25
    4924:	80 93 b2 0e 	sts	0x0EB2, r24
	packet_header->port_destination = hton16(tcb->port_destination);
    4928:	ea 85       	ldd	r30, Y+10	; 0x0a
    492a:	fb 85       	ldd	r31, Y+11	; 0x0b
    492c:	82 85       	ldd	r24, Z+10	; 0x0a
    492e:	93 85       	ldd	r25, Z+11	; 0x0b
    4930:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    4934:	90 93 b5 0e 	sts	0x0EB5, r25
    4938:	80 93 b4 0e 	sts	0x0EB4, r24
	packet_header->ack = hton32(tcb->acked);
    493c:	ea 85       	ldd	r30, Y+10	; 0x0a
    493e:	fb 85       	ldd	r31, Y+11	; 0x0b
    4940:	62 89       	ldd	r22, Z+18	; 0x12
    4942:	73 89       	ldd	r23, Z+19	; 0x13
    4944:	84 89       	ldd	r24, Z+20	; 0x14
    4946:	95 89       	ldd	r25, Z+21	; 0x15
    4948:	0e 94 ca 20 	call	0x4194	; 0x4194 <hton32>
    494c:	60 93 ba 0e 	sts	0x0EBA, r22
    4950:	70 93 bb 0e 	sts	0x0EBB, r23
    4954:	80 93 bc 0e 	sts	0x0EBC, r24
    4958:	90 93 bd 0e 	sts	0x0EBD, r25
	packet_header->window = hton16(tcp_queue_space_rx(tcb->queue));
    495c:	ea 85       	ldd	r30, Y+10	; 0x0a
    495e:	fb 85       	ldd	r31, Y+11	; 0x0b
    4960:	87 8d       	ldd	r24, Z+31	; 0x1f
    4962:	90 a1       	ldd	r25, Z+32	; 0x20
    4964:	0e 94 0f 2c 	call	0x581e	; 0x581e <tcp_queue_space_rx>
    4968:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    496c:	90 93 c1 0e 	sts	0x0EC1, r25
    4970:	80 93 c0 0e 	sts	0x0EC0, r24
	packet_header->urgent = HTON16(0x0000);
    4974:	10 92 c5 0e 	sts	0x0EC5, r1
    4978:	10 92 c4 0e 	sts	0x0EC4, r1

	uint16_t data_available = tcp_queue_used_tx(tcb->queue);
    497c:	ea 85       	ldd	r30, Y+10	; 0x0a
    497e:	fb 85       	ldd	r31, Y+11	; 0x0b
    4980:	87 8d       	ldd	r24, Z+31	; 0x1f
    4982:	90 a1       	ldd	r25, Z+32	; 0x20
    4984:	0e 94 ae 2c 	call	0x595c	; 0x595c <tcp_queue_used_tx>
    4988:	bc 01       	movw	r22, r24
	uint8_t* packet_data = (uint8_t*) (packet_header + 1);
	uint16_t packet_header_size = sizeof(*packet_header);
	uint16_t packet_data_max = ip_get_buffer_size() - packet_header_size;
	uint32_t packet_seq = tcb->send_base;
    498a:	ea 85       	ldd	r30, Y+10	; 0x0a
    498c:	fb 85       	ldd	r31, Y+11	; 0x0b
    498e:	e4 84       	ldd	r14, Z+12	; 0x0c
    4990:	f5 84       	ldd	r15, Z+13	; 0x0d
    4992:	06 85       	ldd	r16, Z+14	; 0x0e
    4994:	17 85       	ldd	r17, Z+15	; 0x0f

	if(flags & TCP_FLAG_SYN) {
    4996:	cd 28       	or	r12, r13
    4998:	61 f4       	brne	.+24     	; 0x49b2 <tcp_send_packet+0x102>
    499a:	82 eb       	ldi	r24, 0xB2	; 178
    499c:	9e e0       	ldi	r25, 0x0E	; 14
    499e:	44 96       	adiw	r24, 0x14	; 20
    49a0:	9c 83       	std	Y+4, r25	; 0x04
    49a2:	8b 83       	std	Y+3, r24	; 0x03
    49a4:	e4 e1       	ldi	r30, 0x14	; 20
    49a6:	f0 e0       	ldi	r31, 0x00	; 0
    49a8:	fa 83       	std	Y+2, r31	; 0x02
    49aa:	e9 83       	std	Y+1, r30	; 0x01
    49ac:	44 ea       	ldi	r20, 0xA4	; 164
    49ae:	51 e0       	ldi	r21, 0x01	; 1
    49b0:	17 c0       	rjmp	.+46     	; 0x49e0 <tcp_send_packet+0x130>
		/* send option informing about maximum segment size */
		if(packet_data_max >= sizeof(uint32_t)) {
			*((uint32_t*) packet_data) = HTON32(0x0204UL << 16 | TCP_MSS);
    49b2:	82 e0       	ldi	r24, 0x02	; 2
    49b4:	94 e0       	ldi	r25, 0x04	; 4
    49b6:	a1 e0       	ldi	r26, 0x01	; 1
    49b8:	b4 ea       	ldi	r27, 0xA4	; 164
    49ba:	80 93 c6 0e 	sts	0x0EC6, r24
    49be:	90 93 c7 0e 	sts	0x0EC7, r25
    49c2:	a0 93 c8 0e 	sts	0x0EC8, r26
    49c6:	b0 93 c9 0e 	sts	0x0EC9, r27
    49ca:	82 eb       	ldi	r24, 0xB2	; 178
    49cc:	9e e0       	ldi	r25, 0x0E	; 14
    49ce:	48 96       	adiw	r24, 0x18	; 24
    49d0:	9c 83       	std	Y+4, r25	; 0x04
    49d2:	8b 83       	std	Y+3, r24	; 0x03
    49d4:	e8 e1       	ldi	r30, 0x18	; 24
    49d6:	f0 e0       	ldi	r31, 0x00	; 0
    49d8:	fa 83       	std	Y+2, r31	; 0x02
    49da:	e9 83       	std	Y+1, r30	; 0x01
    49dc:	40 ea       	ldi	r20, 0xA0	; 160
    49de:	51 e0       	ldi	r21, 0x01	; 1
			packet_data_max -= sizeof(uint32_t);
			packet_header_size += sizeof(uint32_t);
		}
	}

	packet_header->offset = (packet_header_size / 4) << 4;
    49e0:	89 81       	ldd	r24, Y+1	; 0x01
    49e2:	9a 81       	ldd	r25, Y+2	; 0x02
    49e4:	96 95       	lsr	r25
    49e6:	87 95       	ror	r24
    49e8:	96 95       	lsr	r25
    49ea:	87 95       	ror	r24
    49ec:	82 95       	swap	r24
    49ee:	80 7f       	andi	r24, 0xF0	; 240
    49f0:	80 93 be 0e 	sts	0x0EBE, r24

	/* take window and MSS of remote host into account */
	if(packet_data_max > tcb->mss) {
    49f4:	ea 85       	ldd	r30, Y+10	; 0x0a
    49f6:	fb 85       	ldd	r31, Y+11	; 0x0b
    49f8:	26 89       	ldd	r18, Z+22	; 0x16
    49fa:	37 89       	ldd	r19, Z+23	; 0x17
    49fc:	1a 01       	movw	r2, r20
    49fe:	24 17       	cp	r18, r20
    4a00:	35 07       	cpc	r19, r21
    4a02:	08 f4       	brcc	.+2      	; 0x4a06 <tcp_send_packet+0x156>
    4a04:	19 01       	movw	r2, r18
		packet_data_max = tcb->mss;
	}
	
	if(tcb->window > 0) {
    4a06:	ea 85       	ldd	r30, Y+10	; 0x0a
    4a08:	fb 85       	ldd	r31, Y+11	; 0x0b
    4a0a:	80 8d       	ldd	r24, Z+24	; 0x18
    4a0c:	91 8d       	ldd	r25, Z+25	; 0x19
    4a0e:	00 97       	sbiw	r24, 0x00	; 0
    4a10:	41 f0       	breq	.+16     	; 0x4a22 <tcp_send_packet+0x172>
    4a12:	82 15       	cp	r24, r2
    4a14:	93 05       	cpc	r25, r3
    4a16:	08 f4       	brcc	.+2      	; 0x4a1a <tcp_send_packet+0x16a>
    4a18:	1c 01       	movw	r2, r24
		if(packet_data_max > tcb->window) {
			packet_data_max = tcb->window;
		}
		if(data_available > tcb->window) {
    4a1a:	86 17       	cp	r24, r22
    4a1c:	97 07       	cpc	r25, r23
    4a1e:	38 f0       	brcs	.+14     	; 0x4a2e <tcp_send_packet+0x17e>
    4a20:	05 c0       	rjmp	.+10     	; 0x4a2c <tcp_send_packet+0x17c>
			data_available = tcb->window;
		}
	} else {
		if(data_available > tcb->mss) {
    4a22:	26 17       	cp	r18, r22
    4a24:	37 07       	cpc	r19, r23
    4a26:	10 f4       	brcc	.+4      	; 0x4a2c <tcp_send_packet+0x17c>
    4a28:	c9 01       	movw	r24, r18
    4a2a:	01 c0       	rjmp	.+2      	; 0x4a2e <tcp_send_packet+0x17e>
    4a2c:	cb 01       	movw	r24, r22
		 	*/
			data_available = tcb->mss;
		}
	}

	uint16_t data_pos = tcb->send_next;
    4a2e:	ea 85       	ldd	r30, Y+10	; 0x0a
    4a30:	fb 85       	ldd	r31, Y+11	; 0x0b
    4a32:	c0 88       	ldd	r12, Z+16	; 0x10
    4a34:	d1 88       	ldd	r13, Z+17	; 0x11
	bool success = true;

	data_available -= data_pos;
    4a36:	2c 01       	movw	r4, r24
    4a38:	4c 18       	sub	r4, r12
    4a3a:	5d 08       	sbc	r5, r13
	packet_seq += data_pos;
    4a3c:	46 01       	movw	r8, r12
    4a3e:	aa 24       	eor	r10, r10
    4a40:	bb 24       	eor	r11, r11
    4a42:	8e 0c       	add	r8, r14
    4a44:	9f 1c       	adc	r9, r15
    4a46:	a0 1e       	adc	r10, r16
    4a48:	b1 1e       	adc	r11, r17
			packet_header->flags = flags & ~TCP_FLAG_FIN;
		else
			packet_header->flags = flags;

		/* calculate header checksum */
		packet_header->checksum = hton16(tcp_calc_checksum(tcb->ip, packet_header, packet_header_size + packet_data_len));
    4a4a:	34 96       	adiw	r30, 0x04	; 4
    4a4c:	fe 83       	std	Y+6, r31	; 0x06
    4a4e:	ed 83       	std	Y+5, r30	; 0x05
		/* set sequence number */
		packet_header->seq = hton32(packet_seq);

		/* ensure FIN is set only if we are sending the last data byte */
		if(data_pos + packet_data_len < tcp_queue_used_tx(tcb->queue))
			packet_header->flags = flags & ~TCP_FLAG_FIN;
    4a50:	ff 81       	ldd	r31, Y+7	; 0x07
    4a52:	fe 7f       	andi	r31, 0xFE	; 254
    4a54:	f9 87       	std	Y+9, r31	; 0x09
	data_available -= data_pos;
	packet_seq += data_pos;
	do {
		uint16_t packet_data_len = 0;

		if(send_data) {
    4a56:	28 85       	ldd	r18, Y+8	; 0x08
    4a58:	22 23       	and	r18, r18
    4a5a:	19 f4       	brne	.+6      	; 0x4a62 <tcp_send_packet+0x1b2>
    4a5c:	ee 24       	eor	r14, r14
    4a5e:	ff 24       	eor	r15, r15
    4a60:	27 c0       	rjmp	.+78     	; 0x4ab0 <tcp_send_packet+0x200>
    4a62:	72 01       	movw	r14, r4
    4a64:	24 14       	cp	r2, r4
    4a66:	35 04       	cpc	r3, r5
    4a68:	08 f4       	brcc	.+2      	; 0x4a6c <tcp_send_packet+0x1bc>
    4a6a:	71 01       	movw	r14, r2
				if(!data_pos && packet_data_len > 1) {
					//packet_data_len /= 2;
				}
			}

			tcp_queue_peek_tx( tcb->queue, packet_data, data_pos, packet_data_len );
    4a6c:	ea 85       	ldd	r30, Y+10	; 0x0a
    4a6e:	fb 85       	ldd	r31, Y+11	; 0x0b
    4a70:	87 8d       	ldd	r24, Z+31	; 0x1f
    4a72:	90 a1       	ldd	r25, Z+32	; 0x20
    4a74:	6b 81       	ldd	r22, Y+3	; 0x03
    4a76:	7c 81       	ldd	r23, Y+4	; 0x04
    4a78:	a6 01       	movw	r20, r12
    4a7a:	97 01       	movw	r18, r14
    4a7c:	0e 94 8a 2d 	call	0x5b14	; 0x5b14 <tcp_queue_peek_tx>

			if(packet_data_len > 0) {
    4a80:	e1 14       	cp	r14, r1
    4a82:	f1 04       	cpc	r15, r1
    4a84:	a9 f0       	breq	.+42     	; 0x4ab0 <tcp_send_packet+0x200>
				/* start retransmission timer */
				tcb->timeout = tcb->rto << (tcb->retx > 4 ? 4 : tcb->retx); /* exponential backoff */
    4a86:	ea 85       	ldd	r30, Y+10	; 0x0a
    4a88:	fb 85       	ldd	r31, Y+11	; 0x0b
    4a8a:	84 8d       	ldd	r24, Z+28	; 0x1c
    4a8c:	23 8d       	ldd	r18, Z+27	; 0x1b
    4a8e:	25 30       	cpi	r18, 0x05	; 5
    4a90:	10 f0       	brcs	.+4      	; 0x4a96 <tcp_send_packet+0x1e6>
    4a92:	24 e0       	ldi	r18, 0x04	; 4
    4a94:	30 e0       	ldi	r19, 0x00	; 0
    4a96:	90 e0       	ldi	r25, 0x00	; 0
    4a98:	02 c0       	rjmp	.+4      	; 0x4a9e <tcp_send_packet+0x1ee>
    4a9a:	88 0f       	add	r24, r24
    4a9c:	99 1f       	adc	r25, r25
    4a9e:	2a 95       	dec	r18
    4aa0:	e2 f7       	brpl	.-8      	; 0x4a9a <tcp_send_packet+0x1ea>
    4aa2:	ea 85       	ldd	r30, Y+10	; 0x0a
    4aa4:	fb 85       	ldd	r31, Y+11	; 0x0b
    4aa6:	82 8f       	std	Z+26, r24	; 0x1a
				if(tcb->timeout < 1) {
    4aa8:	88 23       	and	r24, r24
    4aaa:	11 f4       	brne	.+4      	; 0x4ab0 <tcp_send_packet+0x200>
					tcb->timeout = 1;
    4aac:	21 e0       	ldi	r18, 0x01	; 1
    4aae:	22 8f       	std	Z+26, r18	; 0x1a
				}
			}
		}

		/* set sequence number */
		packet_header->seq = hton32(packet_seq);
    4ab0:	c5 01       	movw	r24, r10
    4ab2:	b4 01       	movw	r22, r8
    4ab4:	0e 94 ca 20 	call	0x4194	; 0x4194 <hton32>
    4ab8:	60 93 b6 0e 	sts	0x0EB6, r22
    4abc:	70 93 b7 0e 	sts	0x0EB7, r23
    4ac0:	80 93 b8 0e 	sts	0x0EB8, r24
    4ac4:	90 93 b9 0e 	sts	0x0EB9, r25

		/* ensure FIN is set only if we are sending the last data byte */
		if(data_pos + packet_data_len < tcp_queue_used_tx(tcb->queue))
    4ac8:	37 01       	movw	r6, r14
    4aca:	6c 0c       	add	r6, r12
    4acc:	7d 1c       	adc	r7, r13
    4ace:	ea 85       	ldd	r30, Y+10	; 0x0a
    4ad0:	fb 85       	ldd	r31, Y+11	; 0x0b
    4ad2:	87 8d       	ldd	r24, Z+31	; 0x1f
    4ad4:	90 a1       	ldd	r25, Z+32	; 0x20
    4ad6:	0e 94 ae 2c 	call	0x595c	; 0x595c <tcp_queue_used_tx>
    4ada:	68 16       	cp	r6, r24
    4adc:	79 06       	cpc	r7, r25
    4ade:	20 f4       	brcc	.+8      	; 0x4ae8 <tcp_send_packet+0x238>
			packet_header->flags = flags & ~TCP_FLAG_FIN;
    4ae0:	f9 85       	ldd	r31, Y+9	; 0x09
    4ae2:	f0 93 bf 0e 	sts	0x0EBF, r31
    4ae6:	03 c0       	rjmp	.+6      	; 0x4aee <tcp_send_packet+0x23e>
		else
			packet_header->flags = flags;
    4ae8:	2f 81       	ldd	r18, Y+7	; 0x07
    4aea:	20 93 bf 0e 	sts	0x0EBF, r18

		/* calculate header checksum */
		packet_header->checksum = hton16(tcp_calc_checksum(tcb->ip, packet_header, packet_header_size + packet_data_len));
    4aee:	09 81       	ldd	r16, Y+1	; 0x01
    4af0:	1a 81       	ldd	r17, Y+2	; 0x02
    4af2:	0e 0d       	add	r16, r14
    4af4:	1f 1d       	adc	r17, r15
    4af6:	8d 81       	ldd	r24, Y+5	; 0x05
    4af8:	9e 81       	ldd	r25, Y+6	; 0x06
    4afa:	62 eb       	ldi	r22, 0xB2	; 178
    4afc:	7e e0       	ldi	r23, 0x0E	; 14
    4afe:	a8 01       	movw	r20, r16
    4b00:	0e 94 2c 24 	call	0x4858	; 0x4858 <tcp_calc_checksum>
    4b04:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    4b08:	90 93 c3 0e 	sts	0x0EC3, r25
    4b0c:	80 93 c2 0e 	sts	0x0EC2, r24

		/* transmit packet */
		success = success && ip_send_packet(tcb->ip,
    4b10:	8d 81       	ldd	r24, Y+5	; 0x05
    4b12:	9e 81       	ldd	r25, Y+6	; 0x06
    4b14:	66 e0       	ldi	r22, 0x06	; 6
    4b16:	a8 01       	movw	r20, r16
    4b18:	0e 94 5f 1f 	call	0x3ebe	; 0x3ebe <ip_send_packet>
											IP_PROTOCOL_TCP,
											packet_header_size + packet_data_len
										   );

		if( success ) {
    4b1c:	88 23       	and	r24, r24
    4b1e:	79 f0       	breq	.+30     	; 0x4b3e <tcp_send_packet+0x28e>
			packet_seq += packet_data_len;
			data_pos += packet_data_len;
			data_available -= packet_data_len;
		}

	} while(success && send_data && data_available > 0);
    4b20:	88 85       	ldd	r24, Y+8	; 0x08
    4b22:	88 23       	and	r24, r24
    4b24:	71 f0       	breq	.+28     	; 0x4b42 <tcp_send_packet+0x292>
										   );

		if( success ) {
			packet_seq += packet_data_len;
			data_pos += packet_data_len;
			data_available -= packet_data_len;
    4b26:	4e 18       	sub	r4, r14
    4b28:	5f 08       	sbc	r5, r15
		}

	} while(success && send_data && data_available > 0);
    4b2a:	59 f0       	breq	.+22     	; 0x4b42 <tcp_send_packet+0x292>
											IP_PROTOCOL_TCP,
											packet_header_size + packet_data_len
										   );

		if( success ) {
			packet_seq += packet_data_len;
    4b2c:	c7 01       	movw	r24, r14
    4b2e:	a0 e0       	ldi	r26, 0x00	; 0
    4b30:	b0 e0       	ldi	r27, 0x00	; 0
    4b32:	88 0e       	add	r8, r24
    4b34:	99 1e       	adc	r9, r25
    4b36:	aa 1e       	adc	r10, r26
    4b38:	bb 1e       	adc	r11, r27
    4b3a:	63 01       	movw	r12, r6
    4b3c:	8c cf       	rjmp	.-232    	; 0x4a56 <tcp_send_packet+0x1a6>
    4b3e:	80 e0       	ldi	r24, 0x00	; 0
    4b40:	02 c0       	rjmp	.+4      	; 0x4b46 <tcp_send_packet+0x296>
    4b42:	63 01       	movw	r12, r6
    4b44:	81 e0       	ldi	r24, 0x01	; 1
			data_available -= packet_data_len;
		}

	} while(success && send_data && data_available > 0);

	tcb->send_next = data_pos;
    4b46:	ea 85       	ldd	r30, Y+10	; 0x0a
    4b48:	fb 85       	ldd	r31, Y+11	; 0x0b
    4b4a:	d1 8a       	std	Z+17, r13	; 0x11
    4b4c:	c0 8a       	std	Z+16, r12	; 0x10
    4b4e:	01 c0       	rjmp	.+2      	; 0x4b52 <tcp_send_packet+0x2a2>

	return success;
    4b50:	80 e0       	ldi	r24, 0x00	; 0
}
    4b52:	2b 96       	adiw	r28, 0x0b	; 11
    4b54:	0f b6       	in	r0, 0x3f	; 63
    4b56:	f8 94       	cli
    4b58:	de bf       	out	0x3e, r29	; 62
    4b5a:	0f be       	out	0x3f, r0	; 63
    4b5c:	cd bf       	out	0x3d, r28	; 61
    4b5e:	cf 91       	pop	r28
    4b60:	df 91       	pop	r29
    4b62:	1f 91       	pop	r17
    4b64:	0f 91       	pop	r16
    4b66:	ff 90       	pop	r15
    4b68:	ef 90       	pop	r14
    4b6a:	df 90       	pop	r13
    4b6c:	cf 90       	pop	r12
    4b6e:	bf 90       	pop	r11
    4b70:	af 90       	pop	r10
    4b72:	9f 90       	pop	r9
    4b74:	8f 90       	pop	r8
    4b76:	7f 90       	pop	r7
    4b78:	6f 90       	pop	r6
    4b7a:	5f 90       	pop	r5
    4b7c:	4f 90       	pop	r4
    4b7e:	3f 90       	pop	r3
    4b80:	2f 90       	pop	r2
    4b82:	08 95       	ret

00004b84 <tcp_send_rst>:
 * \param[in] packet A pointer to the buffer which contains the TCP packet to which the reset package should be an response.
 * \param[in] packet_len The packet length in bytes of the packet in \a packet.
 * \returns \c true if the reset packet has successfully been sent, \c false on failure.
 */
bool tcp_send_rst(const uint8_t* ip_destination, const struct tcp_header* packet, uint16_t packet_len)
{
    4b84:	cf 92       	push	r12
    4b86:	df 92       	push	r13
    4b88:	ef 92       	push	r14
    4b8a:	ff 92       	push	r15
    4b8c:	0f 93       	push	r16
    4b8e:	1f 93       	push	r17
    4b90:	cf 93       	push	r28
    4b92:	df 93       	push	r29
    4b94:	6c 01       	movw	r12, r24
    4b96:	eb 01       	movw	r28, r22
    4b98:	8a 01       	movw	r16, r20
	if(!packet)
    4b9a:	61 15       	cp	r22, r1
    4b9c:	71 05       	cpc	r23, r1
    4b9e:	09 f4       	brne	.+2      	; 0x4ba2 <tcp_send_rst+0x1e>
    4ba0:	74 c0       	rjmp	.+232    	; 0x4c8a <tcp_send_rst+0x106>
		return false;
	if(packet->flags & TCP_FLAG_RST)
    4ba2:	8d 85       	ldd	r24, Y+13	; 0x0d
    4ba4:	82 fd       	sbrc	r24, 2
    4ba6:	71 c0       	rjmp	.+226    	; 0x4c8a <tcp_send_rst+0x106>
		return false;

	struct tcp_header* packet_header = (struct tcp_header*) ip_get_buffer();

	/* prepare packet header */
	memset(packet_header, 0, sizeof(*packet_header));
    4ba8:	84 e1       	ldi	r24, 0x14	; 20
    4baa:	e2 eb       	ldi	r30, 0xB2	; 178
    4bac:	fe e0       	ldi	r31, 0x0E	; 14
    4bae:	df 01       	movw	r26, r30
    4bb0:	1d 92       	st	X+, r1
    4bb2:	8a 95       	dec	r24
    4bb4:	e9 f7       	brne	.-6      	; 0x4bb0 <tcp_send_rst+0x2c>
	packet_header->port_source = packet->port_destination;
    4bb6:	8a 81       	ldd	r24, Y+2	; 0x02
    4bb8:	9b 81       	ldd	r25, Y+3	; 0x03
    4bba:	90 93 b3 0e 	sts	0x0EB3, r25
    4bbe:	80 93 b2 0e 	sts	0x0EB2, r24
	packet_header->port_destination = packet->port_source;
    4bc2:	88 81       	ld	r24, Y
    4bc4:	99 81       	ldd	r25, Y+1	; 0x01
    4bc6:	90 93 b5 0e 	sts	0x0EB5, r25
    4bca:	80 93 b4 0e 	sts	0x0EB4, r24
	packet_header->offset = (sizeof(*packet_header) / 4) << 4;
    4bce:	80 e5       	ldi	r24, 0x50	; 80
    4bd0:	80 93 be 0e 	sts	0x0EBE, r24

	if(packet->flags & TCP_FLAG_ACK)
    4bd4:	8d 85       	ldd	r24, Y+13	; 0x0d
    4bd6:	84 ff       	sbrs	r24, 4
    4bd8:	10 c0       	rjmp	.+32     	; 0x4bfa <tcp_send_rst+0x76>
	{
		packet_header->flags = TCP_FLAG_RST;
    4bda:	84 e0       	ldi	r24, 0x04	; 4
    4bdc:	80 93 bf 0e 	sts	0x0EBF, r24
		packet_header->seq = packet->ack;
    4be0:	88 85       	ldd	r24, Y+8	; 0x08
    4be2:	99 85       	ldd	r25, Y+9	; 0x09
    4be4:	aa 85       	ldd	r26, Y+10	; 0x0a
    4be6:	bb 85       	ldd	r27, Y+11	; 0x0b
    4be8:	80 93 b6 0e 	sts	0x0EB6, r24
    4bec:	90 93 b7 0e 	sts	0x0EB7, r25
    4bf0:	a0 93 b8 0e 	sts	0x0EB8, r26
    4bf4:	b0 93 b9 0e 	sts	0x0EB9, r27
    4bf8:	34 c0       	rjmp	.+104    	; 0x4c62 <tcp_send_rst+0xde>
	}
	else
	{
		uint32_t ack = ntoh32(packet->seq) + packet_len - (packet->offset >> 4) * 4;
    4bfa:	6c 81       	ldd	r22, Y+4	; 0x04
    4bfc:	7d 81       	ldd	r23, Y+5	; 0x05
    4bfe:	8e 81       	ldd	r24, Y+6	; 0x06
    4c00:	9f 81       	ldd	r25, Y+7	; 0x07
    4c02:	0e 94 ca 20 	call	0x4194	; 0x4194 <hton32>
    4c06:	78 01       	movw	r14, r16
    4c08:	00 e0       	ldi	r16, 0x00	; 0
    4c0a:	10 e0       	ldi	r17, 0x00	; 0
    4c0c:	2c 85       	ldd	r18, Y+12	; 0x0c
    4c0e:	22 95       	swap	r18
    4c10:	2f 70       	andi	r18, 0x0F	; 15
    4c12:	30 e0       	ldi	r19, 0x00	; 0
    4c14:	22 0f       	add	r18, r18
    4c16:	33 1f       	adc	r19, r19
    4c18:	22 0f       	add	r18, r18
    4c1a:	33 1f       	adc	r19, r19
    4c1c:	44 27       	eor	r20, r20
    4c1e:	37 fd       	sbrc	r19, 7
    4c20:	40 95       	com	r20
    4c22:	54 2f       	mov	r21, r20
    4c24:	e2 1a       	sub	r14, r18
    4c26:	f3 0a       	sbc	r15, r19
    4c28:	04 0b       	sbc	r16, r20
    4c2a:	15 0b       	sbc	r17, r21
    4c2c:	e6 0e       	add	r14, r22
    4c2e:	f7 1e       	adc	r15, r23
    4c30:	08 1f       	adc	r16, r24
    4c32:	19 1f       	adc	r17, r25
		if(packet->flags & TCP_FLAG_SYN)
    4c34:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c36:	81 ff       	sbrs	r24, 1
    4c38:	05 c0       	rjmp	.+10     	; 0x4c44 <tcp_send_rst+0xc0>
			++ack;
    4c3a:	08 94       	sec
    4c3c:	e1 1c       	adc	r14, r1
    4c3e:	f1 1c       	adc	r15, r1
    4c40:	01 1d       	adc	r16, r1
    4c42:	11 1d       	adc	r17, r1

		packet_header->flags = TCP_FLAG_RST | TCP_FLAG_ACK;
    4c44:	84 e1       	ldi	r24, 0x14	; 20
    4c46:	80 93 bf 0e 	sts	0x0EBF, r24
		packet_header->ack = hton32(ack);
    4c4a:	c8 01       	movw	r24, r16
    4c4c:	b7 01       	movw	r22, r14
    4c4e:	0e 94 ca 20 	call	0x4194	; 0x4194 <hton32>
    4c52:	60 93 ba 0e 	sts	0x0EBA, r22
    4c56:	70 93 bb 0e 	sts	0x0EBB, r23
    4c5a:	80 93 bc 0e 	sts	0x0EBC, r24
    4c5e:	90 93 bd 0e 	sts	0x0EBD, r25
	}

	/* calculate header checksum */
	packet_header->checksum = hton16(tcp_calc_checksum(ip_destination, packet_header, sizeof(*packet_header)));
    4c62:	c6 01       	movw	r24, r12
    4c64:	62 eb       	ldi	r22, 0xB2	; 178
    4c66:	7e e0       	ldi	r23, 0x0E	; 14
    4c68:	44 e1       	ldi	r20, 0x14	; 20
    4c6a:	50 e0       	ldi	r21, 0x00	; 0
    4c6c:	0e 94 2c 24 	call	0x4858	; 0x4858 <tcp_calc_checksum>
    4c70:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    4c74:	90 93 c3 0e 	sts	0x0EC3, r25
    4c78:	80 93 c2 0e 	sts	0x0EC2, r24

	/* transmit packet */
	return ip_send_packet(ip_destination,
    4c7c:	c6 01       	movw	r24, r12
    4c7e:	66 e0       	ldi	r22, 0x06	; 6
    4c80:	44 e1       	ldi	r20, 0x14	; 20
    4c82:	50 e0       	ldi	r21, 0x00	; 0
    4c84:	0e 94 5f 1f 	call	0x3ebe	; 0x3ebe <ip_send_packet>
    4c88:	01 c0       	rjmp	.+2      	; 0x4c8c <tcp_send_rst+0x108>
    4c8a:	80 e0       	ldi	r24, 0x00	; 0
						  IP_PROTOCOL_TCP,
						  sizeof(*packet_header)
						 );
}
    4c8c:	df 91       	pop	r29
    4c8e:	cf 91       	pop	r28
    4c90:	1f 91       	pop	r17
    4c92:	0f 91       	pop	r16
    4c94:	ff 90       	pop	r15
    4c96:	ef 90       	pop	r14
    4c98:	df 90       	pop	r13
    4c9a:	cf 90       	pop	r12
    4c9c:	08 95       	ret

00004c9e <tcp_handle_packet>:
 * \note This function is used internally and should not be explicitly called by applications.
 *
 * \returns \c true if a matching socket was found, \c false if the packet was discarded.
 */
bool tcp_handle_packet(const uint8_t* ip, const struct tcp_header* packet, uint16_t packet_len)
{
    4c9e:	6f 92       	push	r6
    4ca0:	7f 92       	push	r7
    4ca2:	8f 92       	push	r8
    4ca4:	9f 92       	push	r9
    4ca6:	af 92       	push	r10
    4ca8:	bf 92       	push	r11
    4caa:	cf 92       	push	r12
    4cac:	df 92       	push	r13
    4cae:	ef 92       	push	r14
    4cb0:	ff 92       	push	r15
    4cb2:	0f 93       	push	r16
    4cb4:	1f 93       	push	r17
    4cb6:	cf 93       	push	r28
    4cb8:	df 93       	push	r29
    4cba:	7c 01       	movw	r14, r24
    4cbc:	5b 01       	movw	r10, r22
    4cbe:	3a 01       	movw	r6, r20
	struct tcp_tcb* tcb;
	struct tcp_tcb* tcb_selected = 0;

	if(packet_len < sizeof(*packet))
    4cc0:	44 31       	cpi	r20, 0x14	; 20
    4cc2:	51 05       	cpc	r21, r1
    4cc4:	08 f4       	brcc	.+2      	; 0x4cc8 <tcp_handle_packet+0x2a>
    4cc6:	30 c4       	rjmp	.+2144   	; 0x5528 <tcp_handle_packet+0x88a>
		return false;

	/* test checksum */
	if(tcp_calc_checksum(ip, packet, packet_len) != ntoh16(packet->checksum))
    4cc8:	c7 01       	movw	r24, r14
    4cca:	0e 94 2c 24 	call	0x4858	; 0x4858 <tcp_calc_checksum>
    4cce:	8c 01       	movw	r16, r24
    4cd0:	d5 01       	movw	r26, r10
    4cd2:	50 96       	adiw	r26, 0x10	; 16
    4cd4:	8d 91       	ld	r24, X+
    4cd6:	9c 91       	ld	r25, X
    4cd8:	51 97       	sbiw	r26, 0x11	; 17
    4cda:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    4cde:	08 17       	cp	r16, r24
    4ce0:	19 07       	cpc	r17, r25
    4ce2:	09 f0       	breq	.+2      	; 0x4ce6 <tcp_handle_packet+0x48>
    4ce4:	21 c4       	rjmp	.+2114   	; 0x5528 <tcp_handle_packet+0x88a>
    4ce6:	c0 ef       	ldi	r28, 0xF0	; 240
    4ce8:	d1 e0       	ldi	r29, 0x01	; 1
    4cea:	cc 24       	eor	r12, r12
    4cec:	dd 24       	eor	r13, r13
    4cee:	2b c0       	rjmp	.+86     	; 0x4d46 <tcp_handle_packet+0xa8>
		/* invalid checksum */
		return false;

	FOREACH_TCB(tcb) {
		if(tcb->state == TCP_STATE_UNUSED)
    4cf0:	88 81       	ld	r24, Y
    4cf2:	99 81       	ldd	r25, Y+1	; 0x01
    4cf4:	89 2b       	or	r24, r25
    4cf6:	31 f1       	breq	.+76     	; 0x4d44 <tcp_handle_packet+0xa6>
			continue;
		if(tcb->port_source != ntoh16(packet->port_destination))
    4cf8:	08 85       	ldd	r16, Y+8	; 0x08
    4cfa:	19 85       	ldd	r17, Y+9	; 0x09
    4cfc:	f5 01       	movw	r30, r10
    4cfe:	82 81       	ldd	r24, Z+2	; 0x02
    4d00:	93 81       	ldd	r25, Z+3	; 0x03
    4d02:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    4d06:	08 17       	cp	r16, r24
    4d08:	19 07       	cpc	r17, r25
    4d0a:	e1 f4       	brne	.+56     	; 0x4d44 <tcp_handle_packet+0xa6>
			continue;
		if(tcb->state == TCP_STATE_LISTEN)
    4d0c:	88 81       	ld	r24, Y
    4d0e:	99 81       	ldd	r25, Y+1	; 0x01
    4d10:	02 97       	sbiw	r24, 0x02	; 2
    4d12:	11 f4       	brne	.+4      	; 0x4d18 <tcp_handle_packet+0x7a>
    4d14:	6e 01       	movw	r12, r28
    4d16:	16 c0       	rjmp	.+44     	; 0x4d44 <tcp_handle_packet+0xa6>
		{
			tcb_selected = tcb;
			continue;
		}
		if(tcb->port_destination != ntoh16(packet->port_source))
    4d18:	0a 85       	ldd	r16, Y+10	; 0x0a
    4d1a:	1b 85       	ldd	r17, Y+11	; 0x0b
    4d1c:	d5 01       	movw	r26, r10
    4d1e:	8d 91       	ld	r24, X+
    4d20:	9c 91       	ld	r25, X
    4d22:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    4d26:	08 17       	cp	r16, r24
    4d28:	19 07       	cpc	r17, r25
    4d2a:	61 f4       	brne	.+24     	; 0x4d44 <tcp_handle_packet+0xa6>
			continue;
		if(memcmp(ip, tcb->ip, sizeof(tcb->ip)) != 0)
    4d2c:	be 01       	movw	r22, r28
    4d2e:	6c 5f       	subi	r22, 0xFC	; 252
    4d30:	7f 4f       	sbci	r23, 0xFF	; 255
    4d32:	c7 01       	movw	r24, r14
    4d34:	44 e0       	ldi	r20, 0x04	; 4
    4d36:	50 e0       	ldi	r21, 0x00	; 0
    4d38:	0e 94 ac 3f 	call	0x7f58	; 0x7f58 <memcmp>
    4d3c:	00 97       	sbiw	r24, 0x00	; 0
    4d3e:	11 f4       	brne	.+4      	; 0x4d44 <tcp_handle_packet+0xa6>
			continue;
    4d40:	6e 01       	movw	r12, r28
    4d42:	05 c0       	rjmp	.+10     	; 0x4d4e <tcp_handle_packet+0xb0>
	/* test checksum */
	if(tcp_calc_checksum(ip, packet, packet_len) != ntoh16(packet->checksum))
		/* invalid checksum */
		return false;

	FOREACH_TCB(tcb) {
    4d44:	a1 96       	adiw	r28, 0x21	; 33
    4d46:	b2 e0       	ldi	r27, 0x02	; 2
    4d48:	c5 39       	cpi	r28, 0x95	; 149
    4d4a:	db 07       	cpc	r29, r27
    4d4c:	89 f6       	brne	.-94     	; 0x4cf0 <tcp_handle_packet+0x52>

		tcb_selected = tcb;
		break;
	}

	if(tcb_selected) {
    4d4e:	c1 14       	cp	r12, r1
    4d50:	d1 04       	cpc	r13, r1
    4d52:	09 f4       	brne	.+2      	; 0x4d56 <tcp_handle_packet+0xb8>
    4d54:	e4 c3       	rjmp	.+1992   	; 0x551e <tcp_handle_packet+0x880>
     *    \ snd ACK                 +---------+delete TCB         +---------+
     *     ------------------------>|TIME WAIT|------------------>| CLOSED  |
     *                              +---------+                   +---------+
     */

	if(!tcb || !packet || packet_len < sizeof(*packet) || !ip)
    4d56:	a1 14       	cp	r10, r1
    4d58:	b1 04       	cpc	r11, r1
    4d5a:	09 f4       	brne	.+2      	; 0x4d5e <tcp_handle_packet+0xc0>
    4d5c:	e5 c3       	rjmp	.+1994   	; 0x5528 <tcp_handle_packet+0x88a>
    4d5e:	e1 14       	cp	r14, r1
    4d60:	f1 04       	cpc	r15, r1
    4d62:	09 f4       	brne	.+2      	; 0x4d66 <tcp_handle_packet+0xc8>
    4d64:	e1 c3       	rjmp	.+1986   	; 0x5528 <tcp_handle_packet+0x88a>
		return false;

	int socket = tcp_tcb_socket(tcb);
    4d66:	c6 01       	movw	r24, r12
    4d68:	0e 94 18 21 	call	0x4230	; 0x4230 <tcp_tcb_socket>
    4d6c:	4c 01       	movw	r8, r24
	if(socket < 0)
    4d6e:	97 fd       	sbrc	r25, 7
    4d70:	db c3       	rjmp	.+1974   	; 0x5528 <tcp_handle_packet+0x88a>
			 packet_len,
			 packet->flags
			);
#endif

	switch(tcb->state)
    4d72:	f6 01       	movw	r30, r12
    4d74:	80 81       	ld	r24, Z
    4d76:	91 81       	ldd	r25, Z+1	; 0x01
    4d78:	82 30       	cpi	r24, 0x02	; 2
    4d7a:	91 05       	cpc	r25, r1
    4d7c:	91 f0       	breq	.+36     	; 0x4da2 <tcp_handle_packet+0x104>
    4d7e:	85 30       	cpi	r24, 0x05	; 5
    4d80:	91 05       	cpc	r25, r1
    4d82:	09 f4       	brne	.+2      	; 0x4d86 <tcp_handle_packet+0xe8>
    4d84:	9a c0       	rjmp	.+308    	; 0x4eba <tcp_handle_packet+0x21c>
    4d86:	01 97       	sbiw	r24, 0x01	; 1
    4d88:	09 f0       	breq	.+2      	; 0x4d8c <tcp_handle_packet+0xee>
    4d8a:	27 c1       	rjmp	.+590    	; 0x4fda <tcp_handle_packet+0x33c>
	{
		case TCP_STATE_CLOSED:
		{
			if(packet->flags & TCP_FLAG_RST)
    4d8c:	d5 01       	movw	r26, r10
    4d8e:	1d 96       	adiw	r26, 0x0d	; 13
    4d90:	8c 91       	ld	r24, X
    4d92:	82 fd       	sbrc	r24, 2
    4d94:	c9 c3       	rjmp	.+1938   	; 0x5528 <tcp_handle_packet+0x88a>
				return false;

			/* send RST */
			tcp_send_rst(ip, packet, packet_len);
    4d96:	c7 01       	movw	r24, r14
    4d98:	b5 01       	movw	r22, r10
    4d9a:	a3 01       	movw	r20, r6
    4d9c:	0e 94 c2 25 	call	0x4b84	; 0x4b84 <tcp_send_rst>
    4da0:	bc c3       	rjmp	.+1912   	; 0x551a <tcp_handle_packet+0x87c>

			return true;
		}
		case TCP_STATE_LISTEN:
		{
			if(packet->flags & TCP_FLAG_RST)
    4da2:	f5 01       	movw	r30, r10
    4da4:	85 85       	ldd	r24, Z+13	; 0x0d
    4da6:	82 fd       	sbrc	r24, 2
    4da8:	bf c3       	rjmp	.+1918   	; 0x5528 <tcp_handle_packet+0x88a>
				return false;

			if(packet->flags & TCP_FLAG_ACK)
    4daa:	84 fd       	sbrc	r24, 4
    4dac:	b8 c3       	rjmp	.+1904   	; 0x551e <tcp_handle_packet+0x880>
				/* send RST */
				tcp_send_rst(ip, packet, packet_len);
				return false;
			}

			if(!(packet->flags & TCP_FLAG_SYN))
    4dae:	81 ff       	sbrs	r24, 1
    4db0:	b6 c3       	rjmp	.+1900   	; 0x551e <tcp_handle_packet+0x880>
				/* send RST */
				tcp_send_rst(ip, packet, packet_len);
				return false;
			}

			struct tcp_tcb* tcb_new = tcp_tcb_alloc();
    4db2:	0e 94 54 23 	call	0x46a8	; 0x46a8 <tcp_tcb_alloc>
    4db6:	ec 01       	movw	r28, r24
			struct tcp_queue* tcb_queue = tcp_queue_alloc();
    4db8:	0e 94 c1 2b 	call	0x5782	; 0x5782 <tcp_queue_alloc>
    4dbc:	8c 01       	movw	r16, r24
			if(!tcb_new || !tcb_queue)
    4dbe:	20 97       	sbiw	r28, 0x00	; 0
    4dc0:	51 f0       	breq	.+20     	; 0x4dd6 <tcp_handle_packet+0x138>
    4dc2:	00 97       	sbiw	r24, 0x00	; 0
    4dc4:	61 f4       	brne	.+24     	; 0x4dde <tcp_handle_packet+0x140>
void tcp_tcb_free(struct tcp_tcb* tcb)
{
	if(!tcb)
		return;

	tcp_queue_free(tcb->queue);
    4dc6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4dc8:	98 a1       	ldd	r25, Y+32	; 0x20
    4dca:	0e 94 fb 2b 	call	0x57f6	; 0x57f6 <tcp_queue_free>

	tcb->state = TCP_STATE_UNUSED;
    4dce:	19 82       	std	Y+1, r1	; 0x01
    4dd0:	18 82       	st	Y, r1
	tcb->queue = 0;
    4dd2:	18 a2       	std	Y+32, r1	; 0x20
    4dd4:	1f 8e       	std	Y+31, r1	; 0x1f
				 * Just hope that the remote host will resend the
				 * SYN later when we might have an unused connection.
				 */

				tcp_tcb_free(tcb_new);
				tcp_queue_free(tcb_queue);
    4dd6:	c8 01       	movw	r24, r16
    4dd8:	0e 94 fb 2b 	call	0x57f6	; 0x57f6 <tcp_queue_free>
    4ddc:	a5 c3       	rjmp	.+1866   	; 0x5528 <tcp_handle_packet+0x88a>
				return false;
			}

			/* create a new tcb which the application has to accept */
			tcp_tcb_reset(tcb_new);
    4dde:	ce 01       	movw	r24, r28
    4de0:	0e 94 f6 22 	call	0x45ec	; 0x45ec <tcp_tcb_reset>
			memcpy(tcb_new->ip, ip, sizeof(tcb_new->ip));
    4de4:	f7 01       	movw	r30, r14
    4de6:	80 81       	ld	r24, Z
    4de8:	91 81       	ldd	r25, Z+1	; 0x01
    4dea:	a2 81       	ldd	r26, Z+2	; 0x02
    4dec:	b3 81       	ldd	r27, Z+3	; 0x03
    4dee:	8c 83       	std	Y+4, r24	; 0x04
    4df0:	9d 83       	std	Y+5, r25	; 0x05
    4df2:	ae 83       	std	Y+6, r26	; 0x06
    4df4:	bf 83       	std	Y+7, r27	; 0x07
			tcb_new->state = TCP_STATE_NOT_ACCEPTED;
    4df6:	83 e0       	ldi	r24, 0x03	; 3
    4df8:	90 e0       	ldi	r25, 0x00	; 0
    4dfa:	99 83       	std	Y+1, r25	; 0x01
    4dfc:	88 83       	st	Y, r24
			tcb_new->callback = tcb->callback;
    4dfe:	d6 01       	movw	r26, r12
    4e00:	12 96       	adiw	r26, 0x02	; 2
    4e02:	8d 91       	ld	r24, X+
    4e04:	9c 91       	ld	r25, X
    4e06:	13 97       	sbiw	r26, 0x03	; 3
    4e08:	9b 83       	std	Y+3, r25	; 0x03
    4e0a:	8a 83       	std	Y+2, r24	; 0x02
			tcb_new->port_source = tcb->port_source;
    4e0c:	18 96       	adiw	r26, 0x08	; 8
    4e0e:	8d 91       	ld	r24, X+
    4e10:	9c 91       	ld	r25, X
    4e12:	19 97       	sbiw	r26, 0x09	; 9
    4e14:	99 87       	std	Y+9, r25	; 0x09
    4e16:	88 87       	std	Y+8, r24	; 0x08
			tcb_new->port_destination = ntoh16(packet->port_source);
    4e18:	f5 01       	movw	r30, r10
    4e1a:	80 81       	ld	r24, Z
    4e1c:	91 81       	ldd	r25, Z+1	; 0x01
    4e1e:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    4e22:	9b 87       	std	Y+11, r25	; 0x0b
    4e24:	8a 87       	std	Y+10, r24	; 0x0a
			tcb_new->acked = ntoh32(packet->seq) + 1;
    4e26:	d5 01       	movw	r26, r10
    4e28:	14 96       	adiw	r26, 0x04	; 4
    4e2a:	6d 91       	ld	r22, X+
    4e2c:	7d 91       	ld	r23, X+
    4e2e:	8d 91       	ld	r24, X+
    4e30:	9c 91       	ld	r25, X
    4e32:	17 97       	sbiw	r26, 0x07	; 7
    4e34:	0e 94 ca 20 	call	0x4194	; 0x4194 <hton32>
    4e38:	6f 5f       	subi	r22, 0xFF	; 255
    4e3a:	7f 4f       	sbci	r23, 0xFF	; 255
    4e3c:	8f 4f       	sbci	r24, 0xFF	; 255
    4e3e:	9f 4f       	sbci	r25, 0xFF	; 255
    4e40:	6a 8b       	std	Y+18, r22	; 0x12
    4e42:	7b 8b       	std	Y+19, r23	; 0x13
    4e44:	8c 8b       	std	Y+20, r24	; 0x14
    4e46:	9d 8b       	std	Y+21, r25	; 0x15
			tcb_new->queue = tcb_queue;
    4e48:	18 a3       	std	Y+32, r17	; 0x20
    4e4a:	0f 8f       	std	Y+31, r16	; 0x1f

			/* ask application wether it accepts the new tcb */
			tcb_new->callback(tcp_tcb_socket(tcb_new), TCP_EVT_CONN_INCOMING);
    4e4c:	ce 01       	movw	r24, r28
    4e4e:	0e 94 18 21 	call	0x4230	; 0x4230 <tcp_tcb_socket>
    4e52:	ea 81       	ldd	r30, Y+2	; 0x02
    4e54:	fb 81       	ldd	r31, Y+3	; 0x03
    4e56:	65 e0       	ldi	r22, 0x05	; 5
    4e58:	70 e0       	ldi	r23, 0x00	; 0
    4e5a:	09 95       	icall

			/* abort if application does not accept tcb */
			if(tcb_new->state != TCP_STATE_ACCEPTED)
    4e5c:	88 81       	ld	r24, Y
    4e5e:	99 81       	ldd	r25, Y+1	; 0x01
    4e60:	04 97       	sbiw	r24, 0x04	; 4
    4e62:	71 f0       	breq	.+28     	; 0x4e80 <tcp_handle_packet+0x1e2>
			{
				/* send RST */
				tcp_send_rst(ip, packet, packet_len);
    4e64:	c7 01       	movw	r24, r14
    4e66:	b5 01       	movw	r22, r10
    4e68:	a3 01       	movw	r20, r6
    4e6a:	0e 94 c2 25 	call	0x4b84	; 0x4b84 <tcp_send_rst>
void tcp_tcb_free(struct tcp_tcb* tcb)
{
	if(!tcb)
		return;

	tcp_queue_free(tcb->queue);
    4e6e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4e70:	98 a1       	ldd	r25, Y+32	; 0x20
    4e72:	0e 94 fb 2b 	call	0x57f6	; 0x57f6 <tcp_queue_free>

	tcb->state = TCP_STATE_UNUSED;
    4e76:	19 82       	std	Y+1, r1	; 0x01
    4e78:	18 82       	st	Y, r1
	tcb->queue = 0;
    4e7a:	18 a2       	std	Y+32, r1	; 0x20
    4e7c:	1f 8e       	std	Y+31, r1	; 0x1f
    4e7e:	4d c3       	rjmp	.+1690   	; 0x551a <tcp_handle_packet+0x87c>
				tcp_tcb_free(tcb_new);
				return true;
			}

			/* parse options to get max segment size */
			tcp_parse_options(tcb_new, packet);
    4e80:	ce 01       	movw	r24, r28
    4e82:	b5 01       	movw	r22, r10
    4e84:	0e 94 ee 23 	call	0x47dc	; 0x47dc <tcp_parse_options>

			/* send SYNACK packet */
			if(!tcp_send_packet(tcb_new, TCP_FLAG_SYN | TCP_FLAG_ACK, false))
    4e88:	ce 01       	movw	r24, r28
    4e8a:	62 e1       	ldi	r22, 0x12	; 18
    4e8c:	40 e0       	ldi	r20, 0x00	; 0
    4e8e:	0e 94 58 24 	call	0x48b0	; 0x48b0 <tcp_send_packet>
    4e92:	88 23       	and	r24, r24
    4e94:	51 f4       	brne	.+20     	; 0x4eaa <tcp_handle_packet+0x20c>
			{
				tcb_new->state = TCP_STATE_CLOSED;
    4e96:	81 e0       	ldi	r24, 0x01	; 1
    4e98:	90 e0       	ldi	r25, 0x00	; 0
    4e9a:	99 83       	std	Y+1, r25	; 0x01
    4e9c:	88 83       	st	Y, r24
				tcb_new->callback(tcp_tcb_socket(tcb_new), TCP_EVT_ERROR);
    4e9e:	ce 01       	movw	r24, r28
    4ea0:	0e 94 18 21 	call	0x4230	; 0x4230 <tcp_tcb_socket>
    4ea4:	ea 81       	ldd	r30, Y+2	; 0x02
    4ea6:	fb 81       	ldd	r31, Y+3	; 0x03
    4ea8:	07 c3       	rjmp	.+1550   	; 0x54b8 <tcp_handle_packet+0x81a>
				return false;
			}

			tcb_new->state = TCP_STATE_SYN_RECEIVED;
    4eaa:	86 e0       	ldi	r24, 0x06	; 6
    4eac:	90 e0       	ldi	r25, 0x00	; 0
    4eae:	99 83       	std	Y+1, r25	; 0x01
    4eb0:	88 83       	st	Y, r24
			tcb_new->timeout = TCP_TIMEOUT_GENERIC;
    4eb2:	85 e0       	ldi	r24, 0x05	; 5
    4eb4:	8a 8f       	std	Y+26, r24	; 0x1a
			tcb_new->retx = 0;
    4eb6:	1b 8e       	std	Y+27, r1	; 0x1b
    4eb8:	30 c3       	rjmp	.+1632   	; 0x551a <tcp_handle_packet+0x87c>

			return true;
		}
		case TCP_STATE_SYN_SENT:
		{
			if(packet->flags & TCP_FLAG_ACK)
    4eba:	f5 01       	movw	r30, r10
    4ebc:	85 85       	ldd	r24, Z+13	; 0x0d
    4ebe:	84 ff       	sbrs	r24, 4
    4ec0:	32 c0       	rjmp	.+100    	; 0x4f26 <tcp_handle_packet+0x288>
			{
				if(ntoh32(packet->ack) != tcb->send_base + 1)
    4ec2:	60 85       	ldd	r22, Z+8	; 0x08
    4ec4:	71 85       	ldd	r23, Z+9	; 0x09
    4ec6:	82 85       	ldd	r24, Z+10	; 0x0a
    4ec8:	93 85       	ldd	r25, Z+11	; 0x0b
    4eca:	0e 94 ca 20 	call	0x4194	; 0x4194 <hton32>
    4ece:	9b 01       	movw	r18, r22
    4ed0:	ac 01       	movw	r20, r24
    4ed2:	f6 01       	movw	r30, r12
    4ed4:	84 85       	ldd	r24, Z+12	; 0x0c
    4ed6:	95 85       	ldd	r25, Z+13	; 0x0d
    4ed8:	a6 85       	ldd	r26, Z+14	; 0x0e
    4eda:	b7 85       	ldd	r27, Z+15	; 0x0f
    4edc:	01 96       	adiw	r24, 0x01	; 1
    4ede:	a1 1d       	adc	r26, r1
    4ee0:	b1 1d       	adc	r27, r1
    4ee2:	f5 01       	movw	r30, r10
    4ee4:	65 85       	ldd	r22, Z+13	; 0x0d
    4ee6:	28 17       	cp	r18, r24
    4ee8:	39 07       	cpc	r19, r25
    4eea:	4a 07       	cpc	r20, r26
    4eec:	5b 07       	cpc	r21, r27
    4eee:	19 f0       	breq	.+6      	; 0x4ef6 <tcp_handle_packet+0x258>
				{
					if(!(packet->flags & TCP_FLAG_RST))
    4ef0:	62 fd       	sbrc	r22, 2
    4ef2:	1a c3       	rjmp	.+1588   	; 0x5528 <tcp_handle_packet+0x88a>
    4ef4:	14 c3       	rjmp	.+1576   	; 0x551e <tcp_handle_packet+0x880>
						/* send RST */
						tcp_send_rst(ip, packet, packet_len);
					return false;
				}

				if(packet->flags & TCP_FLAG_RST)
    4ef6:	62 ff       	sbrs	r22, 2
    4ef8:	11 c0       	rjmp	.+34     	; 0x4f1c <tcp_handle_packet+0x27e>
				{
					tcb->state = TCP_STATE_CLOSED;
    4efa:	81 e0       	ldi	r24, 0x01	; 1
    4efc:	90 e0       	ldi	r25, 0x00	; 0
    4efe:	d6 01       	movw	r26, r12
    4f00:	11 96       	adiw	r26, 0x01	; 1
    4f02:	9c 93       	st	X, r25
    4f04:	8e 93       	st	-X, r24
					tcb->timeout = 0;
    4f06:	5a 96       	adiw	r26, 0x1a	; 26
    4f08:	1c 92       	st	X, r1
    4f0a:	5a 97       	sbiw	r26, 0x1a	; 26
					tcb->callback(socket, TCP_EVT_RESET);
    4f0c:	12 96       	adiw	r26, 0x02	; 2
    4f0e:	ed 91       	ld	r30, X+
    4f10:	fc 91       	ld	r31, X
    4f12:	13 97       	sbiw	r26, 0x03	; 3
    4f14:	c4 01       	movw	r24, r8
    4f16:	62 e0       	ldi	r22, 0x02	; 2
    4f18:	70 e0       	ldi	r23, 0x00	; 0
    4f1a:	1d c2       	rjmp	.+1082   	; 0x5356 <tcp_handle_packet+0x6b8>
					return true;
				}

				++tcb->send_base; /* the acked SYN counts as an octet */
    4f1c:	f6 01       	movw	r30, r12
    4f1e:	24 87       	std	Z+12, r18	; 0x0c
    4f20:	35 87       	std	Z+13, r19	; 0x0d
    4f22:	46 87       	std	Z+14, r20	; 0x0e
    4f24:	57 87       	std	Z+15, r21	; 0x0f
			}

			if(packet->flags & TCP_FLAG_RST)
    4f26:	d5 01       	movw	r26, r10
    4f28:	1d 96       	adiw	r26, 0x0d	; 13
    4f2a:	8c 91       	ld	r24, X
    4f2c:	82 fd       	sbrc	r24, 2
    4f2e:	fc c2       	rjmp	.+1528   	; 0x5528 <tcp_handle_packet+0x88a>
				return false;

			if(packet->flags & TCP_FLAG_SYN)
    4f30:	81 ff       	sbrs	r24, 1
    4f32:	fa c2       	rjmp	.+1524   	; 0x5528 <tcp_handle_packet+0x88a>
			{
				/* parse options to get max segment size */
				tcp_parse_options(tcb, packet);
    4f34:	c6 01       	movw	r24, r12
    4f36:	b5 01       	movw	r22, r10
    4f38:	0e 94 ee 23 	call	0x47dc	; 0x47dc <tcp_parse_options>

				tcb->acked = ntoh32(packet->seq) + 1;
    4f3c:	f5 01       	movw	r30, r10
    4f3e:	64 81       	ldd	r22, Z+4	; 0x04
    4f40:	75 81       	ldd	r23, Z+5	; 0x05
    4f42:	86 81       	ldd	r24, Z+6	; 0x06
    4f44:	97 81       	ldd	r25, Z+7	; 0x07
    4f46:	0e 94 ca 20 	call	0x4194	; 0x4194 <hton32>
    4f4a:	6f 5f       	subi	r22, 0xFF	; 255
    4f4c:	7f 4f       	sbci	r23, 0xFF	; 255
    4f4e:	8f 4f       	sbci	r24, 0xFF	; 255
    4f50:	9f 4f       	sbci	r25, 0xFF	; 255
    4f52:	d6 01       	movw	r26, r12
    4f54:	52 96       	adiw	r26, 0x12	; 18
    4f56:	6d 93       	st	X+, r22
    4f58:	7d 93       	st	X+, r23
    4f5a:	8d 93       	st	X+, r24
    4f5c:	9c 93       	st	X, r25
    4f5e:	55 97       	sbiw	r26, 0x15	; 21

				if(packet->flags & TCP_FLAG_ACK)
    4f60:	f5 01       	movw	r30, r10
    4f62:	85 85       	ldd	r24, Z+13	; 0x0d
    4f64:	84 ff       	sbrs	r24, 4
    4f66:	24 c0       	rjmp	.+72     	; 0x4fb0 <tcp_handle_packet+0x312>
				{
					/* ack SYN packet */
					if(!tcp_send_packet(tcb, TCP_FLAG_ACK, false))
    4f68:	c6 01       	movw	r24, r12
    4f6a:	60 e1       	ldi	r22, 0x10	; 16
    4f6c:	40 e0       	ldi	r20, 0x00	; 0
    4f6e:	0e 94 58 24 	call	0x48b0	; 0x48b0 <tcp_send_packet>
    4f72:	d6 01       	movw	r26, r12
    4f74:	12 96       	adiw	r26, 0x02	; 2
    4f76:	ed 91       	ld	r30, X+
    4f78:	fc 91       	ld	r31, X
    4f7a:	13 97       	sbiw	r26, 0x03	; 3
    4f7c:	88 23       	and	r24, r24
    4f7e:	41 f4       	brne	.+16     	; 0x4f90 <tcp_handle_packet+0x2f2>
					{
						tcb->state = TCP_STATE_CLOSED;
    4f80:	81 e0       	ldi	r24, 0x01	; 1
    4f82:	90 e0       	ldi	r25, 0x00	; 0
    4f84:	11 96       	adiw	r26, 0x01	; 1
    4f86:	9c 93       	st	X, r25
    4f88:	8e 93       	st	-X, r24
						tcb->timeout = 0;
    4f8a:	5a 96       	adiw	r26, 0x1a	; 26
    4f8c:	1c 92       	st	X, r1
    4f8e:	40 c2       	rjmp	.+1152   	; 0x5410 <tcp_handle_packet+0x772>
						tcb->callback(socket, TCP_EVT_ERROR);
						return false;
					}

					tcb->state = TCP_STATE_ESTABLISHED;
    4f90:	87 e0       	ldi	r24, 0x07	; 7
    4f92:	90 e0       	ldi	r25, 0x00	; 0
    4f94:	d6 01       	movw	r26, r12
    4f96:	11 96       	adiw	r26, 0x01	; 1
    4f98:	9c 93       	st	X, r25
    4f9a:	8e 93       	st	-X, r24
					tcb->timeout = TCP_TIMEOUT_IDLE; /* detect when connection goes idle */
    4f9c:	81 e0       	ldi	r24, 0x01	; 1
    4f9e:	5a 96       	adiw	r26, 0x1a	; 26
    4fa0:	8c 93       	st	X, r24
    4fa2:	5a 97       	sbiw	r26, 0x1a	; 26
					tcb->retx = 0;
    4fa4:	5b 96       	adiw	r26, 0x1b	; 27
    4fa6:	1c 92       	st	X, r1

					tcb->callback(socket, TCP_EVT_CONN_ESTABLISHED);
    4fa8:	c4 01       	movw	r24, r8
    4faa:	64 e0       	ldi	r22, 0x04	; 4
    4fac:	70 e0       	ldi	r23, 0x00	; 0
    4fae:	d3 c1       	rjmp	.+934    	; 0x5356 <tcp_handle_packet+0x6b8>

					return true;
				}

				/* send SYNACK packet */
				if(!tcp_send_packet(tcb, TCP_FLAG_SYN | TCP_FLAG_ACK, false))
    4fb0:	c6 01       	movw	r24, r12
    4fb2:	62 e1       	ldi	r22, 0x12	; 18
    4fb4:	40 e0       	ldi	r20, 0x00	; 0
    4fb6:	0e 94 58 24 	call	0x48b0	; 0x48b0 <tcp_send_packet>
    4fba:	88 23       	and	r24, r24
    4fbc:	09 f4       	brne	.+2      	; 0x4fc0 <tcp_handle_packet+0x322>
    4fbe:	d4 c1       	rjmp	.+936    	; 0x5368 <tcp_handle_packet+0x6ca>
					tcb->timeout = 0;
					tcb->callback(socket, TCP_EVT_ERROR);
					return false;
				}

				tcb->state = TCP_STATE_SYN_RECEIVED;
    4fc0:	86 e0       	ldi	r24, 0x06	; 6
    4fc2:	90 e0       	ldi	r25, 0x00	; 0
    4fc4:	d6 01       	movw	r26, r12
    4fc6:	11 96       	adiw	r26, 0x01	; 1
    4fc8:	9c 93       	st	X, r25
    4fca:	8e 93       	st	-X, r24
				tcb->timeout = TCP_TIMEOUT_GENERIC;
    4fcc:	85 e0       	ldi	r24, 0x05	; 5
    4fce:	5a 96       	adiw	r26, 0x1a	; 26
    4fd0:	8c 93       	st	X, r24
    4fd2:	5a 97       	sbiw	r26, 0x1a	; 26
				tcb->retx = 0;
    4fd4:	5b 96       	adiw	r26, 0x1b	; 27
    4fd6:	1c 92       	st	X, r1
    4fd8:	a0 c2       	rjmp	.+1344   	; 0x551a <tcp_handle_packet+0x87c>
	 * We only accept packets with data which starts at the queue's
	 * left border, although RFC 793 wants that we accept everything
	 * (partially) fitting into the window.
	 */

	return tcb->acked == ntoh32(packet->seq);
    4fda:	f6 01       	movw	r30, r12
    4fdc:	e2 88       	ldd	r14, Z+18	; 0x12
    4fde:	f3 88       	ldd	r15, Z+19	; 0x13
    4fe0:	04 89       	ldd	r16, Z+20	; 0x14
    4fe2:	15 89       	ldd	r17, Z+21	; 0x15
    4fe4:	d5 01       	movw	r26, r10
    4fe6:	14 96       	adiw	r26, 0x04	; 4
    4fe8:	6d 91       	ld	r22, X+
    4fea:	7d 91       	ld	r23, X+
    4fec:	8d 91       	ld	r24, X+
    4fee:	9c 91       	ld	r25, X
    4ff0:	17 97       	sbiw	r26, 0x07	; 7
    4ff2:	0e 94 ca 20 	call	0x4194	; 0x4194 <hton32>
		default:
			break;
	}

	/* check for sequence number plausibility */
	if(!tcp_check_sequence(tcb, packet, packet_len))
    4ff6:	e6 16       	cp	r14, r22
    4ff8:	f7 06       	cpc	r15, r23
    4ffa:	08 07       	cpc	r16, r24
    4ffc:	19 07       	cpc	r17, r25
    4ffe:	31 f0       	breq	.+12     	; 0x500c <tcp_handle_packet+0x36e>
	{
		/* Packet is out of sequence.
		 * Tell our position to the remote host.
		 */
		tcp_send_packet(tcb, TCP_FLAG_ACK, false);
    5000:	c6 01       	movw	r24, r12
    5002:	60 e1       	ldi	r22, 0x10	; 16
    5004:	40 e0       	ldi	r20, 0x00	; 0
    5006:	0e 94 58 24 	call	0x48b0	; 0x48b0 <tcp_send_packet>
    500a:	8e c2       	rjmp	.+1308   	; 0x5528 <tcp_handle_packet+0x88a>

		return false;
	}

	/* abort connection on RST or irregular SYN packets */
	switch(tcb->state)
    500c:	f6 01       	movw	r30, r12
    500e:	20 81       	ld	r18, Z
    5010:	31 81       	ldd	r19, Z+1	; 0x01
    5012:	c9 01       	movw	r24, r18
    5014:	06 97       	sbiw	r24, 0x06	; 6
    5016:	09 97       	sbiw	r24, 0x09	; 9
    5018:	88 f4       	brcc	.+34     	; 0x503c <tcp_handle_packet+0x39e>
		case TCP_STATE_CLOSE_WAIT:
		case TCP_STATE_CLOSING:
		case TCP_STATE_LAST_ACK:
		case TCP_STATE_TIME_WAIT:
		{
			if(packet->flags & (TCP_FLAG_RST | TCP_FLAG_SYN))
    501a:	d5 01       	movw	r26, r10
    501c:	1d 96       	adiw	r26, 0x0d	; 13
    501e:	8c 91       	ld	r24, X
    5020:	86 70       	andi	r24, 0x06	; 6
    5022:	61 f0       	breq	.+24     	; 0x503c <tcp_handle_packet+0x39e>
			{
				tcb->state = TCP_STATE_CLOSED;
    5024:	81 e0       	ldi	r24, 0x01	; 1
    5026:	90 e0       	ldi	r25, 0x00	; 0
    5028:	91 83       	std	Z+1, r25	; 0x01
    502a:	80 83       	st	Z, r24
				tcb->timeout = 0;
    502c:	12 8e       	std	Z+26, r1	; 0x1a
				tcb->callback(socket, TCP_EVT_RESET);
    502e:	02 80       	ldd	r0, Z+2	; 0x02
    5030:	f3 81       	ldd	r31, Z+3	; 0x03
    5032:	e0 2d       	mov	r30, r0
    5034:	c4 01       	movw	r24, r8
    5036:	62 e0       	ldi	r22, 0x02	; 2
    5038:	70 e0       	ldi	r23, 0x00	; 0
    503a:	40 c2       	rjmp	.+1152   	; 0x54bc <tcp_handle_packet+0x81e>
		default:
			break;
	}

	/* all the following requires ACK */
	if(!(packet->flags & TCP_FLAG_ACK))
    503c:	f5 01       	movw	r30, r10
    503e:	85 85       	ldd	r24, Z+13	; 0x0d
    5040:	84 ff       	sbrs	r24, 4
    5042:	72 c2       	rjmp	.+1252   	; 0x5528 <tcp_handle_packet+0x88a>
		return false;

	switch(tcb->state)
    5044:	2c 30       	cpi	r18, 0x0C	; 12
    5046:	31 05       	cpc	r19, r1
    5048:	48 f4       	brcc	.+18     	; 0x505c <tcp_handle_packet+0x3be>
    504a:	27 30       	cpi	r18, 0x07	; 7
    504c:	31 05       	cpc	r19, r1
    504e:	08 f0       	brcs	.+2      	; 0x5052 <tcp_handle_packet+0x3b4>
    5050:	43 c0       	rjmp	.+134    	; 0x50d8 <tcp_handle_packet+0x43a>
    5052:	26 30       	cpi	r18, 0x06	; 6
    5054:	31 05       	cpc	r19, r1
    5056:	09 f0       	breq	.+2      	; 0x505a <tcp_handle_packet+0x3bc>
    5058:	95 c1       	rjmp	.+810    	; 0x5384 <tcp_handle_packet+0x6e6>
    505a:	0c c0       	rjmp	.+24     	; 0x5074 <tcp_handle_packet+0x3d6>
    505c:	2d 30       	cpi	r18, 0x0D	; 13
    505e:	31 05       	cpc	r19, r1
    5060:	d9 f1       	breq	.+118    	; 0x50d8 <tcp_handle_packet+0x43a>
    5062:	2d 30       	cpi	r18, 0x0D	; 13
    5064:	31 05       	cpc	r19, r1
    5066:	08 f4       	brcc	.+2      	; 0x506a <tcp_handle_packet+0x3cc>
    5068:	78 c1       	rjmp	.+752    	; 0x535a <tcp_handle_packet+0x6bc>
    506a:	2e 30       	cpi	r18, 0x0E	; 14
    506c:	31 05       	cpc	r19, r1
    506e:	09 f0       	breq	.+2      	; 0x5072 <tcp_handle_packet+0x3d4>
    5070:	89 c1       	rjmp	.+786    	; 0x5384 <tcp_handle_packet+0x6e6>
    5072:	40 c1       	rjmp	.+640    	; 0x52f4 <tcp_handle_packet+0x656>
	{
		case TCP_STATE_SYN_RECEIVED:
		{
			if(ntoh32(packet->ack) != tcb->send_base + 1)
    5074:	d5 01       	movw	r26, r10
    5076:	18 96       	adiw	r26, 0x08	; 8
    5078:	6d 91       	ld	r22, X+
    507a:	7d 91       	ld	r23, X+
    507c:	8d 91       	ld	r24, X+
    507e:	9c 91       	ld	r25, X
    5080:	1b 97       	sbiw	r26, 0x0b	; 11
    5082:	0e 94 ca 20 	call	0x4194	; 0x4194 <hton32>
    5086:	9b 01       	movw	r18, r22
    5088:	ac 01       	movw	r20, r24
    508a:	f6 01       	movw	r30, r12
    508c:	84 85       	ldd	r24, Z+12	; 0x0c
    508e:	95 85       	ldd	r25, Z+13	; 0x0d
    5090:	a6 85       	ldd	r26, Z+14	; 0x0e
    5092:	b7 85       	ldd	r27, Z+15	; 0x0f
    5094:	01 96       	adiw	r24, 0x01	; 1
    5096:	a1 1d       	adc	r26, r1
    5098:	b1 1d       	adc	r27, r1
    509a:	28 17       	cp	r18, r24
    509c:	39 07       	cpc	r19, r25
    509e:	4a 07       	cpc	r20, r26
    50a0:	5b 07       	cpc	r21, r27
    50a2:	09 f0       	breq	.+2      	; 0x50a6 <tcp_handle_packet+0x408>
    50a4:	41 c2       	rjmp	.+1154   	; 0x5528 <tcp_handle_packet+0x88a>
				return false;

			++tcb->send_base; /* SYN counts as an octet */
    50a6:	d6 01       	movw	r26, r12
    50a8:	1c 96       	adiw	r26, 0x0c	; 12
    50aa:	2d 93       	st	X+, r18
    50ac:	3d 93       	st	X+, r19
    50ae:	4d 93       	st	X+, r20
    50b0:	5c 93       	st	X, r21
    50b2:	1f 97       	sbiw	r26, 0x0f	; 15

			tcb->state = TCP_STATE_ESTABLISHED;
    50b4:	87 e0       	ldi	r24, 0x07	; 7
    50b6:	90 e0       	ldi	r25, 0x00	; 0
    50b8:	11 96       	adiw	r26, 0x01	; 1
    50ba:	9c 93       	st	X, r25
    50bc:	8e 93       	st	-X, r24
			tcb->timeout = TCP_TIMEOUT_IDLE; /* timeout for idle event generation */
    50be:	81 e0       	ldi	r24, 0x01	; 1
    50c0:	5a 96       	adiw	r26, 0x1a	; 26
    50c2:	8c 93       	st	X, r24
    50c4:	5a 97       	sbiw	r26, 0x1a	; 26

			tcb->callback(socket, TCP_EVT_CONN_ESTABLISHED);
    50c6:	12 96       	adiw	r26, 0x02	; 2
    50c8:	ed 91       	ld	r30, X+
    50ca:	fc 91       	ld	r31, X
    50cc:	13 97       	sbiw	r26, 0x03	; 3
    50ce:	c4 01       	movw	r24, r8
    50d0:	64 e0       	ldi	r22, 0x04	; 4
    50d2:	70 e0       	ldi	r23, 0x00	; 0
    50d4:	09 95       	icall
    50d6:	56 c1       	rjmp	.+684    	; 0x5384 <tcp_handle_packet+0x6e6>
		case TCP_STATE_FIN_WAIT_1:
		case TCP_STATE_FIN_WAIT_2:
		case TCP_STATE_CLOSE_WAIT:
		case TCP_STATE_CLOSING:
		{
			uint32_t packet_ack = ntoh32(packet->ack);
    50d8:	f5 01       	movw	r30, r10
    50da:	60 85       	ldd	r22, Z+8	; 0x08
    50dc:	71 85       	ldd	r23, Z+9	; 0x09
    50de:	82 85       	ldd	r24, Z+10	; 0x0a
    50e0:	93 85       	ldd	r25, Z+11	; 0x0b
    50e2:	0e 94 ca 20 	call	0x4194	; 0x4194 <hton32>
    50e6:	7b 01       	movw	r14, r22
    50e8:	8c 01       	movw	r16, r24
			uint16_t queue_used = tcp_queue_used_tx(tcb->queue);
    50ea:	d6 01       	movw	r26, r12
    50ec:	5f 96       	adiw	r26, 0x1f	; 31
    50ee:	8d 91       	ld	r24, X+
    50f0:	9c 91       	ld	r25, X
    50f2:	90 97       	sbiw	r26, 0x20	; 32
    50f4:	0e 94 ae 2c 	call	0x595c	; 0x595c <tcp_queue_used_tx>

			if(tcb->send_base == packet_ack)
    50f8:	f6 01       	movw	r30, r12
    50fa:	24 85       	ldd	r18, Z+12	; 0x0c
    50fc:	35 85       	ldd	r19, Z+13	; 0x0d
    50fe:	46 85       	ldd	r20, Z+14	; 0x0e
    5100:	57 85       	ldd	r21, Z+15	; 0x0f
    5102:	2e 15       	cp	r18, r14
    5104:	3f 05       	cpc	r19, r15
    5106:	40 07       	cpc	r20, r16
    5108:	51 07       	cpc	r21, r17
    510a:	09 f4       	brne	.+2      	; 0x510e <tcp_handle_packet+0x470>
    510c:	3b c1       	rjmp	.+630    	; 0x5384 <tcp_handle_packet+0x6e6>
				break;

			if(((tcb->send_base + queue_used > tcb->send_base) && packet_ack > tcb->send_base && packet_ack <= tcb->send_base + queue_used) ||
    510e:	a0 e0       	ldi	r26, 0x00	; 0
    5110:	b0 e0       	ldi	r27, 0x00	; 0
    5112:	82 0f       	add	r24, r18
    5114:	93 1f       	adc	r25, r19
    5116:	a4 1f       	adc	r26, r20
    5118:	b5 1f       	adc	r27, r21
    511a:	28 17       	cp	r18, r24
    511c:	39 07       	cpc	r19, r25
    511e:	4a 07       	cpc	r20, r26
    5120:	5b 07       	cpc	r21, r27
    5122:	38 f4       	brcc	.+14     	; 0x5132 <tcp_handle_packet+0x494>
    5124:	2e 15       	cp	r18, r14
    5126:	3f 05       	cpc	r19, r15
    5128:	40 07       	cpc	r20, r16
    512a:	51 07       	cpc	r21, r17
    512c:	08 f0       	brcs	.+2      	; 0x5130 <tcp_handle_packet+0x492>
    512e:	9b c0       	rjmp	.+310    	; 0x5266 <tcp_handle_packet+0x5c8>
    5130:	0b c0       	rjmp	.+22     	; 0x5148 <tcp_handle_packet+0x4aa>
    5132:	82 17       	cp	r24, r18
    5134:	93 07       	cpc	r25, r19
    5136:	a4 07       	cpc	r26, r20
    5138:	b5 07       	cpc	r27, r21
    513a:	08 f0       	brcs	.+2      	; 0x513e <tcp_handle_packet+0x4a0>
    513c:	94 c0       	rjmp	.+296    	; 0x5266 <tcp_handle_packet+0x5c8>
    513e:	2e 15       	cp	r18, r14
    5140:	3f 05       	cpc	r19, r15
    5142:	40 07       	cpc	r20, r16
    5144:	51 07       	cpc	r21, r17
    5146:	30 f0       	brcs	.+12     	; 0x5154 <tcp_handle_packet+0x4b6>
    5148:	8e 15       	cp	r24, r14
    514a:	9f 05       	cpc	r25, r15
    514c:	a0 07       	cpc	r26, r16
    514e:	b1 07       	cpc	r27, r17
    5150:	08 f4       	brcc	.+2      	; 0x5154 <tcp_handle_packet+0x4b6>
    5152:	89 c0       	rjmp	.+274    	; 0x5266 <tcp_handle_packet+0x5c8>
			   ((tcb->send_base + queue_used < tcb->send_base) && (packet_ack > tcb->send_base || packet_ack <= tcb->send_base + queue_used))
			  )
			{
				/* ACK lies within window */
				uint16_t bytes_acked = packet_ack - tcb->send_base;
    5154:	e7 01       	movw	r28, r14
    5156:	c2 1b       	sub	r28, r18
    5158:	d3 0b       	sbc	r29, r19

				/* remove acknowledged bytes */
				tcp_queue_skip_tx(tcb->queue, bytes_acked);
    515a:	d6 01       	movw	r26, r12
    515c:	5f 96       	adiw	r26, 0x1f	; 31
    515e:	8d 91       	ld	r24, X+
    5160:	9c 91       	ld	r25, X
    5162:	90 97       	sbiw	r26, 0x20	; 32
    5164:	be 01       	movw	r22, r28
    5166:	0e 94 c2 2d 	call	0x5b84	; 0x5b84 <tcp_queue_skip_tx>
				/* advance sequence number */
				tcb->send_base += bytes_acked;
    516a:	9e 01       	movw	r18, r28
    516c:	40 e0       	ldi	r20, 0x00	; 0
    516e:	50 e0       	ldi	r21, 0x00	; 0
    5170:	f6 01       	movw	r30, r12
    5172:	84 85       	ldd	r24, Z+12	; 0x0c
    5174:	95 85       	ldd	r25, Z+13	; 0x0d
    5176:	a6 85       	ldd	r26, Z+14	; 0x0e
    5178:	b7 85       	ldd	r27, Z+15	; 0x0f
    517a:	82 0f       	add	r24, r18
    517c:	93 1f       	adc	r25, r19
    517e:	a4 1f       	adc	r26, r20
    5180:	b5 1f       	adc	r27, r21
    5182:	84 87       	std	Z+12, r24	; 0x0c
    5184:	95 87       	std	Z+13, r25	; 0x0d
    5186:	a6 87       	std	Z+14, r26	; 0x0e
    5188:	b7 87       	std	Z+15, r27	; 0x0f
				if(tcb->send_next >= bytes_acked)
    518a:	80 89       	ldd	r24, Z+16	; 0x10
    518c:	91 89       	ldd	r25, Z+17	; 0x11
    518e:	8c 17       	cp	r24, r28
    5190:	9d 07       	cpc	r25, r29
    5192:	28 f0       	brcs	.+10     	; 0x519e <tcp_handle_packet+0x500>
					tcb->send_next -= bytes_acked;
    5194:	8c 1b       	sub	r24, r28
    5196:	9d 0b       	sbc	r25, r29
    5198:	91 8b       	std	Z+17, r25	; 0x11
    519a:	80 8b       	std	Z+16, r24	; 0x10
    519c:	05 c0       	rjmp	.+10     	; 0x51a8 <tcp_handle_packet+0x50a>
				else
					tcb->send_next = 0;
    519e:	d6 01       	movw	r26, r12
    51a0:	51 96       	adiw	r26, 0x11	; 17
    51a2:	1c 92       	st	X, r1
    51a4:	1e 92       	st	-X, r1
    51a6:	50 97       	sbiw	r26, 0x10	; 16

				/* get current window of remote host */
				tcb->window = ntoh16(packet->window);
    51a8:	f5 01       	movw	r30, r10
    51aa:	86 85       	ldd	r24, Z+14	; 0x0e
    51ac:	97 85       	ldd	r25, Z+15	; 0x0f
    51ae:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    51b2:	d6 01       	movw	r26, r12
    51b4:	59 96       	adiw	r26, 0x19	; 25
    51b6:	9c 93       	st	X, r25
    51b8:	8e 93       	st	-X, r24
    51ba:	58 97       	sbiw	r26, 0x18	; 24

				/* do round trip time estimation */
				if(tcb->timeout > 0 && tcb->retx == 0)
    51bc:	5a 96       	adiw	r26, 0x1a	; 26
    51be:	3c 91       	ld	r19, X
    51c0:	5a 97       	sbiw	r26, 0x1a	; 26
    51c2:	33 23       	and	r19, r19
    51c4:	49 f1       	breq	.+82     	; 0x5218 <tcp_handle_packet+0x57a>
    51c6:	5b 96       	adiw	r26, 0x1b	; 27
    51c8:	8c 91       	ld	r24, X
    51ca:	5b 97       	sbiw	r26, 0x1b	; 27
    51cc:	88 23       	and	r24, r24
    51ce:	21 f5       	brne	.+72     	; 0x5218 <tcp_handle_packet+0x57a>
					 * by Van Jacobson in
					 * "Proceedings of SIGCOMM '88"
					 * Stanford, 1988, ACM.
					 */
					int8_t m = tcb->rto - tcb->timeout;
					m -= tcb->sa >> 3;
    51d0:	5d 96       	adiw	r26, 0x1d	; 29
    51d2:	2c 91       	ld	r18, X
    51d4:	5d 97       	sbiw	r26, 0x1d	; 29
    51d6:	5c 96       	adiw	r26, 0x1c	; 28
    51d8:	9c 91       	ld	r25, X
    51da:	5c 97       	sbiw	r26, 0x1c	; 28
    51dc:	93 1b       	sub	r25, r19
    51de:	82 2f       	mov	r24, r18
    51e0:	86 95       	lsr	r24
    51e2:	86 95       	lsr	r24
    51e4:	86 95       	lsr	r24
    51e6:	98 1b       	sub	r25, r24
					tcb->sa += m;
    51e8:	39 2f       	mov	r19, r25
    51ea:	32 0f       	add	r19, r18
    51ec:	5d 96       	adiw	r26, 0x1d	; 29
    51ee:	3c 93       	st	X, r19
    51f0:	5d 97       	sbiw	r26, 0x1d	; 29
					if(m < 0)
						m = -m;
					m -= tcb->sv >> 2;
    51f2:	5e 96       	adiw	r26, 0x1e	; 30
    51f4:	8c 91       	ld	r24, X
    51f6:	5e 97       	sbiw	r26, 0x1e	; 30
					tcb->sv += m;
    51f8:	28 2f       	mov	r18, r24
    51fa:	26 95       	lsr	r18
    51fc:	26 95       	lsr	r18
    51fe:	82 1b       	sub	r24, r18
    5200:	97 fd       	sbrc	r25, 7
    5202:	91 95       	neg	r25
    5204:	89 0f       	add	r24, r25
    5206:	5e 96       	adiw	r26, 0x1e	; 30
    5208:	8c 93       	st	X, r24
    520a:	5e 97       	sbiw	r26, 0x1e	; 30
					tcb->rto = (tcb->sa >> 3) + tcb->sv;
    520c:	36 95       	lsr	r19
    520e:	36 95       	lsr	r19
    5210:	36 95       	lsr	r19
    5212:	83 0f       	add	r24, r19
    5214:	5c 96       	adiw	r26, 0x1c	; 28
    5216:	8c 93       	st	X, r24
				}

				/* reset retransmission counter */
				tcb->retx = 0;
    5218:	f6 01       	movw	r30, r12
    521a:	13 8e       	std	Z+27, r1	; 0x1b

				/* inform application that some data has been acknowledged */
				tcb->callback(socket, TCP_EVT_DATA_SENT);
    521c:	02 80       	ldd	r0, Z+2	; 0x02
    521e:	f3 81       	ldd	r31, Z+3	; 0x03
    5220:	e0 2d       	mov	r30, r0
    5222:	c4 01       	movw	r24, r8
    5224:	69 e0       	ldi	r22, 0x09	; 9
    5226:	70 e0       	ldi	r23, 0x00	; 0
    5228:	09 95       	icall

				if(tcp_queue_used_tx(tcb->queue) > 0)
    522a:	d6 01       	movw	r26, r12
    522c:	5f 96       	adiw	r26, 0x1f	; 31
    522e:	8d 91       	ld	r24, X+
    5230:	9c 91       	ld	r25, X
    5232:	90 97       	sbiw	r26, 0x20	; 32
    5234:	0e 94 ae 2c 	call	0x595c	; 0x595c <tcp_queue_used_tx>
    5238:	89 2b       	or	r24, r25
    523a:	49 f0       	breq	.+18     	; 0x524e <tcp_handle_packet+0x5b0>
				{
					/* use this opportunity to keep data flowing */
					if(!tcp_send_packet(tcb, TCP_FLAG_ACK, true))
    523c:	c6 01       	movw	r24, r12
    523e:	60 e1       	ldi	r22, 0x10	; 16
    5240:	41 e0       	ldi	r20, 0x01	; 1
    5242:	0e 94 58 24 	call	0x48b0	; 0x48b0 <tcp_send_packet>
    5246:	88 23       	and	r24, r24
    5248:	09 f0       	breq	.+2      	; 0x524c <tcp_handle_packet+0x5ae>
    524a:	9c c0       	rjmp	.+312    	; 0x5384 <tcp_handle_packet+0x6e6>
    524c:	8d c0       	rjmp	.+282    	; 0x5368 <tcp_handle_packet+0x6ca>
						tcb->timeout = 0;
						tcb->callback(socket, TCP_EVT_ERROR);
						return false;
					}
				}
				else if(tcb->state == TCP_STATE_START_CLOSE)
    524e:	d6 01       	movw	r26, r12
    5250:	8d 91       	ld	r24, X+
    5252:	9c 91       	ld	r25, X
    5254:	11 97       	sbiw	r26, 0x01	; 1
    5256:	08 97       	sbiw	r24, 0x08	; 8
    5258:	11 f4       	brne	.+4      	; 0x525e <tcp_handle_packet+0x5c0>
					 * acknowledged.
					 * As the FIN is sent from a timeout event, we shorten the timeout
					 * period, which may be much longer depending on the round trip
					 * time estimation for the last data packet.
					 */
					tcb->timeout = 1;
    525a:	81 e0       	ldi	r24, 0x01	; 1
    525c:	91 c0       	rjmp	.+290    	; 0x5380 <tcp_handle_packet+0x6e2>
				}
				else
				{
					/* start idle timeout */
					tcb->timeout = TCP_TIMEOUT_IDLE;
    525e:	81 e0       	ldi	r24, 0x01	; 1
    5260:	f6 01       	movw	r30, r12
    5262:	82 8f       	std	Z+26, r24	; 0x1a
    5264:	8f c0       	rjmp	.+286    	; 0x5384 <tcp_handle_packet+0x6e6>
				}

				break;
			}
			else if(packet_ack < tcb->send_base)
    5266:	e2 16       	cp	r14, r18
    5268:	f3 06       	cpc	r15, r19
    526a:	04 07       	cpc	r16, r20
    526c:	15 07       	cpc	r17, r21
    526e:	08 f4       	brcc	.+2      	; 0x5272 <tcp_handle_packet+0x5d4>
    5270:	89 c0       	rjmp	.+274    	; 0x5384 <tcp_handle_packet+0x6e6>
			{
				/* duplicate ACK, ignore */
				break;
			}
			else if(packet_ack == tcb->send_base + 1)
    5272:	2f 5f       	subi	r18, 0xFF	; 255
    5274:	3f 4f       	sbci	r19, 0xFF	; 255
    5276:	4f 4f       	sbci	r20, 0xFF	; 255
    5278:	5f 4f       	sbci	r21, 0xFF	; 255
    527a:	e2 16       	cp	r14, r18
    527c:	f3 06       	cpc	r15, r19
    527e:	04 07       	cpc	r16, r20
    5280:	15 07       	cpc	r17, r21
    5282:	79 f5       	brne	.+94     	; 0x52e2 <tcp_handle_packet+0x644>
			{
				if(tcb->state == TCP_STATE_FIN_WAIT_1)
    5284:	d6 01       	movw	r26, r12
    5286:	8d 91       	ld	r24, X+
    5288:	9c 91       	ld	r25, X
    528a:	11 97       	sbiw	r26, 0x01	; 1
    528c:	89 30       	cpi	r24, 0x09	; 9
    528e:	91 05       	cpc	r25, r1
    5290:	c1 f4       	brne	.+48     	; 0x52c2 <tcp_handle_packet+0x624>
				{
					/* our FIN has been acknowledged */
					tcb->state = TCP_STATE_FIN_WAIT_2;
    5292:	8a e0       	ldi	r24, 0x0A	; 10
    5294:	90 e0       	ldi	r25, 0x00	; 0
    5296:	11 96       	adiw	r26, 0x01	; 1
    5298:	9c 93       	st	X, r25
    529a:	8e 93       	st	-X, r24
					tcb->timeout = TCP_TIMEOUT_GENERIC;
    529c:	85 e0       	ldi	r24, 0x05	; 5
    529e:	5a 96       	adiw	r26, 0x1a	; 26
    52a0:	8c 93       	st	X, r24
    52a2:	5a 97       	sbiw	r26, 0x1a	; 26

					++tcb->send_base;
    52a4:	1c 96       	adiw	r26, 0x0c	; 12
    52a6:	8d 91       	ld	r24, X+
    52a8:	9d 91       	ld	r25, X+
    52aa:	0d 90       	ld	r0, X+
    52ac:	bc 91       	ld	r27, X
    52ae:	a0 2d       	mov	r26, r0
    52b0:	01 96       	adiw	r24, 0x01	; 1
    52b2:	a1 1d       	adc	r26, r1
    52b4:	b1 1d       	adc	r27, r1
    52b6:	f6 01       	movw	r30, r12
    52b8:	84 87       	std	Z+12, r24	; 0x0c
    52ba:	95 87       	std	Z+13, r25	; 0x0d
    52bc:	a6 87       	std	Z+14, r26	; 0x0e
    52be:	b7 87       	std	Z+15, r27	; 0x0f
    52c0:	61 c0       	rjmp	.+194    	; 0x5384 <tcp_handle_packet+0x6e6>

					break;
				}
				else if(tcb->state == TCP_STATE_FIN_WAIT_2)
    52c2:	8a 30       	cpi	r24, 0x0A	; 10
    52c4:	91 05       	cpc	r25, r1
    52c6:	09 f4       	brne	.+2      	; 0x52ca <tcp_handle_packet+0x62c>
    52c8:	5d c0       	rjmp	.+186    	; 0x5384 <tcp_handle_packet+0x6e6>
				{
					/* nothing, wait for FIN */
					break;
				}
				else if(tcb->state == TCP_STATE_CLOSING)
    52ca:	0b 97       	sbiw	r24, 0x0b	; 11
    52cc:	51 f4       	brne	.+20     	; 0x52e2 <tcp_handle_packet+0x644>
				{
					/* our FIN has been acknowledged */
					tcb->state = TCP_STATE_TIME_WAIT;
    52ce:	8c e0       	ldi	r24, 0x0C	; 12
    52d0:	90 e0       	ldi	r25, 0x00	; 0
    52d2:	d6 01       	movw	r26, r12
    52d4:	11 96       	adiw	r26, 0x01	; 1
    52d6:	9c 93       	st	X, r25
    52d8:	8e 93       	st	-X, r24
					tcb->timeout = TCP_TIMEOUT_TIME_WAIT;
    52da:	88 e2       	ldi	r24, 0x28	; 40
    52dc:	5a 96       	adiw	r26, 0x1a	; 26
    52de:	8c 93       	st	X, r24
    52e0:	1c c1       	rjmp	.+568    	; 0x551a <tcp_handle_packet+0x87c>
					return true;
				}
			}

			/* ACK lies beyond window, nonsense */
			if(!tcp_send_packet(tcb, TCP_FLAG_ACK, true))
    52e2:	c6 01       	movw	r24, r12
    52e4:	60 e1       	ldi	r22, 0x10	; 16
    52e6:	41 e0       	ldi	r20, 0x01	; 1
    52e8:	0e 94 58 24 	call	0x48b0	; 0x48b0 <tcp_send_packet>
    52ec:	88 23       	and	r24, r24
    52ee:	09 f0       	breq	.+2      	; 0x52f2 <tcp_handle_packet+0x654>
    52f0:	1b c1       	rjmp	.+566    	; 0x5528 <tcp_handle_packet+0x88a>
    52f2:	3a c0       	rjmp	.+116    	; 0x5368 <tcp_handle_packet+0x6ca>

			return false;
		}
		case TCP_STATE_LAST_ACK:
		{
			if(tcp_queue_used_tx(tcb->queue) == 0 &&
    52f4:	d6 01       	movw	r26, r12
    52f6:	5f 96       	adiw	r26, 0x1f	; 31
    52f8:	8d 91       	ld	r24, X+
    52fa:	9c 91       	ld	r25, X
    52fc:	90 97       	sbiw	r26, 0x20	; 32
    52fe:	0e 94 ae 2c 	call	0x595c	; 0x595c <tcp_queue_used_tx>
    5302:	89 2b       	or	r24, r25
    5304:	09 f0       	breq	.+2      	; 0x5308 <tcp_handle_packet+0x66a>
    5306:	10 c1       	rjmp	.+544    	; 0x5528 <tcp_handle_packet+0x88a>
    5308:	f5 01       	movw	r30, r10
    530a:	60 85       	ldd	r22, Z+8	; 0x08
    530c:	71 85       	ldd	r23, Z+9	; 0x09
    530e:	82 85       	ldd	r24, Z+10	; 0x0a
    5310:	93 85       	ldd	r25, Z+11	; 0x0b
    5312:	0e 94 ca 20 	call	0x4194	; 0x4194 <hton32>
    5316:	d6 01       	movw	r26, r12
    5318:	1c 96       	adiw	r26, 0x0c	; 12
    531a:	2d 91       	ld	r18, X+
    531c:	3d 91       	ld	r19, X+
    531e:	4d 91       	ld	r20, X+
    5320:	5c 91       	ld	r21, X
    5322:	1f 97       	sbiw	r26, 0x0f	; 15
    5324:	2f 5f       	subi	r18, 0xFF	; 255
    5326:	3f 4f       	sbci	r19, 0xFF	; 255
    5328:	4f 4f       	sbci	r20, 0xFF	; 255
    532a:	5f 4f       	sbci	r21, 0xFF	; 255
    532c:	62 17       	cp	r22, r18
    532e:	73 07       	cpc	r23, r19
    5330:	84 07       	cpc	r24, r20
    5332:	95 07       	cpc	r25, r21
    5334:	09 f0       	breq	.+2      	; 0x5338 <tcp_handle_packet+0x69a>
    5336:	f8 c0       	rjmp	.+496    	; 0x5528 <tcp_handle_packet+0x88a>
			   ntoh32(packet->ack) == tcb->send_base + 1
			  )
			{
				/* remote host has accepted to close connection */
				tcb->state = TCP_STATE_CLOSED;
    5338:	81 e0       	ldi	r24, 0x01	; 1
    533a:	90 e0       	ldi	r25, 0x00	; 0
    533c:	11 96       	adiw	r26, 0x01	; 1
    533e:	9c 93       	st	X, r25
    5340:	8e 93       	st	-X, r24
				tcb->timeout = 0;
    5342:	5a 96       	adiw	r26, 0x1a	; 26
    5344:	1c 92       	st	X, r1
    5346:	5a 97       	sbiw	r26, 0x1a	; 26
				tcb->callback(socket, TCP_EVT_CONN_CLOSED);
    5348:	12 96       	adiw	r26, 0x02	; 2
    534a:	ed 91       	ld	r30, X+
    534c:	fc 91       	ld	r31, X
    534e:	13 97       	sbiw	r26, 0x03	; 3
    5350:	c4 01       	movw	r24, r8
    5352:	66 e0       	ldi	r22, 0x06	; 6
    5354:	70 e0       	ldi	r23, 0x00	; 0
    5356:	09 95       	icall
    5358:	e0 c0       	rjmp	.+448    	; 0x551a <tcp_handle_packet+0x87c>
		}
		case TCP_STATE_TIME_WAIT:
		{
			/* remote host has retransmitted his FIN, so just ACK it */

			if(!tcp_send_packet(tcb, TCP_FLAG_ACK, false))
    535a:	c6 01       	movw	r24, r12
    535c:	60 e1       	ldi	r22, 0x10	; 16
    535e:	40 e0       	ldi	r20, 0x00	; 0
    5360:	0e 94 58 24 	call	0x48b0	; 0x48b0 <tcp_send_packet>
    5364:	88 23       	and	r24, r24
    5366:	51 f4       	brne	.+20     	; 0x537c <tcp_handle_packet+0x6de>
			{
				tcb->state = TCP_STATE_CLOSED;
    5368:	81 e0       	ldi	r24, 0x01	; 1
    536a:	90 e0       	ldi	r25, 0x00	; 0
    536c:	f6 01       	movw	r30, r12
    536e:	91 83       	std	Z+1, r25	; 0x01
    5370:	80 83       	st	Z, r24
				tcb->timeout = 0;
    5372:	12 8e       	std	Z+26, r1	; 0x1a
				tcb->callback(socket, TCP_EVT_ERROR);
    5374:	02 80       	ldd	r0, Z+2	; 0x02
    5376:	f3 81       	ldd	r31, Z+3	; 0x03
    5378:	e0 2d       	mov	r30, r0
    537a:	4a c0       	rjmp	.+148    	; 0x5410 <tcp_handle_packet+0x772>
				return false;
			}

			tcb->timeout = TCP_TIMEOUT_GENERIC;
    537c:	85 e0       	ldi	r24, 0x05	; 5
    537e:	d6 01       	movw	r26, r12
    5380:	5a 96       	adiw	r26, 0x1a	; 26
    5382:	8c 93       	st	X, r24
		default:
			break;
	}

	/* process packet data */
	switch(tcb->state)
    5384:	f6 01       	movw	r30, r12
    5386:	80 81       	ld	r24, Z
    5388:	91 81       	ldd	r25, Z+1	; 0x01
    538a:	07 97       	sbiw	r24, 0x07	; 7
    538c:	04 97       	sbiw	r24, 0x04	; 4
    538e:	08 f0       	brcs	.+2      	; 0x5392 <tcp_handle_packet+0x6f4>
    5390:	5d c0       	rjmp	.+186    	; 0x544c <tcp_handle_packet+0x7ae>
		case TCP_STATE_ESTABLISHED:
		case TCP_STATE_START_CLOSE:
		case TCP_STATE_FIN_WAIT_1:
		case TCP_STATE_FIN_WAIT_2:
		{
			uint16_t packet_data_len = packet_len - (packet->offset >> 4) * 4;
    5392:	d5 01       	movw	r26, r10
    5394:	1c 96       	adiw	r26, 0x0c	; 12
    5396:	8c 91       	ld	r24, X
    5398:	82 95       	swap	r24
    539a:	8f 70       	andi	r24, 0x0F	; 15
    539c:	68 2f       	mov	r22, r24
    539e:	70 e0       	ldi	r23, 0x00	; 0
    53a0:	66 0f       	add	r22, r22
    53a2:	77 1f       	adc	r23, r23
    53a4:	66 0f       	add	r22, r22
    53a6:	77 1f       	adc	r23, r23
    53a8:	83 01       	movw	r16, r6
    53aa:	06 1b       	sub	r16, r22
    53ac:	17 0b       	sbc	r17, r23
			uint16_t data_new = 0;

			if(packet_data_len > 0)
    53ae:	09 f4       	brne	.+2      	; 0x53b2 <tcp_handle_packet+0x714>
    53b0:	4d c0       	rjmp	.+154    	; 0x544c <tcp_handle_packet+0x7ae>
			{
				/* put data into receive buffer */
				data_new = tcp_queue_put_rx(tcb->queue,
    53b2:	6a 0d       	add	r22, r10
    53b4:	7b 1d       	adc	r23, r11
    53b6:	87 8d       	ldd	r24, Z+31	; 0x1f
    53b8:	90 a1       	ldd	r25, Z+32	; 0x20
    53ba:	a8 01       	movw	r20, r16
    53bc:	0e 94 3d 2d 	call	0x5a7a	; 0x5a7a <tcp_queue_put_rx>
    53c0:	ec 01       	movw	r28, r24
											(uint8_t*) (packet) + (packet->offset >> 4) * 4,
											packet_data_len
										   );

				tcb->acked += data_new;
    53c2:	9c 01       	movw	r18, r24
    53c4:	40 e0       	ldi	r20, 0x00	; 0
    53c6:	50 e0       	ldi	r21, 0x00	; 0
    53c8:	f6 01       	movw	r30, r12
    53ca:	82 89       	ldd	r24, Z+18	; 0x12
    53cc:	93 89       	ldd	r25, Z+19	; 0x13
    53ce:	a4 89       	ldd	r26, Z+20	; 0x14
    53d0:	b5 89       	ldd	r27, Z+21	; 0x15
    53d2:	82 0f       	add	r24, r18
    53d4:	93 1f       	adc	r25, r19
    53d6:	a4 1f       	adc	r26, r20
    53d8:	b5 1f       	adc	r27, r21
    53da:	82 8b       	std	Z+18, r24	; 0x12
    53dc:	93 8b       	std	Z+19, r25	; 0x13
    53de:	a4 8b       	std	Z+20, r26	; 0x14
    53e0:	b5 8b       	std	Z+21, r27	; 0x15

				if(data_new > 0)
    53e2:	20 97       	sbiw	r28, 0x00	; 0
    53e4:	09 f4       	brne	.+2      	; 0x53e8 <tcp_handle_packet+0x74a>
    53e6:	99 c0       	rjmp	.+306    	; 0x551a <tcp_handle_packet+0x87c>
				{
					/* send ACK */
					if(!tcp_send_packet(tcb, TCP_FLAG_ACK, false))
    53e8:	c6 01       	movw	r24, r12
    53ea:	60 e1       	ldi	r22, 0x10	; 16
    53ec:	40 e0       	ldi	r20, 0x00	; 0
    53ee:	0e 94 58 24 	call	0x48b0	; 0x48b0 <tcp_send_packet>
    53f2:	88 23       	and	r24, r24
    53f4:	79 f4       	brne	.+30     	; 0x5414 <tcp_handle_packet+0x776>
					{
						tcb->state = TCP_STATE_CLOSED;
    53f6:	81 e0       	ldi	r24, 0x01	; 1
    53f8:	90 e0       	ldi	r25, 0x00	; 0
    53fa:	d6 01       	movw	r26, r12
    53fc:	11 96       	adiw	r26, 0x01	; 1
    53fe:	9c 93       	st	X, r25
    5400:	8e 93       	st	-X, r24
						tcb->timeout = 0;
    5402:	5a 96       	adiw	r26, 0x1a	; 26
    5404:	1c 92       	st	X, r1
    5406:	5a 97       	sbiw	r26, 0x1a	; 26
						tcb->callback(socket, TCP_EVT_ERROR);
    5408:	12 96       	adiw	r26, 0x02	; 2
    540a:	ed 91       	ld	r30, X+
    540c:	fc 91       	ld	r31, X
    540e:	13 97       	sbiw	r26, 0x03	; 3
    5410:	c4 01       	movw	r24, r8
    5412:	52 c0       	rjmp	.+164    	; 0x54b8 <tcp_handle_packet+0x81a>
						return false;
					}

					/* start idle timeout */
					if(tcb->state == TCP_STATE_ESTABLISHED && tcp_queue_used_tx(tcb->queue) < 1)
    5414:	f6 01       	movw	r30, r12
    5416:	80 81       	ld	r24, Z
    5418:	91 81       	ldd	r25, Z+1	; 0x01
    541a:	07 97       	sbiw	r24, 0x07	; 7
    541c:	51 f4       	brne	.+20     	; 0x5432 <tcp_handle_packet+0x794>
    541e:	87 8d       	ldd	r24, Z+31	; 0x1f
    5420:	90 a1       	ldd	r25, Z+32	; 0x20
    5422:	0e 94 ae 2c 	call	0x595c	; 0x595c <tcp_queue_used_tx>
    5426:	89 2b       	or	r24, r25
    5428:	21 f4       	brne	.+8      	; 0x5432 <tcp_handle_packet+0x794>
						tcb->timeout = TCP_TIMEOUT_IDLE;
    542a:	81 e0       	ldi	r24, 0x01	; 1
    542c:	d6 01       	movw	r26, r12
    542e:	5a 96       	adiw	r26, 0x1a	; 26
    5430:	8c 93       	st	X, r24

					/* inform application */
					tcb->callback(socket, TCP_EVT_DATA_RECEIVED);
    5432:	d6 01       	movw	r26, r12
    5434:	12 96       	adiw	r26, 0x02	; 2
    5436:	ed 91       	ld	r30, X+
    5438:	fc 91       	ld	r31, X
    543a:	13 97       	sbiw	r26, 0x03	; 3
    543c:	c4 01       	movw	r24, r8
    543e:	68 e0       	ldi	r22, 0x08	; 8
    5440:	70 e0       	ldi	r23, 0x00	; 0
    5442:	09 95       	icall
			}

			/* Prevent a FIN from being accepted if not all of
			 * the packet's data could be queued.
			 */
			if(data_new < packet_data_len)
    5444:	c0 17       	cp	r28, r16
    5446:	d1 07       	cpc	r29, r17
    5448:	08 f4       	brcc	.+2      	; 0x544c <tcp_handle_packet+0x7ae>
    544a:	67 c0       	rjmp	.+206    	; 0x551a <tcp_handle_packet+0x87c>
		default:
			break;
	}

	/* process FIN */
	if(packet->flags & TCP_FLAG_FIN)
    544c:	f5 01       	movw	r30, r10
    544e:	85 85       	ldd	r24, Z+13	; 0x0d
    5450:	80 ff       	sbrs	r24, 0
    5452:	63 c0       	rjmp	.+198    	; 0x551a <tcp_handle_packet+0x87c>
	{
		if(tcb->state == TCP_STATE_CLOSED ||
    5454:	d6 01       	movw	r26, r12
    5456:	2d 91       	ld	r18, X+
    5458:	3c 91       	ld	r19, X
    545a:	11 97       	sbiw	r26, 0x01	; 1
    545c:	c9 01       	movw	r24, r18
    545e:	01 97       	sbiw	r24, 0x01	; 1
    5460:	02 97       	sbiw	r24, 0x02	; 2
    5462:	08 f4       	brcc	.+2      	; 0x5466 <tcp_handle_packet+0x7c8>
    5464:	61 c0       	rjmp	.+194    	; 0x5528 <tcp_handle_packet+0x88a>
    5466:	25 30       	cpi	r18, 0x05	; 5
    5468:	31 05       	cpc	r19, r1
    546a:	09 f4       	brne	.+2      	; 0x546e <tcp_handle_packet+0x7d0>
    546c:	5d c0       	rjmp	.+186    	; 0x5528 <tcp_handle_packet+0x88a>
		   tcb->state == TCP_STATE_LISTEN ||
		   tcb->state == TCP_STATE_SYN_SENT
		  )
			return false;

		++tcb->acked;
    546e:	52 96       	adiw	r26, 0x12	; 18
    5470:	8d 91       	ld	r24, X+
    5472:	9d 91       	ld	r25, X+
    5474:	0d 90       	ld	r0, X+
    5476:	bc 91       	ld	r27, X
    5478:	a0 2d       	mov	r26, r0
    547a:	01 96       	adiw	r24, 0x01	; 1
    547c:	a1 1d       	adc	r26, r1
    547e:	b1 1d       	adc	r27, r1
    5480:	f6 01       	movw	r30, r12
    5482:	82 8b       	std	Z+18, r24	; 0x12
    5484:	93 8b       	std	Z+19, r25	; 0x13
    5486:	a4 8b       	std	Z+20, r26	; 0x14
    5488:	b5 8b       	std	Z+21, r27	; 0x15

		/* send ACK */
		if(!tcp_send_packet(tcb, TCP_FLAG_ACK, true))
    548a:	c6 01       	movw	r24, r12
    548c:	60 e1       	ldi	r22, 0x10	; 16
    548e:	41 e0       	ldi	r20, 0x01	; 1
    5490:	0e 94 58 24 	call	0x48b0	; 0x48b0 <tcp_send_packet>
    5494:	88 23       	and	r24, r24
    5496:	a1 f4       	brne	.+40     	; 0x54c0 <tcp_handle_packet+0x822>
		{
			tcb->state = TCP_STATE_CLOSED;
    5498:	81 e0       	ldi	r24, 0x01	; 1
    549a:	90 e0       	ldi	r25, 0x00	; 0
    549c:	d6 01       	movw	r26, r12
    549e:	11 96       	adiw	r26, 0x01	; 1
    54a0:	9c 93       	st	X, r25
    54a2:	8e 93       	st	-X, r24
			tcb->timeout = 0;
    54a4:	5a 96       	adiw	r26, 0x1a	; 26
    54a6:	1c 92       	st	X, r1
			tcb->callback(tcp_tcb_socket(tcb), TCP_EVT_ERROR);
    54a8:	c6 01       	movw	r24, r12
    54aa:	0e 94 18 21 	call	0x4230	; 0x4230 <tcp_tcb_socket>
    54ae:	d6 01       	movw	r26, r12
    54b0:	12 96       	adiw	r26, 0x02	; 2
    54b2:	ed 91       	ld	r30, X+
    54b4:	fc 91       	ld	r31, X
    54b6:	13 97       	sbiw	r26, 0x03	; 3
    54b8:	61 e0       	ldi	r22, 0x01	; 1
    54ba:	70 e0       	ldi	r23, 0x00	; 0
    54bc:	09 95       	icall
    54be:	34 c0       	rjmp	.+104    	; 0x5528 <tcp_handle_packet+0x88a>
			return false;
		}

		switch(tcb->state)
    54c0:	f6 01       	movw	r30, r12
    54c2:	80 81       	ld	r24, Z
    54c4:	91 81       	ldd	r25, Z+1	; 0x01
    54c6:	89 30       	cpi	r24, 0x09	; 9
    54c8:	91 05       	cpc	r25, r1
    54ca:	b1 f0       	breq	.+44     	; 0x54f8 <tcp_handle_packet+0x85a>
    54cc:	8a 30       	cpi	r24, 0x0A	; 10
    54ce:	91 05       	cpc	r25, r1
    54d0:	18 f4       	brcc	.+6      	; 0x54d8 <tcp_handle_packet+0x83a>
    54d2:	06 97       	sbiw	r24, 0x06	; 6
    54d4:	10 f1       	brcs	.+68     	; 0x551a <tcp_handle_packet+0x87c>
    54d6:	06 c0       	rjmp	.+12     	; 0x54e4 <tcp_handle_packet+0x846>
    54d8:	8a 30       	cpi	r24, 0x0A	; 10
    54da:	91 05       	cpc	r25, r1
    54dc:	b1 f0       	breq	.+44     	; 0x550a <tcp_handle_packet+0x86c>
    54de:	0c 97       	sbiw	r24, 0x0c	; 12
    54e0:	e1 f4       	brne	.+56     	; 0x551a <tcp_handle_packet+0x87c>
    54e2:	18 c0       	rjmp	.+48     	; 0x5514 <tcp_handle_packet+0x876>
		{
			case TCP_STATE_SYN_RECEIVED:
			case TCP_STATE_ESTABLISHED:
			case TCP_STATE_START_CLOSE:
				/* TODO: maybe immediately send FIN here and enter LAST_ACK */
				tcb->state = TCP_STATE_CLOSE_WAIT;
    54e4:	8d e0       	ldi	r24, 0x0D	; 13
    54e6:	90 e0       	ldi	r25, 0x00	; 0
    54e8:	d6 01       	movw	r26, r12
    54ea:	11 96       	adiw	r26, 0x01	; 1
    54ec:	9c 93       	st	X, r25
    54ee:	8e 93       	st	-X, r24
				tcb->timeout = 1;
    54f0:	81 e0       	ldi	r24, 0x01	; 1
    54f2:	5a 96       	adiw	r26, 0x1a	; 26
    54f4:	8c 93       	st	X, r24
    54f6:	19 c0       	rjmp	.+50     	; 0x552a <tcp_handle_packet+0x88c>
				break;
			case TCP_STATE_FIN_WAIT_1:
				/* TODO: validate: RFC793, p. 75 */
				tcb->state = TCP_STATE_CLOSING;
    54f8:	8b e0       	ldi	r24, 0x0B	; 11
    54fa:	90 e0       	ldi	r25, 0x00	; 0
    54fc:	f6 01       	movw	r30, r12
    54fe:	91 83       	std	Z+1, r25	; 0x01
    5500:	80 83       	st	Z, r24
				tcb->timeout = TCP_TIMEOUT_GENERIC;
    5502:	85 e0       	ldi	r24, 0x05	; 5
    5504:	82 8f       	std	Z+26, r24	; 0x1a
				tcb->retx = 0;
    5506:	13 8e       	std	Z+27, r1	; 0x1b
    5508:	08 c0       	rjmp	.+16     	; 0x551a <tcp_handle_packet+0x87c>
				break;
			case TCP_STATE_FIN_WAIT_2:
				tcb->state = TCP_STATE_TIME_WAIT;
    550a:	8c e0       	ldi	r24, 0x0C	; 12
    550c:	90 e0       	ldi	r25, 0x00	; 0
    550e:	d6 01       	movw	r26, r12
    5510:	8d 93       	st	X+, r24
    5512:	9c 93       	st	X, r25
			case TCP_STATE_TIME_WAIT:
				tcb->timeout = TCP_TIMEOUT_TIME_WAIT;
    5514:	88 e2       	ldi	r24, 0x28	; 40
    5516:	f6 01       	movw	r30, r12
    5518:	82 8f       	std	Z+26, r24	; 0x1a
    551a:	81 e0       	ldi	r24, 0x01	; 1
    551c:	06 c0       	rjmp	.+12     	; 0x552a <tcp_handle_packet+0x88c>
	if(tcb_selected) {
		return tcp_state_machine(tcb_selected, packet, packet_len, ip);
	}

	/* no tcb found, generate RST */
	tcp_send_rst(ip, packet, packet_len);
    551e:	c7 01       	movw	r24, r14
    5520:	b5 01       	movw	r22, r10
    5522:	a3 01       	movw	r20, r6
    5524:	0e 94 c2 25 	call	0x4b84	; 0x4b84 <tcp_send_rst>

	return false;
    5528:	80 e0       	ldi	r24, 0x00	; 0
}
    552a:	df 91       	pop	r29
    552c:	cf 91       	pop	r28
    552e:	1f 91       	pop	r17
    5530:	0f 91       	pop	r16
    5532:	ff 90       	pop	r15
    5534:	ef 90       	pop	r14
    5536:	df 90       	pop	r13
    5538:	cf 90       	pop	r12
    553a:	bf 90       	pop	r11
    553c:	af 90       	pop	r10
    553e:	9f 90       	pop	r9
    5540:	8f 90       	pop	r8
    5542:	7f 90       	pop	r7
    5544:	6f 90       	pop	r6
    5546:	08 95       	ret

00005548 <tcp_init>:
/**
 * Initializes the TCP layer.
 */
void tcp_init()
{
	memset(tcp_tcbs, 0, sizeof(tcp_tcbs));
    5548:	85 ea       	ldi	r24, 0xA5	; 165
    554a:	e0 ef       	ldi	r30, 0xF0	; 240
    554c:	f1 e0       	ldi	r31, 0x01	; 1
    554e:	df 01       	movw	r26, r30
    5550:	1d 92       	st	X+, r1
    5552:	8a 95       	dec	r24
    5554:	e9 f7       	brne	.-6      	; 0x5550 <tcp_init+0x8>

	int timer = timer_alloc(tcp_interval, 0);
    5556:	88 eb       	ldi	r24, 0xB8	; 184
    5558:	9a e2       	ldi	r25, 0x2A	; 42
    555a:	60 e0       	ldi	r22, 0x00	; 0
    555c:	70 e0       	ldi	r23, 0x00	; 0
    555e:	0e 94 8e 32 	call	0x651c	; 0x651c <timer_alloc>
	timer_set(timer, 1000);
    5562:	48 ee       	ldi	r20, 0xE8	; 232
    5564:	53 e0       	ldi	r21, 0x03	; 3
    5566:	60 e0       	ldi	r22, 0x00	; 0
    5568:	70 e0       	ldi	r23, 0x00	; 0
    556a:	0e 94 ec 31 	call	0x63d8	; 0x63d8 <timer_set>
}
    556e:	08 95       	ret

00005570 <tcp_interval>:
 *
 * \param[in] timer Timer identifier which generated the timeout event.
 * \param[in] user Pointer to user-defined data.
 */
void tcp_interval(int timer)
{
    5570:	2f 92       	push	r2
    5572:	3f 92       	push	r3
    5574:	4f 92       	push	r4
    5576:	5f 92       	push	r5
    5578:	6f 92       	push	r6
    557a:	7f 92       	push	r7
    557c:	8f 92       	push	r8
    557e:	9f 92       	push	r9
    5580:	bf 92       	push	r11
    5582:	cf 92       	push	r12
    5584:	df 92       	push	r13
    5586:	ef 92       	push	r14
    5588:	ff 92       	push	r15
    558a:	0f 93       	push	r16
    558c:	1f 93       	push	r17
    558e:	cf 93       	push	r28
    5590:	df 93       	push	r29
    5592:	4c 01       	movw	r8, r24
    5594:	c0 ef       	ldi	r28, 0xF0	; 240
    5596:	d1 e0       	ldi	r29, 0x01	; 1
			{
				tcb->state = TCP_STATE_CLOSED;
				tcb->callback(socket, TCP_EVT_ERROR);
				return;
			}
			tcb->timeout = TCP_TIMEOUT_GENERIC;
    5598:	a5 e0       	ldi	r26, 0x05	; 5
    559a:	ba 2e       	mov	r11, r26

			/* resend FIN */
			tcb->send_next = 0;
			if(!tcp_send_packet(tcb, TCP_FLAG_FIN | TCP_FLAG_ACK, true))
			{
				tcb->state = TCP_STATE_CLOSED;
    559c:	f1 e0       	ldi	r31, 0x01	; 1
    559e:	cf 2e       	mov	r12, r31
    55a0:	d1 2c       	mov	r13, r1
				tcb->state = TCP_STATE_CLOSED;
				tcb->callback(socket, TCP_EVT_ERROR);
				return;
			}

			tcb->state = TCP_STATE_LAST_ACK;
    55a2:	ee e0       	ldi	r30, 0x0E	; 14
    55a4:	4e 2e       	mov	r4, r30
    55a6:	51 2c       	mov	r5, r1
			else if(tcb->state == TCP_STATE_START_CLOSE)
			{
				/* send FIN to actively initiate closing the connection */
				tcp_send_packet(tcb, TCP_FLAG_ACK | TCP_FLAG_FIN, true);

				tcb->state = TCP_STATE_FIN_WAIT_1;
    55a8:	79 e0       	ldi	r23, 0x09	; 9
    55aa:	27 2e       	mov	r2, r23
    55ac:	31 2c       	mov	r3, r1
				tcb->state = TCP_STATE_CLOSED;
				tcb->callback(socket, TCP_EVT_ERROR);
				return;
			}

			tcb->state = TCP_STATE_SYN_SENT;
    55ae:	65 e0       	ldi	r22, 0x05	; 5
    55b0:	66 2e       	mov	r6, r22
    55b2:	71 2c       	mov	r7, r1
    55b4:	c8 c0       	rjmp	.+400    	; 0x5746 <tcp_interval+0x1d6>
void tcp_interval(int timer)
{
	struct tcp_tcb* tcb;

	FOREACH_TCB(tcb) {
		if(tcb->state != TCP_STATE_UNUSED && tcb->timeout > 0) {
    55b6:	08 81       	ld	r16, Y
    55b8:	19 81       	ldd	r17, Y+1	; 0x01
    55ba:	01 15       	cp	r16, r1
    55bc:	11 05       	cpc	r17, r1
    55be:	09 f4       	brne	.+2      	; 0x55c2 <tcp_interval+0x52>
    55c0:	c1 c0       	rjmp	.+386    	; 0x5744 <tcp_interval+0x1d4>
    55c2:	8a 8d       	ldd	r24, Y+26	; 0x1a
    55c4:	88 23       	and	r24, r24
    55c6:	09 f4       	brne	.+2      	; 0x55ca <tcp_interval+0x5a>
    55c8:	bd c0       	rjmp	.+378    	; 0x5744 <tcp_interval+0x1d4>
			if( !(--tcb->timeout) ) {
    55ca:	81 50       	subi	r24, 0x01	; 1
    55cc:	8a 8f       	std	Y+26, r24	; 0x1a
    55ce:	88 23       	and	r24, r24
    55d0:	09 f0       	breq	.+2      	; 0x55d4 <tcp_interval+0x64>
    55d2:	b8 c0       	rjmp	.+368    	; 0x5744 <tcp_interval+0x1d4>
 *
 * \param[in] tcb The transfer control block for which to handle a timeout.
 */
void tcp_process_timeout(struct tcp_tcb* tcb)
{
	if(!tcb)
    55d4:	20 97       	sbiw	r28, 0x00	; 0
    55d6:	09 f4       	brne	.+2      	; 0x55da <tcp_interval+0x6a>
    55d8:	b5 c0       	rjmp	.+362    	; 0x5744 <tcp_interval+0x1d4>
		return;

	int socket = tcp_tcb_socket(tcb);
    55da:	ce 01       	movw	r24, r28
    55dc:	0e 94 18 21 	call	0x4230	; 0x4230 <tcp_tcb_socket>
    55e0:	7c 01       	movw	r14, r24
	if(socket < 0)
    55e2:	97 fd       	sbrc	r25, 7
    55e4:	af c0       	rjmp	.+350    	; 0x5744 <tcp_interval+0x1d4>
			 socket,
			 tcb->state
			);
#endif

	switch(tcb->state)
    55e6:	09 30       	cpi	r16, 0x09	; 9
    55e8:	11 05       	cpc	r17, r1
    55ea:	09 f4       	brne	.+2      	; 0x55ee <tcp_interval+0x7e>
    55ec:	8f c0       	rjmp	.+286    	; 0x570c <tcp_interval+0x19c>
    55ee:	0a 30       	cpi	r16, 0x0A	; 10
    55f0:	11 05       	cpc	r17, r1
    55f2:	80 f4       	brcc	.+32     	; 0x5614 <tcp_interval+0xa4>
    55f4:	06 30       	cpi	r16, 0x06	; 6
    55f6:	11 05       	cpc	r17, r1
    55f8:	09 f4       	brne	.+2      	; 0x55fc <tcp_interval+0x8c>
    55fa:	48 c0       	rjmp	.+144    	; 0x568c <tcp_interval+0x11c>
    55fc:	07 30       	cpi	r16, 0x07	; 7
    55fe:	11 05       	cpc	r17, r1
    5600:	08 f0       	brcs	.+2      	; 0x5604 <tcp_interval+0x94>
    5602:	4d c0       	rjmp	.+154    	; 0x569e <tcp_interval+0x12e>
    5604:	01 30       	cpi	r16, 0x01	; 1
    5606:	11 05       	cpc	r17, r1
    5608:	f1 f0       	breq	.+60     	; 0x5646 <tcp_interval+0xd6>
    560a:	05 30       	cpi	r16, 0x05	; 5
    560c:	11 05       	cpc	r17, r1
    560e:	09 f0       	breq	.+2      	; 0x5612 <tcp_interval+0xa2>
    5610:	99 c0       	rjmp	.+306    	; 0x5744 <tcp_interval+0x1d4>
    5612:	26 c0       	rjmp	.+76     	; 0x5660 <tcp_interval+0xf0>
    5614:	0c 30       	cpi	r16, 0x0C	; 12
    5616:	11 05       	cpc	r17, r1
    5618:	09 f4       	brne	.+2      	; 0x561c <tcp_interval+0xac>
    561a:	8d c0       	rjmp	.+282    	; 0x5736 <tcp_interval+0x1c6>
    561c:	0d 30       	cpi	r16, 0x0D	; 13
    561e:	11 05       	cpc	r17, r1
    5620:	48 f4       	brcc	.+18     	; 0x5634 <tcp_interval+0xc4>
    5622:	0a 30       	cpi	r16, 0x0A	; 10
    5624:	11 05       	cpc	r17, r1
    5626:	09 f4       	brne	.+2      	; 0x562a <tcp_interval+0xba>
    5628:	7e c0       	rjmp	.+252    	; 0x5726 <tcp_interval+0x1b6>
    562a:	0b 30       	cpi	r16, 0x0B	; 11
    562c:	11 05       	cpc	r17, r1
    562e:	09 f0       	breq	.+2      	; 0x5632 <tcp_interval+0xc2>
    5630:	89 c0       	rjmp	.+274    	; 0x5744 <tcp_interval+0x1d4>
    5632:	6c c0       	rjmp	.+216    	; 0x570c <tcp_interval+0x19c>
    5634:	0d 30       	cpi	r16, 0x0D	; 13
    5636:	11 05       	cpc	r17, r1
    5638:	09 f4       	brne	.+2      	; 0x563c <tcp_interval+0xcc>
    563a:	5b c0       	rjmp	.+182    	; 0x56f2 <tcp_interval+0x182>
    563c:	0e 30       	cpi	r16, 0x0E	; 14
    563e:	11 05       	cpc	r17, r1
    5640:	09 f0       	breq	.+2      	; 0x5644 <tcp_interval+0xd4>
    5642:	80 c0       	rjmp	.+256    	; 0x5744 <tcp_interval+0x1d4>
    5644:	63 c0       	rjmp	.+198    	; 0x570c <tcp_interval+0x19c>
	{
		case TCP_STATE_CLOSED:
		{
			/* send SYN packet */
			if(!tcp_send_packet(tcb, TCP_FLAG_SYN, false))
    5646:	ce 01       	movw	r24, r28
    5648:	62 e0       	ldi	r22, 0x02	; 2
    564a:	40 e0       	ldi	r20, 0x00	; 0
    564c:	0e 94 58 24 	call	0x48b0	; 0x48b0 <tcp_send_packet>
    5650:	88 23       	and	r24, r24
    5652:	19 f4       	brne	.+6      	; 0x565a <tcp_interval+0xea>
			{
				tcb->state = TCP_STATE_CLOSED;
    5654:	19 83       	std	Y+1, r17	; 0x01
    5656:	08 83       	st	Y, r16
    5658:	13 c0       	rjmp	.+38     	; 0x5680 <tcp_interval+0x110>
				tcb->callback(socket, TCP_EVT_ERROR);
				return;
			}

			tcb->state = TCP_STATE_SYN_SENT;
    565a:	79 82       	std	Y+1, r7	; 0x01
    565c:	68 82       	st	Y, r6
    565e:	3d c0       	rjmp	.+122    	; 0x56da <tcp_interval+0x16a>

			break;
		}
		case TCP_STATE_SYN_SENT:
		{
			if(++tcb->retx > TCP_MAX_RETRY)
    5660:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5662:	8f 5f       	subi	r24, 0xFF	; 255
    5664:	8b 8f       	std	Y+27, r24	; 0x1b
    5666:	86 30       	cpi	r24, 0x06	; 6
    5668:	08 f0       	brcs	.+2      	; 0x566c <tcp_interval+0xfc>
    566a:	5d c0       	rjmp	.+186    	; 0x5726 <tcp_interval+0x1b6>
				tcb->callback(socket, TCP_EVT_TIMEOUT);
				return;
			}

			/* resend SYN packet */
			if(!tcp_send_packet(tcb, TCP_FLAG_SYN, false))
    566c:	ce 01       	movw	r24, r28
    566e:	62 e0       	ldi	r22, 0x02	; 2
    5670:	40 e0       	ldi	r20, 0x00	; 0
    5672:	0e 94 58 24 	call	0x48b0	; 0x48b0 <tcp_send_packet>
    5676:	88 23       	and	r24, r24
    5678:	09 f0       	breq	.+2      	; 0x567c <tcp_interval+0x10c>
    567a:	53 c0       	rjmp	.+166    	; 0x5722 <tcp_interval+0x1b2>
			{
				tcb->state = TCP_STATE_CLOSED;
    567c:	d9 82       	std	Y+1, r13	; 0x01
    567e:	c8 82       	st	Y, r12
				tcb->callback(socket, TCP_EVT_ERROR);
    5680:	ea 81       	ldd	r30, Y+2	; 0x02
    5682:	fb 81       	ldd	r31, Y+3	; 0x03
    5684:	c7 01       	movw	r24, r14
    5686:	61 e0       	ldi	r22, 0x01	; 1
    5688:	70 e0       	ldi	r23, 0x00	; 0
    568a:	5b c0       	rjmp	.+182    	; 0x5742 <tcp_interval+0x1d2>

			break;
		}
		case TCP_STATE_SYN_RECEIVED:
		{
			if(++tcb->retx > TCP_MAX_RETRY)
    568c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    568e:	8f 5f       	subi	r24, 0xFF	; 255
    5690:	8b 8f       	std	Y+27, r24	; 0x1b
    5692:	86 30       	cpi	r24, 0x06	; 6
    5694:	08 f0       	brcs	.+2      	; 0x5698 <tcp_interval+0x128>
    5696:	47 c0       	rjmp	.+142    	; 0x5726 <tcp_interval+0x1b6>
				tcb->callback(socket, TCP_EVT_TIMEOUT);
				return;
			}

			/* send SYNACK packet */
			if(!tcp_send_packet(tcb, TCP_FLAG_SYN | TCP_FLAG_ACK, false))
    5698:	ce 01       	movw	r24, r28
    569a:	62 e1       	ldi	r22, 0x12	; 18
    569c:	e9 cf       	rjmp	.-46     	; 0x5670 <tcp_interval+0x100>
			break;
		}
		case TCP_STATE_ESTABLISHED:
		case TCP_STATE_START_CLOSE:
		{
			if(tcp_queue_used_tx(tcb->queue) > 0)
    569e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    56a0:	98 a1       	ldd	r25, Y+32	; 0x20
    56a2:	0e 94 ae 2c 	call	0x595c	; 0x595c <tcp_queue_used_tx>
    56a6:	89 2b       	or	r24, r25
    56a8:	69 f0       	breq	.+26     	; 0x56c4 <tcp_interval+0x154>
			{
				if(++tcb->retx > TCP_MAX_RETRY)
    56aa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    56ac:	8f 5f       	subi	r24, 0xFF	; 255
    56ae:	8b 8f       	std	Y+27, r24	; 0x1b
    56b0:	86 30       	cpi	r24, 0x06	; 6
    56b2:	c8 f5       	brcc	.+114    	; 0x5726 <tcp_interval+0x1b6>

					return;
				}

				/* resend queued data */
				tcb->send_next = 0;
    56b4:	19 8a       	std	Y+17, r1	; 0x11
    56b6:	18 8a       	std	Y+16, r1	; 0x10
				tcp_send_packet(tcb, TCP_FLAG_ACK, true);
    56b8:	ce 01       	movw	r24, r28
    56ba:	60 e1       	ldi	r22, 0x10	; 16
    56bc:	41 e0       	ldi	r20, 0x01	; 1
    56be:	0e 94 58 24 	call	0x48b0	; 0x48b0 <tcp_send_packet>
    56c2:	40 c0       	rjmp	.+128    	; 0x5744 <tcp_interval+0x1d4>
			}
			else if(tcb->state == TCP_STATE_START_CLOSE)
    56c4:	88 81       	ld	r24, Y
    56c6:	99 81       	ldd	r25, Y+1	; 0x01
    56c8:	08 97       	sbiw	r24, 0x08	; 8
    56ca:	51 f4       	brne	.+20     	; 0x56e0 <tcp_interval+0x170>
			{
				/* send FIN to actively initiate closing the connection */
				tcp_send_packet(tcb, TCP_FLAG_ACK | TCP_FLAG_FIN, true);
    56cc:	ce 01       	movw	r24, r28
    56ce:	61 e1       	ldi	r22, 0x11	; 17
    56d0:	41 e0       	ldi	r20, 0x01	; 1
    56d2:	0e 94 58 24 	call	0x48b0	; 0x48b0 <tcp_send_packet>

				tcb->state = TCP_STATE_FIN_WAIT_1;
    56d6:	39 82       	std	Y+1, r3	; 0x01
    56d8:	28 82       	st	Y, r2
				tcb->timeout = TCP_TIMEOUT_GENERIC;
    56da:	ba 8e       	std	Y+26, r11	; 0x1a
				tcb->retx = 0;
    56dc:	1b 8e       	std	Y+27, r1	; 0x1b
    56de:	32 c0       	rjmp	.+100    	; 0x5744 <tcp_interval+0x1d4>
			}
			else
			{
				tcb->callback(socket, TCP_EVT_CONN_IDLE);
    56e0:	ea 81       	ldd	r30, Y+2	; 0x02
    56e2:	fb 81       	ldd	r31, Y+3	; 0x03
    56e4:	c7 01       	movw	r24, r14
    56e6:	67 e0       	ldi	r22, 0x07	; 7
    56e8:	70 e0       	ldi	r23, 0x00	; 0
    56ea:	09 95       	icall
				tcb->timeout = 1;
    56ec:	81 e0       	ldi	r24, 0x01	; 1
    56ee:	8a 8f       	std	Y+26, r24	; 0x1a
    56f0:	29 c0       	rjmp	.+82     	; 0x5744 <tcp_interval+0x1d4>
			break;
		}
		case TCP_STATE_CLOSE_WAIT:
		{
			/* send FIN */
			tcb->send_next = 0;
    56f2:	19 8a       	std	Y+17, r1	; 0x11
    56f4:	18 8a       	std	Y+16, r1	; 0x10
			if(!tcp_send_packet(tcb, TCP_FLAG_FIN | TCP_FLAG_ACK, true))
    56f6:	ce 01       	movw	r24, r28
    56f8:	61 e1       	ldi	r22, 0x11	; 17
    56fa:	41 e0       	ldi	r20, 0x01	; 1
    56fc:	0e 94 58 24 	call	0x48b0	; 0x48b0 <tcp_send_packet>
    5700:	88 23       	and	r24, r24
    5702:	09 f4       	brne	.+2      	; 0x5706 <tcp_interval+0x196>
    5704:	bb cf       	rjmp	.-138    	; 0x567c <tcp_interval+0x10c>
				tcb->state = TCP_STATE_CLOSED;
				tcb->callback(socket, TCP_EVT_ERROR);
				return;
			}

			tcb->state = TCP_STATE_LAST_ACK;
    5706:	59 82       	std	Y+1, r5	; 0x01
    5708:	48 82       	st	Y, r4
    570a:	e7 cf       	rjmp	.-50     	; 0x56da <tcp_interval+0x16a>
		}
		case TCP_STATE_FIN_WAIT_1:
		case TCP_STATE_CLOSING:
		case TCP_STATE_LAST_ACK:
		{
			if(++tcb->retx > TCP_MAX_RETRY)
    570c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    570e:	8f 5f       	subi	r24, 0xFF	; 255
    5710:	8b 8f       	std	Y+27, r24	; 0x1b
    5712:	86 30       	cpi	r24, 0x06	; 6
    5714:	40 f4       	brcc	.+16     	; 0x5726 <tcp_interval+0x1b6>
				tcb->callback(socket, TCP_EVT_TIMEOUT);
				return;
			}

			/* resend FIN */
			tcb->send_next = 0;
    5716:	19 8a       	std	Y+17, r1	; 0x11
    5718:	18 8a       	std	Y+16, r1	; 0x10
			if(!tcp_send_packet(tcb, TCP_FLAG_FIN | TCP_FLAG_ACK, true))
    571a:	ce 01       	movw	r24, r28
    571c:	61 e1       	ldi	r22, 0x11	; 17
    571e:	41 e0       	ldi	r20, 0x01	; 1
    5720:	a8 cf       	rjmp	.-176    	; 0x5672 <tcp_interval+0x102>
			{
				tcb->state = TCP_STATE_CLOSED;
				tcb->callback(socket, TCP_EVT_ERROR);
				return;
			}
			tcb->timeout = TCP_TIMEOUT_GENERIC;
    5722:	ba 8e       	std	Y+26, r11	; 0x1a
    5724:	0f c0       	rjmp	.+30     	; 0x5744 <tcp_interval+0x1d4>

			break;
		}
		case TCP_STATE_FIN_WAIT_2:
		{
			tcb->state = TCP_STATE_CLOSED;
    5726:	d9 82       	std	Y+1, r13	; 0x01
    5728:	c8 82       	st	Y, r12
			tcb->callback(socket, TCP_EVT_TIMEOUT);
    572a:	ea 81       	ldd	r30, Y+2	; 0x02
    572c:	fb 81       	ldd	r31, Y+3	; 0x03
    572e:	c7 01       	movw	r24, r14
    5730:	63 e0       	ldi	r22, 0x03	; 3
    5732:	70 e0       	ldi	r23, 0x00	; 0
    5734:	06 c0       	rjmp	.+12     	; 0x5742 <tcp_interval+0x1d2>
			break;
		}
		case TCP_STATE_TIME_WAIT:
		{
			/* finally close tcb */
			tcb->state = TCP_STATE_CLOSED;
    5736:	d9 82       	std	Y+1, r13	; 0x01
    5738:	c8 82       	st	Y, r12
			tcb->callback(socket, TCP_EVT_CONN_CLOSED);
    573a:	ea 81       	ldd	r30, Y+2	; 0x02
    573c:	fb 81       	ldd	r31, Y+3	; 0x03
    573e:	66 e0       	ldi	r22, 0x06	; 6
    5740:	70 e0       	ldi	r23, 0x00	; 0
    5742:	09 95       	icall
 */
void tcp_interval(int timer)
{
	struct tcp_tcb* tcb;

	FOREACH_TCB(tcb) {
    5744:	a1 96       	adiw	r28, 0x21	; 33
    5746:	82 e0       	ldi	r24, 0x02	; 2
    5748:	c5 39       	cpi	r28, 0x95	; 149
    574a:	d8 07       	cpc	r29, r24
    574c:	09 f0       	breq	.+2      	; 0x5750 <tcp_interval+0x1e0>
    574e:	33 cf       	rjmp	.-410    	; 0x55b6 <tcp_interval+0x46>
				tcp_process_timeout(tcb);
			}
		}
	}

	timer_set(timer, 1000);
    5750:	c4 01       	movw	r24, r8
    5752:	48 ee       	ldi	r20, 0xE8	; 232
    5754:	53 e0       	ldi	r21, 0x03	; 3
    5756:	60 e0       	ldi	r22, 0x00	; 0
    5758:	70 e0       	ldi	r23, 0x00	; 0
    575a:	0e 94 ec 31 	call	0x63d8	; 0x63d8 <timer_set>
}
    575e:	df 91       	pop	r29
    5760:	cf 91       	pop	r28
    5762:	1f 91       	pop	r17
    5764:	0f 91       	pop	r16
    5766:	ff 90       	pop	r15
    5768:	ef 90       	pop	r14
    576a:	df 90       	pop	r13
    576c:	cf 90       	pop	r12
    576e:	bf 90       	pop	r11
    5770:	9f 90       	pop	r9
    5772:	8f 90       	pop	r8
    5774:	7f 90       	pop	r7
    5776:	6f 90       	pop	r6
    5778:	5f 90       	pop	r5
    577a:	4f 90       	pop	r4
    577c:	3f 90       	pop	r3
    577e:	2f 90       	pop	r2
    5780:	08 95       	ret

00005782 <tcp_queue_alloc>:
 * Allocates a data queue.
 *
 * \returns The allocated data queue.
 */
struct tcp_queue* tcp_queue_alloc()
{
    5782:	a5 e9       	ldi	r26, 0x95	; 149
    5784:	b2 e0       	ldi	r27, 0x02	; 2
    struct tcp_queue* queue = &tcp_queue_queues[0];
    for(; queue < &tcp_queue_queues[TCP_MAX_CONNECTION_COUNT]; ++queue)
    {
        if(queue->rx_head.pos == 0 && queue->tx_head.pos == 0)
    5786:	8d 91       	ld	r24, X+
    5788:	9c 91       	ld	r25, X
    578a:	11 97       	sbiw	r26, 0x01	; 1
    578c:	89 2b       	or	r24, r25
    578e:	49 f5       	brne	.+82     	; 0x57e2 <tcp_queue_alloc+0x60>
    5790:	fd 01       	movw	r30, r26
    5792:	e6 55       	subi	r30, 0x56	; 86
    5794:	fe 4f       	sbci	r31, 0xFE	; 254
    5796:	80 81       	ld	r24, Z
    5798:	91 81       	ldd	r25, Z+1	; 0x01
    579a:	89 2b       	or	r24, r25
    579c:	11 f5       	brne	.+68     	; 0x57e2 <tcp_queue_alloc+0x60>
        {
            queue->rx_head.pos = &queue->rx_buffer[0];
    579e:	cd 01       	movw	r24, r26
    57a0:	06 96       	adiw	r24, 0x06	; 6
    57a2:	11 96       	adiw	r26, 0x01	; 1
    57a4:	9c 93       	st	X, r25
    57a6:	8e 93       	st	-X, r24
            queue->rx_head.end = queue->rx_head.pos + sizeof(queue->rx_buffer);
    57a8:	13 96       	adiw	r26, 0x03	; 3
    57aa:	fc 93       	st	X, r31
    57ac:	ee 93       	st	-X, r30
    57ae:	12 97       	sbiw	r26, 0x02	; 2
            queue->rx_head.used = 0;
    57b0:	15 96       	adiw	r26, 0x05	; 5
    57b2:	1c 92       	st	X, r1
    57b4:	1e 92       	st	-X, r1
    57b6:	14 97       	sbiw	r26, 0x04	; 4

            queue->tx_head.pos = &queue->tx_buffer[0];
    57b8:	a0 55       	subi	r26, 0x50	; 80
    57ba:	be 4f       	sbci	r27, 0xFE	; 254
    57bc:	b1 83       	std	Z+1, r27	; 0x01
    57be:	a0 83       	st	Z, r26
    57c0:	a0 5b       	subi	r26, 0xB0	; 176
    57c2:	b1 40       	sbci	r27, 0x01	; 1
            queue->tx_head.end = queue->tx_head.pos + sizeof(queue->tx_buffer);
    57c4:	fd 01       	movw	r30, r26
    57c6:	e4 55       	subi	r30, 0x54	; 84
    57c8:	fe 4f       	sbci	r31, 0xFE	; 254
    57ca:	ac 5a       	subi	r26, 0xAC	; 172
    57cc:	bc 4f       	sbci	r27, 0xFC	; 252
    57ce:	b1 83       	std	Z+1, r27	; 0x01
    57d0:	a0 83       	st	Z, r26
            queue->tx_head.used = 0;
    57d2:	a6 5a       	subi	r26, 0xA6	; 166
    57d4:	b1 40       	sbci	r27, 0x01	; 1
    57d6:	11 96       	adiw	r26, 0x01	; 1
    57d8:	1c 92       	st	X, r1
    57da:	1e 92       	st	-X, r1
    57dc:	ae 5a       	subi	r26, 0xAE	; 174
    57de:	b1 40       	sbci	r27, 0x01	; 1
    57e0:	08 c0       	rjmp	.+16     	; 0x57f2 <tcp_queue_alloc+0x70>
 * \returns The allocated data queue.
 */
struct tcp_queue* tcp_queue_alloc()
{
    struct tcp_queue* queue = &tcp_queue_queues[0];
    for(; queue < &tcp_queue_queues[TCP_MAX_CONNECTION_COUNT]; ++queue)
    57e2:	ac 5a       	subi	r26, 0xAC	; 172
    57e4:	bc 4f       	sbci	r27, 0xFC	; 252
    57e6:	89 e0       	ldi	r24, 0x09	; 9
    57e8:	ad 33       	cpi	r26, 0x3D	; 61
    57ea:	b8 07       	cpc	r27, r24
    57ec:	60 f2       	brcs	.-104    	; 0x5786 <tcp_queue_alloc+0x4>
    57ee:	a0 e0       	ldi	r26, 0x00	; 0
    57f0:	b0 e0       	ldi	r27, 0x00	; 0
            return queue;
        }
    }

    return 0;
}
    57f2:	cd 01       	movw	r24, r26
    57f4:	08 95       	ret

000057f6 <tcp_queue_free>:
 * Deallocates a data queue.
 *
 * \param[in] queue A pointer to the data queue to be deallocated.
 */
void tcp_queue_free(struct tcp_queue* queue)
{
    57f6:	fc 01       	movw	r30, r24
    if(!queue)
    57f8:	00 97       	sbiw	r24, 0x00	; 0
    57fa:	31 f0       	breq	.+12     	; 0x5808 <tcp_queue_free+0x12>
        return;

    queue->rx_head.pos = 0;
    57fc:	11 82       	std	Z+1, r1	; 0x01
    57fe:	10 82       	st	Z, r1
    queue->tx_head.pos = 0;
    5800:	e6 55       	subi	r30, 0x56	; 86
    5802:	fe 4f       	sbci	r31, 0xFE	; 254
    5804:	11 82       	std	Z+1, r1	; 0x01
    5806:	10 82       	st	Z, r1
    5808:	08 95       	ret

0000580a <tcp_queue_used_rx>:
 *
 * \param[in] queue A pointer to the data queue.
 * \returns The number of bytes occupied of the receive buffer.
 */
uint16_t tcp_queue_used_rx(const struct tcp_queue* queue)
{
    580a:	fc 01       	movw	r30, r24
 * \param[in] queue_head A pointer to the ring buffer.
 * \returns The number of bytes occupied in the ring buffer.
 */
uint16_t tcp_queue_used(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
    580c:	00 97       	sbiw	r24, 0x00	; 0
    580e:	19 f4       	brne	.+6      	; 0x5816 <tcp_queue_used_rx+0xc>
    5810:	20 e0       	ldi	r18, 0x00	; 0
    5812:	30 e0       	ldi	r19, 0x00	; 0
    5814:	02 c0       	rjmp	.+4      	; 0x581a <tcp_queue_used_rx+0x10>
        return 0;

    return queue_head->used;
    5816:	24 81       	ldd	r18, Z+4	; 0x04
    5818:	35 81       	ldd	r19, Z+5	; 0x05
 * \returns The number of bytes occupied of the receive buffer.
 */
uint16_t tcp_queue_used_rx(const struct tcp_queue* queue)
{
    return tcp_queue_used(&queue->rx_head);
}
    581a:	c9 01       	movw	r24, r18
    581c:	08 95       	ret

0000581e <tcp_queue_space_rx>:
 *
 * \param[in] queue A pointer to the data queue.
 * \returns The number of free bytes in the receive buffer.
 */
uint16_t tcp_queue_space_rx(const struct tcp_queue* queue)
{
    581e:	fc 01       	movw	r30, r24
 * \param[in] queue_head A pointer to the ring buffer.
 * \returns The number of free bytes in the ring buffer.
 */
uint16_t tcp_queue_space(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
    5820:	00 97       	sbiw	r24, 0x00	; 0
    5822:	19 f4       	brne	.+6      	; 0x582a <tcp_queue_space_rx+0xc>
    5824:	20 e0       	ldi	r18, 0x00	; 0
    5826:	30 e0       	ldi	r19, 0x00	; 0
    5828:	0a c0       	rjmp	.+20     	; 0x583e <tcp_queue_space_rx+0x20>
        return 0;

    return queue_head->end - (uint8_t*) (queue_head + 1) - queue_head->used;
    582a:	22 81       	ldd	r18, Z+2	; 0x02
    582c:	33 81       	ldd	r19, Z+3	; 0x03
    582e:	36 96       	adiw	r30, 0x06	; 6
    5830:	2e 1b       	sub	r18, r30
    5832:	3f 0b       	sbc	r19, r31
    5834:	36 97       	sbiw	r30, 0x06	; 6
    5836:	84 81       	ldd	r24, Z+4	; 0x04
    5838:	95 81       	ldd	r25, Z+5	; 0x05
    583a:	28 1b       	sub	r18, r24
    583c:	39 0b       	sbc	r19, r25
 * \returns The number of free bytes in the receive buffer.
 */
uint16_t tcp_queue_space_rx(const struct tcp_queue* queue)
{
    return tcp_queue_space(&queue->rx_head);
}
    583e:	c9 01       	movw	r24, r18
    5840:	08 95       	ret

00005842 <tcp_queue_reserve_tx>:
 * \param[in] queue A pointer to the data queue.
 * \param[in] len The maximum number of bytes to declare as valid.
 * \returns The number of bytes which have been declared as valid.
 */
uint16_t tcp_queue_reserve_tx(struct tcp_queue* queue, uint16_t len)
{
    5842:	fc 01       	movw	r30, r24
    return tcp_queue_reserve(&queue->tx_head, len);
    5844:	86 55       	subi	r24, 0x56	; 86
    5846:	9e 4f       	sbci	r25, 0xFE	; 254
 * \param[in] len The maximum number of bytes to add.
 * \returns The number of bytes added to the ring buffer.
 */
uint16_t tcp_queue_reserve(struct tcp_queue_head* queue_head, uint16_t len)
{
    if(!queue_head)
    5848:	19 f4       	brne	.+6      	; 0x5850 <tcp_queue_reserve_tx+0xe>
    584a:	20 e0       	ldi	r18, 0x00	; 0
    584c:	30 e0       	ldi	r19, 0x00	; 0
    584e:	17 c0       	rjmp	.+46     	; 0x587e <tcp_queue_reserve_tx+0x3c>
uint16_t tcp_queue_space(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
        return 0;

    return queue_head->end - (uint8_t*) (queue_head + 1) - queue_head->used;
    5850:	e2 55       	subi	r30, 0x52	; 82
    5852:	fe 4f       	sbci	r31, 0xFE	; 254
    5854:	40 81       	ld	r20, Z
    5856:	51 81       	ldd	r21, Z+1	; 0x01
    5858:	06 96       	adiw	r24, 0x06	; 6
    585a:	32 91       	ld	r19, -Z
    585c:	22 91       	ld	r18, -Z
    585e:	ec 5a       	subi	r30, 0xAC	; 172
    5860:	f1 40       	sbci	r31, 0x01	; 1
    5862:	28 1b       	sub	r18, r24
    5864:	39 0b       	sbc	r19, r25
    5866:	24 1b       	sub	r18, r20
    5868:	35 0b       	sbc	r19, r21
    586a:	62 17       	cp	r22, r18
    586c:	73 07       	cpc	r23, r19
    586e:	08 f4       	brcc	.+2      	; 0x5872 <tcp_queue_reserve_tx+0x30>
    5870:	9b 01       	movw	r18, r22

    uint16_t space = tcp_queue_space(queue_head);
    if(len > space)
        len = space;

    queue_head->used += len;
    5872:	e2 55       	subi	r30, 0x52	; 82
    5874:	fe 4f       	sbci	r31, 0xFE	; 254
    5876:	42 0f       	add	r20, r18
    5878:	53 1f       	adc	r21, r19
    587a:	51 83       	std	Z+1, r21	; 0x01
    587c:	40 83       	st	Z, r20
 * \returns The number of bytes which have been declared as valid.
 */
uint16_t tcp_queue_reserve_tx(struct tcp_queue* queue, uint16_t len)
{
    return tcp_queue_reserve(&queue->tx_head, len);
}
    587e:	c9 01       	movw	r24, r18
    5880:	08 95       	ret

00005882 <tcp_queue_space_buffer_tx>:
 *
 * \param[in] queue A pointer to the data queue.
 * \returns A pointer to the empty transmit buffer space on success, \c NULL on transmit buffer full.
 */
uint8_t* tcp_queue_space_buffer_tx(struct tcp_queue* queue)
{
    5882:	ef 92       	push	r14
    5884:	ff 92       	push	r15
    5886:	0f 93       	push	r16
    5888:	1f 93       	push	r17
    588a:	cf 93       	push	r28
    588c:	df 93       	push	r29
    588e:	fc 01       	movw	r30, r24
    return tcp_queue_space_buffer(&queue->tx_head);
    5890:	8a ea       	ldi	r24, 0xAA	; 170
    5892:	e8 2e       	mov	r14, r24
    5894:	81 e0       	ldi	r24, 0x01	; 1
    5896:	f8 2e       	mov	r15, r24
    5898:	ee 0e       	add	r14, r30
    589a:	ff 1e       	adc	r15, r31
 * \param[in] queue_head A pointer to the ring buffer.
 * \returns A pointer to the empty buffer space on success, \c NULL on ring buffer full.
 */
uint8_t* tcp_queue_space_buffer(struct tcp_queue_head* queue_head)
{
    if(!queue_head)
    589c:	e1 14       	cp	r14, r1
    589e:	f1 04       	cpc	r15, r1
    58a0:	09 f4       	brne	.+2      	; 0x58a4 <tcp_queue_space_buffer_tx+0x22>
    58a2:	52 c0       	rjmp	.+164    	; 0x5948 <tcp_queue_space_buffer_tx+0xc6>
uint16_t tcp_queue_space(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
        return 0;

    return queue_head->end - (uint8_t*) (queue_head + 1) - queue_head->used;
    58a4:	a7 01       	movw	r20, r14
    58a6:	4a 5f       	subi	r20, 0xFA	; 250
    58a8:	5f 4f       	sbci	r21, 0xFF	; 255
    58aa:	e2 55       	subi	r30, 0x52	; 82
    58ac:	fe 4f       	sbci	r31, 0xFE	; 254
    58ae:	80 81       	ld	r24, Z
    58b0:	91 81       	ldd	r25, Z+1	; 0x01
    58b2:	12 91       	ld	r17, -Z
    58b4:	02 91       	ld	r16, -Z
    58b6:	ec 5a       	subi	r30, 0xAC	; 172
    58b8:	f1 40       	sbci	r31, 0x01	; 1
    58ba:	04 1b       	sub	r16, r20
    58bc:	15 0b       	sbc	r17, r21
    58be:	08 1b       	sub	r16, r24
    58c0:	19 0b       	sbc	r17, r25
{
    if(!queue_head)
        return 0;

    uint16_t space = tcp_queue_space(queue_head);
    if(space < 1)
    58c2:	09 f4       	brne	.+2      	; 0x58c6 <tcp_queue_space_buffer_tx+0x44>
    58c4:	41 c0       	rjmp	.+130    	; 0x5948 <tcp_queue_space_buffer_tx+0xc6>
        return 0;

    if(queue_head->used < 1)
    58c6:	89 2b       	or	r24, r25
    58c8:	19 f4       	brne	.+6      	; 0x58d0 <tcp_queue_space_buffer_tx+0x4e>
        queue_head->pos = (uint8_t*) (queue_head + 1);
    58ca:	d7 01       	movw	r26, r14
    58cc:	4d 93       	st	X+, r20
    58ce:	5c 93       	st	X, r21

    if(queue_head->pos == (uint8_t*) (queue_head + 1))
    58d0:	e6 55       	subi	r30, 0x56	; 86
    58d2:	fe 4f       	sbci	r31, 0xFE	; 254
    58d4:	c0 81       	ld	r28, Z
    58d6:	d1 81       	ldd	r29, Z+1	; 0x01
    58d8:	ea 5a       	subi	r30, 0xAA	; 170
    58da:	f1 40       	sbci	r31, 0x01	; 1
    58dc:	df 01       	movw	r26, r30
    58de:	a2 55       	subi	r26, 0x52	; 82
    58e0:	be 4f       	sbci	r27, 0xFE	; 254
    58e2:	c4 17       	cp	r28, r20
    58e4:	d5 07       	cpc	r29, r21
    58e6:	19 f4       	brne	.+6      	; 0x58ee <tcp_queue_space_buffer_tx+0x6c>
    {
        return queue_head->pos + queue_head->used;
    58e8:	8d 91       	ld	r24, X+
    58ea:	9c 91       	ld	r25, X
    58ec:	26 c0       	rjmp	.+76     	; 0x593a <tcp_queue_space_buffer_tx+0xb8>
    }
    else if(queue_head->pos + queue_head->used == queue_head->end)
    58ee:	6d 91       	ld	r22, X+
    58f0:	7c 91       	ld	r23, X
    58f2:	e4 55       	subi	r30, 0x54	; 84
    58f4:	fe 4f       	sbci	r31, 0xFE	; 254
    58f6:	20 81       	ld	r18, Z
    58f8:	31 81       	ldd	r19, Z+1	; 0x01
    58fa:	ec 5a       	subi	r30, 0xAC	; 172
    58fc:	f1 40       	sbci	r31, 0x01	; 1
    58fe:	ce 01       	movw	r24, r28
    5900:	86 0f       	add	r24, r22
    5902:	97 1f       	adc	r25, r23
    5904:	28 17       	cp	r18, r24
    5906:	39 07       	cpc	r19, r25
    5908:	09 f1       	breq	.+66     	; 0x594c <tcp_queue_space_buffer_tx+0xca>
    {
        return (uint8_t*) (queue_head + 1);
    }
    else if(queue_head->used < queue_head->end - queue_head->pos)
    590a:	2c 1b       	sub	r18, r28
    590c:	3d 0b       	sbc	r19, r29
    590e:	62 17       	cp	r22, r18
    5910:	73 07       	cpc	r23, r19
    5912:	b0 f4       	brcc	.+44     	; 0x5940 <tcp_queue_space_buffer_tx+0xbe>
    5914:	d7 01       	movw	r26, r14
    5916:	06 c0       	rjmp	.+12     	; 0x5924 <tcp_queue_space_buffer_tx+0xa2>
        uint8_t* from = queue_head->pos;
        uint8_t* to = (uint8_t*) (queue_head + 1);
        uint16_t used = queue_head->used;

        while(used-- > 0)
            *to++ = *from++;
    5918:	89 91       	ld	r24, Y+
    591a:	15 96       	adiw	r26, 0x05	; 5
    591c:	8c 93       	st	X, r24
    591e:	15 97       	sbiw	r26, 0x05	; 5
    5920:	61 50       	subi	r22, 0x01	; 1
    5922:	70 40       	sbci	r23, 0x00	; 0
    5924:	11 96       	adiw	r26, 0x01	; 1
        /* rearrange memory */
        uint8_t* from = queue_head->pos;
        uint8_t* to = (uint8_t*) (queue_head + 1);
        uint16_t used = queue_head->used;

        while(used-- > 0)
    5926:	61 15       	cp	r22, r1
    5928:	71 05       	cpc	r23, r1
    592a:	b1 f7       	brne	.-20     	; 0x5918 <tcp_queue_space_buffer_tx+0x96>
            *to++ = *from++;
        queue_head->pos = (uint8_t*) (queue_head + 1);
    592c:	e6 55       	subi	r30, 0x56	; 86
    592e:	fe 4f       	sbci	r31, 0xFE	; 254
    5930:	51 83       	std	Z+1, r21	; 0x01
    5932:	40 83       	st	Z, r20

        return queue_head->pos + queue_head->used;
    5934:	34 96       	adiw	r30, 0x04	; 4
    5936:	80 81       	ld	r24, Z
    5938:	91 81       	ldd	r25, Z+1	; 0x01
    593a:	48 0f       	add	r20, r24
    593c:	59 1f       	adc	r21, r25
    593e:	06 c0       	rjmp	.+12     	; 0x594c <tcp_queue_space_buffer_tx+0xca>
    }
    else
    {
        return queue_head->pos - space;
    5940:	ae 01       	movw	r20, r28
    5942:	40 1b       	sub	r20, r16
    5944:	51 0b       	sbc	r21, r17
    5946:	02 c0       	rjmp	.+4      	; 0x594c <tcp_queue_space_buffer_tx+0xca>
    5948:	40 e0       	ldi	r20, 0x00	; 0
    594a:	50 e0       	ldi	r21, 0x00	; 0
 * \returns A pointer to the empty transmit buffer space on success, \c NULL on transmit buffer full.
 */
uint8_t* tcp_queue_space_buffer_tx(struct tcp_queue* queue)
{
    return tcp_queue_space_buffer(&queue->tx_head);
}
    594c:	ca 01       	movw	r24, r20
    594e:	df 91       	pop	r29
    5950:	cf 91       	pop	r28
    5952:	1f 91       	pop	r17
    5954:	0f 91       	pop	r16
    5956:	ff 90       	pop	r15
    5958:	ef 90       	pop	r14
    595a:	08 95       	ret

0000595c <tcp_queue_used_tx>:
 *
 * \param[in] queue A pointer to the data queue.
 * \returns The number of bytes occupied of the transmit buffer.
 */
uint16_t tcp_queue_used_tx(const struct tcp_queue* queue)
{
    595c:	fc 01       	movw	r30, r24
 * \param[in] queue_head A pointer to the ring buffer.
 * \returns The number of bytes occupied in the ring buffer.
 */
uint16_t tcp_queue_used(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
    595e:	8e ef       	ldi	r24, 0xFE	; 254
    5960:	e6 35       	cpi	r30, 0x56	; 86
    5962:	f8 07       	cpc	r31, r24
    5964:	19 f4       	brne	.+6      	; 0x596c <tcp_queue_used_tx+0x10>
    5966:	20 e0       	ldi	r18, 0x00	; 0
    5968:	30 e0       	ldi	r19, 0x00	; 0
    596a:	04 c0       	rjmp	.+8      	; 0x5974 <tcp_queue_used_tx+0x18>
        return 0;

    return queue_head->used;
    596c:	e2 55       	subi	r30, 0x52	; 82
    596e:	fe 4f       	sbci	r31, 0xFE	; 254
    5970:	20 81       	ld	r18, Z
    5972:	31 81       	ldd	r19, Z+1	; 0x01
 * \returns The number of bytes occupied of the transmit buffer.
 */
uint16_t tcp_queue_used_tx(const struct tcp_queue* queue)
{
    return tcp_queue_used(&queue->tx_head);
}
    5974:	c9 01       	movw	r24, r18
    5976:	08 95       	ret

00005978 <tcp_queue_space_tx>:
 *
 * \param[in] queue A pointer to the data queue.
 * \returns The number of free bytes in the transmit buffer.
 */
uint16_t tcp_queue_space_tx(const struct tcp_queue* queue)
{
    5978:	fc 01       	movw	r30, r24
    return tcp_queue_space(&queue->tx_head);
    597a:	86 55       	subi	r24, 0x56	; 86
    597c:	9e 4f       	sbci	r25, 0xFE	; 254
 * \param[in] queue_head A pointer to the ring buffer.
 * \returns The number of free bytes in the ring buffer.
 */
uint16_t tcp_queue_space(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
    597e:	19 f4       	brne	.+6      	; 0x5986 <tcp_queue_space_tx+0xe>
    5980:	20 e0       	ldi	r18, 0x00	; 0
    5982:	30 e0       	ldi	r19, 0x00	; 0
    5984:	0b c0       	rjmp	.+22     	; 0x599c <tcp_queue_space_tx+0x24>
        return 0;

    return queue_head->end - (uint8_t*) (queue_head + 1) - queue_head->used;
    5986:	e4 55       	subi	r30, 0x54	; 84
    5988:	fe 4f       	sbci	r31, 0xFE	; 254
    598a:	06 96       	adiw	r24, 0x06	; 6
    598c:	21 91       	ld	r18, Z+
    598e:	31 91       	ld	r19, Z+
    5990:	28 1b       	sub	r18, r24
    5992:	39 0b       	sbc	r19, r25
    5994:	80 81       	ld	r24, Z
    5996:	91 81       	ldd	r25, Z+1	; 0x01
    5998:	28 1b       	sub	r18, r24
    599a:	39 0b       	sbc	r19, r25
 * \returns The number of free bytes in the transmit buffer.
 */
uint16_t tcp_queue_space_tx(const struct tcp_queue* queue)
{
    return tcp_queue_space(&queue->tx_head);
}
    599c:	c9 01       	movw	r24, r18
    599e:	08 95       	ret

000059a0 <tcp_queue_clear>:
 * Removes all data from the receive and transmit buffers of a queue.
 *
 * \param[in] queue A pointer to the queue to clear.
 */
void tcp_queue_clear(struct tcp_queue* queue)
{
    59a0:	fc 01       	movw	r30, r24
    if(!queue)
    59a2:	00 97       	sbiw	r24, 0x00	; 0
    59a4:	31 f0       	breq	.+12     	; 0x59b2 <tcp_queue_clear+0x12>
        return;

    queue->rx_head.used = 0;
    59a6:	15 82       	std	Z+5, r1	; 0x05
    59a8:	14 82       	std	Z+4, r1	; 0x04
    queue->tx_head.used = 0;
    59aa:	e2 55       	subi	r30, 0x52	; 82
    59ac:	fe 4f       	sbci	r31, 0xFE	; 254
    59ae:	11 82       	std	Z+1, r1	; 0x01
    59b0:	10 82       	st	Z, r1
    59b2:	08 95       	ret

000059b4 <tcp_queue_put>:
 * \param[in] data A pointer to the data to put into the ring buffer.
 * \param[in] data_len The maximum number of bytes to put into the ring buffer.
 * \returns The number of bytes actually put into the ring buffer.
 */
uint16_t tcp_queue_put(struct tcp_queue_head* queue_head, const uint8_t* data, uint16_t data_len)
{
    59b4:	ef 92       	push	r14
    59b6:	ff 92       	push	r15
    59b8:	0f 93       	push	r16
    59ba:	1f 93       	push	r17
    59bc:	cf 93       	push	r28
    59be:	df 93       	push	r29
    59c0:	dc 01       	movw	r26, r24
    59c2:	eb 01       	movw	r28, r22
    if(!queue_head || !data || !data_len)
    59c4:	00 97       	sbiw	r24, 0x00	; 0
    59c6:	09 f4       	brne	.+2      	; 0x59ca <tcp_queue_put+0x16>
    59c8:	49 c0       	rjmp	.+146    	; 0x5a5c <tcp_queue_put+0xa8>
    59ca:	61 15       	cp	r22, r1
    59cc:	71 05       	cpc	r23, r1
    59ce:	09 f4       	brne	.+2      	; 0x59d2 <tcp_queue_put+0x1e>
    59d0:	45 c0       	rjmp	.+138    	; 0x5a5c <tcp_queue_put+0xa8>
    59d2:	41 15       	cp	r20, r1
    59d4:	51 05       	cpc	r21, r1
    59d6:	09 f4       	brne	.+2      	; 0x59da <tcp_queue_put+0x26>
    59d8:	43 c0       	rjmp	.+134    	; 0x5a60 <tcp_queue_put+0xac>
uint16_t tcp_queue_space(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
        return 0;

    return queue_head->end - (uint8_t*) (queue_head + 1) - queue_head->used;
    59da:	bc 01       	movw	r22, r24
    59dc:	6a 5f       	subi	r22, 0xFA	; 250
    59de:	7f 4f       	sbci	r23, 0xFF	; 255
    59e0:	14 96       	adiw	r26, 0x04	; 4
    59e2:	2d 91       	ld	r18, X+
    59e4:	3c 91       	ld	r19, X
    59e6:	15 97       	sbiw	r26, 0x05	; 5
    59e8:	12 96       	adiw	r26, 0x02	; 2
    59ea:	8d 91       	ld	r24, X+
    59ec:	9c 91       	ld	r25, X
    59ee:	13 97       	sbiw	r26, 0x03	; 3
    59f0:	86 1b       	sub	r24, r22
    59f2:	97 0b       	sbc	r25, r23
    59f4:	82 1b       	sub	r24, r18
    59f6:	93 0b       	sbc	r25, r19
    59f8:	84 17       	cp	r24, r20
    59fa:	95 07       	cpc	r25, r21
    59fc:	08 f4       	brcc	.+2      	; 0x5a00 <tcp_queue_put+0x4c>
    59fe:	ac 01       	movw	r20, r24

    uint16_t queue_left = tcp_queue_space(queue_head);
    if(data_len > queue_left)
        data_len = queue_left;

    uint8_t* data_pos = queue_head->pos + queue_head->used;
    5a00:	ed 91       	ld	r30, X+
    5a02:	fc 91       	ld	r31, X
    5a04:	11 97       	sbiw	r26, 0x01	; 1
    5a06:	e2 0f       	add	r30, r18
    5a08:	f3 1f       	adc	r31, r19
    5a0a:	9a 01       	movw	r18, r20
    while(data_left--)
    {
        if(data_pos >= queue_head->end)
            data_pos -= queue_head->end - (uint8_t*) (queue_head + 1);
        else if(data_pos < (uint8_t*) (queue_head + 1))
            data_pos += (uintptr_t) (queue_head + 1);
    5a0c:	8d 01       	movw	r16, r26
    5a0e:	0a 5f       	subi	r16, 0xFA	; 250
    5a10:	1f 4f       	sbci	r17, 0xFF	; 255
    5a12:	16 c0       	rjmp	.+44     	; 0x5a40 <tcp_queue_put+0x8c>

    uint8_t* data_pos = queue_head->pos + queue_head->used;
    uint16_t data_left = data_len;
    while(data_left--)
    {
        if(data_pos >= queue_head->end)
    5a14:	12 96       	adiw	r26, 0x02	; 2
    5a16:	8d 91       	ld	r24, X+
    5a18:	9c 91       	ld	r25, X
    5a1a:	13 97       	sbiw	r26, 0x03	; 3
    5a1c:	e8 17       	cp	r30, r24
    5a1e:	f9 07       	cpc	r31, r25
    5a20:	30 f0       	brcs	.+12     	; 0x5a2e <tcp_queue_put+0x7a>
            data_pos -= queue_head->end - (uint8_t*) (queue_head + 1);
    5a22:	7b 01       	movw	r14, r22
    5a24:	e8 1a       	sub	r14, r24
    5a26:	f9 0a       	sbc	r15, r25
    5a28:	ee 0d       	add	r30, r14
    5a2a:	ff 1d       	adc	r31, r15
    5a2c:	05 c0       	rjmp	.+10     	; 0x5a38 <tcp_queue_put+0x84>
        else if(data_pos < (uint8_t*) (queue_head + 1))
    5a2e:	e6 17       	cp	r30, r22
    5a30:	f7 07       	cpc	r31, r23
    5a32:	10 f4       	brcc	.+4      	; 0x5a38 <tcp_queue_put+0x84>
            data_pos += (uintptr_t) (queue_head + 1);
    5a34:	e0 0f       	add	r30, r16
    5a36:	f1 1f       	adc	r31, r17

        *data_pos++ = *data++;
    5a38:	89 91       	ld	r24, Y+
    5a3a:	81 93       	st	Z+, r24
    5a3c:	21 50       	subi	r18, 0x01	; 1
    5a3e:	30 40       	sbci	r19, 0x00	; 0
    if(data_len > queue_left)
        data_len = queue_left;

    uint8_t* data_pos = queue_head->pos + queue_head->used;
    uint16_t data_left = data_len;
    while(data_left--)
    5a40:	21 15       	cp	r18, r1
    5a42:	31 05       	cpc	r19, r1
    5a44:	39 f7       	brne	.-50     	; 0x5a14 <tcp_queue_put+0x60>
            data_pos += (uintptr_t) (queue_head + 1);

        *data_pos++ = *data++;
    }

    queue_head->used += data_len;
    5a46:	14 96       	adiw	r26, 0x04	; 4
    5a48:	8d 91       	ld	r24, X+
    5a4a:	9c 91       	ld	r25, X
    5a4c:	15 97       	sbiw	r26, 0x05	; 5
    5a4e:	84 0f       	add	r24, r20
    5a50:	95 1f       	adc	r25, r21
    5a52:	15 96       	adiw	r26, 0x05	; 5
    5a54:	9c 93       	st	X, r25
    5a56:	8e 93       	st	-X, r24
    5a58:	14 97       	sbiw	r26, 0x04	; 4
    5a5a:	02 c0       	rjmp	.+4      	; 0x5a60 <tcp_queue_put+0xac>

    return data_len;
    5a5c:	40 e0       	ldi	r20, 0x00	; 0
    5a5e:	50 e0       	ldi	r21, 0x00	; 0
}
    5a60:	ca 01       	movw	r24, r20
    5a62:	df 91       	pop	r29
    5a64:	cf 91       	pop	r28
    5a66:	1f 91       	pop	r17
    5a68:	0f 91       	pop	r16
    5a6a:	ff 90       	pop	r15
    5a6c:	ef 90       	pop	r14
    5a6e:	08 95       	ret

00005a70 <tcp_queue_put_tx>:
 * \param[in] data_len The number of bytes to be queued.
 * \returns The number of bytes actually queued.
 */
uint16_t tcp_queue_put_tx(struct tcp_queue* queue, const uint8_t* data, uint16_t data_len)
{
    return tcp_queue_put(&queue->tx_head, data, data_len);
    5a70:	86 55       	subi	r24, 0x56	; 86
    5a72:	9e 4f       	sbci	r25, 0xFE	; 254
    5a74:	0e 94 da 2c 	call	0x59b4	; 0x59b4 <tcp_queue_put>
}
    5a78:	08 95       	ret

00005a7a <tcp_queue_put_rx>:
 * \param[in] data_len The number of bytes to be queued.
 * \returns The number of bytes actually queued.
 */
uint16_t tcp_queue_put_rx(struct tcp_queue* queue, const uint8_t* data, uint16_t data_len)
{
    return tcp_queue_put(&queue->rx_head, data, data_len);
    5a7a:	0e 94 da 2c 	call	0x59b4	; 0x59b4 <tcp_queue_put>
}
    5a7e:	08 95       	ret

00005a80 <tcp_queue_peek>:
 * \param[in] offset Skip the first \a offset bytes before starting to read.
 * \param[in] length The maximum number of bytes to read.
 * \returns The number of bytes actually read from the ring buffer.
 */
uint16_t tcp_queue_peek(const struct tcp_queue_head* queue_head, uint8_t* buffer, uint16_t offset, uint16_t length)
{
    5a80:	0f 93       	push	r16
    5a82:	1f 93       	push	r17
    5a84:	cf 93       	push	r28
    5a86:	df 93       	push	r29
    5a88:	dc 01       	movw	r26, r24
    5a8a:	eb 01       	movw	r28, r22
    if(!queue_head || !buffer || !length || queue_head->used <= offset)
    5a8c:	00 97       	sbiw	r24, 0x00	; 0
    5a8e:	d1 f1       	breq	.+116    	; 0x5b04 <tcp_queue_peek+0x84>
    5a90:	61 15       	cp	r22, r1
    5a92:	71 05       	cpc	r23, r1
    5a94:	b9 f1       	breq	.+110    	; 0x5b04 <tcp_queue_peek+0x84>
    5a96:	21 15       	cp	r18, r1
    5a98:	31 05       	cpc	r19, r1
    5a9a:	b1 f1       	breq	.+108    	; 0x5b08 <tcp_queue_peek+0x88>
    5a9c:	14 96       	adiw	r26, 0x04	; 4
    5a9e:	6d 91       	ld	r22, X+
    5aa0:	7c 91       	ld	r23, X
    5aa2:	15 97       	sbiw	r26, 0x05	; 5
    5aa4:	46 17       	cp	r20, r22
    5aa6:	57 07       	cpc	r21, r23
    5aa8:	68 f5       	brcc	.+90     	; 0x5b04 <tcp_queue_peek+0x84>
        return 0;

    if(queue_head->used < offset + length)
    5aaa:	c9 01       	movw	r24, r18
    5aac:	84 0f       	add	r24, r20
    5aae:	95 1f       	adc	r25, r21
    5ab0:	68 17       	cp	r22, r24
    5ab2:	79 07       	cpc	r23, r25
    5ab4:	18 f4       	brcc	.+6      	; 0x5abc <tcp_queue_peek+0x3c>
        length = queue_head->used - offset;
    5ab6:	9b 01       	movw	r18, r22
    5ab8:	24 1b       	sub	r18, r20
    5aba:	35 0b       	sbc	r19, r21

    const uint8_t* data_pos = queue_head->pos + offset;
    5abc:	ed 91       	ld	r30, X+
    5abe:	fc 91       	ld	r31, X
    5ac0:	11 97       	sbiw	r26, 0x01	; 1
    5ac2:	e4 0f       	add	r30, r20
    5ac4:	f5 1f       	adc	r31, r21
    5ac6:	b9 01       	movw	r22, r18
    5ac8:	ad 01       	movw	r20, r26
    5aca:	4a 5f       	subi	r20, 0xFA	; 250
    5acc:	5f 4f       	sbci	r21, 0xFF	; 255
    5ace:	16 c0       	rjmp	.+44     	; 0x5afc <tcp_queue_peek+0x7c>
    uint16_t data_left = length;
    while(data_left--)
    {
        if(data_pos >= queue_head->end)
    5ad0:	12 96       	adiw	r26, 0x02	; 2
    5ad2:	8d 91       	ld	r24, X+
    5ad4:	9c 91       	ld	r25, X
    5ad6:	13 97       	sbiw	r26, 0x03	; 3
    5ad8:	e8 17       	cp	r30, r24
    5ada:	f9 07       	cpc	r31, r25
    5adc:	30 f0       	brcs	.+12     	; 0x5aea <tcp_queue_peek+0x6a>
            data_pos -= queue_head->end - (uint8_t*) (queue_head + 1);
    5ade:	8a 01       	movw	r16, r20
    5ae0:	08 1b       	sub	r16, r24
    5ae2:	19 0b       	sbc	r17, r25
    5ae4:	e0 0f       	add	r30, r16
    5ae6:	f1 1f       	adc	r31, r17
    5ae8:	05 c0       	rjmp	.+10     	; 0x5af4 <tcp_queue_peek+0x74>
        else if(data_pos < (uint8_t*) (queue_head + 1))
    5aea:	e4 17       	cp	r30, r20
    5aec:	f5 07       	cpc	r31, r21
    5aee:	10 f4       	brcc	.+4      	; 0x5af4 <tcp_queue_peek+0x74>
            data_pos += (uintptr_t) (queue_head + 1);
    5af0:	e4 0f       	add	r30, r20
    5af2:	f5 1f       	adc	r31, r21

        *buffer++ = *data_pos++;
    5af4:	81 91       	ld	r24, Z+
    5af6:	89 93       	st	Y+, r24
    5af8:	61 50       	subi	r22, 0x01	; 1
    5afa:	70 40       	sbci	r23, 0x00	; 0
    if(queue_head->used < offset + length)
        length = queue_head->used - offset;

    const uint8_t* data_pos = queue_head->pos + offset;
    uint16_t data_left = length;
    while(data_left--)
    5afc:	61 15       	cp	r22, r1
    5afe:	71 05       	cpc	r23, r1
    5b00:	39 f7       	brne	.-50     	; 0x5ad0 <tcp_queue_peek+0x50>
    5b02:	02 c0       	rjmp	.+4      	; 0x5b08 <tcp_queue_peek+0x88>
    5b04:	20 e0       	ldi	r18, 0x00	; 0
    5b06:	30 e0       	ldi	r19, 0x00	; 0

        *buffer++ = *data_pos++;
    }

    return length;
}
    5b08:	c9 01       	movw	r24, r18
    5b0a:	df 91       	pop	r29
    5b0c:	cf 91       	pop	r28
    5b0e:	1f 91       	pop	r17
    5b10:	0f 91       	pop	r16
    5b12:	08 95       	ret

00005b14 <tcp_queue_peek_tx>:
 * \param[in] length The maximum number of bytes to read.
 * \returns The number of bytes actually read.
 */
uint16_t tcp_queue_peek_tx(const struct tcp_queue* queue, uint8_t* buffer, uint16_t offset, uint16_t length)
{
    return tcp_queue_peek(&queue->tx_head, buffer, offset, length);
    5b14:	86 55       	subi	r24, 0x56	; 86
    5b16:	9e 4f       	sbci	r25, 0xFE	; 254
    5b18:	0e 94 40 2d 	call	0x5a80	; 0x5a80 <tcp_queue_peek>
}
    5b1c:	08 95       	ret

00005b1e <tcp_queue_peek_rx>:
 * \param[in] length The maximum number of bytes to read.
 * \returns The number of bytes actually read.
 */
uint16_t tcp_queue_peek_rx(const struct tcp_queue* queue, uint8_t* buffer, uint16_t offset, uint16_t length)
{
    return tcp_queue_peek(&queue->rx_head, buffer, offset, length);
    5b1e:	0e 94 40 2d 	call	0x5a80	; 0x5a80 <tcp_queue_peek>
}
    5b22:	08 95       	ret

00005b24 <tcp_queue_skip>:
 * \param[in] queue_head A pointer to the ring buffer.
 * \param[in] len The maximum number of bytes to remove.
 * \returns The number of bytes actually removed.
 */
uint16_t tcp_queue_skip(struct tcp_queue_head* queue_head, uint16_t len)
{
    5b24:	fc 01       	movw	r30, r24
    if(!queue_head || len < 1)
    5b26:	00 97       	sbiw	r24, 0x00	; 0
    5b28:	19 f4       	brne	.+6      	; 0x5b30 <tcp_queue_skip+0xc>
    5b2a:	60 e0       	ldi	r22, 0x00	; 0
    5b2c:	70 e0       	ldi	r23, 0x00	; 0
    5b2e:	28 c0       	rjmp	.+80     	; 0x5b80 <tcp_queue_skip+0x5c>
    5b30:	61 15       	cp	r22, r1
    5b32:	71 05       	cpc	r23, r1
    5b34:	29 f1       	breq	.+74     	; 0x5b80 <tcp_queue_skip+0x5c>
        return 0;

    if(len > queue_head->used)
    5b36:	24 81       	ldd	r18, Z+4	; 0x04
    5b38:	35 81       	ldd	r19, Z+5	; 0x05
    5b3a:	26 17       	cp	r18, r22
    5b3c:	37 07       	cpc	r19, r23
    5b3e:	20 f4       	brcc	.+8      	; 0x5b48 <tcp_queue_skip+0x24>
    {
        len = queue_head->used;
        queue_head->used = 0;
    5b40:	15 82       	std	Z+5, r1	; 0x05
    5b42:	14 82       	std	Z+4, r1	; 0x04
    5b44:	b9 01       	movw	r22, r18
    5b46:	1c c0       	rjmp	.+56     	; 0x5b80 <tcp_queue_skip+0x5c>

        return len;
    }

    queue_head->used -= len;
    5b48:	26 1b       	sub	r18, r22
    5b4a:	37 0b       	sbc	r19, r23
    5b4c:	35 83       	std	Z+5, r19	; 0x05
    5b4e:	24 83       	std	Z+4, r18	; 0x04
    queue_head->pos += len;
    5b50:	20 81       	ld	r18, Z
    5b52:	31 81       	ldd	r19, Z+1	; 0x01
    5b54:	26 0f       	add	r18, r22
    5b56:	37 1f       	adc	r19, r23
    5b58:	31 83       	std	Z+1, r19	; 0x01
    5b5a:	20 83       	st	Z, r18
    if(queue_head->pos >= queue_head->end)
    5b5c:	82 81       	ldd	r24, Z+2	; 0x02
    5b5e:	93 81       	ldd	r25, Z+3	; 0x03
    5b60:	af 01       	movw	r20, r30
    5b62:	4a 5f       	subi	r20, 0xFA	; 250
    5b64:	5f 4f       	sbci	r21, 0xFF	; 255
    5b66:	28 17       	cp	r18, r24
    5b68:	39 07       	cpc	r19, r25
    5b6a:	18 f0       	brcs	.+6      	; 0x5b72 <tcp_queue_skip+0x4e>
        queue_head->pos -= queue_head->end - (uint8_t*) (queue_head + 1);
    5b6c:	48 1b       	sub	r20, r24
    5b6e:	59 0b       	sbc	r21, r25
    5b70:	03 c0       	rjmp	.+6      	; 0x5b78 <tcp_queue_skip+0x54>
    else if(queue_head->pos < (uint8_t*) (queue_head + 1))
    5b72:	24 17       	cp	r18, r20
    5b74:	35 07       	cpc	r19, r21
    5b76:	20 f4       	brcc	.+8      	; 0x5b80 <tcp_queue_skip+0x5c>
        queue_head->pos += (uintptr_t) (queue_head + 1);
    5b78:	24 0f       	add	r18, r20
    5b7a:	35 1f       	adc	r19, r21
    5b7c:	31 83       	std	Z+1, r19	; 0x01
    5b7e:	20 83       	st	Z, r18

    return len;
}
    5b80:	cb 01       	movw	r24, r22
    5b82:	08 95       	ret

00005b84 <tcp_queue_skip_tx>:
 * \param[in] len The maximum number of bytes to remove.
 * \returns The number of bytes actually removed.
 */
uint16_t tcp_queue_skip_tx(struct tcp_queue* queue, uint16_t len)
{
    return tcp_queue_skip(&queue->tx_head, len);
    5b84:	86 55       	subi	r24, 0x56	; 86
    5b86:	9e 4f       	sbci	r25, 0xFE	; 254
    5b88:	0e 94 92 2d 	call	0x5b24	; 0x5b24 <tcp_queue_skip>
}
    5b8c:	08 95       	ret

00005b8e <tcp_queue_get_tx>:
 * \param[out] buffer A pointer to the buffer which gets filled with the data.
 * \param[in] buffer_len The maximum number of bytes to read.
 * \returns The number of bytes actually read.
 */
uint16_t tcp_queue_get_tx(struct tcp_queue* queue, uint8_t* buffer, uint16_t buffer_len)
{
    5b8e:	ef 92       	push	r14
    5b90:	ff 92       	push	r15
    5b92:	0f 93       	push	r16
    5b94:	1f 93       	push	r17
    5b96:	9a 01       	movw	r18, r20
    return tcp_queue_get(&queue->tx_head, buffer, buffer_len);
    5b98:	8c 01       	movw	r16, r24
    5b9a:	06 55       	subi	r16, 0x56	; 86
    5b9c:	1e 4f       	sbci	r17, 0xFE	; 254
 * \param[in] buffer_len The maximum number of bytes to read from the ring buffer.
 * \returns The number of bytes actually read from the ring buffer.
 */
uint16_t tcp_queue_get(struct tcp_queue_head* queue_head, uint8_t* buffer, uint16_t buffer_len)
{
    buffer_len = tcp_queue_peek(queue_head, buffer, 0, buffer_len);
    5b9e:	c8 01       	movw	r24, r16
    5ba0:	40 e0       	ldi	r20, 0x00	; 0
    5ba2:	50 e0       	ldi	r21, 0x00	; 0
    5ba4:	0e 94 40 2d 	call	0x5a80	; 0x5a80 <tcp_queue_peek>
    5ba8:	f8 2e       	mov	r15, r24
    5baa:	e9 2e       	mov	r14, r25
    tcp_queue_skip(queue_head, buffer_len);
    5bac:	c8 01       	movw	r24, r16
    5bae:	6f 2d       	mov	r22, r15
    5bb0:	7e 2d       	mov	r23, r14
    5bb2:	0e 94 92 2d 	call	0x5b24	; 0x5b24 <tcp_queue_skip>
 * \returns The number of bytes actually read.
 */
uint16_t tcp_queue_get_tx(struct tcp_queue* queue, uint8_t* buffer, uint16_t buffer_len)
{
    return tcp_queue_get(&queue->tx_head, buffer, buffer_len);
}
    5bb6:	8f 2d       	mov	r24, r15
    5bb8:	9e 2d       	mov	r25, r14
    5bba:	1f 91       	pop	r17
    5bbc:	0f 91       	pop	r16
    5bbe:	ff 90       	pop	r15
    5bc0:	ef 90       	pop	r14
    5bc2:	08 95       	ret

00005bc4 <tcp_queue_get_rx>:
 * \param[out] buffer A pointer to the buffer which gets filled with the data.
 * \param[in] buffer_len The maximum number of bytes to read.
 * \returns The number of bytes actually read.
 */
uint16_t tcp_queue_get_rx(struct tcp_queue* queue, uint8_t* buffer, uint16_t buffer_len)
{
    5bc4:	ef 92       	push	r14
    5bc6:	ff 92       	push	r15
    5bc8:	0f 93       	push	r16
    5bca:	1f 93       	push	r17
    5bcc:	f8 2e       	mov	r15, r24
    5bce:	e9 2e       	mov	r14, r25
    5bd0:	9a 01       	movw	r18, r20
 * \param[in] buffer_len The maximum number of bytes to read from the ring buffer.
 * \returns The number of bytes actually read from the ring buffer.
 */
uint16_t tcp_queue_get(struct tcp_queue_head* queue_head, uint8_t* buffer, uint16_t buffer_len)
{
    buffer_len = tcp_queue_peek(queue_head, buffer, 0, buffer_len);
    5bd2:	40 e0       	ldi	r20, 0x00	; 0
    5bd4:	50 e0       	ldi	r21, 0x00	; 0
    5bd6:	0e 94 40 2d 	call	0x5a80	; 0x5a80 <tcp_queue_peek>
    5bda:	18 2f       	mov	r17, r24
    5bdc:	09 2f       	mov	r16, r25
    tcp_queue_skip(queue_head, buffer_len);
    5bde:	8f 2d       	mov	r24, r15
    5be0:	9e 2d       	mov	r25, r14
    5be2:	61 2f       	mov	r22, r17
    5be4:	70 2f       	mov	r23, r16
    5be6:	0e 94 92 2d 	call	0x5b24	; 0x5b24 <tcp_queue_skip>
 * \returns The number of bytes actually read.
 */
uint16_t tcp_queue_get_rx(struct tcp_queue* queue, uint8_t* buffer, uint16_t buffer_len)
{
    return tcp_queue_get(&queue->rx_head, buffer, buffer_len);
}
    5bea:	81 2f       	mov	r24, r17
    5bec:	90 2f       	mov	r25, r16
    5bee:	1f 91       	pop	r17
    5bf0:	0f 91       	pop	r16
    5bf2:	ff 90       	pop	r15
    5bf4:	ef 90       	pop	r14
    5bf6:	08 95       	ret

00005bf8 <tcp_queue_skip_rx>:
 * \param[in] len The maximum number of bytes to remove.
 * \returns The number of bytes actually removed.
 */
uint16_t tcp_queue_skip_rx(struct tcp_queue* queue, uint16_t len)
{
    return tcp_queue_skip(&queue->rx_head, len);
    5bf8:	0e 94 92 2d 	call	0x5b24	; 0x5b24 <tcp_queue_skip>
}
    5bfc:	08 95       	ret

00005bfe <tcp_queue_used_buffer_rx>:
 *
 * \param[in] queue A pointer to the data queue.
 * \returns A pointer to the occupied receive buffer space on success, \c NULL on receive buffer empty.
 */
uint8_t* tcp_queue_used_buffer_rx(struct tcp_queue* queue)
{
    5bfe:	8f 92       	push	r8
    5c00:	9f 92       	push	r9
    5c02:	af 92       	push	r10
    5c04:	bf 92       	push	r11
    5c06:	cf 92       	push	r12
    5c08:	df 92       	push	r13
    5c0a:	ef 92       	push	r14
    5c0c:	ff 92       	push	r15
    5c0e:	0f 93       	push	r16
    5c10:	1f 93       	push	r17
    5c12:	df 93       	push	r29
    5c14:	cf 93       	push	r28
    5c16:	cd b7       	in	r28, 0x3d	; 61
    5c18:	de b7       	in	r29, 0x3e	; 62
    5c1a:	a0 97       	sbiw	r28, 0x20	; 32
    5c1c:	0f b6       	in	r0, 0x3f	; 63
    5c1e:	f8 94       	cli
    5c20:	de bf       	out	0x3e, r29	; 62
    5c22:	0f be       	out	0x3f, r0	; 63
    5c24:	cd bf       	out	0x3d, r28	; 61
    5c26:	6c 01       	movw	r12, r24
 * \param[in] queue_head A pointer to the ring buffer.
 * \returns A pointer to the occupied buffer space on success, \c NULL on ring buffer empty.
 */
uint8_t* tcp_queue_used_buffer(struct tcp_queue_head* queue_head)
{
    if(!queue_head)
    5c28:	00 97       	sbiw	r24, 0x00	; 0
    5c2a:	09 f4       	brne	.+2      	; 0x5c2e <tcp_queue_used_buffer_rx+0x30>
    5c2c:	8d c0       	rjmp	.+282    	; 0x5d48 <tcp_queue_used_buffer_rx+0x14a>
        return 0;

    if(queue_head->used < 1)
    5c2e:	fc 01       	movw	r30, r24
    5c30:	84 81       	ldd	r24, Z+4	; 0x04
    5c32:	95 81       	ldd	r25, Z+5	; 0x05
    5c34:	00 97       	sbiw	r24, 0x00	; 0
    5c36:	09 f4       	brne	.+2      	; 0x5c3a <tcp_queue_used_buffer_rx+0x3c>
    5c38:	87 c0       	rjmp	.+270    	; 0x5d48 <tcp_queue_used_buffer_rx+0x14a>
        return 0;

    /* rotate data until it is linear and contiguous */
    uint8_t* buffer = (uint8_t*) (queue_head + 1);
    5c3a:	26 e0       	ldi	r18, 0x06	; 6
    5c3c:	a2 2e       	mov	r10, r18
    5c3e:	b1 2c       	mov	r11, r1
    5c40:	ac 0c       	add	r10, r12
    5c42:	bd 1c       	adc	r11, r13
uint16_t tcp_queue_space(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
        return 0;

    return queue_head->end - (uint8_t*) (queue_head + 1) - queue_head->used;
    5c44:	e2 80       	ldd	r14, Z+2	; 0x02
    5c46:	f3 80       	ldd	r15, Z+3	; 0x03
    5c48:	ea 18       	sub	r14, r10
    5c4a:	fb 08       	sbc	r15, r11
    5c4c:	e8 1a       	sub	r14, r24
    5c4e:	f9 0a       	sbc	r15, r25
        return 0;

    /* rotate data until it is linear and contiguous */
    uint8_t* buffer = (uint8_t*) (queue_head + 1);
    uint16_t space = tcp_queue_space(queue_head);
    if(space >= 32)
    5c50:	f0 e2       	ldi	r31, 0x20	; 32
    5c52:	ef 16       	cp	r14, r31
    5c54:	f1 04       	cpc	r15, r1
    5c56:	58 f5       	brcc	.+86     	; 0x5cae <tcp_queue_used_buffer_rx+0xb0>
    5c58:	69 c0       	rjmp	.+210    	; 0x5d2c <tcp_queue_used_buffer_rx+0x12e>
         * that way if the unused space is larger than 32 bytes.
         */
        while(queue_head->end - queue_head->pos < queue_head->used)
        {
            uint16_t bytes_end = queue_head->end - queue_head->pos;
            uint16_t bytes_begin = queue_head->used - bytes_end;
    5c5a:	4c 01       	movw	r8, r24
    5c5c:	84 1a       	sub	r8, r20
    5c5e:	95 0a       	sbc	r9, r21
    5c60:	8e 14       	cp	r8, r14
    5c62:	9f 04       	cpc	r9, r15
    5c64:	08 f4       	brcc	.+2      	; 0x5c68 <tcp_queue_used_buffer_rx+0x6a>
    5c66:	74 01       	movw	r14, r8

            if(space > bytes_begin)
                space = bytes_begin;

            memmove(queue_head->pos - space, queue_head->pos, bytes_end);
    5c68:	00 27       	eor	r16, r16
    5c6a:	11 27       	eor	r17, r17
    5c6c:	0e 19       	sub	r16, r14
    5c6e:	1f 09       	sbc	r17, r15
    5c70:	cb 01       	movw	r24, r22
    5c72:	80 0f       	add	r24, r16
    5c74:	91 1f       	adc	r25, r17
    5c76:	0e 94 c2 3f 	call	0x7f84	; 0x7f84 <memmove>
            memcpy(queue_head->end - space, buffer, space);
    5c7a:	f6 01       	movw	r30, r12
    5c7c:	22 81       	ldd	r18, Z+2	; 0x02
    5c7e:	33 81       	ldd	r19, Z+3	; 0x03
    5c80:	20 0f       	add	r18, r16
    5c82:	31 1f       	adc	r19, r17
    5c84:	c9 01       	movw	r24, r18
    5c86:	b5 01       	movw	r22, r10
    5c88:	a7 01       	movw	r20, r14
    5c8a:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <memcpy>
            memmove(buffer, buffer + space, bytes_begin - space);
    5c8e:	b5 01       	movw	r22, r10
    5c90:	6e 0d       	add	r22, r14
    5c92:	7f 1d       	adc	r23, r15
    5c94:	8e 18       	sub	r8, r14
    5c96:	9f 08       	sbc	r9, r15
    5c98:	c5 01       	movw	r24, r10
    5c9a:	a4 01       	movw	r20, r8
    5c9c:	0e 94 c2 3f 	call	0x7f84	; 0x7f84 <memmove>

            queue_head->pos -= space;
    5ca0:	f6 01       	movw	r30, r12
    5ca2:	80 81       	ld	r24, Z
    5ca4:	91 81       	ldd	r25, Z+1	; 0x01
    5ca6:	80 0f       	add	r24, r16
    5ca8:	91 1f       	adc	r25, r17
    5caa:	91 83       	std	Z+1, r25	; 0x01
    5cac:	80 83       	st	Z, r24
        /* Use the ring buffer's unused space to rotate the content.
         * As this doesn't work if the ring buffer is full and is
         * very inefficient for nearly full buffers, we only do it
         * that way if the unused space is larger than 32 bytes.
         */
        while(queue_head->end - queue_head->pos < queue_head->used)
    5cae:	f6 01       	movw	r30, r12
    5cb0:	60 81       	ld	r22, Z
    5cb2:	71 81       	ldd	r23, Z+1	; 0x01
    5cb4:	42 81       	ldd	r20, Z+2	; 0x02
    5cb6:	53 81       	ldd	r21, Z+3	; 0x03
    5cb8:	46 1b       	sub	r20, r22
    5cba:	57 0b       	sbc	r21, r23
    5cbc:	84 81       	ldd	r24, Z+4	; 0x04
    5cbe:	95 81       	ldd	r25, Z+5	; 0x05
    5cc0:	48 17       	cp	r20, r24
    5cc2:	59 07       	cpc	r21, r25
    5cc4:	50 f2       	brcs	.-108    	; 0x5c5a <tcp_queue_used_buffer_rx+0x5c>
    5cc6:	3c c0       	rjmp	.+120    	; 0x5d40 <tcp_queue_used_buffer_rx+0x142>
         */
        uint8_t copy_buffer[32];
        uint16_t copy_buffer_used;
        while(queue_head->pos != buffer)
        {
            copy_buffer_used = queue_head->pos - buffer;
    5cc8:	7a 01       	movw	r14, r20
    5cca:	ea 18       	sub	r14, r10
    5ccc:	fb 08       	sbc	r15, r11
    5cce:	f1 e2       	ldi	r31, 0x21	; 33
    5cd0:	ef 16       	cp	r14, r31
    5cd2:	f1 04       	cpc	r15, r1
    5cd4:	18 f0       	brcs	.+6      	; 0x5cdc <tcp_queue_used_buffer_rx+0xde>
    5cd6:	90 e2       	ldi	r25, 0x20	; 32
    5cd8:	e9 2e       	mov	r14, r25
    5cda:	f1 2c       	mov	r15, r1
            if(copy_buffer_used > sizeof(copy_buffer))
                copy_buffer_used = sizeof(copy_buffer);

            memcpy(copy_buffer, buffer, copy_buffer_used);
    5cdc:	c4 01       	movw	r24, r8
    5cde:	b5 01       	movw	r22, r10
    5ce0:	a7 01       	movw	r20, r14
    5ce2:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <memcpy>
            memmove(buffer, buffer + copy_buffer_used, queue_head->end - buffer - copy_buffer_used);
    5ce6:	b5 01       	movw	r22, r10
    5ce8:	6e 0d       	add	r22, r14
    5cea:	7f 1d       	adc	r23, r15
    5cec:	f6 01       	movw	r30, r12
    5cee:	42 81       	ldd	r20, Z+2	; 0x02
    5cf0:	53 81       	ldd	r21, Z+3	; 0x03
    5cf2:	4a 19       	sub	r20, r10
    5cf4:	5b 09       	sbc	r21, r11
    5cf6:	4e 19       	sub	r20, r14
    5cf8:	5f 09       	sbc	r21, r15
    5cfa:	c5 01       	movw	r24, r10
    5cfc:	0e 94 c2 3f 	call	0x7f84	; 0x7f84 <memmove>
            memcpy(queue_head->end - copy_buffer_used, copy_buffer, copy_buffer_used);
    5d00:	00 27       	eor	r16, r16
    5d02:	11 27       	eor	r17, r17
    5d04:	0e 19       	sub	r16, r14
    5d06:	1f 09       	sbc	r17, r15
    5d08:	f6 01       	movw	r30, r12
    5d0a:	22 81       	ldd	r18, Z+2	; 0x02
    5d0c:	33 81       	ldd	r19, Z+3	; 0x03
    5d0e:	20 0f       	add	r18, r16
    5d10:	31 1f       	adc	r19, r17
    5d12:	c9 01       	movw	r24, r18
    5d14:	b4 01       	movw	r22, r8
    5d16:	a7 01       	movw	r20, r14
    5d18:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <memcpy>

            queue_head->pos -= copy_buffer_used;
    5d1c:	f6 01       	movw	r30, r12
    5d1e:	80 81       	ld	r24, Z
    5d20:	91 81       	ldd	r25, Z+1	; 0x01
    5d22:	80 0f       	add	r24, r16
    5d24:	91 1f       	adc	r25, r17
    5d26:	91 83       	std	Z+1, r25	; 0x01
    5d28:	80 83       	st	Z, r24
    5d2a:	04 c0       	rjmp	.+8      	; 0x5d34 <tcp_queue_used_buffer_rx+0x136>
        {
            copy_buffer_used = queue_head->pos - buffer;
            if(copy_buffer_used > sizeof(copy_buffer))
                copy_buffer_used = sizeof(copy_buffer);

            memcpy(copy_buffer, buffer, copy_buffer_used);
    5d2c:	4e 01       	movw	r8, r28
    5d2e:	08 94       	sec
    5d30:	81 1c       	adc	r8, r1
    5d32:	91 1c       	adc	r9, r1
         * buffer for rotating. This is also much faster for
         * nearly-full ring buffers.
         */
        uint8_t copy_buffer[32];
        uint16_t copy_buffer_used;
        while(queue_head->pos != buffer)
    5d34:	f6 01       	movw	r30, r12
    5d36:	40 81       	ld	r20, Z
    5d38:	51 81       	ldd	r21, Z+1	; 0x01
    5d3a:	4a 15       	cp	r20, r10
    5d3c:	5b 05       	cpc	r21, r11
    5d3e:	21 f6       	brne	.-120    	; 0x5cc8 <tcp_queue_used_buffer_rx+0xca>

            queue_head->pos -= copy_buffer_used;
        }
    }

    return queue_head->pos;
    5d40:	f6 01       	movw	r30, r12
    5d42:	20 81       	ld	r18, Z
    5d44:	31 81       	ldd	r19, Z+1	; 0x01
    5d46:	02 c0       	rjmp	.+4      	; 0x5d4c <tcp_queue_used_buffer_rx+0x14e>
    5d48:	20 e0       	ldi	r18, 0x00	; 0
    5d4a:	30 e0       	ldi	r19, 0x00	; 0
 * \returns A pointer to the occupied receive buffer space on success, \c NULL on receive buffer empty.
 */
uint8_t* tcp_queue_used_buffer_rx(struct tcp_queue* queue)
{
    return tcp_queue_used_buffer(&queue->rx_head);
}
    5d4c:	c9 01       	movw	r24, r18
    5d4e:	a0 96       	adiw	r28, 0x20	; 32
    5d50:	0f b6       	in	r0, 0x3f	; 63
    5d52:	f8 94       	cli
    5d54:	de bf       	out	0x3e, r29	; 62
    5d56:	0f be       	out	0x3f, r0	; 63
    5d58:	cd bf       	out	0x3d, r28	; 61
    5d5a:	cf 91       	pop	r28
    5d5c:	df 91       	pop	r29
    5d5e:	1f 91       	pop	r17
    5d60:	0f 91       	pop	r16
    5d62:	ff 90       	pop	r15
    5d64:	ef 90       	pop	r14
    5d66:	df 90       	pop	r13
    5d68:	cf 90       	pop	r12
    5d6a:	bf 90       	pop	r11
    5d6c:	af 90       	pop	r10
    5d6e:	9f 90       	pop	r9
    5d70:	8f 90       	pop	r8
    5d72:	08 95       	ret

00005d74 <udp_socket_free>:
 * \param[in] socket The identifier of the socket which is to be deallocated.
 * \returns \c true if the socket has been deallocated, \c false on failure.
 */
bool udp_socket_free(int socket)
{
    if(!udp_socket_valid(socket))
    5d74:	82 30       	cpi	r24, 0x02	; 2
    5d76:	91 05       	cpc	r25, r1
    5d78:	10 f0       	brcs	.+4      	; 0x5d7e <udp_socket_free+0xa>
    5d7a:	80 e0       	ldi	r24, 0x00	; 0
    5d7c:	08 95       	ret
        return false;

    /* mark socket as free */
    udp_sockets[socket].port_local = 0;
    5d7e:	fc 01       	movw	r30, r24
    5d80:	ee 0f       	add	r30, r30
    5d82:	ff 1f       	adc	r31, r31
    5d84:	ee 0f       	add	r30, r30
    5d86:	ff 1f       	adc	r31, r31
    5d88:	e8 0f       	add	r30, r24
    5d8a:	f9 1f       	adc	r31, r25
    5d8c:	ee 0f       	add	r30, r30
    5d8e:	ff 1f       	adc	r31, r31
    5d90:	e1 5c       	subi	r30, 0xC1	; 193
    5d92:	f6 4f       	sbci	r31, 0xF6	; 246
    5d94:	11 82       	std	Z+1, r1	; 0x01
    5d96:	10 82       	st	Z, r1
    5d98:	81 e0       	ldi	r24, 0x01	; 1
    return true;
}
    5d9a:	08 95       	ret

00005d9c <udp_bind_local>:
 * \param[in] socket The identifier of the socket which is to be locally bound.
 * \param[in] port_local The port which should be bound to the socket.
 * \returns \c true if the binding could be established, \c false otherwise.
 */
bool udp_bind_local(int socket, uint16_t port_local)
{
    5d9c:	9c 01       	movw	r18, r24
    if(!udp_socket_valid(socket) || port_local < 1)
    5d9e:	82 30       	cpi	r24, 0x02	; 2
    5da0:	91 05       	cpc	r25, r1
    5da2:	08 f5       	brcc	.+66     	; 0x5de6 <udp_bind_local+0x4a>
    5da4:	61 15       	cp	r22, r1
    5da6:	71 05       	cpc	r23, r1
    5da8:	f1 f0       	breq	.+60     	; 0x5de6 <udp_bind_local+0x4a>
        return false;

    /* return success when we already listen on the same port */
    struct udp_socket* sck = &udp_sockets[socket];
    if(sck->port_local == port_local)
    5daa:	fc 01       	movw	r30, r24
    5dac:	ee 0f       	add	r30, r30
    5dae:	ff 1f       	adc	r31, r31
    5db0:	53 e0       	ldi	r21, 0x03	; 3
    5db2:	88 0f       	add	r24, r24
    5db4:	99 1f       	adc	r25, r25
    5db6:	5a 95       	dec	r21
    5db8:	e1 f7       	brne	.-8      	; 0x5db2 <udp_bind_local+0x16>
    5dba:	e8 0f       	add	r30, r24
    5dbc:	f9 1f       	adc	r31, r25
    5dbe:	e3 5c       	subi	r30, 0xC3	; 195
    5dc0:	f6 4f       	sbci	r31, 0xF6	; 246
    5dc2:	82 81       	ldd	r24, Z+2	; 0x02
    5dc4:	93 81       	ldd	r25, Z+3	; 0x03
    5dc6:	86 17       	cp	r24, r22
    5dc8:	97 07       	cpc	r25, r23
    5dca:	e1 f0       	breq	.+56     	; 0x5e04 <udp_bind_local+0x68>
    5dcc:	ed e3       	ldi	r30, 0x3D	; 61
    5dce:	f9 e0       	ldi	r31, 0x09	; 9
        return true;

    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    {
        if(socket->port_local == port)
    5dd0:	82 81       	ldd	r24, Z+2	; 0x02
    5dd2:	93 81       	ldd	r25, Z+3	; 0x03
    5dd4:	86 17       	cp	r24, r22
    5dd6:	97 07       	cpc	r25, r23
    5dd8:	31 f0       	breq	.+12     	; 0x5de6 <udp_bind_local+0x4a>
{
    if(port < 1)
        return true;

    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    5dda:	3a 96       	adiw	r30, 0x0a	; 10
    5ddc:	89 e0       	ldi	r24, 0x09	; 9
    5dde:	e1 35       	cpi	r30, 0x51	; 81
    5de0:	f8 07       	cpc	r31, r24
    5de2:	18 f4       	brcc	.+6      	; 0x5dea <udp_bind_local+0x4e>
    5de4:	f5 cf       	rjmp	.-22     	; 0x5dd0 <udp_bind_local+0x34>
    5de6:	80 e0       	ldi	r24, 0x00	; 0
        return false;

    /* change socket to listen on the given port number */
    udp_sockets[socket].port_local = port_local;
    return true;
}
    5de8:	08 95       	ret
    /* make sure listening port is not already active */
    if(udp_port_is_used(port_local))
        return false;

    /* change socket to listen on the given port number */
    udp_sockets[socket].port_local = port_local;
    5dea:	f9 01       	movw	r30, r18
    5dec:	ee 0f       	add	r30, r30
    5dee:	ff 1f       	adc	r31, r31
    5df0:	ee 0f       	add	r30, r30
    5df2:	ff 1f       	adc	r31, r31
    5df4:	e2 0f       	add	r30, r18
    5df6:	f3 1f       	adc	r31, r19
    5df8:	ee 0f       	add	r30, r30
    5dfa:	ff 1f       	adc	r31, r31
    5dfc:	e1 5c       	subi	r30, 0xC1	; 193
    5dfe:	f6 4f       	sbci	r31, 0xF6	; 246
    5e00:	71 83       	std	Z+1, r23	; 0x01
    5e02:	60 83       	st	Z, r22
    5e04:	81 e0       	ldi	r24, 0x01	; 1
    5e06:	08 95       	ret

00005e08 <udp_socket_number>:
 * \param[in] socket The internal socket structure for which to find the identifier.
 * \returns The non-negative socket identifier on success, -1 on failure.
 */
int udp_socket_number(const struct udp_socket* socket)
{
    if(!socket)
    5e08:	00 97       	sbiw	r24, 0x00	; 0
    5e0a:	49 f0       	breq	.+18     	; 0x5e1e <udp_socket_number+0x16>
        return -1;

    int sck = ((int) socket - (int) &udp_sockets[0]) / sizeof(*socket);
    5e0c:	8d 53       	subi	r24, 0x3D	; 61
    5e0e:	99 40       	sbci	r25, 0x09	; 9
    5e10:	6a e0       	ldi	r22, 0x0A	; 10
    5e12:	70 e0       	ldi	r23, 0x00	; 0
    5e14:	0e 94 5b 3f 	call	0x7eb6	; 0x7eb6 <__udivmodhi4>
    if(!udp_socket_valid(sck))
    5e18:	62 30       	cpi	r22, 0x02	; 2
    5e1a:	71 05       	cpc	r23, r1
    5e1c:	10 f0       	brcs	.+4      	; 0x5e22 <udp_socket_number+0x1a>
        return -1;

    return sck;
    5e1e:	6f ef       	ldi	r22, 0xFF	; 255
    5e20:	7f ef       	ldi	r23, 0xFF	; 255
}
    5e22:	cb 01       	movw	r24, r22
    5e24:	08 95       	ret

00005e26 <udp_unbind_remote>:
 * \param[in] socket The identifier of the socket which is to be remotely unbound.
 * \returns \c true if the binding could be removed, \c false otherwise.
 */
bool udp_unbind_remote(int socket)
{
    if(!udp_socket_valid(socket))
    5e26:	9c 01       	movw	r18, r24
    5e28:	82 30       	cpi	r24, 0x02	; 2
    5e2a:	91 05       	cpc	r25, r1
    5e2c:	10 f0       	brcs	.+4      	; 0x5e32 <udp_unbind_remote+0xc>
    5e2e:	80 e0       	ldi	r24, 0x00	; 0
    5e30:	08 95       	ret
        return false;

    /* unbind socket from remote ip and port */
    struct udp_socket* sck = &udp_sockets[socket];
    5e32:	fc 01       	movw	r30, r24
    5e34:	83 e0       	ldi	r24, 0x03	; 3
    5e36:	ee 0f       	add	r30, r30
    5e38:	ff 1f       	adc	r31, r31
    5e3a:	8a 95       	dec	r24
    5e3c:	e1 f7       	brne	.-8      	; 0x5e36 <udp_unbind_remote+0x10>
    5e3e:	22 0f       	add	r18, r18
    5e40:	33 1f       	adc	r19, r19
    5e42:	e2 0f       	add	r30, r18
    5e44:	f3 1f       	adc	r31, r19
    5e46:	e3 5c       	subi	r30, 0xC3	; 195
    5e48:	f6 4f       	sbci	r31, 0xF6	; 246
    memset(sck->ip_remote, 0, sizeof(sck->ip_remote));
    5e4a:	16 82       	std	Z+6, r1	; 0x06
    5e4c:	17 82       	std	Z+7, r1	; 0x07
    5e4e:	10 86       	std	Z+8, r1	; 0x08
    5e50:	11 86       	std	Z+9, r1	; 0x09
    sck->port_remote = 0;
    5e52:	15 82       	std	Z+5, r1	; 0x05
    5e54:	14 82       	std	Z+4, r1	; 0x04
    5e56:	81 e0       	ldi	r24, 0x01	; 1

    return true;
}
    5e58:	08 95       	ret

00005e5a <udp_socket_alloc>:
 *
 * \param[in] callback Pointer to the callback function which gets attached to the new socket.
 * \returns The non-negative socket identifier on success, \c -1 on failure.
 */
int udp_socket_alloc(udp_callback callback)
{
    5e5a:	ac 01       	movw	r20, r24
    if(!callback)
    5e5c:	00 97       	sbiw	r24, 0x00	; 0
    5e5e:	f1 f1       	breq	.+124    	; 0x5edc <udp_socket_alloc+0x82>
    5e60:	ad e3       	ldi	r26, 0x3D	; 61
    5e62:	b9 e0       	ldi	r27, 0x09	; 9

    /* search free socket structure */
    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    {
        if(socket->port_local == 0)
    5e64:	12 96       	adiw	r26, 0x02	; 2
    5e66:	8d 91       	ld	r24, X+
    5e68:	9c 91       	ld	r25, X
    5e6a:	13 97       	sbiw	r26, 0x03	; 3
    5e6c:	89 2b       	or	r24, r25
    5e6e:	89 f5       	brne	.+98     	; 0x5ed2 <udp_socket_alloc+0x78>
        {
            /* allocate socket */
            memset(socket, 0, sizeof(*socket));
    5e70:	8a e0       	ldi	r24, 0x0A	; 10
    5e72:	fd 01       	movw	r30, r26
    5e74:	11 92       	st	Z+, r1
    5e76:	8a 95       	dec	r24
    5e78:	e9 f7       	brne	.-6      	; 0x5e74 <udp_socket_alloc+0x1a>
    5e7a:	20 91 43 01 	lds	r18, 0x0143
    5e7e:	30 91 44 01 	lds	r19, 0x0144
{
    static uint16_t port_counter = 1023;
    
    do
    {
        if(++port_counter < 1024)
    5e82:	2f 5f       	subi	r18, 0xFF	; 255
    5e84:	3f 4f       	sbci	r19, 0xFF	; 255
    5e86:	f4 e0       	ldi	r31, 0x04	; 4
    5e88:	20 30       	cpi	r18, 0x00	; 0
    5e8a:	3f 07       	cpc	r19, r31
    5e8c:	18 f4       	brcc	.+6      	; 0x5e94 <udp_socket_alloc+0x3a>
    5e8e:	20 e0       	ldi	r18, 0x00	; 0
    5e90:	34 e0       	ldi	r19, 0x04	; 4
    5e92:	03 c0       	rjmp	.+6      	; 0x5e9a <udp_socket_alloc+0x40>
 * \param[in] port The port number which should be checked.
 * \returns \c true if the port is already bound, \c false otherwise.
 */
bool udp_port_is_used(uint16_t port)
{
    if(port < 1)
    5e94:	21 15       	cp	r18, r1
    5e96:	31 05       	cpc	r19, r1
    5e98:	a1 f3       	breq	.-24     	; 0x5e82 <udp_socket_alloc+0x28>
    5e9a:	ed e3       	ldi	r30, 0x3D	; 61
    5e9c:	f9 e0       	ldi	r31, 0x09	; 9
        return true;

    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    {
        if(socket->port_local == port)
    5e9e:	82 81       	ldd	r24, Z+2	; 0x02
    5ea0:	93 81       	ldd	r25, Z+3	; 0x03
    5ea2:	82 17       	cp	r24, r18
    5ea4:	93 07       	cpc	r25, r19
    5ea6:	69 f3       	breq	.-38     	; 0x5e82 <udp_socket_alloc+0x28>
{
    if(port < 1)
        return true;

    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    5ea8:	3a 96       	adiw	r30, 0x0a	; 10
    5eaa:	89 e0       	ldi	r24, 0x09	; 9
    5eac:	e1 35       	cpi	r30, 0x51	; 81
    5eae:	f8 07       	cpc	r31, r24
    5eb0:	b0 f3       	brcs	.-20     	; 0x5e9e <udp_socket_alloc+0x44>
    5eb2:	20 93 43 01 	sts	0x0143, r18
    5eb6:	30 93 44 01 	sts	0x0144, r19
    {
        if(socket->port_local == 0)
        {
            /* allocate socket */
            memset(socket, 0, sizeof(*socket));
            socket->port_local = udp_port_find_unused();
    5eba:	13 96       	adiw	r26, 0x03	; 3
    5ebc:	3c 93       	st	X, r19
    5ebe:	2e 93       	st	-X, r18
    5ec0:	12 97       	sbiw	r26, 0x02	; 2
            socket->callback = callback;
    5ec2:	11 96       	adiw	r26, 0x01	; 1
    5ec4:	5c 93       	st	X, r21
    5ec6:	4e 93       	st	-X, r20
            return udp_socket_number(socket);
    5ec8:	cd 01       	movw	r24, r26
    5eca:	0e 94 04 2f 	call	0x5e08	; 0x5e08 <udp_socket_number>
    5ece:	9c 01       	movw	r18, r24
    5ed0:	07 c0       	rjmp	.+14     	; 0x5ee0 <udp_socket_alloc+0x86>
    if(!callback)
        return -1;

    /* search free socket structure */
    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    5ed2:	1a 96       	adiw	r26, 0x0a	; 10
    5ed4:	e9 e0       	ldi	r30, 0x09	; 9
    5ed6:	a1 35       	cpi	r26, 0x51	; 81
    5ed8:	be 07       	cpc	r27, r30
    5eda:	20 f2       	brcs	.-120    	; 0x5e64 <udp_socket_alloc+0xa>
    5edc:	2f ef       	ldi	r18, 0xFF	; 255
    5ede:	3f ef       	ldi	r19, 0xFF	; 255
            return udp_socket_number(socket);
        }
    }

    return -1;
}
    5ee0:	c9 01       	movw	r24, r18
    5ee2:	08 95       	ret

00005ee4 <udp_init>:
/**
 * Initializes the UDP layer. This function has to be called once on startup.
 */
void udp_init()
{
    memset(udp_sockets, 0, sizeof(udp_sockets));
    5ee4:	84 e1       	ldi	r24, 0x14	; 20
    5ee6:	ed e3       	ldi	r30, 0x3D	; 61
    5ee8:	f9 e0       	ldi	r31, 0x09	; 9
    5eea:	df 01       	movw	r26, r30
    5eec:	1d 92       	st	X+, r1
    5eee:	8a 95       	dec	r24
    5ef0:	e9 f7       	brne	.-6      	; 0x5eec <udp_init+0x8>
}
    5ef2:	08 95       	ret

00005ef4 <udp_calc_checksum>:
 * Calculates the checksum of a UDP packet.
 *
 * \returns The 16-bit checksum.
 */
uint16_t udp_calc_checksum(const uint8_t* ip_destination, const struct udp_header* packet, uint16_t packet_len)
{
    5ef4:	cf 92       	push	r12
    5ef6:	df 92       	push	r13
    5ef8:	ef 92       	push	r14
    5efa:	ff 92       	push	r15
    5efc:	0f 93       	push	r16
    5efe:	1f 93       	push	r17
    5f00:	7c 01       	movw	r14, r24
    5f02:	6b 01       	movw	r12, r22
    5f04:	8a 01       	movw	r16, r20
    /* pseudo header */
    uint16_t checksum = IP_PROTOCOL_UDP + packet_len;
    5f06:	0f 5e       	subi	r16, 0xEF	; 239
    5f08:	1f 4f       	sbci	r17, 0xFF	; 255
    checksum = net_calc_checksum(checksum, ip_get_address(), 4, 4);
    5f0a:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <ip_get_address>
    5f0e:	bc 01       	movw	r22, r24
    5f10:	c8 01       	movw	r24, r16
    5f12:	01 51       	subi	r16, 0x11	; 17
    5f14:	10 40       	sbci	r17, 0x00	; 0
    5f16:	44 e0       	ldi	r20, 0x04	; 4
    5f18:	50 e0       	ldi	r21, 0x00	; 0
    5f1a:	24 e0       	ldi	r18, 0x04	; 4
    5f1c:	0e 94 a4 20 	call	0x4148	; 0x4148 <net_calc_checksum>
    checksum = net_calc_checksum(checksum, ip_destination, 4, 4);
    5f20:	b7 01       	movw	r22, r14
    5f22:	44 e0       	ldi	r20, 0x04	; 4
    5f24:	50 e0       	ldi	r21, 0x00	; 0
    5f26:	24 e0       	ldi	r18, 0x04	; 4
    5f28:	0e 94 a4 20 	call	0x4148	; 0x4148 <net_calc_checksum>

    /* real package */
    return ~net_calc_checksum(checksum, (uint8_t*) packet, packet_len, 6);
    5f2c:	b6 01       	movw	r22, r12
    5f2e:	a8 01       	movw	r20, r16
    5f30:	26 e0       	ldi	r18, 0x06	; 6
    5f32:	0e 94 a4 20 	call	0x4148	; 0x4148 <net_calc_checksum>
    5f36:	9c 01       	movw	r18, r24
    5f38:	20 95       	com	r18
    5f3a:	30 95       	com	r19
}
    5f3c:	c9 01       	movw	r24, r18
    5f3e:	1f 91       	pop	r17
    5f40:	0f 91       	pop	r16
    5f42:	ff 90       	pop	r15
    5f44:	ef 90       	pop	r14
    5f46:	df 90       	pop	r13
    5f48:	cf 90       	pop	r12
    5f4a:	08 95       	ret

00005f4c <udp_send>:
 * \param[in] socket The identifier of the socket via which to send the packet.
 * \param[in] data_len The payload length of the packet.
 * \returns \c true if the packet was successfully sent, \c false on failure.
 */
bool udp_send(int socket, uint16_t data_len)
{
    5f4c:	ef 92       	push	r14
    5f4e:	ff 92       	push	r15
    5f50:	0f 93       	push	r16
    5f52:	1f 93       	push	r17
    5f54:	cf 93       	push	r28
    5f56:	df 93       	push	r29
    5f58:	8b 01       	movw	r16, r22
    if(!udp_socket_valid(socket))
    5f5a:	9c 01       	movw	r18, r24
    5f5c:	82 30       	cpi	r24, 0x02	; 2
    5f5e:	91 05       	cpc	r25, r1
    5f60:	08 f0       	brcs	.+2      	; 0x5f64 <udp_send+0x18>
    5f62:	5c c0       	rjmp	.+184    	; 0x601c <udp_send+0xd0>
        return -1;

    /* get socket descriptor */
    struct udp_socket* sck = &udp_sockets[socket];
    5f64:	ec 01       	movw	r28, r24
    5f66:	53 e0       	ldi	r21, 0x03	; 3
    5f68:	cc 0f       	add	r28, r28
    5f6a:	dd 1f       	adc	r29, r29
    5f6c:	5a 95       	dec	r21
    5f6e:	e1 f7       	brne	.-8      	; 0x5f68 <udp_send+0x1c>
    5f70:	22 0f       	add	r18, r18
    5f72:	33 1f       	adc	r19, r19
    5f74:	c2 0f       	add	r28, r18
    5f76:	d3 1f       	adc	r29, r19
    5f78:	c3 5c       	subi	r28, 0xC3	; 195
    5f7a:	d6 4f       	sbci	r29, 0xF6	; 246

    /* check if remote target port is valid */
    if(sck->port_remote < 1)
    5f7c:	8c 81       	ldd	r24, Y+4	; 0x04
    5f7e:	9d 81       	ldd	r25, Y+5	; 0x05
    5f80:	89 2b       	or	r24, r25
    5f82:	09 f4       	brne	.+2      	; 0x5f86 <udp_send+0x3a>
    5f84:	4b c0       	rjmp	.+150    	; 0x601c <udp_send+0xd0>
        return -1;

    /* check if we send a broadcast */
    const uint8_t* ip_remote = sck->ip_remote;
    if((ip_remote[0] | ip_remote[1] | ip_remote[2] | ip_remote[3]) == 0x00)
    5f86:	8f 81       	ldd	r24, Y+7	; 0x07
    5f88:	9e 81       	ldd	r25, Y+6	; 0x06
    5f8a:	89 2b       	or	r24, r25
    5f8c:	98 85       	ldd	r25, Y+8	; 0x08
    5f8e:	89 2b       	or	r24, r25
    5f90:	99 85       	ldd	r25, Y+9	; 0x09
    5f92:	89 2b       	or	r24, r25
    5f94:	31 f0       	breq	.+12     	; 0x5fa2 <udp_send+0x56>
    /* check if remote target port is valid */
    if(sck->port_remote < 1)
        return -1;

    /* check if we send a broadcast */
    const uint8_t* ip_remote = sck->ip_remote;
    5f96:	96 e0       	ldi	r25, 0x06	; 6
    5f98:	e9 2e       	mov	r14, r25
    5f9a:	f1 2c       	mov	r15, r1
    5f9c:	ec 0e       	add	r14, r28
    5f9e:	fd 1e       	adc	r15, r29
    5fa0:	03 c0       	rjmp	.+6      	; 0x5fa8 <udp_send+0x5c>
    if((ip_remote[0] | ip_remote[1] | ip_remote[2] | ip_remote[3]) == 0x00)
        ip_remote = ip_get_broadcast();
    5fa2:	0e 94 d5 1e 	call	0x3daa	; 0x3daa <ip_get_broadcast>
    5fa6:	7c 01       	movw	r14, r24
    uint16_t packet_data_max = ip_get_buffer_size() - sizeof(*header);
    if(data_len > packet_data_max)
        data_len = packet_data_max;

    /* prepare udp header */
    memset(header, 0, sizeof(*header));
    5fa8:	88 e0       	ldi	r24, 0x08	; 8
    5faa:	e2 eb       	ldi	r30, 0xB2	; 178
    5fac:	fe e0       	ldi	r31, 0x0E	; 14
    5fae:	df 01       	movw	r26, r30
    5fb0:	1d 92       	st	X+, r1
    5fb2:	8a 95       	dec	r24
    5fb4:	e9 f7       	brne	.-6      	; 0x5fb0 <udp_send+0x64>
    header->port_source = hton16(sck->port_local);
    5fb6:	8a 81       	ldd	r24, Y+2	; 0x02
    5fb8:	9b 81       	ldd	r25, Y+3	; 0x03
    5fba:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    5fbe:	90 93 b3 0e 	sts	0x0EB3, r25
    5fc2:	80 93 b2 0e 	sts	0x0EB2, r24
    header->port_destination = hton16(sck->port_remote);
    5fc6:	8c 81       	ldd	r24, Y+4	; 0x04
    5fc8:	9d 81       	ldd	r25, Y+5	; 0x05
    5fca:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    5fce:	90 93 b5 0e 	sts	0x0EB5, r25
    5fd2:	80 93 b4 0e 	sts	0x0EB4, r24
    header->length = hton16(sizeof(*header) + data_len);
    5fd6:	c8 01       	movw	r24, r16
    5fd8:	b1 e0       	ldi	r27, 0x01	; 1
    5fda:	01 3b       	cpi	r16, 0xB1	; 177
    5fdc:	1b 07       	cpc	r17, r27
    5fde:	10 f0       	brcs	.+4      	; 0x5fe4 <udp_send+0x98>
    5fe0:	80 eb       	ldi	r24, 0xB0	; 176
    5fe2:	91 e0       	ldi	r25, 0x01	; 1
    5fe4:	8c 01       	movw	r16, r24
    5fe6:	08 5f       	subi	r16, 0xF8	; 248
    5fe8:	1f 4f       	sbci	r17, 0xFF	; 255
    5fea:	c8 01       	movw	r24, r16
    5fec:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    5ff0:	90 93 b7 0e 	sts	0x0EB7, r25
    5ff4:	80 93 b6 0e 	sts	0x0EB6, r24
    header->checksum = hton16(udp_calc_checksum(ip_remote, header, sizeof(*header) + data_len));
    5ff8:	c7 01       	movw	r24, r14
    5ffa:	62 eb       	ldi	r22, 0xB2	; 178
    5ffc:	7e e0       	ldi	r23, 0x0E	; 14
    5ffe:	a8 01       	movw	r20, r16
    6000:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <udp_calc_checksum>
    6004:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    6008:	90 93 b9 0e 	sts	0x0EB9, r25
    600c:	80 93 b8 0e 	sts	0x0EB8, r24
    
    /* send packet via the ip layer */
    return ip_send_packet(ip_remote,
    6010:	c7 01       	movw	r24, r14
    6012:	61 e1       	ldi	r22, 0x11	; 17
    6014:	a8 01       	movw	r20, r16
    6016:	0e 94 5f 1f 	call	0x3ebe	; 0x3ebe <ip_send_packet>
    601a:	01 c0       	rjmp	.+2      	; 0x601e <udp_send+0xd2>
    601c:	81 e0       	ldi	r24, 0x01	; 1
                          IP_PROTOCOL_UDP,
                          sizeof(*header) + data_len
                         );
}
    601e:	df 91       	pop	r29
    6020:	cf 91       	pop	r28
    6022:	1f 91       	pop	r17
    6024:	0f 91       	pop	r16
    6026:	ff 90       	pop	r15
    6028:	ef 90       	pop	r14
    602a:	08 95       	ret

0000602c <udp_bind_remote>:
 * \param[in] ip_remote The remote IP address of the host to which to bind the socket, or NULL.
 * \param[in] port_remote The remote port to which to bind the socket.
 * \returns \c true if the binding could be established, \c false otherwise.
 */
bool udp_bind_remote(int socket, const uint8_t* ip_remote, uint16_t port_remote)
{
    602c:	db 01       	movw	r26, r22
    if(!udp_socket_valid(socket))
    602e:	9c 01       	movw	r18, r24
    6030:	82 30       	cpi	r24, 0x02	; 2
    6032:	91 05       	cpc	r25, r1
    6034:	10 f0       	brcs	.+4      	; 0x603a <udp_bind_remote+0xe>
    6036:	80 e0       	ldi	r24, 0x00	; 0
    6038:	08 95       	ret
        return false;

    struct udp_socket* sck = &udp_sockets[socket];
    603a:	fc 01       	movw	r30, r24
    603c:	73 e0       	ldi	r23, 0x03	; 3
    603e:	ee 0f       	add	r30, r30
    6040:	ff 1f       	adc	r31, r31
    6042:	7a 95       	dec	r23
    6044:	e1 f7       	brne	.-8      	; 0x603e <udp_bind_remote+0x12>
    6046:	22 0f       	add	r18, r18
    6048:	33 1f       	adc	r19, r19
    604a:	e2 0f       	add	r30, r18
    604c:	f3 1f       	adc	r31, r19
    604e:	e3 5c       	subi	r30, 0xC3	; 195
    6050:	f6 4f       	sbci	r31, 0xF6	; 246
    memset(sck->ip_remote, 0, sizeof(sck->ip_remote));
    6052:	16 82       	std	Z+6, r1	; 0x06
    6054:	17 82       	std	Z+7, r1	; 0x07
    6056:	10 86       	std	Z+8, r1	; 0x08
    6058:	11 86       	std	Z+9, r1	; 0x09

    sck->port_remote = port_remote;
    605a:	55 83       	std	Z+5, r21	; 0x05
    605c:	44 83       	std	Z+4, r20	; 0x04
    if(ip_remote)
    605e:	10 97       	sbiw	r26, 0x00	; 0
    6060:	11 f4       	brne	.+4      	; 0x6066 <udp_bind_remote+0x3a>
    6062:	81 e0       	ldi	r24, 0x01	; 1
    6064:	08 95       	ret
        memcpy(sck->ip_remote, ip_remote, sizeof(sck->ip_remote));
    6066:	8d 91       	ld	r24, X+
    6068:	9d 91       	ld	r25, X+
    606a:	0d 90       	ld	r0, X+
    606c:	bc 91       	ld	r27, X
    606e:	a0 2d       	mov	r26, r0
    6070:	86 83       	std	Z+6, r24	; 0x06
    6072:	97 83       	std	Z+7, r25	; 0x07
    6074:	a0 87       	std	Z+8, r26	; 0x08
    6076:	b1 87       	std	Z+9, r27	; 0x09
    6078:	81 e0       	ldi	r24, 0x01	; 1

    return true;
}
    607a:	08 95       	ret

0000607c <udp_handle_packet>:
 * \note This function is used internally and should not be explicitly called by applications.
 *
 * \returns \c true if a matching socket was found, \c false if the packet was discarded.
 */
bool udp_handle_packet(const uint8_t* ip_remote, const struct udp_header* packet, uint16_t packet_len)
{
    607c:	8f 92       	push	r8
    607e:	9f 92       	push	r9
    6080:	af 92       	push	r10
    6082:	bf 92       	push	r11
    6084:	cf 92       	push	r12
    6086:	df 92       	push	r13
    6088:	ef 92       	push	r14
    608a:	ff 92       	push	r15
    608c:	0f 93       	push	r16
    608e:	1f 93       	push	r17
    6090:	cf 93       	push	r28
    6092:	df 93       	push	r29
    6094:	5c 01       	movw	r10, r24
    6096:	7b 01       	movw	r14, r22
    6098:	4a 01       	movw	r8, r20
    if(packet_len < sizeof(*packet))
    609a:	48 30       	cpi	r20, 0x08	; 8
    609c:	51 05       	cpc	r21, r1
    609e:	08 f4       	brcc	.+2      	; 0x60a2 <udp_handle_packet+0x26>
    60a0:	56 c0       	rjmp	.+172    	; 0x614e <udp_handle_packet+0xd2>
        return false;

    /* test checksum */
    if(udp_calc_checksum(ip_remote, packet, packet_len) != ntoh16(packet->checksum))
    60a2:	c5 01       	movw	r24, r10
    60a4:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <udp_calc_checksum>
    60a8:	8c 01       	movw	r16, r24
    60aa:	f7 01       	movw	r30, r14
    60ac:	86 81       	ldd	r24, Z+6	; 0x06
    60ae:	97 81       	ldd	r25, Z+7	; 0x07
    60b0:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    60b4:	08 17       	cp	r16, r24
    60b6:	19 07       	cpc	r17, r25
    60b8:	09 f0       	breq	.+2      	; 0x60bc <udp_handle_packet+0x40>
    60ba:	49 c0       	rjmp	.+146    	; 0x614e <udp_handle_packet+0xd2>
        /* invalid checksum */
        return false;

    /* check for valid port numbers */
    uint16_t packet_port_local = ntoh16(packet->port_destination);
    60bc:	f7 01       	movw	r30, r14
    60be:	82 81       	ldd	r24, Z+2	; 0x02
    60c0:	93 81       	ldd	r25, Z+3	; 0x03
    60c2:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    60c6:	8c 01       	movw	r16, r24
    uint16_t packet_port_remote = ntoh16(packet->port_source);
    60c8:	f7 01       	movw	r30, r14
    60ca:	80 81       	ld	r24, Z
    60cc:	91 81       	ldd	r25, Z+1	; 0x01
    60ce:	0e 94 c4 20 	call	0x4188	; 0x4188 <hton16>
    60d2:	6c 01       	movw	r12, r24
    if(packet_port_local == 0 || packet_port_remote == 0)
    60d4:	01 15       	cp	r16, r1
    60d6:	11 05       	cpc	r17, r1
    60d8:	d1 f1       	breq	.+116    	; 0x614e <udp_handle_packet+0xd2>
    60da:	00 97       	sbiw	r24, 0x00	; 0
    60dc:	c1 f1       	breq	.+112    	; 0x614e <udp_handle_packet+0xd2>
    60de:	cd e3       	ldi	r28, 0x3D	; 61
    60e0:	d9 e0       	ldi	r29, 0x09	; 9

    /* search socket this packet should get forwarded to */
    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    {
        if(socket->port_local != packet_port_local)
    60e2:	8a 81       	ldd	r24, Y+2	; 0x02
    60e4:	9b 81       	ldd	r25, Y+3	; 0x03
    60e6:	80 17       	cp	r24, r16
    60e8:	91 07       	cpc	r25, r17
    60ea:	61 f5       	brne	.+88     	; 0x6144 <udp_handle_packet+0xc8>
            continue;
        if(socket->port_remote != 0 && socket->port_remote != packet_port_remote)
    60ec:	8c 81       	ldd	r24, Y+4	; 0x04
    60ee:	9d 81       	ldd	r25, Y+5	; 0x05
    60f0:	00 97       	sbiw	r24, 0x00	; 0
    60f2:	19 f0       	breq	.+6      	; 0x60fa <udp_handle_packet+0x7e>
    60f4:	8c 15       	cp	r24, r12
    60f6:	9d 05       	cpc	r25, r13
    60f8:	29 f5       	brne	.+74     	; 0x6144 <udp_handle_packet+0xc8>
            continue;
        if((socket->ip_remote[0] | socket->ip_remote[1] | socket->ip_remote[2] | socket->ip_remote[3]) != 0x00 &&
    60fa:	8f 81       	ldd	r24, Y+7	; 0x07
    60fc:	9e 81       	ldd	r25, Y+6	; 0x06
    60fe:	89 2b       	or	r24, r25
    6100:	98 85       	ldd	r25, Y+8	; 0x08
    6102:	89 2b       	or	r24, r25
    6104:	99 85       	ldd	r25, Y+9	; 0x09
    6106:	89 2b       	or	r24, r25
    6108:	49 f0       	breq	.+18     	; 0x611c <udp_handle_packet+0xa0>
    610a:	ce 01       	movw	r24, r28
    610c:	06 96       	adiw	r24, 0x06	; 6
    610e:	b5 01       	movw	r22, r10
    6110:	44 e0       	ldi	r20, 0x04	; 4
    6112:	50 e0       	ldi	r21, 0x00	; 0
    6114:	0e 94 ac 3f 	call	0x7f58	; 0x7f58 <memcmp>
    6118:	00 97       	sbiw	r24, 0x00	; 0
    611a:	a1 f4       	brne	.+40     	; 0x6144 <udp_handle_packet+0xc8>
           memcmp(socket->ip_remote, ip_remote, sizeof(socket->ip_remote)) != 0
          )
            continue;

        int socket_number = udp_socket_number(socket);
    611c:	ce 01       	movw	r24, r28
    611e:	0e 94 04 2f 	call	0x5e08	; 0x5e08 <udp_socket_number>
    6122:	8c 01       	movw	r16, r24

        udp_bind_remote(socket_number, ip_remote, packet_port_remote);
    6124:	b5 01       	movw	r22, r10
    6126:	a6 01       	movw	r20, r12
    6128:	0e 94 16 30 	call	0x602c	; 0x602c <udp_bind_remote>
        socket->callback(socket_number, (uint8_t*) (packet + 1), packet_len);
    612c:	88 e0       	ldi	r24, 0x08	; 8
    612e:	90 e0       	ldi	r25, 0x00	; 0
    6130:	e8 0e       	add	r14, r24
    6132:	f9 1e       	adc	r15, r25
    6134:	e8 81       	ld	r30, Y
    6136:	f9 81       	ldd	r31, Y+1	; 0x01
    6138:	c8 01       	movw	r24, r16
    613a:	b7 01       	movw	r22, r14
    613c:	a4 01       	movw	r20, r8
    613e:	09 95       	icall
    6140:	81 e0       	ldi	r24, 0x01	; 1
    6142:	06 c0       	rjmp	.+12     	; 0x6150 <udp_handle_packet+0xd4>
    if(packet_port_local == 0 || packet_port_remote == 0)
        return false;

    /* search socket this packet should get forwarded to */
    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    6144:	2a 96       	adiw	r28, 0x0a	; 10
    6146:	99 e0       	ldi	r25, 0x09	; 9
    6148:	c1 35       	cpi	r28, 0x51	; 81
    614a:	d9 07       	cpc	r29, r25
    614c:	50 f2       	brcs	.-108    	; 0x60e2 <udp_handle_packet+0x66>
    614e:	80 e0       	ldi	r24, 0x00	; 0
        socket->callback(socket_number, (uint8_t*) (packet + 1), packet_len);
        return true;
    }

    return false;
}
    6150:	df 91       	pop	r29
    6152:	cf 91       	pop	r28
    6154:	1f 91       	pop	r17
    6156:	0f 91       	pop	r16
    6158:	ff 90       	pop	r15
    615a:	ef 90       	pop	r14
    615c:	df 90       	pop	r13
    615e:	cf 90       	pop	r12
    6160:	bf 90       	pop	r11
    6162:	af 90       	pop	r10
    6164:	9f 90       	pop	r9
    6166:	8f 90       	pop	r8
    6168:	08 95       	ret

0000616a <spi_init>:
 *
 * By default, the highest SPI frequency available is used.
 */
void spi_init()
{
	if(!(SPCR & (1 << SPE))) {
    616a:	6e 99       	sbic	0x0d, 6	; 13
    616c:	06 c0       	rjmp	.+12     	; 0x617a <spi_init+0x10>
		/* configure pins */
		spi_config_pin_mosi();
    616e:	ba 9a       	sbi	0x17, 2	; 23
		spi_config_pin_sck();
    6170:	b9 9a       	sbi	0x17, 1	; 23
		spi_config_pin_miso();
    6172:	bb 98       	cbi	0x17, 3	; 23
/**
 * Switches to the highest SPI frequency possible.
 */
void spi_high_frequency()
{
    SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    6174:	80 e5       	ldi	r24, 0x50	; 80
    6176:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(0<<SPR1) | /* Clock Frequency: f_OSC / 4 */
			(0<<SPR0);
	SPSR |= (1<<SPI2X); /* Doubled Clock Frequency: f_OSC / 2 */
    6178:	70 9a       	sbi	0x0e, 0	; 14
    617a:	08 95       	ret

0000617c <spi_send_byte>:
 *
 * \param[in] b The byte to send.
 */
void spi_send_byte(uint8_t b)
{
    SPDR = b;
    617c:	8f b9       	out	0x0f, r24	; 15
    /* wait for byte to be shifted out */
    while(!(SPSR & (1 << SPIF)));
    617e:	77 9b       	sbis	0x0e, 7	; 14
    6180:	fe cf       	rjmp	.-4      	; 0x617e <spi_send_byte+0x2>
}
    6182:	08 95       	ret

00006184 <spi_rec_byte>:
 * \returns The received byte.
 */
uint8_t spi_rec_byte()
{
    /* send dummy data for receiving some */
    SPDR = 0xff;
    6184:	8f ef       	ldi	r24, 0xFF	; 255
    6186:	8f b9       	out	0x0f, r24	; 15
    while(!(SPSR & (1 << SPIF)));
    6188:	77 9b       	sbis	0x0e, 7	; 14
    618a:	fe cf       	rjmp	.-4      	; 0x6188 <spi_rec_byte+0x4>

    return SPDR;
    618c:	8f b1       	in	r24, 0x0f	; 15
}
    618e:	08 95       	ret

00006190 <spi_send_data>:
 *
 * \param[in] data A pointer to the buffer which contains the data to send.
 * \param[in] data_len The number of bytes to send.
 */
void spi_send_data(const uint8_t* data, uint16_t data_len)
{
    6190:	fc 01       	movw	r30, r24
    do
    {
        uint8_t b = *data++;
    6192:	81 91       	ld	r24, Z+

        while(!(SPSR & (1 << SPIF)));
    6194:	77 9b       	sbis	0x0e, 7	; 14
    6196:	fe cf       	rjmp	.-4      	; 0x6194 <spi_send_data+0x4>
        SPDR = b;
    6198:	8f b9       	out	0x0f, r24	; 15

    } while(--data_len);
    619a:	61 50       	subi	r22, 0x01	; 1
    619c:	70 40       	sbci	r23, 0x00	; 0
    619e:	c9 f7       	brne	.-14     	; 0x6192 <spi_send_data+0x2>

    while(!(SPSR & (1 << SPIF)));
    61a0:	77 9b       	sbis	0x0e, 7	; 14
    61a2:	fe cf       	rjmp	.-4      	; 0x61a0 <spi_send_data+0x10>
}
    61a4:	08 95       	ret

000061a6 <spi_rec_data>:
 *
 * \param[out] buffer A pointer to the buffer into which the data gets written.
 * \param[in] buffer_len The number of bytes to read.
 */
void spi_rec_data(uint8_t* buffer, uint16_t buffer_len)
{
    61a6:	fc 01       	movw	r30, r24
    --buffer;

    do
    {
        SPDR = 0xff;
    61a8:	9f ef       	ldi	r25, 0xFF	; 255
    61aa:	9f b9       	out	0x0f, r25	; 15
        ++buffer;

        while(!(SPSR & (1 << SPIF)));
    61ac:	77 9b       	sbis	0x0e, 7	; 14
    61ae:	fe cf       	rjmp	.-4      	; 0x61ac <spi_rec_data+0x6>
        *buffer = SPDR;
    61b0:	8f b1       	in	r24, 0x0f	; 15
    61b2:	81 93       	st	Z+, r24

    } while(--buffer_len);
    61b4:	61 50       	subi	r22, 0x01	; 1
    61b6:	70 40       	sbci	r23, 0x00	; 0
    61b8:	c1 f7       	brne	.-16     	; 0x61aa <spi_rec_data+0x4>
}
    61ba:	08 95       	ret

000061bc <spi_low_frequency>:
/**
 * Switches to the lowest SPI frequency possible.
 */
void spi_low_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    61bc:	83 e5       	ldi	r24, 0x53	; 83
    61be:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(1<<SPR1) | /* Clock Frequency: f_OSC / 128 */
			(1<<SPR0);
	SPSR &= ~(1<<SPI2X); /* No Doubled Clock Frequency */
    61c0:	70 98       	cbi	0x0e, 0	; 14
}
    61c2:	08 95       	ret

000061c4 <spi_high_frequency>:
/**
 * Switches to the highest SPI frequency possible.
 */
void spi_high_frequency()
{
    SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    61c4:	80 e5       	ldi	r24, 0x50	; 80
    61c6:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(0<<SPR1) | /* Clock Frequency: f_OSC / 4 */
			(0<<SPR0);
	SPSR |= (1<<SPI2X); /* Doubled Clock Frequency: f_OSC / 2 */
    61c8:	70 9a       	sbi	0x0e, 0	; 14
}
    61ca:	08 95       	ret

000061cc <clock_get>:
 * Retrieves current system time.
 *
 * \returns The current system date and time in seconds.
 */
uint32_t clock_get()
{
    61cc:	60 91 51 09 	lds	r22, 0x0951
    61d0:	70 91 52 09 	lds	r23, 0x0952
    return clock_current;
}
    61d4:	80 91 53 09 	lds	r24, 0x0953
    61d8:	90 91 54 09 	lds	r25, 0x0954
    61dc:	08 95       	ret

000061de <clock_set>:
 *
 * \param[in] timeval New date and time in seconds.
 */
void clock_set(uint32_t timeval)
{
    clock_current = timeval;
    61de:	60 93 51 09 	sts	0x0951, r22
    61e2:	70 93 52 09 	sts	0x0952, r23
    61e6:	80 93 53 09 	sts	0x0953, r24
    61ea:	90 93 54 09 	sts	0x0954, r25
}
    61ee:	08 95       	ret

000061f0 <clock_interpret>:
 *
 * \param[in] timeval The timestamp in seconds to represent.
 * \param[out] date_time A pointer to the structure which receives the human-readable representation.
 */
void clock_interpret(uint32_t timeval, struct clock_date_time* date_time)
{
    61f0:	8f 92       	push	r8
    61f2:	9f 92       	push	r9
    61f4:	af 92       	push	r10
    61f6:	bf 92       	push	r11
    61f8:	cf 92       	push	r12
    61fa:	df 92       	push	r13
    61fc:	ef 92       	push	r14
    61fe:	ff 92       	push	r15
    6200:	0f 93       	push	r16
    6202:	1f 93       	push	r17
    6204:	cf 93       	push	r28
    6206:	df 93       	push	r29
    6208:	5b 01       	movw	r10, r22
    620a:	6c 01       	movw	r12, r24
    620c:	ea 01       	movw	r28, r20
    uint16_t days = timeval / (24 * 3600UL);
    620e:	20 e8       	ldi	r18, 0x80	; 128
    6210:	31 e5       	ldi	r19, 0x51	; 81
    6212:	41 e0       	ldi	r20, 0x01	; 1
    6214:	50 e0       	ldi	r21, 0x00	; 0
    6216:	0e 94 6f 3f 	call	0x7ede	; 0x7ede <__udivmodsi4>
    621a:	79 01       	movw	r14, r18
    621c:	8a 01       	movw	r16, r20
    timeval -= days * (24 * 3600UL);
    621e:	b9 01       	movw	r22, r18
    6220:	80 e0       	ldi	r24, 0x00	; 0
    6222:	90 e0       	ldi	r25, 0x00	; 0
    6224:	20 e8       	ldi	r18, 0x80	; 128
    6226:	31 e5       	ldi	r19, 0x51	; 81
    6228:	41 e0       	ldi	r20, 0x01	; 1
    622a:	50 e0       	ldi	r21, 0x00	; 0
    622c:	0e 94 2f 3f 	call	0x7e5e	; 0x7e5e <__mulsi3>
    6230:	a6 1a       	sub	r10, r22
    6232:	b7 0a       	sbc	r11, r23
    6234:	c8 0a       	sbc	r12, r24
    6236:	d9 0a       	sbc	r13, r25

    uint16_t years_leap = days / (366 + 3 * 365);
    6238:	c7 01       	movw	r24, r14
    623a:	65 eb       	ldi	r22, 0xB5	; 181
    623c:	75 e0       	ldi	r23, 0x05	; 5
    623e:	0e 94 5b 3f 	call	0x7eb6	; 0x7eb6 <__udivmodhi4>
    6242:	cb 01       	movw	r24, r22
    days -= years_leap * (366 + 3 * 365);
    6244:	25 eb       	ldi	r18, 0xB5	; 181
    6246:	35 e0       	ldi	r19, 0x05	; 5
    6248:	a9 01       	movw	r20, r18
    624a:	64 9f       	mul	r22, r20
    624c:	90 01       	movw	r18, r0
    624e:	65 9f       	mul	r22, r21
    6250:	30 0d       	add	r19, r0
    6252:	74 9f       	mul	r23, r20
    6254:	30 0d       	add	r19, r0
    6256:	11 24       	eor	r1, r1
    6258:	a7 01       	movw	r20, r14
    625a:	42 1b       	sub	r20, r18
    625c:	53 0b       	sbc	r21, r19
    625e:	9a 01       	movw	r18, r20
    date_time->year = 1980 + years_leap * 4;
    6260:	81 51       	subi	r24, 0x11	; 17
    6262:	9e 4f       	sbci	r25, 0xFE	; 254
    6264:	88 0f       	add	r24, r24
    6266:	99 1f       	adc	r25, r25
    6268:	88 0f       	add	r24, r24
    626a:	99 1f       	adc	r25, r25
    626c:	99 83       	std	Y+1, r25	; 0x01
    626e:	88 83       	st	Y, r24
    bool leap = false;
    if(days >= 366)
    6270:	51 e0       	ldi	r21, 0x01	; 1
    6272:	2e 36       	cpi	r18, 0x6E	; 110
    6274:	35 07       	cpc	r19, r21
    6276:	10 f4       	brcc	.+4      	; 0x627c <clock_interpret+0x8c>
    6278:	61 e0       	ldi	r22, 0x01	; 1
    627a:	18 c0       	rjmp	.+48     	; 0x62ac <clock_interpret+0xbc>
    {
        days -= 366;
    627c:	2e 56       	subi	r18, 0x6E	; 110
    627e:	31 40       	sbci	r19, 0x01	; 1
        ++date_time->year;
    6280:	01 96       	adiw	r24, 0x01	; 1
    6282:	99 83       	std	Y+1, r25	; 0x01
    6284:	88 83       	st	Y, r24

        if(days >= 365)
    6286:	41 e0       	ldi	r20, 0x01	; 1
    6288:	2d 36       	cpi	r18, 0x6D	; 109
    628a:	34 07       	cpc	r19, r20
    628c:	70 f0       	brcs	.+28     	; 0x62aa <clock_interpret+0xba>
        {
            days -= 365;
    628e:	2d 56       	subi	r18, 0x6D	; 109
    6290:	31 40       	sbci	r19, 0x01	; 1
            ++date_time->year;
    6292:	01 96       	adiw	r24, 0x01	; 1
    6294:	99 83       	std	Y+1, r25	; 0x01
    6296:	88 83       	st	Y, r24
        }
        if(days >= 365)
    6298:	51 e0       	ldi	r21, 0x01	; 1
    629a:	2d 36       	cpi	r18, 0x6D	; 109
    629c:	35 07       	cpc	r19, r21
    629e:	28 f0       	brcs	.+10     	; 0x62aa <clock_interpret+0xba>
        {
            days -= 365;
    62a0:	2d 56       	subi	r18, 0x6D	; 109
    62a2:	31 40       	sbci	r19, 0x01	; 1
            ++date_time->year;
    62a4:	01 96       	adiw	r24, 0x01	; 1
    62a6:	99 83       	std	Y+1, r25	; 0x01
    62a8:	88 83       	st	Y, r24
    62aa:	60 e0       	ldi	r22, 0x00	; 0
    62ac:	41 e0       	ldi	r20, 0x01	; 1

    date_time->month = 1;
    while(1)
    {
        uint8_t month_days;
        if(date_time->month == 2)
    62ae:	42 30       	cpi	r20, 0x02	; 2
    62b0:	31 f4       	brne	.+12     	; 0x62be <clock_interpret+0xce>
        {
            month_days = leap ? 29 : 28;
    62b2:	66 23       	and	r22, r22
    62b4:	11 f4       	brne	.+4      	; 0x62ba <clock_interpret+0xca>
    62b6:	8c e1       	ldi	r24, 0x1C	; 28
    62b8:	0c c0       	rjmp	.+24     	; 0x62d2 <clock_interpret+0xe2>
    62ba:	8d e1       	ldi	r24, 0x1D	; 29
    62bc:	0a c0       	rjmp	.+20     	; 0x62d2 <clock_interpret+0xe2>
        }
        else if(date_time->month <= 7)
    62be:	48 30       	cpi	r20, 0x08	; 8
    62c0:	18 f4       	brcc	.+6      	; 0x62c8 <clock_interpret+0xd8>
        {
            if((date_time->month & 1) == 1)
    62c2:	40 fd       	sbrc	r20, 0
    62c4:	05 c0       	rjmp	.+10     	; 0x62d0 <clock_interpret+0xe0>
    62c6:	02 c0       	rjmp	.+4      	; 0x62cc <clock_interpret+0xdc>
            else
                month_days = 30;
        }
        else
        {
            if((date_time->month & 1) == 1)
    62c8:	40 ff       	sbrs	r20, 0
    62ca:	02 c0       	rjmp	.+4      	; 0x62d0 <clock_interpret+0xe0>
    62cc:	8e e1       	ldi	r24, 0x1E	; 30
    62ce:	01 c0       	rjmp	.+2      	; 0x62d2 <clock_interpret+0xe2>
    62d0:	8f e1       	ldi	r24, 0x1F	; 31
                month_days = 30;
            else
                month_days = 31;
        }

        if(days >= month_days)
    62d2:	90 e0       	ldi	r25, 0x00	; 0
    62d4:	54 2f       	mov	r21, r20
    62d6:	5f 5f       	subi	r21, 0xFF	; 255
    62d8:	28 17       	cp	r18, r24
    62da:	39 07       	cpc	r19, r25
    62dc:	20 f0       	brcs	.+8      	; 0x62e6 <clock_interpret+0xf6>
        {
            ++date_time->month;
            days -= month_days;
    62de:	28 1b       	sub	r18, r24
    62e0:	39 0b       	sbc	r19, r25
    62e2:	45 2f       	mov	r20, r21
    62e4:	e4 cf       	rjmp	.-56     	; 0x62ae <clock_interpret+0xbe>
        }
        else
        {
            break;
        }
    }
    62e6:	4a 83       	std	Y+2, r20	; 0x02

    date_time->day = days + 1;
    62e8:	82 2f       	mov	r24, r18
    62ea:	8f 5f       	subi	r24, 0xFF	; 255
    62ec:	8b 83       	std	Y+3, r24	; 0x03

    date_time->hour = timeval / 3600;
    62ee:	c6 01       	movw	r24, r12
    62f0:	b5 01       	movw	r22, r10
    62f2:	20 e1       	ldi	r18, 0x10	; 16
    62f4:	3e e0       	ldi	r19, 0x0E	; 14
    62f6:	40 e0       	ldi	r20, 0x00	; 0
    62f8:	50 e0       	ldi	r21, 0x00	; 0
    62fa:	0e 94 6f 3f 	call	0x7ede	; 0x7ede <__udivmodsi4>
    62fe:	2c 83       	std	Y+4, r18	; 0x04
    timeval -= date_time->hour * 3600UL;
    6300:	30 e0       	ldi	r19, 0x00	; 0
    6302:	40 e0       	ldi	r20, 0x00	; 0
    6304:	50 e0       	ldi	r21, 0x00	; 0
    6306:	ca 01       	movw	r24, r20
    6308:	b9 01       	movw	r22, r18
    630a:	20 e1       	ldi	r18, 0x10	; 16
    630c:	3e e0       	ldi	r19, 0x0E	; 14
    630e:	40 e0       	ldi	r20, 0x00	; 0
    6310:	50 e0       	ldi	r21, 0x00	; 0
    6312:	0e 94 2f 3f 	call	0x7e5e	; 0x7e5e <__mulsi3>
    6316:	86 01       	movw	r16, r12
    6318:	75 01       	movw	r14, r10
    631a:	e6 1a       	sub	r14, r22
    631c:	f7 0a       	sbc	r15, r23
    631e:	08 0b       	sbc	r16, r24
    6320:	19 0b       	sbc	r17, r25

    date_time->minute = timeval / 60;
    6322:	c8 01       	movw	r24, r16
    6324:	b7 01       	movw	r22, r14
    6326:	2c e3       	ldi	r18, 0x3C	; 60
    6328:	30 e0       	ldi	r19, 0x00	; 0
    632a:	40 e0       	ldi	r20, 0x00	; 0
    632c:	50 e0       	ldi	r21, 0x00	; 0
    632e:	0e 94 6f 3f 	call	0x7ede	; 0x7ede <__udivmodsi4>
    6332:	2d 83       	std	Y+5, r18	; 0x05
    timeval -= date_time->minute * 60;

    date_time->second = timeval;
    6334:	8c e3       	ldi	r24, 0x3C	; 60
    6336:	28 9f       	mul	r18, r24
    6338:	90 01       	movw	r18, r0
    633a:	11 24       	eor	r1, r1
    633c:	44 27       	eor	r20, r20
    633e:	37 fd       	sbrc	r19, 7
    6340:	40 95       	com	r20
    6342:	54 2f       	mov	r21, r20
    6344:	e2 1a       	sub	r14, r18
    6346:	f3 0a       	sbc	r15, r19
    6348:	04 0b       	sbc	r16, r20
    634a:	15 0b       	sbc	r17, r21
    634c:	ee 82       	std	Y+6, r14	; 0x06
}
    634e:	df 91       	pop	r29
    6350:	cf 91       	pop	r28
    6352:	1f 91       	pop	r17
    6354:	0f 91       	pop	r16
    6356:	ff 90       	pop	r15
    6358:	ef 90       	pop	r14
    635a:	df 90       	pop	r13
    635c:	cf 90       	pop	r12
    635e:	bf 90       	pop	r11
    6360:	af 90       	pop	r10
    6362:	9f 90       	pop	r9
    6364:	8f 90       	pop	r8
    6366:	08 95       	ret

00006368 <clock_init>:
/**
 * Initializes the internal clock system.
 */
void clock_init()
{
    int timer = timer_alloc(clock_interval, 0);
    6368:	81 ec       	ldi	r24, 0xC1	; 193
    636a:	91 e3       	ldi	r25, 0x31	; 49
    636c:	60 e0       	ldi	r22, 0x00	; 0
    636e:	70 e0       	ldi	r23, 0x00	; 0
    6370:	0e 94 8e 32 	call	0x651c	; 0x651c <timer_alloc>
    timer_set(timer, 1000);
    6374:	48 ee       	ldi	r20, 0xE8	; 232
    6376:	53 e0       	ldi	r21, 0x03	; 3
    6378:	60 e0       	ldi	r22, 0x00	; 0
    637a:	70 e0       	ldi	r23, 0x00	; 0
    637c:	0e 94 ec 31 	call	0x63d8	; 0x63d8 <timer_set>
}
    6380:	08 95       	ret

00006382 <clock_interval>:
/**
 * Timeout callback function for incrementing current system time.
 */
void clock_interval(int timer)
{
    ++clock_current;
    6382:	20 91 51 09 	lds	r18, 0x0951
    6386:	30 91 52 09 	lds	r19, 0x0952
    638a:	40 91 53 09 	lds	r20, 0x0953
    638e:	50 91 54 09 	lds	r21, 0x0954
    6392:	2f 5f       	subi	r18, 0xFF	; 255
    6394:	3f 4f       	sbci	r19, 0xFF	; 255
    6396:	4f 4f       	sbci	r20, 0xFF	; 255
    6398:	5f 4f       	sbci	r21, 0xFF	; 255
    639a:	20 93 51 09 	sts	0x0951, r18
    639e:	30 93 52 09 	sts	0x0952, r19
    63a2:	40 93 53 09 	sts	0x0953, r20
    63a6:	50 93 54 09 	sts	0x0954, r21
    timer_set(timer, 1000);
    63aa:	48 ee       	ldi	r20, 0xE8	; 232
    63ac:	53 e0       	ldi	r21, 0x03	; 3
    63ae:	60 e0       	ldi	r22, 0x00	; 0
    63b0:	70 e0       	ldi	r23, 0x00	; 0
    63b2:	0e 94 ec 31 	call	0x63d8	; 0x63d8 <timer_set>
}
    63b6:	08 95       	ret

000063b8 <timer_free>:
 *
 * \param[in] timer The identifier of the timer which to deallocate.
 */
void timer_free(int timer)
{
	if(!timer_valid(timer)) {
    63b8:	85 30       	cpi	r24, 0x05	; 5
    63ba:	91 05       	cpc	r25, r1
    63bc:	60 f4       	brcc	.+24     	; 0x63d6 <timer_free+0x1e>
		return;
	}

	timer_descriptors[timer].callback = 0;
    63be:	fc 01       	movw	r30, r24
    63c0:	23 e0       	ldi	r18, 0x03	; 3
    63c2:	ee 0f       	add	r30, r30
    63c4:	ff 1f       	adc	r31, r31
    63c6:	2a 95       	dec	r18
    63c8:	e1 f7       	brne	.-8      	; 0x63c2 <timer_free+0xa>
    63ca:	e8 0f       	add	r30, r24
    63cc:	f9 1f       	adc	r31, r25
    63ce:	eb 5a       	subi	r30, 0xAB	; 171
    63d0:	f6 4f       	sbci	r31, 0xF6	; 246
    63d2:	10 86       	std	Z+8, r1	; 0x08
    63d4:	17 82       	std	Z+7, r1	; 0x07
    63d6:	08 95       	ret

000063d8 <timer_set>:
 * \param[in] timer The identifier of the timer which to start.
 * \param[in] millis The number of milliseconds after which the timer will expire.
 * \returns \c true if the timer has successfully been started, \c false on failure.
 */
bool timer_set(int timer, uint32_t millis)
{
    63d8:	cf 93       	push	r28
    63da:	df 93       	push	r29
	struct timer_descriptor* t;

	if(!timer_valid(timer))
    63dc:	85 30       	cpi	r24, 0x05	; 5
    63de:	91 05       	cpc	r25, r1
    63e0:	78 f5       	brcc	.+94     	; 0x6440 <timer_set+0x68>
		return false;

	t = &timer_descriptors[timer];
    63e2:	ec 01       	movw	r28, r24
    63e4:	e3 e0       	ldi	r30, 0x03	; 3
    63e6:	cc 0f       	add	r28, r28
    63e8:	dd 1f       	adc	r29, r29
    63ea:	ea 95       	dec	r30
    63ec:	e1 f7       	brne	.-8      	; 0x63e6 <timer_set+0xe>
    63ee:	c8 0f       	add	r28, r24
    63f0:	d9 1f       	adc	r29, r25
    63f2:	cb 5a       	subi	r28, 0xAB	; 171
    63f4:	d6 4f       	sbci	r29, 0xF6	; 246
	if(!t->callback) {
    63f6:	8f 81       	ldd	r24, Y+7	; 0x07
    63f8:	98 85       	ldd	r25, Y+8	; 0x08
    63fa:	89 2b       	or	r24, r25
    63fc:	09 f1       	breq	.+66     	; 0x6440 <timer_set+0x68>
		return false;
	}

	t->next = timer_clock + (millis + TIMER_MS_PER_TICK - 1) / TIMER_MS_PER_TICK;
    63fe:	47 5f       	subi	r20, 0xF7	; 247
    6400:	5f 4f       	sbci	r21, 0xFF	; 255
    6402:	6f 4f       	sbci	r22, 0xFF	; 255
    6404:	7f 4f       	sbci	r23, 0xFF	; 255
    6406:	cb 01       	movw	r24, r22
    6408:	ba 01       	movw	r22, r20
    640a:	2a e0       	ldi	r18, 0x0A	; 10
    640c:	30 e0       	ldi	r19, 0x00	; 0
    640e:	40 e0       	ldi	r20, 0x00	; 0
    6410:	50 e0       	ldi	r21, 0x00	; 0
    6412:	0e 94 6f 3f 	call	0x7ede	; 0x7ede <__udivmodsi4>
    6416:	80 91 82 09 	lds	r24, 0x0982
    641a:	90 91 83 09 	lds	r25, 0x0983
    641e:	a0 91 84 09 	lds	r26, 0x0984
    6422:	b0 91 85 09 	lds	r27, 0x0985
    6426:	82 0f       	add	r24, r18
    6428:	93 1f       	adc	r25, r19
    642a:	a4 1f       	adc	r26, r20
    642c:	b5 1f       	adc	r27, r21
    642e:	89 83       	std	Y+1, r24	; 0x01
    6430:	9a 83       	std	Y+2, r25	; 0x02
    6432:	ab 83       	std	Y+3, r26	; 0x03
    6434:	bc 83       	std	Y+4, r27	; 0x04
	t->flags &= ~TIMER_FLAG_STOPPED;
    6436:	88 81       	ld	r24, Y
    6438:	8e 7f       	andi	r24, 0xFE	; 254
    643a:	88 83       	st	Y, r24
    643c:	81 e0       	ldi	r24, 0x01	; 1
    643e:	01 c0       	rjmp	.+2      	; 0x6442 <timer_set+0x6a>

	return true;
    6440:	80 e0       	ldi	r24, 0x00	; 0
}
    6442:	df 91       	pop	r29
    6444:	cf 91       	pop	r28
    6446:	08 95       	ret

00006448 <timer_stop>:
 * \param[in] timer The identifier of the timer which to stop.
 * \returns \c true if the timer has been stopped, \c false on failure.
 */
bool timer_stop(int timer)
{
	if(!timer_valid(timer)) {
    6448:	85 30       	cpi	r24, 0x05	; 5
    644a:	91 05       	cpc	r25, r1
    644c:	10 f0       	brcs	.+4      	; 0x6452 <timer_stop+0xa>
    644e:	80 e0       	ldi	r24, 0x00	; 0
    6450:	08 95       	ret
		return false;
	}

	timer_descriptors[timer].flags |= TIMER_FLAG_STOPPED;
    6452:	fc 01       	movw	r30, r24
    6454:	a3 e0       	ldi	r26, 0x03	; 3
    6456:	ee 0f       	add	r30, r30
    6458:	ff 1f       	adc	r31, r31
    645a:	aa 95       	dec	r26
    645c:	e1 f7       	brne	.-8      	; 0x6456 <timer_stop+0xe>
    645e:	e8 0f       	add	r30, r24
    6460:	f9 1f       	adc	r31, r25
    6462:	eb 5a       	subi	r30, 0xAB	; 171
    6464:	f6 4f       	sbci	r31, 0xF6	; 246
    6466:	80 81       	ld	r24, Z
    6468:	81 60       	ori	r24, 0x01	; 1
    646a:	80 83       	st	Z, r24
    646c:	81 e0       	ldi	r24, 0x01	; 1
	return true;
}
    646e:	08 95       	ret

00006470 <timer_expired>:
 */
bool timer_expired(int timer)
{
	struct timer_descriptor* t;

	if(!timer_valid(timer))
    6470:	85 30       	cpi	r24, 0x05	; 5
    6472:	91 05       	cpc	r25, r1
    6474:	88 f4       	brcc	.+34     	; 0x6498 <timer_expired+0x28>
		return false;

	t = &timer_descriptors[timer];
    6476:	fc 01       	movw	r30, r24
    6478:	b3 e0       	ldi	r27, 0x03	; 3
    647a:	ee 0f       	add	r30, r30
    647c:	ff 1f       	adc	r31, r31
    647e:	ba 95       	dec	r27
    6480:	e1 f7       	brne	.-8      	; 0x647a <timer_expired+0xa>
    6482:	e8 0f       	add	r30, r24
    6484:	f9 1f       	adc	r31, r25
    6486:	eb 5a       	subi	r30, 0xAB	; 171
    6488:	f6 4f       	sbci	r31, 0xF6	; 246
	if(!t->callback) {
    648a:	87 81       	ldd	r24, Z+7	; 0x07
    648c:	90 85       	ldd	r25, Z+8	; 0x08
    648e:	89 2b       	or	r24, r25
    6490:	19 f0       	breq	.+6      	; 0x6498 <timer_expired+0x28>
		return false;
	}

	return (t->flags & TIMER_FLAG_STOPPED) != 0;
    6492:	80 81       	ld	r24, Z
    6494:	81 70       	andi	r24, 0x01	; 1
    6496:	08 95       	ret
    6498:	80 e0       	ldi	r24, 0x00	; 0
}
    649a:	08 95       	ret

0000649c <timer_get_user>:
 */
uintptr_t timer_get_user(int timer)
{
	struct timer_descriptor* t;

	if(!timer_valid(timer)) {
    649c:	9c 01       	movw	r18, r24
    649e:	85 30       	cpi	r24, 0x05	; 5
    64a0:	91 05       	cpc	r25, r1
    64a2:	88 f4       	brcc	.+34     	; 0x64c6 <timer_get_user+0x2a>
		return 0;
	}

	t = &timer_descriptors[timer];
    64a4:	fc 01       	movw	r30, r24
    64a6:	83 e0       	ldi	r24, 0x03	; 3
    64a8:	ee 0f       	add	r30, r30
    64aa:	ff 1f       	adc	r31, r31
    64ac:	8a 95       	dec	r24
    64ae:	e1 f7       	brne	.-8      	; 0x64a8 <timer_get_user+0xc>
    64b0:	e2 0f       	add	r30, r18
    64b2:	f3 1f       	adc	r31, r19
    64b4:	eb 5a       	subi	r30, 0xAB	; 171
    64b6:	f6 4f       	sbci	r31, 0xF6	; 246
	if(!t->callback) {
    64b8:	87 81       	ldd	r24, Z+7	; 0x07
    64ba:	90 85       	ldd	r25, Z+8	; 0x08
    64bc:	89 2b       	or	r24, r25
    64be:	19 f0       	breq	.+6      	; 0x64c6 <timer_get_user+0x2a>
		return 0;
	}

	return t->user;
    64c0:	25 81       	ldd	r18, Z+5	; 0x05
    64c2:	36 81       	ldd	r19, Z+6	; 0x06
    64c4:	02 c0       	rjmp	.+4      	; 0x64ca <timer_get_user+0x2e>
    64c6:	20 e0       	ldi	r18, 0x00	; 0
    64c8:	30 e0       	ldi	r19, 0x00	; 0
}
    64ca:	c9 01       	movw	r24, r18
    64cc:	08 95       	ret

000064ce <timer_set_user>:
 */
bool timer_set_user(int timer, uintptr_t user)
{
	struct timer_descriptor* t;
	
	if(!timer_valid(timer)) {
    64ce:	9c 01       	movw	r18, r24
    64d0:	85 30       	cpi	r24, 0x05	; 5
    64d2:	91 05       	cpc	r25, r1
    64d4:	90 f4       	brcc	.+36     	; 0x64fa <timer_set_user+0x2c>
		return false;
	}

	t = &timer_descriptors[timer];
    64d6:	fc 01       	movw	r30, r24
    64d8:	93 e0       	ldi	r25, 0x03	; 3
    64da:	ee 0f       	add	r30, r30
    64dc:	ff 1f       	adc	r31, r31
    64de:	9a 95       	dec	r25
    64e0:	e1 f7       	brne	.-8      	; 0x64da <timer_set_user+0xc>
    64e2:	e2 0f       	add	r30, r18
    64e4:	f3 1f       	adc	r31, r19
    64e6:	eb 5a       	subi	r30, 0xAB	; 171
    64e8:	f6 4f       	sbci	r31, 0xF6	; 246
	if(!t->callback) {
    64ea:	87 81       	ldd	r24, Z+7	; 0x07
    64ec:	90 85       	ldd	r25, Z+8	; 0x08
    64ee:	89 2b       	or	r24, r25
    64f0:	21 f0       	breq	.+8      	; 0x64fa <timer_set_user+0x2c>
		return false;
	}

	t->user = user;
    64f2:	76 83       	std	Z+6, r23	; 0x06
    64f4:	65 83       	std	Z+5, r22	; 0x05
    64f6:	81 e0       	ldi	r24, 0x01	; 1
    64f8:	08 95       	ret
	return true;
    64fa:	80 e0       	ldi	r24, 0x00	; 0
}
    64fc:	08 95       	ret

000064fe <timer_number>:
 */
int timer_number(const struct timer_descriptor* timer)
{
	int t;

	if(!timer) {
    64fe:	00 97       	sbiw	r24, 0x00	; 0
    6500:	49 f0       	breq	.+18     	; 0x6514 <timer_number+0x16>
		return -1;
	}

	t  = ((int) timer - (int) &timer_descriptors[0]) / sizeof(*timer);
    6502:	85 55       	subi	r24, 0x55	; 85
    6504:	99 40       	sbci	r25, 0x09	; 9
    6506:	69 e0       	ldi	r22, 0x09	; 9
    6508:	70 e0       	ldi	r23, 0x00	; 0
    650a:	0e 94 5b 3f 	call	0x7eb6	; 0x7eb6 <__udivmodhi4>

	if(!timer_valid(t)) {
    650e:	65 30       	cpi	r22, 0x05	; 5
    6510:	71 05       	cpc	r23, r1
    6512:	10 f0       	brcs	.+4      	; 0x6518 <timer_number+0x1a>
		return -1;
	}

	return t;
    6514:	6f ef       	ldi	r22, 0xFF	; 255
    6516:	7f ef       	ldi	r23, 0xFF	; 255
}
    6518:	cb 01       	movw	r24, r22
    651a:	08 95       	ret

0000651c <timer_alloc>:
 * \param[in] callback The function to execute whenever the timer expires.
 * \param[in] user The user-defined value.
 * \returns A non-negative timer identifier on success, \c -1 on failure.
 */
int timer_alloc(timer_callback callback, uintptr_t user)
{
    651c:	9c 01       	movw	r18, r24
	struct timer_descriptor* timer;

	if(!callback) {
    651e:	00 97       	sbiw	r24, 0x00	; 0
    6520:	b9 f0       	breq	.+46     	; 0x6550 <timer_alloc+0x34>
    6522:	e5 e5       	ldi	r30, 0x55	; 85
    6524:	f9 e0       	ldi	r31, 0x09	; 9
    6526:	10 c0       	rjmp	.+32     	; 0x6548 <timer_alloc+0x2c>
		return -1;
	}

	FOREACH_TIMER(timer) {
		if(timer->callback) {
    6528:	87 81       	ldd	r24, Z+7	; 0x07
    652a:	90 85       	ldd	r25, Z+8	; 0x08
    652c:	89 2b       	or	r24, r25
    652e:	59 f4       	brne	.+22     	; 0x6546 <timer_alloc+0x2a>
			continue;
		}

		timer->callback = callback;
    6530:	30 87       	std	Z+8, r19	; 0x08
    6532:	27 83       	std	Z+7, r18	; 0x07
		timer->user = user;
    6534:	76 83       	std	Z+6, r23	; 0x06
    6536:	65 83       	std	Z+5, r22	; 0x05
		timer->flags = TIMER_FLAG_STOPPED;
    6538:	81 e0       	ldi	r24, 0x01	; 1
    653a:	80 83       	st	Z, r24

		return timer_number(timer);
    653c:	cf 01       	movw	r24, r30
    653e:	0e 94 7f 32 	call	0x64fe	; 0x64fe <timer_number>
    6542:	9c 01       	movw	r18, r24
    6544:	07 c0       	rjmp	.+14     	; 0x6554 <timer_alloc+0x38>

	if(!callback) {
		return -1;
	}

	FOREACH_TIMER(timer) {
    6546:	39 96       	adiw	r30, 0x09	; 9
    6548:	89 e0       	ldi	r24, 0x09	; 9
    654a:	e2 38       	cpi	r30, 0x82	; 130
    654c:	f8 07       	cpc	r31, r24
    654e:	61 f7       	brne	.-40     	; 0x6528 <timer_alloc+0xc>
    6550:	2f ef       	ldi	r18, 0xFF	; 255
    6552:	3f ef       	ldi	r19, 0xFF	; 255

		return timer_number(timer);
	}

	return -1;
}
    6554:	c9 01       	movw	r24, r18
    6556:	08 95       	ret

00006558 <timer_interval>:
 * intervals.
 *
 * The length of the time slice is configured with #TIMER_MS_PER_TICK.
 */
void timer_interval()
{
    6558:	0f 93       	push	r16
    655a:	1f 93       	push	r17
    655c:	cf 93       	push	r28
    655e:	df 93       	push	r29
	struct timer_descriptor* timer;

	++timer_clock;
    6560:	80 91 82 09 	lds	r24, 0x0982
    6564:	90 91 83 09 	lds	r25, 0x0983
    6568:	a0 91 84 09 	lds	r26, 0x0984
    656c:	b0 91 85 09 	lds	r27, 0x0985
    6570:	01 96       	adiw	r24, 0x01	; 1
    6572:	a1 1d       	adc	r26, r1
    6574:	b1 1d       	adc	r27, r1
    6576:	80 93 82 09 	sts	0x0982, r24
    657a:	90 93 83 09 	sts	0x0983, r25
    657e:	a0 93 84 09 	sts	0x0984, r26
    6582:	b0 93 85 09 	sts	0x0985, r27
    6586:	c5 e5       	ldi	r28, 0x55	; 85
    6588:	d9 e0       	ldi	r29, 0x09	; 9
    658a:	21 c0       	rjmp	.+66     	; 0x65ce <timer_interval+0x76>

	FOREACH_TIMER(timer) {
		if( !timer->callback || (TIMER_FLAG_STOPPED & timer->flags) ) {
    658c:	0f 81       	ldd	r16, Y+7	; 0x07
    658e:	18 85       	ldd	r17, Y+8	; 0x08
    6590:	01 15       	cp	r16, r1
    6592:	11 05       	cpc	r17, r1
    6594:	d9 f0       	breq	.+54     	; 0x65cc <timer_interval+0x74>
    6596:	68 81       	ld	r22, Y
    6598:	60 fd       	sbrc	r22, 0
    659a:	18 c0       	rjmp	.+48     	; 0x65cc <timer_interval+0x74>
			continue;
		}

		if( timer->next == timer_clock ) {
    659c:	29 81       	ldd	r18, Y+1	; 0x01
    659e:	3a 81       	ldd	r19, Y+2	; 0x02
    65a0:	4b 81       	ldd	r20, Y+3	; 0x03
    65a2:	5c 81       	ldd	r21, Y+4	; 0x04
    65a4:	80 91 82 09 	lds	r24, 0x0982
    65a8:	90 91 83 09 	lds	r25, 0x0983
    65ac:	a0 91 84 09 	lds	r26, 0x0984
    65b0:	b0 91 85 09 	lds	r27, 0x0985
    65b4:	28 17       	cp	r18, r24
    65b6:	39 07       	cpc	r19, r25
    65b8:	4a 07       	cpc	r20, r26
    65ba:	5b 07       	cpc	r21, r27
    65bc:	39 f4       	brne	.+14     	; 0x65cc <timer_interval+0x74>
			timer->flags |= TIMER_FLAG_STOPPED;
    65be:	61 60       	ori	r22, 0x01	; 1
    65c0:	68 83       	st	Y, r22
			timer->callback(timer_number(timer));
    65c2:	ce 01       	movw	r24, r28
    65c4:	0e 94 7f 32 	call	0x64fe	; 0x64fe <timer_number>
    65c8:	f8 01       	movw	r30, r16
    65ca:	09 95       	icall
{
	struct timer_descriptor* timer;

	++timer_clock;

	FOREACH_TIMER(timer) {
    65cc:	29 96       	adiw	r28, 0x09	; 9
    65ce:	89 e0       	ldi	r24, 0x09	; 9
    65d0:	c2 38       	cpi	r28, 0x82	; 130
    65d2:	d8 07       	cpc	r29, r24
    65d4:	d9 f6       	brne	.-74     	; 0x658c <timer_interval+0x34>
		if( timer->next == timer_clock ) {
			timer->flags |= TIMER_FLAG_STOPPED;
			timer->callback(timer_number(timer));
		}
	}
}
    65d6:	df 91       	pop	r29
    65d8:	cf 91       	pop	r28
    65da:	1f 91       	pop	r17
    65dc:	0f 91       	pop	r16
    65de:	08 95       	ret

000065e0 <enc424j600WriteMemoryWindow>:
/********************************************************************
 * READERS AND WRITERS
 * ******************************************************************/

void enc424j600WriteMemoryWindow(uint8_t window, uint8_t *data, uint16_t length)
{
    65e0:	fb 01       	movw	r30, r22
	uint8_t op = RBMUDA;

	if (window & GP_WINDOW)
    65e2:	28 2f       	mov	r18, r24
    65e4:	81 fd       	sbrc	r24, 1
    65e6:	02 c0       	rjmp	.+4      	; 0x65ec <enc424j600WriteMemoryWindow+0xc>
    65e8:	90 e3       	ldi	r25, 0x30	; 48
    65ea:	01 c0       	rjmp	.+2      	; 0x65ee <enc424j600WriteMemoryWindow+0xe>
    65ec:	9a e2       	ldi	r25, 0x2A	; 42
		op = WBMGP;
	if (window & RX_WINDOW)
    65ee:	22 fd       	sbrc	r18, 2
    65f0:	9e e2       	ldi	r25, 0x2E	; 46
	unselect_net_chip();
}

static void enc424j600WriteN(uint8_t op, uint8_t* data, uint16_t dataLen)
{
	select_net_chip();
    65f2:	c0 98       	cbi	0x18, 0	; 24

	// issue read command
	SPDR = op;
    65f4:	9f b9       	out	0x0f, r25	; 15
	// wail until all is sent
	while(!(SPSR & (1 << SPIF)));
    65f6:	77 9b       	sbis	0x0e, 7	; 14
    65f8:	fe cf       	rjmp	.-4      	; 0x65f6 <enc424j600WriteMemoryWindow+0x16>
    65fa:	07 c0       	rjmp	.+14     	; 0x660a <enc424j600WriteMemoryWindow+0x2a>
	
	while(dataLen--) {
		// start sending data to SPI
		SPDR = *data++;
    65fc:	80 81       	ld	r24, Z
    65fe:	8f b9       	out	0x0f, r24	; 15
		// wail until all is sent
		while (!(SPSR & (1 << SPIF)));
    6600:	77 9b       	sbis	0x0e, 7	; 14
    6602:	fe cf       	rjmp	.-4      	; 0x6600 <enc424j600WriteMemoryWindow+0x20>
	// wail until all is sent
	while(!(SPSR & (1 << SPIF)));
	
	while(dataLen--) {
		// start sending data to SPI
		SPDR = *data++;
    6604:	31 96       	adiw	r30, 0x01	; 1
    6606:	41 50       	subi	r20, 0x01	; 1
    6608:	50 40       	sbci	r21, 0x00	; 0
	// issue read command
	SPDR = op;
	// wail until all is sent
	while(!(SPSR & (1 << SPIF)));
	
	while(dataLen--) {
    660a:	41 15       	cp	r20, r1
    660c:	51 05       	cpc	r21, r1
    660e:	b1 f7       	brne	.-20     	; 0x65fc <enc424j600WriteMemoryWindow+0x1c>
		SPDR = *data++;
		// wail until all is sent
		while (!(SPSR & (1 << SPIF)));
	}
	
	unselect_net_chip();
    6610:	c0 9a       	sbi	0x18, 0	; 24
		op = WBMGP;
	if (window & RX_WINDOW)
		op = WBMRX;

	enc424j600WriteN(op, data, length);
}
    6612:	08 95       	ret

00006614 <enc424j600ReadMemoryWindow>:

void enc424j600ReadMemoryWindow(uint8_t window, uint8_t *data, uint16_t length)
{
    6614:	fb 01       	movw	r30, r22
	if (length == 0u)
    6616:	41 15       	cp	r20, r1
    6618:	51 05       	cpc	r21, r1
    661a:	a1 f0       	breq	.+40     	; 0x6644 <enc424j600ReadMemoryWindow+0x30>
		return;

	uint8_t op = RBMUDA;

	if (window & GP_WINDOW)
    661c:	81 fd       	sbrc	r24, 1
    661e:	02 c0       	rjmp	.+4      	; 0x6624 <enc424j600ReadMemoryWindow+0x10>
    6620:	90 e3       	ldi	r25, 0x30	; 48
    6622:	01 c0       	rjmp	.+2      	; 0x6626 <enc424j600ReadMemoryWindow+0x12>
    6624:	98 e2       	ldi	r25, 0x28	; 40
		op = RBMGP;
	if (window & RX_WINDOW)
    6626:	82 fd       	sbrc	r24, 2
    6628:	9c e2       	ldi	r25, 0x2C	; 44
	while (enc424j600ReadReg(MISTAT) & MISTAT_BUSY);
}

static void enc424j600ReadN(uint8_t op, uint8_t* data, uint16_t dataLen)
{
	select_net_chip();
    662a:	c0 98       	cbi	0x18, 0	; 24

	// issue read command
	SPDR = op;
    662c:	9f b9       	out	0x0f, r25	; 15
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));
    662e:	77 9b       	sbis	0x0e, 7	; 14
    6630:	fe cf       	rjmp	.-4      	; 0x662e <enc424j600ReadMemoryWindow+0x1a>

	while (dataLen--) {
		// wait for answer
		SPDR = 0x00;
    6632:	1f b8       	out	0x0f, r1	; 15
		while(!(SPSR & (1 << SPIF)));
    6634:	77 9b       	sbis	0x0e, 7	; 14
    6636:	fe cf       	rjmp	.-4      	; 0x6634 <enc424j600ReadMemoryWindow+0x20>
		*data++ = SPDR;
    6638:	8f b1       	in	r24, 0x0f	; 15
    663a:	81 93       	st	Z+, r24
    663c:	41 50       	subi	r20, 0x01	; 1
    663e:	50 40       	sbci	r21, 0x00	; 0
	// issue read command
	SPDR = op;
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));

	while (dataLen--) {
    6640:	c1 f7       	brne	.-16     	; 0x6632 <enc424j600ReadMemoryWindow+0x1e>
		SPDR = 0x00;
		while(!(SPSR & (1 << SPIF)));
		*data++ = SPDR;
	}

	unselect_net_chip();
    6642:	c0 9a       	sbi	0x18, 0	; 24
    6644:	08 95       	ret

00006646 <enc424j600ExecuteOp0>:
 */
static void enc424j600ExecuteOp0(uint8_t op)
{
	uint8_t dummy;

	select_net_chip();
    6646:	c0 98       	cbi	0x18, 0	; 24

	// issue read command
	SPDR = op;
    6648:	8f b9       	out	0x0f, r24	; 15
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));
    664a:	77 9b       	sbis	0x0e, 7	; 14
    664c:	fe cf       	rjmp	.-4      	; 0x664a <enc424j600ExecuteOp0+0x4>
	// read answer
	dummy = SPDR;
    664e:	8f b1       	in	r24, 0x0f	; 15

	unselect_net_chip();
    6650:	c0 9a       	sbi	0x18, 0	; 24
}
    6652:	08 95       	ret

00006654 <enc424j600ExecuteOp8>:
 */
uint8_t enc424j600ExecuteOp8(uint8_t op, uint8_t data)
{
	uint8_t returnValue;

	select_net_chip();
    6654:	c0 98       	cbi	0x18, 0	; 24

	// issue write command
	SPDR = op;
    6656:	8f b9       	out	0x0f, r24	; 15
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));
    6658:	77 9b       	sbis	0x0e, 7	; 14
    665a:	fe cf       	rjmp	.-4      	; 0x6658 <enc424j600ExecuteOp8+0x4>
	// start sending data to SPI
	SPDR = data;
    665c:	6f b9       	out	0x0f, r22	; 15
	// wain until all is sent
	while (!(SPSR & (1 << SPIF)));
    665e:	77 9b       	sbis	0x0e, 7	; 14
    6660:	fe cf       	rjmp	.-4      	; 0x665e <enc424j600ExecuteOp8+0xa>
	// read answer
	returnValue = SPDR;
    6662:	8f b1       	in	r24, 0x0f	; 15

	unselect_net_chip();
    6664:	c0 9a       	sbi	0x18, 0	; 24

	return returnValue;
}
    6666:	08 95       	ret

00006668 <enc424j600ExecuteOp16>:
 * Write data to SPI with operation
 * @variable <uint8_t> op - SPI operation
 * @variable <uint16_t> data - data
 */
uint16_t enc424j600ExecuteOp16(uint8_t op, uint16_t data)
{
    6668:	df 93       	push	r29
    666a:	cf 93       	push	r28
    666c:	00 d0       	rcall	.+0      	; 0x666e <enc424j600ExecuteOp16+0x6>
    666e:	00 d0       	rcall	.+0      	; 0x6670 <enc424j600ExecuteOp16+0x8>
    6670:	cd b7       	in	r28, 0x3d	; 61
    6672:	de b7       	in	r29, 0x3e	; 62
    6674:	7c 83       	std	Y+4, r23	; 0x04
    6676:	6b 83       	std	Y+3, r22	; 0x03
	uint16_t x, returnValue;

	select_net_chip();
    6678:	c0 98       	cbi	0x18, 0	; 24

	// issue write command
	SPDR = op;
    667a:	8f b9       	out	0x0f, r24	; 15
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));
    667c:	77 9b       	sbis	0x0e, 7	; 14
    667e:	fe cf       	rjmp	.-4      	; 0x667c <enc424j600ExecuteOp16+0x14>
    6680:	fe 01       	movw	r30, r28
    6682:	33 96       	adiw	r30, 0x03	; 3
    6684:	de 01       	movw	r26, r28
    6686:	11 96       	adiw	r26, 0x01	; 1
	// in this cycle, data are sent
	for
	(x = 0; x < 2; x++) {
    6688:	9e 01       	movw	r18, r28
    668a:	2b 5f       	subi	r18, 0xFB	; 251
    668c:	3f 4f       	sbci	r19, 0xFF	; 255
		// start sending data to SPI
		SPDR = ((uint8_t*) & data)[x];
    668e:	80 81       	ld	r24, Z
    6690:	8f b9       	out	0x0f, r24	; 15
		// wain until all is sent
		while (!(SPSR & (1 << SPIF)));
    6692:	77 9b       	sbis	0x0e, 7	; 14
    6694:	fe cf       	rjmp	.-4      	; 0x6692 <enc424j600ExecuteOp16+0x2a>
		// read answer
		((uint8_t*) & returnValue)[x] = SPDR;
    6696:	8f b1       	in	r24, 0x0f	; 15
    6698:	8d 93       	st	X+, r24
    669a:	31 96       	adiw	r30, 0x01	; 1
	SPDR = op;
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));
	// in this cycle, data are sent
	for
	(x = 0; x < 2; x++) {
    669c:	e2 17       	cp	r30, r18
    669e:	f3 07       	cpc	r31, r19
    66a0:	b1 f7       	brne	.-20     	; 0x668e <enc424j600ExecuteOp16+0x26>
		while (!(SPSR & (1 << SPIF)));
		// read answer
		((uint8_t*) & returnValue)[x] = SPDR;
	}

	unselect_net_chip();
    66a2:	c0 9a       	sbi	0x18, 0	; 24

	return returnValue;
}
    66a4:	89 81       	ldd	r24, Y+1	; 0x01
    66a6:	9a 81       	ldd	r25, Y+2	; 0x02
    66a8:	0f 90       	pop	r0
    66aa:	0f 90       	pop	r0
    66ac:	0f 90       	pop	r0
    66ae:	0f 90       	pop	r0
    66b0:	cf 91       	pop	r28
    66b2:	df 91       	pop	r29
    66b4:	08 95       	ret

000066b6 <enc424j600BFSReg>:
	
	unselect_net_chip();
}

static void enc424j600BFSReg(uint16_t address, uint16_t bitMask)
{
    66b6:	0f 93       	push	r16
    66b8:	1f 93       	push	r17
    66ba:	cf 93       	push	r28
    66bc:	df 93       	push	r29
    66be:	08 2f       	mov	r16, r24
    66c0:	eb 01       	movw	r28, r22
	uint8_t bank;

	// See if we need to change register banks
	bank = ((int8_t) address) & 0xE0;
    66c2:	18 2f       	mov	r17, r24
    66c4:	10 7e       	andi	r17, 0xE0	; 224
	if (bank != currentBank) {
    66c6:	80 91 86 09 	lds	r24, 0x0986
    66ca:	18 17       	cp	r17, r24
    66cc:	99 f0       	breq	.+38     	; 0x66f4 <enc424j600BFSReg+0x3e>
		if (bank == (0x0u << 5))
    66ce:	11 23       	and	r17, r17
    66d0:	11 f4       	brne	.+4      	; 0x66d6 <enc424j600BFSReg+0x20>
			enc424j600ExecuteOp0(B0SEL);
    66d2:	80 ec       	ldi	r24, 0xC0	; 192
    66d4:	0b c0       	rjmp	.+22     	; 0x66ec <enc424j600BFSReg+0x36>
		else if (bank == (0x1u << 5))
    66d6:	10 32       	cpi	r17, 0x20	; 32
    66d8:	11 f4       	brne	.+4      	; 0x66de <enc424j600BFSReg+0x28>
			enc424j600ExecuteOp0(B1SEL);
    66da:	82 ec       	ldi	r24, 0xC2	; 194
    66dc:	07 c0       	rjmp	.+14     	; 0x66ec <enc424j600BFSReg+0x36>
		else if (bank == (0x2u << 5))
    66de:	10 34       	cpi	r17, 0x40	; 64
    66e0:	11 f4       	brne	.+4      	; 0x66e6 <enc424j600BFSReg+0x30>
			enc424j600ExecuteOp0(B2SEL);
    66e2:	84 ec       	ldi	r24, 0xC4	; 196
    66e4:	03 c0       	rjmp	.+6      	; 0x66ec <enc424j600BFSReg+0x36>
		else if (bank == (0x3u << 5))
    66e6:	10 36       	cpi	r17, 0x60	; 96
    66e8:	19 f4       	brne	.+6      	; 0x66f0 <enc424j600BFSReg+0x3a>
			enc424j600ExecuteOp0(B3SEL);
    66ea:	86 ec       	ldi	r24, 0xC6	; 198
    66ec:	0e 94 23 33 	call	0x6646	; 0x6646 <enc424j600ExecuteOp0>

		currentBank = bank;
    66f0:	10 93 86 09 	sts	0x0986, r17
	}

	enc424j600ExecuteOp16(BFS | (address & 0x1F), bitMask);
    66f4:	0f 71       	andi	r16, 0x1F	; 31
    66f6:	80 2f       	mov	r24, r16
    66f8:	80 68       	ori	r24, 0x80	; 128
    66fa:	be 01       	movw	r22, r28
    66fc:	0e 94 34 33 	call	0x6668	; 0x6668 <enc424j600ExecuteOp16>
}
    6700:	df 91       	pop	r29
    6702:	cf 91       	pop	r28
    6704:	1f 91       	pop	r17
    6706:	0f 91       	pop	r16
    6708:	08 95       	ret

0000670a <enc424j600ExecuteOp32>:
 * Write data to SPI with operation
 * @variable <uint8_t> op - SPI operation
 * @variable <uint32_t> data - data
 */
uint32_t enc424j600ExecuteOp32(uint8_t op, uint32_t data)
{
    670a:	df 93       	push	r29
    670c:	cf 93       	push	r28
    670e:	00 d0       	rcall	.+0      	; 0x6710 <enc424j600ExecuteOp32+0x6>
    6710:	00 d0       	rcall	.+0      	; 0x6712 <enc424j600ExecuteOp32+0x8>
    6712:	00 d0       	rcall	.+0      	; 0x6714 <enc424j600ExecuteOp32+0xa>
    6714:	cd b7       	in	r28, 0x3d	; 61
    6716:	de b7       	in	r29, 0x3e	; 62
    6718:	4b 83       	std	Y+3, r20	; 0x03
    671a:	5c 83       	std	Y+4, r21	; 0x04
    671c:	6d 83       	std	Y+5, r22	; 0x05
    671e:	7e 83       	std	Y+6, r23	; 0x06
	uint16_t returnValue;

	select_net_chip();
    6720:	c0 98       	cbi	0x18, 0	; 24

	// issue write command
	SPDR = op;
    6722:	8f b9       	out	0x0f, r24	; 15
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));
    6724:	77 9b       	sbis	0x0e, 7	; 14
    6726:	fe cf       	rjmp	.-4      	; 0x6724 <enc424j600ExecuteOp32+0x1a>
    6728:	fe 01       	movw	r30, r28
    672a:	33 96       	adiw	r30, 0x03	; 3
    672c:	de 01       	movw	r26, r28
    672e:	11 96       	adiw	r26, 0x01	; 1
	// in this cycle, data are sent
	for (int x = 0; x < 3; x++) {
    6730:	9e 01       	movw	r18, r28
    6732:	2a 5f       	subi	r18, 0xFA	; 250
    6734:	3f 4f       	sbci	r19, 0xFF	; 255
		// start sending data to SPI
		SPDR = ((uint8_t*) & data)[x];
    6736:	80 81       	ld	r24, Z
    6738:	8f b9       	out	0x0f, r24	; 15
		// wain until all is sent
		while (!(SPSR & (1 << SPIF)));
    673a:	77 9b       	sbis	0x0e, 7	; 14
    673c:	fe cf       	rjmp	.-4      	; 0x673a <enc424j600ExecuteOp32+0x30>
		// read answer
		((uint8_t*) & returnValue)[x] = SPDR;
    673e:	8f b1       	in	r24, 0x0f	; 15
    6740:	8d 93       	st	X+, r24
    6742:	31 96       	adiw	r30, 0x01	; 1
	// issue write command
	SPDR = op;
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));
	// in this cycle, data are sent
	for (int x = 0; x < 3; x++) {
    6744:	e2 17       	cp	r30, r18
    6746:	f3 07       	cpc	r31, r19
    6748:	b1 f7       	brne	.-20     	; 0x6736 <enc424j600ExecuteOp32+0x2c>
		while (!(SPSR & (1 << SPIF)));
		// read answer
		((uint8_t*) & returnValue)[x] = SPDR;
	}

	unselect_net_chip();
    674a:	c0 9a       	sbi	0x18, 0	; 24
    674c:	89 81       	ldd	r24, Y+1	; 0x01
    674e:	9a 81       	ldd	r25, Y+2	; 0x02

	return returnValue;
}
    6750:	bc 01       	movw	r22, r24
    6752:	80 e0       	ldi	r24, 0x00	; 0
    6754:	90 e0       	ldi	r25, 0x00	; 0
    6756:	26 96       	adiw	r28, 0x06	; 6
    6758:	0f b6       	in	r0, 0x3f	; 63
    675a:	f8 94       	cli
    675c:	de bf       	out	0x3e, r29	; 62
    675e:	0f be       	out	0x3f, r0	; 63
    6760:	cd bf       	out	0x3d, r28	; 61
    6762:	cf 91       	pop	r28
    6764:	df 91       	pop	r29
    6766:	08 95       	ret

00006768 <enc424j600WriteReg>:
 * Writes to register
 * @variable <uint16_t> address - register address
 * @variable <uint16_t> data - data to register
 */
static void enc424j600WriteReg(uint16_t address, uint16_t data)
{
    6768:	0f 93       	push	r16
    676a:	1f 93       	push	r17
    676c:	df 93       	push	r29
    676e:	cf 93       	push	r28
    6770:	00 d0       	rcall	.+0      	; 0x6772 <enc424j600WriteReg+0xa>
    6772:	00 d0       	rcall	.+0      	; 0x6774 <enc424j600WriteReg+0xc>
    6774:	00 d0       	rcall	.+0      	; 0x6776 <enc424j600WriteReg+0xe>
    6776:	cd b7       	in	r28, 0x3d	; 61
    6778:	de b7       	in	r29, 0x3e	; 62
    677a:	08 2f       	mov	r16, r24
    677c:	7e 83       	std	Y+6, r23	; 0x06
    677e:	6d 83       	std	Y+5, r22	; 0x05
	uint8_t bank;

	// See if we need to change register banks
	bank = ((uint8_t) address) & 0xE0;
    6780:	18 2f       	mov	r17, r24
    6782:	10 7e       	andi	r17, 0xE0	; 224
	if (bank <= (0x3u << 5)) {
    6784:	11 36       	cpi	r17, 0x61	; 97
    6786:	f8 f4       	brcc	.+62     	; 0x67c6 <enc424j600WriteReg+0x5e>
		if (bank != currentBank) {
    6788:	80 91 86 09 	lds	r24, 0x0986
    678c:	18 17       	cp	r17, r24
    678e:	99 f0       	breq	.+38     	; 0x67b6 <enc424j600WriteReg+0x4e>
			if (bank == (0x0u << 5))
    6790:	11 23       	and	r17, r17
    6792:	11 f4       	brne	.+4      	; 0x6798 <enc424j600WriteReg+0x30>
				enc424j600ExecuteOp0(B0SEL);
    6794:	80 ec       	ldi	r24, 0xC0	; 192
    6796:	0b c0       	rjmp	.+22     	; 0x67ae <enc424j600WriteReg+0x46>
			else if (bank == (0x1u << 5))
    6798:	10 32       	cpi	r17, 0x20	; 32
    679a:	11 f4       	brne	.+4      	; 0x67a0 <enc424j600WriteReg+0x38>
				enc424j600ExecuteOp0(B1SEL);
    679c:	82 ec       	ldi	r24, 0xC2	; 194
    679e:	07 c0       	rjmp	.+14     	; 0x67ae <enc424j600WriteReg+0x46>
			else if (bank == (0x2u << 5))
    67a0:	10 34       	cpi	r17, 0x40	; 64
    67a2:	11 f4       	brne	.+4      	; 0x67a8 <enc424j600WriteReg+0x40>
				enc424j600ExecuteOp0(B2SEL);
    67a4:	84 ec       	ldi	r24, 0xC4	; 196
    67a6:	03 c0       	rjmp	.+6      	; 0x67ae <enc424j600WriteReg+0x46>
			else if (bank == (0x3u << 5))
    67a8:	10 36       	cpi	r17, 0x60	; 96
    67aa:	19 f4       	brne	.+6      	; 0x67b2 <enc424j600WriteReg+0x4a>
				enc424j600ExecuteOp0(B3SEL);
    67ac:	86 ec       	ldi	r24, 0xC6	; 198
    67ae:	0e 94 23 33 	call	0x6646	; 0x6646 <enc424j600ExecuteOp0>

			currentBank = bank;
    67b2:	10 93 86 09 	sts	0x0986, r17
		}
		enc424j600ExecuteOp16(WCR | (address & 0x1F), data);
    67b6:	0f 71       	andi	r16, 0x1F	; 31
    67b8:	6d 81       	ldd	r22, Y+5	; 0x05
    67ba:	7e 81       	ldd	r23, Y+6	; 0x06
    67bc:	80 2f       	mov	r24, r16
    67be:	80 64       	ori	r24, 0x40	; 64
    67c0:	0e 94 34 33 	call	0x6668	; 0x6668 <enc424j600ExecuteOp16>
    67c4:	0e c0       	rjmp	.+28     	; 0x67e2 <enc424j600WriteReg+0x7a>
	} else {
		uint32_t data32;
		((uint8_t*) & data32)[0] = (uint8_t) address;
    67c6:	fe 01       	movw	r30, r28
    67c8:	31 96       	adiw	r30, 0x01	; 1
    67ca:	89 83       	std	Y+1, r24	; 0x01
		((uint8_t*) & data32)[1] = ((uint8_t*) & data)[0];
    67cc:	8d 81       	ldd	r24, Y+5	; 0x05
    67ce:	81 83       	std	Z+1, r24	; 0x01
		((uint8_t*) & data32)[2] = ((uint8_t*) & data)[1];
    67d0:	8e 81       	ldd	r24, Y+6	; 0x06
    67d2:	82 83       	std	Z+2, r24	; 0x02
		enc424j600ExecuteOp32(WCRU, data32);
    67d4:	49 81       	ldd	r20, Y+1	; 0x01
    67d6:	5a 81       	ldd	r21, Y+2	; 0x02
    67d8:	6b 81       	ldd	r22, Y+3	; 0x03
    67da:	7c 81       	ldd	r23, Y+4	; 0x04
    67dc:	82 e2       	ldi	r24, 0x22	; 34
    67de:	0e 94 85 33 	call	0x670a	; 0x670a <enc424j600ExecuteOp32>
	}

}
    67e2:	26 96       	adiw	r28, 0x06	; 6
    67e4:	0f b6       	in	r0, 0x3f	; 63
    67e6:	f8 94       	cli
    67e8:	de bf       	out	0x3e, r29	; 62
    67ea:	0f be       	out	0x3f, r0	; 63
    67ec:	cd bf       	out	0x3d, r28	; 61
    67ee:	cf 91       	pop	r28
    67f0:	df 91       	pop	r29
    67f2:	1f 91       	pop	r17
    67f4:	0f 91       	pop	r16
    67f6:	08 95       	ret

000067f8 <enc424j600ReadReg>:
 * Reads from address
 * @variable <uint16_t> address - register address
 * @return <uint16_t> data - data in register
 */
static uint16_t enc424j600ReadReg(uint16_t address)
{
    67f8:	ef 92       	push	r14
    67fa:	ff 92       	push	r15
    67fc:	1f 93       	push	r17
    67fe:	df 93       	push	r29
    6800:	cf 93       	push	r28
    6802:	00 d0       	rcall	.+0      	; 0x6804 <enc424j600ReadReg+0xc>
    6804:	00 d0       	rcall	.+0      	; 0x6806 <enc424j600ReadReg+0xe>
    6806:	00 d0       	rcall	.+0      	; 0x6808 <enc424j600ReadReg+0x10>
    6808:	cd b7       	in	r28, 0x3d	; 61
    680a:	de b7       	in	r29, 0x3e	; 62
    680c:	7c 01       	movw	r14, r24
	uint16_t returnValue;
	uint8_t bank;

	// See if we need to change register banks
	bank = ((uint8_t) address) & 0xE0;
    680e:	18 2f       	mov	r17, r24
    6810:	10 7e       	andi	r17, 0xE0	; 224
	if (bank <= (0x3u << 5)) {
    6812:	11 36       	cpi	r17, 0x61	; 97
    6814:	00 f5       	brcc	.+64     	; 0x6856 <enc424j600ReadReg+0x5e>
		if (bank != currentBank) {
    6816:	80 91 86 09 	lds	r24, 0x0986
    681a:	18 17       	cp	r17, r24
    681c:	99 f0       	breq	.+38     	; 0x6844 <enc424j600ReadReg+0x4c>
			if (bank == (0x0u << 5))
    681e:	11 23       	and	r17, r17
    6820:	11 f4       	brne	.+4      	; 0x6826 <enc424j600ReadReg+0x2e>
				enc424j600ExecuteOp0(B0SEL);
    6822:	80 ec       	ldi	r24, 0xC0	; 192
    6824:	0b c0       	rjmp	.+22     	; 0x683c <enc424j600ReadReg+0x44>
			else if (bank == (0x1u << 5))
    6826:	10 32       	cpi	r17, 0x20	; 32
    6828:	11 f4       	brne	.+4      	; 0x682e <enc424j600ReadReg+0x36>
				enc424j600ExecuteOp0(B1SEL);
    682a:	82 ec       	ldi	r24, 0xC2	; 194
    682c:	07 c0       	rjmp	.+14     	; 0x683c <enc424j600ReadReg+0x44>
			else if (bank == (0x2u << 5))
    682e:	10 34       	cpi	r17, 0x40	; 64
    6830:	11 f4       	brne	.+4      	; 0x6836 <enc424j600ReadReg+0x3e>
				enc424j600ExecuteOp0(B2SEL);
    6832:	84 ec       	ldi	r24, 0xC4	; 196
    6834:	03 c0       	rjmp	.+6      	; 0x683c <enc424j600ReadReg+0x44>
			else if (bank == (0x3u << 5))
    6836:	10 36       	cpi	r17, 0x60	; 96
    6838:	19 f4       	brne	.+6      	; 0x6840 <enc424j600ReadReg+0x48>
				enc424j600ExecuteOp0(B3SEL);
    683a:	86 ec       	ldi	r24, 0xC6	; 198
    683c:	0e 94 23 33 	call	0x6646	; 0x6646 <enc424j600ExecuteOp0>

			currentBank = bank;
    6840:	10 93 86 09 	sts	0x0986, r17
		}
		returnValue = enc424j600ExecuteOp16(RCR | (address & 0x1F), 0x0000);
    6844:	8e 2d       	mov	r24, r14
    6846:	8f 71       	andi	r24, 0x1F	; 31
    6848:	60 e0       	ldi	r22, 0x00	; 0
    684a:	70 e0       	ldi	r23, 0x00	; 0
    684c:	0e 94 34 33 	call	0x6668	; 0x6668 <enc424j600ExecuteOp16>
    6850:	9a 83       	std	Y+2, r25	; 0x02
    6852:	89 83       	std	Y+1, r24	; 0x01
    6854:	10 c0       	rjmp	.+32     	; 0x6876 <enc424j600ReadReg+0x7e>
	} else {
		uint32_t returnValue32 = enc424j600ExecuteOp32(RCRU, (uint32_t) address);
    6856:	ac 01       	movw	r20, r24
    6858:	60 e0       	ldi	r22, 0x00	; 0
    685a:	70 e0       	ldi	r23, 0x00	; 0
    685c:	80 e2       	ldi	r24, 0x20	; 32
    685e:	0e 94 85 33 	call	0x670a	; 0x670a <enc424j600ExecuteOp32>
    6862:	6b 83       	std	Y+3, r22	; 0x03
    6864:	7c 83       	std	Y+4, r23	; 0x04
    6866:	8d 83       	std	Y+5, r24	; 0x05
    6868:	9e 83       	std	Y+6, r25	; 0x06
		((uint8_t*) & returnValue)[0] = ((uint8_t*) & returnValue32)[1];
    686a:	fe 01       	movw	r30, r28
    686c:	33 96       	adiw	r30, 0x03	; 3
    686e:	81 81       	ldd	r24, Z+1	; 0x01
    6870:	89 83       	std	Y+1, r24	; 0x01
		((uint8_t*) & returnValue)[1] = ((uint8_t*) & returnValue32)[2];
    6872:	82 81       	ldd	r24, Z+2	; 0x02
    6874:	8a 83       	std	Y+2, r24	; 0x02
	}

	return returnValue;
}
    6876:	89 81       	ldd	r24, Y+1	; 0x01
    6878:	9a 81       	ldd	r25, Y+2	; 0x02
    687a:	26 96       	adiw	r28, 0x06	; 6
    687c:	0f b6       	in	r0, 0x3f	; 63
    687e:	f8 94       	cli
    6880:	de bf       	out	0x3e, r29	; 62
    6882:	0f be       	out	0x3f, r0	; 63
    6884:	cd bf       	out	0x3d, r28	; 61
    6886:	cf 91       	pop	r28
    6888:	df 91       	pop	r29
    688a:	1f 91       	pop	r17
    688c:	ff 90       	pop	r15
    688e:	ef 90       	pop	r14
    6890:	08 95       	ret

00006892 <enc424j600WritePHYReg>:

	return returnValue;
}

void enc424j600WritePHYReg(uint8_t address, uint16_t Data)
{
    6892:	0f 93       	push	r16
    6894:	1f 93       	push	r17
    6896:	8b 01       	movw	r16, r22
	// Write the register address
	enc424j600WriteReg(MIREGADR, 0x0100 | address);
    6898:	68 2f       	mov	r22, r24
    689a:	70 e0       	ldi	r23, 0x00	; 0
    689c:	71 60       	ori	r23, 0x01	; 1
    689e:	84 e5       	ldi	r24, 0x54	; 84
    68a0:	90 e0       	ldi	r25, 0x00	; 0
    68a2:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>

	// Write the data
	enc424j600WriteReg(MIWR, Data);
    68a6:	86 e6       	ldi	r24, 0x66	; 102
    68a8:	90 e0       	ldi	r25, 0x00	; 0
    68aa:	b8 01       	movw	r22, r16
    68ac:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>

	// Wait until the PHY register has been written
	while (enc424j600ReadReg(MISTAT) & MISTAT_BUSY);
    68b0:	8a e6       	ldi	r24, 0x6A	; 106
    68b2:	90 e0       	ldi	r25, 0x00	; 0
    68b4:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
    68b8:	80 fd       	sbrc	r24, 0
    68ba:	fa cf       	rjmp	.-12     	; 0x68b0 <enc424j600WritePHYReg+0x1e>
}
    68bc:	1f 91       	pop	r17
    68be:	0f 91       	pop	r16
    68c0:	08 95       	ret

000068c2 <enc424j600ReadPHYReg>:
uint16_t enc424j600ReadPHYReg(uint8_t address)
{
	uint16_t returnValue;

	// Set the right address and start the register read operation
	enc424j600WriteReg(MIREGADR, 0x0100 | address);
    68c2:	68 2f       	mov	r22, r24
    68c4:	70 e0       	ldi	r23, 0x00	; 0
    68c6:	71 60       	ori	r23, 0x01	; 1
    68c8:	84 e5       	ldi	r24, 0x54	; 84
    68ca:	90 e0       	ldi	r25, 0x00	; 0
    68cc:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>
	enc424j600WriteReg(MICMD, MICMD_MIIRD);
    68d0:	82 e5       	ldi	r24, 0x52	; 82
    68d2:	90 e0       	ldi	r25, 0x00	; 0
    68d4:	61 e0       	ldi	r22, 0x01	; 1
    68d6:	70 e0       	ldi	r23, 0x00	; 0
    68d8:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>

	// Loop to wait until the PHY register has been read through the MII
	// This requires 25.6us
	while (enc424j600ReadReg(MISTAT) & MISTAT_BUSY);
    68dc:	8a e6       	ldi	r24, 0x6A	; 106
    68de:	90 e0       	ldi	r25, 0x00	; 0
    68e0:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
    68e4:	80 fd       	sbrc	r24, 0
    68e6:	fa cf       	rjmp	.-12     	; 0x68dc <enc424j600ReadPHYReg+0x1a>

	// Stop reading
	enc424j600WriteReg(MICMD, 0x0000);
    68e8:	82 e5       	ldi	r24, 0x52	; 82
    68ea:	90 e0       	ldi	r25, 0x00	; 0
    68ec:	60 e0       	ldi	r22, 0x00	; 0
    68ee:	70 e0       	ldi	r23, 0x00	; 0
    68f0:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>

	// Obtain results and return
	returnValue = enc424j600ReadReg(MIRD);
    68f4:	88 e6       	ldi	r24, 0x68	; 104
    68f6:	90 e0       	ldi	r25, 0x00	; 0
    68f8:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>

	return returnValue;
}
    68fc:	08 95       	ret

000068fe <enc424j600MACFlush>:

	return len;
}

void enc424j600MACFlush(void)
{
    68fe:	cf 93       	push	r28
    6900:	df 93       	push	r29
	// Check to see if the duplex status has changed.  This can
	// change if the user unplugs the cable and plugs it into a
	// different node.  Auto-negotiation will automatically set
	// the duplex in the PHY, but we must also update the MAC
	// inter-packet gap timing and duplex state to match.
	if(enc424j600ReadReg(EIR) & EIR_LINKIF) {
    6902:	8c e1       	ldi	r24, 0x1C	; 28
    6904:	90 e0       	ldi	r25, 0x00	; 0
    6906:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
    690a:	93 ff       	sbrs	r25, 3
    690c:	2e c0       	rjmp	.+92     	; 0x696a <enc424j600MACFlush+0x6c>
{
	uint8_t bank;

	// See if we need to change register banks
	bank = ((uint8_t) address) & 0xE0;
	if (bank != currentBank) {
    690e:	80 91 86 09 	lds	r24, 0x0986
    6912:	88 23       	and	r24, r24
    6914:	29 f0       	breq	.+10     	; 0x6920 <enc424j600MACFlush+0x22>
		if (bank == (0x0u << 5))
			enc424j600ExecuteOp0(B0SEL);
    6916:	80 ec       	ldi	r24, 0xC0	; 192
    6918:	0e 94 23 33 	call	0x6646	; 0x6646 <enc424j600ExecuteOp0>
		else if (bank == (0x2u << 5))
			enc424j600ExecuteOp0(B2SEL);
		else if (bank == (0x3u << 5))
			enc424j600ExecuteOp0(B3SEL);

		currentBank = bank;
    691c:	10 92 86 09 	sts	0x0986, r1
	}

	enc424j600ExecuteOp16(BFC | (address & 0x1F), bitMask);
    6920:	8c eb       	ldi	r24, 0xBC	; 188
    6922:	60 e0       	ldi	r22, 0x00	; 0
    6924:	78 e0       	ldi	r23, 0x08	; 8
    6926:	0e 94 34 33 	call	0x6668	; 0x6668 <enc424j600ExecuteOp16>
	// inter-packet gap timing and duplex state to match.
	if(enc424j600ReadReg(EIR) & EIR_LINKIF) {
		enc424j600BFCReg(EIR, EIR_LINKIF);

		// Update MAC duplex settings to match PHY duplex setting
		w = enc424j600ReadReg(MACON2);
    692a:	82 e4       	ldi	r24, 0x42	; 66
    692c:	90 e0       	ldi	r25, 0x00	; 0
    692e:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
    6932:	ec 01       	movw	r28, r24
		if (enc424j600ReadReg(ESTAT) & ESTAT_PHYDPX) {
    6934:	8a e1       	ldi	r24, 0x1A	; 26
    6936:	90 e0       	ldi	r25, 0x00	; 0
    6938:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
    693c:	92 ff       	sbrs	r25, 2
    693e:	09 c0       	rjmp	.+18     	; 0x6952 <enc424j600MACFlush+0x54>
			// Switching to full duplex
			enc424j600WriteReg(MABBIPG, 0x15);
    6940:	84 e4       	ldi	r24, 0x44	; 68
    6942:	90 e0       	ldi	r25, 0x00	; 0
    6944:	65 e1       	ldi	r22, 0x15	; 21
    6946:	70 e0       	ldi	r23, 0x00	; 0
    6948:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>
			w |= MACON2_FULDPX;
    694c:	be 01       	movw	r22, r28
    694e:	61 60       	ori	r22, 0x01	; 1
    6950:	08 c0       	rjmp	.+16     	; 0x6962 <enc424j600MACFlush+0x64>
		} else {
			// Switching to half duplex
			enc424j600WriteReg(MABBIPG, 0x12);
    6952:	84 e4       	ldi	r24, 0x44	; 68
    6954:	90 e0       	ldi	r25, 0x00	; 0
    6956:	62 e1       	ldi	r22, 0x12	; 18
    6958:	70 e0       	ldi	r23, 0x00	; 0
    695a:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>
			w &= ~MACON2_FULDPX;
    695e:	be 01       	movw	r22, r28
    6960:	6e 7f       	andi	r22, 0xFE	; 254
		}
		enc424j600WriteReg(MACON2, w);
    6962:	82 e4       	ldi	r24, 0x42	; 66
    6964:	90 e0       	ldi	r25, 0x00	; 0
    6966:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>
	// A stalled TX engine won't do any harm in itself, but will cause the
	// MACIsTXReady() function to continuously return 0, which will
	// ultimately stall the Microchip TCP/IP stack since there is blocking code
	// elsewhere in other files that expect the TX engine to always self-free
	// itself very quickly.
	if (enc424j600ReadReg(ESTAT) & ESTAT_PHYLNK)
    696a:	8a e1       	ldi	r24, 0x1A	; 26
    696c:	90 e0       	ldi	r25, 0x00	; 0
    696e:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
    6972:	90 ff       	sbrs	r25, 0
    6974:	06 c0       	rjmp	.+12     	; 0x6982 <enc424j600MACFlush+0x84>
		enc424j600BFSReg(ECON1, ECON1_TXRTS);
    6976:	8e e1       	ldi	r24, 0x1E	; 30
    6978:	90 e0       	ldi	r25, 0x00	; 0
    697a:	62 e0       	ldi	r22, 0x02	; 2
    697c:	70 e0       	ldi	r23, 0x00	; 0
    697e:	0e 94 5b 33 	call	0x66b6	; 0x66b6 <enc424j600BFSReg>
}
    6982:	df 91       	pop	r29
    6984:	cf 91       	pop	r28
    6986:	08 95       	ret

00006988 <enc424j600MACIsTxReady>:
 * Is transmission active?
 * @return <char>
 */
char enc424j600MACIsTxReady(void)
{
	return !(enc424j600ReadReg(ECON1) & ECON1_TXRTS);
    6988:	8e e1       	ldi	r24, 0x1E	; 30
    698a:	90 e0       	ldi	r25, 0x00	; 0
    698c:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
    6990:	96 95       	lsr	r25
    6992:	87 95       	ror	r24
    6994:	80 95       	com	r24
}
    6996:	81 70       	andi	r24, 0x01	; 1
    6998:	08 95       	ret

0000699a <enc424j600MACIsLinked>:
 * Is link connected?
 * @return <char>
 */
char enc424j600MACIsLinked(void)
{
	return (enc424j600ReadReg(ESTAT) & ESTAT_PHYLNK) != 0u;
    699a:	8a e1       	ldi	r24, 0x1A	; 26
    699c:	90 e0       	ldi	r25, 0x00	; 0
    699e:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
}
    69a2:	89 2f       	mov	r24, r25
    69a4:	81 70       	andi	r24, 0x01	; 1
    69a6:	08 95       	ret

000069a8 <enc424j600SendSystemReset>:

/********************************************************************
 * UTILS
 * ******************************************************************/
void enc424j600SendSystemReset(void)
{
    69a8:	cf 93       	push	r28
    69aa:	df 93       	push	r29
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    69ac:	c0 eb       	ldi	r28, 0xB0	; 176
    69ae:	d4 e0       	ldi	r29, 0x04	; 4
		// loop, you have a hardware problem of some sort (SPI or PMP not
		// initialized correctly, I/O pins aren't connected or are
		// shorted to something, power isn't available, etc.)
		//sbi(PORTE, PE7);
		do {
			enc424j600WriteReg(EUDAST, 0x1234);
    69b0:	86 e1       	ldi	r24, 0x16	; 22
    69b2:	90 e0       	ldi	r25, 0x00	; 0
    69b4:	64 e3       	ldi	r22, 0x34	; 52
    69b6:	72 e1       	ldi	r23, 0x12	; 18
    69b8:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>
		} while (enc424j600ReadReg(EUDAST) != 0x1234);
    69bc:	86 e1       	ldi	r24, 0x16	; 22
    69be:	90 e0       	ldi	r25, 0x00	; 0
    69c0:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
    69c4:	84 53       	subi	r24, 0x34	; 52
    69c6:	92 41       	sbci	r25, 0x12	; 18
    69c8:	99 f7       	brne	.-26     	; 0x69b0 <enc424j600SendSystemReset+0x8>
		// Issue a reset and wait for it to complete
		enc424j600BFSReg(ECON2, ECON2_ETHRST);
    69ca:	8e e6       	ldi	r24, 0x6E	; 110
    69cc:	90 e0       	ldi	r25, 0x00	; 0
    69ce:	60 e1       	ldi	r22, 0x10	; 16
    69d0:	70 e0       	ldi	r23, 0x00	; 0
    69d2:	0e 94 5b 33 	call	0x66b6	; 0x66b6 <enc424j600BFSReg>
		currentBank = 0;
    69d6:	10 92 86 09 	sts	0x0986, r1
		while( (enc424j600ReadReg(ESTAT) & (ESTAT_CLKRDY | ESTAT_RSTDONE | ESTAT_PHYRDY)) != (ESTAT_CLKRDY | ESTAT_RSTDONE | ESTAT_PHYRDY) );
    69da:	8a e1       	ldi	r24, 0x1A	; 26
    69dc:	90 e0       	ldi	r25, 0x00	; 0
    69de:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
    69e2:	80 70       	andi	r24, 0x00	; 0
    69e4:	9a 71       	andi	r25, 0x1A	; 26
    69e6:	80 50       	subi	r24, 0x00	; 0
    69e8:	9a 41       	sbci	r25, 0x1A	; 26
    69ea:	b9 f7       	brne	.-18     	; 0x69da <enc424j600SendSystemReset+0x32>
    69ec:	ce 01       	movw	r24, r28
    69ee:	01 97       	sbiw	r24, 0x01	; 1
    69f0:	f1 f7       	brne	.-4      	; 0x69ee <enc424j600SendSystemReset+0x46>
		_delay_us(300);
		// Check to see if the reset operation was successful by
		// checking if EUDAST went back to its reset default.  This test
		// should always pass, but certain special conditions might make
		// this test fail, such as a PSP pin shorted to logic high.
	} while (enc424j600ReadReg(EUDAST) != 0x0000u);
    69f2:	86 e1       	ldi	r24, 0x16	; 22
    69f4:	90 e0       	ldi	r25, 0x00	; 0
    69f6:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
    69fa:	89 2b       	or	r24, r25
    69fc:	c9 f6       	brne	.-78     	; 0x69b0 <enc424j600SendSystemReset+0x8>
    69fe:	80 ea       	ldi	r24, 0xA0	; 160
    6a00:	9f e0       	ldi	r25, 0x0F	; 15
    6a02:	01 97       	sbiw	r24, 0x01	; 1
    6a04:	f1 f7       	brne	.-4      	; 0x6a02 <enc424j600SendSystemReset+0x5a>

	// Really ensure reset is done and give some time for power to be stable
	_delay_us(1000);
}
    6a06:	df 91       	pop	r29
    6a08:	cf 91       	pop	r28
    6a0a:	08 95       	ret

00006a0c <enc424j600Init>:

/********************************************************************
 * INITIALIZATION
 * ******************************************************************/
void enc424j600Init(uint8_t *mac_addr)
{
    6a0c:	ef 92       	push	r14
    6a0e:	ff 92       	push	r15
    6a10:	0f 93       	push	r16
    6a12:	1f 93       	push	r17
    6a14:	df 93       	push	r29
    6a16:	cf 93       	push	r28
    6a18:	00 d0       	rcall	.+0      	; 0x6a1a <enc424j600Init+0xe>
    6a1a:	cd b7       	in	r28, 0x3d	; 61
    6a1c:	de b7       	in	r29, 0x3e	; 62
    6a1e:	7c 01       	movw	r14, r24
	//Set default bank
	currentBank = 0;
    6a20:	10 92 86 09 	sts	0x0986, r1
	unselect_net_chip();
    6a24:	c0 9a       	sbi	0x18, 0	; 24
	//sbi(ENC424J600_SPI_DDR, ENC424J600_SPI_SCK);

	//sbi(ENC424J600_SPI_DDR, ENC424J600_SPI_MOSI);
	//cbi(ENC424J600_SPI_DDR, ENC424J600_SPI_MISO);

	enc424j600_spi_set();
    6a26:	8d b1       	in	r24, 0x0d	; 13
    6a28:	80 65       	ori	r24, 0x50	; 80
    6a2a:	8d b9       	out	0x0d, r24	; 13
    6a2c:	8d b1       	in	r24, 0x0d	; 13
    6a2e:	84 7d       	andi	r24, 0xD4	; 212
    6a30:	8d b9       	out	0x0d, r24	; 13
    6a32:	70 9a       	sbi	0x0e, 0	; 14

	// Perform a reliable reset
	enc424j600SendSystemReset();
    6a34:	0e 94 d4 34 	call	0x69a8	; 0x69a8 <enc424j600SendSystemReset>

	// Initialize RX tracking variables and other control state flags
	nextPacketPointer = RXSTART;
    6a38:	80 e0       	ldi	r24, 0x00	; 0
    6a3a:	96 e0       	ldi	r25, 0x06	; 6
    6a3c:	90 93 88 09 	sts	0x0988, r25
    6a40:	80 93 87 09 	sts	0x0987, r24

	// Set up TX/RX/UDA buffer addresses
	enc424j600WriteReg(ETXST, TXSTART);
    6a44:	80 e0       	ldi	r24, 0x00	; 0
    6a46:	90 e0       	ldi	r25, 0x00	; 0
    6a48:	60 e0       	ldi	r22, 0x00	; 0
    6a4a:	70 e0       	ldi	r23, 0x00	; 0
    6a4c:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>
	enc424j600WriteReg(ERXST, RXSTART);
    6a50:	84 e0       	ldi	r24, 0x04	; 4
    6a52:	90 e0       	ldi	r25, 0x00	; 0
    6a54:	60 e0       	ldi	r22, 0x00	; 0
    6a56:	76 e0       	ldi	r23, 0x06	; 6
    6a58:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>
	enc424j600WriteReg(ERXTAIL, RAMSIZE - 2);
    6a5c:	86 e0       	ldi	r24, 0x06	; 6
    6a5e:	90 e0       	ldi	r25, 0x00	; 0
    6a60:	6e ef       	ldi	r22, 0xFE	; 254
    6a62:	7f e5       	ldi	r23, 0x5F	; 95
    6a64:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>
	enc424j600WriteReg(EUDAST, RAMSIZE);
    6a68:	86 e1       	ldi	r24, 0x16	; 22
    6a6a:	90 e0       	ldi	r25, 0x00	; 0
    6a6c:	60 e0       	ldi	r22, 0x00	; 0
    6a6e:	70 e6       	ldi	r23, 0x60	; 96
    6a70:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>
	enc424j600WriteReg(EUDAND, RAMSIZE + 1);
    6a74:	88 e1       	ldi	r24, 0x18	; 24
    6a76:	90 e0       	ldi	r25, 0x00	; 0
    6a78:	61 e0       	ldi	r22, 0x01	; 1
    6a7a:	70 e6       	ldi	r23, 0x60	; 96
    6a7c:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>

	// Get MAC adress
	uint16_t regValue;
	regValue = enc424j600ReadReg(MAADR1);
    6a80:	84 e6       	ldi	r24, 0x64	; 100
    6a82:	90 e0       	ldi	r25, 0x00	; 0
    6a84:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
    6a88:	89 83       	std	Y+1, r24	; 0x01
    6a8a:	9a 83       	std	Y+2, r25	; 0x02
	mac_addr[0] = ((uint8_t*) & regValue)[0];
    6a8c:	8e 01       	movw	r16, r28
    6a8e:	0f 5f       	subi	r16, 0xFF	; 255
    6a90:	1f 4f       	sbci	r17, 0xFF	; 255
    6a92:	f7 01       	movw	r30, r14
    6a94:	80 83       	st	Z, r24
	mac_addr[1] = ((uint8_t*) & regValue)[1];
    6a96:	f8 01       	movw	r30, r16
    6a98:	81 81       	ldd	r24, Z+1	; 0x01
    6a9a:	f7 01       	movw	r30, r14
    6a9c:	81 83       	std	Z+1, r24	; 0x01
	regValue = enc424j600ReadReg(MAADR2);
    6a9e:	82 e6       	ldi	r24, 0x62	; 98
    6aa0:	90 e0       	ldi	r25, 0x00	; 0
    6aa2:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
    6aa6:	89 83       	std	Y+1, r24	; 0x01
    6aa8:	9a 83       	std	Y+2, r25	; 0x02
	mac_addr[2] = ((uint8_t*) & regValue)[0];
    6aaa:	f7 01       	movw	r30, r14
    6aac:	82 83       	std	Z+2, r24	; 0x02
	mac_addr[3] = ((uint8_t*) & regValue)[1];
    6aae:	f8 01       	movw	r30, r16
    6ab0:	81 81       	ldd	r24, Z+1	; 0x01
    6ab2:	f7 01       	movw	r30, r14
    6ab4:	83 83       	std	Z+3, r24	; 0x03
	regValue = enc424j600ReadReg(MAADR3);
    6ab6:	80 e6       	ldi	r24, 0x60	; 96
    6ab8:	90 e0       	ldi	r25, 0x00	; 0
    6aba:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
    6abe:	89 83       	std	Y+1, r24	; 0x01
    6ac0:	9a 83       	std	Y+2, r25	; 0x02
	mac_addr[4] = ((uint8_t*) & regValue)[0];
    6ac2:	f7 01       	movw	r30, r14
    6ac4:	84 83       	std	Z+4, r24	; 0x04
	mac_addr[5] = ((uint8_t*) & regValue)[1];
    6ac6:	f8 01       	movw	r30, r16
    6ac8:	81 81       	ldd	r24, Z+1	; 0x01
    6aca:	f7 01       	movw	r30, r14
    6acc:	85 83       	std	Z+5, r24	; 0x05
	#endif

	// Set PHY Auto-negotiation to support 10BaseT Half duplex,
	// 10BaseT Full duplex, 100BaseTX Half Duplex, 100BaseTX Full Duplex,
	// and symmetric PAUSE capability
	enc424j600WritePHYReg(PHANA, PHANA_ADPAUS0 | PHANA_AD10FD | PHANA_AD10 | PHANA_AD100FD | PHANA_AD100 | PHANA_ADIEEE0);
    6ace:	84 e0       	ldi	r24, 0x04	; 4
    6ad0:	61 ee       	ldi	r22, 0xE1	; 225
    6ad2:	75 e0       	ldi	r23, 0x05	; 5
    6ad4:	0e 94 49 34 	call	0x6892	; 0x6892 <enc424j600WritePHYReg>

	// Enable RX packet reception
	enc424j600BFSReg(ECON1, ECON1_RXEN);
    6ad8:	8e e1       	ldi	r24, 0x1E	; 30
    6ada:	90 e0       	ldi	r25, 0x00	; 0
    6adc:	61 e0       	ldi	r22, 0x01	; 1
    6ade:	70 e0       	ldi	r23, 0x00	; 0
    6ae0:	0e 94 5b 33 	call	0x66b6	; 0x66b6 <enc424j600BFSReg>
}
    6ae4:	0f 90       	pop	r0
    6ae6:	0f 90       	pop	r0
    6ae8:	cf 91       	pop	r28
    6aea:	df 91       	pop	r29
    6aec:	1f 91       	pop	r17
    6aee:	0f 91       	pop	r16
    6af0:	ff 90       	pop	r15
    6af2:	ef 90       	pop	r14
    6af4:	08 95       	ret

00006af6 <enc424j600PacketReceive>:

	return 1;
}

uint16_t enc424j600PacketReceive(uint8_t* packet, uint16_t len)
{
    6af6:	ef 92       	push	r14
    6af8:	ff 92       	push	r15
    6afa:	0f 93       	push	r16
    6afc:	1f 93       	push	r17
    6afe:	df 93       	push	r29
    6b00:	cf 93       	push	r28
    6b02:	00 d0       	rcall	.+0      	; 0x6b04 <enc424j600PacketReceive+0xe>
    6b04:	00 d0       	rcall	.+0      	; 0x6b06 <enc424j600PacketReceive+0x10>
    6b06:	00 d0       	rcall	.+0      	; 0x6b08 <enc424j600PacketReceive+0x12>
    6b08:	cd b7       	in	r28, 0x3d	; 61
    6b0a:	de b7       	in	r29, 0x3e	; 62
    6b0c:	7c 01       	movw	r14, r24
    6b0e:	8b 01       	movw	r16, r22
	uint16_t newRXTail;
	RXSTATUS statusVector;

	spi_high_frequency();
    6b10:	0e 94 e2 30 	call	0x61c4	; 0x61c4 <spi_high_frequency>

	if(!(enc424j600ReadReg(EIR) & EIR_PKTIF)) {
    6b14:	8c e1       	ldi	r24, 0x1C	; 28
    6b16:	90 e0       	ldi	r25, 0x00	; 0
    6b18:	0e 94 fc 33 	call	0x67f8	; 0x67f8 <enc424j600ReadReg>
    6b1c:	86 fd       	sbrc	r24, 6
    6b1e:	03 c0       	rjmp	.+6      	; 0x6b26 <enc424j600PacketReceive+0x30>
    6b20:	00 e0       	ldi	r16, 0x00	; 0
    6b22:	10 e0       	ldi	r17, 0x00	; 0
    6b24:	47 c0       	rjmp	.+142    	; 0x6bb4 <enc424j600PacketReceive+0xbe>
		}
	} 
#endif

	// Set the RX Read Pointer to the beginning of the next unprocessed packet
	enc424j600WriteReg(ERXRDPT, nextPacketPointer);
    6b26:	60 91 87 09 	lds	r22, 0x0987
    6b2a:	70 91 88 09 	lds	r23, 0x0988
    6b2e:	8a e8       	ldi	r24, 0x8A	; 138
    6b30:	90 e0       	ldi	r25, 0x00	; 0
    6b32:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>

	enc424j600ReadMemoryWindow(RX_WINDOW, (uint8_t*) & nextPacketPointer, sizeof (nextPacketPointer));
    6b36:	84 e0       	ldi	r24, 0x04	; 4
    6b38:	67 e8       	ldi	r22, 0x87	; 135
    6b3a:	79 e0       	ldi	r23, 0x09	; 9
    6b3c:	42 e0       	ldi	r20, 0x02	; 2
    6b3e:	50 e0       	ldi	r21, 0x00	; 0
    6b40:	0e 94 0a 33 	call	0x6614	; 0x6614 <enc424j600ReadMemoryWindow>

	enc424j600ReadMemoryWindow(RX_WINDOW, (uint8_t*) & statusVector, sizeof (statusVector));
    6b44:	84 e0       	ldi	r24, 0x04	; 4
    6b46:	be 01       	movw	r22, r28
    6b48:	6f 5f       	subi	r22, 0xFF	; 255
    6b4a:	7f 4f       	sbci	r23, 0xFF	; 255
    6b4c:	46 e0       	ldi	r20, 0x06	; 6
    6b4e:	50 e0       	ldi	r21, 0x00	; 0
    6b50:	0e 94 0a 33 	call	0x6614	; 0x6614 <enc424j600ReadMemoryWindow>
	len = (statusVector.bits.ByteCount <= len+4) ? statusVector.bits.ByteCount-4 : 0;
    6b54:	49 81       	ldd	r20, Y+1	; 0x01
    6b56:	5a 81       	ldd	r21, Y+2	; 0x02
    6b58:	0c 5f       	subi	r16, 0xFC	; 252
    6b5a:	1f 4f       	sbci	r17, 0xFF	; 255
    6b5c:	04 17       	cp	r16, r20
    6b5e:	15 07       	cpc	r17, r21
    6b60:	18 f4       	brcc	.+6      	; 0x6b68 <enc424j600PacketReceive+0x72>
    6b62:	00 e0       	ldi	r16, 0x00	; 0
    6b64:	10 e0       	ldi	r17, 0x00	; 0
    6b66:	03 c0       	rjmp	.+6      	; 0x6b6e <enc424j600PacketReceive+0x78>
    6b68:	8a 01       	movw	r16, r20
    6b6a:	04 50       	subi	r16, 0x04	; 4
    6b6c:	10 40       	sbci	r17, 0x00	; 0
	enc424j600ReadMemoryWindow(RX_WINDOW, packet, len);
    6b6e:	84 e0       	ldi	r24, 0x04	; 4
    6b70:	b7 01       	movw	r22, r14
    6b72:	a8 01       	movw	r20, r16
    6b74:	0e 94 0a 33 	call	0x6614	; 0x6614 <enc424j600ReadMemoryWindow>

	newRXTail = nextPacketPointer - 2;
    6b78:	60 91 87 09 	lds	r22, 0x0987
    6b7c:	70 91 88 09 	lds	r23, 0x0988
	//Special situation if nextPacketPointer is exactly RXSTART
	if (nextPacketPointer == RXSTART)
    6b80:	86 e0       	ldi	r24, 0x06	; 6
    6b82:	60 30       	cpi	r22, 0x00	; 0
    6b84:	78 07       	cpc	r23, r24
    6b86:	29 f4       	brne	.+10     	; 0x6b92 <enc424j600PacketReceive+0x9c>
    6b88:	4e ef       	ldi	r20, 0xFE	; 254
    6b8a:	e4 2e       	mov	r14, r20
    6b8c:	4f e5       	ldi	r20, 0x5F	; 95
    6b8e:	f4 2e       	mov	r15, r20
    6b90:	06 c0       	rjmp	.+12     	; 0x6b9e <enc424j600PacketReceive+0xa8>

	enc424j600ReadMemoryWindow(RX_WINDOW, (uint8_t*) & statusVector, sizeof (statusVector));
	len = (statusVector.bits.ByteCount <= len+4) ? statusVector.bits.ByteCount-4 : 0;
	enc424j600ReadMemoryWindow(RX_WINDOW, packet, len);

	newRXTail = nextPacketPointer - 2;
    6b92:	3e ef       	ldi	r19, 0xFE	; 254
    6b94:	e3 2e       	mov	r14, r19
    6b96:	3f ef       	ldi	r19, 0xFF	; 255
    6b98:	f3 2e       	mov	r15, r19
    6b9a:	e6 0e       	add	r14, r22
    6b9c:	f7 1e       	adc	r15, r23
	//Special situation if nextPacketPointer is exactly RXSTART
	if (nextPacketPointer == RXSTART)
		newRXTail = RAMSIZE - 2;

	//Packet decrement
	enc424j600BFSReg(ECON1, ECON1_PKTDEC);
    6b9e:	8e e1       	ldi	r24, 0x1E	; 30
    6ba0:	90 e0       	ldi	r25, 0x00	; 0
    6ba2:	60 e0       	ldi	r22, 0x00	; 0
    6ba4:	71 e0       	ldi	r23, 0x01	; 1
    6ba6:	0e 94 5b 33 	call	0x66b6	; 0x66b6 <enc424j600BFSReg>

	//Write new RX tail
	enc424j600WriteReg(ERXTAIL, newRXTail);
    6baa:	86 e0       	ldi	r24, 0x06	; 6
    6bac:	90 e0       	ldi	r25, 0x00	; 0
    6bae:	b7 01       	movw	r22, r14
    6bb0:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>

	return len;
}
    6bb4:	c8 01       	movw	r24, r16
    6bb6:	26 96       	adiw	r28, 0x06	; 6
    6bb8:	0f b6       	in	r0, 0x3f	; 63
    6bba:	f8 94       	cli
    6bbc:	de bf       	out	0x3e, r29	; 62
    6bbe:	0f be       	out	0x3f, r0	; 63
    6bc0:	cd bf       	out	0x3d, r28	; 61
    6bc2:	cf 91       	pop	r28
    6bc4:	df 91       	pop	r29
    6bc6:	1f 91       	pop	r17
    6bc8:	0f 91       	pop	r16
    6bca:	ff 90       	pop	r15
    6bcc:	ef 90       	pop	r14
    6bce:	08 95       	ret

00006bd0 <enc424j600PacketSend>:
{
	return !(enc424j600ReadReg(ECON1) & ECON1_TXRTS);
}

char enc424j600PacketSend(uint8_t* packet, uint16_t len)
{
    6bd0:	ef 92       	push	r14
    6bd2:	ff 92       	push	r15
    6bd4:	0f 93       	push	r16
    6bd6:	1f 93       	push	r17
    6bd8:	7c 01       	movw	r14, r24
    6bda:	8b 01       	movw	r16, r22
	spi_high_frequency();
    6bdc:	0e 94 e2 30 	call	0x61c4	; 0x61c4 <spi_high_frequency>

	// Set the Window Write Pointer to the beginning of the transmit buffer
	enc424j600WriteReg(EGPWRPT, TXSTART);
    6be0:	88 e8       	ldi	r24, 0x88	; 136
    6be2:	90 e0       	ldi	r25, 0x00	; 0
    6be4:	60 e0       	ldi	r22, 0x00	; 0
    6be6:	70 e0       	ldi	r23, 0x00	; 0
    6be8:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>
			packet[41] = 0;
		}
	}
#endif

	enc424j600WriteMemoryWindow(GP_WINDOW, packet, len);
    6bec:	82 e0       	ldi	r24, 0x02	; 2
    6bee:	b7 01       	movw	r22, r14
    6bf0:	a8 01       	movw	r20, r16
    6bf2:	0e 94 f0 32 	call	0x65e0	; 0x65e0 <enc424j600WriteMemoryWindow>
			enc424j600WriteMemoryWindow(GP_WINDOW, ((uint8_t*) & checksum), 2);
		}
	}
#endif

	enc424j600WriteReg(ETXLEN, len);
    6bf6:	82 e0       	ldi	r24, 0x02	; 2
    6bf8:	90 e0       	ldi	r25, 0x00	; 0
    6bfa:	b8 01       	movw	r22, r16
    6bfc:	0e 94 b4 33 	call	0x6768	; 0x6768 <enc424j600WriteReg>

	enc424j600MACFlush();
    6c00:	0e 94 7f 34 	call	0x68fe	; 0x68fe <enc424j600MACFlush>

	return 1;
}
    6c04:	81 e0       	ldi	r24, 0x01	; 1
    6c06:	1f 91       	pop	r17
    6c08:	0f 91       	pop	r16
    6c0a:	ff 90       	pop	r15
    6c0c:	ef 90       	pop	r14
    6c0e:	08 95       	ret

00006c10 <vMBTCPPortDisable>:
}

void
vMBTCPPortDisable( void )
{
}
    6c10:	08 95       	ret

00006c12 <mbtcp_session_with_socket>:

	return 0;
}

static struct mbtcp_session* mbtcp_session_with_socket( int socket )
{
    6c12:	9c 01       	movw	r18, r24
	for( uint8_t i = 0; i < sizeof(mbtcp_sessions) / sizeof(*mbtcp_sessions); ++i ) {
		if( MBTCP_METHOD_UNUSED == mbtcp_sessions[i].method ) {
    6c14:	80 91 8b 09 	lds	r24, 0x098B
    6c18:	88 23       	and	r24, r24
    6c1a:	51 f0       	breq	.+20     	; 0x6c30 <mbtcp_session_with_socket+0x1e>
			continue;
		}
		
		if( socket == mbtcp_sessions[i].socket ) {
    6c1c:	80 91 89 09 	lds	r24, 0x0989
    6c20:	90 91 8a 09 	lds	r25, 0x098A
    6c24:	28 17       	cp	r18, r24
    6c26:	39 07       	cpc	r19, r25
    6c28:	19 f4       	brne	.+6      	; 0x6c30 <mbtcp_session_with_socket+0x1e>
    6c2a:	29 e8       	ldi	r18, 0x89	; 137
    6c2c:	39 e0       	ldi	r19, 0x09	; 9
    6c2e:	02 c0       	rjmp	.+4      	; 0x6c34 <mbtcp_session_with_socket+0x22>
    6c30:	20 e0       	ldi	r18, 0x00	; 0
    6c32:	30 e0       	ldi	r19, 0x00	; 0
			return (struct mbtcp_session*)(&mbtcp_sessions[i]);
		}
	}

	return 0;
}
    6c34:	c9 01       	movw	r24, r18
    6c36:	08 95       	ret

00006c38 <xMBTCPPortGetRequest>:
{
}

BOOL
xMBTCPPortGetRequest( UCHAR ** ppucMBTCPFrame, USHORT * usTCPLength )
{
    6c38:	0f 93       	push	r16
    6c3a:	1f 93       	push	r17
    6c3c:	cf 93       	push	r28
    6c3e:	df 93       	push	r29
    6c40:	ec 01       	movw	r28, r24
    6c42:	8b 01       	movw	r16, r22
	struct mbtcp_session* session = mbtcp_session_with_socket( tcp_listener_socket );
    6c44:	80 91 95 0a 	lds	r24, 0x0A95
    6c48:	90 91 96 0a 	lds	r25, 0x0A96
    6c4c:	0e 94 09 36 	call	0x6c12	; 0x6c12 <mbtcp_session_with_socket>

	if( !session ) {
    6c50:	00 97       	sbiw	r24, 0x00	; 0
    6c52:	11 f4       	brne	.+4      	; 0x6c58 <xMBTCPPortGetRequest+0x20>
    6c54:	80 e0       	ldi	r24, 0x00	; 0
    6c56:	0e c0       	rjmp	.+28     	; 0x6c74 <xMBTCPPortGetRequest+0x3c>
		return FALSE;
	}

	*ppucMBTCPFrame = (UCHAR*)&session->aucTCPBuf[0];
    6c58:	03 96       	adiw	r24, 0x03	; 3
    6c5a:	99 83       	std	Y+1, r25	; 0x01
    6c5c:	88 83       	st	Y, r24
	*usTCPLength = session->usTCPBufLen;
    6c5e:	fc 01       	movw	r30, r24
    6c60:	e9 5f       	subi	r30, 0xF9	; 249
    6c62:	fe 4f       	sbci	r31, 0xFE	; 254
    6c64:	80 81       	ld	r24, Z
    6c66:	91 81       	ldd	r25, Z+1	; 0x01
    6c68:	d8 01       	movw	r26, r16
    6c6a:	8d 93       	st	X+, r24
    6c6c:	9c 93       	st	X, r25

	/* Reset the buffer. */
    session->usTCPBufLen = 0;
    6c6e:	11 82       	std	Z+1, r1	; 0x01
    6c70:	10 82       	st	Z, r1
    6c72:	81 e0       	ldi	r24, 0x01	; 1

	return TRUE;
}
    6c74:	df 91       	pop	r29
    6c76:	cf 91       	pop	r28
    6c78:	1f 91       	pop	r17
    6c7a:	0f 91       	pop	r16
    6c7c:	08 95       	ret

00006c7e <vMBTCPPortClose>:
}

void
vMBTCPPortClose( void ) // ???
{
	if( mbtcp_session_with_socket( tcp_listener_socket ) ) {
    6c7e:	80 91 95 0a 	lds	r24, 0x0A95
    6c82:	90 91 96 0a 	lds	r25, 0x0A96
    6c86:	0e 94 09 36 	call	0x6c12	; 0x6c12 <mbtcp_session_with_socket>
    6c8a:	89 2b       	or	r24, r25
    6c8c:	61 f0       	breq	.+24     	; 0x6ca6 <vMBTCPPortClose+0x28>
		tcp_disconnect( tcp_listener_socket );
    6c8e:	80 91 95 0a 	lds	r24, 0x0A95
    6c92:	90 91 96 0a 	lds	r25, 0x0A96
    6c96:	0e 94 d5 20 	call	0x41aa	; 0x41aa <tcp_disconnect>
		tcp_socket_free( tcp_listener_socket );
    6c9a:	80 91 95 0a 	lds	r24, 0x0A95
    6c9e:	90 91 96 0a 	lds	r25, 0x0A96
    6ca2:	0e 94 d8 22 	call	0x45b0	; 0x45b0 <tcp_socket_free>
    6ca6:	08 95       	ret

00006ca8 <xMBTCPPortSendResponse>:
	return TRUE;
}

BOOL
xMBTCPPortSendResponse( const UCHAR * pucMBTCPFrame, USHORT usTCPLength ) // ???
{	
    6ca8:	0f 93       	push	r16
    6caa:	1f 93       	push	r17
    6cac:	cf 93       	push	r28
    6cae:	df 93       	push	r29
    6cb0:	8c 01       	movw	r16, r24
    6cb2:	eb 01       	movw	r28, r22
	struct mbtcp_session* session = mbtcp_session_with_socket( tcp_listener_socket );
    6cb4:	80 91 95 0a 	lds	r24, 0x0A95
    6cb8:	90 91 96 0a 	lds	r25, 0x0A96
    6cbc:	0e 94 09 36 	call	0x6c12	; 0x6c12 <mbtcp_session_with_socket>
	BOOL bFrameSent = FALSE;

	if( session && tcp_listener_socket >= 0) {
    6cc0:	89 2b       	or	r24, r25
    6cc2:	a9 f0       	breq	.+42     	; 0x6cee <xMBTCPPortSendResponse+0x46>
    6cc4:	80 91 95 0a 	lds	r24, 0x0A95
    6cc8:	90 91 96 0a 	lds	r25, 0x0A96
    6ccc:	97 fd       	sbrc	r25, 7
    6cce:	0f c0       	rjmp	.+30     	; 0x6cee <xMBTCPPortSendResponse+0x46>
		if( usTCPLength == tcp_write( tcp_listener_socket, pucMBTCPFrame, (uint16_t)usTCPLength ) ) {
    6cd0:	80 91 95 0a 	lds	r24, 0x0A95
    6cd4:	90 91 96 0a 	lds	r25, 0x0A96
    6cd8:	b8 01       	movw	r22, r16
    6cda:	ae 01       	movw	r20, r28
    6cdc:	0e 94 4f 22 	call	0x449e	; 0x449e <tcp_write>
    6ce0:	c8 17       	cp	r28, r24
    6ce2:	d9 07       	cpc	r29, r25
    6ce4:	11 f4       	brne	.+4      	; 0x6cea <xMBTCPPortSendResponse+0x42>
    6ce6:	81 e0       	ldi	r24, 0x01	; 1
    6ce8:	03 c0       	rjmp	.+6      	; 0x6cf0 <xMBTCPPortSendResponse+0x48>
            /* Make sure data gets sent immediately. */
            bFrameSent = TRUE;
        } else {
            /* Drop the connection in case of an write error. */
            vMBTCPPortClose();
    6cea:	0e 94 3f 36 	call	0x6c7e	; 0x6c7e <vMBTCPPortClose>
    6cee:	80 e0       	ldi	r24, 0x00	; 0
        }
    }

	return bFrameSent;
}
    6cf0:	df 91       	pop	r29
    6cf2:	cf 91       	pop	r28
    6cf4:	1f 91       	pop	r17
    6cf6:	0f 91       	pop	r16
    6cf8:	08 95       	ret

00006cfa <xMBTCPPortInit>:

/* ----------------------- Begin implementation -----------------------------*/

BOOL
xMBTCPPortInit( USHORT usTCPPort ) // ???
{
    6cfa:	0f 93       	push	r16
    6cfc:	1f 93       	push	r17
    6cfe:	8c 01       	movw	r16, r24
        usPort = MB_TCP_DEFAULT_PORT;
    } else {
		usPort = ( USHORT ) usTCPPort;
    }

	listener = tcp_socket_alloc( modbus_connection_handler );
    6d00:	8b e8       	ldi	r24, 0x8B	; 139
    6d02:	96 e3       	ldi	r25, 0x36	; 54
    6d04:	0e 94 6e 23 	call	0x46dc	; 0x46dc <tcp_socket_alloc>
	tcp_listen( listener, usTCPPort + 0 );
    6d08:	b8 01       	movw	r22, r16
    6d0a:	0e 94 16 23 	call	0x462c	; 0x462c <tcp_listen>

	//listener = tcp_socket_alloc( modbus_connection_handler );
	//tcp_listen( listener, usTCPPort + 2);

	return true;
}
    6d0e:	81 e0       	ldi	r24, 0x01	; 1
    6d10:	1f 91       	pop	r17
    6d12:	0f 91       	pop	r16
    6d14:	08 95       	ret

00006d16 <modbus_connection_handler>:

	return bFrameSent;
}

static void modbus_connection_handler(int socket, enum tcp_event event)
{
    6d16:	ef 92       	push	r14
    6d18:	ff 92       	push	r15
    6d1a:	0f 93       	push	r16
    6d1c:	1f 93       	push	r17
    6d1e:	cf 93       	push	r28
    6d20:	df 93       	push	r29
    6d22:	7c 01       	movw	r14, r24
    6d24:	eb 01       	movw	r28, r22
	struct mbtcp_session* session = mbtcp_session_with_socket( socket );
    6d26:	0e 94 09 36 	call	0x6c12	; 0x6c12 <mbtcp_session_with_socket>
    6d2a:	8c 01       	movw	r16, r24

	switch(event) {
    6d2c:	c5 30       	cpi	r28, 0x05	; 5
    6d2e:	d1 05       	cpc	r29, r1
    6d30:	d9 f0       	breq	.+54     	; 0x6d68 <modbus_connection_handler+0x52>
    6d32:	c6 30       	cpi	r28, 0x06	; 6
    6d34:	d1 05       	cpc	r29, r1
    6d36:	28 f4       	brcc	.+10     	; 0x6d42 <modbus_connection_handler+0x2c>
    6d38:	21 97       	sbiw	r28, 0x01	; 1
    6d3a:	23 97       	sbiw	r28, 0x03	; 3
    6d3c:	08 f0       	brcs	.+2      	; 0x6d40 <modbus_connection_handler+0x2a>
    6d3e:	73 c0       	rjmp	.+230    	; 0x6e26 <modbus_connection_handler+0x110>
    6d40:	07 c0       	rjmp	.+14     	; 0x6d50 <modbus_connection_handler+0x3a>
    6d42:	c6 30       	cpi	r28, 0x06	; 6
    6d44:	d1 05       	cpc	r29, r1
    6d46:	21 f0       	breq	.+8      	; 0x6d50 <modbus_connection_handler+0x3a>
    6d48:	28 97       	sbiw	r28, 0x08	; 8
    6d4a:	09 f0       	breq	.+2      	; 0x6d4e <modbus_connection_handler+0x38>
    6d4c:	6c c0       	rjmp	.+216    	; 0x6e26 <modbus_connection_handler+0x110>
    6d4e:	27 c0       	rjmp	.+78     	; 0x6d9e <modbus_connection_handler+0x88>
	case TCP_EVT_ERROR:
	case TCP_EVT_RESET:
	case TCP_EVT_TIMEOUT:
	case TCP_EVT_CONN_CLOSED:

		if( session ) {
    6d50:	01 15       	cp	r16, r1
    6d52:	11 05       	cpc	r17, r1
    6d54:	11 f0       	breq	.+4      	; 0x6d5a <modbus_connection_handler+0x44>
			session->method = MBTCP_METHOD_UNUSED;
    6d56:	f8 01       	movw	r30, r16
    6d58:	12 82       	std	Z+2, r1	; 0x02
		}

		tcp_disconnect( socket );
    6d5a:	c7 01       	movw	r24, r14
    6d5c:	0e 94 d5 20 	call	0x41aa	; 0x41aa <tcp_disconnect>
		tcp_socket_free( socket );
    6d60:	c7 01       	movw	r24, r14
    6d62:	0e 94 d8 22 	call	0x45b0	; 0x45b0 <tcp_socket_free>
    6d66:	5f c0       	rjmp	.+190    	; 0x6e26 <modbus_connection_handler+0x110>
	 break;

	case TCP_EVT_CONN_INCOMING:
		if( !session ) {
    6d68:	00 97       	sbiw	r24, 0x00	; 0
    6d6a:	99 f4       	brne	.+38     	; 0x6d92 <modbus_connection_handler+0x7c>
}

static struct mbtcp_session* mbtcp_new_session( void )
{
	for( uint8_t i = 0; i < sizeof(mbtcp_sessions) / sizeof(*mbtcp_sessions); ++i ) {
		if( MBTCP_METHOD_UNUSED == mbtcp_sessions[i].method ) {
    6d6c:	80 91 8b 09 	lds	r24, 0x098B
    6d70:	88 23       	and	r24, r24
    6d72:	79 f4       	brne	.+30     	; 0x6d92 <modbus_connection_handler+0x7c>

	case TCP_EVT_CONN_INCOMING:
		if( !session ) {
			if( ( session = mbtcp_new_session() ) ) {

				session->method = MBTCP_METHOD_USED;
    6d74:	81 e0       	ldi	r24, 0x01	; 1
    6d76:	80 93 8b 09 	sts	0x098B, r24
				session->socket = tcp_listener_socket = socket;
    6d7a:	f0 92 96 0a 	sts	0x0A96, r15
    6d7e:	e0 92 95 0a 	sts	0x0A95, r14
    6d82:	80 91 95 0a 	lds	r24, 0x0A95
    6d86:	90 91 96 0a 	lds	r25, 0x0A96
    6d8a:	90 93 8a 09 	sts	0x098A, r25
    6d8e:	80 93 89 09 	sts	0x0989, r24
			}
		}

		tcp_accept( socket, modbus_connection_handler );
    6d92:	c7 01       	movw	r24, r14
    6d94:	6b e8       	ldi	r22, 0x8B	; 139
    6d96:	76 e3       	ldi	r23, 0x36	; 54
    6d98:	0e 94 fe 20 	call	0x41fc	; 0x41fc <tcp_accept>
    6d9c:	44 c0       	rjmp	.+136    	; 0x6e26 <modbus_connection_handler+0x110>

	//case TCP_EVT_CONN_IDLE: // ???
	//case TCP_EVT_DATA_SENT: // ???
	case TCP_EVT_DATA_RECEIVED: {

		if( !session ) {
    6d9e:	00 97       	sbiw	r24, 0x00	; 0
    6da0:	09 f4       	brne	.+2      	; 0x6da4 <modbus_connection_handler+0x8e>
    6da2:	41 c0       	rjmp	.+130    	; 0x6e26 <modbus_connection_handler+0x110>
			return;
		}

		session->usTCPBufLen = tcp_buffer_used_rx( socket );
    6da4:	c7 01       	movw	r24, r14
    6da6:	0e 94 78 21 	call	0x42f0	; 0x42f0 <tcp_buffer_used_rx>
    6daa:	06 5f       	subi	r16, 0xF6	; 246
    6dac:	1e 4f       	sbci	r17, 0xFE	; 254
    6dae:	f8 01       	movw	r30, r16
    6db0:	91 83       	std	Z+1, r25	; 0x01
    6db2:	80 83       	st	Z, r24
    6db4:	0a 50       	subi	r16, 0x0A	; 10
    6db6:	11 40       	sbci	r17, 0x01	; 1

		if( session->usTCPBufLen <= 0 ) {
    6db8:	18 16       	cp	r1, r24
    6dba:	19 06       	cpc	r1, r25
    6dbc:	ac f4       	brge	.+42     	; 0x6de8 <modbus_connection_handler+0xd2>
			tcp_disconnect( socket );
			return;
		}

		if( session->usTCPBufLen >= MB_TCP_BUF_SIZE ) {
    6dbe:	87 50       	subi	r24, 0x07	; 7
    6dc0:	91 40       	sbci	r25, 0x01	; 1
    6dc2:	94 f4       	brge	.+36     	; 0x6de8 <modbus_connection_handler+0xd2>
			tcp_disconnect( socket );
			return;
		}

		if( tcp_read( socket, (uint8_t*)session->aucTCPBuf, MB_TCP_BUF_SIZE ) <= 0 ) {
    6dc4:	b8 01       	movw	r22, r16
    6dc6:	6d 5f       	subi	r22, 0xFD	; 253
    6dc8:	7f 4f       	sbci	r23, 0xFF	; 255
    6dca:	c7 01       	movw	r24, r14
    6dcc:	47 e0       	ldi	r20, 0x07	; 7
    6dce:	51 e0       	ldi	r21, 0x01	; 1
    6dd0:	0e 94 3b 22 	call	0x4476	; 0x4476 <tcp_read>
    6dd4:	18 16       	cp	r1, r24
    6dd6:	19 06       	cpc	r1, r25
    6dd8:	3c f4       	brge	.+14     	; 0x6de8 <modbus_connection_handler+0xd2>
			tcp_disconnect( socket );
			return;
		}

		if( session->aucTCPBuf[3] || session->aucTCPBuf[2] ) {
    6dda:	f8 01       	movw	r30, r16
    6ddc:	86 81       	ldd	r24, Z+6	; 0x06
    6dde:	88 23       	and	r24, r24
    6de0:	19 f4       	brne	.+6      	; 0x6de8 <modbus_connection_handler+0xd2>
    6de2:	85 81       	ldd	r24, Z+5	; 0x05
    6de4:	88 23       	and	r24, r24
    6de6:	21 f0       	breq	.+8      	; 0x6df0 <modbus_connection_handler+0xda>
			tcp_disconnect( socket );
    6de8:	c7 01       	movw	r24, r14
    6dea:	0e 94 d5 20 	call	0x41aa	; 0x41aa <tcp_disconnect>
    6dee:	1b c0       	rjmp	.+54     	; 0x6e26 <modbus_connection_handler+0x110>
			return;
		}

		/* Length is a byte count of Modbus PDU (function code + data) and the unit identifier. */
		USHORT usLength;
		usLength  = session->aucTCPBuf[ MB_TCP_LEN + 0 ]<<8;
    6df0:	f8 01       	movw	r30, r16
    6df2:	97 81       	ldd	r25, Z+7	; 0x07
    6df4:	80 e0       	ldi	r24, 0x00	; 0
		usLength |= session->aucTCPBuf[ MB_TCP_LEN + 1 ];

		/* The frame is complete. */
		if( ( MB_TCP_UID + usLength ) == session->usTCPBufLen ) {
    6df6:	20 85       	ldd	r18, Z+8	; 0x08
    6df8:	30 e0       	ldi	r19, 0x00	; 0
    6dfa:	82 2b       	or	r24, r18
    6dfc:	93 2b       	or	r25, r19
    6dfe:	06 96       	adiw	r24, 0x06	; 6
    6e00:	06 5f       	subi	r16, 0xF6	; 246
    6e02:	1e 4f       	sbci	r17, 0xFE	; 254
    6e04:	f8 01       	movw	r30, r16
    6e06:	20 81       	ld	r18, Z
    6e08:	31 81       	ldd	r19, Z+1	; 0x01
    6e0a:	82 17       	cp	r24, r18
    6e0c:	93 07       	cpc	r25, r19
    6e0e:	59 f4       	brne	.+22     	; 0x6e26 <modbus_connection_handler+0x110>
			tcp_listener_socket = socket;
    6e10:	f0 92 96 0a 	sts	0x0A96, r15
    6e14:	e0 92 95 0a 	sts	0x0A95, r14
			uiModbusTimeOutCounter = 200;
    6e18:	88 ec       	ldi	r24, 0xC8	; 200
    6e1a:	80 93 4a 01 	sts	0x014A, r24
			(void)xMBPortEventPost( EV_FRAME_RECEIVED );
    6e1e:	81 e0       	ldi	r24, 0x01	; 1
    6e20:	90 e0       	ldi	r25, 0x00	; 0
    6e22:	0e 94 0b 0d 	call	0x1a16	; 0x1a16 <xMBPortEventPost>
	}
	 break;

	default: break;
    }
}
    6e26:	df 91       	pop	r29
    6e28:	cf 91       	pop	r28
    6e2a:	1f 91       	pop	r17
    6e2c:	0f 91       	pop	r16
    6e2e:	ff 90       	pop	r15
    6e30:	ef 90       	pop	r14
    6e32:	08 95       	ret

00006e34 <eMBTCPStart>:
}

void
eMBTCPStart( void )
{
}
    6e34:	08 95       	ret

00006e36 <eMBTCPSend>:
	return eStatus;
}

eMBErrorCode
eMBTCPSend( UCHAR _unused, const UCHAR * pucFrame, USHORT usLength )
{
    6e36:	fb 01       	movw	r30, r22
	eMBErrorCode	eStatus = MB_ENOERR;
	UCHAR		  *pucMBTCPFrame = ( UCHAR * ) pucFrame - MB_TCP_FUNC;
    6e38:	37 97       	sbiw	r30, 0x07	; 7
	 * function with the buffer returned by the previous call. Therefore we 
	 * only have to update the length in the header. Note that the length 
	 * header includes the size of the Modbus PDU and the UID Byte. Therefore 
	 * the length is usLength plus one.
	 */
	pucMBTCPFrame[MB_TCP_LEN] = ( usLength + 1 ) >> 8U;
    6e3a:	4f 5f       	subi	r20, 0xFF	; 255
    6e3c:	5f 4f       	sbci	r21, 0xFF	; 255
    6e3e:	54 83       	std	Z+4, r21	; 0x04
    6e40:	41 50       	subi	r20, 0x01	; 1
    6e42:	50 40       	sbci	r21, 0x00	; 0
	pucMBTCPFrame[MB_TCP_LEN + 1] = ( usLength + 1 ) & 0xFF;
    6e44:	84 2f       	mov	r24, r20
    6e46:	8f 5f       	subi	r24, 0xFF	; 255
    6e48:	85 83       	std	Z+5, r24	; 0x05
	if( xMBTCPPortSendResponse( pucMBTCPFrame, usTCPLength ) == FALSE )
    6e4a:	49 5f       	subi	r20, 0xF9	; 249
    6e4c:	5f 4f       	sbci	r21, 0xFF	; 255
    6e4e:	cf 01       	movw	r24, r30
    6e50:	ba 01       	movw	r22, r20
    6e52:	0e 94 54 36 	call	0x6ca8	; 0x6ca8 <xMBTCPPortSendResponse>
    6e56:	88 23       	and	r24, r24
    6e58:	19 f4       	brne	.+6      	; 0x6e60 <eMBTCPSend+0x2a>
    6e5a:	25 e0       	ldi	r18, 0x05	; 5
    6e5c:	30 e0       	ldi	r19, 0x00	; 0
    6e5e:	02 c0       	rjmp	.+4      	; 0x6e64 <eMBTCPSend+0x2e>
    6e60:	20 e0       	ldi	r18, 0x00	; 0
    6e62:	30 e0       	ldi	r19, 0x00	; 0
	{
		eStatus = MB_EIO;
	}
	return eStatus;
}
    6e64:	c9 01       	movw	r24, r18
    6e66:	08 95       	ret

00006e68 <eMBTCPReceive>:
	vMBTCPPortDisable( );
}

eMBErrorCode
eMBTCPReceive( UCHAR * pucRcvAddress, UCHAR ** ppucFrame, USHORT * pusLength )
{
    6e68:	cf 92       	push	r12
    6e6a:	df 92       	push	r13
    6e6c:	ef 92       	push	r14
    6e6e:	ff 92       	push	r15
    6e70:	0f 93       	push	r16
    6e72:	1f 93       	push	r17
    6e74:	df 93       	push	r29
    6e76:	cf 93       	push	r28
    6e78:	00 d0       	rcall	.+0      	; 0x6e7a <eMBTCPReceive+0x12>
    6e7a:	00 d0       	rcall	.+0      	; 0x6e7c <eMBTCPReceive+0x14>
    6e7c:	cd b7       	in	r28, 0x3d	; 61
    6e7e:	de b7       	in	r29, 0x3e	; 62
    6e80:	6c 01       	movw	r12, r24
    6e82:	8b 01       	movw	r16, r22
    6e84:	7a 01       	movw	r14, r20
	eMBErrorCode	eStatus = MB_EIO;
	UCHAR		  *pucMBTCPFrame;
	USHORT		  usLength;
	USHORT		  usPID;

	if( xMBTCPPortGetRequest( &pucMBTCPFrame, &usLength ) != FALSE )
    6e86:	ce 01       	movw	r24, r28
    6e88:	01 96       	adiw	r24, 0x01	; 1
    6e8a:	be 01       	movw	r22, r28
    6e8c:	6d 5f       	subi	r22, 0xFD	; 253
    6e8e:	7f 4f       	sbci	r23, 0xFF	; 255
    6e90:	0e 94 1c 36 	call	0x6c38	; 0x6c38 <xMBTCPPortGetRequest>
    6e94:	88 23       	and	r24, r24
    6e96:	d1 f0       	breq	.+52     	; 0x6ecc <eMBTCPReceive+0x64>
	{
		usPID = pucMBTCPFrame[MB_TCP_PID] << 8U;
    6e98:	e9 81       	ldd	r30, Y+1	; 0x01
    6e9a:	fa 81       	ldd	r31, Y+2	; 0x02
    6e9c:	92 81       	ldd	r25, Z+2	; 0x02
    6e9e:	80 e0       	ldi	r24, 0x00	; 0
		usPID |= pucMBTCPFrame[MB_TCP_PID + 1];

		if( usPID == MB_TCP_PROTOCOL_ID )
    6ea0:	23 81       	ldd	r18, Z+3	; 0x03
    6ea2:	30 e0       	ldi	r19, 0x00	; 0
    6ea4:	82 2b       	or	r24, r18
    6ea6:	93 2b       	or	r25, r19
    6ea8:	89 2b       	or	r24, r25
    6eaa:	81 f4       	brne	.+32     	; 0x6ecc <eMBTCPReceive+0x64>
		{
			*ppucFrame = &pucMBTCPFrame[MB_TCP_FUNC];
    6eac:	37 96       	adiw	r30, 0x07	; 7
    6eae:	d8 01       	movw	r26, r16
    6eb0:	ed 93       	st	X+, r30
    6eb2:	fc 93       	st	X, r31
			*pusLength = usLength - MB_TCP_FUNC;
    6eb4:	8b 81       	ldd	r24, Y+3	; 0x03
    6eb6:	9c 81       	ldd	r25, Y+4	; 0x04
    6eb8:	07 97       	sbiw	r24, 0x07	; 7
    6eba:	f7 01       	movw	r30, r14
    6ebc:	91 83       	std	Z+1, r25	; 0x01
    6ebe:	80 83       	st	Z, r24
			eStatus = MB_ENOERR;

			/* Modbus TCP does not use any addresses. Fake the source address such
			 * that the processing part deals with this frame.
			 */
			*pucRcvAddress = MB_TCP_PSEUDO_ADDRESS;
    6ec0:	8f ef       	ldi	r24, 0xFF	; 255
    6ec2:	d6 01       	movw	r26, r12
    6ec4:	8c 93       	st	X, r24
    6ec6:	20 e0       	ldi	r18, 0x00	; 0
    6ec8:	30 e0       	ldi	r19, 0x00	; 0
    6eca:	02 c0       	rjmp	.+4      	; 0x6ed0 <eMBTCPReceive+0x68>
    6ecc:	25 e0       	ldi	r18, 0x05	; 5
    6ece:	30 e0       	ldi	r19, 0x00	; 0
	else
	{
		eStatus = MB_EIO;
	}
	return eStatus;
}
    6ed0:	c9 01       	movw	r24, r18
    6ed2:	0f 90       	pop	r0
    6ed4:	0f 90       	pop	r0
    6ed6:	0f 90       	pop	r0
    6ed8:	0f 90       	pop	r0
    6eda:	cf 91       	pop	r28
    6edc:	df 91       	pop	r29
    6ede:	1f 91       	pop	r17
    6ee0:	0f 91       	pop	r16
    6ee2:	ff 90       	pop	r15
    6ee4:	ef 90       	pop	r14
    6ee6:	df 90       	pop	r13
    6ee8:	cf 90       	pop	r12
    6eea:	08 95       	ret

00006eec <eMBTCPStop>:

void
eMBTCPStop( void )
{
	/* Make sure that no more clients are connected. */
	vMBTCPPortDisable( );
    6eec:	0e 94 08 36 	call	0x6c10	; 0x6c10 <vMBTCPPortDisable>
}
    6ef0:	08 95       	ret

00006ef2 <eMBTCPDoInit>:
eMBErrorCode
eMBTCPDoInit( USHORT ucTCPPort )
{
	eMBErrorCode eStatus = MB_ENOERR;

	if( xMBTCPPortInit( ucTCPPort ) == FALSE ) {
    6ef2:	0e 94 7d 36 	call	0x6cfa	; 0x6cfa <xMBTCPPortInit>
    6ef6:	88 23       	and	r24, r24
    6ef8:	19 f4       	brne	.+6      	; 0x6f00 <eMBTCPDoInit+0xe>
    6efa:	23 e0       	ldi	r18, 0x03	; 3
    6efc:	30 e0       	ldi	r19, 0x00	; 0
    6efe:	02 c0       	rjmp	.+4      	; 0x6f04 <eMBTCPDoInit+0x12>
    6f00:	20 e0       	ldi	r18, 0x00	; 0
    6f02:	30 e0       	ldi	r19, 0x00	; 0
		eStatus = MB_EPORTERR;
	}

	return eStatus;
}
    6f04:	c9 01       	movw	r24, r18
    6f06:	08 95       	ret

00006f08 <dhcp_client_abort>:
 *	   may want to deconfigure the network interface to no longer occupy an
 *	   IP address managed by the DHCP server.
 */
void dhcp_client_abort()
{
	if( DHCP_STATE_INIT == state.state )
    6f08:	80 91 97 0a 	lds	r24, 0x0A97
    6f0c:	90 91 98 0a 	lds	r25, 0x0A98
    6f10:	89 2b       	or	r24, r25
    6f12:	81 f0       	breq	.+32     	; 0x6f34 <dhcp_client_abort+0x2c>
		return;

	timer_free(state.timer);
    6f14:	80 91 9d 0a 	lds	r24, 0x0A9D
    6f18:	90 91 9e 0a 	lds	r25, 0x0A9E
    6f1c:	0e 94 dc 31 	call	0x63b8	; 0x63b8 <timer_free>
	udp_socket_free(state.socket);
    6f20:	80 91 9b 0a 	lds	r24, 0x0A9B
    6f24:	90 91 9c 0a 	lds	r25, 0x0A9C
    6f28:	0e 94 ba 2e 	call	0x5d74	; 0x5d74 <udp_socket_free>
	state.state = DHCP_STATE_INIT;
    6f2c:	10 92 98 0a 	sts	0x0A98, r1
    6f30:	10 92 97 0a 	sts	0x0A97, r1
    6f34:	08 95       	ret

00006f36 <dhcp_client_start>:
 *
 * \param[in] callback A function pointer which is called for every event the client generates.
 * \returns \c true if the client was started successfully, \c false on failure.
 */
bool dhcp_client_start(dhcp_client_callback callback)
{
    6f36:	0f 93       	push	r16
    6f38:	1f 93       	push	r17
    6f3a:	cf 93       	push	r28
    6f3c:	df 93       	push	r29
    6f3e:	8c 01       	movw	r16, r24
	if(state.state != DHCP_STATE_INIT || !callback)
    6f40:	c7 e9       	ldi	r28, 0x97	; 151
    6f42:	da e0       	ldi	r29, 0x0A	; 10
    6f44:	80 91 97 0a 	lds	r24, 0x0A97
    6f48:	90 91 98 0a 	lds	r25, 0x0A98
    6f4c:	89 2b       	or	r24, r25
    6f4e:	09 f0       	breq	.+2      	; 0x6f52 <dhcp_client_start+0x1c>
    6f50:	49 c0       	rjmp	.+146    	; 0x6fe4 <dhcp_client_start+0xae>
    6f52:	01 15       	cp	r16, r1
    6f54:	11 05       	cpc	r17, r1
    6f56:	09 f4       	brne	.+2      	; 0x6f5a <dhcp_client_start+0x24>
    6f58:	45 c0       	rjmp	.+138    	; 0x6fe4 <dhcp_client_start+0xae>
		return false;

	memset(&state, 0, sizeof(state));
    6f5a:	8d e1       	ldi	r24, 0x1D	; 29
    6f5c:	fe 01       	movw	r30, r28
    6f5e:	11 92       	st	Z+, r1
    6f60:	8a 95       	dec	r24
    6f62:	e9 f7       	brne	.-6      	; 0x6f5e <dhcp_client_start+0x28>

	/* allocate timer */
	state.timer = timer_alloc(dhcp_client_timeout, 0);
    6f64:	87 ee       	ldi	r24, 0xE7	; 231
    6f66:	99 e3       	ldi	r25, 0x39	; 57
    6f68:	60 e0       	ldi	r22, 0x00	; 0
    6f6a:	70 e0       	ldi	r23, 0x00	; 0
    6f6c:	0e 94 8e 32 	call	0x651c	; 0x651c <timer_alloc>
    6f70:	90 93 9e 0a 	sts	0x0A9E, r25
    6f74:	80 93 9d 0a 	sts	0x0A9D, r24
	if( !timer_valid(state.timer) ) {
    6f78:	05 97       	sbiw	r24, 0x05	; 5
    6f7a:	a0 f5       	brcc	.+104    	; 0x6fe4 <dhcp_client_start+0xae>
		return false;
	}

	/* allocate udp socket */
	state.socket = udp_socket_alloc(dhcp_client_incoming);
    6f7c:	8f eb       	ldi	r24, 0xBF	; 191
    6f7e:	98 e3       	ldi	r25, 0x38	; 56
    6f80:	0e 94 2d 2f 	call	0x5e5a	; 0x5e5a <udp_socket_alloc>
    6f84:	90 93 9c 0a 	sts	0x0A9C, r25
    6f88:	80 93 9b 0a 	sts	0x0A9B, r24
	if( !udp_socket_valid(state.socket) ) {
    6f8c:	02 97       	sbiw	r24, 0x02	; 2
    6f8e:	38 f0       	brcs	.+14     	; 0x6f9e <dhcp_client_start+0x68>
		timer_free(state.timer);
    6f90:	80 91 9d 0a 	lds	r24, 0x0A9D
    6f94:	90 91 9e 0a 	lds	r25, 0x0A9E
    6f98:	0e 94 dc 31 	call	0x63b8	; 0x63b8 <timer_free>
    6f9c:	23 c0       	rjmp	.+70     	; 0x6fe4 <dhcp_client_start+0xae>
		return false;
	}

	/* reset network configuration */

	ip_set_address(state.ip_local);
    6f9e:	ce 01       	movw	r24, r28
    6fa0:	0c 96       	adiw	r24, 0x0c	; 12
    6fa2:	0e 94 34 1f 	call	0x3e68	; 0x3e68 <ip_set_address>
	ip_set_netmask(state.ip_netmask);
    6fa6:	ce 01       	movw	r24, r28
    6fa8:	40 96       	adiw	r24, 0x10	; 16
    6faa:	0e 94 15 1f 	call	0x3e2a	; 0x3e2a <ip_set_netmask>
	ip_set_gateway(state.ip_gateway);
    6fae:	ce 01       	movw	r24, r28
    6fb0:	44 96       	adiw	r24, 0x14	; 20
    6fb2:	0e 94 fd 1e 	call	0x3dfa	; 0x3dfa <ip_set_gateway>

	/* start on the next timeout */
	timer_set(state.timer, 1000);
    6fb6:	80 91 9d 0a 	lds	r24, 0x0A9D
    6fba:	90 91 9e 0a 	lds	r25, 0x0A9E
    6fbe:	48 ee       	ldi	r20, 0xE8	; 232
    6fc0:	53 e0       	ldi	r21, 0x03	; 3
    6fc2:	60 e0       	ldi	r22, 0x00	; 0
    6fc4:	70 e0       	ldi	r23, 0x00	; 0
    6fc6:	0e 94 ec 31 	call	0x63d8	; 0x63d8 <timer_set>
	state.state = DHCP_STATE_INIT;
    6fca:	10 92 98 0a 	sts	0x0A98, r1
    6fce:	10 92 97 0a 	sts	0x0A97, r1
	state.callback = callback;
    6fd2:	10 93 9a 0a 	sts	0x0A9A, r17
    6fd6:	00 93 99 0a 	sts	0x0A99, r16
	state.retries = 5;
    6fda:	85 e0       	ldi	r24, 0x05	; 5
    6fdc:	80 93 b3 0a 	sts	0x0AB3, r24
    6fe0:	81 e0       	ldi	r24, 0x01	; 1
    6fe2:	01 c0       	rjmp	.+2      	; 0x6fe6 <dhcp_client_start+0xb0>

	return true;
    6fe4:	80 e0       	ldi	r24, 0x00	; 0
}
    6fe6:	df 91       	pop	r29
    6fe8:	cf 91       	pop	r28
    6fea:	1f 91       	pop	r17
    6fec:	0f 91       	pop	r16
    6fee:	08 95       	ret

00006ff0 <dhcp_client_send>:
 * Generates and sends a DHCP packet appropriate for the current client state.
 *
 * \returns \c true on success, \c false on failure.
 */
bool dhcp_client_send()
{
    6ff0:	0f 93       	push	r16
    6ff2:	1f 93       	push	r17
    6ff4:	cf 93       	push	r28
    6ff6:	df 93       	push	r29
	/* generate dhcp header */
	struct dhcp_header* packet = (struct dhcp_header*) udp_get_buffer();
    6ff8:	0a eb       	ldi	r16, 0xBA	; 186
    6ffa:	1e e0       	ldi	r17, 0x0E	; 14
	memset(packet, 0, sizeof(*packet));
    6ffc:	80 ef       	ldi	r24, 0xF0	; 240
    6ffe:	f8 01       	movw	r30, r16
    7000:	11 92       	st	Z+, r1
    7002:	8a 95       	dec	r24
    7004:	e9 f7       	brne	.-6      	; 0x7000 <dhcp_client_send+0x10>
	packet->op = DHCP_OP_BOOTREQUEST;
    7006:	81 e0       	ldi	r24, 0x01	; 1
    7008:	80 93 ba 0e 	sts	0x0EBA, r24
	packet->htype = DHCP_HTYPE_ETHERNET;
    700c:	80 93 bb 0e 	sts	0x0EBB, r24
	packet->hlen = DHCP_HLEN_ETHERNET;
    7010:	86 e0       	ldi	r24, 0x06	; 6
    7012:	80 93 bc 0e 	sts	0x0EBC, r24
	packet->xid = HTON32(DHCP_CLIENT_XID);
    7016:	85 e5       	ldi	r24, 0x55	; 85
    7018:	95 e0       	ldi	r25, 0x05	; 5
    701a:	a9 e9       	ldi	r26, 0x99	; 153
    701c:	b4 e3       	ldi	r27, 0x34	; 52
    701e:	80 93 be 0e 	sts	0x0EBE, r24
    7022:	90 93 bf 0e 	sts	0x0EBF, r25
    7026:	a0 93 c0 0e 	sts	0x0EC0, r26
    702a:	b0 93 c1 0e 	sts	0x0EC1, r27
	packet->flags = HTON16(DHCP_FLAG_BROADCAST);
    702e:	80 e8       	ldi	r24, 0x80	; 128
    7030:	90 e0       	ldi	r25, 0x00	; 0
    7032:	90 93 c5 0e 	sts	0x0EC5, r25
    7036:	80 93 c4 0e 	sts	0x0EC4, r24
	packet->cookie = HTON32(DHCP_COOKIE);
    703a:	83 e6       	ldi	r24, 0x63	; 99
    703c:	92 e8       	ldi	r25, 0x82	; 130
    703e:	a3 e5       	ldi	r26, 0x53	; 83
    7040:	b3 e6       	ldi	r27, 0x63	; 99
    7042:	80 93 a6 0f 	sts	0x0FA6, r24
    7046:	90 93 a7 0f 	sts	0x0FA7, r25
    704a:	a0 93 a8 0f 	sts	0x0FA8, r26
    704e:	b0 93 a9 0f 	sts	0x0FA9, r27
	memcpy(packet->ciaddr, ip_get_address(), 4);
    7052:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <ip_get_address>
    7056:	fc 01       	movw	r30, r24
    7058:	80 81       	ld	r24, Z
    705a:	91 81       	ldd	r25, Z+1	; 0x01
    705c:	a2 81       	ldd	r26, Z+2	; 0x02
    705e:	b3 81       	ldd	r27, Z+3	; 0x03
    7060:	80 93 c6 0e 	sts	0x0EC6, r24
    7064:	90 93 c7 0e 	sts	0x0EC7, r25
    7068:	a0 93 c8 0e 	sts	0x0EC8, r26
    706c:	b0 93 c9 0e 	sts	0x0EC9, r27
	memcpy(packet->chaddr, ethernet_get_mac(), 6);
    7070:	0e 94 13 1e 	call	0x3c26	; 0x3c26 <ethernet_get_mac>
    7074:	d8 01       	movw	r26, r16
    7076:	5c 96       	adiw	r26, 0x1c	; 28
    7078:	fc 01       	movw	r30, r24
    707a:	86 e0       	ldi	r24, 0x06	; 6
    707c:	01 90       	ld	r0, Z+
    707e:	0d 92       	st	X+, r0
    7080:	81 50       	subi	r24, 0x01	; 1
    7082:	e1 f7       	brne	.-8      	; 0x707c <dhcp_client_send+0x8c>

	/* determine message type from current state */
	uint8_t msg_type;
	if(state.state == DHCP_STATE_SELECTING)
    7084:	20 91 97 0a 	lds	r18, 0x0A97
    7088:	30 91 98 0a 	lds	r19, 0x0A98
    708c:	21 30       	cpi	r18, 0x01	; 1
    708e:	31 05       	cpc	r19, r1
    7090:	11 f4       	brne	.+4      	; 0x7096 <dhcp_client_send+0xa6>
    7092:	41 e0       	ldi	r20, 0x01	; 1
    7094:	08 c0       	rjmp	.+16     	; 0x70a6 <dhcp_client_send+0xb6>
		msg_type = DHCP_MESSAGETYPE_DHCPDISCOVER;
	else if(state.state == DHCP_STATE_REQUESTING ||
    7096:	22 30       	cpi	r18, 0x02	; 2
    7098:	31 05       	cpc	r19, r1
    709a:	21 f0       	breq	.+8      	; 0x70a4 <dhcp_client_send+0xb4>
    709c:	24 30       	cpi	r18, 0x04	; 4
    709e:	31 05       	cpc	r19, r1
    70a0:	09 f0       	breq	.+2      	; 0x70a4 <dhcp_client_send+0xb4>
    70a2:	67 c0       	rjmp	.+206    	; 0x7172 <dhcp_client_send+0x182>
    70a4:	43 e0       	ldi	r20, 0x03	; 3
 * \param[in] type The message type to add to the packet.
 * \returns A pointer to the packet's new end.
 */
uint8_t* dhcp_client_packet_add_msgtype(uint8_t* options, uint8_t type)
{
	*options++ = DHCP_OPTION_MESSAGETYPE;
    70a6:	85 e3       	ldi	r24, 0x35	; 53
    70a8:	80 93 aa 0f 	sts	0x0FAA, r24
	*options++ = DHCP_OPTION_LEN_MESSAGETYPE;
    70ac:	91 e0       	ldi	r25, 0x01	; 1
    70ae:	90 93 ab 0f 	sts	0x0FAB, r25
	*options++ = type;
    70b2:	40 93 ac 0f 	sts	0x0FAC, r20
 * \param[in] options A pointer to the packet's end.
 * \returns A pointer to the packet's new end.
 */
uint8_t* dhcp_client_packet_add_params(uint8_t* options)
{
	*options++ = DHCP_OPTION_PARAMREQUEST;
    70b6:	87 e3       	ldi	r24, 0x37	; 55
    70b8:	80 93 ad 0f 	sts	0x0FAD, r24
	*options++ = 2;
    70bc:	82 e0       	ldi	r24, 0x02	; 2
    70be:	80 93 ae 0f 	sts	0x0FAE, r24
	*options++ = DHCP_OPTION_NETMASK;
    70c2:	90 93 af 0f 	sts	0x0FAF, r25
	*options++ = DHCP_OPTION_ROUTER;
    70c6:	83 e0       	ldi	r24, 0x03	; 3
    70c8:	80 93 b0 0f 	sts	0x0FB0, r24
    70cc:	c1 eb       	ldi	r28, 0xB1	; 177
    70ce:	df e0       	ldi	r29, 0x0F	; 15

	/* append dhcp options */
	uint8_t* options_end = (uint8_t*) (packet + 1);
	options_end = dhcp_client_packet_add_msgtype(options_end, msg_type);
	options_end = dhcp_client_packet_add_params(options_end);
	if(state.state == DHCP_STATE_REQUESTING)
    70d0:	22 30       	cpi	r18, 0x02	; 2
    70d2:	31 05       	cpc	r19, r1
    70d4:	61 f5       	brne	.+88     	; 0x712e <dhcp_client_send+0x13e>
 * \param[in] options A pointer to the packet's end.
 * \returns A pointer to the packet's new end.
 */
uint8_t* dhcp_client_packet_add_ip(uint8_t* options)
{
	*options++ = DHCP_OPTION_REQUESTIP;
    70d6:	82 e3       	ldi	r24, 0x32	; 50
    70d8:	80 93 b1 0f 	sts	0x0FB1, r24
	*options++ = DHCP_OPTION_LEN_REQUESTIP;
    70dc:	24 e0       	ldi	r18, 0x04	; 4
    70de:	20 93 b2 0f 	sts	0x0FB2, r18
	memcpy(options, state.ip_local, sizeof(state.ip_local));
    70e2:	80 91 a3 0a 	lds	r24, 0x0AA3
    70e6:	90 91 a4 0a 	lds	r25, 0x0AA4
    70ea:	a0 91 a5 0a 	lds	r26, 0x0AA5
    70ee:	b0 91 a6 0a 	lds	r27, 0x0AA6
    70f2:	80 93 b3 0f 	sts	0x0FB3, r24
    70f6:	90 93 b4 0f 	sts	0x0FB4, r25
    70fa:	a0 93 b5 0f 	sts	0x0FB5, r26
    70fe:	b0 93 b6 0f 	sts	0x0FB6, r27
 * \param[in] options A pointer to the packet's end.
 * \returns A pointer to the packet's new end.
 */
uint8_t* dhcp_client_packet_add_server(uint8_t* options)
{
	*options++ = DHCP_OPTION_SERVERID;
    7102:	86 e3       	ldi	r24, 0x36	; 54
    7104:	80 93 b7 0f 	sts	0x0FB7, r24
	*options++ = DHCP_OPTION_LEN_SERVERID;
    7108:	20 93 b8 0f 	sts	0x0FB8, r18
	memcpy(options, state.ip_server, sizeof(state.ip_server));
    710c:	80 91 9f 0a 	lds	r24, 0x0A9F
    7110:	90 91 a0 0a 	lds	r25, 0x0AA0
    7114:	a0 91 a1 0a 	lds	r26, 0x0AA1
    7118:	b0 91 a2 0a 	lds	r27, 0x0AA2
    711c:	80 93 b9 0f 	sts	0x0FB9, r24
    7120:	90 93 ba 0f 	sts	0x0FBA, r25
    7124:	a0 93 bb 0f 	sts	0x0FBB, r26
    7128:	b0 93 bc 0f 	sts	0x0FBC, r27
	options += sizeof(state.ip_server);
    712c:	2c 96       	adiw	r28, 0x0c	; 12
 * \param[in] options A pointer to the packet's end.
 * \returns A pointer to the packet's new end.
 */
uint8_t* dhcp_client_packet_add_end(uint8_t* options)
{
	*options++ = DHCP_OPTION_END;
    712e:	8f ef       	ldi	r24, 0xFF	; 255
    7130:	88 83       	st	Y, r24
		options_end = dhcp_client_packet_add_server(options_end);
	}
	options_end = dhcp_client_packet_add_end(options_end);

	/* send dhcp packet */
	if(!udp_bind_local(state.socket, 68))
    7132:	80 91 9b 0a 	lds	r24, 0x0A9B
    7136:	90 91 9c 0a 	lds	r25, 0x0A9C
    713a:	64 e4       	ldi	r22, 0x44	; 68
    713c:	70 e0       	ldi	r23, 0x00	; 0
    713e:	0e 94 ce 2e 	call	0x5d9c	; 0x5d9c <udp_bind_local>
    7142:	88 23       	and	r24, r24
    7144:	b1 f0       	breq	.+44     	; 0x7172 <dhcp_client_send+0x182>
		return false;
	if(!udp_bind_remote(state.socket, 0, 67))
    7146:	80 91 9b 0a 	lds	r24, 0x0A9B
    714a:	90 91 9c 0a 	lds	r25, 0x0A9C
    714e:	60 e0       	ldi	r22, 0x00	; 0
    7150:	70 e0       	ldi	r23, 0x00	; 0
    7152:	43 e4       	ldi	r20, 0x43	; 67
    7154:	50 e0       	ldi	r21, 0x00	; 0
    7156:	0e 94 16 30 	call	0x602c	; 0x602c <udp_bind_remote>
    715a:	88 23       	and	r24, r24
    715c:	51 f0       	breq	.+20     	; 0x7172 <dhcp_client_send+0x182>
		return false;
	return udp_send(state.socket, options_end - (uint8_t*) packet);
    715e:	c9 5b       	subi	r28, 0xB9	; 185
    7160:	de 40       	sbci	r29, 0x0E	; 14
    7162:	80 91 9b 0a 	lds	r24, 0x0A9B
    7166:	90 91 9c 0a 	lds	r25, 0x0A9C
    716a:	be 01       	movw	r22, r28
    716c:	0e 94 a6 2f 	call	0x5f4c	; 0x5f4c <udp_send>
    7170:	01 c0       	rjmp	.+2      	; 0x7174 <dhcp_client_send+0x184>
    7172:	80 e0       	ldi	r24, 0x00	; 0
}
    7174:	df 91       	pop	r29
    7176:	cf 91       	pop	r28
    7178:	1f 91       	pop	r17
    717a:	0f 91       	pop	r16
    717c:	08 95       	ret

0000717e <dhcp_client_incoming>:

/**
 * UDP callback function which handles all incoming DHCP packets.
 */
void dhcp_client_incoming(int socket, uint8_t* data, uint16_t data_len)
{
    717e:	1f 93       	push	r17
    7180:	cf 93       	push	r28
    7182:	df 93       	push	r29
	const struct dhcp_header* header = (struct dhcp_header*) data;
    7184:	eb 01       	movw	r28, r22

	/* accept responses only */
	if(header->op != DHCP_OP_BOOTREPLY)
    7186:	88 81       	ld	r24, Y
    7188:	82 30       	cpi	r24, 0x02	; 2
    718a:	09 f0       	breq	.+2      	; 0x718e <dhcp_client_incoming+0x10>
    718c:	1c c1       	rjmp	.+568    	; 0x73c6 <dhcp_client_incoming+0x248>
		return;

	/* accept responses with our id only */
	if(header->xid != HTON32(DHCP_CLIENT_XID))
    718e:	8c 81       	ldd	r24, Y+4	; 0x04
    7190:	9d 81       	ldd	r25, Y+5	; 0x05
    7192:	ae 81       	ldd	r26, Y+6	; 0x06
    7194:	bf 81       	ldd	r27, Y+7	; 0x07
    7196:	85 55       	subi	r24, 0x55	; 85
    7198:	95 40       	sbci	r25, 0x05	; 5
    719a:	a9 49       	sbci	r26, 0x99	; 153
    719c:	b4 43       	sbci	r27, 0x34	; 52
    719e:	09 f0       	breq	.+2      	; 0x71a2 <dhcp_client_incoming+0x24>
    71a0:	12 c1       	rjmp	.+548    	; 0x73c6 <dhcp_client_incoming+0x248>
		return;

	/* accept responses with correct cookie only */
	if(header->cookie != HTON32(DHCP_COOKIE))
    71a2:	c4 51       	subi	r28, 0x14	; 20
    71a4:	df 4f       	sbci	r29, 0xFF	; 255
    71a6:	88 81       	ld	r24, Y
    71a8:	99 81       	ldd	r25, Y+1	; 0x01
    71aa:	aa 81       	ldd	r26, Y+2	; 0x02
    71ac:	bb 81       	ldd	r27, Y+3	; 0x03
    71ae:	cc 5e       	subi	r28, 0xEC	; 236
    71b0:	d0 40       	sbci	r29, 0x00	; 0
    71b2:	83 56       	subi	r24, 0x63	; 99
    71b4:	92 48       	sbci	r25, 0x82	; 130
    71b6:	a3 45       	sbci	r26, 0x53	; 83
    71b8:	b3 46       	sbci	r27, 0x63	; 99
    71ba:	09 f0       	breq	.+2      	; 0x71be <dhcp_client_incoming+0x40>
    71bc:	04 c1       	rjmp	.+520    	; 0x73c6 <dhcp_client_incoming+0x248>
		return;

	/* accept responses with our hardware address only */
	if(memcmp(header->chaddr, ethernet_get_mac(), 6) != 0)
    71be:	0e 94 13 1e 	call	0x3c26	; 0x3c26 <ethernet_get_mac>
    71c2:	bc 01       	movw	r22, r24
    71c4:	ce 01       	movw	r24, r28
    71c6:	4c 96       	adiw	r24, 0x1c	; 28
    71c8:	46 e0       	ldi	r20, 0x06	; 6
    71ca:	50 e0       	ldi	r21, 0x00	; 0
    71cc:	0e 94 ac 3f 	call	0x7f58	; 0x7f58 <memcmp>
    71d0:	00 97       	sbiw	r24, 0x00	; 0
    71d2:	09 f0       	breq	.+2      	; 0x71d6 <dhcp_client_incoming+0x58>
    71d4:	f8 c0       	rjmp	.+496    	; 0x73c6 <dhcp_client_incoming+0x248>
 * \param[in] packet The packet received from the DHCP server.
 * \returns The message type of the packet on success, \c 0 on failure.
 */
uint8_t dhcp_client_parse(const struct dhcp_header* packet)
{
	if(!packet)
    71d6:	20 97       	sbiw	r28, 0x00	; 0
    71d8:	09 f4       	brne	.+2      	; 0x71dc <dhcp_client_incoming+0x5e>
    71da:	f5 c0       	rjmp	.+490    	; 0x73c6 <dhcp_client_incoming+0x248>
		return 0;

	/* save ip address proposed by the server */
	memcpy(state.ip_local, packet->yiaddr, sizeof(state.ip_local));
    71dc:	88 89       	ldd	r24, Y+16	; 0x10
    71de:	99 89       	ldd	r25, Y+17	; 0x11
    71e0:	aa 89       	ldd	r26, Y+18	; 0x12
    71e2:	bb 89       	ldd	r27, Y+19	; 0x13
    71e4:	80 93 a3 0a 	sts	0x0AA3, r24
    71e8:	90 93 a4 0a 	sts	0x0AA4, r25
    71ec:	a0 93 a5 0a 	sts	0x0AA5, r26
    71f0:	b0 93 a6 0a 	sts	0x0AA6, r27

	/* parse options */
	uint8_t msg_type = 0;
	const uint8_t* opts = (const uint8_t*) (packet + 1);
    71f4:	c0 51       	subi	r28, 0x10	; 16
    71f6:	df 4f       	sbci	r29, 0xFF	; 255
    71f8:	10 e0       	ldi	r17, 0x00	; 0
    71fa:	01 c0       	rjmp	.+2      	; 0x71fe <dhcp_client_incoming+0x80>
    71fc:	ef 01       	movw	r28, r30
	while(1)
	{
		const uint8_t* opt_data = opts + 2;
		uint8_t opt_type = *opts;
    71fe:	fe 01       	movw	r30, r28
    7200:	81 91       	ld	r24, Z+
		uint8_t opt_len = *(opts + 1);
    7202:	29 81       	ldd	r18, Y+1	; 0x01

		if(opt_type == DHCP_OPTION_PAD)
    7204:	88 23       	and	r24, r24
    7206:	d1 f3       	breq	.-12     	; 0x71fc <dhcp_client_incoming+0x7e>
		{
			++opts;
		}
		else if(opt_type == DHCP_OPTION_END)
    7208:	8f 3f       	cpi	r24, 0xFF	; 255
    720a:	09 f4       	brne	.+2      	; 0x720e <dhcp_client_incoming+0x90>
    720c:	67 c0       	rjmp	.+206    	; 0x72dc <dhcp_client_incoming+0x15e>
	/* parse options */
	uint8_t msg_type = 0;
	const uint8_t* opts = (const uint8_t*) (packet + 1);
	while(1)
	{
		const uint8_t* opt_data = opts + 2;
    720e:	fe 01       	movw	r30, r28
    7210:	32 96       	adiw	r30, 0x02	; 2
		}
		else if(opt_type == DHCP_OPTION_END)
		{
			break;
		}
		else if(opt_type == DHCP_OPTION_NETMASK && opt_len == DHCP_OPTION_LEN_NETMASK)
    7212:	81 30       	cpi	r24, 0x01	; 1
    7214:	81 f4       	brne	.+32     	; 0x7236 <dhcp_client_incoming+0xb8>
    7216:	24 30       	cpi	r18, 0x04	; 4
    7218:	09 f0       	breq	.+2      	; 0x721c <dhcp_client_incoming+0x9e>
    721a:	5a c0       	rjmp	.+180    	; 0x72d0 <dhcp_client_incoming+0x152>
		{
			memcpy(state.ip_netmask, opt_data, sizeof(state.ip_netmask));
    721c:	80 81       	ld	r24, Z
    721e:	91 81       	ldd	r25, Z+1	; 0x01
    7220:	a2 81       	ldd	r26, Z+2	; 0x02
    7222:	b3 81       	ldd	r27, Z+3	; 0x03
    7224:	80 93 a7 0a 	sts	0x0AA7, r24
    7228:	90 93 a8 0a 	sts	0x0AA8, r25
    722c:	a0 93 a9 0a 	sts	0x0AA9, r26
    7230:	b0 93 aa 0a 	sts	0x0AAA, r27
    7234:	4a c0       	rjmp	.+148    	; 0x72ca <dhcp_client_incoming+0x14c>
			opts += DHCP_OPTION_LEN_NETMASK + 2;
		}
		else if(opt_type == DHCP_OPTION_ROUTER && opt_len / 4 > 0)
    7236:	83 30       	cpi	r24, 0x03	; 3
    7238:	81 f4       	brne	.+32     	; 0x725a <dhcp_client_incoming+0xdc>
    723a:	24 30       	cpi	r18, 0x04	; 4
    723c:	08 f4       	brcc	.+2      	; 0x7240 <dhcp_client_incoming+0xc2>
    723e:	48 c0       	rjmp	.+144    	; 0x72d0 <dhcp_client_incoming+0x152>
		{
			memcpy(state.ip_gateway, opt_data, sizeof(state.ip_gateway));
    7240:	80 81       	ld	r24, Z
    7242:	91 81       	ldd	r25, Z+1	; 0x01
    7244:	a2 81       	ldd	r26, Z+2	; 0x02
    7246:	b3 81       	ldd	r27, Z+3	; 0x03
    7248:	80 93 ab 0a 	sts	0x0AAB, r24
    724c:	90 93 ac 0a 	sts	0x0AAC, r25
    7250:	a0 93 ad 0a 	sts	0x0AAD, r26
    7254:	b0 93 ae 0a 	sts	0x0AAE, r27
    7258:	3b c0       	rjmp	.+118    	; 0x72d0 <dhcp_client_incoming+0x152>
			opts += opt_len + 2;
		}
		else if(opt_type == DHCP_OPTION_TIMELEASE && opt_len == DHCP_OPTION_LEN_TIMELEASE)
    725a:	83 33       	cpi	r24, 0x33	; 51
    725c:	f1 f4       	brne	.+60     	; 0x729a <dhcp_client_incoming+0x11c>
    725e:	24 30       	cpi	r18, 0x04	; 4
    7260:	b9 f5       	brne	.+110    	; 0x72d0 <dhcp_client_incoming+0x152>
		{
			state.time_rebind = ntoh32(*((const uint32_t*) opt_data));
    7262:	60 81       	ld	r22, Z
    7264:	71 81       	ldd	r23, Z+1	; 0x01
    7266:	82 81       	ldd	r24, Z+2	; 0x02
    7268:	93 81       	ldd	r25, Z+3	; 0x03
    726a:	0e 94 ca 20 	call	0x4194	; 0x4194 <hton32>
			state.time_rebind -= state.time_rebind / 8;
    726e:	9b 01       	movw	r18, r22
    7270:	ac 01       	movw	r20, r24
    7272:	e3 e0       	ldi	r30, 0x03	; 3
    7274:	56 95       	lsr	r21
    7276:	47 95       	ror	r20
    7278:	37 95       	ror	r19
    727a:	27 95       	ror	r18
    727c:	ea 95       	dec	r30
    727e:	d1 f7       	brne	.-12     	; 0x7274 <dhcp_client_incoming+0xf6>
    7280:	62 1b       	sub	r22, r18
    7282:	73 0b       	sbc	r23, r19
    7284:	84 0b       	sbc	r24, r20
    7286:	95 0b       	sbc	r25, r21
    7288:	60 93 af 0a 	sts	0x0AAF, r22
    728c:	70 93 b0 0a 	sts	0x0AB0, r23
    7290:	80 93 b1 0a 	sts	0x0AB1, r24
    7294:	90 93 b2 0a 	sts	0x0AB2, r25
    7298:	18 c0       	rjmp	.+48     	; 0x72ca <dhcp_client_incoming+0x14c>
			opts += DHCP_OPTION_LEN_TIMELEASE + 2;
		}
		else if(opt_type == DHCP_OPTION_MESSAGETYPE && opt_len == DHCP_OPTION_LEN_MESSAGETYPE)
    729a:	85 33       	cpi	r24, 0x35	; 53
    729c:	31 f4       	brne	.+12     	; 0x72aa <dhcp_client_incoming+0x12c>
    729e:	21 30       	cpi	r18, 0x01	; 1
    72a0:	b9 f4       	brne	.+46     	; 0x72d0 <dhcp_client_incoming+0x152>
		{
			msg_type = *opt_data;
    72a2:	10 81       	ld	r17, Z
			opts += DHCP_OPTION_LEN_MESSAGETYPE + 2;
    72a4:	fe 01       	movw	r30, r28
    72a6:	33 96       	adiw	r30, 0x03	; 3
    72a8:	a9 cf       	rjmp	.-174    	; 0x71fc <dhcp_client_incoming+0x7e>
		}
		else if(opt_type == DHCP_OPTION_SERVERID && opt_len == DHCP_OPTION_LEN_SERVERID)
    72aa:	86 33       	cpi	r24, 0x36	; 54
    72ac:	89 f4       	brne	.+34     	; 0x72d0 <dhcp_client_incoming+0x152>
    72ae:	24 30       	cpi	r18, 0x04	; 4
    72b0:	79 f4       	brne	.+30     	; 0x72d0 <dhcp_client_incoming+0x152>
		{
			memcpy(state.ip_server, opt_data, sizeof(state.ip_server));
    72b2:	80 81       	ld	r24, Z
    72b4:	91 81       	ldd	r25, Z+1	; 0x01
    72b6:	a2 81       	ldd	r26, Z+2	; 0x02
    72b8:	b3 81       	ldd	r27, Z+3	; 0x03
    72ba:	80 93 9f 0a 	sts	0x0A9F, r24
    72be:	90 93 a0 0a 	sts	0x0AA0, r25
    72c2:	a0 93 a1 0a 	sts	0x0AA1, r26
    72c6:	b0 93 a2 0a 	sts	0x0AA2, r27
			opts += DHCP_OPTION_LEN_SERVERID + 2;
    72ca:	fe 01       	movw	r30, r28
    72cc:	36 96       	adiw	r30, 0x06	; 6
    72ce:	96 cf       	rjmp	.-212    	; 0x71fc <dhcp_client_incoming+0x7e>
		}
		else
		{
			opts += opt_len + 2;
    72d0:	e2 2f       	mov	r30, r18
    72d2:	f0 e0       	ldi	r31, 0x00	; 0
    72d4:	32 96       	adiw	r30, 0x02	; 2
    72d6:	ec 0f       	add	r30, r28
    72d8:	fd 1f       	adc	r31, r29
    72da:	90 cf       	rjmp	.-224    	; 0x71fc <dhcp_client_incoming+0x7e>
	if(memcmp(header->chaddr, ethernet_get_mac(), 6) != 0)
		return;

	/* parse dhcp packet options */
	uint8_t msg_type = dhcp_client_parse(header);
	if(msg_type == 0)
    72dc:	11 23       	and	r17, r17
    72de:	09 f4       	brne	.+2      	; 0x72e2 <dhcp_client_incoming+0x164>
    72e0:	72 c0       	rjmp	.+228    	; 0x73c6 <dhcp_client_incoming+0x248>
		return;

	switch(state.state)
    72e2:	80 91 97 0a 	lds	r24, 0x0A97
    72e6:	90 91 98 0a 	lds	r25, 0x0A98
    72ea:	82 30       	cpi	r24, 0x02	; 2
    72ec:	91 05       	cpc	r25, r1
    72ee:	49 f1       	breq	.+82     	; 0x7342 <dhcp_client_incoming+0x1c4>
    72f0:	84 30       	cpi	r24, 0x04	; 4
    72f2:	91 05       	cpc	r25, r1
    72f4:	31 f1       	breq	.+76     	; 0x7342 <dhcp_client_incoming+0x1c4>
    72f6:	01 97       	sbiw	r24, 0x01	; 1
    72f8:	09 f0       	breq	.+2      	; 0x72fc <dhcp_client_incoming+0x17e>
    72fa:	65 c0       	rjmp	.+202    	; 0x73c6 <dhcp_client_incoming+0x248>
			break;
		}
		case DHCP_STATE_SELECTING:
		{
			/* discard anything which is not an offer */
			if(msg_type != DHCP_MESSAGETYPE_DHCPOFFER)
    72fc:	12 30       	cpi	r17, 0x02	; 2
    72fe:	09 f0       	breq	.+2      	; 0x7302 <dhcp_client_incoming+0x184>
    7300:	62 c0       	rjmp	.+196    	; 0x73c6 <dhcp_client_incoming+0x248>
				return;

			/* state transition */
			timer_set(state.timer, DHCP_CLIENT_TIMEOUT);
    7302:	80 91 9d 0a 	lds	r24, 0x0A9D
    7306:	90 91 9e 0a 	lds	r25, 0x0A9E
    730a:	40 ea       	ldi	r20, 0xA0	; 160
    730c:	5f e0       	ldi	r21, 0x0F	; 15
    730e:	60 e0       	ldi	r22, 0x00	; 0
    7310:	70 e0       	ldi	r23, 0x00	; 0
    7312:	0e 94 ec 31 	call	0x63d8	; 0x63d8 <timer_set>
			state.state = DHCP_STATE_REQUESTING;
    7316:	82 e0       	ldi	r24, 0x02	; 2
    7318:	90 e0       	ldi	r25, 0x00	; 0
    731a:	90 93 98 0a 	sts	0x0A98, r25
    731e:	80 93 97 0a 	sts	0x0A97, r24
			state.retries = 0;
    7322:	10 92 b3 0a 	sts	0x0AB3, r1

			/* generate dhcp reply */
			if(!dhcp_client_send())
    7326:	0e 94 f8 37 	call	0x6ff0	; 0x6ff0 <dhcp_client_send>
    732a:	88 23       	and	r24, r24
    732c:	09 f0       	breq	.+2      	; 0x7330 <dhcp_client_incoming+0x1b2>
    732e:	4b c0       	rjmp	.+150    	; 0x73c6 <dhcp_client_incoming+0x248>
			{
				dhcp_client_abort();
    7330:	0e 94 84 37 	call	0x6f08	; 0x6f08 <dhcp_client_abort>
				state.callback(DHCP_CLIENT_EVT_ERROR);
    7334:	e0 91 99 0a 	lds	r30, 0x0A99
    7338:	f0 91 9a 0a 	lds	r31, 0x0A9A
    733c:	85 e0       	ldi	r24, 0x05	; 5
    733e:	90 e0       	ldi	r25, 0x00	; 0
    7340:	41 c0       	rjmp	.+130    	; 0x73c4 <dhcp_client_incoming+0x246>
		}
		case DHCP_STATE_REQUESTING:
		case DHCP_STATE_REBINDING:
		{
			/* ignore other/resent offers */
			if(msg_type == DHCP_MESSAGETYPE_DHCPOFFER)
    7342:	12 30       	cpi	r17, 0x02	; 2
    7344:	09 f4       	brne	.+2      	; 0x7348 <dhcp_client_incoming+0x1ca>
    7346:	3f c0       	rjmp	.+126    	; 0x73c6 <dhcp_client_incoming+0x248>
				return;

			/* restart from scratch if we receive something which is not an ack */
			if(msg_type != DHCP_MESSAGETYPE_DHCPACK)
    7348:	15 30       	cpi	r17, 0x05	; 5
    734a:	79 f0       	breq	.+30     	; 0x736a <dhcp_client_incoming+0x1ec>
			{
				enum dhcp_client_event evt = DHCP_CLIENT_EVT_LEASE_DENIED;
				if(state.state == DHCP_STATE_REBINDING)
    734c:	04 97       	sbiw	r24, 0x04	; 4
    734e:	19 f4       	brne	.+6      	; 0x7356 <dhcp_client_incoming+0x1d8>
    7350:	c3 e0       	ldi	r28, 0x03	; 3
    7352:	d0 e0       	ldi	r29, 0x00	; 0
    7354:	02 c0       	rjmp	.+4      	; 0x735a <dhcp_client_incoming+0x1dc>
    7356:	c1 e0       	ldi	r28, 0x01	; 1
    7358:	d0 e0       	ldi	r29, 0x00	; 0
					evt = DHCP_CLIENT_EVT_LEASE_EXPIRED;

				dhcp_client_abort();
    735a:	0e 94 84 37 	call	0x6f08	; 0x6f08 <dhcp_client_abort>
				state.callback(evt);
    735e:	e0 91 99 0a 	lds	r30, 0x0A99
    7362:	f0 91 9a 0a 	lds	r31, 0x0A9A
    7366:	ce 01       	movw	r24, r28
    7368:	2d c0       	rjmp	.+90     	; 0x73c4 <dhcp_client_incoming+0x246>
				return;
			}

			/* configure interface */
			ip_set_address(state.ip_local);
    736a:	83 ea       	ldi	r24, 0xA3	; 163
    736c:	9a e0       	ldi	r25, 0x0A	; 10
    736e:	0e 94 34 1f 	call	0x3e68	; 0x3e68 <ip_set_address>
			ip_set_netmask(state.ip_netmask);
    7372:	87 ea       	ldi	r24, 0xA7	; 167
    7374:	9a e0       	ldi	r25, 0x0A	; 10
    7376:	0e 94 15 1f 	call	0x3e2a	; 0x3e2a <ip_set_netmask>
			ip_set_gateway(state.ip_gateway);
    737a:	8b ea       	ldi	r24, 0xAB	; 171
    737c:	9a e0       	ldi	r25, 0x0A	; 10
    737e:	0e 94 fd 1e 	call	0x3dfa	; 0x3dfa <ip_set_gateway>

			/* wait for the lease to expire */
			timer_set(state.timer, state.time_rebind * 1024); /* 1024 approximates 1000 and saves code */
    7382:	40 91 af 0a 	lds	r20, 0x0AAF
    7386:	50 91 b0 0a 	lds	r21, 0x0AB0
    738a:	60 91 b1 0a 	lds	r22, 0x0AB1
    738e:	70 91 b2 0a 	lds	r23, 0x0AB2
    7392:	8a e0       	ldi	r24, 0x0A	; 10
    7394:	44 0f       	add	r20, r20
    7396:	55 1f       	adc	r21, r21
    7398:	66 1f       	adc	r22, r22
    739a:	77 1f       	adc	r23, r23
    739c:	8a 95       	dec	r24
    739e:	d1 f7       	brne	.-12     	; 0x7394 <dhcp_client_incoming+0x216>
    73a0:	80 91 9d 0a 	lds	r24, 0x0A9D
    73a4:	90 91 9e 0a 	lds	r25, 0x0A9E
    73a8:	0e 94 ec 31 	call	0x63d8	; 0x63d8 <timer_set>
			state.state = DHCP_STATE_BOUND;
    73ac:	83 e0       	ldi	r24, 0x03	; 3
    73ae:	90 e0       	ldi	r25, 0x00	; 0
    73b0:	90 93 98 0a 	sts	0x0A98, r25
    73b4:	80 93 97 0a 	sts	0x0A97, r24
			state.callback(DHCP_CLIENT_EVT_LEASE_ACQUIRED);
    73b8:	e0 91 99 0a 	lds	r30, 0x0A99
    73bc:	f0 91 9a 0a 	lds	r31, 0x0A9A
    73c0:	80 e0       	ldi	r24, 0x00	; 0
    73c2:	90 e0       	ldi	r25, 0x00	; 0
    73c4:	09 95       	icall

			break;
		}
	}
}
    73c6:	df 91       	pop	r29
    73c8:	cf 91       	pop	r28
    73ca:	1f 91       	pop	r17
    73cc:	08 95       	ret

000073ce <dhcp_client_timeout>:

/**
 * Timeout function for handling lease and request timeouts.
 */
void dhcp_client_timeout(int timer)
{
    73ce:	cf 93       	push	r28
    73d0:	df 93       	push	r29
	switch(state.state)
    73d2:	80 91 97 0a 	lds	r24, 0x0A97
    73d6:	90 91 98 0a 	lds	r25, 0x0A98
    73da:	82 30       	cpi	r24, 0x02	; 2
    73dc:	91 05       	cpc	r25, r1
    73de:	91 f1       	breq	.+100    	; 0x7444 <dhcp_client_timeout+0x76>
    73e0:	83 30       	cpi	r24, 0x03	; 3
    73e2:	91 05       	cpc	r25, r1
    73e4:	30 f4       	brcc	.+12     	; 0x73f2 <dhcp_client_timeout+0x24>
    73e6:	00 97       	sbiw	r24, 0x00	; 0
    73e8:	59 f0       	breq	.+22     	; 0x7400 <dhcp_client_timeout+0x32>
    73ea:	01 97       	sbiw	r24, 0x01	; 1
    73ec:	09 f0       	breq	.+2      	; 0x73f0 <dhcp_client_timeout+0x22>
    73ee:	65 c0       	rjmp	.+202    	; 0x74ba <dhcp_client_timeout+0xec>
    73f0:	10 c0       	rjmp	.+32     	; 0x7412 <dhcp_client_timeout+0x44>
    73f2:	83 30       	cpi	r24, 0x03	; 3
    73f4:	91 05       	cpc	r25, r1
    73f6:	e9 f0       	breq	.+58     	; 0x7432 <dhcp_client_timeout+0x64>
    73f8:	04 97       	sbiw	r24, 0x04	; 4
    73fa:	09 f0       	breq	.+2      	; 0x73fe <dhcp_client_timeout+0x30>
    73fc:	5e c0       	rjmp	.+188    	; 0x74ba <dhcp_client_timeout+0xec>
    73fe:	22 c0       	rjmp	.+68     	; 0x7444 <dhcp_client_timeout+0x76>
	{
		case DHCP_STATE_INIT:
		{
			/* state transition */
			state.state = DHCP_STATE_SELECTING;
    7400:	81 e0       	ldi	r24, 0x01	; 1
    7402:	90 e0       	ldi	r25, 0x00	; 0
    7404:	90 93 98 0a 	sts	0x0A98, r25
    7408:	80 93 97 0a 	sts	0x0A97, r24
			state.retries = 0xff;
    740c:	8f ef       	ldi	r24, 0xFF	; 255
    740e:	80 93 b3 0a 	sts	0x0AB3, r24

			/* fall through */
		}
		case DHCP_STATE_SELECTING:
		{
			if(++state.retries > DHCP_CLIENT_RETRIES)
    7412:	80 91 b3 0a 	lds	r24, 0x0AB3
    7416:	8f 5f       	subi	r24, 0xFF	; 255
    7418:	80 93 b3 0a 	sts	0x0AB3, r24
    741c:	84 30       	cpi	r24, 0x04	; 4
    741e:	60 f1       	brcs	.+88     	; 0x7478 <dhcp_client_timeout+0xaa>
			{
				dhcp_client_abort();
    7420:	0e 94 84 37 	call	0x6f08	; 0x6f08 <dhcp_client_abort>
				state.callback(DHCP_CLIENT_EVT_TIMEOUT);
    7424:	e0 91 99 0a 	lds	r30, 0x0A99
    7428:	f0 91 9a 0a 	lds	r31, 0x0A9A
    742c:	84 e0       	ldi	r24, 0x04	; 4
    742e:	90 e0       	ldi	r25, 0x00	; 0
    7430:	2f c0       	rjmp	.+94     	; 0x7490 <dhcp_client_timeout+0xc2>
			break;
		}
		case DHCP_STATE_BOUND:
		{
			/* state transition */
			state.state = DHCP_STATE_REBINDING;
    7432:	84 e0       	ldi	r24, 0x04	; 4
    7434:	90 e0       	ldi	r25, 0x00	; 0
    7436:	90 93 98 0a 	sts	0x0A98, r25
    743a:	80 93 97 0a 	sts	0x0A97, r24
			state.retries = 0xff;
    743e:	8f ef       	ldi	r24, 0xFF	; 255
    7440:	80 93 b3 0a 	sts	0x0AB3, r24
			/* fall through */
		}
		case DHCP_STATE_REQUESTING:
		case DHCP_STATE_REBINDING:
		{
			if(++state.retries > DHCP_CLIENT_RETRIES)
    7444:	80 91 b3 0a 	lds	r24, 0x0AB3
    7448:	8f 5f       	subi	r24, 0xFF	; 255
    744a:	80 93 b3 0a 	sts	0x0AB3, r24
    744e:	84 30       	cpi	r24, 0x04	; 4
    7450:	98 f0       	brcs	.+38     	; 0x7478 <dhcp_client_timeout+0xaa>
			{
				enum dhcp_client_event evt = DHCP_CLIENT_EVT_TIMEOUT;
				if(state.state == DHCP_STATE_REBINDING)
    7452:	80 91 97 0a 	lds	r24, 0x0A97
    7456:	90 91 98 0a 	lds	r25, 0x0A98
    745a:	04 97       	sbiw	r24, 0x04	; 4
    745c:	19 f4       	brne	.+6      	; 0x7464 <dhcp_client_timeout+0x96>
    745e:	c2 e0       	ldi	r28, 0x02	; 2
    7460:	d0 e0       	ldi	r29, 0x00	; 0
    7462:	02 c0       	rjmp	.+4      	; 0x7468 <dhcp_client_timeout+0x9a>
    7464:	c4 e0       	ldi	r28, 0x04	; 4
    7466:	d0 e0       	ldi	r29, 0x00	; 0
					evt = DHCP_CLIENT_EVT_LEASE_EXPIRING;

				dhcp_client_abort();
    7468:	0e 94 84 37 	call	0x6f08	; 0x6f08 <dhcp_client_abort>
				state.callback(evt);
    746c:	e0 91 99 0a 	lds	r30, 0x0A99
    7470:	f0 91 9a 0a 	lds	r31, 0x0A9A
    7474:	ce 01       	movw	r24, r28
    7476:	0c c0       	rjmp	.+24     	; 0x7490 <dhcp_client_timeout+0xc2>
				return;
			}

			/* resend dhcp request */
			if(!dhcp_client_send())
    7478:	0e 94 f8 37 	call	0x6ff0	; 0x6ff0 <dhcp_client_send>
    747c:	88 23       	and	r24, r24
    747e:	51 f4       	brne	.+20     	; 0x7494 <dhcp_client_timeout+0xc6>
			{
				dhcp_client_abort();
    7480:	0e 94 84 37 	call	0x6f08	; 0x6f08 <dhcp_client_abort>
				state.callback(DHCP_CLIENT_EVT_ERROR);
    7484:	e0 91 99 0a 	lds	r30, 0x0A99
    7488:	f0 91 9a 0a 	lds	r31, 0x0A9A
    748c:	85 e0       	ldi	r24, 0x05	; 5
    748e:	90 e0       	ldi	r25, 0x00	; 0
    7490:	09 95       	icall
    7492:	13 c0       	rjmp	.+38     	; 0x74ba <dhcp_client_timeout+0xec>
				return;
			}

			timer_set(state.timer, DHCP_CLIENT_TIMEOUT << state.retries);
    7494:	40 ea       	ldi	r20, 0xA0	; 160
    7496:	5f e0       	ldi	r21, 0x0F	; 15
    7498:	00 90 b3 0a 	lds	r0, 0x0AB3
    749c:	02 c0       	rjmp	.+4      	; 0x74a2 <dhcp_client_timeout+0xd4>
    749e:	44 0f       	add	r20, r20
    74a0:	55 1f       	adc	r21, r21
    74a2:	0a 94       	dec	r0
    74a4:	e2 f7       	brpl	.-8      	; 0x749e <dhcp_client_timeout+0xd0>
    74a6:	66 27       	eor	r22, r22
    74a8:	57 fd       	sbrc	r21, 7
    74aa:	60 95       	com	r22
    74ac:	76 2f       	mov	r23, r22
    74ae:	80 91 9d 0a 	lds	r24, 0x0A9D
    74b2:	90 91 9e 0a 	lds	r25, 0x0A9E
    74b6:	0e 94 ec 31 	call	0x63d8	; 0x63d8 <timer_set>

			break;
		}
	}
}
    74ba:	df 91       	pop	r29
    74bc:	cf 91       	pop	r28
    74be:	08 95       	ret

000074c0 <dec2bcd>:
char ds1307_addr[7];
char hour_mode, ampm_mode;

// Convert Decimal to Binary Coded Decimal (BCD)
char dec2bcd(char num)
{
    74c0:	48 2f       	mov	r20, r24
    74c2:	6a e0       	ldi	r22, 0x0A	; 10
    74c4:	0e 94 4e 3f 	call	0x7e9c	; 0x7e9c <__divmodqi4>
    74c8:	28 2f       	mov	r18, r24
    74ca:	33 27       	eor	r19, r19
    74cc:	27 fd       	sbrc	r18, 7
    74ce:	30 95       	com	r19
    74d0:	84 e0       	ldi	r24, 0x04	; 4
    74d2:	22 0f       	add	r18, r18
    74d4:	33 1f       	adc	r19, r19
    74d6:	8a 95       	dec	r24
    74d8:	e1 f7       	brne	.-8      	; 0x74d2 <dec2bcd+0x12>
    74da:	84 2f       	mov	r24, r20
    74dc:	6a e0       	ldi	r22, 0x0A	; 10
    74de:	0e 94 4e 3f 	call	0x7e9c	; 0x7e9c <__divmodqi4>
  return ((num/10 * 16) + (num % 10));
}
    74e2:	89 2f       	mov	r24, r25
    74e4:	82 0f       	add	r24, r18
    74e6:	08 95       	ret

000074e8 <bcd2dec>:

// Convert Binary Coded Decimal (BCD) to Decimal
char bcd2dec(char num)
{
    74e8:	98 2f       	mov	r25, r24
    74ea:	87 fd       	sbrc	r24, 7
    74ec:	91 5f       	subi	r25, 0xF1	; 241
    74ee:	95 95       	asr	r25
    74f0:	95 95       	asr	r25
    74f2:	95 95       	asr	r25
    74f4:	95 95       	asr	r25
    74f6:	2a e0       	ldi	r18, 0x0A	; 10
    74f8:	92 02       	muls	r25, r18
    74fa:	90 01       	movw	r18, r0
    74fc:	11 24       	eor	r1, r1
    74fe:	60 e1       	ldi	r22, 0x10	; 16
    7500:	0e 94 4e 3f 	call	0x7e9c	; 0x7e9c <__divmodqi4>
  return ((num/16 * 10) + (num % 16));
}
    7504:	89 2f       	mov	r24, r25
    7506:	82 0f       	add	r24, r18
    7508:	08 95       	ret

0000750a <Write_DS1307>:
   // Stop I2C Transmission
   i2c_stop();
}

void Write_DS1307(void)
{
    750a:	1f 93       	push	r17
    750c:	cf 93       	push	r28
    750e:	df 93       	push	r29
   unsigned char i, hour_format;

   // Make sure we enable the Oscillator control bit CH=0 on Register 0x00
   ds1307_addr[0]=ds1307_addr[0] & 0x7F;
    7510:	80 91 6b 10 	lds	r24, 0x106B
    7514:	8f 77       	andi	r24, 0x7F	; 127
    7516:	80 93 6b 10 	sts	0x106B, r24

   // Start the I2C Write Transmission
   i2c_start(DS1307_ID,DS1307_ADDR,TW_WRITE);
    751a:	80 ed       	ldi	r24, 0xD0	; 208
    751c:	90 e0       	ldi	r25, 0x00	; 0
    751e:	60 e0       	ldi	r22, 0x00	; 0
    7520:	70 e0       	ldi	r23, 0x00	; 0
    7522:	40 e0       	ldi	r20, 0x00	; 0
    7524:	0e 94 8c 3b 	call	0x7718	; 0x7718 <i2c_start>

   // Start from Address 0x00
   i2c_write(0x00);
    7528:	80 e0       	ldi	r24, 0x00	; 0
    752a:	0e 94 b5 3b 	call	0x776a	; 0x776a <i2c_write>
    752e:	cb e6       	ldi	r28, 0x6B	; 107
    7530:	d0 e1       	ldi	r29, 0x10	; 16
    7532:	10 e0       	ldi	r17, 0x00	; 0

   // Write the data to the DS1307 address start at 0x00
   // DS1307 automatically will increase the Address.
   for (i=0; i<7; i++) {
     if (i == 2) {
    7534:	12 30       	cpi	r17, 0x02	; 2
    7536:	c1 f4       	brne	.+48     	; 0x7568 <Write_DS1307+0x5e>
	   hour_format=dec2bcd(ds1307_addr[i]);
    7538:	80 91 6d 10 	lds	r24, 0x106D
    753c:	0e 94 60 3a 	call	0x74c0	; 0x74c0 <dec2bcd>
    7540:	98 2f       	mov	r25, r24

	   if (hour_mode) {
    7542:	80 91 6a 10 	lds	r24, 0x106A
    7546:	88 23       	and	r24, r24
    7548:	61 f0       	breq	.+24     	; 0x7562 <Write_DS1307+0x58>
	     hour_format |= (1 << 6);
    754a:	29 2f       	mov	r18, r25
    754c:	20 64       	ori	r18, 0x40	; 64
   	     if (ampm_mode)
    754e:	80 91 72 10 	lds	r24, 0x1072
    7552:	88 23       	and	r24, r24
    7554:	19 f0       	breq	.+6      	; 0x755c <Write_DS1307+0x52>
	       hour_format |= (1 << 5);
    7556:	89 2f       	mov	r24, r25
    7558:	80 66       	ori	r24, 0x60	; 96
    755a:	09 c0       	rjmp	.+18     	; 0x756e <Write_DS1307+0x64>
         else
	       hour_format &= ~(1 << 5);
    755c:	82 2f       	mov	r24, r18
    755e:	8f 7d       	andi	r24, 0xDF	; 223
    7560:	06 c0       	rjmp	.+12     	; 0x756e <Write_DS1307+0x64>
	   } else {
	     hour_format &= ~(1 << 6);
    7562:	89 2f       	mov	r24, r25
    7564:	8f 7b       	andi	r24, 0xBF	; 191
    7566:	03 c0       	rjmp	.+6      	; 0x756e <Write_DS1307+0x64>
       }

	   i2c_write(hour_format);
	 } else {
       i2c_write(dec2bcd(ds1307_addr[i]));
    7568:	88 81       	ld	r24, Y
    756a:	0e 94 60 3a 	call	0x74c0	; 0x74c0 <dec2bcd>
    756e:	0e 94 b5 3b 	call	0x776a	; 0x776a <i2c_write>
   // Start from Address 0x00
   i2c_write(0x00);

   // Write the data to the DS1307 address start at 0x00
   // DS1307 automatically will increase the Address.
   for (i=0; i<7; i++) {
    7572:	1f 5f       	subi	r17, 0xFF	; 255
    7574:	21 96       	adiw	r28, 0x01	; 1
    7576:	17 30       	cpi	r17, 0x07	; 7
    7578:	e9 f6       	brne	.-70     	; 0x7534 <Write_DS1307+0x2a>
       i2c_write(dec2bcd(ds1307_addr[i]));
     }
   }

   // Stop I2C Transmission
   i2c_stop();
    757a:	0e 94 b1 3b 	call	0x7762	; 0x7762 <i2c_stop>
}
    757e:	df 91       	pop	r29
    7580:	cf 91       	pop	r28
    7582:	1f 91       	pop	r17
    7584:	08 95       	ret

00007586 <Read_DS1307>:
{
  return ((num/16 * 10) + (num % 16));
}

void Read_DS1307(void)
{
    7586:	0f 93       	push	r16
    7588:	1f 93       	push	r17
    758a:	df 93       	push	r29
    758c:	cf 93       	push	r28
    758e:	0f 92       	push	r0
    7590:	cd b7       	in	r28, 0x3d	; 61
    7592:	de b7       	in	r29, 0x3e	; 62
   char data;

   // First we initial the pointer register to address 0x00
   // Start the I2C Write Transmission
   i2c_start(DS1307_ID,DS1307_ADDR,TW_WRITE);
    7594:	80 ed       	ldi	r24, 0xD0	; 208
    7596:	90 e0       	ldi	r25, 0x00	; 0
    7598:	60 e0       	ldi	r22, 0x00	; 0
    759a:	70 e0       	ldi	r23, 0x00	; 0
    759c:	40 e0       	ldi	r20, 0x00	; 0
    759e:	0e 94 8c 3b 	call	0x7718	; 0x7718 <i2c_start>

    // Start from Address 0x00
   i2c_write(0x00);
    75a2:	80 e0       	ldi	r24, 0x00	; 0
    75a4:	0e 94 b5 3b 	call	0x776a	; 0x776a <i2c_write>

   // Stop I2C Transmission
   i2c_stop();
    75a8:	0e 94 b1 3b 	call	0x7762	; 0x7762 <i2c_stop>

   // Start the I2C Read Transmission
   i2c_start(DS1307_ID,DS1307_ADDR,TW_READ);
    75ac:	80 ed       	ldi	r24, 0xD0	; 208
    75ae:	90 e0       	ldi	r25, 0x00	; 0
    75b0:	60 e0       	ldi	r22, 0x00	; 0
    75b2:	70 e0       	ldi	r23, 0x00	; 0
    75b4:	41 e0       	ldi	r20, 0x01	; 1
    75b6:	0e 94 8c 3b 	call	0x7718	; 0x7718 <i2c_start>

   // Read the Second Register, Send Master Acknowledge
   i2c_read(&data,ACK);
    75ba:	8e 01       	movw	r16, r28
    75bc:	0f 5f       	subi	r16, 0xFF	; 255
    75be:	1f 4f       	sbci	r17, 0xFF	; 255
    75c0:	c8 01       	movw	r24, r16
    75c2:	61 e0       	ldi	r22, 0x01	; 1
    75c4:	0e 94 c0 3b 	call	0x7780	; 0x7780 <i2c_read>
   ds1307_addr[0]=bcd2dec(data & 0x7F);
    75c8:	89 81       	ldd	r24, Y+1	; 0x01
    75ca:	8f 77       	andi	r24, 0x7F	; 127
    75cc:	0e 94 74 3a 	call	0x74e8	; 0x74e8 <bcd2dec>
    75d0:	80 93 6b 10 	sts	0x106B, r24

   // Read the Minute Register, Send Master Acknowledge
   i2c_read(&data,ACK);
    75d4:	c8 01       	movw	r24, r16
    75d6:	61 e0       	ldi	r22, 0x01	; 1
    75d8:	0e 94 c0 3b 	call	0x7780	; 0x7780 <i2c_read>
   ds1307_addr[1]=bcd2dec(data);
    75dc:	89 81       	ldd	r24, Y+1	; 0x01
    75de:	0e 94 74 3a 	call	0x74e8	; 0x74e8 <bcd2dec>
    75e2:	80 93 6c 10 	sts	0x106C, r24

   // Read the Hour Register, Send Master Acknowledge
   i2c_read(&data,ACK);
    75e6:	c8 01       	movw	r24, r16
    75e8:	61 e0       	ldi	r22, 0x01	; 1
    75ea:	0e 94 c0 3b 	call	0x7780	; 0x7780 <i2c_read>
   if ((data & 0x40) == 0x40) {
    75ee:	99 81       	ldd	r25, Y+1	; 0x01
    75f0:	29 2f       	mov	r18, r25
    75f2:	33 27       	eor	r19, r19
    75f4:	27 fd       	sbrc	r18, 7
    75f6:	30 95       	com	r19
    75f8:	26 ff       	sbrs	r18, 6
    75fa:	0f c0       	rjmp	.+30     	; 0x761a <Read_DS1307+0x94>
     hour_mode = HOUR_12;
    75fc:	81 e0       	ldi	r24, 0x01	; 1
    75fe:	80 93 6a 10 	sts	0x106A, r24
	 ampm_mode=(data & 0x20) >> 5;   // ampm_mode: 0-AM, 1-PM
    7602:	20 72       	andi	r18, 0x20	; 32
    7604:	30 70       	andi	r19, 0x00	; 0
    7606:	45 e0       	ldi	r20, 0x05	; 5
    7608:	35 95       	asr	r19
    760a:	27 95       	ror	r18
    760c:	4a 95       	dec	r20
    760e:	e1 f7       	brne	.-8      	; 0x7608 <Read_DS1307+0x82>
    7610:	20 93 72 10 	sts	0x1072, r18
	 ds1307_addr[2]=bcd2dec(data & 0x1F);
    7614:	89 2f       	mov	r24, r25
    7616:	8f 71       	andi	r24, 0x1F	; 31
    7618:	06 c0       	rjmp	.+12     	; 0x7626 <Read_DS1307+0xa0>
   } else {
     hour_mode = HOUR_24;
    761a:	10 92 6a 10 	sts	0x106A, r1
	 ampm_mode=0;
    761e:	10 92 72 10 	sts	0x1072, r1
     ds1307_addr[2]=bcd2dec(data & 0x3F);
    7622:	89 2f       	mov	r24, r25
    7624:	8f 73       	andi	r24, 0x3F	; 63
    7626:	0e 94 74 3a 	call	0x74e8	; 0x74e8 <bcd2dec>
    762a:	80 93 6d 10 	sts	0x106D, r24
   }

   // Read the Day of Week Register, Send Master Acknowledge
   i2c_read(&data,ACK);
    762e:	8e 01       	movw	r16, r28
    7630:	0f 5f       	subi	r16, 0xFF	; 255
    7632:	1f 4f       	sbci	r17, 0xFF	; 255
    7634:	c8 01       	movw	r24, r16
    7636:	61 e0       	ldi	r22, 0x01	; 1
    7638:	0e 94 c0 3b 	call	0x7780	; 0x7780 <i2c_read>
   ds1307_addr[3]=bcd2dec(data);
    763c:	89 81       	ldd	r24, Y+1	; 0x01
    763e:	0e 94 74 3a 	call	0x74e8	; 0x74e8 <bcd2dec>
    7642:	80 93 6e 10 	sts	0x106E, r24

   // Read the Day of Month Register, Send Master Acknowledge
   i2c_read(&data,ACK);
    7646:	c8 01       	movw	r24, r16
    7648:	61 e0       	ldi	r22, 0x01	; 1
    764a:	0e 94 c0 3b 	call	0x7780	; 0x7780 <i2c_read>
   ds1307_addr[4]=bcd2dec(data);
    764e:	89 81       	ldd	r24, Y+1	; 0x01
    7650:	0e 94 74 3a 	call	0x74e8	; 0x74e8 <bcd2dec>
    7654:	80 93 6f 10 	sts	0x106F, r24

   // Read the Month Register, Send Master Acknowledge
   i2c_read(&data,ACK);
    7658:	c8 01       	movw	r24, r16
    765a:	61 e0       	ldi	r22, 0x01	; 1
    765c:	0e 94 c0 3b 	call	0x7780	; 0x7780 <i2c_read>
   ds1307_addr[5]=bcd2dec(data);
    7660:	89 81       	ldd	r24, Y+1	; 0x01
    7662:	0e 94 74 3a 	call	0x74e8	; 0x74e8 <bcd2dec>
    7666:	80 93 70 10 	sts	0x1070, r24

   // Read the Year Register, Send Master No Acknowledge
   i2c_read(&data,NACK);
    766a:	c8 01       	movw	r24, r16
    766c:	60 e0       	ldi	r22, 0x00	; 0
    766e:	0e 94 c0 3b 	call	0x7780	; 0x7780 <i2c_read>
   ds1307_addr[6]=bcd2dec(data);
    7672:	89 81       	ldd	r24, Y+1	; 0x01
    7674:	0e 94 74 3a 	call	0x74e8	; 0x74e8 <bcd2dec>
    7678:	80 93 71 10 	sts	0x1071, r24

   // Stop I2C Transmission
   i2c_stop();
    767c:	0e 94 b1 3b 	call	0x7762	; 0x7762 <i2c_stop>
}
    7680:	0f 90       	pop	r0
    7682:	cf 91       	pop	r28
    7684:	df 91       	pop	r29
    7686:	1f 91       	pop	r17
    7688:	0f 91       	pop	r16
    768a:	08 95       	ret

0000768c <i2c_transmit>:
#include "i2c.h"

/* START I2C Routine */
unsigned char i2c_transmit(unsigned char type)
{
    768c:	df 93       	push	r29
    768e:	cf 93       	push	r28
    7690:	00 d0       	rcall	.+0      	; 0x7692 <i2c_transmit+0x6>
    7692:	00 d0       	rcall	.+0      	; 0x7694 <i2c_transmit+0x8>
    7694:	cd b7       	in	r28, 0x3d	; 61
    7696:	de b7       	in	r29, 0x3e	; 62
    7698:	28 2f       	mov	r18, r24
	volatile unsigned long timeout = 200000;
    769a:	80 e4       	ldi	r24, 0x40	; 64
    769c:	9d e0       	ldi	r25, 0x0D	; 13
    769e:	a3 e0       	ldi	r26, 0x03	; 3
    76a0:	b0 e0       	ldi	r27, 0x00	; 0
    76a2:	89 83       	std	Y+1, r24	; 0x01
    76a4:	9a 83       	std	Y+2, r25	; 0x02
    76a6:	ab 83       	std	Y+3, r26	; 0x03
    76a8:	bc 83       	std	Y+4, r27	; 0x04

	switch(type) {
    76aa:	21 30       	cpi	r18, 0x01	; 1
    76ac:	49 f0       	breq	.+18     	; 0x76c0 <i2c_transmit+0x34>
    76ae:	21 30       	cpi	r18, 0x01	; 1
    76b0:	28 f0       	brcs	.+10     	; 0x76bc <i2c_transmit+0x30>
    76b2:	22 30       	cpi	r18, 0x02	; 2
    76b4:	39 f0       	breq	.+14     	; 0x76c4 <i2c_transmit+0x38>
    76b6:	23 30       	cpi	r18, 0x03	; 3
    76b8:	71 f4       	brne	.+28     	; 0x76d6 <i2c_transmit+0x4a>
    76ba:	08 c0       	rjmp	.+16     	; 0x76cc <i2c_transmit+0x40>
	case I2C_START:    // Send Start Condition
		TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    76bc:	84 ea       	ldi	r24, 0xA4	; 164
    76be:	03 c0       	rjmp	.+6      	; 0x76c6 <i2c_transmit+0x3a>
	 break;
	case I2C_DATA:     // Send Data with No-Acknowledge
		TWCR = (1 << TWINT) | (1 << TWEN);
    76c0:	84 e8       	ldi	r24, 0x84	; 132
    76c2:	01 c0       	rjmp	.+2      	; 0x76c6 <i2c_transmit+0x3a>
	 break;
	case I2C_DATA_ACK: // Send Data with Acknowledge
		TWCR = (1 << TWEA) | (1 << TWINT) | (1 << TWEN);
    76c4:	84 ec       	ldi	r24, 0xC4	; 196
    76c6:	80 93 74 00 	sts	0x0074, r24
    76ca:	05 c0       	rjmp	.+10     	; 0x76d6 <i2c_transmit+0x4a>
	 break;
	case I2C_STOP:     // Send Stop Condition
		TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    76cc:	84 e9       	ldi	r24, 0x94	; 148
    76ce:	80 93 74 00 	sts	0x0074, r24
    76d2:	80 e0       	ldi	r24, 0x00	; 0
    76d4:	1a c0       	rjmp	.+52     	; 0x770a <i2c_transmit+0x7e>
	 return 0;
	}
	
	// Wait for TWINT flag set on Register TWCR
	while(!(TWCR & (1<<TWINT)) && --timeout);
    76d6:	80 91 74 00 	lds	r24, 0x0074
    76da:	87 fd       	sbrc	r24, 7
    76dc:	13 c0       	rjmp	.+38     	; 0x7704 <i2c_transmit+0x78>
    76de:	89 81       	ldd	r24, Y+1	; 0x01
    76e0:	9a 81       	ldd	r25, Y+2	; 0x02
    76e2:	ab 81       	ldd	r26, Y+3	; 0x03
    76e4:	bc 81       	ldd	r27, Y+4	; 0x04
    76e6:	01 97       	sbiw	r24, 0x01	; 1
    76e8:	a1 09       	sbc	r26, r1
    76ea:	b1 09       	sbc	r27, r1
    76ec:	89 83       	std	Y+1, r24	; 0x01
    76ee:	9a 83       	std	Y+2, r25	; 0x02
    76f0:	ab 83       	std	Y+3, r26	; 0x03
    76f2:	bc 83       	std	Y+4, r27	; 0x04
    76f4:	89 81       	ldd	r24, Y+1	; 0x01
    76f6:	9a 81       	ldd	r25, Y+2	; 0x02
    76f8:	ab 81       	ldd	r26, Y+3	; 0x03
    76fa:	bc 81       	ldd	r27, Y+4	; 0x04
    76fc:	00 97       	sbiw	r24, 0x00	; 0
    76fe:	a1 05       	cpc	r26, r1
    7700:	b1 05       	cpc	r27, r1
    7702:	49 f7       	brne	.-46     	; 0x76d6 <i2c_transmit+0x4a>
	// Return TWI Status Register, mask the prescaller bits (TWPS1,TWPS0)
	return 0xF8 & TWSR;
    7704:	80 91 71 00 	lds	r24, 0x0071
    7708:	88 7f       	andi	r24, 0xF8	; 248
}
    770a:	0f 90       	pop	r0
    770c:	0f 90       	pop	r0
    770e:	0f 90       	pop	r0
    7710:	0f 90       	pop	r0
    7712:	cf 91       	pop	r28
    7714:	df 91       	pop	r29
    7716:	08 95       	ret

00007718 <i2c_start>:

char i2c_start(unsigned int dev_id, unsigned int dev_addr, unsigned char rw_type)
{
    7718:	0f 93       	push	r16
    771a:	1f 93       	push	r17
    771c:	14 2f       	mov	r17, r20
    771e:	00 e0       	ldi	r16, 0x00	; 0
	// Check the TWI Status
	if(twi_status == TW_MT_ARB_LOST) goto i2c_retry;
	if((twi_status != TW_START) && (twi_status != TW_REP_START)) goto i2c_quit;
	
	// Send slave address (SLA_W)
	TWDR = (dev_id & 0xF0) | (dev_addr & 0x07) | rw_type;
    7720:	80 7f       	andi	r24, 0xF0	; 240
    7722:	18 2b       	or	r17, r24
    7724:	67 70       	andi	r22, 0x07	; 7
    7726:	16 2b       	or	r17, r22
{
	char r_val = -1;
	unsigned char n = 0, twi_status;

i2c_retry:
	if(n++ >= MAX_TRIES) return r_val;
    7728:	0f 5f       	subi	r16, 0xFF	; 255
    772a:	03 33       	cpi	r16, 0x33	; 51
    772c:	b1 f0       	breq	.+44     	; 0x775a <i2c_start+0x42>
	
	// Transmit Start Condition
	twi_status = i2c_transmit(I2C_START);
    772e:	80 e0       	ldi	r24, 0x00	; 0
    7730:	0e 94 46 3b 	call	0x768c	; 0x768c <i2c_transmit>
	
	// Check the TWI Status
	if(twi_status == TW_MT_ARB_LOST) goto i2c_retry;
    7734:	88 33       	cpi	r24, 0x38	; 56
    7736:	c1 f3       	breq	.-16     	; 0x7728 <i2c_start+0x10>
	if((twi_status != TW_START) && (twi_status != TW_REP_START)) goto i2c_quit;
    7738:	88 30       	cpi	r24, 0x08	; 8
    773a:	11 f0       	breq	.+4      	; 0x7740 <i2c_start+0x28>
    773c:	80 31       	cpi	r24, 0x10	; 16
    773e:	69 f4       	brne	.+26     	; 0x775a <i2c_start+0x42>
	
	// Send slave address (SLA_W)
	TWDR = (dev_id & 0xF0) | (dev_addr & 0x07) | rw_type;
    7740:	10 93 73 00 	sts	0x0073, r17
	
	// Transmit I2C Data
	twi_status=i2c_transmit(I2C_DATA);
    7744:	81 e0       	ldi	r24, 0x01	; 1
    7746:	0e 94 46 3b 	call	0x768c	; 0x768c <i2c_transmit>
	
	// Check the TWSR status
	if((twi_status == TW_MT_SLA_NACK) || (twi_status == TW_MT_ARB_LOST)) goto i2c_retry;
    774a:	80 32       	cpi	r24, 0x20	; 32
    774c:	69 f3       	breq	.-38     	; 0x7728 <i2c_start+0x10>
    774e:	88 33       	cpi	r24, 0x38	; 56
    7750:	59 f3       	breq	.-42     	; 0x7728 <i2c_start+0x10>
	if(twi_status != TW_MT_SLA_ACK) goto i2c_quit;
    7752:	88 31       	cpi	r24, 0x18	; 24
    7754:	11 f4       	brne	.+4      	; 0x775a <i2c_start+0x42>
    7756:	80 e0       	ldi	r24, 0x00	; 0
    7758:	01 c0       	rjmp	.+2      	; 0x775c <i2c_start+0x44>
    775a:	8f ef       	ldi	r24, 0xFF	; 255
	
	r_val=0;
	
i2c_quit:
	return r_val;
}
    775c:	1f 91       	pop	r17
    775e:	0f 91       	pop	r16
    7760:	08 95       	ret

00007762 <i2c_stop>:

void i2c_stop(void)
{
	unsigned char twi_status;
	// Transmit I2C Data
	twi_status = i2c_transmit(I2C_STOP);
    7762:	83 e0       	ldi	r24, 0x03	; 3
    7764:	0e 94 46 3b 	call	0x768c	; 0x768c <i2c_transmit>
}
    7768:	08 95       	ret

0000776a <i2c_write>:
{
	char r_val = -1;
	unsigned char twi_status;
	
	// Send the Data to I2C Bus
	TWDR = data;
    776a:	80 93 73 00 	sts	0x0073, r24
	
	// Transmit I2C Data
	twi_status=i2c_transmit(I2C_DATA);
    776e:	81 e0       	ldi	r24, 0x01	; 1
    7770:	0e 94 46 3b 	call	0x768c	; 0x768c <i2c_transmit>
	
	// Check the TWSR status
	if(twi_status != TW_MT_DATA_ACK) goto i2c_quit;
    7774:	88 32       	cpi	r24, 0x28	; 40
    7776:	11 f4       	brne	.+4      	; 0x777c <i2c_write+0x12>
    7778:	80 e0       	ldi	r24, 0x00	; 0
    777a:	08 95       	ret
    777c:	8f ef       	ldi	r24, 0xFF	; 255
	
	r_val=0;
	
i2c_quit:
	return r_val;
}
    777e:	08 95       	ret

00007780 <i2c_read>:

char i2c_read(char *data,char ack_type)
{
    7780:	cf 93       	push	r28
    7782:	df 93       	push	r29
    7784:	ec 01       	movw	r28, r24
	char r_val = -1;
	unsigned char twi_status;
	
	if(ack_type) {
    7786:	66 23       	and	r22, r22
    7788:	31 f0       	breq	.+12     	; 0x7796 <i2c_read+0x16>
		// Read I2C Data and Send Acknowledge
		twi_status = i2c_transmit(I2C_DATA_ACK);
    778a:	82 e0       	ldi	r24, 0x02	; 2
    778c:	0e 94 46 3b 	call	0x768c	; 0x768c <i2c_transmit>
		if(twi_status != TW_MR_DATA_ACK) goto i2c_quit;
    7790:	80 35       	cpi	r24, 0x50	; 80
    7792:	59 f4       	brne	.+22     	; 0x77aa <i2c_read+0x2a>
    7794:	05 c0       	rjmp	.+10     	; 0x77a0 <i2c_read+0x20>
	} else {
		// Read I2C Data and Send No Acknowledge
		twi_status = i2c_transmit(I2C_DATA);
    7796:	81 e0       	ldi	r24, 0x01	; 1
    7798:	0e 94 46 3b 	call	0x768c	; 0x768c <i2c_transmit>
		if(twi_status != TW_MR_DATA_NACK) goto i2c_quit;
    779c:	88 35       	cpi	r24, 0x58	; 88
    779e:	29 f4       	brne	.+10     	; 0x77aa <i2c_read+0x2a>
	}
	
	// Get the Data
	*data = TWDR;
    77a0:	80 91 73 00 	lds	r24, 0x0073
    77a4:	88 83       	st	Y, r24
    77a6:	80 e0       	ldi	r24, 0x00	; 0
    77a8:	01 c0       	rjmp	.+2      	; 0x77ac <i2c_read+0x2c>
	r_val = 0;

i2c_quit:
    77aa:	8f ef       	ldi	r24, 0xFF	; 255
	return r_val;
}
    77ac:	df 91       	pop	r29
    77ae:	cf 91       	pop	r28
    77b0:	08 95       	ret

000077b2 <__subsf3>:
    77b2:	50 58       	subi	r21, 0x80	; 128

000077b4 <__addsf3>:
    77b4:	bb 27       	eor	r27, r27
    77b6:	aa 27       	eor	r26, r26
    77b8:	0e d0       	rcall	.+28     	; 0x77d6 <__addsf3x>
    77ba:	27 c2       	rjmp	.+1102   	; 0x7c0a <__fp_round>
    77bc:	f0 d1       	rcall	.+992    	; 0x7b9e <__fp_pscA>
    77be:	30 f0       	brcs	.+12     	; 0x77cc <__addsf3+0x18>
    77c0:	f5 d1       	rcall	.+1002   	; 0x7bac <__fp_pscB>
    77c2:	20 f0       	brcs	.+8      	; 0x77cc <__addsf3+0x18>
    77c4:	31 f4       	brne	.+12     	; 0x77d2 <__addsf3+0x1e>
    77c6:	9f 3f       	cpi	r25, 0xFF	; 255
    77c8:	11 f4       	brne	.+4      	; 0x77ce <__addsf3+0x1a>
    77ca:	1e f4       	brtc	.+6      	; 0x77d2 <__addsf3+0x1e>
    77cc:	c0 c1       	rjmp	.+896    	; 0x7b4e <__fp_nan>
    77ce:	0e f4       	brtc	.+2      	; 0x77d2 <__addsf3+0x1e>
    77d0:	e0 95       	com	r30
    77d2:	e7 fb       	bst	r30, 7
    77d4:	b6 c1       	rjmp	.+876    	; 0x7b42 <__fp_inf>

000077d6 <__addsf3x>:
    77d6:	e9 2f       	mov	r30, r25
    77d8:	3a d2       	rcall	.+1140   	; 0x7c4e <__fp_split3>
    77da:	80 f3       	brcs	.-32     	; 0x77bc <__addsf3+0x8>
    77dc:	ba 17       	cp	r27, r26
    77de:	62 07       	cpc	r22, r18
    77e0:	73 07       	cpc	r23, r19
    77e2:	84 07       	cpc	r24, r20
    77e4:	95 07       	cpc	r25, r21
    77e6:	18 f0       	brcs	.+6      	; 0x77ee <__addsf3x+0x18>
    77e8:	71 f4       	brne	.+28     	; 0x7806 <__addsf3x+0x30>
    77ea:	9e f5       	brtc	.+102    	; 0x7852 <__addsf3x+0x7c>
    77ec:	52 c2       	rjmp	.+1188   	; 0x7c92 <__fp_zero>
    77ee:	0e f4       	brtc	.+2      	; 0x77f2 <__addsf3x+0x1c>
    77f0:	e0 95       	com	r30
    77f2:	0b 2e       	mov	r0, r27
    77f4:	ba 2f       	mov	r27, r26
    77f6:	a0 2d       	mov	r26, r0
    77f8:	0b 01       	movw	r0, r22
    77fa:	b9 01       	movw	r22, r18
    77fc:	90 01       	movw	r18, r0
    77fe:	0c 01       	movw	r0, r24
    7800:	ca 01       	movw	r24, r20
    7802:	a0 01       	movw	r20, r0
    7804:	11 24       	eor	r1, r1
    7806:	ff 27       	eor	r31, r31
    7808:	59 1b       	sub	r21, r25
    780a:	99 f0       	breq	.+38     	; 0x7832 <__addsf3x+0x5c>
    780c:	59 3f       	cpi	r21, 0xF9	; 249
    780e:	50 f4       	brcc	.+20     	; 0x7824 <__addsf3x+0x4e>
    7810:	50 3e       	cpi	r21, 0xE0	; 224
    7812:	68 f1       	brcs	.+90     	; 0x786e <__addsf3x+0x98>
    7814:	1a 16       	cp	r1, r26
    7816:	f0 40       	sbci	r31, 0x00	; 0
    7818:	a2 2f       	mov	r26, r18
    781a:	23 2f       	mov	r18, r19
    781c:	34 2f       	mov	r19, r20
    781e:	44 27       	eor	r20, r20
    7820:	58 5f       	subi	r21, 0xF8	; 248
    7822:	f3 cf       	rjmp	.-26     	; 0x780a <__addsf3x+0x34>
    7824:	46 95       	lsr	r20
    7826:	37 95       	ror	r19
    7828:	27 95       	ror	r18
    782a:	a7 95       	ror	r26
    782c:	f0 40       	sbci	r31, 0x00	; 0
    782e:	53 95       	inc	r21
    7830:	c9 f7       	brne	.-14     	; 0x7824 <__addsf3x+0x4e>
    7832:	7e f4       	brtc	.+30     	; 0x7852 <__addsf3x+0x7c>
    7834:	1f 16       	cp	r1, r31
    7836:	ba 0b       	sbc	r27, r26
    7838:	62 0b       	sbc	r22, r18
    783a:	73 0b       	sbc	r23, r19
    783c:	84 0b       	sbc	r24, r20
    783e:	ba f0       	brmi	.+46     	; 0x786e <__addsf3x+0x98>
    7840:	91 50       	subi	r25, 0x01	; 1
    7842:	a1 f0       	breq	.+40     	; 0x786c <__addsf3x+0x96>
    7844:	ff 0f       	add	r31, r31
    7846:	bb 1f       	adc	r27, r27
    7848:	66 1f       	adc	r22, r22
    784a:	77 1f       	adc	r23, r23
    784c:	88 1f       	adc	r24, r24
    784e:	c2 f7       	brpl	.-16     	; 0x7840 <__addsf3x+0x6a>
    7850:	0e c0       	rjmp	.+28     	; 0x786e <__addsf3x+0x98>
    7852:	ba 0f       	add	r27, r26
    7854:	62 1f       	adc	r22, r18
    7856:	73 1f       	adc	r23, r19
    7858:	84 1f       	adc	r24, r20
    785a:	48 f4       	brcc	.+18     	; 0x786e <__addsf3x+0x98>
    785c:	87 95       	ror	r24
    785e:	77 95       	ror	r23
    7860:	67 95       	ror	r22
    7862:	b7 95       	ror	r27
    7864:	f7 95       	ror	r31
    7866:	9e 3f       	cpi	r25, 0xFE	; 254
    7868:	08 f0       	brcs	.+2      	; 0x786c <__addsf3x+0x96>
    786a:	b3 cf       	rjmp	.-154    	; 0x77d2 <__addsf3+0x1e>
    786c:	93 95       	inc	r25
    786e:	88 0f       	add	r24, r24
    7870:	08 f0       	brcs	.+2      	; 0x7874 <__addsf3x+0x9e>
    7872:	99 27       	eor	r25, r25
    7874:	ee 0f       	add	r30, r30
    7876:	97 95       	ror	r25
    7878:	87 95       	ror	r24
    787a:	08 95       	ret
    787c:	90 d1       	rcall	.+800    	; 0x7b9e <__fp_pscA>
    787e:	58 f0       	brcs	.+22     	; 0x7896 <__addsf3x+0xc0>
    7880:	80 e8       	ldi	r24, 0x80	; 128
    7882:	91 e0       	ldi	r25, 0x01	; 1
    7884:	09 f4       	brne	.+2      	; 0x7888 <__addsf3x+0xb2>
    7886:	9e ef       	ldi	r25, 0xFE	; 254
    7888:	91 d1       	rcall	.+802    	; 0x7bac <__fp_pscB>
    788a:	28 f0       	brcs	.+10     	; 0x7896 <__addsf3x+0xc0>
    788c:	40 e8       	ldi	r20, 0x80	; 128
    788e:	51 e0       	ldi	r21, 0x01	; 1
    7890:	59 f4       	brne	.+22     	; 0x78a8 <atan2+0xe>
    7892:	5e ef       	ldi	r21, 0xFE	; 254
    7894:	09 c0       	rjmp	.+18     	; 0x78a8 <atan2+0xe>
    7896:	5b c1       	rjmp	.+694    	; 0x7b4e <__fp_nan>
    7898:	fc c1       	rjmp	.+1016   	; 0x7c92 <__fp_zero>

0000789a <atan2>:
    789a:	e9 2f       	mov	r30, r25
    789c:	e0 78       	andi	r30, 0x80	; 128
    789e:	d7 d1       	rcall	.+942    	; 0x7c4e <__fp_split3>
    78a0:	68 f3       	brcs	.-38     	; 0x787c <__addsf3x+0xa6>
    78a2:	09 2e       	mov	r0, r25
    78a4:	05 2a       	or	r0, r21
    78a6:	c1 f3       	breq	.-16     	; 0x7898 <__addsf3x+0xc2>
    78a8:	26 17       	cp	r18, r22
    78aa:	37 07       	cpc	r19, r23
    78ac:	48 07       	cpc	r20, r24
    78ae:	59 07       	cpc	r21, r25
    78b0:	38 f0       	brcs	.+14     	; 0x78c0 <atan2+0x26>
    78b2:	0e 2e       	mov	r0, r30
    78b4:	07 f8       	bld	r0, 7
    78b6:	e0 25       	eor	r30, r0
    78b8:	69 f0       	breq	.+26     	; 0x78d4 <atan2+0x3a>
    78ba:	e0 25       	eor	r30, r0
    78bc:	e0 64       	ori	r30, 0x40	; 64
    78be:	0a c0       	rjmp	.+20     	; 0x78d4 <atan2+0x3a>
    78c0:	ef 63       	ori	r30, 0x3F	; 63
    78c2:	07 f8       	bld	r0, 7
    78c4:	00 94       	com	r0
    78c6:	07 fa       	bst	r0, 7
    78c8:	db 01       	movw	r26, r22
    78ca:	b9 01       	movw	r22, r18
    78cc:	9d 01       	movw	r18, r26
    78ce:	dc 01       	movw	r26, r24
    78d0:	ca 01       	movw	r24, r20
    78d2:	ad 01       	movw	r20, r26
    78d4:	ef 93       	push	r30
    78d6:	4a d0       	rcall	.+148    	; 0x796c <__divsf3_pse>
    78d8:	98 d1       	rcall	.+816    	; 0x7c0a <__fp_round>
    78da:	0a d0       	rcall	.+20     	; 0x78f0 <atan>
    78dc:	5f 91       	pop	r21
    78de:	55 23       	and	r21, r21
    78e0:	31 f0       	breq	.+12     	; 0x78ee <atan2+0x54>
    78e2:	2b ed       	ldi	r18, 0xDB	; 219
    78e4:	3f e0       	ldi	r19, 0x0F	; 15
    78e6:	49 e4       	ldi	r20, 0x49	; 73
    78e8:	50 fd       	sbrc	r21, 0
    78ea:	49 ec       	ldi	r20, 0xC9	; 201
    78ec:	63 cf       	rjmp	.-314    	; 0x77b4 <__addsf3>
    78ee:	08 95       	ret

000078f0 <atan>:
    78f0:	df 93       	push	r29
    78f2:	dd 27       	eor	r29, r29
    78f4:	b9 2f       	mov	r27, r25
    78f6:	bf 77       	andi	r27, 0x7F	; 127
    78f8:	40 e8       	ldi	r20, 0x80	; 128
    78fa:	5f e3       	ldi	r21, 0x3F	; 63
    78fc:	16 16       	cp	r1, r22
    78fe:	17 06       	cpc	r1, r23
    7900:	48 07       	cpc	r20, r24
    7902:	5b 07       	cpc	r21, r27
    7904:	10 f4       	brcc	.+4      	; 0x790a <atan+0x1a>
    7906:	d9 2f       	mov	r29, r25
    7908:	cf d1       	rcall	.+926    	; 0x7ca8 <inverse>
    790a:	9f 93       	push	r25
    790c:	8f 93       	push	r24
    790e:	7f 93       	push	r23
    7910:	6f 93       	push	r22
    7912:	7c d2       	rcall	.+1272   	; 0x7e0c <square>
    7914:	ec e8       	ldi	r30, 0x8C	; 140
    7916:	f0 e0       	ldi	r31, 0x00	; 0
    7918:	1d d1       	rcall	.+570    	; 0x7b54 <__fp_powser>
    791a:	77 d1       	rcall	.+750    	; 0x7c0a <__fp_round>
    791c:	2f 91       	pop	r18
    791e:	3f 91       	pop	r19
    7920:	4f 91       	pop	r20
    7922:	5f 91       	pop	r21
    7924:	d4 d1       	rcall	.+936    	; 0x7cce <__mulsf3x>
    7926:	dd 23       	and	r29, r29
    7928:	49 f0       	breq	.+18     	; 0x793c <atan+0x4c>
    792a:	90 58       	subi	r25, 0x80	; 128
    792c:	a2 ea       	ldi	r26, 0xA2	; 162
    792e:	2a ed       	ldi	r18, 0xDA	; 218
    7930:	3f e0       	ldi	r19, 0x0F	; 15
    7932:	49 ec       	ldi	r20, 0xC9	; 201
    7934:	5f e3       	ldi	r21, 0x3F	; 63
    7936:	d0 78       	andi	r29, 0x80	; 128
    7938:	5d 27       	eor	r21, r29
    793a:	4d df       	rcall	.-358    	; 0x77d6 <__addsf3x>
    793c:	df 91       	pop	r29
    793e:	65 c1       	rjmp	.+714    	; 0x7c0a <__fp_round>

00007940 <__cmpsf2>:
    7940:	dc d0       	rcall	.+440    	; 0x7afa <__fp_cmp>
    7942:	08 f4       	brcc	.+2      	; 0x7946 <__cmpsf2+0x6>
    7944:	81 e0       	ldi	r24, 0x01	; 1
    7946:	08 95       	ret

00007948 <cos>:
    7948:	39 d1       	rcall	.+626    	; 0x7bbc <__fp_rempio2>
    794a:	e3 95       	inc	r30
    794c:	6f c1       	rjmp	.+734    	; 0x7c2c <__fp_sinus>

0000794e <__divsf3>:
    794e:	0c d0       	rcall	.+24     	; 0x7968 <__divsf3x>
    7950:	5c c1       	rjmp	.+696    	; 0x7c0a <__fp_round>
    7952:	2c d1       	rcall	.+600    	; 0x7bac <__fp_pscB>
    7954:	40 f0       	brcs	.+16     	; 0x7966 <__divsf3+0x18>
    7956:	23 d1       	rcall	.+582    	; 0x7b9e <__fp_pscA>
    7958:	30 f0       	brcs	.+12     	; 0x7966 <__divsf3+0x18>
    795a:	21 f4       	brne	.+8      	; 0x7964 <__divsf3+0x16>
    795c:	5f 3f       	cpi	r21, 0xFF	; 255
    795e:	19 f0       	breq	.+6      	; 0x7966 <__divsf3+0x18>
    7960:	f0 c0       	rjmp	.+480    	; 0x7b42 <__fp_inf>
    7962:	51 11       	cpse	r21, r1
    7964:	97 c1       	rjmp	.+814    	; 0x7c94 <__fp_szero>
    7966:	f3 c0       	rjmp	.+486    	; 0x7b4e <__fp_nan>

00007968 <__divsf3x>:
    7968:	72 d1       	rcall	.+740    	; 0x7c4e <__fp_split3>
    796a:	98 f3       	brcs	.-26     	; 0x7952 <__divsf3+0x4>

0000796c <__divsf3_pse>:
    796c:	99 23       	and	r25, r25
    796e:	c9 f3       	breq	.-14     	; 0x7962 <__divsf3+0x14>
    7970:	55 23       	and	r21, r21
    7972:	b1 f3       	breq	.-20     	; 0x7960 <__divsf3+0x12>
    7974:	95 1b       	sub	r25, r21
    7976:	55 0b       	sbc	r21, r21
    7978:	bb 27       	eor	r27, r27
    797a:	aa 27       	eor	r26, r26
    797c:	62 17       	cp	r22, r18
    797e:	73 07       	cpc	r23, r19
    7980:	84 07       	cpc	r24, r20
    7982:	38 f0       	brcs	.+14     	; 0x7992 <__divsf3_pse+0x26>
    7984:	9f 5f       	subi	r25, 0xFF	; 255
    7986:	5f 4f       	sbci	r21, 0xFF	; 255
    7988:	22 0f       	add	r18, r18
    798a:	33 1f       	adc	r19, r19
    798c:	44 1f       	adc	r20, r20
    798e:	aa 1f       	adc	r26, r26
    7990:	a9 f3       	breq	.-22     	; 0x797c <__divsf3_pse+0x10>
    7992:	33 d0       	rcall	.+102    	; 0x79fa <__divsf3_pse+0x8e>
    7994:	0e 2e       	mov	r0, r30
    7996:	3a f0       	brmi	.+14     	; 0x79a6 <__divsf3_pse+0x3a>
    7998:	e0 e8       	ldi	r30, 0x80	; 128
    799a:	30 d0       	rcall	.+96     	; 0x79fc <__divsf3_pse+0x90>
    799c:	91 50       	subi	r25, 0x01	; 1
    799e:	50 40       	sbci	r21, 0x00	; 0
    79a0:	e6 95       	lsr	r30
    79a2:	00 1c       	adc	r0, r0
    79a4:	ca f7       	brpl	.-14     	; 0x7998 <__divsf3_pse+0x2c>
    79a6:	29 d0       	rcall	.+82     	; 0x79fa <__divsf3_pse+0x8e>
    79a8:	fe 2f       	mov	r31, r30
    79aa:	27 d0       	rcall	.+78     	; 0x79fa <__divsf3_pse+0x8e>
    79ac:	66 0f       	add	r22, r22
    79ae:	77 1f       	adc	r23, r23
    79b0:	88 1f       	adc	r24, r24
    79b2:	bb 1f       	adc	r27, r27
    79b4:	26 17       	cp	r18, r22
    79b6:	37 07       	cpc	r19, r23
    79b8:	48 07       	cpc	r20, r24
    79ba:	ab 07       	cpc	r26, r27
    79bc:	b0 e8       	ldi	r27, 0x80	; 128
    79be:	09 f0       	breq	.+2      	; 0x79c2 <__divsf3_pse+0x56>
    79c0:	bb 0b       	sbc	r27, r27
    79c2:	80 2d       	mov	r24, r0
    79c4:	bf 01       	movw	r22, r30
    79c6:	ff 27       	eor	r31, r31
    79c8:	93 58       	subi	r25, 0x83	; 131
    79ca:	5f 4f       	sbci	r21, 0xFF	; 255
    79cc:	2a f0       	brmi	.+10     	; 0x79d8 <__divsf3_pse+0x6c>
    79ce:	9e 3f       	cpi	r25, 0xFE	; 254
    79d0:	51 05       	cpc	r21, r1
    79d2:	68 f0       	brcs	.+26     	; 0x79ee <__divsf3_pse+0x82>
    79d4:	b6 c0       	rjmp	.+364    	; 0x7b42 <__fp_inf>
    79d6:	5e c1       	rjmp	.+700    	; 0x7c94 <__fp_szero>
    79d8:	5f 3f       	cpi	r21, 0xFF	; 255
    79da:	ec f3       	brlt	.-6      	; 0x79d6 <__divsf3_pse+0x6a>
    79dc:	98 3e       	cpi	r25, 0xE8	; 232
    79de:	dc f3       	brlt	.-10     	; 0x79d6 <__divsf3_pse+0x6a>
    79e0:	86 95       	lsr	r24
    79e2:	77 95       	ror	r23
    79e4:	67 95       	ror	r22
    79e6:	b7 95       	ror	r27
    79e8:	f7 95       	ror	r31
    79ea:	9f 5f       	subi	r25, 0xFF	; 255
    79ec:	c9 f7       	brne	.-14     	; 0x79e0 <__divsf3_pse+0x74>
    79ee:	88 0f       	add	r24, r24
    79f0:	91 1d       	adc	r25, r1
    79f2:	96 95       	lsr	r25
    79f4:	87 95       	ror	r24
    79f6:	97 f9       	bld	r25, 7
    79f8:	08 95       	ret
    79fa:	e1 e0       	ldi	r30, 0x01	; 1
    79fc:	66 0f       	add	r22, r22
    79fe:	77 1f       	adc	r23, r23
    7a00:	88 1f       	adc	r24, r24
    7a02:	bb 1f       	adc	r27, r27
    7a04:	62 17       	cp	r22, r18
    7a06:	73 07       	cpc	r23, r19
    7a08:	84 07       	cpc	r24, r20
    7a0a:	ba 07       	cpc	r27, r26
    7a0c:	20 f0       	brcs	.+8      	; 0x7a16 <__divsf3_pse+0xaa>
    7a0e:	62 1b       	sub	r22, r18
    7a10:	73 0b       	sbc	r23, r19
    7a12:	84 0b       	sbc	r24, r20
    7a14:	ba 0b       	sbc	r27, r26
    7a16:	ee 1f       	adc	r30, r30
    7a18:	88 f7       	brcc	.-30     	; 0x79fc <__divsf3_pse+0x90>
    7a1a:	e0 95       	com	r30
    7a1c:	08 95       	ret

00007a1e <__fixsfsi>:
    7a1e:	04 d0       	rcall	.+8      	; 0x7a28 <__fixunssfsi>
    7a20:	68 94       	set
    7a22:	b1 11       	cpse	r27, r1
    7a24:	37 c1       	rjmp	.+622    	; 0x7c94 <__fp_szero>
    7a26:	08 95       	ret

00007a28 <__fixunssfsi>:
    7a28:	1a d1       	rcall	.+564    	; 0x7c5e <__fp_splitA>
    7a2a:	88 f0       	brcs	.+34     	; 0x7a4e <__fixunssfsi+0x26>
    7a2c:	9f 57       	subi	r25, 0x7F	; 127
    7a2e:	90 f0       	brcs	.+36     	; 0x7a54 <__fixunssfsi+0x2c>
    7a30:	b9 2f       	mov	r27, r25
    7a32:	99 27       	eor	r25, r25
    7a34:	b7 51       	subi	r27, 0x17	; 23
    7a36:	a0 f0       	brcs	.+40     	; 0x7a60 <__fixunssfsi+0x38>
    7a38:	d1 f0       	breq	.+52     	; 0x7a6e <__fixunssfsi+0x46>
    7a3a:	66 0f       	add	r22, r22
    7a3c:	77 1f       	adc	r23, r23
    7a3e:	88 1f       	adc	r24, r24
    7a40:	99 1f       	adc	r25, r25
    7a42:	1a f0       	brmi	.+6      	; 0x7a4a <__fixunssfsi+0x22>
    7a44:	ba 95       	dec	r27
    7a46:	c9 f7       	brne	.-14     	; 0x7a3a <__fixunssfsi+0x12>
    7a48:	12 c0       	rjmp	.+36     	; 0x7a6e <__fixunssfsi+0x46>
    7a4a:	b1 30       	cpi	r27, 0x01	; 1
    7a4c:	81 f0       	breq	.+32     	; 0x7a6e <__fixunssfsi+0x46>
    7a4e:	21 d1       	rcall	.+578    	; 0x7c92 <__fp_zero>
    7a50:	b1 e0       	ldi	r27, 0x01	; 1
    7a52:	08 95       	ret
    7a54:	1e c1       	rjmp	.+572    	; 0x7c92 <__fp_zero>
    7a56:	67 2f       	mov	r22, r23
    7a58:	78 2f       	mov	r23, r24
    7a5a:	88 27       	eor	r24, r24
    7a5c:	b8 5f       	subi	r27, 0xF8	; 248
    7a5e:	39 f0       	breq	.+14     	; 0x7a6e <__fixunssfsi+0x46>
    7a60:	b9 3f       	cpi	r27, 0xF9	; 249
    7a62:	cc f3       	brlt	.-14     	; 0x7a56 <__fixunssfsi+0x2e>
    7a64:	86 95       	lsr	r24
    7a66:	77 95       	ror	r23
    7a68:	67 95       	ror	r22
    7a6a:	b3 95       	inc	r27
    7a6c:	d9 f7       	brne	.-10     	; 0x7a64 <__fixunssfsi+0x3c>
    7a6e:	3e f4       	brtc	.+14     	; 0x7a7e <__fixunssfsi+0x56>
    7a70:	90 95       	com	r25
    7a72:	80 95       	com	r24
    7a74:	70 95       	com	r23
    7a76:	61 95       	neg	r22
    7a78:	7f 4f       	sbci	r23, 0xFF	; 255
    7a7a:	8f 4f       	sbci	r24, 0xFF	; 255
    7a7c:	9f 4f       	sbci	r25, 0xFF	; 255
    7a7e:	08 95       	ret

00007a80 <__floatunsisf>:
    7a80:	e8 94       	clt
    7a82:	09 c0       	rjmp	.+18     	; 0x7a96 <__floatsisf+0x12>

00007a84 <__floatsisf>:
    7a84:	97 fb       	bst	r25, 7
    7a86:	3e f4       	brtc	.+14     	; 0x7a96 <__floatsisf+0x12>
    7a88:	90 95       	com	r25
    7a8a:	80 95       	com	r24
    7a8c:	70 95       	com	r23
    7a8e:	61 95       	neg	r22
    7a90:	7f 4f       	sbci	r23, 0xFF	; 255
    7a92:	8f 4f       	sbci	r24, 0xFF	; 255
    7a94:	9f 4f       	sbci	r25, 0xFF	; 255
    7a96:	99 23       	and	r25, r25
    7a98:	a9 f0       	breq	.+42     	; 0x7ac4 <__floatsisf+0x40>
    7a9a:	f9 2f       	mov	r31, r25
    7a9c:	96 e9       	ldi	r25, 0x96	; 150
    7a9e:	bb 27       	eor	r27, r27
    7aa0:	93 95       	inc	r25
    7aa2:	f6 95       	lsr	r31
    7aa4:	87 95       	ror	r24
    7aa6:	77 95       	ror	r23
    7aa8:	67 95       	ror	r22
    7aaa:	b7 95       	ror	r27
    7aac:	f1 11       	cpse	r31, r1
    7aae:	f8 cf       	rjmp	.-16     	; 0x7aa0 <__floatsisf+0x1c>
    7ab0:	fa f4       	brpl	.+62     	; 0x7af0 <__floatsisf+0x6c>
    7ab2:	bb 0f       	add	r27, r27
    7ab4:	11 f4       	brne	.+4      	; 0x7aba <__floatsisf+0x36>
    7ab6:	60 ff       	sbrs	r22, 0
    7ab8:	1b c0       	rjmp	.+54     	; 0x7af0 <__floatsisf+0x6c>
    7aba:	6f 5f       	subi	r22, 0xFF	; 255
    7abc:	7f 4f       	sbci	r23, 0xFF	; 255
    7abe:	8f 4f       	sbci	r24, 0xFF	; 255
    7ac0:	9f 4f       	sbci	r25, 0xFF	; 255
    7ac2:	16 c0       	rjmp	.+44     	; 0x7af0 <__floatsisf+0x6c>
    7ac4:	88 23       	and	r24, r24
    7ac6:	11 f0       	breq	.+4      	; 0x7acc <__floatsisf+0x48>
    7ac8:	96 e9       	ldi	r25, 0x96	; 150
    7aca:	11 c0       	rjmp	.+34     	; 0x7aee <__floatsisf+0x6a>
    7acc:	77 23       	and	r23, r23
    7ace:	21 f0       	breq	.+8      	; 0x7ad8 <__floatsisf+0x54>
    7ad0:	9e e8       	ldi	r25, 0x8E	; 142
    7ad2:	87 2f       	mov	r24, r23
    7ad4:	76 2f       	mov	r23, r22
    7ad6:	05 c0       	rjmp	.+10     	; 0x7ae2 <__floatsisf+0x5e>
    7ad8:	66 23       	and	r22, r22
    7ada:	71 f0       	breq	.+28     	; 0x7af8 <__floatsisf+0x74>
    7adc:	96 e8       	ldi	r25, 0x86	; 134
    7ade:	86 2f       	mov	r24, r22
    7ae0:	70 e0       	ldi	r23, 0x00	; 0
    7ae2:	60 e0       	ldi	r22, 0x00	; 0
    7ae4:	2a f0       	brmi	.+10     	; 0x7af0 <__floatsisf+0x6c>
    7ae6:	9a 95       	dec	r25
    7ae8:	66 0f       	add	r22, r22
    7aea:	77 1f       	adc	r23, r23
    7aec:	88 1f       	adc	r24, r24
    7aee:	da f7       	brpl	.-10     	; 0x7ae6 <__floatsisf+0x62>
    7af0:	88 0f       	add	r24, r24
    7af2:	96 95       	lsr	r25
    7af4:	87 95       	ror	r24
    7af6:	97 f9       	bld	r25, 7
    7af8:	08 95       	ret

00007afa <__fp_cmp>:
    7afa:	99 0f       	add	r25, r25
    7afc:	00 08       	sbc	r0, r0
    7afe:	55 0f       	add	r21, r21
    7b00:	aa 0b       	sbc	r26, r26
    7b02:	e0 e8       	ldi	r30, 0x80	; 128
    7b04:	fe ef       	ldi	r31, 0xFE	; 254
    7b06:	16 16       	cp	r1, r22
    7b08:	17 06       	cpc	r1, r23
    7b0a:	e8 07       	cpc	r30, r24
    7b0c:	f9 07       	cpc	r31, r25
    7b0e:	c0 f0       	brcs	.+48     	; 0x7b40 <__fp_cmp+0x46>
    7b10:	12 16       	cp	r1, r18
    7b12:	13 06       	cpc	r1, r19
    7b14:	e4 07       	cpc	r30, r20
    7b16:	f5 07       	cpc	r31, r21
    7b18:	98 f0       	brcs	.+38     	; 0x7b40 <__fp_cmp+0x46>
    7b1a:	62 1b       	sub	r22, r18
    7b1c:	73 0b       	sbc	r23, r19
    7b1e:	84 0b       	sbc	r24, r20
    7b20:	95 0b       	sbc	r25, r21
    7b22:	39 f4       	brne	.+14     	; 0x7b32 <__fp_cmp+0x38>
    7b24:	0a 26       	eor	r0, r26
    7b26:	61 f0       	breq	.+24     	; 0x7b40 <__fp_cmp+0x46>
    7b28:	23 2b       	or	r18, r19
    7b2a:	24 2b       	or	r18, r20
    7b2c:	25 2b       	or	r18, r21
    7b2e:	21 f4       	brne	.+8      	; 0x7b38 <__fp_cmp+0x3e>
    7b30:	08 95       	ret
    7b32:	0a 26       	eor	r0, r26
    7b34:	09 f4       	brne	.+2      	; 0x7b38 <__fp_cmp+0x3e>
    7b36:	a1 40       	sbci	r26, 0x01	; 1
    7b38:	a6 95       	lsr	r26
    7b3a:	8f ef       	ldi	r24, 0xFF	; 255
    7b3c:	81 1d       	adc	r24, r1
    7b3e:	81 1d       	adc	r24, r1
    7b40:	08 95       	ret

00007b42 <__fp_inf>:
    7b42:	97 f9       	bld	r25, 7
    7b44:	9f 67       	ori	r25, 0x7F	; 127
    7b46:	80 e8       	ldi	r24, 0x80	; 128
    7b48:	70 e0       	ldi	r23, 0x00	; 0
    7b4a:	60 e0       	ldi	r22, 0x00	; 0
    7b4c:	08 95       	ret

00007b4e <__fp_nan>:
    7b4e:	9f ef       	ldi	r25, 0xFF	; 255
    7b50:	80 ec       	ldi	r24, 0xC0	; 192
    7b52:	08 95       	ret

00007b54 <__fp_powser>:
    7b54:	df 93       	push	r29
    7b56:	cf 93       	push	r28
    7b58:	1f 93       	push	r17
    7b5a:	0f 93       	push	r16
    7b5c:	ff 92       	push	r15
    7b5e:	ef 92       	push	r14
    7b60:	df 92       	push	r13
    7b62:	7b 01       	movw	r14, r22
    7b64:	8c 01       	movw	r16, r24
    7b66:	68 94       	set
    7b68:	05 c0       	rjmp	.+10     	; 0x7b74 <__fp_powser+0x20>
    7b6a:	da 2e       	mov	r13, r26
    7b6c:	ef 01       	movw	r28, r30
    7b6e:	af d0       	rcall	.+350    	; 0x7cce <__mulsf3x>
    7b70:	fe 01       	movw	r30, r28
    7b72:	e8 94       	clt
    7b74:	a5 91       	lpm	r26, Z+
    7b76:	25 91       	lpm	r18, Z+
    7b78:	35 91       	lpm	r19, Z+
    7b7a:	45 91       	lpm	r20, Z+
    7b7c:	55 91       	lpm	r21, Z+
    7b7e:	ae f3       	brts	.-22     	; 0x7b6a <__fp_powser+0x16>
    7b80:	ef 01       	movw	r28, r30
    7b82:	29 de       	rcall	.-942    	; 0x77d6 <__addsf3x>
    7b84:	fe 01       	movw	r30, r28
    7b86:	97 01       	movw	r18, r14
    7b88:	a8 01       	movw	r20, r16
    7b8a:	da 94       	dec	r13
    7b8c:	79 f7       	brne	.-34     	; 0x7b6c <__fp_powser+0x18>
    7b8e:	df 90       	pop	r13
    7b90:	ef 90       	pop	r14
    7b92:	ff 90       	pop	r15
    7b94:	0f 91       	pop	r16
    7b96:	1f 91       	pop	r17
    7b98:	cf 91       	pop	r28
    7b9a:	df 91       	pop	r29
    7b9c:	08 95       	ret

00007b9e <__fp_pscA>:
    7b9e:	00 24       	eor	r0, r0
    7ba0:	0a 94       	dec	r0
    7ba2:	16 16       	cp	r1, r22
    7ba4:	17 06       	cpc	r1, r23
    7ba6:	18 06       	cpc	r1, r24
    7ba8:	09 06       	cpc	r0, r25
    7baa:	08 95       	ret

00007bac <__fp_pscB>:
    7bac:	00 24       	eor	r0, r0
    7bae:	0a 94       	dec	r0
    7bb0:	12 16       	cp	r1, r18
    7bb2:	13 06       	cpc	r1, r19
    7bb4:	14 06       	cpc	r1, r20
    7bb6:	05 06       	cpc	r0, r21
    7bb8:	08 95       	ret
    7bba:	c9 cf       	rjmp	.-110    	; 0x7b4e <__fp_nan>

00007bbc <__fp_rempio2>:
    7bbc:	50 d0       	rcall	.+160    	; 0x7c5e <__fp_splitA>
    7bbe:	e8 f3       	brcs	.-6      	; 0x7bba <__fp_pscB+0xe>
    7bc0:	e8 94       	clt
    7bc2:	e0 e0       	ldi	r30, 0x00	; 0
    7bc4:	bb 27       	eor	r27, r27
    7bc6:	9f 57       	subi	r25, 0x7F	; 127
    7bc8:	f0 f0       	brcs	.+60     	; 0x7c06 <__fp_rempio2+0x4a>
    7bca:	2a ed       	ldi	r18, 0xDA	; 218
    7bcc:	3f e0       	ldi	r19, 0x0F	; 15
    7bce:	49 ec       	ldi	r20, 0xC9	; 201
    7bd0:	06 c0       	rjmp	.+12     	; 0x7bde <__fp_rempio2+0x22>
    7bd2:	ee 0f       	add	r30, r30
    7bd4:	bb 0f       	add	r27, r27
    7bd6:	66 1f       	adc	r22, r22
    7bd8:	77 1f       	adc	r23, r23
    7bda:	88 1f       	adc	r24, r24
    7bdc:	28 f0       	brcs	.+10     	; 0x7be8 <__fp_rempio2+0x2c>
    7bde:	b2 3a       	cpi	r27, 0xA2	; 162
    7be0:	62 07       	cpc	r22, r18
    7be2:	73 07       	cpc	r23, r19
    7be4:	84 07       	cpc	r24, r20
    7be6:	28 f0       	brcs	.+10     	; 0x7bf2 <__fp_rempio2+0x36>
    7be8:	b2 5a       	subi	r27, 0xA2	; 162
    7bea:	62 0b       	sbc	r22, r18
    7bec:	73 0b       	sbc	r23, r19
    7bee:	84 0b       	sbc	r24, r20
    7bf0:	e3 95       	inc	r30
    7bf2:	9a 95       	dec	r25
    7bf4:	72 f7       	brpl	.-36     	; 0x7bd2 <__fp_rempio2+0x16>
    7bf6:	80 38       	cpi	r24, 0x80	; 128
    7bf8:	30 f4       	brcc	.+12     	; 0x7c06 <__fp_rempio2+0x4a>
    7bfa:	9a 95       	dec	r25
    7bfc:	bb 0f       	add	r27, r27
    7bfe:	66 1f       	adc	r22, r22
    7c00:	77 1f       	adc	r23, r23
    7c02:	88 1f       	adc	r24, r24
    7c04:	d2 f7       	brpl	.-12     	; 0x7bfa <__fp_rempio2+0x3e>
    7c06:	90 48       	sbci	r25, 0x80	; 128
    7c08:	06 c1       	rjmp	.+524    	; 0x7e16 <__fp_mpack_finite>

00007c0a <__fp_round>:
    7c0a:	09 2e       	mov	r0, r25
    7c0c:	03 94       	inc	r0
    7c0e:	00 0c       	add	r0, r0
    7c10:	11 f4       	brne	.+4      	; 0x7c16 <__fp_round+0xc>
    7c12:	88 23       	and	r24, r24
    7c14:	52 f0       	brmi	.+20     	; 0x7c2a <__fp_round+0x20>
    7c16:	bb 0f       	add	r27, r27
    7c18:	40 f4       	brcc	.+16     	; 0x7c2a <__fp_round+0x20>
    7c1a:	bf 2b       	or	r27, r31
    7c1c:	11 f4       	brne	.+4      	; 0x7c22 <__fp_round+0x18>
    7c1e:	60 ff       	sbrs	r22, 0
    7c20:	04 c0       	rjmp	.+8      	; 0x7c2a <__fp_round+0x20>
    7c22:	6f 5f       	subi	r22, 0xFF	; 255
    7c24:	7f 4f       	sbci	r23, 0xFF	; 255
    7c26:	8f 4f       	sbci	r24, 0xFF	; 255
    7c28:	9f 4f       	sbci	r25, 0xFF	; 255
    7c2a:	08 95       	ret

00007c2c <__fp_sinus>:
    7c2c:	ef 93       	push	r30
    7c2e:	e0 ff       	sbrs	r30, 0
    7c30:	06 c0       	rjmp	.+12     	; 0x7c3e <__fp_sinus+0x12>
    7c32:	a2 ea       	ldi	r26, 0xA2	; 162
    7c34:	2a ed       	ldi	r18, 0xDA	; 218
    7c36:	3f e0       	ldi	r19, 0x0F	; 15
    7c38:	49 ec       	ldi	r20, 0xC9	; 201
    7c3a:	5f eb       	ldi	r21, 0xBF	; 191
    7c3c:	cc dd       	rcall	.-1128   	; 0x77d6 <__addsf3x>
    7c3e:	e5 df       	rcall	.-54     	; 0x7c0a <__fp_round>
    7c40:	0f 90       	pop	r0
    7c42:	03 94       	inc	r0
    7c44:	01 fc       	sbrc	r0, 1
    7c46:	90 58       	subi	r25, 0x80	; 128
    7c48:	e9 eb       	ldi	r30, 0xB9	; 185
    7c4a:	f0 e0       	ldi	r31, 0x00	; 0
    7c4c:	f7 c0       	rjmp	.+494    	; 0x7e3c <__fp_powsodd>

00007c4e <__fp_split3>:
    7c4e:	57 fd       	sbrc	r21, 7
    7c50:	90 58       	subi	r25, 0x80	; 128
    7c52:	44 0f       	add	r20, r20
    7c54:	55 1f       	adc	r21, r21
    7c56:	59 f0       	breq	.+22     	; 0x7c6e <__fp_splitA+0x10>
    7c58:	5f 3f       	cpi	r21, 0xFF	; 255
    7c5a:	71 f0       	breq	.+28     	; 0x7c78 <__fp_splitA+0x1a>
    7c5c:	47 95       	ror	r20

00007c5e <__fp_splitA>:
    7c5e:	88 0f       	add	r24, r24
    7c60:	97 fb       	bst	r25, 7
    7c62:	99 1f       	adc	r25, r25
    7c64:	61 f0       	breq	.+24     	; 0x7c7e <__fp_splitA+0x20>
    7c66:	9f 3f       	cpi	r25, 0xFF	; 255
    7c68:	79 f0       	breq	.+30     	; 0x7c88 <__fp_splitA+0x2a>
    7c6a:	87 95       	ror	r24
    7c6c:	08 95       	ret
    7c6e:	12 16       	cp	r1, r18
    7c70:	13 06       	cpc	r1, r19
    7c72:	14 06       	cpc	r1, r20
    7c74:	55 1f       	adc	r21, r21
    7c76:	f2 cf       	rjmp	.-28     	; 0x7c5c <__fp_split3+0xe>
    7c78:	46 95       	lsr	r20
    7c7a:	f1 df       	rcall	.-30     	; 0x7c5e <__fp_splitA>
    7c7c:	08 c0       	rjmp	.+16     	; 0x7c8e <__fp_splitA+0x30>
    7c7e:	16 16       	cp	r1, r22
    7c80:	17 06       	cpc	r1, r23
    7c82:	18 06       	cpc	r1, r24
    7c84:	99 1f       	adc	r25, r25
    7c86:	f1 cf       	rjmp	.-30     	; 0x7c6a <__fp_splitA+0xc>
    7c88:	86 95       	lsr	r24
    7c8a:	71 05       	cpc	r23, r1
    7c8c:	61 05       	cpc	r22, r1
    7c8e:	08 94       	sec
    7c90:	08 95       	ret

00007c92 <__fp_zero>:
    7c92:	e8 94       	clt

00007c94 <__fp_szero>:
    7c94:	bb 27       	eor	r27, r27
    7c96:	66 27       	eor	r22, r22
    7c98:	77 27       	eor	r23, r23
    7c9a:	cb 01       	movw	r24, r22
    7c9c:	97 f9       	bld	r25, 7
    7c9e:	08 95       	ret

00007ca0 <__gesf2>:
    7ca0:	2c df       	rcall	.-424    	; 0x7afa <__fp_cmp>
    7ca2:	08 f4       	brcc	.+2      	; 0x7ca6 <__gesf2+0x6>
    7ca4:	8f ef       	ldi	r24, 0xFF	; 255
    7ca6:	08 95       	ret

00007ca8 <inverse>:
    7ca8:	9b 01       	movw	r18, r22
    7caa:	ac 01       	movw	r20, r24
    7cac:	60 e0       	ldi	r22, 0x00	; 0
    7cae:	70 e0       	ldi	r23, 0x00	; 0
    7cb0:	80 e8       	ldi	r24, 0x80	; 128
    7cb2:	9f e3       	ldi	r25, 0x3F	; 63
    7cb4:	4c ce       	rjmp	.-872    	; 0x794e <__divsf3>

00007cb6 <__mulsf3>:
    7cb6:	0b d0       	rcall	.+22     	; 0x7cce <__mulsf3x>
    7cb8:	a8 cf       	rjmp	.-176    	; 0x7c0a <__fp_round>
    7cba:	71 df       	rcall	.-286    	; 0x7b9e <__fp_pscA>
    7cbc:	28 f0       	brcs	.+10     	; 0x7cc8 <__mulsf3+0x12>
    7cbe:	76 df       	rcall	.-276    	; 0x7bac <__fp_pscB>
    7cc0:	18 f0       	brcs	.+6      	; 0x7cc8 <__mulsf3+0x12>
    7cc2:	95 23       	and	r25, r21
    7cc4:	09 f0       	breq	.+2      	; 0x7cc8 <__mulsf3+0x12>
    7cc6:	3d cf       	rjmp	.-390    	; 0x7b42 <__fp_inf>
    7cc8:	42 cf       	rjmp	.-380    	; 0x7b4e <__fp_nan>
    7cca:	11 24       	eor	r1, r1
    7ccc:	e3 cf       	rjmp	.-58     	; 0x7c94 <__fp_szero>

00007cce <__mulsf3x>:
    7cce:	bf df       	rcall	.-130    	; 0x7c4e <__fp_split3>
    7cd0:	a0 f3       	brcs	.-24     	; 0x7cba <__mulsf3+0x4>

00007cd2 <__mulsf3_pse>:
    7cd2:	95 9f       	mul	r25, r21
    7cd4:	d1 f3       	breq	.-12     	; 0x7cca <__mulsf3+0x14>
    7cd6:	95 0f       	add	r25, r21
    7cd8:	50 e0       	ldi	r21, 0x00	; 0
    7cda:	55 1f       	adc	r21, r21
    7cdc:	62 9f       	mul	r22, r18
    7cde:	f0 01       	movw	r30, r0
    7ce0:	72 9f       	mul	r23, r18
    7ce2:	bb 27       	eor	r27, r27
    7ce4:	f0 0d       	add	r31, r0
    7ce6:	b1 1d       	adc	r27, r1
    7ce8:	63 9f       	mul	r22, r19
    7cea:	aa 27       	eor	r26, r26
    7cec:	f0 0d       	add	r31, r0
    7cee:	b1 1d       	adc	r27, r1
    7cf0:	aa 1f       	adc	r26, r26
    7cf2:	64 9f       	mul	r22, r20
    7cf4:	66 27       	eor	r22, r22
    7cf6:	b0 0d       	add	r27, r0
    7cf8:	a1 1d       	adc	r26, r1
    7cfa:	66 1f       	adc	r22, r22
    7cfc:	82 9f       	mul	r24, r18
    7cfe:	22 27       	eor	r18, r18
    7d00:	b0 0d       	add	r27, r0
    7d02:	a1 1d       	adc	r26, r1
    7d04:	62 1f       	adc	r22, r18
    7d06:	73 9f       	mul	r23, r19
    7d08:	b0 0d       	add	r27, r0
    7d0a:	a1 1d       	adc	r26, r1
    7d0c:	62 1f       	adc	r22, r18
    7d0e:	83 9f       	mul	r24, r19
    7d10:	a0 0d       	add	r26, r0
    7d12:	61 1d       	adc	r22, r1
    7d14:	22 1f       	adc	r18, r18
    7d16:	74 9f       	mul	r23, r20
    7d18:	33 27       	eor	r19, r19
    7d1a:	a0 0d       	add	r26, r0
    7d1c:	61 1d       	adc	r22, r1
    7d1e:	23 1f       	adc	r18, r19
    7d20:	84 9f       	mul	r24, r20
    7d22:	60 0d       	add	r22, r0
    7d24:	21 1d       	adc	r18, r1
    7d26:	82 2f       	mov	r24, r18
    7d28:	76 2f       	mov	r23, r22
    7d2a:	6a 2f       	mov	r22, r26
    7d2c:	11 24       	eor	r1, r1
    7d2e:	9f 57       	subi	r25, 0x7F	; 127
    7d30:	50 40       	sbci	r21, 0x00	; 0
    7d32:	8a f0       	brmi	.+34     	; 0x7d56 <__mulsf3_pse+0x84>
    7d34:	e1 f0       	breq	.+56     	; 0x7d6e <__mulsf3_pse+0x9c>
    7d36:	88 23       	and	r24, r24
    7d38:	4a f0       	brmi	.+18     	; 0x7d4c <__mulsf3_pse+0x7a>
    7d3a:	ee 0f       	add	r30, r30
    7d3c:	ff 1f       	adc	r31, r31
    7d3e:	bb 1f       	adc	r27, r27
    7d40:	66 1f       	adc	r22, r22
    7d42:	77 1f       	adc	r23, r23
    7d44:	88 1f       	adc	r24, r24
    7d46:	91 50       	subi	r25, 0x01	; 1
    7d48:	50 40       	sbci	r21, 0x00	; 0
    7d4a:	a9 f7       	brne	.-22     	; 0x7d36 <__mulsf3_pse+0x64>
    7d4c:	9e 3f       	cpi	r25, 0xFE	; 254
    7d4e:	51 05       	cpc	r21, r1
    7d50:	70 f0       	brcs	.+28     	; 0x7d6e <__mulsf3_pse+0x9c>
    7d52:	f7 ce       	rjmp	.-530    	; 0x7b42 <__fp_inf>
    7d54:	9f cf       	rjmp	.-194    	; 0x7c94 <__fp_szero>
    7d56:	5f 3f       	cpi	r21, 0xFF	; 255
    7d58:	ec f3       	brlt	.-6      	; 0x7d54 <__mulsf3_pse+0x82>
    7d5a:	98 3e       	cpi	r25, 0xE8	; 232
    7d5c:	dc f3       	brlt	.-10     	; 0x7d54 <__mulsf3_pse+0x82>
    7d5e:	86 95       	lsr	r24
    7d60:	77 95       	ror	r23
    7d62:	67 95       	ror	r22
    7d64:	b7 95       	ror	r27
    7d66:	f7 95       	ror	r31
    7d68:	e7 95       	ror	r30
    7d6a:	9f 5f       	subi	r25, 0xFF	; 255
    7d6c:	c1 f7       	brne	.-16     	; 0x7d5e <__mulsf3_pse+0x8c>
    7d6e:	fe 2b       	or	r31, r30
    7d70:	88 0f       	add	r24, r24
    7d72:	91 1d       	adc	r25, r1
    7d74:	96 95       	lsr	r25
    7d76:	87 95       	ror	r24
    7d78:	97 f9       	bld	r25, 7
    7d7a:	08 95       	ret

00007d7c <sin>:
    7d7c:	9f 93       	push	r25
    7d7e:	1e df       	rcall	.-452    	; 0x7bbc <__fp_rempio2>
    7d80:	0f 90       	pop	r0
    7d82:	07 fc       	sbrc	r0, 7
    7d84:	ee 5f       	subi	r30, 0xFE	; 254
    7d86:	52 cf       	rjmp	.-348    	; 0x7c2c <__fp_sinus>
    7d88:	11 f4       	brne	.+4      	; 0x7d8e <sin+0x12>
    7d8a:	0e f4       	brtc	.+2      	; 0x7d8e <sin+0x12>
    7d8c:	e0 ce       	rjmp	.-576    	; 0x7b4e <__fp_nan>
    7d8e:	41 c0       	rjmp	.+130    	; 0x7e12 <__fp_mpack>

00007d90 <sqrt>:
    7d90:	66 df       	rcall	.-308    	; 0x7c5e <__fp_splitA>
    7d92:	d0 f3       	brcs	.-12     	; 0x7d88 <sin+0xc>
    7d94:	99 23       	and	r25, r25
    7d96:	d9 f3       	breq	.-10     	; 0x7d8e <sin+0x12>
    7d98:	ce f3       	brts	.-14     	; 0x7d8c <sin+0x10>
    7d9a:	9f 57       	subi	r25, 0x7F	; 127
    7d9c:	55 0b       	sbc	r21, r21
    7d9e:	87 ff       	sbrs	r24, 7
    7da0:	46 d0       	rcall	.+140    	; 0x7e2e <__fp_norm2>
    7da2:	00 24       	eor	r0, r0
    7da4:	a0 e6       	ldi	r26, 0x60	; 96
    7da6:	40 ea       	ldi	r20, 0xA0	; 160
    7da8:	90 01       	movw	r18, r0
    7daa:	80 58       	subi	r24, 0x80	; 128
    7dac:	56 95       	lsr	r21
    7dae:	97 95       	ror	r25
    7db0:	28 f4       	brcc	.+10     	; 0x7dbc <sqrt+0x2c>
    7db2:	80 5c       	subi	r24, 0xC0	; 192
    7db4:	66 0f       	add	r22, r22
    7db6:	77 1f       	adc	r23, r23
    7db8:	88 1f       	adc	r24, r24
    7dba:	20 f0       	brcs	.+8      	; 0x7dc4 <sqrt+0x34>
    7dbc:	26 17       	cp	r18, r22
    7dbe:	37 07       	cpc	r19, r23
    7dc0:	48 07       	cpc	r20, r24
    7dc2:	30 f4       	brcc	.+12     	; 0x7dd0 <sqrt+0x40>
    7dc4:	62 1b       	sub	r22, r18
    7dc6:	73 0b       	sbc	r23, r19
    7dc8:	84 0b       	sbc	r24, r20
    7dca:	20 29       	or	r18, r0
    7dcc:	31 29       	or	r19, r1
    7dce:	4a 2b       	or	r20, r26
    7dd0:	a6 95       	lsr	r26
    7dd2:	17 94       	ror	r1
    7dd4:	07 94       	ror	r0
    7dd6:	20 25       	eor	r18, r0
    7dd8:	31 25       	eor	r19, r1
    7dda:	4a 27       	eor	r20, r26
    7ddc:	58 f7       	brcc	.-42     	; 0x7db4 <sqrt+0x24>
    7dde:	66 0f       	add	r22, r22
    7de0:	77 1f       	adc	r23, r23
    7de2:	88 1f       	adc	r24, r24
    7de4:	20 f0       	brcs	.+8      	; 0x7dee <sqrt+0x5e>
    7de6:	26 17       	cp	r18, r22
    7de8:	37 07       	cpc	r19, r23
    7dea:	48 07       	cpc	r20, r24
    7dec:	30 f4       	brcc	.+12     	; 0x7dfa <sqrt+0x6a>
    7dee:	62 0b       	sbc	r22, r18
    7df0:	73 0b       	sbc	r23, r19
    7df2:	84 0b       	sbc	r24, r20
    7df4:	20 0d       	add	r18, r0
    7df6:	31 1d       	adc	r19, r1
    7df8:	41 1d       	adc	r20, r1
    7dfa:	a0 95       	com	r26
    7dfc:	81 f7       	brne	.-32     	; 0x7dde <sqrt+0x4e>
    7dfe:	b9 01       	movw	r22, r18
    7e00:	84 2f       	mov	r24, r20
    7e02:	91 58       	subi	r25, 0x81	; 129
    7e04:	88 0f       	add	r24, r24
    7e06:	96 95       	lsr	r25
    7e08:	87 95       	ror	r24
    7e0a:	08 95       	ret

00007e0c <square>:
    7e0c:	9b 01       	movw	r18, r22
    7e0e:	ac 01       	movw	r20, r24
    7e10:	52 cf       	rjmp	.-348    	; 0x7cb6 <__mulsf3>

00007e12 <__fp_mpack>:
    7e12:	9f 3f       	cpi	r25, 0xFF	; 255
    7e14:	31 f0       	breq	.+12     	; 0x7e22 <__fp_mpack_finite+0xc>

00007e16 <__fp_mpack_finite>:
    7e16:	91 50       	subi	r25, 0x01	; 1
    7e18:	20 f4       	brcc	.+8      	; 0x7e22 <__fp_mpack_finite+0xc>
    7e1a:	87 95       	ror	r24
    7e1c:	77 95       	ror	r23
    7e1e:	67 95       	ror	r22
    7e20:	b7 95       	ror	r27
    7e22:	88 0f       	add	r24, r24
    7e24:	91 1d       	adc	r25, r1
    7e26:	96 95       	lsr	r25
    7e28:	87 95       	ror	r24
    7e2a:	97 f9       	bld	r25, 7
    7e2c:	08 95       	ret

00007e2e <__fp_norm2>:
    7e2e:	91 50       	subi	r25, 0x01	; 1
    7e30:	50 40       	sbci	r21, 0x00	; 0
    7e32:	66 0f       	add	r22, r22
    7e34:	77 1f       	adc	r23, r23
    7e36:	88 1f       	adc	r24, r24
    7e38:	d2 f7       	brpl	.-12     	; 0x7e2e <__fp_norm2>
    7e3a:	08 95       	ret

00007e3c <__fp_powsodd>:
    7e3c:	9f 93       	push	r25
    7e3e:	8f 93       	push	r24
    7e40:	7f 93       	push	r23
    7e42:	6f 93       	push	r22
    7e44:	ff 93       	push	r31
    7e46:	ef 93       	push	r30
    7e48:	9b 01       	movw	r18, r22
    7e4a:	ac 01       	movw	r20, r24
    7e4c:	34 df       	rcall	.-408    	; 0x7cb6 <__mulsf3>
    7e4e:	ef 91       	pop	r30
    7e50:	ff 91       	pop	r31
    7e52:	80 de       	rcall	.-768    	; 0x7b54 <__fp_powser>
    7e54:	2f 91       	pop	r18
    7e56:	3f 91       	pop	r19
    7e58:	4f 91       	pop	r20
    7e5a:	5f 91       	pop	r21
    7e5c:	2c cf       	rjmp	.-424    	; 0x7cb6 <__mulsf3>

00007e5e <__mulsi3>:
    7e5e:	62 9f       	mul	r22, r18
    7e60:	d0 01       	movw	r26, r0
    7e62:	73 9f       	mul	r23, r19
    7e64:	f0 01       	movw	r30, r0
    7e66:	82 9f       	mul	r24, r18
    7e68:	e0 0d       	add	r30, r0
    7e6a:	f1 1d       	adc	r31, r1
    7e6c:	64 9f       	mul	r22, r20
    7e6e:	e0 0d       	add	r30, r0
    7e70:	f1 1d       	adc	r31, r1
    7e72:	92 9f       	mul	r25, r18
    7e74:	f0 0d       	add	r31, r0
    7e76:	83 9f       	mul	r24, r19
    7e78:	f0 0d       	add	r31, r0
    7e7a:	74 9f       	mul	r23, r20
    7e7c:	f0 0d       	add	r31, r0
    7e7e:	65 9f       	mul	r22, r21
    7e80:	f0 0d       	add	r31, r0
    7e82:	99 27       	eor	r25, r25
    7e84:	72 9f       	mul	r23, r18
    7e86:	b0 0d       	add	r27, r0
    7e88:	e1 1d       	adc	r30, r1
    7e8a:	f9 1f       	adc	r31, r25
    7e8c:	63 9f       	mul	r22, r19
    7e8e:	b0 0d       	add	r27, r0
    7e90:	e1 1d       	adc	r30, r1
    7e92:	f9 1f       	adc	r31, r25
    7e94:	bd 01       	movw	r22, r26
    7e96:	cf 01       	movw	r24, r30
    7e98:	11 24       	eor	r1, r1
    7e9a:	08 95       	ret

00007e9c <__divmodqi4>:
    7e9c:	87 fb       	bst	r24, 7
    7e9e:	08 2e       	mov	r0, r24
    7ea0:	06 26       	eor	r0, r22
    7ea2:	87 fd       	sbrc	r24, 7
    7ea4:	81 95       	neg	r24
    7ea6:	67 fd       	sbrc	r22, 7
    7ea8:	61 95       	neg	r22
    7eaa:	3b d0       	rcall	.+118    	; 0x7f22 <__udivmodqi4>
    7eac:	0e f4       	brtc	.+2      	; 0x7eb0 <__divmodqi4_1>
    7eae:	91 95       	neg	r25

00007eb0 <__divmodqi4_1>:
    7eb0:	07 fc       	sbrc	r0, 7
    7eb2:	81 95       	neg	r24

00007eb4 <__divmodqi4_exit>:
    7eb4:	08 95       	ret

00007eb6 <__udivmodhi4>:
    7eb6:	aa 1b       	sub	r26, r26
    7eb8:	bb 1b       	sub	r27, r27
    7eba:	51 e1       	ldi	r21, 0x11	; 17
    7ebc:	07 c0       	rjmp	.+14     	; 0x7ecc <__udivmodhi4_ep>

00007ebe <__udivmodhi4_loop>:
    7ebe:	aa 1f       	adc	r26, r26
    7ec0:	bb 1f       	adc	r27, r27
    7ec2:	a6 17       	cp	r26, r22
    7ec4:	b7 07       	cpc	r27, r23
    7ec6:	10 f0       	brcs	.+4      	; 0x7ecc <__udivmodhi4_ep>
    7ec8:	a6 1b       	sub	r26, r22
    7eca:	b7 0b       	sbc	r27, r23

00007ecc <__udivmodhi4_ep>:
    7ecc:	88 1f       	adc	r24, r24
    7ece:	99 1f       	adc	r25, r25
    7ed0:	5a 95       	dec	r21
    7ed2:	a9 f7       	brne	.-22     	; 0x7ebe <__udivmodhi4_loop>
    7ed4:	80 95       	com	r24
    7ed6:	90 95       	com	r25
    7ed8:	bc 01       	movw	r22, r24
    7eda:	cd 01       	movw	r24, r26
    7edc:	08 95       	ret

00007ede <__udivmodsi4>:
    7ede:	a1 e2       	ldi	r26, 0x21	; 33
    7ee0:	1a 2e       	mov	r1, r26
    7ee2:	aa 1b       	sub	r26, r26
    7ee4:	bb 1b       	sub	r27, r27
    7ee6:	fd 01       	movw	r30, r26
    7ee8:	0d c0       	rjmp	.+26     	; 0x7f04 <__udivmodsi4_ep>

00007eea <__udivmodsi4_loop>:
    7eea:	aa 1f       	adc	r26, r26
    7eec:	bb 1f       	adc	r27, r27
    7eee:	ee 1f       	adc	r30, r30
    7ef0:	ff 1f       	adc	r31, r31
    7ef2:	a2 17       	cp	r26, r18
    7ef4:	b3 07       	cpc	r27, r19
    7ef6:	e4 07       	cpc	r30, r20
    7ef8:	f5 07       	cpc	r31, r21
    7efa:	20 f0       	brcs	.+8      	; 0x7f04 <__udivmodsi4_ep>
    7efc:	a2 1b       	sub	r26, r18
    7efe:	b3 0b       	sbc	r27, r19
    7f00:	e4 0b       	sbc	r30, r20
    7f02:	f5 0b       	sbc	r31, r21

00007f04 <__udivmodsi4_ep>:
    7f04:	66 1f       	adc	r22, r22
    7f06:	77 1f       	adc	r23, r23
    7f08:	88 1f       	adc	r24, r24
    7f0a:	99 1f       	adc	r25, r25
    7f0c:	1a 94       	dec	r1
    7f0e:	69 f7       	brne	.-38     	; 0x7eea <__udivmodsi4_loop>
    7f10:	60 95       	com	r22
    7f12:	70 95       	com	r23
    7f14:	80 95       	com	r24
    7f16:	90 95       	com	r25
    7f18:	9b 01       	movw	r18, r22
    7f1a:	ac 01       	movw	r20, r24
    7f1c:	bd 01       	movw	r22, r26
    7f1e:	cf 01       	movw	r24, r30
    7f20:	08 95       	ret

00007f22 <__udivmodqi4>:
    7f22:	99 1b       	sub	r25, r25
    7f24:	79 e0       	ldi	r23, 0x09	; 9
    7f26:	04 c0       	rjmp	.+8      	; 0x7f30 <__udivmodqi4_ep>

00007f28 <__udivmodqi4_loop>:
    7f28:	99 1f       	adc	r25, r25
    7f2a:	96 17       	cp	r25, r22
    7f2c:	08 f0       	brcs	.+2      	; 0x7f30 <__udivmodqi4_ep>
    7f2e:	96 1b       	sub	r25, r22

00007f30 <__udivmodqi4_ep>:
    7f30:	88 1f       	adc	r24, r24
    7f32:	7a 95       	dec	r23
    7f34:	c9 f7       	brne	.-14     	; 0x7f28 <__udivmodqi4_loop>
    7f36:	80 95       	com	r24
    7f38:	08 95       	ret

00007f3a <strncpy_P>:
    7f3a:	fb 01       	movw	r30, r22
    7f3c:	dc 01       	movw	r26, r24
    7f3e:	41 50       	subi	r20, 0x01	; 1
    7f40:	50 40       	sbci	r21, 0x00	; 0
    7f42:	48 f0       	brcs	.+18     	; 0x7f56 <strncpy_P+0x1c>
    7f44:	05 90       	lpm	r0, Z+
    7f46:	0d 92       	st	X+, r0
    7f48:	00 20       	and	r0, r0
    7f4a:	c9 f7       	brne	.-14     	; 0x7f3e <strncpy_P+0x4>
    7f4c:	01 c0       	rjmp	.+2      	; 0x7f50 <strncpy_P+0x16>
    7f4e:	1d 92       	st	X+, r1
    7f50:	41 50       	subi	r20, 0x01	; 1
    7f52:	50 40       	sbci	r21, 0x00	; 0
    7f54:	e0 f7       	brcc	.-8      	; 0x7f4e <strncpy_P+0x14>
    7f56:	08 95       	ret

00007f58 <memcmp>:
    7f58:	fb 01       	movw	r30, r22
    7f5a:	dc 01       	movw	r26, r24
    7f5c:	04 c0       	rjmp	.+8      	; 0x7f66 <memcmp+0xe>
    7f5e:	8d 91       	ld	r24, X+
    7f60:	01 90       	ld	r0, Z+
    7f62:	80 19       	sub	r24, r0
    7f64:	21 f4       	brne	.+8      	; 0x7f6e <memcmp+0x16>
    7f66:	41 50       	subi	r20, 0x01	; 1
    7f68:	50 40       	sbci	r21, 0x00	; 0
    7f6a:	c8 f7       	brcc	.-14     	; 0x7f5e <memcmp+0x6>
    7f6c:	88 1b       	sub	r24, r24
    7f6e:	99 0b       	sbc	r25, r25
    7f70:	08 95       	ret

00007f72 <memcpy>:
    7f72:	fb 01       	movw	r30, r22
    7f74:	dc 01       	movw	r26, r24
    7f76:	02 c0       	rjmp	.+4      	; 0x7f7c <memcpy+0xa>
    7f78:	01 90       	ld	r0, Z+
    7f7a:	0d 92       	st	X+, r0
    7f7c:	41 50       	subi	r20, 0x01	; 1
    7f7e:	50 40       	sbci	r21, 0x00	; 0
    7f80:	d8 f7       	brcc	.-10     	; 0x7f78 <memcpy+0x6>
    7f82:	08 95       	ret

00007f84 <memmove>:
    7f84:	68 17       	cp	r22, r24
    7f86:	79 07       	cpc	r23, r25
    7f88:	68 f4       	brcc	.+26     	; 0x7fa4 <memmove+0x20>
    7f8a:	fb 01       	movw	r30, r22
    7f8c:	dc 01       	movw	r26, r24
    7f8e:	e4 0f       	add	r30, r20
    7f90:	f5 1f       	adc	r31, r21
    7f92:	a4 0f       	add	r26, r20
    7f94:	b5 1f       	adc	r27, r21
    7f96:	02 c0       	rjmp	.+4      	; 0x7f9c <memmove+0x18>
    7f98:	02 90       	ld	r0, -Z
    7f9a:	0e 92       	st	-X, r0
    7f9c:	41 50       	subi	r20, 0x01	; 1
    7f9e:	50 40       	sbci	r21, 0x00	; 0
    7fa0:	d8 f7       	brcc	.-10     	; 0x7f98 <memmove+0x14>
    7fa2:	08 95       	ret
    7fa4:	0c 94 b9 3f 	jmp	0x7f72	; 0x7f72 <memcpy>

00007fa8 <memset>:
    7fa8:	dc 01       	movw	r26, r24
    7faa:	01 c0       	rjmp	.+2      	; 0x7fae <memset+0x6>
    7fac:	6d 93       	st	X+, r22
    7fae:	41 50       	subi	r20, 0x01	; 1
    7fb0:	50 40       	sbci	r21, 0x00	; 0
    7fb2:	e0 f7       	brcc	.-8      	; 0x7fac <memset+0x4>
    7fb4:	08 95       	ret

00007fb6 <__eerd_block_m128>:
    7fb6:	dc 01       	movw	r26, r24
    7fb8:	cb 01       	movw	r24, r22

00007fba <__eerd_blraw_m128>:
    7fba:	fc 01       	movw	r30, r24
    7fbc:	e1 99       	sbic	0x1c, 1	; 28
    7fbe:	fe cf       	rjmp	.-4      	; 0x7fbc <__eerd_blraw_m128+0x2>
    7fc0:	06 c0       	rjmp	.+12     	; 0x7fce <__eerd_blraw_m128+0x14>
    7fc2:	ff bb       	out	0x1f, r31	; 31
    7fc4:	ee bb       	out	0x1e, r30	; 30
    7fc6:	e0 9a       	sbi	0x1c, 0	; 28
    7fc8:	31 96       	adiw	r30, 0x01	; 1
    7fca:	0d b2       	in	r0, 0x1d	; 29
    7fcc:	0d 92       	st	X+, r0
    7fce:	41 50       	subi	r20, 0x01	; 1
    7fd0:	50 40       	sbci	r21, 0x00	; 0
    7fd2:	b8 f7       	brcc	.-18     	; 0x7fc2 <__eerd_blraw_m128+0x8>
    7fd4:	08 95       	ret

00007fd6 <__eewr_block_m128>:
    7fd6:	dc 01       	movw	r26, r24
    7fd8:	cb 01       	movw	r24, r22
    7fda:	03 c0       	rjmp	.+6      	; 0x7fe2 <__eewr_block_m128+0xc>
    7fdc:	2d 91       	ld	r18, X+
    7fde:	0e 94 f6 3f 	call	0x7fec	; 0x7fec <__eewr_r18_m128>
    7fe2:	41 50       	subi	r20, 0x01	; 1
    7fe4:	50 40       	sbci	r21, 0x00	; 0
    7fe6:	d0 f7       	brcc	.-12     	; 0x7fdc <__eewr_block_m128+0x6>
    7fe8:	08 95       	ret

00007fea <__eewr_byte_m128>:
    7fea:	26 2f       	mov	r18, r22

00007fec <__eewr_r18_m128>:
    7fec:	e1 99       	sbic	0x1c, 1	; 28
    7fee:	fe cf       	rjmp	.-4      	; 0x7fec <__eewr_r18_m128>
    7ff0:	9f bb       	out	0x1f, r25	; 31
    7ff2:	8e bb       	out	0x1e, r24	; 30
    7ff4:	2d bb       	out	0x1d, r18	; 29
    7ff6:	0f b6       	in	r0, 0x3f	; 63
    7ff8:	f8 94       	cli
    7ffa:	e2 9a       	sbi	0x1c, 2	; 28
    7ffc:	e1 9a       	sbi	0x1c, 1	; 28
    7ffe:	0f be       	out	0x3f, r0	; 63
    8000:	01 96       	adiw	r24, 0x01	; 1
    8002:	08 95       	ret

00008004 <_exit>:
    8004:	f8 94       	cli

00008006 <__stop_program>:
    8006:	ff cf       	rjmp	.-2      	; 0x8006 <__stop_program>
