// Seed: 978629503
module module_0 (
    input wor   id_0,
    input wor   id_1,
    input uwire id_2
);
  logic id_4;
  ;
  assign id_4 = 1'b0;
  for (id_5 = -1; id_5; id_4 = id_1 - id_0) assign id_4 = id_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd81
) (
    input  wand id_0,
    input  tri  _id_1,
    output wand id_2
);
  wire ["" : (  -1  )] id_4;
  wire [id_1 : id_1] id_5, id_6;
  wire id_7 = id_1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
