<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff src/hotspot/cpu/x86/vm_version_x86.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="templateTable_x86.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="vm_version_x86.hpp.cdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/vm_version_x86.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 31,17 ***</span>
<span class="line-new-header">--- 31,19 ---</span>
  #include &quot;memory/resourceArea.hpp&quot;
  #include &quot;runtime/java.hpp&quot;
  #include &quot;runtime/os.hpp&quot;
  #include &quot;runtime/stubCodeGenerator.hpp&quot;
  #include &quot;runtime/vm_version.hpp&quot;
<span class="line-added">+ #include &quot;utilities/powerOfTwo.hpp&quot;</span>
  #include &quot;utilities/virtualizationSupport.hpp&quot;
  
  #include OS_HEADER_INLINE(os)
  
  int VM_Version::_cpu;
  int VM_Version::_model;
  int VM_Version::_stepping;
<span class="line-added">+ bool VM_Version::_has_intel_jcc_erratum;</span>
  VM_Version::CpuidInfo VM_Version::_cpuid_info = { 0, };
  
  // Address of instruction which causes SEGV
  address VM_Version::_cpuinfo_segv_addr = 0;
  // Address of instruction after the one which causes SEGV
</pre>
<hr />
<pre>
<span class="line-old-header">*** 558,11 ***</span>
      __ andl(rcx, Address(rsi, 0));
      __ cmpl(rcx, 0x00050670);              // If it is Xeon Phi 3200/5200/7200
      __ jcc(Assembler::equal, L_wrapup);
      __ cmpl(rcx, 0x00080650);              // If it is Future Xeon Phi
      __ jcc(Assembler::equal, L_wrapup);
<span class="line-modified">!     __ vzeroupper();</span>
  #   undef __
    }
  };
  
  void VM_Version::get_processor_features() {
<span class="line-new-header">--- 560,14 ---</span>
      __ andl(rcx, Address(rsi, 0));
      __ cmpl(rcx, 0x00050670);              // If it is Xeon Phi 3200/5200/7200
      __ jcc(Assembler::equal, L_wrapup);
      __ cmpl(rcx, 0x00080650);              // If it is Future Xeon Phi
      __ jcc(Assembler::equal, L_wrapup);
<span class="line-modified">!     // vzeroupper() will use a pre-computed instruction sequence that we</span>
<span class="line-added">+     // can&#39;t compute until after we&#39;ve determined CPU capabilities. Use</span>
<span class="line-added">+     // uncached variant here directly to be able to bootstrap correctly</span>
<span class="line-added">+     __ vzeroupper_uncached();</span>
  #   undef __
    }
  };
  
  void VM_Version::get_processor_features() {
</pre>
<hr />
<pre>
<span class="line-old-header">*** 693,13 ***</span>
      _features &amp;= ~CPU_AVX512CD;
      _features &amp;= ~CPU_AVX512BW;
      _features &amp;= ~CPU_AVX512VL;
      _features &amp;= ~CPU_AVX512_VPOPCNTDQ;
      _features &amp;= ~CPU_AVX512_VPCLMULQDQ;
<span class="line-modified">!     _features &amp;= ~CPU_VAES;</span>
<span class="line-modified">!     _features &amp;= ~CPU_VNNI;</span>
<span class="line-modified">!     _features &amp;= ~CPU_VBMI2;</span>
    }
  
    if (UseAVX &lt; 2)
      _features &amp;= ~CPU_AVX2;
  
<span class="line-new-header">--- 698,13 ---</span>
      _features &amp;= ~CPU_AVX512CD;
      _features &amp;= ~CPU_AVX512BW;
      _features &amp;= ~CPU_AVX512VL;
      _features &amp;= ~CPU_AVX512_VPOPCNTDQ;
      _features &amp;= ~CPU_AVX512_VPCLMULQDQ;
<span class="line-modified">!     _features &amp;= ~CPU_AVX512_VAES;</span>
<span class="line-modified">!     _features &amp;= ~CPU_AVX512_VNNI;</span>
<span class="line-modified">!     _features &amp;= ~CPU_AVX512_VBMI2;</span>
    }
  
    if (UseAVX &lt; 2)
      _features &amp;= ~CPU_AVX2;
  
</pre>
<hr />
<pre>
<span class="line-old-header">*** 717,48 ***</span>
      if (is_knights_family()) {
        _features &amp;= ~CPU_VZEROUPPER;
      }
    }
  
<span class="line-modified">!   char buf[256];</span>
<span class="line-modified">!   jio_snprintf(buf, sizeof(buf), &quot;(%u cores per cpu, %u threads per core) family %d model %d stepping %d%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s&quot;,</span>
                 cores_per_cpu(), threads_per_core(),
                 cpu_family(), _model, _stepping,
                 (supports_cmov() ? &quot;, cmov&quot; : &quot;&quot;),
                 (supports_cmpxchg8() ? &quot;, cx8&quot; : &quot;&quot;),
                 (supports_fxsr() ? &quot;, fxsr&quot; : &quot;&quot;),
                 (supports_mmx()  ? &quot;, mmx&quot;  : &quot;&quot;),
                 (supports_sse()  ? &quot;, sse&quot;  : &quot;&quot;),
                 (supports_sse2() ? &quot;, sse2&quot; : &quot;&quot;),
                 (supports_sse3() ? &quot;, sse3&quot; : &quot;&quot;),
                 (supports_ssse3()? &quot;, ssse3&quot;: &quot;&quot;),
                 (supports_sse4_1() ? &quot;, sse4.1&quot; : &quot;&quot;),
                 (supports_sse4_2() ? &quot;, sse4.2&quot; : &quot;&quot;),
                 (supports_popcnt() ? &quot;, popcnt&quot; : &quot;&quot;),
                 (supports_avx()    ? &quot;, avx&quot; : &quot;&quot;),
                 (supports_avx2()   ? &quot;, avx2&quot; : &quot;&quot;),
                 (supports_aes()    ? &quot;, aes&quot; : &quot;&quot;),
                 (supports_clmul()  ? &quot;, clmul&quot; : &quot;&quot;),
                 (supports_erms()   ? &quot;, erms&quot; : &quot;&quot;),
                 (supports_rtm()    ? &quot;, rtm&quot; : &quot;&quot;),
                 (supports_mmx_ext() ? &quot;, mmxext&quot; : &quot;&quot;),
                 (supports_3dnow_prefetch() ? &quot;, 3dnowpref&quot; : &quot;&quot;),
                 (supports_lzcnt()   ? &quot;, lzcnt&quot;: &quot;&quot;),
                 (supports_sse4a()   ? &quot;, sse4a&quot;: &quot;&quot;),
                 (supports_ht() ? &quot;, ht&quot;: &quot;&quot;),
                 (supports_tsc() ? &quot;, tsc&quot;: &quot;&quot;),
                 (supports_tscinv_bit() ? &quot;, tscinvbit&quot;: &quot;&quot;),
                 (supports_tscinv() ? &quot;, tscinv&quot;: &quot;&quot;),
                 (supports_bmi1() ? &quot;, bmi1&quot; : &quot;&quot;),
                 (supports_bmi2() ? &quot;, bmi2&quot; : &quot;&quot;),
                 (supports_adx() ? &quot;, adx&quot; : &quot;&quot;),
<span class="line-modified">!                (supports_evex() ? &quot;, evex&quot; : &quot;&quot;),</span>
                 (supports_sha() ? &quot;, sha&quot; : &quot;&quot;),
                 (supports_fma() ? &quot;, fma&quot; : &quot;&quot;),
<span class="line-modified">!                (supports_vbmi2() ? &quot;, vbmi2&quot; : &quot;&quot;),</span>
<span class="line-modified">!                (supports_vaes() ? &quot;, vaes&quot; : &quot;&quot;),</span>
<span class="line-modified">!                (supports_vnni() ? &quot;, vnni&quot; : &quot;&quot;));</span>
    _features_string = os::strdup(buf);
  
    // UseSSE is set to the smaller of what hardware supports and what
    // the command line requires.  I.e., you cannot set UseSSE to 2 on
    // older Pentiums which do not support it.
<span class="line-new-header">--- 722,77 ---</span>
      if (is_knights_family()) {
        _features &amp;= ~CPU_VZEROUPPER;
      }
    }
  
<span class="line-modified">!   if (FLAG_IS_DEFAULT(IntelJccErratumMitigation)) {</span>
<span class="line-modified">!     _has_intel_jcc_erratum = compute_has_intel_jcc_erratum();</span>
<span class="line-added">+   } else {</span>
<span class="line-added">+     _has_intel_jcc_erratum = IntelJccErratumMitigation;</span>
<span class="line-added">+   }</span>
<span class="line-added">+ </span>
<span class="line-added">+   char buf[512];</span>
<span class="line-added">+   int res = jio_snprintf(buf, sizeof(buf),</span>
<span class="line-added">+               &quot;(%u cores per cpu, %u threads per core) family %d model %d stepping %d&quot;</span>
<span class="line-added">+               &quot;%s%s%s%s%s%s%s%s%s%s&quot; &quot;%s%s%s%s%s%s%s%s%s%s&quot; &quot;%s%s%s%s%s%s%s%s%s%s&quot; &quot;%s%s%s%s%s%s%s%s%s%s&quot; &quot;%s%s%s%s%s%s&quot;,</span>
<span class="line-added">+ </span>
                 cores_per_cpu(), threads_per_core(),
                 cpu_family(), _model, _stepping,
<span class="line-added">+ </span>
                 (supports_cmov() ? &quot;, cmov&quot; : &quot;&quot;),
                 (supports_cmpxchg8() ? &quot;, cx8&quot; : &quot;&quot;),
                 (supports_fxsr() ? &quot;, fxsr&quot; : &quot;&quot;),
                 (supports_mmx()  ? &quot;, mmx&quot;  : &quot;&quot;),
                 (supports_sse()  ? &quot;, sse&quot;  : &quot;&quot;),
                 (supports_sse2() ? &quot;, sse2&quot; : &quot;&quot;),
                 (supports_sse3() ? &quot;, sse3&quot; : &quot;&quot;),
                 (supports_ssse3()? &quot;, ssse3&quot;: &quot;&quot;),
                 (supports_sse4_1() ? &quot;, sse4.1&quot; : &quot;&quot;),
                 (supports_sse4_2() ? &quot;, sse4.2&quot; : &quot;&quot;),
<span class="line-added">+ </span>
                 (supports_popcnt() ? &quot;, popcnt&quot; : &quot;&quot;),
<span class="line-added">+                (supports_vzeroupper() ? &quot;, vzeroupper&quot; : &quot;&quot;),</span>
                 (supports_avx()    ? &quot;, avx&quot; : &quot;&quot;),
                 (supports_avx2()   ? &quot;, avx2&quot; : &quot;&quot;),
                 (supports_aes()    ? &quot;, aes&quot; : &quot;&quot;),
                 (supports_clmul()  ? &quot;, clmul&quot; : &quot;&quot;),
                 (supports_erms()   ? &quot;, erms&quot; : &quot;&quot;),
                 (supports_rtm()    ? &quot;, rtm&quot; : &quot;&quot;),
                 (supports_mmx_ext() ? &quot;, mmxext&quot; : &quot;&quot;),
                 (supports_3dnow_prefetch() ? &quot;, 3dnowpref&quot; : &quot;&quot;),
<span class="line-added">+ </span>
                 (supports_lzcnt()   ? &quot;, lzcnt&quot;: &quot;&quot;),
                 (supports_sse4a()   ? &quot;, sse4a&quot;: &quot;&quot;),
                 (supports_ht() ? &quot;, ht&quot;: &quot;&quot;),
                 (supports_tsc() ? &quot;, tsc&quot;: &quot;&quot;),
                 (supports_tscinv_bit() ? &quot;, tscinvbit&quot;: &quot;&quot;),
                 (supports_tscinv() ? &quot;, tscinv&quot;: &quot;&quot;),
                 (supports_bmi1() ? &quot;, bmi1&quot; : &quot;&quot;),
                 (supports_bmi2() ? &quot;, bmi2&quot; : &quot;&quot;),
                 (supports_adx() ? &quot;, adx&quot; : &quot;&quot;),
<span class="line-modified">!                (supports_evex() ? &quot;, avx512f&quot; : &quot;&quot;),</span>
<span class="line-added">+ </span>
<span class="line-added">+                (supports_avx512dq() ? &quot;, avx512dq&quot; : &quot;&quot;),</span>
<span class="line-added">+                (supports_avx512pf() ? &quot;, avx512pf&quot; : &quot;&quot;),</span>
<span class="line-added">+                (supports_avx512er() ? &quot;, avx512er&quot; : &quot;&quot;),</span>
<span class="line-added">+                (supports_avx512cd() ? &quot;, avx512cd&quot; : &quot;&quot;),</span>
<span class="line-added">+                (supports_avx512bw() ? &quot;, avx512bw&quot; : &quot;&quot;),</span>
<span class="line-added">+                (supports_avx512vl() ? &quot;, avx512vl&quot; : &quot;&quot;),</span>
<span class="line-added">+                (supports_avx512_vpopcntdq() ? &quot;, avx512_vpopcntdq&quot; : &quot;&quot;),</span>
<span class="line-added">+                (supports_avx512_vpclmulqdq() ? &quot;, avx512_vpclmulqdq&quot; : &quot;&quot;),</span>
<span class="line-added">+                (supports_avx512_vbmi2() ? &quot;, avx512_vbmi2&quot; : &quot;&quot;),</span>
<span class="line-added">+                (supports_avx512_vaes() ? &quot;, avx512_vaes&quot; : &quot;&quot;),</span>
<span class="line-added">+ </span>
<span class="line-added">+                (supports_avx512_vnni() ? &quot;, avx512_vnni&quot; : &quot;&quot;),</span>
                 (supports_sha() ? &quot;, sha&quot; : &quot;&quot;),
                 (supports_fma() ? &quot;, fma&quot; : &quot;&quot;),
<span class="line-modified">!                (supports_clflush() ? &quot;, clflush&quot; : &quot;&quot;),</span>
<span class="line-modified">!                (supports_clflushopt() ? &quot;, clflushopt&quot; : &quot;&quot;),</span>
<span class="line-modified">!                (supports_clwb() ? &quot;, clwb&quot; : &quot;&quot;));</span>
<span class="line-added">+ </span>
<span class="line-added">+   assert(res &gt; 0, &quot;not enough temporary space allocated&quot;); // increase &#39;buf&#39; size</span>
<span class="line-added">+ </span>
    _features_string = os::strdup(buf);
  
    // UseSSE is set to the smaller of what hardware supports and what
    // the command line requires.  I.e., you cannot set UseSSE to 2 on
    // older Pentiums which do not support it.
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1695,10 ***</span>
<span class="line-new-header">--- 1729,74 ---</span>
    }
  #endif
    return UseBiasedLocking;
  }
  
<span class="line-added">+ bool VM_Version::compute_has_intel_jcc_erratum() {</span>
<span class="line-added">+   if (!is_intel_family_core()) {</span>
<span class="line-added">+     // Only Intel CPUs are affected.</span>
<span class="line-added">+     return false;</span>
<span class="line-added">+   }</span>
<span class="line-added">+   // The following table of affected CPUs is based on the following document released by Intel:</span>
<span class="line-added">+   // https://www.intel.com/content/dam/support/us/en/documents/processors/mitigations-jump-conditional-code-erratum.pdf</span>
<span class="line-added">+   switch (_model) {</span>
<span class="line-added">+   case 0x8E:</span>
<span class="line-added">+     // 06_8EH | 9 | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Amber Lake Y</span>
<span class="line-added">+     // 06_8EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake U</span>
<span class="line-added">+     // 06_8EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake U 23e</span>
<span class="line-added">+     // 06_8EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake Y</span>
<span class="line-added">+     // 06_8EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake U43e</span>
<span class="line-added">+     // 06_8EH | B | 8th Generation Intel® Core™ Processors based on microarchitecture code name Whiskey Lake U</span>
<span class="line-added">+     // 06_8EH | C | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Amber Lake Y</span>
<span class="line-added">+     // 06_8EH | C | 10th Generation Intel® Core™ Processor Family based on microarchitecture code name Comet Lake U42</span>
<span class="line-added">+     // 06_8EH | C | 8th Generation Intel® Core™ Processors based on microarchitecture code name Whiskey Lake U</span>
<span class="line-added">+     return _stepping == 0x9 || _stepping == 0xA || _stepping == 0xB || _stepping == 0xC;</span>
<span class="line-added">+   case 0x4E:</span>
<span class="line-added">+     // 06_4E  | 3 | 6th Generation Intel® Core™ Processors based on microarchitecture code name Skylake U</span>
<span class="line-added">+     // 06_4E  | 3 | 6th Generation Intel® Core™ Processor Family based on microarchitecture code name Skylake U23e</span>
<span class="line-added">+     // 06_4E  | 3 | 6th Generation Intel® Core™ Processors based on microarchitecture code name Skylake Y</span>
<span class="line-added">+     return _stepping == 0x3;</span>
<span class="line-added">+   case 0x55:</span>
<span class="line-added">+     // 06_55H | 4 | Intel® Xeon® Processor D Family based on microarchitecture code name Skylake D, Bakerville</span>
<span class="line-added">+     // 06_55H | 4 | Intel® Xeon® Scalable Processors based on microarchitecture code name Skylake Server</span>
<span class="line-added">+     // 06_55H | 4 | Intel® Xeon® Processor W Family based on microarchitecture code name Skylake W</span>
<span class="line-added">+     // 06_55H | 4 | Intel® Core™ X-series Processors based on microarchitecture code name Skylake X</span>
<span class="line-added">+     // 06_55H | 4 | Intel® Xeon® Processor E3 v5 Family based on microarchitecture code name Skylake Xeon E3</span>
<span class="line-added">+     // 06_55  | 7 | 2nd Generation Intel® Xeon® Scalable Processors based on microarchitecture code name Cascade Lake (server)</span>
<span class="line-added">+     return _stepping == 0x4 || _stepping == 0x7;</span>
<span class="line-added">+   case 0x5E:</span>
<span class="line-added">+     // 06_5E  | 3 | 6th Generation Intel® Core™ Processor Family based on microarchitecture code name Skylake H</span>
<span class="line-added">+     // 06_5E  | 3 | 6th Generation Intel® Core™ Processor Family based on microarchitecture code name Skylake S</span>
<span class="line-added">+     return _stepping == 0x3;</span>
<span class="line-added">+   case 0x9E:</span>
<span class="line-added">+     // 06_9EH | 9 | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake G</span>
<span class="line-added">+     // 06_9EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake H</span>
<span class="line-added">+     // 06_9EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake S</span>
<span class="line-added">+     // 06_9EH | 9 | Intel® Core™ X-series Processors based on microarchitecture code name Kaby Lake X</span>
<span class="line-added">+     // 06_9EH | 9 | Intel® Xeon® Processor E3 v6 Family Kaby Lake Xeon E3</span>
<span class="line-added">+     // 06_9EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake H</span>
<span class="line-added">+     // 06_9EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S</span>
<span class="line-added">+     // 06_9EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S (6+2) x/KBP</span>
<span class="line-added">+     // 06_9EH | A | Intel® Xeon® Processor E Family based on microarchitecture code name Coffee Lake S (6+2)</span>
<span class="line-added">+     // 06_9EH | A | Intel® Xeon® Processor E Family based on microarchitecture code name Coffee Lake S (4+2)</span>
<span class="line-added">+     // 06_9EH | B | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S (4+2)</span>
<span class="line-added">+     // 06_9EH | B | Intel® Celeron® Processor G Series based on microarchitecture code name Coffee Lake S (4+2)</span>
<span class="line-added">+     // 06_9EH | D | 9th Generation Intel® Core™ Processor Family based on microarchitecturecode name Coffee Lake H (8+2)</span>
<span class="line-added">+     // 06_9EH | D | 9th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S (8+2)</span>
<span class="line-added">+     return _stepping == 0x9 || _stepping == 0xA || _stepping == 0xB || _stepping == 0xD;</span>
<span class="line-added">+   case 0xA6:</span>
<span class="line-added">+     // 06_A6H | 0  | 10th Generation Intel® Core™ Processor Family based on microarchitecture code name Comet Lake U62</span>
<span class="line-added">+     return _stepping == 0x0;</span>
<span class="line-added">+   case 0xAE:</span>
<span class="line-added">+     // 06_AEH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake Refresh U (4+2)</span>
<span class="line-added">+     return _stepping == 0xA;</span>
<span class="line-added">+   default:</span>
<span class="line-added">+     // If we are running on another intel machine not recognized in the table, we are okay.</span>
<span class="line-added">+     return false;</span>
<span class="line-added">+   }</span>
<span class="line-added">+ }</span>
<span class="line-added">+ </span>
  // On Xen, the cpuid instruction returns
  //  eax / registers[0]: Version of Xen
  //  ebx / registers[1]: chars &#39;XenV&#39;
  //  ecx / registers[2]: chars &#39;MMXe&#39;
  //  edx / registers[3]: chars &#39;nVMM&#39;
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1759,9 ***</span>
<span class="line-new-header">--- 1857,12 ---</span>
    VM_Version_StubGenerator g(&amp;c);
    get_cpu_info_stub = CAST_TO_FN_PTR(get_cpu_info_stub_t,
                                       g.generate_get_cpu_info());
  
    get_processor_features();
<span class="line-added">+ </span>
<span class="line-added">+   LP64_ONLY(Assembler::precompute_instructions();)</span>
<span class="line-added">+ </span>
    if (cpu_family() &gt; 4) { // it supports CPUID
      check_virtualizations();
    }
  }
</pre>
<center><a href="templateTable_x86.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="vm_version_x86.hpp.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>