$date
	Sat Dec 22 16:11:01 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! C_BE [3:0] $end
$var wire 32 " d [31:0] $end
$var wire 1 # req $end
$var wire 1 $ irdy $end
$var wire 1 % frame $end
$var reg 32 & AD [31:0] $end
$var reg 4 ' BE [3:0] $end
$var reg 2 ( address [1:0] $end
$var reg 1 ) clk $end
$var reg 1 * devsel $end
$var reg 1 + force_req $end
$var reg 1 , gnt $end
$var reg 1 - rd_wr $end
$var reg 1 . trdy $end
$scope module device $end
$var wire 32 / AD [31:0] $end
$var wire 4 0 BE [3:0] $end
$var wire 4 1 C_BE [3:0] $end
$var wire 1 ) clk $end
$var wire 2 2 devaddress [1:0] $end
$var wire 1 * devsel $end
$var wire 1 + force_req $end
$var wire 1 , gnt $end
$var wire 1 - rd_wr $end
$var wire 1 . trdy $end
$var wire 1 3 wframe $end
$var wire 3 4 state [2:0] $end
$var wire 1 # req $end
$var wire 1 $ irdy $end
$var reg 1 5 bus_is_mine $end
$var reg 2 6 counter [1:0] $end
$var reg 1 % frame $end
$var reg 3 7 mp [2:0] $end
$scope module sm $end
$var wire 1 ) clk $end
$var wire 1 * devsel $end
$var wire 1 3 frame $end
$var wire 1 $ irdy $end
$var wire 1 . trdy $end
$var reg 3 8 next_state [2:0] $end
$var reg 3 9 state [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 9
b0 8
bx 7
bx 6
x5
b0 4
x3
bx 2
bz 1
bx 0
bz /
1.
x-
1,
0+
1*
0)
bx (
bx '
bz &
z%
z$
x#
bz "
bz !
$end
#1
b0 7
1)
#2
x%
0)
#3
1)
#4
z3
05
b0 6
1#
0)
b1 (
b1 2
1+
#5
b1 6
1)
#6
z%
0)
#7
b10 6
1)
#8
0)
#9
b11 6
1)
#10
0#
0)
bz (
bz 2
0+
#11
1)
#12
1#
b1 8
03
15
0)
0,
#13
1)
#14
b10 8
b1 "
b1 /
0%
b1 4
b1 9
0)
1,
#15
1)
#16
0$
bz "
bz /
b10 4
b10 9
0)
#17
1)
#18
b11 4
b11 9
b11 8
0)
b10101010101010101010101010101010 "
b10101010101010101010101010101010 /
b10101010101010101010101010101010 &
0*
0.
#19
b10 6
1)
#20
b1 7
0)
b10111011101110111011101110111011 "
b10111011101110111011101110111011 /
b10111011101110111011101110111011 &
#21
b100 8
13
b1 6
1)
#22
b0 8
1$
b10 7
1%
b100 4
b100 9
0)
#23
b0 6
1)
#24
z$
z3
b0 4
b0 9
05
b11 7
0)
#25
b0 7
1)
#26
z%
0)
#27
1)
#28
0)
#29
1)
#30
0)
