

================================================================
== Vitis HLS Report for 'fft32_Pipeline_input_loop'
================================================================
* Date:           Tue Jun 24 23:09:43 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol
* Solution:       no_opt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.799 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- input_loop  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %in_stream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i" [FFT32_sol.cpp:74]   --->   Operation 9 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%icmp_ln74 = icmp_eq  i6 %i_2, i6 32" [FFT32_sol.cpp:74]   --->   Operation 11 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.82ns)   --->   "%add_ln74 = add i6 %i_2, i6 1" [FFT32_sol.cpp:74]   --->   Operation 12 'add' 'add_ln74' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.inc.split, void %arrayctor.loop8.preheader.exitStub" [FFT32_sol.cpp:74]   --->   Operation 13 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln74 = store i6 %add_ln74, i6 %i" [FFT32_sol.cpp:74]   --->   Operation 14 'store' 'store_ln74' <Predicate = (!icmp_ln74)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.79>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i_2" [FFT32_sol.cpp:74]   --->   Operation 15 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT32_sol.cpp:74]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [FFT32_sol.cpp:74]   --->   Operation 17 'specloopname' 'specloopname_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.47ns)   --->   "%in_stream_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_sol.cpp:76]   --->   Operation 18 'read' 'in_stream_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i33 %in_stream_read" [FFT32_sol.cpp:76]   --->   Operation 19 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln76_2 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read, i32 16, i32 31" [FFT32_sol.cpp:76]   --->   Operation 20 'partselect' 'trunc_ln76_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%data_real_addr = getelementptr i16 %data_real, i64 0, i64 %i_cast" [FFT32_sol.cpp:77]   --->   Operation 21 'getelementptr' 'data_real_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%data_imag_addr = getelementptr i16 %data_imag, i64 0, i64 %i_cast" [FFT32_sol.cpp:77]   --->   Operation 22 'getelementptr' 'data_imag_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.32ns)   --->   "%store_ln77 = store i16 %trunc_ln76, i5 %data_real_addr" [FFT32_sol.cpp:77]   --->   Operation 23 'store' 'store_ln77' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 24 [1/1] (2.32ns)   --->   "%store_ln77 = store i16 %trunc_ln76_2, i5 %data_imag_addr" [FFT32_sol.cpp:77]   --->   Operation 24 'store' 'store_ln77' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.inc" [FFT32_sol.cpp:74]   --->   Operation 25 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.413ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', FFT32_sol.cpp:74) on local variable 'i' [9]  (0.000 ns)
	'add' operation ('add_ln74', FFT32_sol.cpp:74) [12]  (1.825 ns)
	'store' operation ('store_ln74', FFT32_sol.cpp:74) of variable 'add_ln74', FFT32_sol.cpp:74 on local variable 'i' [25]  (1.588 ns)

 <State 2>: 5.799ns
The critical path consists of the following:
	fifo read operation ('in_stream_read', FFT32_sol.cpp:76) on port 'in_stream' (FFT32_sol.cpp:76) [18]  (3.477 ns)
	'store' operation ('store_ln77', FFT32_sol.cpp:77) of variable 'trunc_ln76', FFT32_sol.cpp:76 on array 'data_real' [23]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
