{"Source Block": ["oh/elink/hdl/etx.v@64:74@HdlIdDef", "   wire\t\t\ttx_lclk_io;\t\t// From etx_clocks of etx_clocks.v\n   // End of automatics\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\ttx_access;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_burst;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_io_wait;\t\t// From etx_io of etx_io.v\n   wire [PW-1:0]\ttx_packet;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_wr_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttxrd_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxrd_fifo_packet;\t// From etx_fifo of etx_fifo.v\n"], "Clone Blocks": [["oh/elink/hdl/etx.v@62:72", "   wire\t\t\ttx_lclk;\t\t// From etx_clocks of etx_clocks.v\n   wire\t\t\ttx_lclk90;\t\t// From etx_clocks of etx_clocks.v\n   wire\t\t\ttx_lclk_io;\t\t// From etx_clocks of etx_clocks.v\n   // End of automatics\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\ttx_access;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_burst;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_io_wait;\t\t// From etx_io of etx_io.v\n   wire [PW-1:0]\ttx_packet;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_wr_wait;\t\t// From etx_io of etx_io.v\n"], ["oh/elink/hdl/etx.v@65:75", "   // End of automatics\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\ttx_access;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_burst;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_io_wait;\t\t// From etx_io of etx_io.v\n   wire [PW-1:0]\ttx_packet;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_wr_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttxrd_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxrd_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxrd_fifo_wait;\t\t// From etx_core of etx_core.v\n"], ["oh/elink/hdl/etx.v@67:77", "   wire\t\t\ttx_access;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_burst;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_io_wait;\t\t// From etx_io of etx_io.v\n   wire [PW-1:0]\ttx_packet;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_wr_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttxrd_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxrd_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxrd_fifo_wait;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttxrr_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxrr_fifo_packet;\t// From etx_fifo of etx_fifo.v\n"], ["oh/elink/hdl/etx.v@66:76", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\ttx_access;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_burst;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_io_wait;\t\t// From etx_io of etx_io.v\n   wire [PW-1:0]\ttx_packet;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_wr_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttxrd_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxrd_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxrd_fifo_wait;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttxrr_fifo_access;\t// From etx_fifo of etx_fifo.v\n"], ["oh/elink/hdl/etx.v@68:78", "   wire\t\t\ttx_burst;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_io_wait;\t\t// From etx_io of etx_io.v\n   wire [PW-1:0]\ttx_packet;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_wr_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttxrd_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxrd_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxrd_fifo_wait;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttxrr_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxrr_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxrr_fifo_wait;\t\t// From etx_core of etx_core.v\n"], ["oh/elink/hdl/etx.v@63:73", "   wire\t\t\ttx_lclk90;\t\t// From etx_clocks of etx_clocks.v\n   wire\t\t\ttx_lclk_io;\t\t// From etx_clocks of etx_clocks.v\n   // End of automatics\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\ttx_access;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_burst;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_io_wait;\t\t// From etx_io of etx_io.v\n   wire [PW-1:0]\ttx_packet;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttx_rd_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttx_wr_wait;\t\t// From etx_io of etx_io.v\n   wire\t\t\ttxrd_fifo_access;\t// From etx_fifo of etx_fifo.v\n"], ["oh/elink/hdl/axi_elink.v@206:216", "   wire\t\t\ttxrd_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxrd_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxrd_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxrr_access;\t\t// From emaxi of emaxi.v\n   wire [PW-1:0]\ttxrr_packet;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttxrr_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxwr_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxwr_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxwr_wait;\t\t// From elink of elink.v\n   // End of automatics\n\n"]], "Diff Content": {"Delete": [[69, "   wire\t\t\ttx_io_wait;\t\t// From etx_io of etx_io.v\n"]], "Add": []}}