

================================================================
== Vivado HLS Report for 'transpose_last_two_d'
================================================================
* Date:           Mon Nov 25 00:15:48 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.356 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26| 0.260 us | 0.260 us |   26|   26|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                            Loop Name                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TRANSPOSE_LAST_TWO_DIMS_LOOP_1_TRANSPOSE_LAST_TWO_DIMS_LOOP_2  |       24|       24|         3|          2|          1|    12|    yes   |
        +-----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:246]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.35>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln246, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end ]" [./layer.h:246]   --->   Operation 7 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %select_ln249_1, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end ]" [./layer.h:249]   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %0 ], [ %j, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end ]"   --->   Operation 9 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.30ns)   --->   "%icmp_ln246 = icmp eq i4 %indvar_flatten, -4" [./layer.h:246]   --->   Operation 10 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.73ns)   --->   "%add_ln246 = add i4 %indvar_flatten, 1" [./layer.h:246]   --->   Operation 11 'add' 'add_ln246' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %2, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_begin" [./layer.h:246]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./layer.h:246]   --->   Operation 13 'add' 'i' <Predicate = (!icmp_ln246)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.95ns)   --->   "%icmp_ln247 = icmp eq i2 %j_0, -1" [./layer.h:247]   --->   Operation 14 'icmp' 'icmp_ln247' <Predicate = (!icmp_ln246)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.99ns)   --->   "%select_ln249 = select i1 %icmp_ln247, i2 0, i2 %j_0" [./layer.h:249]   --->   Operation 15 'select' 'select_ln249' <Predicate = (!icmp_ln246)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.98ns)   --->   "%select_ln249_1 = select i1 %icmp_ln247, i3 %i, i3 %i_0" [./layer.h:249]   --->   Operation 16 'select' 'select_ln249_1' <Predicate = (!icmp_ln246)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i3 %select_ln249_1 to i5" [./layer.h:249]   --->   Operation 17 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln249_1, i2 0)" [./layer.h:249]   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i5 %tmp, %zext_ln203_1" [./layer.h:249]   --->   Operation 19 'sub' 'sub_ln203' <Predicate = (!icmp_ln246)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i2 %select_ln249 to i5" [./layer.h:249]   --->   Operation 20 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i5 %zext_ln203_2, %sub_ln203" [./layer.h:249]   --->   Operation 21 'add' 'add_ln203' <Predicate = (!icmp_ln246)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i5 %add_ln203 to i64" [./layer.h:249]   --->   Operation 22 'sext' 'sext_ln203' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [12 x i32]* %input_0_V, i64 0, i64 %sext_ln203" [./layer.h:249]   --->   Operation 23 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%input_1_V_addr = getelementptr [12 x i32]* %input_1_V, i64 0, i64 %sext_ln203" [./layer.h:249]   --->   Operation 24 'getelementptr' 'input_1_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%input_2_V_addr = getelementptr [12 x i32]* %input_2_V, i64 0, i64 %sext_ln203" [./layer.h:249]   --->   Operation 25 'getelementptr' 'input_2_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%input_3_V_addr = getelementptr [12 x i32]* %input_3_V, i64 0, i64 %sext_ln203" [./layer.h:249]   --->   Operation 26 'getelementptr' 'input_3_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%input_0_V_load = load i32* %input_0_V_addr, align 4" [./layer.h:249]   --->   Operation 27 'load' 'input_0_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%input_1_V_load = load i32* %input_1_V_addr, align 4" [./layer.h:249]   --->   Operation 28 'load' 'input_1_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%input_2_V_load = load i32* %input_2_V_addr, align 4" [./layer.h:249]   --->   Operation 29 'load' 'input_2_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%input_3_V_load = load i32* %input_3_V_addr, align 4" [./layer.h:249]   --->   Operation 30 'load' 'input_3_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %tmp to i64" [./layer.h:249]   --->   Operation 31 'zext' 'zext_ln203' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [16 x i32]* %output_0_V, i64 0, i64 %zext_ln203" [./layer.h:249]   --->   Operation 32 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln203 = or i5 %tmp, 1" [./layer.h:249]   --->   Operation 33 'or' 'or_ln203' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln203)" [./layer.h:249]   --->   Operation 34 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%output_0_V_addr_1 = getelementptr [16 x i32]* %output_0_V, i64 0, i64 %tmp_3" [./layer.h:249]   --->   Operation 35 'getelementptr' 'output_0_V_addr_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%output_1_V_addr = getelementptr [16 x i32]* %output_1_V, i64 0, i64 %zext_ln203" [./layer.h:249]   --->   Operation 36 'getelementptr' 'output_1_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%output_1_V_addr_1 = getelementptr [16 x i32]* %output_1_V, i64 0, i64 %tmp_3" [./layer.h:249]   --->   Operation 37 'getelementptr' 'output_1_V_addr_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%output_2_V_addr = getelementptr [16 x i32]* %output_2_V, i64 0, i64 %zext_ln203" [./layer.h:249]   --->   Operation 38 'getelementptr' 'output_2_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%output_2_V_addr_1 = getelementptr [16 x i32]* %output_2_V, i64 0, i64 %tmp_3" [./layer.h:249]   --->   Operation 39 'getelementptr' 'output_2_V_addr_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (2.32ns)   --->   "%input_0_V_load = load i32* %input_0_V_addr, align 4" [./layer.h:249]   --->   Operation 40 'load' 'input_0_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 41 [1/2] (2.32ns)   --->   "%input_1_V_load = load i32* %input_1_V_addr, align 4" [./layer.h:249]   --->   Operation 41 'load' 'input_1_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 42 [1/2] (2.32ns)   --->   "%input_2_V_load = load i32* %input_2_V_addr, align 4" [./layer.h:249]   --->   Operation 42 'load' 'input_2_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 43 [1/2] (2.32ns)   --->   "%input_3_V_load = load i32* %input_3_V_addr, align 4" [./layer.h:249]   --->   Operation 43 'load' 'input_3_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 44 [1/1] (1.13ns)   --->   "switch i2 %select_ln249, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]" [./layer.h:249]   --->   Operation 44 'switch' <Predicate = (!icmp_ln246)> <Delay = 1.13>
ST_3 : Operation 45 [1/1] (2.32ns)   --->   "store i32 %input_0_V_load, i32* %output_1_V_addr, align 4" [./layer.h:249]   --->   Operation 45 'store' <Predicate = (!icmp_ln246 & select_ln249 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 46 [1/1] (2.32ns)   --->   "store i32 %input_1_V_load, i32* %output_1_V_addr_1, align 4" [./layer.h:249]   --->   Operation 46 'store' <Predicate = (!icmp_ln246 & select_ln249 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 47 [1/1] (2.32ns)   --->   "store i32 %input_0_V_load, i32* %output_0_V_addr, align 4" [./layer.h:249]   --->   Operation 47 'store' <Predicate = (!icmp_ln246 & select_ln249 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/1] (2.32ns)   --->   "store i32 %input_1_V_load, i32* %output_0_V_addr_1, align 4" [./layer.h:249]   --->   Operation 48 'store' <Predicate = (!icmp_ln246 & select_ln249 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 49 [1/1] (2.32ns)   --->   "store i32 %input_0_V_load, i32* %output_2_V_addr, align 4" [./layer.h:249]   --->   Operation 49 'store' <Predicate = (!icmp_ln246 & select_ln249 != 0 & select_ln249 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 50 [1/1] (2.32ns)   --->   "store i32 %input_1_V_load, i32* %output_2_V_addr_1, align 4" [./layer.h:249]   --->   Operation 50 'store' <Predicate = (!icmp_ln246 & select_ln249 != 0 & select_ln249 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 51 [1/1] (1.56ns)   --->   "%j = add i2 %select_ln249, 1" [./layer.h:247]   --->   Operation 51 'add' 'j' <Predicate = (!icmp_ln246)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([62 x i8]* @TRANSPOSE_LAST_TWO_D)"   --->   Operation 52 'specloopname' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 53 'speclooptripcount' 'empty_24' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln203_1 = or i5 %tmp, 2" [./layer.h:249]   --->   Operation 54 'or' 'or_ln203_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln203_1)" [./layer.h:249]   --->   Operation 55 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%output_0_V_addr_2 = getelementptr [16 x i32]* %output_0_V, i64 0, i64 %tmp_4" [./layer.h:249]   --->   Operation 56 'getelementptr' 'output_0_V_addr_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln203_2 = or i5 %tmp, 3" [./layer.h:249]   --->   Operation 57 'or' 'or_ln203_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln203_2)" [./layer.h:249]   --->   Operation 58 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%output_0_V_addr_3 = getelementptr [16 x i32]* %output_0_V, i64 0, i64 %tmp_5" [./layer.h:249]   --->   Operation 59 'getelementptr' 'output_0_V_addr_3' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%output_1_V_addr_2 = getelementptr [16 x i32]* %output_1_V, i64 0, i64 %tmp_4" [./layer.h:249]   --->   Operation 60 'getelementptr' 'output_1_V_addr_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%output_1_V_addr_3 = getelementptr [16 x i32]* %output_1_V, i64 0, i64 %tmp_5" [./layer.h:249]   --->   Operation 61 'getelementptr' 'output_1_V_addr_3' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%output_2_V_addr_2 = getelementptr [16 x i32]* %output_2_V, i64 0, i64 %tmp_4" [./layer.h:249]   --->   Operation 62 'getelementptr' 'output_2_V_addr_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%output_2_V_addr_3 = getelementptr [16 x i32]* %output_2_V, i64 0, i64 %tmp_5" [./layer.h:249]   --->   Operation 63 'getelementptr' 'output_2_V_addr_3' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str42) nounwind" [./layer.h:248]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([31 x i8]* @p_str42)" [./layer.h:248]   --->   Operation 65 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind" [./layer.h:248]   --->   Operation 66 'specpipeline' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.32ns)   --->   "store i32 %input_2_V_load, i32* %output_1_V_addr_2, align 4" [./layer.h:249]   --->   Operation 67 'store' <Predicate = (select_ln249 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 68 [1/1] (2.32ns)   --->   "store i32 %input_3_V_load, i32* %output_1_V_addr_3, align 4" [./layer.h:249]   --->   Operation 68 'store' <Predicate = (select_ln249 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end"   --->   Operation 69 'br' <Predicate = (select_ln249 == 1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.32ns)   --->   "store i32 %input_2_V_load, i32* %output_0_V_addr_2, align 4" [./layer.h:249]   --->   Operation 70 'store' <Predicate = (select_ln249 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 71 [1/1] (2.32ns)   --->   "store i32 %input_3_V_load, i32* %output_0_V_addr_3, align 4" [./layer.h:249]   --->   Operation 71 'store' <Predicate = (select_ln249 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end"   --->   Operation 72 'br' <Predicate = (select_ln249 == 0)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.32ns)   --->   "store i32 %input_2_V_load, i32* %output_2_V_addr_2, align 4" [./layer.h:249]   --->   Operation 73 'store' <Predicate = (select_ln249 != 0 & select_ln249 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 74 [1/1] (2.32ns)   --->   "store i32 %input_3_V_load, i32* %output_2_V_addr_3, align 4" [./layer.h:249]   --->   Operation 74 'store' <Predicate = (select_ln249 != 0 & select_ln249 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end"   --->   Operation 75 'br' <Predicate = (select_ln249 != 0 & select_ln249 != 1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([31 x i8]* @p_str42, i32 %tmp_1)" [./layer.h:249]   --->   Operation 76 'specregionend' 'empty' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 77 'br' <Predicate = (!icmp_ln246)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [./layer.h:250]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ./layer.h:246) with incoming values : ('add_ln246', ./layer.h:246) [10]  (1.77 ns)

 <State 2>: 8.36ns
The critical path consists of the following:
	'phi' operation ('i_0', ./layer.h:249) with incoming values : ('select_ln249_1', ./layer.h:249) [11]  (0 ns)
	'add' operation ('i', ./layer.h:246) [17]  (1.65 ns)
	'select' operation ('select_ln249_1', ./layer.h:249) [22]  (0.98 ns)
	'sub' operation ('sub_ln203', ./layer.h:249) [26]  (0 ns)
	'add' operation ('add_ln203', ./layer.h:249) [49]  (3.4 ns)
	'getelementptr' operation ('input_0_V_addr', ./layer.h:249) [51]  (0 ns)
	'load' operation ('input_0_V_load', ./layer.h:249) on array 'input_0_V' [55]  (2.32 ns)

 <State 3>: 4.64ns
The critical path consists of the following:
	'load' operation ('input_0_V_load', ./layer.h:249) on array 'input_0_V' [55]  (2.32 ns)
	'store' operation ('store_ln249', ./layer.h:249) of variable 'input_0_V_load', ./layer.h:249 on array 'output_2_V' [73]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'or' operation ('or_ln203_1', ./layer.h:249) [31]  (0 ns)
	'getelementptr' operation ('output_0_V_addr_2', ./layer.h:249) [33]  (0 ns)
	'store' operation ('store_ln249', ./layer.h:249) of variable 'input_2_V_load', ./layer.h:249 on array 'output_0_V' [69]  (2.32 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
