

================================================================
== Vitis HLS Report for 'pdouble'
================================================================
* Date:           Wed Jul 27 12:00:03 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_msm_32w_13bit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.814 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       22|       22|  88.000 ns|  88.000 ns|    1|    1|  yes(frp)|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_z_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_z" [src/field.cpp:45]   --->   Operation 24 'read' 'p_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_y_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_y" [src/field.cpp:45]   --->   Operation 25 'read' 'p_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_x_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_x" [src/field.cpp:45]   --->   Operation 26 'read' 'p_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1345_1 = zext i13 %p_y_read"   --->   Operation 27 'zext' 'zext_ln1345_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_1 = mul i26 %zext_ln1345_1, i26 %zext_ln1345_1"   --->   Operation 28 'mul' 'ret_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1345_6 = zext i13 %p_z_read"   --->   Operation 29 'zext' 'zext_ln1345_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_14 = mul i26 %zext_ln1345_6, i26 %zext_ln1345_1"   --->   Operation 30 'mul' 'ret_14' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 31 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_1 = mul i26 %zext_ln1345_1, i26 %zext_ln1345_1"   --->   Operation 31 'mul' 'ret_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_14 = mul i26 %zext_ln1345_6, i26 %zext_ln1345_1"   --->   Operation 32 'mul' 'ret_14' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1345 = zext i13 %p_x_read"   --->   Operation 33 'zext' 'zext_ln1345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i26 %zext_ln1345, i26 %zext_ln1345"   --->   Operation 34 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_1 = mul i26 %zext_ln1345_1, i26 %zext_ln1345_1"   --->   Operation 35 'mul' 'ret_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_14 = mul i26 %zext_ln1345_6, i26 %zext_ln1345_1"   --->   Operation 36 'mul' 'ret_14' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 37 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i26 %zext_ln1345, i26 %zext_ln1345"   --->   Operation 37 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 38 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_1 = mul i26 %zext_ln1345_1, i26 %zext_ln1345_1"   --->   Operation 38 'mul' 'ret_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1497_3 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_1, i32 13, i32 25"   --->   Operation 39 'partselect' 'trunc_ln1497_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1497_4 = zext i13 %trunc_ln1497_3"   --->   Operation 40 'zext' 'zext_ln1497_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1497_4 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_1, i32 17, i32 25"   --->   Operation 41 'partselect' 'trunc_ln1497_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1497_5 = zext i9 %trunc_ln1497_4"   --->   Operation 42 'zext' 'zext_ln1497_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1497_5 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_1, i32 21, i32 25"   --->   Operation 43 'partselect' 'trunc_ln1497_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1497_6 = zext i5 %trunc_ln1497_5"   --->   Operation 44 'zext' 'zext_ln1497_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.71ns)   --->   "%add_ln208_2 = add i10 %zext_ln1497_5, i10 %zext_ln1497_6"   --->   Operation 45 'add' 'add_ln208_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i10 %add_ln208_2"   --->   Operation 46 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.75ns)   --->   "%t_V = add i14 %zext_ln208_1, i14 %zext_ln1497_4"   --->   Operation 47 'add' 't_V' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1497_20 = trunc i14 %t_V"   --->   Operation 48 'trunc' 'trunc_ln1497_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_14 = mul i26 %zext_ln1345_6, i26 %zext_ln1345_1"   --->   Operation 49 'mul' 'ret_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1497_17 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_14, i32 13, i32 25"   --->   Operation 50 'partselect' 'trunc_ln1497_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1497_24 = zext i13 %trunc_ln1497_17"   --->   Operation 51 'zext' 'zext_ln1497_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1497_18 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_14, i32 17, i32 25"   --->   Operation 52 'partselect' 'trunc_ln1497_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1497_25 = zext i9 %trunc_ln1497_18"   --->   Operation 53 'zext' 'zext_ln1497_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1497_19 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_14, i32 21, i32 25"   --->   Operation 54 'partselect' 'trunc_ln1497_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1497_26 = zext i5 %trunc_ln1497_19"   --->   Operation 55 'zext' 'zext_ln1497_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.71ns)   --->   "%add_ln208_12 = add i10 %zext_ln1497_25, i10 %zext_ln1497_26"   --->   Operation 56 'add' 'add_ln208_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln208_6 = zext i10 %add_ln208_12"   --->   Operation 57 'zext' 'zext_ln208_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.75ns)   --->   "%t_V_5 = add i14 %zext_ln208_6, i14 %zext_ln1497_24"   --->   Operation 58 'add' 't_V_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln1497_25 = trunc i14 %t_V_5"   --->   Operation 59 'trunc' 'trunc_ln1497_25' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.74>
ST_5 : Operation 60 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i26 %zext_ln1345, i26 %zext_ln1345"   --->   Operation 60 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i14 %t_V" [src/field.cpp:21]   --->   Operation 61 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%r_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_20, i13 0"   --->   Operation 62 'bitconcatenate' 'r_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%r_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V, i9 0"   --->   Operation 63 'bitconcatenate' 'r_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1497_7 = zext i23 %r_3"   --->   Operation 64 'zext' 'zext_ln1497_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.84ns)   --->   "%sub_ln213_3 = sub i26 %ret_1, i26 %zext_ln21_1"   --->   Operation 65 'sub' 'sub_ln213_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_3 = add i26 %sub_ln213_3, i26 %zext_ln1497_7"   --->   Operation 66 'add' 'add_ln213_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 67 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_5 = sub i26 %add_ln213_3, i26 %r_2"   --->   Operation 67 'sub' 'y_V_5' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 68 [1/1] (0.79ns)   --->   "%icmp_ln882_3 = icmp_ugt  i26 %y_V_5, i26 7680"   --->   Operation 68 'icmp' 'icmp_ln882_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.84ns)   --->   "%y_V_6 = add i26 %y_V_5, i26 67101183"   --->   Operation 69 'add' 'y_V_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.34ns)   --->   "%y_V_7 = select i1 %icmp_ln882_3, i26 %y_V_6, i26 %y_V_5" [src/field.cpp:24]   --->   Operation 70 'select' 'y_V_7' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i14 %t_V_5" [src/field.cpp:21]   --->   Operation 71 'zext' 'zext_ln21_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%r_12 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_25, i13 0"   --->   Operation 72 'bitconcatenate' 'r_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%r_13 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_5, i9 0"   --->   Operation 73 'bitconcatenate' 'r_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1497_27 = zext i23 %r_13"   --->   Operation 74 'zext' 'zext_ln1497_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.84ns)   --->   "%sub_ln213_24 = sub i26 %ret_14, i26 %zext_ln21_6"   --->   Operation 75 'sub' 'sub_ln213_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_24 = add i26 %sub_ln213_24, i26 %zext_ln1497_27"   --->   Operation 76 'add' 'add_ln213_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 77 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_43 = sub i26 %add_ln213_24, i26 %r_12"   --->   Operation 77 'sub' 'y_V_43' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 78 [1/1] (0.79ns)   --->   "%icmp_ln882_18 = icmp_ugt  i26 %y_V_43, i26 7680"   --->   Operation 78 'icmp' 'icmp_ln882_18' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.84ns)   --->   "%y_V_44 = add i26 %y_V_43, i26 67101183"   --->   Operation 79 'add' 'y_V_44' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.34ns)   --->   "%y_V_45 = select i1 %icmp_ln882_18, i26 %y_V_44, i26 %y_V_43" [src/field.cpp:24]   --->   Operation 80 'select' 'y_V_45' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 81 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret = mul i26 %zext_ln1345, i26 %zext_ln1345"   --->   Operation 81 'mul' 'ret' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret, i32 13, i32 25"   --->   Operation 82 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i13 %trunc_ln"   --->   Operation 83 'zext' 'zext_ln1497' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1497_1 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret, i32 17, i32 25"   --->   Operation 84 'partselect' 'trunc_ln1497_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1497_1 = zext i9 %trunc_ln1497_1"   --->   Operation 85 'zext' 'zext_ln1497_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1497_2 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret, i32 21, i32 25"   --->   Operation 86 'partselect' 'trunc_ln1497_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1497_2 = zext i5 %trunc_ln1497_2"   --->   Operation 87 'zext' 'zext_ln1497_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.71ns)   --->   "%add_ln208 = add i10 %zext_ln1497_1, i10 %zext_ln1497_2"   --->   Operation 88 'add' 'add_ln208' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i10 %add_ln208"   --->   Operation 89 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.75ns)   --->   "%t = add i14 %zext_ln208, i14 %zext_ln1497"   --->   Operation 90 'add' 't' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1497 = trunc i14 %t"   --->   Operation 91 'trunc' 'trunc_ln1497' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.79ns)   --->   "%icmp_ln882_4 = icmp_ugt  i26 %y_V_7, i26 7680"   --->   Operation 92 'icmp' 'icmp_ln882_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.84ns)   --->   "%y_V_8 = add i26 %y_V_7, i26 67101183"   --->   Operation 93 'add' 'y_V_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.34ns)   --->   "%y_V_9 = select i1 %icmp_ln882_4, i26 %y_V_8, i26 %y_V_7" [src/field.cpp:25]   --->   Operation 94 'select' 'y_V_9' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.79ns)   --->   "%icmp_ln882_5 = icmp_ugt  i26 %y_V_9, i26 7680"   --->   Operation 95 'icmp' 'icmp_ln882_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln213_1 = trunc i26 %y_V_9"   --->   Operation 96 'trunc' 'trunc_ln213_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.75ns)   --->   "%add_ln26_1 = add i13 %trunc_ln213_1, i13 511" [src/field.cpp:26]   --->   Operation 97 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.32ns)   --->   "%y_V_49 = select i1 %icmp_ln882_5, i13 %add_ln26_1, i13 %trunc_ln213_1" [src/field.cpp:26]   --->   Operation 98 'select' 'y_V_49' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.79ns)   --->   "%icmp_ln882_19 = icmp_ugt  i26 %y_V_45, i26 7680"   --->   Operation 99 'icmp' 'icmp_ln882_19' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.84ns)   --->   "%y_V_46 = add i26 %y_V_45, i26 67101183"   --->   Operation 100 'add' 'y_V_46' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.34ns)   --->   "%y_V_47 = select i1 %icmp_ln882_19, i26 %y_V_46, i26 %y_V_45" [src/field.cpp:25]   --->   Operation 101 'select' 'y_V_47' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.79ns)   --->   "%icmp_ln882_20 = icmp_ugt  i26 %y_V_47, i26 7680"   --->   Operation 102 'icmp' 'icmp_ln882_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln213_6 = trunc i26 %y_V_47"   --->   Operation 103 'trunc' 'trunc_ln213_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.75ns)   --->   "%add_ln26_6 = add i13 %trunc_ln213_6, i13 511" [src/field.cpp:26]   --->   Operation 104 'add' 'add_ln26_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.32ns)   --->   "%select_ln26 = select i1 %icmp_ln882_20, i13 %add_ln26_6, i13 %trunc_ln213_6" [src/field.cpp:26]   --->   Operation 105 'select' 'select_ln26' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.74>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i14 %t" [src/field.cpp:21]   --->   Operation 106 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%r = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497, i13 0"   --->   Operation 107 'bitconcatenate' 'r' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%r_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t, i9 0"   --->   Operation 108 'bitconcatenate' 'r_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1497_3 = zext i23 %r_1"   --->   Operation 109 'zext' 'zext_ln1497_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.84ns)   --->   "%sub_ln213_1 = sub i26 %ret, i26 %zext_ln21"   --->   Operation 110 'sub' 'sub_ln213_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213 = add i26 %sub_ln213_1, i26 %zext_ln1497_3"   --->   Operation 111 'add' 'add_ln213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 112 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V = sub i26 %add_ln213, i26 %r"   --->   Operation 112 'sub' 'y_V' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 113 [1/1] (0.79ns)   --->   "%icmp_ln882 = icmp_ugt  i26 %y_V, i26 7680"   --->   Operation 113 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.84ns)   --->   "%y_V_1 = add i26 %y_V, i26 67101183"   --->   Operation 114 'add' 'y_V_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.34ns)   --->   "%y_V_2 = select i1 %icmp_ln882, i26 %y_V_1, i26 %y_V" [src/field.cpp:24]   --->   Operation 115 'select' 'y_V_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i13 %p_x_read"   --->   Operation 116 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i13 %y_V_49"   --->   Operation 117 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.75ns)   --->   "%ret_3 = add i14 %zext_ln215_1, i14 %zext_ln215"   --->   Operation 118 'add' 'ret_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.65ns)   --->   "%icmp_ln878 = icmp_ult  i14 %ret_3, i14 7681"   --->   Operation 119 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_9 = add i13 %y_V_49, i13 %p_x_read"   --->   Operation 120 'add' 'add_ln213_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 121 [1/1] (0.30ns)   --->   "%select_ln213 = select i1 %icmp_ln878, i13 0, i13 7681"   --->   Operation 121 'select' 'select_ln213' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%y_V_50 = sub i13 %add_ln213_9, i13 %select_ln213"   --->   Operation 122 'sub' 'y_V_50' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 123 [1/1] (0.79ns)   --->   "%icmp_ln882_1 = icmp_ugt  i26 %y_V_2, i26 7680"   --->   Operation 123 'icmp' 'icmp_ln882_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.84ns)   --->   "%y_V_3 = add i26 %y_V_2, i26 67101183"   --->   Operation 124 'add' 'y_V_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.34ns)   --->   "%y_V_4 = select i1 %icmp_ln882_1, i26 %y_V_3, i26 %y_V_2" [src/field.cpp:25]   --->   Operation 125 'select' 'y_V_4' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.79ns)   --->   "%icmp_ln882_2 = icmp_ugt  i26 %y_V_4, i26 7680"   --->   Operation 126 'icmp' 'icmp_ln882_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i26 %y_V_4"   --->   Operation 127 'trunc' 'trunc_ln213' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.75ns)   --->   "%add_ln26 = add i13 %trunc_ln213, i13 511" [src/field.cpp:26]   --->   Operation 128 'add' 'add_ln26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.32ns)   --->   "%y_V_51 = select i1 %icmp_ln882_2, i13 %add_ln26, i13 %trunc_ln213" [src/field.cpp:26]   --->   Operation 129 'select' 'y_V_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1345_2 = zext i13 %y_V_49"   --->   Operation 130 'zext' 'zext_ln1345_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i26 %zext_ln1345_2, i26 %zext_ln1345_2"   --->   Operation 131 'mul' 'ret_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1345_3 = zext i13 %y_V_50"   --->   Operation 132 'zext' 'zext_ln1345_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_4 = mul i26 %zext_ln1345_3, i26 %zext_ln1345_3"   --->   Operation 133 'mul' 'ret_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.81>
ST_9 : Operation 134 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i26 %zext_ln1345_2, i26 %zext_ln1345_2"   --->   Operation 134 'mul' 'ret_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 135 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_4 = mul i26 %zext_ln1345_3, i26 %zext_ln1345_3"   --->   Operation 135 'mul' 'ret_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i13 %y_V_51"   --->   Operation 136 'zext' 'zext_ln1346' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%ret_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %y_V_51, i1 0"   --->   Operation 137 'bitconcatenate' 'ret_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.65ns)   --->   "%icmp_ln878_2 = icmp_ult  i14 %ret_6, i14 7681"   --->   Operation 138 'icmp' 'icmp_ln878_2' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node x_V_5)   --->   "%shl_ln213_1 = shl i13 %y_V_51, i13 1"   --->   Operation 139 'shl' 'shl_ln213_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node x_V_5)   --->   "%select_ln213_4 = select i1 %icmp_ln878_2, i13 0, i13 7681"   --->   Operation 140 'select' 'select_ln213_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.75ns) (out node of the LUT)   --->   "%x_V_5 = sub i13 %shl_ln213_1, i13 %select_ln213_4"   --->   Operation 141 'sub' 'x_V_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1346_1 = zext i13 %x_V_5"   --->   Operation 142 'zext' 'zext_ln1346_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.75ns)   --->   "%ret_7 = add i14 %zext_ln1346_1, i14 %zext_ln1346"   --->   Operation 143 'add' 'ret_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.65ns)   --->   "%icmp_ln878_3 = icmp_ult  i14 %ret_7, i14 7681"   --->   Operation 144 'icmp' 'icmp_ln878_3' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.57>
ST_10 : Operation 145 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i26 %zext_ln1345_2, i26 %zext_ln1345_2"   --->   Operation 145 'mul' 'ret_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 146 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_4 = mul i26 %zext_ln1345_3, i26 %zext_ln1345_3"   --->   Operation 146 'mul' 'ret_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_15 = add i13 %x_V_5, i13 %y_V_51"   --->   Operation 147 'add' 'add_ln213_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 148 [1/1] (0.30ns)   --->   "%select_ln213_5 = select i1 %icmp_ln878_3, i13 0, i13 7681"   --->   Operation 148 'select' 'select_ln213_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%y_V_54 = sub i13 %add_ln213_15, i13 %select_ln213_5"   --->   Operation 149 'sub' 'y_V_54' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1345_4 = zext i13 %y_V_54"   --->   Operation 150 'zext' 'zext_ln1345_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_8 = mul i26 %zext_ln1345_4, i26 %zext_ln1345_4"   --->   Operation 151 'mul' 'ret_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.47>
ST_11 : Operation 152 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_2 = mul i26 %zext_ln1345_2, i26 %zext_ln1345_2"   --->   Operation 152 'mul' 'ret_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln1497_6 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_2, i32 13, i32 25"   --->   Operation 153 'partselect' 'trunc_ln1497_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1497_8 = zext i13 %trunc_ln1497_6"   --->   Operation 154 'zext' 'zext_ln1497_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln1497_7 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_2, i32 17, i32 25"   --->   Operation 155 'partselect' 'trunc_ln1497_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1497_9 = zext i9 %trunc_ln1497_7"   --->   Operation 156 'zext' 'zext_ln1497_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln1497_8 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_2, i32 21, i32 25"   --->   Operation 157 'partselect' 'trunc_ln1497_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1497_10 = zext i5 %trunc_ln1497_8"   --->   Operation 158 'zext' 'zext_ln1497_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.71ns)   --->   "%add_ln208_4 = add i10 %zext_ln1497_9, i10 %zext_ln1497_10"   --->   Operation 159 'add' 'add_ln208_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i10 %add_ln208_4"   --->   Operation 160 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.75ns)   --->   "%t_V_1 = add i14 %zext_ln208_2, i14 %zext_ln1497_8"   --->   Operation 161 'add' 't_V_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln1497_21 = trunc i14 %t_V_1"   --->   Operation 162 'trunc' 'trunc_ln1497_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_4 = mul i26 %zext_ln1345_3, i26 %zext_ln1345_3"   --->   Operation 163 'mul' 'ret_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln1497_9 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_4, i32 13, i32 25"   --->   Operation 164 'partselect' 'trunc_ln1497_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1497_12 = zext i13 %trunc_ln1497_9"   --->   Operation 165 'zext' 'zext_ln1497_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln1497_s = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_4, i32 17, i32 25"   --->   Operation 166 'partselect' 'trunc_ln1497_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1497_13 = zext i9 %trunc_ln1497_s"   --->   Operation 167 'zext' 'zext_ln1497_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln1497_10 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_4, i32 21, i32 25"   --->   Operation 168 'partselect' 'trunc_ln1497_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1497_14 = zext i5 %trunc_ln1497_10"   --->   Operation 169 'zext' 'zext_ln1497_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.71ns)   --->   "%add_ln208_6 = add i10 %zext_ln1497_13, i10 %zext_ln1497_14"   --->   Operation 170 'add' 'add_ln208_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln208_3 = zext i10 %add_ln208_6"   --->   Operation 171 'zext' 'zext_ln208_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.75ns)   --->   "%t_V_2 = add i14 %zext_ln208_3, i14 %zext_ln1497_12"   --->   Operation 172 'add' 't_V_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln1497_22 = trunc i14 %t_V_2"   --->   Operation 173 'trunc' 'trunc_ln1497_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_8 = mul i26 %zext_ln1345_4, i26 %zext_ln1345_4"   --->   Operation 174 'mul' 'ret_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.74>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i14 %t_V_1" [src/field.cpp:21]   --->   Operation 175 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%r_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_21, i13 0"   --->   Operation 176 'bitconcatenate' 'r_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%r_5 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_1, i9 0"   --->   Operation 177 'bitconcatenate' 'r_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1497_11 = zext i23 %r_5"   --->   Operation 178 'zext' 'zext_ln1497_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.84ns)   --->   "%sub_ln213_6 = sub i26 %ret_2, i26 %zext_ln21_2"   --->   Operation 179 'sub' 'sub_ln213_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_6 = add i26 %sub_ln213_6, i26 %zext_ln1497_11"   --->   Operation 180 'add' 'add_ln213_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 181 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_11 = sub i26 %add_ln213_6, i26 %r_4"   --->   Operation 181 'sub' 'y_V_11' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 182 [1/1] (0.79ns)   --->   "%icmp_ln882_6 = icmp_ugt  i26 %y_V_11, i26 7680"   --->   Operation 182 'icmp' 'icmp_ln882_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.84ns)   --->   "%y_V_12 = add i26 %y_V_11, i26 67101183"   --->   Operation 183 'add' 'y_V_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.34ns)   --->   "%y_V_13 = select i1 %icmp_ln882_6, i26 %y_V_12, i26 %y_V_11" [src/field.cpp:24]   --->   Operation 184 'select' 'y_V_13' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i14 %t_V_2" [src/field.cpp:21]   --->   Operation 185 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%r_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_22, i13 0"   --->   Operation 186 'bitconcatenate' 'r_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%r_7 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_2, i9 0"   --->   Operation 187 'bitconcatenate' 'r_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1497_15 = zext i23 %r_7"   --->   Operation 188 'zext' 'zext_ln1497_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.84ns)   --->   "%sub_ln213_9 = sub i26 %ret_4, i26 %zext_ln21_3"   --->   Operation 189 'sub' 'sub_ln213_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_10 = add i26 %sub_ln213_9, i26 %zext_ln1497_15"   --->   Operation 190 'add' 'add_ln213_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 191 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_18 = sub i26 %add_ln213_10, i26 %r_6"   --->   Operation 191 'sub' 'y_V_18' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 192 [1/1] (0.79ns)   --->   "%icmp_ln882_9 = icmp_ugt  i26 %y_V_18, i26 7680"   --->   Operation 192 'icmp' 'icmp_ln882_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/1] (0.84ns)   --->   "%y_V_19 = add i26 %y_V_18, i26 67101183"   --->   Operation 193 'add' 'y_V_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.34ns)   --->   "%y_V_20 = select i1 %icmp_ln882_9, i26 %y_V_19, i26 %y_V_18" [src/field.cpp:24]   --->   Operation 194 'select' 'y_V_20' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 195 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_8 = mul i26 %zext_ln1345_4, i26 %zext_ln1345_4"   --->   Operation 195 'mul' 'ret_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.29>
ST_13 : Operation 196 [1/1] (0.79ns)   --->   "%icmp_ln882_7 = icmp_ugt  i26 %y_V_13, i26 7680"   --->   Operation 196 'icmp' 'icmp_ln882_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.84ns)   --->   "%y_V_14 = add i26 %y_V_13, i26 67101183"   --->   Operation 197 'add' 'y_V_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.34ns)   --->   "%y_V_15 = select i1 %icmp_ln882_7, i26 %y_V_14, i26 %y_V_13" [src/field.cpp:25]   --->   Operation 198 'select' 'y_V_15' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.79ns)   --->   "%icmp_ln882_8 = icmp_ugt  i26 %y_V_15, i26 7680"   --->   Operation 199 'icmp' 'icmp_ln882_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln213_2 = trunc i26 %y_V_15"   --->   Operation 200 'trunc' 'trunc_ln213_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.75ns)   --->   "%add_ln26_2 = add i13 %trunc_ln213_2, i13 511" [src/field.cpp:26]   --->   Operation 201 'add' 'add_ln26_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.32ns)   --->   "%y_V_52 = select i1 %icmp_ln882_8, i13 %add_ln26_2, i13 %trunc_ln213_2" [src/field.cpp:26]   --->   Operation 202 'select' 'y_V_52' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (0.79ns)   --->   "%icmp_ln882_10 = icmp_ugt  i26 %y_V_20, i26 7680"   --->   Operation 203 'icmp' 'icmp_ln882_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.84ns)   --->   "%y_V_21 = add i26 %y_V_20, i26 67101183"   --->   Operation 204 'add' 'y_V_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.34ns)   --->   "%y_V_22 = select i1 %icmp_ln882_10, i26 %y_V_21, i26 %y_V_20" [src/field.cpp:25]   --->   Operation 205 'select' 'y_V_22' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.79ns)   --->   "%icmp_ln882_11 = icmp_ugt  i26 %y_V_22, i26 7680"   --->   Operation 206 'icmp' 'icmp_ln882_11' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln213_3 = trunc i26 %y_V_22"   --->   Operation 207 'trunc' 'trunc_ln213_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.75ns)   --->   "%add_ln26_3 = add i13 %trunc_ln213_3, i13 511" [src/field.cpp:26]   --->   Operation 208 'add' 'add_ln26_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (0.32ns)   --->   "%x_V_1 = select i1 %icmp_ln882_11, i13 %add_ln26_3, i13 %trunc_ln213_3" [src/field.cpp:26]   --->   Operation 209 'select' 'x_V_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 210 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_8 = mul i26 %zext_ln1345_4, i26 %zext_ln1345_4"   --->   Operation 210 'mul' 'ret_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln1497_11 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_8, i32 13, i32 25"   --->   Operation 211 'partselect' 'trunc_ln1497_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1497_16 = zext i13 %trunc_ln1497_11"   --->   Operation 212 'zext' 'zext_ln1497_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln1497_12 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_8, i32 17, i32 25"   --->   Operation 213 'partselect' 'trunc_ln1497_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1497_17 = zext i9 %trunc_ln1497_12"   --->   Operation 214 'zext' 'zext_ln1497_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln1497_13 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_8, i32 21, i32 25"   --->   Operation 215 'partselect' 'trunc_ln1497_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1497_18 = zext i5 %trunc_ln1497_13"   --->   Operation 216 'zext' 'zext_ln1497_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.71ns)   --->   "%add_ln208_8 = add i10 %zext_ln1497_17, i10 %zext_ln1497_18"   --->   Operation 217 'add' 'add_ln208_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln208_4 = zext i10 %add_ln208_8"   --->   Operation 218 'zext' 'zext_ln208_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.75ns)   --->   "%t_V_3 = add i14 %zext_ln208_4, i14 %zext_ln1497_16"   --->   Operation 219 'add' 't_V_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln1497_23 = trunc i14 %t_V_3"   --->   Operation 220 'trunc' 'trunc_ln1497_23' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.74>
ST_14 : Operation 221 [1/1] (0.64ns)   --->   "%icmp_ln886 = icmp_ugt  i13 %x_V_1, i13 %y_V_51"   --->   Operation 221 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.30ns)   --->   "%select_ln213_1 = select i1 %icmp_ln886, i13 0, i13 7681"   --->   Operation 222 'select' 'select_ln213_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213 = sub i13 %x_V_1, i13 %y_V_51"   --->   Operation 223 'sub' 'sub_ln213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 224 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%x_V_2 = add i13 %select_ln213_1, i13 %sub_ln213"   --->   Operation 224 'add' 'x_V_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 225 [1/1] (0.64ns)   --->   "%icmp_ln886_1 = icmp_ugt  i13 %x_V_2, i13 %y_V_52"   --->   Operation 225 'icmp' 'icmp_ln886_1' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.30ns)   --->   "%select_ln213_2 = select i1 %icmp_ln886_1, i13 0, i13 7681"   --->   Operation 226 'select' 'select_ln213_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i14 %t_V_3" [src/field.cpp:21]   --->   Operation 227 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%r_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_23, i13 0"   --->   Operation 228 'bitconcatenate' 'r_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%r_9 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_3, i9 0"   --->   Operation 229 'bitconcatenate' 'r_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1497_19 = zext i23 %r_9"   --->   Operation 230 'zext' 'zext_ln1497_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.84ns)   --->   "%sub_ln213_15 = sub i26 %ret_8, i26 %zext_ln21_4"   --->   Operation 231 'sub' 'sub_ln213_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_16 = add i26 %sub_ln213_15, i26 %zext_ln1497_19"   --->   Operation 232 'add' 'add_ln213_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 233 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_27 = sub i26 %add_ln213_16, i26 %r_8"   --->   Operation 233 'sub' 'y_V_27' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 234 [1/1] (0.79ns)   --->   "%icmp_ln882_12 = icmp_ugt  i26 %y_V_27, i26 7680"   --->   Operation 234 'icmp' 'icmp_ln882_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.84ns)   --->   "%y_V_28 = add i26 %y_V_27, i26 67101183"   --->   Operation 235 'add' 'y_V_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [1/1] (0.34ns)   --->   "%y_V_29 = select i1 %icmp_ln882_12, i26 %y_V_28, i26 %y_V_27" [src/field.cpp:24]   --->   Operation 236 'select' 'y_V_29' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.79>
ST_15 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_11 = sub i13 %x_V_2, i13 %y_V_52"   --->   Operation 237 'sub' 'sub_ln213_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 238 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%y_V_53 = add i13 %sub_ln213_11, i13 %select_ln213_2"   --->   Operation 238 'add' 'y_V_53' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%ret_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %y_V_53, i1 0"   --->   Operation 239 'bitconcatenate' 'ret_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.65ns)   --->   "%icmp_ln878_1 = icmp_ult  i14 %ret_5, i14 7681"   --->   Operation 240 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node y_V_55)   --->   "%shl_ln213 = shl i13 %y_V_53, i13 1"   --->   Operation 241 'shl' 'shl_ln213' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node y_V_55)   --->   "%select_ln213_3 = select i1 %icmp_ln878_1, i13 0, i13 7681"   --->   Operation 242 'select' 'select_ln213_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (0.75ns) (out node of the LUT)   --->   "%y_V_55 = sub i13 %shl_ln213, i13 %select_ln213_3"   --->   Operation 243 'sub' 'y_V_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 244 [1/1] (0.79ns)   --->   "%icmp_ln882_13 = icmp_ugt  i26 %y_V_29, i26 7680"   --->   Operation 244 'icmp' 'icmp_ln882_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 245 [1/1] (0.84ns)   --->   "%y_V_30 = add i26 %y_V_29, i26 67101183"   --->   Operation 245 'add' 'y_V_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.34ns)   --->   "%y_V_31 = select i1 %icmp_ln882_13, i26 %y_V_30, i26 %y_V_29" [src/field.cpp:25]   --->   Operation 246 'select' 'y_V_31' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 247 [1/1] (0.79ns)   --->   "%icmp_ln882_14 = icmp_ugt  i26 %y_V_31, i26 7680"   --->   Operation 247 'icmp' 'icmp_ln882_14' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln213_4 = trunc i26 %y_V_31"   --->   Operation 248 'trunc' 'trunc_ln213_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.75ns)   --->   "%add_ln26_4 = add i13 %trunc_ln213_4, i13 511" [src/field.cpp:26]   --->   Operation 249 'add' 'add_ln26_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [1/1] (0.32ns)   --->   "%x_V_8 = select i1 %icmp_ln882_14, i13 %add_ln26_4, i13 %trunc_ln213_4" [src/field.cpp:26]   --->   Operation 250 'select' 'x_V_8' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%ret_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %y_V_55, i1 0"   --->   Operation 251 'bitconcatenate' 'ret_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.65ns)   --->   "%icmp_ln878_4 = icmp_ult  i14 %ret_9, i14 7681"   --->   Operation 252 'icmp' 'icmp_ln878_4' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node y_V_33)   --->   "%shl_ln213_2 = shl i13 %y_V_55, i13 1"   --->   Operation 253 'shl' 'shl_ln213_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node y_V_33)   --->   "%select_ln213_6 = select i1 %icmp_ln878_4, i13 0, i13 7681"   --->   Operation 254 'select' 'select_ln213_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 255 [1/1] (0.75ns) (out node of the LUT)   --->   "%y_V_33 = sub i13 %shl_ln213_2, i13 %select_ln213_6"   --->   Operation 255 'sub' 'y_V_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 256 [1/1] (0.64ns)   --->   "%icmp_ln886_2 = icmp_ugt  i13 %x_V_8, i13 %y_V_33"   --->   Operation 256 'icmp' 'icmp_ln886_2' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 257 [1/1] (0.30ns)   --->   "%select_ln213_7 = select i1 %icmp_ln886_2, i13 0, i13 7681"   --->   Operation 257 'select' 'select_ln213_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_5 = sub i13 %x_V_8, i13 %y_V_33"   --->   Operation 258 'sub' 'sub_ln213_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 259 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%y_V_56 = add i13 %select_ln213_7, i13 %sub_ln213_5"   --->   Operation 259 'add' 'y_V_56' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 17 <SV = 16> <Delay = 2.21>
ST_17 : Operation 260 [1/1] (0.64ns)   --->   "%icmp_ln886_3 = icmp_ugt  i13 %y_V_55, i13 %y_V_56"   --->   Operation 260 'icmp' 'icmp_ln886_3' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 261 [1/1] (0.30ns)   --->   "%select_ln213_8 = select i1 %icmp_ln886_3, i13 0, i13 7681"   --->   Operation 261 'select' 'select_ln213_8' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_18 = sub i13 %y_V_55, i13 %y_V_56"   --->   Operation 262 'sub' 'sub_ln213_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 263 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%y_V_37 = add i13 %sub_ln213_18, i13 %select_ln213_8"   --->   Operation 263 'add' 'y_V_37' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln1345_5 = zext i13 %y_V_37"   --->   Operation 264 'zext' 'zext_ln1345_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 265 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_13 = mul i26 %zext_ln1345_5, i26 %zext_ln1345_4"   --->   Operation 265 'mul' 'ret_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 0.53>
ST_18 : Operation 266 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_13 = mul i26 %zext_ln1345_5, i26 %zext_ln1345_4"   --->   Operation 266 'mul' 'ret_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 0.53>
ST_19 : Operation 267 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_13 = mul i26 %zext_ln1345_5, i26 %zext_ln1345_4"   --->   Operation 267 'mul' 'ret_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 1.47>
ST_20 : Operation 268 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_13 = mul i26 %zext_ln1345_5, i26 %zext_ln1345_4"   --->   Operation 268 'mul' 'ret_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln1497_14 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_13, i32 13, i32 25"   --->   Operation 269 'partselect' 'trunc_ln1497_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln1497_20 = zext i13 %trunc_ln1497_14"   --->   Operation 270 'zext' 'zext_ln1497_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln1497_15 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_13, i32 17, i32 25"   --->   Operation 271 'partselect' 'trunc_ln1497_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1497_21 = zext i9 %trunc_ln1497_15"   --->   Operation 272 'zext' 'zext_ln1497_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln1497_16 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_13, i32 21, i32 25"   --->   Operation 273 'partselect' 'trunc_ln1497_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln1497_22 = zext i5 %trunc_ln1497_16"   --->   Operation 274 'zext' 'zext_ln1497_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 275 [1/1] (0.71ns)   --->   "%add_ln208_10 = add i10 %zext_ln1497_21, i10 %zext_ln1497_22"   --->   Operation 275 'add' 'add_ln208_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln208_5 = zext i10 %add_ln208_10"   --->   Operation 276 'zext' 'zext_ln208_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 277 [1/1] (0.75ns)   --->   "%t_V_4 = add i14 %zext_ln208_5, i14 %zext_ln1497_20"   --->   Operation 277 'add' 't_V_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln1497_24 = trunc i14 %t_V_4"   --->   Operation 278 'trunc' 'trunc_ln1497_24' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.74>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%ret_10 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %y_V_52, i1 0"   --->   Operation 279 'bitconcatenate' 'ret_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (0.65ns)   --->   "%icmp_ln878_5 = icmp_ult  i14 %ret_10, i14 7681"   --->   Operation 280 'icmp' 'icmp_ln878_5' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node y_V_57)   --->   "%shl_ln213_3 = shl i13 %y_V_52, i13 1"   --->   Operation 281 'shl' 'shl_ln213_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node y_V_57)   --->   "%select_ln213_9 = select i1 %icmp_ln878_5, i13 0, i13 7681"   --->   Operation 282 'select' 'select_ln213_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 283 [1/1] (0.75ns) (out node of the LUT)   --->   "%y_V_57 = sub i13 %shl_ln213_3, i13 %select_ln213_9"   --->   Operation 283 'sub' 'y_V_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i14 %t_V_4" [src/field.cpp:21]   --->   Operation 284 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%r_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_24, i13 0"   --->   Operation 285 'bitconcatenate' 'r_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%r_11 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_4, i9 0"   --->   Operation 286 'bitconcatenate' 'r_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1497_23 = zext i23 %r_11"   --->   Operation 287 'zext' 'zext_ln1497_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 288 [1/1] (0.84ns)   --->   "%sub_ln213_22 = sub i26 %ret_13, i26 %zext_ln21_5"   --->   Operation 288 'sub' 'sub_ln213_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_21 = add i26 %sub_ln213_22, i26 %zext_ln1497_23"   --->   Operation 289 'add' 'add_ln213_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 290 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_38 = sub i26 %add_ln213_21, i26 %r_10"   --->   Operation 290 'sub' 'y_V_38' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 291 [1/1] (0.79ns)   --->   "%icmp_ln882_15 = icmp_ugt  i26 %y_V_38, i26 7680"   --->   Operation 291 'icmp' 'icmp_ln882_15' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 292 [1/1] (0.84ns)   --->   "%y_V_39 = add i26 %y_V_38, i26 67101183"   --->   Operation 292 'add' 'y_V_39' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 293 [1/1] (0.34ns)   --->   "%y_V_40 = select i1 %icmp_ln882_15, i26 %y_V_39, i26 %y_V_38" [src/field.cpp:24]   --->   Operation 293 'select' 'y_V_40' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.81>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%ret_11 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %y_V_57, i1 0"   --->   Operation 294 'bitconcatenate' 'ret_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 295 [1/1] (0.65ns)   --->   "%icmp_ln878_6 = icmp_ult  i14 %ret_11, i14 7681"   --->   Operation 295 'icmp' 'icmp_ln878_6' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node y_V_58)   --->   "%shl_ln213_4 = shl i13 %y_V_57, i13 1"   --->   Operation 296 'shl' 'shl_ln213_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node y_V_58)   --->   "%select_ln213_10 = select i1 %icmp_ln878_6, i13 0, i13 7681"   --->   Operation 297 'select' 'select_ln213_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 298 [1/1] (0.75ns) (out node of the LUT)   --->   "%y_V_58 = sub i13 %shl_ln213_4, i13 %select_ln213_10"   --->   Operation 298 'sub' 'y_V_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%ret_12 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %y_V_58, i1 0"   --->   Operation 299 'bitconcatenate' 'ret_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 300 [1/1] (0.65ns)   --->   "%icmp_ln878_7 = icmp_ult  i14 %ret_12, i14 7681"   --->   Operation 300 'icmp' 'icmp_ln878_7' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node y_V_48)   --->   "%shl_ln213_5 = shl i13 %y_V_58, i13 1"   --->   Operation 301 'shl' 'shl_ln213_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node y_V_48)   --->   "%select_ln213_11 = select i1 %icmp_ln878_7, i13 0, i13 7681"   --->   Operation 302 'select' 'select_ln213_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 303 [1/1] (0.75ns) (out node of the LUT)   --->   "%y_V_48 = sub i13 %shl_ln213_5, i13 %select_ln213_11"   --->   Operation 303 'sub' 'y_V_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 304 [1/1] (0.79ns)   --->   "%icmp_ln882_16 = icmp_ugt  i26 %y_V_40, i26 7680"   --->   Operation 304 'icmp' 'icmp_ln882_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 305 [1/1] (0.84ns)   --->   "%y_V_41 = add i26 %y_V_40, i26 67101183"   --->   Operation 305 'add' 'y_V_41' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 306 [1/1] (0.34ns)   --->   "%y_V_42 = select i1 %icmp_ln882_16, i26 %y_V_41, i26 %y_V_40" [src/field.cpp:25]   --->   Operation 306 'select' 'y_V_42' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 307 [1/1] (0.79ns)   --->   "%icmp_ln882_17 = icmp_ugt  i26 %y_V_42, i26 7680"   --->   Operation 307 'icmp' 'icmp_ln882_17' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln213_5 = trunc i26 %y_V_42"   --->   Operation 308 'trunc' 'trunc_ln213_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 309 [1/1] (0.75ns)   --->   "%add_ln26_5 = add i13 %trunc_ln213_5, i13 511" [src/field.cpp:26]   --->   Operation 309 'add' 'add_ln26_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 310 [1/1] (0.32ns)   --->   "%x_V_12 = select i1 %icmp_ln882_17, i13 %add_ln26_5, i13 %trunc_ln213_5" [src/field.cpp:26]   --->   Operation 310 'select' 'x_V_12' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.67>
ST_23 : Operation 311 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [src/bn128.cpp:64]   --->   Operation 311 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 312 [1/1] (0.64ns)   --->   "%icmp_ln886_4 = icmp_ugt  i13 %x_V_12, i13 %y_V_48"   --->   Operation 312 'icmp' 'icmp_ln886_4' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 313 [1/1] (0.30ns)   --->   "%select_ln213_12 = select i1 %icmp_ln886_4, i13 0, i13 7681"   --->   Operation 313 'select' 'select_ln213_12' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_26 = sub i13 %x_V_12, i13 %y_V_48"   --->   Operation 314 'sub' 'sub_ln213_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 315 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%b_V = add i13 %sub_ln213_26, i13 %select_ln213_12"   --->   Operation 315 'add' 'b_V' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 316 [1/1] (0.00ns)   --->   "%ret_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %select_ln26, i1 0"   --->   Operation 316 'bitconcatenate' 'ret_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 317 [1/1] (0.65ns)   --->   "%icmp_ln878_8 = icmp_ult  i14 %ret_15, i14 7681"   --->   Operation 317 'icmp' 'icmp_ln878_8' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%shl_ln213_6 = shl i13 %select_ln26, i13 1"   --->   Operation 318 'shl' 'shl_ln213_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%select_ln213_13 = select i1 %icmp_ln878_8, i13 0, i13 7681"   --->   Operation 319 'select' 'select_ln213_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 320 [1/1] (0.75ns) (out node of the LUT)   --->   "%c_V = sub i13 %shl_ln213_6, i13 %select_ln213_13"   --->   Operation 320 'sub' 'c_V' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 321 [1/1] (0.00ns)   --->   "%mrv = insertvalue i39 <undef>, i13 %y_V_56" [src/bn128.cpp:94]   --->   Operation 321 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 322 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i39 %mrv, i13 %b_V" [src/bn128.cpp:94]   --->   Operation 322 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 323 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i39 %mrv_1, i13 %c_V" [src/bn128.cpp:94]   --->   Operation 323 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%ret_ln94 = ret i39 %mrv_2" [src/bn128.cpp:94]   --->   Operation 324 'ret' 'ret_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.535ns
The critical path consists of the following:
	wire read on port 'p_y' (src/field.cpp:45) [6]  (0 ns)
	'mul' operation of DSP[38] ('ret') [38]  (0.535 ns)

 <State 2>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('ret') [38]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[9] ('ret') [9]  (0.535 ns)

 <State 4>: 1.47ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('ret') [38]  (0 ns)
	'add' operation ('add_ln208_2') [45]  (0.715 ns)
	'add' operation ('t.V') [47]  (0.755 ns)

 <State 5>: 2.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln213_3') [53]  (0.844 ns)
	'add' operation ('add_ln213_3') [54]  (0 ns)
	'sub' operation ('y.V') [55]  (0.71 ns)
	'add' operation ('y.V') [57]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:24) [58]  (0.343 ns)

 <State 6>: 2.3ns
The critical path consists of the following:
	'add' operation ('y.V') [60]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:25) [61]  (0.343 ns)
	'icmp' operation ('icmp_ln882_5') [62]  (0.79 ns)
	'select' operation ('y.V', src/field.cpp:26) [65]  (0.321 ns)

 <State 7>: 2.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln213_1') [24]  (0.844 ns)
	'add' operation ('add_ln213') [25]  (0 ns)
	'sub' operation ('y.V') [26]  (0.71 ns)
	'add' operation ('y.V') [28]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:24) [29]  (0.343 ns)

 <State 8>: 2.3ns
The critical path consists of the following:
	'add' operation ('y.V') [31]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:25) [32]  (0.343 ns)
	'icmp' operation ('icmp_ln882_2') [33]  (0.79 ns)
	'select' operation ('y.V', src/field.cpp:26) [36]  (0.321 ns)

 <State 9>: 2.81ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln878_2') [146]  (0.652 ns)
	'select' operation ('select_ln213_4') [148]  (0 ns)
	'sub' operation ('x.V') [149]  (0.755 ns)
	'add' operation ('ret') [151]  (0.755 ns)
	'icmp' operation ('icmp_ln878_3') [152]  (0.652 ns)

 <State 10>: 1.57ns
The critical path consists of the following:
	'select' operation ('select_ln213_5') [154]  (0.303 ns)
	'sub' operation ('y.V') [155]  (0.736 ns)
	'mul' operation of DSP[157] ('ret') [157]  (0.535 ns)

 <State 11>: 1.47ns
The critical path consists of the following:
	'mul' operation of DSP[67] ('ret') [67]  (0 ns)
	'add' operation ('add_ln208_4') [74]  (0.715 ns)
	'add' operation ('t.V') [76]  (0.755 ns)

 <State 12>: 2.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln213_6') [82]  (0.844 ns)
	'add' operation ('add_ln213_6') [83]  (0 ns)
	'sub' operation ('y.V') [84]  (0.71 ns)
	'add' operation ('y.V') [86]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:24) [87]  (0.343 ns)

 <State 13>: 2.3ns
The critical path consists of the following:
	'add' operation ('y.V') [89]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:25) [90]  (0.343 ns)
	'icmp' operation ('icmp_ln882_8') [91]  (0.79 ns)
	'select' operation ('y.V', src/field.cpp:26) [94]  (0.321 ns)

 <State 14>: 2.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln213_15') [172]  (0.844 ns)
	'add' operation ('add_ln213_16') [173]  (0 ns)
	'sub' operation ('y.V') [174]  (0.71 ns)
	'add' operation ('y.V') [176]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:24) [177]  (0.343 ns)

 <State 15>: 2.8ns
The critical path consists of the following:
	'sub' operation ('sub_ln213_11') [137]  (0 ns)
	'add' operation ('y.V') [138]  (0.736 ns)
	'icmp' operation ('icmp_ln878_1') [140]  (0.652 ns)
	'select' operation ('select_ln213_3') [142]  (0 ns)
	'sub' operation ('y.V') [143]  (0.755 ns)
	'icmp' operation ('icmp_ln878_4') [186]  (0.652 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	'shl' operation ('shl_ln213_2') [187]  (0 ns)
	'sub' operation ('y.V') [189]  (0.755 ns)
	'icmp' operation ('icmp_ln886_2') [190]  (0.64 ns)
	'select' operation ('select_ln213_7') [191]  (0.303 ns)
	'add' operation ('y.V') [193]  (0.736 ns)

 <State 17>: 2.21ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln886_3') [194]  (0.64 ns)
	'select' operation ('select_ln213_8') [195]  (0.303 ns)
	'add' operation ('y.V') [197]  (0.736 ns)
	'mul' operation of DSP[214] ('ret') [214]  (0.535 ns)

 <State 18>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[214] ('ret') [214]  (0.535 ns)

 <State 19>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[214] ('ret') [214]  (0.535 ns)

 <State 20>: 1.47ns
The critical path consists of the following:
	'mul' operation of DSP[214] ('ret') [214]  (0 ns)
	'add' operation ('add_ln208_10') [221]  (0.715 ns)
	'add' operation ('t.V') [223]  (0.755 ns)

 <State 21>: 2.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln213_22') [229]  (0.844 ns)
	'add' operation ('add_ln213_21') [230]  (0 ns)
	'sub' operation ('y.V') [231]  (0.71 ns)
	'add' operation ('y.V') [233]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:24) [234]  (0.343 ns)

 <State 22>: 2.81ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln878_6') [204]  (0.652 ns)
	'select' operation ('select_ln213_10') [206]  (0 ns)
	'sub' operation ('y.V') [207]  (0.755 ns)
	'icmp' operation ('icmp_ln878_7') [209]  (0.652 ns)
	'select' operation ('select_ln213_11') [211]  (0 ns)
	'sub' operation ('y.V') [212]  (0.755 ns)

 <State 23>: 1.68ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln886_4') [270]  (0.64 ns)
	'select' operation ('select_ln213_12') [271]  (0.303 ns)
	'add' operation ('b.V') [273]  (0.736 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
