<?xml version="1.0" encoding="UTF-8"?>
<Module name="test_add4bit_hdl" T_Register="31(0)" T_Alu="4(0)" T_Lut="85(0)">
 <SubModule name="clkdiv_1" Register="18" Lut="43" T_Register="18(18)" T_Lut="43(43)"/>
 <SubModule name="add4bit_1" Alu="4" T_Alu="4(4)"/>
 <SubModule name="mux7seg_1" Register="13" Lut="42" T_Register="13(13)" T_Lut="42(42)"/>
</Module>
