#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559652b8ee70 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x559652bf6190_0 .var "clk", 0 0;
S_0x559652bc29c0 .scope module, "top_module" "cpu" 2 5, 3 3 0, S_0x559652b8ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
L_0x559652c06e20 .functor OR 1, v0x559652bde590_0, v0x559652bdeb30_0, C4<0>, C4<0>;
L_0x559652c07f60 .functor OR 1, v0x559652beed40_0, v0x559652bf02f0_0, C4<0>, C4<0>;
v0x559652bf3150_0 .net "PC", 31 0, v0x559652bea8e0_0;  1 drivers
v0x559652bf3230_0 .net "PC_to_ID", 31 0, v0x559652bb9050_0;  1 drivers
v0x559652bf3340_0 .net "alu_1_EX", 31 0, v0x559652bee520_0;  1 drivers
v0x559652bf33e0_0 .net "alu_1_ID", 31 0, L_0x559652c0c0c0;  1 drivers
v0x559652bf34a0_0 .net "alu_1_sel", 1 0, v0x559652bd7de0_0;  1 drivers
v0x559652bf35b0_0 .net "alu_2_EX", 31 0, v0x559652bee720_0;  1 drivers
v0x559652bf3670_0 .net "alu_2_ID", 31 0, L_0x559652c0b9c0;  1 drivers
v0x559652bf3730_0 .net "alu_2_sel", 1 0, v0x559652bd7ec0_0;  1 drivers
v0x559652bf37f0_0 .net "alu_MEM", 31 0, v0x559652bf00a0_0;  1 drivers
v0x559652bf3940_0 .net "alu_op_EX", 3 0, v0x559652bee990_0;  1 drivers
v0x559652bf3a00_0 .net "alu_op_ID", 3 0, v0x559652bde490_0;  1 drivers
v0x559652bf3ac0_0 .net "alu_out_EX", 31 0, v0x559652bd42d0_0;  1 drivers
v0x559652bf3b80_0 .net "alu_out_MEM", 31 0, L_0x559652c0b480;  1 drivers
v0x559652bf3c40_0 .net "alu_out_WB", 31 0, v0x559652bf1490_0;  1 drivers
v0x559652bf3d00_0 .net "branch_a1_sel", 1 0, v0x559652bd89d0_0;  1 drivers
v0x559652bf3dc0_0 .net "branch_a2_sel", 1 0, v0x559652bd8ad0_0;  1 drivers
v0x559652bf3e80_0 .net "branch_offset", 31 0, L_0x559652c098f0;  1 drivers
v0x559652bf40a0_0 .net "branch_taken", 0 0, v0x559652bde590_0;  1 drivers
v0x559652bf4140_0 .net "clk", 0 0, v0x559652bf6190_0;  1 drivers
v0x559652bf41e0_0 .net "instruction", 31 0, L_0x559652c079d0;  1 drivers
v0x559652bf42a0_0 .net "instruction_out", 31 0, v0x559652bd3780_0;  1 drivers
v0x559652bf4360_0 .net "is_branch", 0 0, v0x559652bde830_0;  1 drivers
v0x559652bf4400_0 .net "jump_taken", 0 0, v0x559652bdeb30_0;  1 drivers
v0x559652bf44a0_0 .net "jump_target", 31 0, L_0x559652c09720;  1 drivers
v0x559652bf45b0_0 .net "mem_out_MEM", 31 0, L_0x559652c0eb80;  1 drivers
v0x559652bf4670_0 .net "mem_out_WB", 31 0, v0x559652bf18e0_0;  1 drivers
v0x559652bf4730_0 .net "mem_r_EX", 0 0, v0x559652beed40_0;  1 drivers
v0x559652bf47d0_0 .net "mem_r_ID", 0 0, v0x559652bdec60_0;  1 drivers
v0x559652bf4870_0 .net "mem_r_MEM", 0 0, v0x559652bf02f0_0;  1 drivers
v0x559652bf4910_0 .net "mem_r_WB", 0 0, v0x559652bf16e0_0;  1 drivers
v0x559652bf49b0_0 .net "mem_w_EX", 0 0, v0x559652beee80_0;  1 drivers
v0x559652bf4aa0_0 .net "mem_w_ID", 0 0, v0x559652bded00_0;  1 drivers
v0x559652bf4b40_0 .net "mem_w_MEM", 0 0, v0x559652bf0480_0;  1 drivers
v0x559652bf4df0_0 .net "reg_dest_EX", 4 0, v0x559652bef030_0;  1 drivers
v0x559652bf4eb0_0 .net "reg_dest_ID", 4 0, L_0x559652c09cc0;  1 drivers
v0x559652bf4f70_0 .net "reg_dest_MEM", 4 0, v0x559652bf06a0_0;  1 drivers
v0x559652bf50c0_0 .net "reg_dest_WB", 4 0, v0x559652bf1a80_0;  1 drivers
v0x559652bf5180_0 .net "reg_rs_EX", 4 0, v0x559652bef1b0_0;  1 drivers
v0x559652bf5240_0 .net "reg_rs_ID", 4 0, L_0x559652c0cd20;  1 drivers
v0x559652bf5300_0 .net "reg_rt_EX", 4 0, v0x559652bef3a0_0;  1 drivers
v0x559652bf5410_0 .net "reg_rt_ID", 4 0, L_0x559652c0c780;  1 drivers
L_0x7f7edc2bd018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559652bf54d0_0 .net "rst", 0 0, L_0x7f7edc2bd018;  1 drivers
v0x559652bf5570_0 .net "st_MEM", 31 0, v0x559652bf0910_0;  1 drivers
v0x559652bf5630_0 .net "st_data_EX", 31 0, v0x559652bef6b0_0;  1 drivers
v0x559652bf56f0_0 .net "st_data_ID", 31 0, L_0x559652c0a7e0;  1 drivers
v0x559652bf5800_0 .net "st_data_out_EX", 31 0, L_0x559652c0de70;  1 drivers
v0x559652bf58c0_0 .net "st_data_sel", 1 0, v0x559652bd8410_0;  1 drivers
v0x559652bf5980_0 .net "stall", 0 0, v0x559652bd9c90_0;  1 drivers
v0x559652bf5a20_0 .net "tem_EX", 0 0, v0x559652bef7f0_0;  1 drivers
v0x559652bf5b10_0 .net "tem_ID", 0 0, v0x559652bdf110_0;  1 drivers
v0x559652bf5bb0_0 .net "tem_MEM", 0 0, v0x559652bf0ac0_0;  1 drivers
v0x559652bf5ce0_0 .net "tem_WB", 0 0, v0x559652bf1d10_0;  1 drivers
v0x559652bf5d80_0 .net "wb_data", 31 0, L_0x559652c0f3d0;  1 drivers
v0x559652bf5e40_0 .net "wb_en_EX", 0 0, v0x559652bef9a0_0;  1 drivers
v0x559652bf5ee0_0 .net "wb_en_ID", 0 0, v0x559652bdf1b0_0;  1 drivers
v0x559652bf5f80_0 .net "wb_en_MEM", 0 0, v0x559652bf0ca0_0;  1 drivers
v0x559652bf60b0_0 .net "wb_en_WB", 0 0, v0x559652bf1e70_0;  1 drivers
S_0x559652bbcf70 .scope module, "IFID" "IF_to_ID" 3 55, 4 3 0, S_0x559652bc29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 1 "freeze"
    .port_info 4 /INPUT 32 "PC_in"
    .port_info 5 /INPUT 32 "instruction_in"
    .port_info 6 /OUTPUT 32 "PC_out"
    .port_info 7 /OUTPUT 32 "instruction_out"
v0x559652bc1630_0 .net "PC_in", 31 0, v0x559652bea8e0_0;  alias, 1 drivers
v0x559652bb9050_0 .var "PC_out", 31 0;
v0x559652ba9c80_0 .net "clk", 0 0, v0x559652bf6190_0;  alias, 1 drivers
v0x559652bbf080_0 .net "flush", 0 0, L_0x559652c06e20;  1 drivers
v0x559652b70ba0_0 .net "freeze", 0 0, v0x559652bd9c90_0;  alias, 1 drivers
v0x559652bd36a0_0 .net "instruction_in", 31 0, L_0x559652c079d0;  alias, 1 drivers
v0x559652bd3780_0 .var "instruction_out", 31 0;
v0x559652bd3860_0 .net "rst", 0 0, L_0x7f7edc2bd018;  alias, 1 drivers
E_0x559652af13c0 .event posedge, v0x559652ba9c80_0;
S_0x559652bd3a70 .scope module, "ex" "EX_stage" 3 162, 5 3 0, S_0x559652bc29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "alu_op"
    .port_info 3 /INPUT 32 "alu_1_data"
    .port_info 4 /INPUT 32 "alu_1_MEM"
    .port_info 5 /INPUT 32 "alu_1_WB"
    .port_info 6 /INPUT 2 "alu_1_sel"
    .port_info 7 /INPUT 32 "alu_2_data"
    .port_info 8 /INPUT 32 "alu_2_MEM"
    .port_info 9 /INPUT 32 "alu_2_WB"
    .port_info 10 /INPUT 2 "alu_2_sel"
    .port_info 11 /INPUT 32 "st_data"
    .port_info 12 /INPUT 32 "st_data_MEM"
    .port_info 13 /INPUT 32 "st_data_WB"
    .port_info 14 /INPUT 2 "st_data_sel"
    .port_info 15 /OUTPUT 32 "alu_out"
    .port_info 16 /OUTPUT 32 "st_data_out"
v0x559652bd66b0_0 .net "alu_1", 31 0, L_0x559652c0d550;  1 drivers
v0x559652bd6790_0 .net "alu_1_MEM", 31 0, v0x559652bf00a0_0;  alias, 1 drivers
v0x559652bd6850_0 .net "alu_1_WB", 31 0, L_0x559652c0f3d0;  alias, 1 drivers
v0x559652bd68f0_0 .net "alu_1_data", 31 0, v0x559652bee520_0;  alias, 1 drivers
v0x559652bd69b0_0 .net "alu_1_sel", 1 0, v0x559652bd7de0_0;  alias, 1 drivers
v0x559652bd6aa0_0 .net "alu_2", 31 0, L_0x559652c0d9e0;  1 drivers
v0x559652bd6b90_0 .net "alu_2_MEM", 31 0, v0x559652bf00a0_0;  alias, 1 drivers
v0x559652bd6c50_0 .net "alu_2_WB", 31 0, L_0x559652c0f3d0;  alias, 1 drivers
v0x559652bd6da0_0 .net "alu_2_data", 31 0, v0x559652bee720_0;  alias, 1 drivers
v0x559652bd6ef0_0 .net "alu_2_sel", 1 0, v0x559652bd7ec0_0;  alias, 1 drivers
v0x559652bd6f90_0 .net "alu_op", 3 0, v0x559652bee990_0;  alias, 1 drivers
v0x559652bd7030_0 .net "alu_out", 31 0, v0x559652bd42d0_0;  alias, 1 drivers
v0x559652bd7100_0 .net "clk", 0 0, v0x559652bf6190_0;  alias, 1 drivers
o0x7f7edc306be8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x559652bd71d0_0 .net "reg_dest", 4 0, o0x7f7edc306be8;  0 drivers
o0x7f7edc306c18 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x559652bd7270_0 .net "reg_rs", 4 0, o0x7f7edc306c18;  0 drivers
o0x7f7edc306c48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x559652bd7350_0 .net "reg_rt", 4 0, o0x7f7edc306c48;  0 drivers
v0x559652bd7430_0 .net "rst", 0 0, L_0x7f7edc2bd018;  alias, 1 drivers
v0x559652bd7500_0 .net "st_data", 31 0, v0x559652bef6b0_0;  alias, 1 drivers
v0x559652bd75d0_0 .net "st_data_MEM", 31 0, v0x559652bf00a0_0;  alias, 1 drivers
v0x559652bd7670_0 .net "st_data_WB", 31 0, L_0x559652c0f3d0;  alias, 1 drivers
v0x559652bd7730_0 .net "st_data_out", 31 0, L_0x559652c0de70;  alias, 1 drivers
v0x559652bd7820_0 .net "st_data_sel", 1 0, v0x559652bd8410_0;  alias, 1 drivers
S_0x559652bd3db0 .scope module, "a" "alu" 5 60, 6 3 0, S_0x559652bd3a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1"
    .port_info 1 /INPUT 32 "data2"
    .port_info 2 /INPUT 4 "alu_op"
    .port_info 3 /OUTPUT 32 "result"
v0x559652bd4030_0 .net "alu_op", 3 0, v0x559652bee990_0;  alias, 1 drivers
v0x559652bd4130_0 .net "data1", 31 0, L_0x559652c0d550;  alias, 1 drivers
v0x559652bd4210_0 .net "data2", 31 0, L_0x559652c0d9e0;  alias, 1 drivers
v0x559652bd42d0_0 .var "result", 31 0;
E_0x559652af1500 .event edge, v0x559652bd4030_0, v0x559652bd4130_0, v0x559652bd4210_0;
S_0x559652bd4430 .scope module, "alu_1_src" "data_mux_3" 5 36, 7 25 0, S_0x559652bd3a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f7edc2bde70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559652bd4620_0 .net/2u *"_s0", 1 0, L_0x7f7edc2bde70;  1 drivers
v0x559652bd4700_0 .net *"_s2", 0 0, L_0x559652c0d030;  1 drivers
L_0x7f7edc2bdeb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x559652bd47c0_0 .net/2u *"_s4", 1 0, L_0x7f7edc2bdeb8;  1 drivers
v0x559652bd4880_0 .net *"_s6", 0 0, L_0x559652c0d160;  1 drivers
v0x559652bd4940_0 .net *"_s8", 31 0, L_0x559652c0d250;  1 drivers
v0x559652bd4a70_0 .net "in1", 31 0, v0x559652bee520_0;  alias, 1 drivers
v0x559652bd4b50_0 .net "in2", 31 0, v0x559652bf00a0_0;  alias, 1 drivers
v0x559652bd4c30_0 .net "in3", 31 0, L_0x559652c0f3d0;  alias, 1 drivers
v0x559652bd4d10_0 .net "out", 31 0, L_0x559652c0d550;  alias, 1 drivers
v0x559652bd4dd0_0 .net "sel", 1 0, v0x559652bd7de0_0;  alias, 1 drivers
L_0x559652c0d030 .cmp/eq 2, v0x559652bd7de0_0, L_0x7f7edc2bde70;
L_0x559652c0d160 .cmp/eq 2, v0x559652bd7de0_0, L_0x7f7edc2bdeb8;
L_0x559652c0d250 .functor MUXZ 32, L_0x559652c0f3d0, v0x559652bf00a0_0, L_0x559652c0d160, C4<>;
L_0x559652c0d550 .functor MUXZ 32, L_0x559652c0d250, v0x559652bee520_0, L_0x559652c0d030, C4<>;
S_0x559652bd4f30 .scope module, "alu_2_src" "data_mux_3" 5 44, 7 25 0, S_0x559652bd3a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f7edc2bdf00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559652bd5160_0 .net/2u *"_s0", 1 0, L_0x7f7edc2bdf00;  1 drivers
v0x559652bd5240_0 .net *"_s2", 0 0, L_0x559652c0d720;  1 drivers
L_0x7f7edc2bdf48 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x559652bd5300_0 .net/2u *"_s4", 1 0, L_0x7f7edc2bdf48;  1 drivers
v0x559652bd53f0_0 .net *"_s6", 0 0, L_0x559652c0d850;  1 drivers
v0x559652bd54b0_0 .net *"_s8", 31 0, L_0x559652c0d8f0;  1 drivers
v0x559652bd55e0_0 .net "in1", 31 0, v0x559652bee720_0;  alias, 1 drivers
v0x559652bd56c0_0 .net "in2", 31 0, v0x559652bf00a0_0;  alias, 1 drivers
v0x559652bd5780_0 .net "in3", 31 0, L_0x559652c0f3d0;  alias, 1 drivers
v0x559652bd5850_0 .net "out", 31 0, L_0x559652c0d9e0;  alias, 1 drivers
v0x559652bd5920_0 .net "sel", 1 0, v0x559652bd7ec0_0;  alias, 1 drivers
L_0x559652c0d720 .cmp/eq 2, v0x559652bd7ec0_0, L_0x7f7edc2bdf00;
L_0x559652c0d850 .cmp/eq 2, v0x559652bd7ec0_0, L_0x7f7edc2bdf48;
L_0x559652c0d8f0 .functor MUXZ 32, L_0x559652c0f3d0, v0x559652bf00a0_0, L_0x559652c0d850, C4<>;
L_0x559652c0d9e0 .functor MUXZ 32, L_0x559652c0d8f0, v0x559652bee720_0, L_0x559652c0d720, C4<>;
S_0x559652bd5ab0 .scope module, "st_d" "data_mux_3" 5 52, 7 25 0, S_0x559652bd3a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f7edc2bdf90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559652bd5cb0_0 .net/2u *"_s0", 1 0, L_0x7f7edc2bdf90;  1 drivers
v0x559652bd5db0_0 .net *"_s2", 0 0, L_0x559652c0dbb0;  1 drivers
L_0x7f7edc2bdfd8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x559652bd5e70_0 .net/2u *"_s4", 1 0, L_0x7f7edc2bdfd8;  1 drivers
v0x559652bd5f60_0 .net *"_s6", 0 0, L_0x559652c0dce0;  1 drivers
v0x559652bd6020_0 .net *"_s8", 31 0, L_0x559652c0dd80;  1 drivers
v0x559652bd6150_0 .net "in1", 31 0, v0x559652bef6b0_0;  alias, 1 drivers
v0x559652bd6230_0 .net "in2", 31 0, v0x559652bf00a0_0;  alias, 1 drivers
v0x559652bd6340_0 .net "in3", 31 0, L_0x559652c0f3d0;  alias, 1 drivers
v0x559652bd6450_0 .net "out", 31 0, L_0x559652c0de70;  alias, 1 drivers
v0x559652bd6530_0 .net "sel", 1 0, v0x559652bd8410_0;  alias, 1 drivers
L_0x559652c0dbb0 .cmp/eq 2, v0x559652bd8410_0, L_0x7f7edc2bdf90;
L_0x559652c0dce0 .cmp/eq 2, v0x559652bd8410_0, L_0x7f7edc2bdfd8;
L_0x559652c0dd80 .functor MUXZ 32, L_0x559652c0f3d0, v0x559652bf00a0_0, L_0x559652c0dce0, C4<>;
L_0x559652c0de70 .functor MUXZ 32, L_0x559652c0dd80, v0x559652bef6b0_0, L_0x559652c0dbb0, C4<>;
S_0x559652bd7af0 .scope module, "f" "forward" 3 186, 8 3 0, S_0x559652bc29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_en_MEM"
    .port_info 1 /INPUT 1 "wb_en_WB"
    .port_info 2 /INPUT 5 "reg_rs"
    .port_info 3 /INPUT 5 "reg_rt"
    .port_info 4 /INPUT 5 "reg_dest"
    .port_info 5 /INPUT 5 "reg_dest_MEM"
    .port_info 6 /INPUT 5 "reg_dest_WB"
    .port_info 7 /OUTPUT 2 "alu_1_sel"
    .port_info 8 /OUTPUT 2 "alu_2_sel"
    .port_info 9 /OUTPUT 2 "st_data_sel"
v0x559652bd7de0_0 .var "alu_1_sel", 1 0;
v0x559652bd7ec0_0 .var "alu_2_sel", 1 0;
v0x559652bd7f80_0 .net "reg_dest", 4 0, v0x559652bef030_0;  alias, 1 drivers
v0x559652bd8040_0 .net "reg_dest_MEM", 4 0, v0x559652bf06a0_0;  alias, 1 drivers
v0x559652bd8120_0 .net "reg_dest_WB", 4 0, v0x559652bf1a80_0;  alias, 1 drivers
v0x559652bd8250_0 .net "reg_rs", 4 0, v0x559652bef1b0_0;  alias, 1 drivers
v0x559652bd8330_0 .net "reg_rt", 4 0, v0x559652bef3a0_0;  alias, 1 drivers
v0x559652bd8410_0 .var "st_data_sel", 1 0;
v0x559652bd8520_0 .net "wb_en_MEM", 0 0, v0x559652bf0ca0_0;  alias, 1 drivers
v0x559652bd85e0_0 .net "wb_en_WB", 0 0, v0x559652bf1e70_0;  alias, 1 drivers
E_0x559652af1640/0 .event edge, v0x559652bd8040_0, v0x559652bd8250_0, v0x559652bd8520_0, v0x559652bd8120_0;
E_0x559652af1640/1 .event edge, v0x559652bd85e0_0, v0x559652bd8330_0, v0x559652bd7f80_0;
E_0x559652af1640 .event/or E_0x559652af1640/0, E_0x559652af1640/1;
S_0x559652bd87e0 .scope module, "forward_branch" "forward2" 3 68, 8 51 0, S_0x559652bc29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_en_MEM"
    .port_info 1 /INPUT 1 "wb_en_WB"
    .port_info 2 /INPUT 1 "wb_en_EX"
    .port_info 3 /INPUT 1 "mem_r_en"
    .port_info 4 /INPUT 5 "reg_rs"
    .port_info 5 /INPUT 5 "reg_rt"
    .port_info 6 /INPUT 5 "reg_dest_MEM"
    .port_info 7 /INPUT 5 "reg_dest_WB"
    .port_info 8 /INPUT 5 "reg_dest_EX"
    .port_info 9 /OUTPUT 2 "alu_1_sel"
    .port_info 10 /OUTPUT 2 "alu_2_sel"
v0x559652bd89d0_0 .var "alu_1_sel", 1 0;
v0x559652bd8ad0_0 .var "alu_2_sel", 1 0;
v0x559652bd8bb0_0 .net "mem_r_en", 0 0, L_0x559652c07f60;  1 drivers
v0x559652bd8c50_0 .net "reg_dest_EX", 4 0, v0x559652bef030_0;  alias, 1 drivers
v0x559652bd8d10_0 .net "reg_dest_MEM", 4 0, v0x559652bf06a0_0;  alias, 1 drivers
v0x559652bd8e00_0 .net "reg_dest_WB", 4 0, v0x559652bf1a80_0;  alias, 1 drivers
v0x559652bd8ea0_0 .net "reg_rs", 4 0, L_0x559652c0cd20;  alias, 1 drivers
v0x559652bd8f60_0 .net "reg_rt", 4 0, L_0x559652c0c780;  alias, 1 drivers
v0x559652bd9040_0 .net "wb_en_EX", 0 0, v0x559652bef9a0_0;  alias, 1 drivers
v0x559652bd9190_0 .net "wb_en_MEM", 0 0, v0x559652bf0ca0_0;  alias, 1 drivers
v0x559652bd9260_0 .net "wb_en_WB", 0 0, v0x559652bf1e70_0;  alias, 1 drivers
E_0x559652af1e50/0 .event edge, v0x559652bd8bb0_0, v0x559652bd7f80_0, v0x559652bd8ea0_0, v0x559652bd9040_0;
E_0x559652af1e50/1 .event edge, v0x559652bd8040_0, v0x559652bd8520_0, v0x559652bd8120_0, v0x559652bd85e0_0;
E_0x559652af1e50/2 .event edge, v0x559652bd8f60_0;
E_0x559652af1e50 .event/or E_0x559652af1e50/0, E_0x559652af1e50/1, E_0x559652af1e50/2;
S_0x559652bd9450 .scope module, "h" "load_stall" 3 151, 9 3 0, S_0x559652bc29c0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "mem_r_EX"
    .port_info 1 /INPUT 1 "mem_r_MEM"
    .port_info 2 /INPUT 5 "reg_dest_EX"
    .port_info 3 /INPUT 5 "reg_rt_ID"
    .port_info 4 /INPUT 5 "reg_rs_ID"
    .port_info 5 /INPUT 1 "is_branch"
    .port_info 6 /OUTPUT 1 "stall"
v0x559652bd9790_0 .net "is_branch", 0 0, v0x559652bde830_0;  alias, 1 drivers
v0x559652bd9870_0 .net "mem_r_EX", 0 0, v0x559652beed40_0;  alias, 1 drivers
v0x559652bd9930_0 .net "mem_r_MEM", 0 0, v0x559652bf02f0_0;  alias, 1 drivers
v0x559652bd99d0_0 .net "reg_dest_EX", 4 0, v0x559652bef030_0;  alias, 1 drivers
v0x559652bd9ae0_0 .net "reg_rs_ID", 4 0, L_0x559652c0cd20;  alias, 1 drivers
v0x559652bd9bf0_0 .net "reg_rt_ID", 4 0, L_0x559652c0c780;  alias, 1 drivers
v0x559652bd9c90_0 .var "stall", 0 0;
E_0x559652bc3ef0 .event edge, v0x559652b70ba0_0;
E_0x559652bd9710/0 .event edge, v0x559652bd9870_0, v0x559652bd7f80_0, v0x559652bd8f60_0, v0x559652bd8ea0_0;
E_0x559652bd9710/1 .event edge, v0x559652b70ba0_0, v0x559652bd9790_0, v0x559652bd9930_0;
E_0x559652bd9710 .event/or E_0x559652bd9710/0, E_0x559652bd9710/1;
S_0x559652bd9e40 .scope module, "id_stage" "ID_stage" 3 83, 10 24 0, S_0x559652bc29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "instruction"
    .port_info 3 /INPUT 32 "PC"
    .port_info 4 /INPUT 1 "stall"
    .port_info 5 /INPUT 5 "wb_dest"
    .port_info 6 /INPUT 1 "wb_en"
    .port_info 7 /INPUT 32 "wb_data"
    .port_info 8 /INPUT 2 "branch_a1_sel"
    .port_info 9 /INPUT 2 "branch_a2_sel"
    .port_info 10 /INPUT 32 "branch_a1_EX"
    .port_info 11 /INPUT 32 "branch_a1_MEM"
    .port_info 12 /INPUT 32 "branch_a2_EX"
    .port_info 13 /INPUT 32 "branch_a2_MEM"
    .port_info 14 /INPUT 32 "branch_a1_WB"
    .port_info 15 /INPUT 32 "branch_a2_WB"
    .port_info 16 /OUTPUT 1 "mem_w"
    .port_info 17 /OUTPUT 1 "mem_r"
    .port_info 18 /OUTPUT 4 "alu_op"
    .port_info 19 /OUTPUT 1 "forward_wb_en"
    .port_info 20 /OUTPUT 1 "branch_taken"
    .port_info 21 /OUTPUT 1 "jump_taken"
    .port_info 22 /OUTPUT 5 "reg_rs"
    .port_info 23 /OUTPUT 5 "reg_rt"
    .port_info 24 /OUTPUT 5 "reg_dest"
    .port_info 25 /OUTPUT 32 "alu_1_data"
    .port_info 26 /OUTPUT 32 "alu_2_data"
    .port_info 27 /OUTPUT 32 "st_data"
    .port_info 28 /OUTPUT 32 "branch_offset"
    .port_info 29 /OUTPUT 32 "jump_address"
    .port_info 30 /OUTPUT 1 "terminate"
    .port_info 31 /OUTPUT 1 "is_branch"
L_0x559652c098f0 .functor BUFZ 32, L_0x559652c0b1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559652c0a7e0 .functor BUFZ 32, L_0x559652c0a530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x559652be47e0_0 .net "PC", 31 0, v0x559652bb9050_0;  alias, 1 drivers
v0x559652be48a0_0 .net *"_s11", 25 0, L_0x559652c09550;  1 drivers
v0x559652be4960_0 .net *"_s12", 31 0, L_0x559652c095f0;  1 drivers
L_0x7f7edc2bd648 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x559652be4a20_0 .net *"_s15", 5 0, L_0x7f7edc2bd648;  1 drivers
L_0x7f7edc2bdbe8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x559652be4b00_0 .net/2u *"_s34", 31 0, L_0x7f7edc2bdbe8;  1 drivers
v0x559652be4c30_0 .net *"_s4", 31 0, L_0x559652c094b0;  1 drivers
v0x559652be4d10_0 .net *"_s6", 29 0, L_0x559652c09380;  1 drivers
L_0x7f7edc2bd600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559652be4df0_0 .net *"_s8", 1 0, L_0x7f7edc2bd600;  1 drivers
v0x559652be4ed0_0 .net "alu_1_data", 31 0, L_0x559652c0c0c0;  alias, 1 drivers
v0x559652be5020_0 .net "alu_2_data", 31 0, L_0x559652c0b9c0;  alias, 1 drivers
v0x559652be50c0_0 .net "alu_op", 3 0, v0x559652bde490_0;  alias, 1 drivers
v0x559652be5160_0 .net "branch_a1", 31 0, L_0x559652c087b0;  1 drivers
v0x559652be5200_0 .net "branch_a1_EX", 31 0, v0x559652bd42d0_0;  alias, 1 drivers
v0x559652be5350_0 .net "branch_a1_MEM", 31 0, v0x559652bf00a0_0;  alias, 1 drivers
v0x559652be5520_0 .net "branch_a1_WB", 31 0, L_0x559652c0f3d0;  alias, 1 drivers
v0x559652be55e0_0 .net "branch_a1_sel", 1 0, v0x559652bd89d0_0;  alias, 1 drivers
v0x559652be56a0_0 .net "branch_a2", 31 0, L_0x559652c08fa0;  1 drivers
v0x559652be58c0_0 .net "branch_a2_EX", 31 0, v0x559652bd42d0_0;  alias, 1 drivers
v0x559652be5980_0 .net "branch_a2_MEM", 31 0, v0x559652bf00a0_0;  alias, 1 drivers
v0x559652be5a40_0 .net "branch_a2_WB", 31 0, L_0x559652c0f3d0;  alias, 1 drivers
v0x559652be5b00_0 .net "branch_a2_sel", 1 0, v0x559652bd8ad0_0;  alias, 1 drivers
v0x559652be5c10_0 .net "branch_offset", 31 0, L_0x559652c098f0;  alias, 1 drivers
v0x559652be5cf0_0 .net "branch_taken", 0 0, v0x559652bde590_0;  alias, 1 drivers
v0x559652be5d90_0 .net "clk", 0 0, v0x559652bf6190_0;  alias, 1 drivers
v0x559652be5e30_0 .net "forward_wb_en", 0 0, v0x559652bdf1b0_0;  alias, 1 drivers
v0x559652be5ed0_0 .net "instruction", 31 0, v0x559652bd3780_0;  alias, 1 drivers
v0x559652be5f70_0 .net "is_branch", 0 0, v0x559652bde830_0;  alias, 1 drivers
v0x559652be6060_0 .net "is_immd", 0 0, v0x559652bde920_0;  1 drivers
v0x559652be6100_0 .net "is_jal", 0 0, v0x559652bde9c0_0;  1 drivers
v0x559652be61a0_0 .net "is_jr", 0 0, v0x559652bdea90_0;  1 drivers
v0x559652be6240_0 .net "jump_address", 31 0, L_0x559652c09720;  alias, 1 drivers
v0x559652be62e0_0 .net "jump_taken", 0 0, v0x559652bdeb30_0;  alias, 1 drivers
v0x559652be6380_0 .net "mem_r", 0 0, v0x559652bdec60_0;  alias, 1 drivers
v0x559652be6630_0 .net "mem_w", 0 0, v0x559652bded00_0;  alias, 1 drivers
v0x559652be66d0_0 .net "only_shamt", 0 0, v0x559652bdedc0_0;  1 drivers
v0x559652be6770_0 .net "reg_dest", 4 0, L_0x559652c09cc0;  alias, 1 drivers
v0x559652be6810_0 .net "reg_rs", 4 0, L_0x559652c0cd20;  alias, 1 drivers
v0x559652be68b0_0 .net "reg_rt", 4 0, L_0x559652c0c780;  alias, 1 drivers
v0x559652be6950_0 .net "regd1", 31 0, L_0x559652c0a290;  1 drivers
v0x559652be69f0_0 .net "regd2", 31 0, L_0x559652c0a530;  1 drivers
v0x559652be6a90_0 .net "rst", 0 0, L_0x7f7edc2bd018;  alias, 1 drivers
v0x559652be6b30_0 .net "signed_immd", 31 0, L_0x559652c0b1d0;  1 drivers
v0x559652be6bf0_0 .net "st_data", 31 0, L_0x559652c0a7e0;  alias, 1 drivers
v0x559652be6cd0_0 .net "stall", 0 0, v0x559652bd9c90_0;  alias, 1 drivers
v0x559652be6d70_0 .net "terminate", 0 0, v0x559652bdf110_0;  alias, 1 drivers
v0x559652be6e10_0 .net "tmp", 31 0, L_0x559652c0bd60;  1 drivers
v0x559652be6f00_0 .net "unsigned_immd", 31 0, L_0x559652c0b590;  1 drivers
v0x559652be7010_0 .net "wb_data", 31 0, L_0x559652c0f3d0;  alias, 1 drivers
v0x559652be70d0_0 .net "wb_dest", 4 0, v0x559652bf1a80_0;  alias, 1 drivers
v0x559652be7190_0 .net "wb_en", 0 0, v0x559652bf1e70_0;  alias, 1 drivers
L_0x559652c091b0 .part v0x559652bd3780_0, 26, 6;
L_0x559652c09250 .part v0x559652bd3780_0, 0, 6;
L_0x559652c09380 .part L_0x559652c087b0, 2, 30;
L_0x559652c094b0 .concat [ 30 2 0 0], L_0x559652c09380, L_0x7f7edc2bd600;
L_0x559652c09550 .part v0x559652bd3780_0, 0, 26;
L_0x559652c095f0 .concat [ 26 6 0 0], L_0x559652c09550, L_0x7f7edc2bd648;
L_0x559652c09720 .functor MUXZ 32, L_0x559652c095f0, L_0x559652c094b0, v0x559652bdea90_0, C4<>;
L_0x559652c09e80 .part v0x559652bd3780_0, 11, 5;
L_0x559652c09fc0 .part v0x559652bd3780_0, 16, 5;
L_0x559652c0a5f0 .part v0x559652bd3780_0, 21, 5;
L_0x559652c0a740 .part v0x559652bd3780_0, 16, 5;
L_0x559652c0b350 .part v0x559652bd3780_0, 0, 16;
L_0x559652c0b6a0 .part v0x559652bd3780_0, 6, 5;
L_0x559652c0c280 .arith/sum 32, v0x559652bb9050_0, L_0x7f7edc2bdbe8;
L_0x559652c0c8c0 .part v0x559652bd3780_0, 16, 5;
L_0x559652c0ce60 .part v0x559652bd3780_0, 21, 5;
S_0x559652bda320 .scope module, "alu1_select" "data_mux" 10 140, 7 14 0, S_0x559652bd9e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
v0x559652bda5b0_0 .net *"_s0", 31 0, L_0x559652c0baf0;  1 drivers
L_0x7f7edc2bdac8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652bda6b0_0 .net *"_s3", 30 0, L_0x7f7edc2bdac8;  1 drivers
L_0x7f7edc2bdb10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652bda790_0 .net/2u *"_s4", 31 0, L_0x7f7edc2bdb10;  1 drivers
v0x559652bda880_0 .net *"_s6", 0 0, L_0x559652c0bc20;  1 drivers
v0x559652bda940_0 .net "in1", 31 0, L_0x559652c0a290;  alias, 1 drivers
v0x559652bdaa70_0 .net "in2", 31 0, L_0x559652c0b590;  alias, 1 drivers
v0x559652bdab50_0 .net "out", 31 0, L_0x559652c0bd60;  alias, 1 drivers
v0x559652bdac30_0 .net "sel", 0 0, v0x559652bdedc0_0;  alias, 1 drivers
L_0x559652c0baf0 .concat [ 1 31 0 0], v0x559652bdedc0_0, L_0x7f7edc2bdac8;
L_0x559652c0bc20 .cmp/eq 32, L_0x559652c0baf0, L_0x7f7edc2bdb10;
L_0x559652c0bd60 .functor MUXZ 32, L_0x559652c0b590, L_0x559652c0a290, L_0x559652c0bc20, C4<>;
S_0x559652bdad70 .scope module, "alu1_select_for_jal" "data_mux" 10 147, 7 14 0, S_0x559652bd9e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
v0x559652bdafd0_0 .net *"_s0", 31 0, L_0x559652c0bee0;  1 drivers
L_0x7f7edc2bdb58 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652bdb0b0_0 .net *"_s3", 30 0, L_0x7f7edc2bdb58;  1 drivers
L_0x7f7edc2bdba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652bdb190_0 .net/2u *"_s4", 31 0, L_0x7f7edc2bdba0;  1 drivers
v0x559652bdb280_0 .net *"_s6", 0 0, L_0x559652c0bf80;  1 drivers
v0x559652bdb340_0 .net "in1", 31 0, L_0x559652c0bd60;  alias, 1 drivers
v0x559652bdb450_0 .net "in2", 31 0, L_0x559652c0c280;  1 drivers
v0x559652bdb510_0 .net "out", 31 0, L_0x559652c0c0c0;  alias, 1 drivers
v0x559652bdb5f0_0 .net "sel", 0 0, v0x559652bde9c0_0;  alias, 1 drivers
L_0x559652c0bee0 .concat [ 1 31 0 0], v0x559652bde9c0_0, L_0x7f7edc2bdb58;
L_0x559652c0bf80 .cmp/eq 32, L_0x559652c0bee0, L_0x7f7edc2bdba0;
L_0x559652c0c0c0 .functor MUXZ 32, L_0x559652c0c280, L_0x559652c0bd60, L_0x559652c0bf80, C4<>;
S_0x559652bdb760 .scope module, "alu2_select" "data_mux" 10 133, 7 14 0, S_0x559652bd9e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
v0x559652bdb9d0_0 .net *"_s0", 31 0, L_0x559652c0b790;  1 drivers
L_0x7f7edc2bda38 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652bdbab0_0 .net *"_s3", 30 0, L_0x7f7edc2bda38;  1 drivers
L_0x7f7edc2bda80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652bdbb90_0 .net/2u *"_s4", 31 0, L_0x7f7edc2bda80;  1 drivers
v0x559652bdbc80_0 .net *"_s6", 0 0, L_0x559652c0b880;  1 drivers
v0x559652bdbd40_0 .net "in1", 31 0, L_0x559652c0a530;  alias, 1 drivers
v0x559652bdbe70_0 .net "in2", 31 0, L_0x559652c0b1d0;  alias, 1 drivers
v0x559652bdbf50_0 .net "out", 31 0, L_0x559652c0b9c0;  alias, 1 drivers
v0x559652bdc030_0 .net "sel", 0 0, v0x559652bde920_0;  alias, 1 drivers
L_0x559652c0b790 .concat [ 1 31 0 0], v0x559652bde920_0, L_0x7f7edc2bda38;
L_0x559652c0b880 .cmp/eq 32, L_0x559652c0b790, L_0x7f7edc2bda80;
L_0x559652c0b9c0 .functor MUXZ 32, L_0x559652c0b1d0, L_0x559652c0a530, L_0x559652c0b880, C4<>;
S_0x559652bdc170 .scope module, "branch_a1_cond" "data_mux_4" 10 52, 7 36 0, S_0x559652bd9e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /INPUT 32 "in4"
    .port_info 5 /OUTPUT 32 "out"
L_0x7f7edc2bd450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559652bdc3e0_0 .net/2u *"_s0", 1 0, L_0x7f7edc2bd450;  1 drivers
v0x559652bdc4e0_0 .net *"_s10", 0 0, L_0x559652c083d0;  1 drivers
v0x559652bdc5a0_0 .net *"_s12", 31 0, L_0x559652c08470;  1 drivers
v0x559652bdc660_0 .net *"_s14", 31 0, L_0x559652c08560;  1 drivers
v0x559652bdc740_0 .net *"_s2", 0 0, L_0x559652c080f0;  1 drivers
L_0x7f7edc2bd498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x559652bdc850_0 .net/2u *"_s4", 1 0, L_0x7f7edc2bd498;  1 drivers
v0x559652bdc930_0 .net *"_s6", 0 0, L_0x559652c08330;  1 drivers
L_0x7f7edc2bd4e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x559652bdc9f0_0 .net/2u *"_s8", 1 0, L_0x7f7edc2bd4e0;  1 drivers
v0x559652bdcad0_0 .net "in1", 31 0, L_0x559652c0a290;  alias, 1 drivers
v0x559652bdcc20_0 .net "in2", 31 0, v0x559652bd42d0_0;  alias, 1 drivers
v0x559652bdccc0_0 .net "in3", 31 0, v0x559652bf00a0_0;  alias, 1 drivers
v0x559652bdcd80_0 .net "in4", 31 0, L_0x559652c0f3d0;  alias, 1 drivers
v0x559652bdce40_0 .net "out", 31 0, L_0x559652c087b0;  alias, 1 drivers
v0x559652bdcf20_0 .net "sel", 1 0, v0x559652bd89d0_0;  alias, 1 drivers
L_0x559652c080f0 .cmp/eq 2, v0x559652bd89d0_0, L_0x7f7edc2bd450;
L_0x559652c08330 .cmp/eq 2, v0x559652bd89d0_0, L_0x7f7edc2bd498;
L_0x559652c083d0 .cmp/eq 2, v0x559652bd89d0_0, L_0x7f7edc2bd4e0;
L_0x559652c08470 .functor MUXZ 32, L_0x559652c0f3d0, v0x559652bf00a0_0, L_0x559652c083d0, C4<>;
L_0x559652c08560 .functor MUXZ 32, L_0x559652c08470, v0x559652bd42d0_0, L_0x559652c08330, C4<>;
L_0x559652c087b0 .functor MUXZ 32, L_0x559652c08560, L_0x559652c0a290, L_0x559652c080f0, C4<>;
S_0x559652bdd0c0 .scope module, "branch_a2_cond" "data_mux_4" 10 61, 7 36 0, S_0x559652bd9e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /INPUT 32 "in4"
    .port_info 5 /OUTPUT 32 "out"
L_0x7f7edc2bd528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559652bdd380_0 .net/2u *"_s0", 1 0, L_0x7f7edc2bd528;  1 drivers
v0x559652bdd480_0 .net *"_s10", 0 0, L_0x559652c08a70;  1 drivers
v0x559652bdd540_0 .net *"_s12", 31 0, L_0x559652c08b60;  1 drivers
v0x559652bdd600_0 .net *"_s14", 31 0, L_0x559652c08e60;  1 drivers
v0x559652bdd6e0_0 .net *"_s2", 0 0, L_0x559652c08930;  1 drivers
L_0x7f7edc2bd570 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x559652bdd7f0_0 .net/2u *"_s4", 1 0, L_0x7f7edc2bd570;  1 drivers
v0x559652bdd8d0_0 .net *"_s6", 0 0, L_0x559652c089d0;  1 drivers
L_0x7f7edc2bd5b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x559652bdd990_0 .net/2u *"_s8", 1 0, L_0x7f7edc2bd5b8;  1 drivers
v0x559652bdda70_0 .net "in1", 31 0, L_0x559652c0a530;  alias, 1 drivers
v0x559652bddbc0_0 .net "in2", 31 0, v0x559652bd42d0_0;  alias, 1 drivers
v0x559652bddc60_0 .net "in3", 31 0, v0x559652bf00a0_0;  alias, 1 drivers
v0x559652bddd20_0 .net "in4", 31 0, L_0x559652c0f3d0;  alias, 1 drivers
v0x559652bddde0_0 .net "out", 31 0, L_0x559652c08fa0;  alias, 1 drivers
v0x559652bddec0_0 .net "sel", 1 0, v0x559652bd8ad0_0;  alias, 1 drivers
L_0x559652c08930 .cmp/eq 2, v0x559652bd8ad0_0, L_0x7f7edc2bd528;
L_0x559652c089d0 .cmp/eq 2, v0x559652bd8ad0_0, L_0x7f7edc2bd570;
L_0x559652c08a70 .cmp/eq 2, v0x559652bd8ad0_0, L_0x7f7edc2bd5b8;
L_0x559652c08b60 .functor MUXZ 32, L_0x559652c0f3d0, v0x559652bf00a0_0, L_0x559652c08a70, C4<>;
L_0x559652c08e60 .functor MUXZ 32, L_0x559652c08b60, v0x559652bd42d0_0, L_0x559652c089d0, C4<>;
L_0x559652c08fa0 .functor MUXZ 32, L_0x559652c08e60, L_0x559652c0a530, L_0x559652c08930, C4<>;
S_0x559652bde090 .scope module, "ctl" "control" 10 70, 11 3 0, S_0x559652bd9e40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "harzard"
    .port_info 3 /INPUT 32 "reg_rs_d"
    .port_info 4 /INPUT 32 "reg_rt_d"
    .port_info 5 /OUTPUT 1 "is_immd"
    .port_info 6 /OUTPUT 1 "only_shamt"
    .port_info 7 /OUTPUT 1 "mem_w"
    .port_info 8 /OUTPUT 1 "mem_r"
    .port_info 9 /OUTPUT 4 "alu_op"
    .port_info 10 /OUTPUT 1 "wb_en"
    .port_info 11 /OUTPUT 1 "branch_taken"
    .port_info 12 /OUTPUT 1 "jump_taken"
    .port_info 13 /OUTPUT 1 "terminate"
    .port_info 14 /OUTPUT 1 "is_branch"
    .port_info 15 /OUTPUT 1 "is_jal"
    .port_info 16 /OUTPUT 1 "is_jr"
v0x559652bde490_0 .var "alu_op", 3 0;
v0x559652bde590_0 .var "branch_taken", 0 0;
v0x559652bde650_0 .net "funct", 5 0, L_0x559652c09250;  1 drivers
v0x559652bde740_0 .net "harzard", 0 0, v0x559652bd9c90_0;  alias, 1 drivers
v0x559652bde830_0 .var "is_branch", 0 0;
v0x559652bde920_0 .var "is_immd", 0 0;
v0x559652bde9c0_0 .var "is_jal", 0 0;
v0x559652bdea90_0 .var "is_jr", 0 0;
v0x559652bdeb30_0 .var "jump_taken", 0 0;
v0x559652bdec60_0 .var "mem_r", 0 0;
v0x559652bded00_0 .var "mem_w", 0 0;
v0x559652bdedc0_0 .var "only_shamt", 0 0;
v0x559652bdee90_0 .net "op", 5 0, L_0x559652c091b0;  1 drivers
v0x559652bdef50_0 .net "reg_rs_d", 31 0, L_0x559652c087b0;  alias, 1 drivers
v0x559652bdf040_0 .net "reg_rt_d", 31 0, L_0x559652c08fa0;  alias, 1 drivers
v0x559652bdf110_0 .var "terminate", 0 0;
v0x559652bdf1b0_0 .var "wb_en", 0 0;
E_0x559652af1b00/0 .event edge, v0x559652b70ba0_0, v0x559652bdee90_0, v0x559652bde650_0, v0x559652bdce40_0;
E_0x559652af1b00/1 .event edge, v0x559652bddde0_0;
E_0x559652af1b00 .event/or E_0x559652af1b00/0, E_0x559652af1b00/1;
S_0x559652bdf5a0 .scope module, "dest_sel" "reg_mux" 10 95, 7 3 0, S_0x559652bd9e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "ra"
    .port_info 2 /INPUT 5 "in1"
    .port_info 3 /INPUT 5 "in2"
    .port_info 4 /OUTPUT 5 "out"
L_0x7f7edc2bd690 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x559652bdf7d0_0 .net/2u *"_s0", 4 0, L_0x7f7edc2bd690;  1 drivers
v0x559652bdf8d0_0 .net *"_s10", 4 0, L_0x559652c09bd0;  1 drivers
v0x559652bdf9b0_0 .net *"_s2", 31 0, L_0x559652c099f0;  1 drivers
L_0x7f7edc2bd6d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652bdfaa0_0 .net *"_s5", 30 0, L_0x7f7edc2bd6d8;  1 drivers
L_0x7f7edc2bd720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652bdfb80_0 .net/2u *"_s6", 31 0, L_0x7f7edc2bd720;  1 drivers
v0x559652bdfcb0_0 .net *"_s8", 0 0, L_0x559652c09a90;  1 drivers
v0x559652bdfd70_0 .net "in1", 4 0, L_0x559652c09e80;  1 drivers
v0x559652bdfe50_0 .net "in2", 4 0, L_0x559652c09fc0;  1 drivers
v0x559652bdff30_0 .net "out", 4 0, L_0x559652c09cc0;  alias, 1 drivers
v0x559652be0010_0 .net "ra", 0 0, v0x559652bde9c0_0;  alias, 1 drivers
v0x559652be00b0_0 .net "sel", 0 0, v0x559652bde920_0;  alias, 1 drivers
L_0x559652c099f0 .concat [ 1 31 0 0], v0x559652bde920_0, L_0x7f7edc2bd6d8;
L_0x559652c09a90 .cmp/eq 32, L_0x559652c099f0, L_0x7f7edc2bd720;
L_0x559652c09bd0 .functor MUXZ 5, L_0x559652c09fc0, L_0x559652c09e80, L_0x559652c09a90, C4<>;
L_0x559652c09cc0 .functor MUXZ 5, L_0x559652c09bd0, L_0x7f7edc2bd690, v0x559652bde9c0_0, C4<>;
S_0x559652be0240 .scope module, "regf" "register_file" 10 106, 12 3 0, S_0x559652bd9e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_en"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 5 "reg1"
    .port_info 6 /INPUT 5 "reg2"
    .port_info 7 /OUTPUT 32 "regd1"
    .port_info 8 /OUTPUT 32 "regd2"
L_0x559652c0a290 .functor BUFZ 32, L_0x559652c0a0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559652c0a530 .functor BUFZ 32, L_0x559652c0a350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x559652be04e0 .array "REG_FILE", 31 0, 31 0;
v0x559652be05c0_0 .net *"_s0", 31 0, L_0x559652c0a0b0;  1 drivers
v0x559652be06a0_0 .net *"_s10", 6 0, L_0x559652c0a3f0;  1 drivers
L_0x7f7edc2bd7b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559652be0760_0 .net *"_s13", 1 0, L_0x7f7edc2bd7b0;  1 drivers
v0x559652be0840_0 .net *"_s2", 6 0, L_0x559652c0a150;  1 drivers
L_0x7f7edc2bd768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559652be0970_0 .net *"_s5", 1 0, L_0x7f7edc2bd768;  1 drivers
v0x559652be0a50_0 .net *"_s8", 31 0, L_0x559652c0a350;  1 drivers
v0x559652be0b30_0 .net "clk", 0 0, v0x559652bf6190_0;  alias, 1 drivers
v0x559652be0c20_0 .var/i "i", 31 0;
v0x559652be0d90_0 .net "reg1", 4 0, L_0x559652c0a5f0;  1 drivers
v0x559652be0e70_0 .net "reg2", 4 0, L_0x559652c0a740;  1 drivers
v0x559652be0f50_0 .net "regd1", 31 0, L_0x559652c0a290;  alias, 1 drivers
v0x559652be1010_0 .net "regd2", 31 0, L_0x559652c0a530;  alias, 1 drivers
v0x559652be1120_0 .net "rst", 0 0, L_0x7f7edc2bd018;  alias, 1 drivers
v0x559652be1210_0 .net "write_data", 31 0, L_0x559652c0f3d0;  alias, 1 drivers
v0x559652be13e0_0 .net "write_en", 0 0, v0x559652bf1e70_0;  alias, 1 drivers
v0x559652be14d0_0 .net "write_reg", 4 0, v0x559652bf1a80_0;  alias, 1 drivers
E_0x559652be0460 .event negedge, v0x559652ba9c80_0;
L_0x559652c0a0b0 .array/port v0x559652be04e0, L_0x559652c0a150;
L_0x559652c0a150 .concat [ 5 2 0 0], L_0x559652c0a5f0, L_0x7f7edc2bd768;
L_0x559652c0a350 .array/port v0x559652be04e0, L_0x559652c0a3f0;
L_0x559652c0a3f0 .concat [ 5 2 0 0], L_0x559652c0a740, L_0x7f7edc2bd7b0;
S_0x559652be1860 .scope module, "rs_sel" "reg_mux" 10 162, 7 3 0, S_0x559652bd9e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "ra"
    .port_info 2 /INPUT 5 "in1"
    .port_info 3 /INPUT 5 "in2"
    .port_info 4 /OUTPUT 5 "out"
L_0x7f7edc2bdd50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x559652be1a60_0 .net/2u *"_s0", 4 0, L_0x7f7edc2bdd50;  1 drivers
v0x559652be1b60_0 .net *"_s10", 4 0, L_0x559652c0cc30;  1 drivers
v0x559652be1c40_0 .net *"_s2", 31 0, L_0x559652c0ca00;  1 drivers
L_0x7f7edc2bdd98 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652be1d00_0 .net *"_s5", 30 0, L_0x7f7edc2bdd98;  1 drivers
L_0x7f7edc2bdde0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652be1de0_0 .net/2u *"_s6", 31 0, L_0x7f7edc2bdde0;  1 drivers
v0x559652be1ec0_0 .net *"_s8", 0 0, L_0x559652c0caf0;  1 drivers
v0x559652be1f80_0 .net "in1", 4 0, L_0x559652c0ce60;  1 drivers
L_0x7f7edc2bde28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x559652be2060_0 .net "in2", 4 0, L_0x7f7edc2bde28;  1 drivers
v0x559652be2140_0 .net "out", 4 0, L_0x559652c0cd20;  alias, 1 drivers
o0x7f7edc3090a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x559652be2200_0 .net "ra", 0 0, o0x7f7edc3090a8;  0 drivers
v0x559652be22c0_0 .net "sel", 0 0, v0x559652bdedc0_0;  alias, 1 drivers
L_0x559652c0ca00 .concat [ 1 31 0 0], v0x559652bdedc0_0, L_0x7f7edc2bdd98;
L_0x559652c0caf0 .cmp/eq 32, L_0x559652c0ca00, L_0x7f7edc2bdde0;
L_0x559652c0cc30 .functor MUXZ 5, L_0x7f7edc2bde28, L_0x559652c0ce60, L_0x559652c0caf0, C4<>;
L_0x559652c0cd20 .functor MUXZ 5, L_0x559652c0cc30, L_0x7f7edc2bdd50, o0x7f7edc3090a8, C4<>;
S_0x559652be2450 .scope module, "rt_sel" "reg_mux" 10 155, 7 3 0, S_0x559652bd9e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "ra"
    .port_info 2 /INPUT 5 "in1"
    .port_info 3 /INPUT 5 "in2"
    .port_info 4 /OUTPUT 5 "out"
L_0x7f7edc2bdc30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x559652be26a0_0 .net/2u *"_s0", 4 0, L_0x7f7edc2bdc30;  1 drivers
v0x559652be27a0_0 .net *"_s10", 4 0, L_0x559652c0c690;  1 drivers
v0x559652be2880_0 .net *"_s2", 31 0, L_0x559652c0c460;  1 drivers
L_0x7f7edc2bdc78 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652be2940_0 .net *"_s5", 30 0, L_0x7f7edc2bdc78;  1 drivers
L_0x7f7edc2bdcc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652be2a20_0 .net/2u *"_s6", 31 0, L_0x7f7edc2bdcc0;  1 drivers
v0x559652be2b50_0 .net *"_s8", 0 0, L_0x559652c0c550;  1 drivers
v0x559652be2c10_0 .net "in1", 4 0, L_0x559652c0c8c0;  1 drivers
L_0x7f7edc2bdd08 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x559652be2cf0_0 .net "in2", 4 0, L_0x7f7edc2bdd08;  1 drivers
v0x559652be2dd0_0 .net "out", 4 0, L_0x559652c0c780;  alias, 1 drivers
o0x7f7edc309348 .functor BUFZ 1, C4<z>; HiZ drive
v0x559652be2f20_0 .net "ra", 0 0, o0x7f7edc309348;  0 drivers
v0x559652be2fe0_0 .net "sel", 0 0, v0x559652bde920_0;  alias, 1 drivers
L_0x559652c0c460 .concat [ 1 31 0 0], v0x559652bde920_0, L_0x7f7edc2bdc78;
L_0x559652c0c550 .cmp/eq 32, L_0x559652c0c460, L_0x7f7edc2bdcc0;
L_0x559652c0c690 .functor MUXZ 5, L_0x7f7edc2bdd08, L_0x559652c0c8c0, L_0x559652c0c550, C4<>;
L_0x559652c0c780 .functor MUXZ 5, L_0x559652c0c690, L_0x7f7edc2bdc30, o0x7f7edc309348, C4<>;
S_0x559652be3120 .scope module, "s_ext" "sign_extend" 10 122, 10 5 0, S_0x559652bd9e40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immd"
    .port_info 1 /OUTPUT 32 "signed_immd"
L_0x7f7edc2bd888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x559652c0acb0 .functor OR 32, L_0x7f7edc2bd888, L_0x559652c0ab70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f7edc2bd918 .functor BUFT 1, C4<11111111111111110000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x559652c0b0c0 .functor OR 32, L_0x7f7edc2bd918, L_0x559652c0afd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x559652be3350_0 .net *"_s1", 0 0, L_0x559652c0a850;  1 drivers
v0x559652be3450_0 .net/2u *"_s10", 31 0, L_0x7f7edc2bd888;  1 drivers
v0x559652be3530_0 .net *"_s12", 31 0, L_0x559652c0ab70;  1 drivers
L_0x7f7edc2bd8d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652be35f0_0 .net *"_s15", 15 0, L_0x7f7edc2bd8d0;  1 drivers
v0x559652be36d0_0 .net *"_s16", 31 0, L_0x559652c0acb0;  1 drivers
v0x559652be3800_0 .net/2u *"_s18", 31 0, L_0x7f7edc2bd918;  1 drivers
v0x559652be38e0_0 .net *"_s2", 31 0, L_0x559652c0a8f0;  1 drivers
v0x559652be39c0_0 .net *"_s20", 31 0, L_0x559652c0afd0;  1 drivers
L_0x7f7edc2bd960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652be3aa0_0 .net *"_s23", 15 0, L_0x7f7edc2bd960;  1 drivers
v0x559652be3c10_0 .net *"_s24", 31 0, L_0x559652c0b0c0;  1 drivers
L_0x7f7edc2bd7f8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652be3cf0_0 .net *"_s5", 30 0, L_0x7f7edc2bd7f8;  1 drivers
L_0x7f7edc2bd840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652be3dd0_0 .net/2u *"_s6", 31 0, L_0x7f7edc2bd840;  1 drivers
v0x559652be3eb0_0 .net *"_s8", 0 0, L_0x559652c0aa30;  1 drivers
v0x559652be3f70_0 .net "immd", 15 0, L_0x559652c0b350;  1 drivers
v0x559652be4050_0 .net "signed_immd", 31 0, L_0x559652c0b1d0;  alias, 1 drivers
L_0x559652c0a850 .part L_0x559652c0b350, 15, 1;
L_0x559652c0a8f0 .concat [ 1 31 0 0], L_0x559652c0a850, L_0x7f7edc2bd7f8;
L_0x559652c0aa30 .cmp/eq 32, L_0x559652c0a8f0, L_0x7f7edc2bd840;
L_0x559652c0ab70 .concat [ 16 16 0 0], L_0x559652c0b350, L_0x7f7edc2bd8d0;
L_0x559652c0afd0 .concat [ 16 16 0 0], L_0x559652c0b350, L_0x7f7edc2bd960;
L_0x559652c0b1d0 .functor MUXZ 32, L_0x559652c0b0c0, L_0x559652c0acb0, L_0x559652c0aa30, C4<>;
S_0x559652be4150 .scope module, "u_ext" "unsign_extend" 10 127, 10 15 0, S_0x559652bd9e40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "immd"
    .port_info 1 /OUTPUT 32 "unsigned_immd"
L_0x7f7edc2bd9a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x559652c0b590 .functor OR 32, L_0x7f7edc2bd9a8, L_0x559652c0b4f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x559652be4310_0 .net/2u *"_s0", 31 0, L_0x7f7edc2bd9a8;  1 drivers
v0x559652be4410_0 .net *"_s2", 31 0, L_0x559652c0b4f0;  1 drivers
L_0x7f7edc2bd9f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652be44f0_0 .net *"_s5", 26 0, L_0x7f7edc2bd9f0;  1 drivers
v0x559652be45b0_0 .net "immd", 4 0, L_0x559652c0b6a0;  1 drivers
v0x559652be4690_0 .net "unsigned_immd", 31 0, L_0x559652c0b590;  alias, 1 drivers
L_0x559652c0b4f0 .concat [ 5 27 0 0], L_0x559652c0b6a0, L_0x7f7edc2bd9f0;
S_0x559652be7630 .scope module, "if_stage" "IF_stage" 3 42, 13 33 0, S_0x559652bc29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "branch_taken"
    .port_info 3 /INPUT 1 "jump_taken"
    .port_info 4 /INPUT 32 "branch_offset"
    .port_info 5 /INPUT 1 "stall"
    .port_info 6 /INPUT 32 "new_addr"
    .port_info 7 /OUTPUT 32 "PC"
    .port_info 8 /OUTPUT 32 "instruction"
L_0x559652c06a60 .functor NOT 1, v0x559652bd9c90_0, C4<0>, C4<0>, C4<0>;
v0x559652beaae0_0 .net "PC", 31 0, v0x559652bea8e0_0;  alias, 1 drivers
L_0x7f7edc2bd0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559652beac50_0 .net *"_s10", 1 0, L_0x7f7edc2bd0a8;  1 drivers
v0x559652bead30_0 .net *"_s2", 29 0, L_0x559652bf6230;  1 drivers
L_0x7f7edc2bd060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559652beadf0_0 .net *"_s4", 1 0, L_0x7f7edc2bd060;  1 drivers
v0x559652beaed0_0 .net *"_s8", 29 0, L_0x559652bf6410;  1 drivers
v0x559652beafb0_0 .net "add_input", 31 0, L_0x559652c06880;  1 drivers
v0x559652beb0c0_0 .net "add_result", 31 0, L_0x559652c069c0;  1 drivers
v0x559652beb180_0 .net "branch_offset", 31 0, L_0x559652c098f0;  alias, 1 drivers
v0x559652beb220_0 .net "branch_taken", 0 0, v0x559652bde590_0;  alias, 1 drivers
v0x559652beb350_0 .net "clk", 0 0, v0x559652bf6190_0;  alias, 1 drivers
v0x559652beb3f0_0 .net "instruction", 31 0, L_0x559652c079d0;  alias, 1 drivers
v0x559652beb490_0 .net "jump_taken", 0 0, v0x559652bdeb30_0;  alias, 1 drivers
v0x559652beb580_0 .net "new_addr", 31 0, L_0x559652c09720;  alias, 1 drivers
v0x559652beb640_0 .net "new_addr_times_4", 31 0, L_0x559652bf64b0;  1 drivers
v0x559652beb700_0 .net "offset_times_4", 31 0, L_0x559652bf62d0;  1 drivers
v0x559652beb7c0_0 .net "rst", 0 0, L_0x7f7edc2bd018;  alias, 1 drivers
v0x559652beb860_0 .net "stall", 0 0, v0x559652bd9c90_0;  alias, 1 drivers
L_0x559652bf6230 .part L_0x559652c098f0, 0, 30;
L_0x559652bf62d0 .concat [ 2 30 0 0], L_0x7f7edc2bd060, L_0x559652bf6230;
L_0x559652bf6410 .part L_0x559652c09720, 0, 30;
L_0x559652bf64b0 .concat [ 2 30 0 0], L_0x7f7edc2bd0a8, L_0x559652bf6410;
L_0x559652c06bb0 .functor MUXZ 32, L_0x559652c069c0, L_0x559652bf64b0, v0x559652bdeb30_0, C4<>;
S_0x559652be7850 .scope module, "add_pc" "adder" 13 58, 13 3 0, S_0x559652be7630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
v0x559652be7ab0_0 .net "a", 31 0, L_0x559652c06880;  alias, 1 drivers
v0x559652be7bb0_0 .net "b", 31 0, v0x559652bea8e0_0;  alias, 1 drivers
v0x559652be7c70_0 .net "out", 31 0, L_0x559652c069c0;  alias, 1 drivers
L_0x559652c069c0 .arith/sum 32, L_0x559652c06880, v0x559652bea8e0_0;
S_0x559652be7d90 .scope module, "insRAM" "InstructionRAM" 13 72, 14 4 0, S_0x559652be7630;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "mem_out"
L_0x559652c079d0 .functor OR 32, L_0x559652c076f0, L_0x559652c07d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x559652be8090 .array "RAM", 511 0, 31 0;
L_0x7f7edc2bd1c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x559652be8170_0 .net/2u *"_s0", 31 0, L_0x7f7edc2bd1c8;  1 drivers
L_0x7f7edc2bd258 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x559652be8250_0 .net/2u *"_s10", 31 0, L_0x7f7edc2bd258;  1 drivers
v0x559652be8310_0 .net *"_s12", 31 0, L_0x559652c07020;  1 drivers
L_0x7f7edc2bd2a0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x559652be83f0_0 .net/2u *"_s14", 31 0, L_0x7f7edc2bd2a0;  1 drivers
L_0x7f7edc2bd2e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x559652be8520_0 .net/2u *"_s18", 31 0, L_0x7f7edc2bd2e8;  1 drivers
v0x559652be8600_0 .net *"_s2", 31 0, L_0x559652c06ce0;  1 drivers
L_0x7f7edc2bd330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x559652be86e0_0 .net/2u *"_s20", 31 0, L_0x7f7edc2bd330;  1 drivers
v0x559652be87c0_0 .net *"_s22", 31 0, L_0x559652c07200;  1 drivers
v0x559652be88a0_0 .net *"_s24", 31 0, L_0x559652c07330;  1 drivers
L_0x7f7edc2bd378 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x559652be8980_0 .net/2u *"_s26", 31 0, L_0x7f7edc2bd378;  1 drivers
v0x559652be8a60_0 .net *"_s30", 31 0, L_0x559652c07600;  1 drivers
v0x559652be8b40_0 .net *"_s32", 31 0, L_0x559652c076f0;  1 drivers
v0x559652be8c20_0 .net *"_s34", 31 0, L_0x559652c07890;  1 drivers
v0x559652be8d00_0 .net *"_s36", 32 0, L_0x559652c07930;  1 drivers
L_0x7f7edc2bd3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559652be8de0_0 .net *"_s39", 0 0, L_0x7f7edc2bd3c0;  1 drivers
v0x559652be8ec0_0 .net *"_s4", 31 0, L_0x559652c06d80;  1 drivers
L_0x7f7edc2bd408 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x559652be8fa0_0 .net/2u *"_s40", 32 0, L_0x7f7edc2bd408;  1 drivers
v0x559652be9080_0 .net *"_s42", 32 0, L_0x559652c07a40;  1 drivers
v0x559652be9160_0 .net *"_s44", 31 0, L_0x559652c07bd0;  1 drivers
v0x559652be9240_0 .net *"_s46", 31 0, L_0x559652c07d90;  1 drivers
L_0x7f7edc2bd210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x559652be9320_0 .net/2u *"_s6", 31 0, L_0x7f7edc2bd210;  1 drivers
v0x559652be9400_0 .net "address", 31 0, v0x559652bea8e0_0;  alias, 1 drivers
v0x559652be94c0_0 .net "address_four", 31 0, L_0x559652c06ee0;  1 drivers
v0x559652be95a0_0 .var/i "i", 31 0;
v0x559652be9680_0 .net "mem_out", 31 0, L_0x559652c079d0;  alias, 1 drivers
v0x559652be9740_0 .net "rst", 0 0, L_0x7f7edc2bd018;  alias, 1 drivers
v0x559652be97e0_0 .net "word_offset1", 31 0, L_0x559652c070c0;  1 drivers
v0x559652be98a0_0 .net "word_offset2", 31 0, L_0x559652c07470;  1 drivers
E_0x559652be7fb0 .event edge, v0x559652bd3860_0;
E_0x559652be8030 .event edge, v0x559652bc1630_0;
L_0x559652c06ce0 .arith/mod 32, v0x559652bea8e0_0, L_0x7f7edc2bd1c8;
L_0x559652c06d80 .arith/sub 32, v0x559652bea8e0_0, L_0x559652c06ce0;
L_0x559652c06ee0 .arith/div 32, L_0x559652c06d80, L_0x7f7edc2bd210;
L_0x559652c07020 .arith/mod 32, v0x559652bea8e0_0, L_0x7f7edc2bd258;
L_0x559652c070c0 .arith/mult 32, L_0x559652c07020, L_0x7f7edc2bd2a0;
L_0x559652c07200 .arith/mod 32, v0x559652bea8e0_0, L_0x7f7edc2bd330;
L_0x559652c07330 .arith/sub 32, L_0x7f7edc2bd2e8, L_0x559652c07200;
L_0x559652c07470 .arith/mult 32, L_0x559652c07330, L_0x7f7edc2bd378;
L_0x559652c07600 .array/port v0x559652be8090, L_0x559652c06ee0;
L_0x559652c076f0 .shift/l 32, L_0x559652c07600, L_0x559652c070c0;
L_0x559652c07890 .array/port v0x559652be8090, L_0x559652c07a40;
L_0x559652c07930 .concat [ 32 1 0 0], L_0x559652c06ee0, L_0x7f7edc2bd3c0;
L_0x559652c07a40 .arith/sum 33, L_0x559652c07930, L_0x7f7edc2bd408;
L_0x559652c07bd0 .shift/l 32, L_0x559652c07890, L_0x559652c07470;
L_0x559652c07d90 .shift/r 32, L_0x559652c07bd0, L_0x559652c07470;
S_0x559652be9a00 .scope module, "is_branch" "data_mux" 13 51, 7 14 0, S_0x559652be7630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
v0x559652be9c20_0 .net *"_s0", 31 0, L_0x559652bf65f0;  1 drivers
L_0x7f7edc2bd0f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652be9ce0_0 .net *"_s3", 30 0, L_0x7f7edc2bd0f0;  1 drivers
L_0x7f7edc2bd138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652be9dc0_0 .net/2u *"_s4", 31 0, L_0x7f7edc2bd138;  1 drivers
v0x559652be9eb0_0 .net *"_s6", 0 0, L_0x559652c06740;  1 drivers
L_0x7f7edc2bd180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x559652be9f70_0 .net "in1", 31 0, L_0x7f7edc2bd180;  1 drivers
v0x559652bea0a0_0 .net "in2", 31 0, L_0x559652bf62d0;  alias, 1 drivers
v0x559652bea180_0 .net "out", 31 0, L_0x559652c06880;  alias, 1 drivers
v0x559652bea240_0 .net "sel", 0 0, v0x559652bde590_0;  alias, 1 drivers
L_0x559652bf65f0 .concat [ 1 31 0 0], v0x559652bde590_0, L_0x7f7edc2bd0f0;
L_0x559652c06740 .cmp/eq 32, L_0x559652bf65f0, L_0x7f7edc2bd138;
L_0x559652c06880 .functor MUXZ 32, L_0x559652bf62d0, L_0x7f7edc2bd180, L_0x559652c06740, C4<>;
S_0x559652bea390 .scope module, "pc_reg" "register" 13 64, 13 13 0, S_0x559652be7630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 32 "out"
v0x559652bea5e0_0 .net "clk", 0 0, v0x559652bf6190_0;  alias, 1 drivers
v0x559652bea730_0 .net "en", 0 0, L_0x559652c06a60;  1 drivers
v0x559652bea7f0_0 .net "in", 31 0, L_0x559652c06bb0;  1 drivers
v0x559652bea8e0_0 .var "out", 31 0;
v0x559652bea9a0_0 .net "rst", 0 0, L_0x7f7edc2bd018;  alias, 1 drivers
S_0x559652bebb10 .scope module, "mem" "MEM_stage" 3 223, 15 3 0, S_0x559652bc29c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "mem_w"
    .port_info 3 /INPUT 32 "alu_result"
    .port_info 4 /INPUT 32 "st_data"
    .port_info 5 /INPUT 1 "terminate"
    .port_info 6 /OUTPUT 32 "mem_out"
    .port_info 7 /OUTPUT 32 "alu_out"
L_0x559652c0b480 .functor BUFZ 32, v0x559652bf00a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x559652bed860_0 .net "alu_out", 31 0, L_0x559652c0b480;  alias, 1 drivers
v0x559652bed960_0 .net "alu_result", 31 0, v0x559652bf00a0_0;  alias, 1 drivers
v0x559652beda20_0 .net "clk", 0 0, v0x559652bf6190_0;  alias, 1 drivers
v0x559652bedac0_0 .net "mem_out", 31 0, L_0x559652c0eb80;  alias, 1 drivers
v0x559652bedb90_0 .net "mem_w", 0 0, v0x559652bf0480_0;  alias, 1 drivers
v0x559652bedc30_0 .net "rst", 0 0, L_0x7f7edc2bd018;  alias, 1 drivers
v0x559652bedde0_0 .net "st_data", 31 0, v0x559652bf0910_0;  alias, 1 drivers
v0x559652bedeb0_0 .net "terminate", 0 0, v0x559652bf0ac0_0;  alias, 1 drivers
S_0x559652bebce0 .scope module, "m" "MainMemory" 15 14, 16 3 0, S_0x559652bebb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "mem_w"
    .port_info 3 /INPUT 1 "terminate"
    .port_info 4 /INPUT 32 "address"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /OUTPUT 32 "data_out"
v0x559652bec040 .array "DATA_RAM", 2047 0, 7 0;
v0x559652bec120_0 .net *"_s0", 7 0, L_0x559652c0e0b0;  1 drivers
v0x559652bec200_0 .net *"_s10", 32 0, L_0x559652c0e290;  1 drivers
v0x559652bec2f0_0 .net *"_s12", 7 0, L_0x559652c0e450;  1 drivers
v0x559652bec3d0_0 .net *"_s14", 32 0, L_0x559652c0e4f0;  1 drivers
L_0x7f7edc2be0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559652bec500_0 .net *"_s17", 0 0, L_0x7f7edc2be0b0;  1 drivers
L_0x7f7edc2be0f8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x559652bec5e0_0 .net/2u *"_s18", 32 0, L_0x7f7edc2be0f8;  1 drivers
v0x559652bec6c0_0 .net *"_s2", 7 0, L_0x559652c0e150;  1 drivers
v0x559652bec7a0_0 .net *"_s20", 32 0, L_0x559652c0e620;  1 drivers
v0x559652bec910_0 .net *"_s22", 7 0, L_0x559652c0e7b0;  1 drivers
v0x559652bec9f0_0 .net *"_s24", 32 0, L_0x559652c0e8a0;  1 drivers
L_0x7f7edc2be140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559652becad0_0 .net *"_s27", 0 0, L_0x7f7edc2be140;  1 drivers
L_0x7f7edc2be188 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x559652becbb0_0 .net/2u *"_s28", 32 0, L_0x7f7edc2be188;  1 drivers
v0x559652becc90_0 .net *"_s30", 32 0, L_0x559652c0e990;  1 drivers
v0x559652becd70_0 .net *"_s4", 32 0, L_0x559652c0e1f0;  1 drivers
L_0x7f7edc2be020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559652bece50_0 .net *"_s7", 0 0, L_0x7f7edc2be020;  1 drivers
L_0x7f7edc2be068 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x559652becf30_0 .net/2u *"_s8", 32 0, L_0x7f7edc2be068;  1 drivers
v0x559652bed120_0 .net "address", 31 0, v0x559652bf00a0_0;  alias, 1 drivers
v0x559652bed1e0_0 .net "clk", 0 0, v0x559652bf6190_0;  alias, 1 drivers
v0x559652bed280_0 .net "data_out", 31 0, L_0x559652c0eb80;  alias, 1 drivers
v0x559652bed360_0 .var/i "i", 31 0;
v0x559652bed440_0 .net "mem_w", 0 0, v0x559652bf0480_0;  alias, 1 drivers
v0x559652bed500_0 .net "rst", 0 0, L_0x7f7edc2bd018;  alias, 1 drivers
v0x559652bed5a0_0 .net "terminate", 0 0, v0x559652bf0ac0_0;  alias, 1 drivers
v0x559652bed660_0 .net "write_data", 31 0, v0x559652bf0910_0;  alias, 1 drivers
E_0x559652bebfc0 .event edge, v0x559652bed5a0_0;
L_0x559652c0e0b0 .array/port v0x559652bec040, v0x559652bf00a0_0;
L_0x559652c0e150 .array/port v0x559652bec040, L_0x559652c0e290;
L_0x559652c0e1f0 .concat [ 32 1 0 0], v0x559652bf00a0_0, L_0x7f7edc2be020;
L_0x559652c0e290 .arith/sum 33, L_0x559652c0e1f0, L_0x7f7edc2be068;
L_0x559652c0e450 .array/port v0x559652bec040, L_0x559652c0e620;
L_0x559652c0e4f0 .concat [ 32 1 0 0], v0x559652bf00a0_0, L_0x7f7edc2be0b0;
L_0x559652c0e620 .arith/sum 33, L_0x559652c0e4f0, L_0x7f7edc2be0f8;
L_0x559652c0e7b0 .array/port v0x559652bec040, L_0x559652c0e990;
L_0x559652c0e8a0 .concat [ 32 1 0 0], v0x559652bf00a0_0, L_0x7f7edc2be140;
L_0x559652c0e990 .arith/sum 33, L_0x559652c0e8a0, L_0x7f7edc2be188;
L_0x559652c0eb80 .concat [ 8 8 8 8], L_0x559652c0e7b0, L_0x559652c0e450, L_0x559652c0e150, L_0x559652c0e0b0;
S_0x559652bee070 .scope module, "pip_reg2" "ID_to_EX" 3 122, 17 3 0, S_0x559652bc29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "mem_w_in"
    .port_info 3 /INPUT 1 "mem_r_in"
    .port_info 4 /INPUT 1 "wb_en_in"
    .port_info 5 /INPUT 4 "alu_op_in"
    .port_info 6 /INPUT 5 "reg_rs_in"
    .port_info 7 /INPUT 5 "reg_rt_in"
    .port_info 8 /INPUT 5 "reg_dest_in"
    .port_info 9 /INPUT 32 "alu_1_data_in"
    .port_info 10 /INPUT 32 "alu_2_data_in"
    .port_info 11 /INPUT 32 "st_data_in"
    .port_info 12 /INPUT 1 "terminate_in"
    .port_info 13 /OUTPUT 1 "mem_w_out"
    .port_info 14 /OUTPUT 1 "mem_r_out"
    .port_info 15 /OUTPUT 1 "wb_en_out"
    .port_info 16 /OUTPUT 4 "alu_op_out"
    .port_info 17 /OUTPUT 5 "reg_rs_out"
    .port_info 18 /OUTPUT 5 "reg_rt_out"
    .port_info 19 /OUTPUT 5 "reg_dest_out"
    .port_info 20 /OUTPUT 32 "alu_1_data_out"
    .port_info 21 /OUTPUT 32 "alu_2_data_out"
    .port_info 22 /OUTPUT 32 "st_data_out"
    .port_info 23 /OUTPUT 1 "terminate_out"
v0x559652bee440_0 .net "alu_1_data_in", 31 0, L_0x559652c0c0c0;  alias, 1 drivers
v0x559652bee520_0 .var "alu_1_data_out", 31 0;
v0x559652bee630_0 .net "alu_2_data_in", 31 0, L_0x559652c0b9c0;  alias, 1 drivers
v0x559652bee720_0 .var "alu_2_data_out", 31 0;
v0x559652bee830_0 .net "alu_op_in", 3 0, v0x559652bde490_0;  alias, 1 drivers
v0x559652bee990_0 .var "alu_op_out", 3 0;
v0x559652beeaa0_0 .net "clk", 0 0, v0x559652bf6190_0;  alias, 1 drivers
v0x559652beec50_0 .net "mem_r_in", 0 0, v0x559652bdec60_0;  alias, 1 drivers
v0x559652beed40_0 .var "mem_r_out", 0 0;
v0x559652beede0_0 .net "mem_w_in", 0 0, v0x559652bded00_0;  alias, 1 drivers
v0x559652beee80_0 .var "mem_w_out", 0 0;
v0x559652beef20_0 .net "reg_dest_in", 4 0, L_0x559652c09cc0;  alias, 1 drivers
v0x559652bef030_0 .var "reg_dest_out", 4 0;
v0x559652bef0f0_0 .net "reg_rs_in", 4 0, L_0x559652c0cd20;  alias, 1 drivers
v0x559652bef1b0_0 .var "reg_rs_out", 4 0;
v0x559652bef270_0 .net "reg_rt_in", 4 0, L_0x559652c0c780;  alias, 1 drivers
v0x559652bef3a0_0 .var "reg_rt_out", 4 0;
v0x559652bef570_0 .net "rst", 0 0, L_0x7f7edc2bd018;  alias, 1 drivers
v0x559652bef610_0 .net "st_data_in", 31 0, L_0x559652c0a7e0;  alias, 1 drivers
v0x559652bef6b0_0 .var "st_data_out", 31 0;
v0x559652bef750_0 .net "terminate_in", 0 0, v0x559652bdf110_0;  alias, 1 drivers
v0x559652bef7f0_0 .var "terminate_out", 0 0;
v0x559652bef8b0_0 .net "wb_en_in", 0 0, v0x559652bdf1b0_0;  alias, 1 drivers
v0x559652bef9a0_0 .var "wb_en_out", 0 0;
S_0x559652befdf0 .scope module, "pip_reg3" "EX_to_MEM" 3 201, 18 3 0, S_0x559652bc29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "alu_in"
    .port_info 3 /INPUT 32 "st_data_in"
    .port_info 4 /INPUT 1 "mem_w_in"
    .port_info 5 /INPUT 1 "mem_r_in"
    .port_info 6 /INPUT 1 "wb_en_in"
    .port_info 7 /INPUT 5 "reg_dest_in"
    .port_info 8 /INPUT 1 "terminate_in"
    .port_info 9 /OUTPUT 1 "mem_w_out"
    .port_info 10 /OUTPUT 1 "mem_r_out"
    .port_info 11 /OUTPUT 1 "wb_en_out"
    .port_info 12 /OUTPUT 5 "reg_dest_out"
    .port_info 13 /OUTPUT 32 "alu_out"
    .port_info 14 /OUTPUT 32 "st_data_out"
    .port_info 15 /OUTPUT 1 "terminate_out"
v0x559652beffc0_0 .net "alu_in", 31 0, v0x559652bd42d0_0;  alias, 1 drivers
v0x559652bf00a0_0 .var "alu_out", 31 0;
v0x559652bf0160_0 .net "clk", 0 0, v0x559652bf6190_0;  alias, 1 drivers
v0x559652bf0200_0 .net "mem_r_in", 0 0, v0x559652beed40_0;  alias, 1 drivers
v0x559652bf02f0_0 .var "mem_r_out", 0 0;
v0x559652bf03e0_0 .net "mem_w_in", 0 0, v0x559652beee80_0;  alias, 1 drivers
v0x559652bf0480_0 .var "mem_w_out", 0 0;
v0x559652bf0570_0 .net "reg_dest_in", 4 0, v0x559652bef030_0;  alias, 1 drivers
v0x559652bf06a0_0 .var "reg_dest_out", 4 0;
v0x559652bf07d0_0 .net "rst", 0 0, L_0x7f7edc2bd018;  alias, 1 drivers
v0x559652bf0870_0 .net "st_data_in", 31 0, L_0x559652c0de70;  alias, 1 drivers
v0x559652bf0910_0 .var "st_data_out", 31 0;
v0x559652bf0a20_0 .net "terminate_in", 0 0, v0x559652bef7f0_0;  alias, 1 drivers
v0x559652bf0ac0_0 .var "terminate_out", 0 0;
v0x559652bf0bb0_0 .net "wb_en_in", 0 0, v0x559652bef9a0_0;  alias, 1 drivers
v0x559652bf0ca0_0 .var "wb_en_out", 0 0;
S_0x559652bf1000 .scope module, "pip_reg4" "MEM_to_WB" 3 236, 19 3 0, S_0x559652bc29c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wb_in"
    .port_info 3 /INPUT 1 "mem_r_in"
    .port_info 4 /INPUT 32 "mem_result_in"
    .port_info 5 /INPUT 32 "alu_result_in"
    .port_info 6 /INPUT 5 "reg_dest_in"
    .port_info 7 /INPUT 1 "terminate_in"
    .port_info 8 /OUTPUT 1 "wb_out"
    .port_info 9 /OUTPUT 1 "mem_r_out"
    .port_info 10 /OUTPUT 32 "mem_result_out"
    .port_info 11 /OUTPUT 32 "alu_result_out"
    .port_info 12 /OUTPUT 5 "reg_dest_out"
    .port_info 13 /OUTPUT 1 "terminate_out"
v0x559652bf13b0_0 .net "alu_result_in", 31 0, L_0x559652c0b480;  alias, 1 drivers
v0x559652bf1490_0 .var "alu_result_out", 31 0;
v0x559652bf1550_0 .net "clk", 0 0, v0x559652bf6190_0;  alias, 1 drivers
v0x559652bf15f0_0 .net "mem_r_in", 0 0, v0x559652bf02f0_0;  alias, 1 drivers
v0x559652bf16e0_0 .var "mem_r_out", 0 0;
v0x559652bf17d0_0 .net "mem_result_in", 31 0, L_0x559652c0eb80;  alias, 1 drivers
v0x559652bf18e0_0 .var "mem_result_out", 31 0;
v0x559652bf19c0_0 .net "reg_dest_in", 4 0, v0x559652bf06a0_0;  alias, 1 drivers
v0x559652bf1a80_0 .var "reg_dest_out", 4 0;
v0x559652bf1bd0_0 .net "rst", 0 0, L_0x7f7edc2bd018;  alias, 1 drivers
v0x559652bf1c70_0 .net "terminate_in", 0 0, v0x559652bf0ac0_0;  alias, 1 drivers
v0x559652bf1d10_0 .var "terminate_out", 0 0;
v0x559652bf1dd0_0 .net "wb_in", 0 0, v0x559652bf0ca0_0;  alias, 1 drivers
v0x559652bf1e70_0 .var "wb_out", 0 0;
S_0x559652bf21e0 .scope module, "wb" "WB_stage" 3 254, 20 3 0, S_0x559652bc29c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_r"
    .port_info 1 /INPUT 32 "mem_result"
    .port_info 2 /INPUT 32 "alu_result"
    .port_info 3 /INPUT 1 "terminate"
    .port_info 4 /OUTPUT 32 "wb_data"
v0x559652bf2c10_0 .net "alu_result", 31 0, v0x559652bf1490_0;  alias, 1 drivers
v0x559652bf2d40_0 .net "mem_r", 0 0, v0x559652bf16e0_0;  alias, 1 drivers
v0x559652bf2e50_0 .net "mem_result", 31 0, v0x559652bf18e0_0;  alias, 1 drivers
v0x559652bf2f40_0 .net "terminate", 0 0, v0x559652bf1d10_0;  alias, 1 drivers
v0x559652bf2fe0_0 .net "wb_data", 31 0, L_0x559652c0f3d0;  alias, 1 drivers
E_0x559652bebed0 .event edge, v0x559652bf1d10_0;
S_0x559652bf23a0 .scope module, "wb_data_sel" "data_mux" 20 13, 7 14 0, S_0x559652bf21e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
v0x559652bf25b0_0 .net *"_s0", 31 0, L_0x559652c0ed50;  1 drivers
L_0x7f7edc2be1d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652bf26b0_0 .net *"_s3", 30 0, L_0x7f7edc2be1d0;  1 drivers
L_0x7f7edc2be218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559652bf2790_0 .net/2u *"_s4", 31 0, L_0x7f7edc2be218;  1 drivers
v0x559652bf2850_0 .net *"_s6", 0 0, L_0x559652c0f290;  1 drivers
v0x559652bf2910_0 .net "in1", 31 0, v0x559652bf1490_0;  alias, 1 drivers
v0x559652bf29d0_0 .net "in2", 31 0, v0x559652bf18e0_0;  alias, 1 drivers
v0x559652bf2a70_0 .net "out", 31 0, L_0x559652c0f3d0;  alias, 1 drivers
v0x559652bf2b10_0 .net "sel", 0 0, v0x559652bf16e0_0;  alias, 1 drivers
L_0x559652c0ed50 .concat [ 1 31 0 0], v0x559652bf16e0_0, L_0x7f7edc2be1d0;
L_0x559652c0f290 .cmp/eq 32, L_0x559652c0ed50, L_0x7f7edc2be218;
L_0x559652c0f3d0 .functor MUXZ 32, v0x559652bf18e0_0, v0x559652bf1490_0, L_0x559652c0f290, C4<>;
    .scope S_0x559652bea390;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559652bea8e0_0, 0;
    %end;
    .thread T_0;
    .scope S_0x559652bea390;
T_1 ;
    %wait E_0x559652af13c0;
    %load/vec4 v0x559652bea9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559652bea8e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x559652bea730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x559652bea7f0_0;
    %assign/vec4 v0x559652bea8e0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x559652be7d90;
T_2 ;
    %vpi_call 14 23 "$readmemb", "machine_code6.txt", v0x559652be8090 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x559652be7d90;
T_3 ;
    %wait E_0x559652be8030;
    %vpi_call 14 27 "$display", "address:PC:%b", v0x559652be9400_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x559652be7d90;
T_4 ;
    %wait E_0x559652be7fb0;
    %load/vec4 v0x559652be9740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559652be95a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x559652be95a0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x559652be95a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559652be8090, 0, 4;
    %load/vec4 v0x559652be95a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559652be95a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x559652be7630;
T_5 ;
    %vpi_call 13 48 "$display", "init if" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x559652bbcf70;
T_6 ;
    %vpi_call 4 12 "$display", "init if-to-id" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x559652bbcf70;
T_7 ;
    %vpi_call 4 17 "$display", "init ift0id" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559652bd3780_0, 0;
    %end;
    .thread T_7;
    .scope S_0x559652bbcf70;
T_8 ;
    %wait E_0x559652af13c0;
    %load/vec4 v0x559652bd3860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559652bb9050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559652bd3780_0, 0;
    %vpi_call 4 25 "$display", "rst" {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x559652b70ba0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x559652bbf080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559652bb9050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559652bd3780_0, 0;
    %vpi_call 4 31 "$display", "flush" {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x559652bc1630_0;
    %assign/vec4 v0x559652bb9050_0, 0;
    %load/vec4 v0x559652bd36a0_0;
    %assign/vec4 v0x559652bd3780_0, 0;
    %vpi_call 4 35 "$display", "ins!:%b", v0x559652bd36a0_0 {0 0 0};
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %vpi_call 4 38 "$display", "freeze:%b", v0x559652b70ba0_0 {0 0 0};
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x559652bd87e0;
T_9 ;
    %vpi_call 8 67 "$display", "init forward" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %assign/vec4 v0x559652bd8ad0_0, 0;
    %assign/vec4 v0x559652bd89d0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x559652bd87e0;
T_10 ;
    %wait E_0x559652af1e50;
    %load/vec4 v0x559652bd8bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %assign/vec4 v0x559652bd8ad0_0, 0;
    %assign/vec4 v0x559652bd89d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x559652bd8c50_0;
    %load/vec4 v0x559652bd8ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559652bd8ea0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x559652bd9040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559652bd89d0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd89d0_0, 0;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x559652bd8d10_0;
    %load/vec4 v0x559652bd8ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559652bd8ea0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x559652bd9190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x559652bd89d0_0, 0;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd89d0_0, 0;
T_10.9 ;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x559652bd8e00_0;
    %load/vec4 v0x559652bd8ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559652bd8ea0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x559652bd9260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x559652bd89d0_0, 0;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd89d0_0, 0;
T_10.13 ;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd89d0_0, 0;
T_10.11 ;
T_10.7 ;
T_10.3 ;
    %load/vec4 v0x559652bd8c50_0;
    %load/vec4 v0x559652bd8f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559652bd8f60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0x559652bd9040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559652bd8ad0_0, 0;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd8ad0_0, 0;
T_10.17 ;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0x559652bd8d10_0;
    %load/vec4 v0x559652bd8f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559652bd8f60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v0x559652bd9190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x559652bd8ad0_0, 0;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd8ad0_0, 0;
T_10.21 ;
    %jmp T_10.19;
T_10.18 ;
    %load/vec4 v0x559652bd8e00_0;
    %load/vec4 v0x559652bd8f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559652bd8f60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v0x559652bd9260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x559652bd8ad0_0, 0;
    %jmp T_10.25;
T_10.24 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd8ad0_0, 0;
T_10.25 ;
    %jmp T_10.23;
T_10.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd8ad0_0, 0;
T_10.23 ;
T_10.19 ;
T_10.15 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x559652bde090;
T_11 ;
    %vpi_call 11 15 "$display", "init control" {0 0 0};
    %pushi/vec4 0, 0, 15;
    %split/vec4 1;
    %assign/vec4 v0x559652bdea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bde9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bde830_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdf110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdeb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdedc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bde590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdec60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bded00_0, 0;
    %assign/vec4 v0x559652bde920_0, 0;
    %end;
    .thread T_11;
    .scope S_0x559652bde090;
T_12 ;
    %wait E_0x559652af1b00;
    %load/vec4 v0x559652bde740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 15;
    %split/vec4 1;
    %assign/vec4 v0x559652bdea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bde9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bde830_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdf110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdeb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdedc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bde590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdec60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bded00_0, 0;
    %assign/vec4 v0x559652bde920_0, 0;
    %load/vec4 v0x559652bdee90_0;
    %pushi/vec4 63, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559652bde650_0;
    %pushi/vec4 63, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf110_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559652bdf110_0, 0;
T_12.3 ;
    %load/vec4 v0x559652bdee90_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bde920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bded00_0, 0;
    %jmp T_12.16;
T_12.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bde920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdec60_0, 0;
    %jmp T_12.16;
T_12.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bde920_0, 0;
    %jmp T_12.16;
T_12.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bde920_0, 0;
    %jmp T_12.16;
T_12.8 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bde920_0, 0;
    %jmp T_12.16;
T_12.9 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bde920_0, 0;
    %jmp T_12.16;
T_12.10 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bde920_0, 0;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0x559652bdef50_0;
    %load/vec4 v0x559652bdf040_0;
    %cmp/e;
    %jmp/0xz  T_12.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bde590_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559652bde590_0, 0;
T_12.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bde830_0, 0;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0x559652bdef50_0;
    %load/vec4 v0x559652bdf040_0;
    %cmp/e;
    %jmp/0xz  T_12.19, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559652bde590_0, 0;
    %jmp T_12.20;
T_12.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bde590_0, 0;
T_12.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bde830_0, 0;
    %jmp T_12.16;
T_12.13 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdeb30_0, 0;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdeb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bde9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0x559652bde650_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %pushi/vec4 0, 0, 12;
    %split/vec4 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdf110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdeb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdedc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bde590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bdec60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bded00_0, 0;
    %assign/vec4 v0x559652bde920_0, 0;
    %jmp T_12.39;
T_12.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %jmp T_12.39;
T_12.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %jmp T_12.39;
T_12.23 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %jmp T_12.39;
T_12.24 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %jmp T_12.39;
T_12.25 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %jmp T_12.39;
T_12.26 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %jmp T_12.39;
T_12.27 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %jmp T_12.39;
T_12.28 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %jmp T_12.39;
T_12.29 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdedc0_0, 0;
    %jmp T_12.39;
T_12.30 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %jmp T_12.39;
T_12.31 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdedc0_0, 0;
    %jmp T_12.39;
T_12.32 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %jmp T_12.39;
T_12.33 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdedc0_0, 0;
    %jmp T_12.39;
T_12.34 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %jmp T_12.39;
T_12.35 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdeb30_0, 0;
    %jmp T_12.39;
T_12.36 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %jmp T_12.39;
T_12.37 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x559652bde490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdeb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559652bdea90_0, 0;
    %jmp T_12.39;
T_12.39 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0x559652bdf1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bded00_0, 0;
    %assign/vec4 v0x559652bde490_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x559652be0240;
T_13 ;
    %vpi_call 12 18 "$monitor", "%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:", &A<v0x559652be04e0, 0>, &A<v0x559652be04e0, 1>, &A<v0x559652be04e0, 2>, &A<v0x559652be04e0, 3>, &A<v0x559652be04e0, 4>, &A<v0x559652be04e0, 5>, &A<v0x559652be04e0, 6>, &A<v0x559652be04e0, 7>, &A<v0x559652be04e0, 8>, &A<v0x559652be04e0, 9>, &A<v0x559652be04e0, 10>, &A<v0x559652be04e0, 11>, &A<v0x559652be04e0, 12>, &A<v0x559652be04e0, 13>, &A<v0x559652be04e0, 14>, &A<v0x559652be04e0, 15>, &A<v0x559652be04e0, 16>, &A<v0x559652be04e0, 17>, &A<v0x559652be04e0, 18>, &A<v0x559652be04e0, 19>, &A<v0x559652be04e0, 20>, &A<v0x559652be04e0, 21>, &A<v0x559652be04e0, 22>, &A<v0x559652be04e0, 23>, &A<v0x559652be04e0, 24>, &A<v0x559652be04e0, 25>, &A<v0x559652be04e0, 26>, &A<v0x559652be04e0, 27>, &A<v0x559652be04e0, 28>, &A<v0x559652be04e0, 29>, &A<v0x559652be04e0, 30>, &A<v0x559652be04e0, 31> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559652be0c20_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x559652be0c20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x559652be0c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559652be04e0, 0, 4;
    %load/vec4 v0x559652be0c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559652be0c20_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x559652be0240;
T_14 ;
    %wait E_0x559652be0460;
    %load/vec4 v0x559652be13e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x559652be1210_0;
    %load/vec4 v0x559652be14d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559652be04e0, 0, 4;
T_14.0 ;
    %load/vec4 v0x559652be1120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559652be0c20_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x559652be0c20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x559652be0c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559652be04e0, 0, 4;
    %load/vec4 v0x559652be0c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559652be0c20_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
T_14.2 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x559652bee070;
T_15 ;
    %vpi_call 17 27 "$display", "init idtoex" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x559652bef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bef9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652beed40_0, 0;
    %assign/vec4 v0x559652beee80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559652bee990_0, 0;
    %pushi/vec4 0, 0, 15;
    %split/vec4 5;
    %assign/vec4 v0x559652bef030_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x559652bef3a0_0, 0;
    %assign/vec4 v0x559652bef1b0_0, 0;
    %pushi/vec4 0, 0, 96;
    %split/vec4 32;
    %assign/vec4 v0x559652bef6b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x559652bee720_0, 0;
    %assign/vec4 v0x559652bee520_0, 0;
    %end;
    .thread T_15;
    .scope S_0x559652bee070;
T_16 ;
    %wait E_0x559652af13c0;
    %load/vec4 v0x559652bef570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x559652bef7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bef9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652beed40_0, 0;
    %assign/vec4 v0x559652beee80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559652bee990_0, 0;
    %pushi/vec4 0, 0, 15;
    %split/vec4 5;
    %assign/vec4 v0x559652bef030_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x559652bef3a0_0, 0;
    %assign/vec4 v0x559652bef1b0_0, 0;
    %pushi/vec4 0, 0, 96;
    %split/vec4 32;
    %assign/vec4 v0x559652bef6b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x559652bee720_0, 0;
    %assign/vec4 v0x559652bee520_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x559652beede0_0;
    %assign/vec4 v0x559652beee80_0, 0;
    %load/vec4 v0x559652beec50_0;
    %assign/vec4 v0x559652beed40_0, 0;
    %load/vec4 v0x559652bef8b0_0;
    %assign/vec4 v0x559652bef9a0_0, 0;
    %load/vec4 v0x559652bee830_0;
    %assign/vec4 v0x559652bee990_0, 0;
    %load/vec4 v0x559652bef0f0_0;
    %assign/vec4 v0x559652bef1b0_0, 0;
    %load/vec4 v0x559652bef270_0;
    %assign/vec4 v0x559652bef3a0_0, 0;
    %load/vec4 v0x559652beef20_0;
    %assign/vec4 v0x559652bef030_0, 0;
    %load/vec4 v0x559652bee440_0;
    %assign/vec4 v0x559652bee520_0, 0;
    %load/vec4 v0x559652bee630_0;
    %assign/vec4 v0x559652bee720_0, 0;
    %load/vec4 v0x559652bef610_0;
    %assign/vec4 v0x559652bef6b0_0, 0;
    %load/vec4 v0x559652bef750_0;
    %assign/vec4 v0x559652bef7f0_0, 0;
    %vpi_call 17 52 "$display", "ID to Ex part" {0 0 0};
    %vpi_call 17 53 "$display", "mem_w:%b, mem_r:%b, reg_rs:%d, reg_rt: %d, reg_rd:%d, wb_en:%b, alu_op:%d, alu_1_data:%b, alu_2_data:%b", v0x559652beede0_0, v0x559652beec50_0, v0x559652bef0f0_0, v0x559652bef270_0, v0x559652beef20_0, v0x559652bef8b0_0, v0x559652bee830_0, v0x559652bee440_0, v0x559652bee630_0 {0 0 0};
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x559652bd9450;
T_17 ;
    %vpi_call 9 9 "$display", "init loadstall" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x559652bd9450;
T_18 ;
    %wait E_0x559652bd9710;
    %load/vec4 v0x559652bd9870_0;
    %load/vec4 v0x559652bd99d0_0;
    %load/vec4 v0x559652bd9bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559652bd99d0_0;
    %load/vec4 v0x559652bd9ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x559652bd9c90_0;
    %load/vec4 v0x559652bd9790_0;
    %and;
    %load/vec4 v0x559652bd9930_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_18.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.1, 9;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.1, 9;
 ; End of false expr.
    %blend;
T_18.1;
    %pad/s 1;
    %assign/vec4 v0x559652bd9c90_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x559652bd9450;
T_19 ;
    %wait E_0x559652bc3ef0;
    %vpi_call 9 20 "$display", "stall change: %b, mem_r_EX:%b, mem_r_MEM:%b, is_branch:%b", v0x559652bd9c90_0, v0x559652bd9870_0, v0x559652bd9930_0, v0x559652bd9790_0 {0 0 0};
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x559652bd3db0;
T_20 ;
    %wait E_0x559652af1500;
    %load/vec4 v0x559652bd4030_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559652bd42d0_0, 0;
    %jmp T_20.14;
T_20.0 ;
    %load/vec4 v0x559652bd4130_0;
    %load/vec4 v0x559652bd4210_0;
    %add;
    %assign/vec4 v0x559652bd42d0_0, 0;
    %jmp T_20.14;
T_20.1 ;
    %load/vec4 v0x559652bd4130_0;
    %load/vec4 v0x559652bd4210_0;
    %add;
    %assign/vec4 v0x559652bd42d0_0, 0;
    %jmp T_20.14;
T_20.2 ;
    %load/vec4 v0x559652bd4130_0;
    %load/vec4 v0x559652bd4210_0;
    %and;
    %assign/vec4 v0x559652bd42d0_0, 0;
    %jmp T_20.14;
T_20.3 ;
    %load/vec4 v0x559652bd4130_0;
    %load/vec4 v0x559652bd4210_0;
    %or;
    %assign/vec4 v0x559652bd42d0_0, 0;
    %jmp T_20.14;
T_20.4 ;
    %load/vec4 v0x559652bd4130_0;
    %load/vec4 v0x559652bd4210_0;
    %xor;
    %assign/vec4 v0x559652bd42d0_0, 0;
    %jmp T_20.14;
T_20.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559652bd42d0_0, 0;
    %jmp T_20.14;
T_20.6 ;
    %load/vec4 v0x559652bd4130_0;
    %load/vec4 v0x559652bd4210_0;
    %sub;
    %assign/vec4 v0x559652bd42d0_0, 0;
    %jmp T_20.14;
T_20.7 ;
    %load/vec4 v0x559652bd4130_0;
    %load/vec4 v0x559652bd4210_0;
    %sub;
    %assign/vec4 v0x559652bd42d0_0, 0;
    %jmp T_20.14;
T_20.8 ;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x559652bd4130_0;
    %load/vec4 v0x559652bd4210_0;
    %or;
    %xor;
    %assign/vec4 v0x559652bd42d0_0, 0;
    %jmp T_20.14;
T_20.9 ;
    %load/vec4 v0x559652bd4210_0;
    %ix/getv 4, v0x559652bd4130_0;
    %shiftl 4;
    %assign/vec4 v0x559652bd42d0_0, 0;
    %jmp T_20.14;
T_20.10 ;
    %load/vec4 v0x559652bd4210_0;
    %ix/getv 4, v0x559652bd4130_0;
    %shiftr 4;
    %assign/vec4 v0x559652bd42d0_0, 0;
    %jmp T_20.14;
T_20.11 ;
    %load/vec4 v0x559652bd4210_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_20.15, 8;
    %load/vec4 v0x559652bd4210_0;
    %ix/getv 4, v0x559652bd4130_0;
    %shiftr 4;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x559652bd4130_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %jmp/1 T_20.16, 8;
T_20.15 ; End of true expr.
    %load/vec4 v0x559652bd4210_0;
    %ix/getv 4, v0x559652bd4130_0;
    %shiftr 4;
    %jmp/0 T_20.16, 8;
 ; End of false expr.
    %blend;
T_20.16;
    %assign/vec4 v0x559652bd42d0_0, 0;
    %jmp T_20.14;
T_20.12 ;
    %load/vec4 v0x559652bd4130_0;
    %load/vec4 v0x559652bd4210_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x559652bd42d0_0, 0;
    %jmp T_20.14;
T_20.14 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x559652bd3a70;
T_21 ;
    %vpi_call 5 25 "$display", "init EX" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x559652bd7af0;
T_22 ;
    %vpi_call 8 17 "$display", "init forward" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %split/vec4 2;
    %assign/vec4 v0x559652bd8410_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x559652bd7ec0_0, 0;
    %assign/vec4 v0x559652bd7de0_0, 0;
    %end;
    .thread T_22;
    .scope S_0x559652bd7af0;
T_23 ;
    %wait E_0x559652af1640;
    %load/vec4 v0x559652bd8040_0;
    %load/vec4 v0x559652bd8250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559652bd8250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x559652bd8520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559652bd7de0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd7de0_0, 0;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x559652bd8120_0;
    %load/vec4 v0x559652bd8250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559652bd8250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x559652bd85e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x559652bd7de0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd7de0_0, 0;
T_23.7 ;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd7de0_0, 0;
T_23.5 ;
T_23.1 ;
    %load/vec4 v0x559652bd8040_0;
    %load/vec4 v0x559652bd8330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559652bd8330_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x559652bd8520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559652bd7ec0_0, 0;
    %jmp T_23.11;
T_23.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd7ec0_0, 0;
T_23.11 ;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x559652bd8120_0;
    %load/vec4 v0x559652bd8330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559652bd8330_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %load/vec4 v0x559652bd85e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x559652bd7ec0_0, 0;
    %jmp T_23.15;
T_23.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd7ec0_0, 0;
T_23.15 ;
    %jmp T_23.13;
T_23.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd7ec0_0, 0;
T_23.13 ;
T_23.9 ;
    %load/vec4 v0x559652bd8040_0;
    %load/vec4 v0x559652bd7f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559652bd7f80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %load/vec4 v0x559652bd8520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559652bd8410_0, 0;
    %jmp T_23.19;
T_23.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd8410_0, 0;
T_23.19 ;
    %jmp T_23.17;
T_23.16 ;
    %load/vec4 v0x559652bd8120_0;
    %load/vec4 v0x559652bd7f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559652bd7f80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %load/vec4 v0x559652bd85e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x559652bd8410_0, 0;
    %jmp T_23.23;
T_23.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd8410_0, 0;
T_23.23 ;
    %jmp T_23.21;
T_23.20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559652bd8410_0, 0;
T_23.21 ;
T_23.17 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x559652befdf0;
T_24 ;
    %vpi_call 18 23 "$display", "init extomem" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x559652bf0ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bf0ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bf02f0_0, 0;
    %assign/vec4 v0x559652bf0480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559652bf06a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0x559652bf0910_0, 0;
    %assign/vec4 v0x559652bf00a0_0, 0;
    %end;
    .thread T_24;
    .scope S_0x559652befdf0;
T_25 ;
    %wait E_0x559652af13c0;
    %load/vec4 v0x559652bf07d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x559652bf0ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bf0ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bf02f0_0, 0;
    %assign/vec4 v0x559652bf0480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559652bf06a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0x559652bf0910_0, 0;
    %assign/vec4 v0x559652bf00a0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x559652bf03e0_0;
    %assign/vec4 v0x559652bf0480_0, 0;
    %load/vec4 v0x559652bf0200_0;
    %assign/vec4 v0x559652bf02f0_0, 0;
    %load/vec4 v0x559652bf0bb0_0;
    %assign/vec4 v0x559652bf0ca0_0, 0;
    %load/vec4 v0x559652bf0570_0;
    %assign/vec4 v0x559652bf06a0_0, 0;
    %load/vec4 v0x559652beffc0_0;
    %assign/vec4 v0x559652bf00a0_0, 0;
    %load/vec4 v0x559652bf0870_0;
    %assign/vec4 v0x559652bf0910_0, 0;
    %load/vec4 v0x559652bf0a20_0;
    %assign/vec4 v0x559652bf0ac0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x559652bebce0;
T_26 ;
    %vpi_call 16 19 "$display", "init dataMEM" {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x559652bebce0;
T_27 ;
    %wait E_0x559652af13c0;
    %load/vec4 v0x559652bed500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559652bed360_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x559652bed360_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x559652bed360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559652bec040, 0, 4;
    %load/vec4 v0x559652bed360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559652bed360_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x559652bed440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %vpi_call 16 27 "$display", "Memory writing: address:%b data:%h", v0x559652bed120_0, v0x559652bed660_0 {0 0 0};
    %load/vec4 v0x559652bed660_0;
    %split/vec4 8;
    %load/vec4 v0x559652bed120_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559652bec040, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x559652bed120_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559652bec040, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x559652bed120_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559652bec040, 0, 4;
    %ix/getv 3, v0x559652bed120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559652bec040, 0, 4;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x559652bebce0;
T_28 ;
    %wait E_0x559652bebfc0;
    %load/vec4 v0x559652bed5a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %vpi_call 16 34 "$writememh", "memfile.s", v0x559652bec040 {0 0 0};
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x559652bebb10;
T_29 ;
    %vpi_call 15 12 "$display", "init mem" {0 0 0};
    %end;
    .thread T_29;
    .scope S_0x559652bf1000;
T_30 ;
    %vpi_call 19 25 "$display", "init memtowb" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x559652bf1d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bf16e0_0, 0;
    %assign/vec4 v0x559652bf1e70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559652bf1a80_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0x559652bf1490_0, 0;
    %assign/vec4 v0x559652bf18e0_0, 0;
    %end;
    .thread T_30;
    .scope S_0x559652bf1000;
T_31 ;
    %wait E_0x559652af13c0;
    %load/vec4 v0x559652bf1bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x559652bf1d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x559652bf16e0_0, 0;
    %assign/vec4 v0x559652bf1e70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559652bf1a80_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0x559652bf1490_0, 0;
    %assign/vec4 v0x559652bf18e0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x559652bf1dd0_0;
    %assign/vec4 v0x559652bf1e70_0, 0;
    %load/vec4 v0x559652bf15f0_0;
    %assign/vec4 v0x559652bf16e0_0, 0;
    %load/vec4 v0x559652bf17d0_0;
    %assign/vec4 v0x559652bf18e0_0, 0;
    %load/vec4 v0x559652bf13b0_0;
    %assign/vec4 v0x559652bf1490_0, 0;
    %load/vec4 v0x559652bf19c0_0;
    %assign/vec4 v0x559652bf1a80_0, 0;
    %load/vec4 v0x559652bf1c70_0;
    %assign/vec4 v0x559652bf1d10_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x559652bf21e0;
T_32 ;
    %vpi_call 20 11 "$display", "init wb" {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x559652bf21e0;
T_33 ;
    %wait E_0x559652bebed0;
    %load/vec4 v0x559652bf2f40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %vpi_call 20 22 "$display", "finished" {0 0 0};
    %vpi_call 20 23 "$finish" {0 0 0};
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x559652b8ee70;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559652bf6190_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_34.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.1, 5;
    %jmp/1 T_34.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 500000, 0;
    %load/vec4 v0x559652bf6190_0;
    %inv;
    %store/vec4 v0x559652bf6190_0, 0, 1;
    %jmp T_34.0;
T_34.1 ;
    %pop/vec4 1;
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "./main.v";
    "./cpu.v";
    "./IF_to_ID.v";
    "./EX_stage.v";
    "./alu.v";
    "./mux.v";
    "./forward.v";
    "./load_stall.v";
    "./ID_stage.v";
    "./control.v";
    "./register_file.v";
    "./IF_stage.v";
    "./InstructionRAM.v";
    "./MEM_stage.v";
    "./dataMEM.v";
    "./ID_to_EX.v";
    "./EX_to_MEM.v";
    "./MEM_to_WB.v";
    "./WB_stage.v";
