sv xpm --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/d0f7" \
"/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog xlconstant_v1_1_7 --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_2_1/sim/design_1_xlconstant_2_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_2_2/sim/design_1_xlconstant_2_2.v" \

verilog xlconcat_v2_1_4 --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \

verilog xlslice_v1_0_2 --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_2_0/sim/design_1_xlslice_2_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_3_0/sim/design_1_xlslice_3_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_4_0/sim/design_1_xlslice_4_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_5_0/sim/design_1_xlslice_5_0.v" \
"../../../bd/design_1/ip/design_1_s_arb_req_suppress_concat_0/sim/design_1_s_arb_req_suppress_concat_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
