188
1|Proceedings of the 48th Design Automation Conference, DAC 2011, San Diego, California, USA, June 5-10, 2011.|Leon Stok,Nikil D. Dutt,Soha Hassoun|n/a
2|Application and realization of gateways between conventional automotive and IP/ethernet-based networks.|Helge Zinner,Josef Nöbauer,Thomas Gallner,Jochen Seitz,Thomas Waas|16|16|0|0
3|Challenges in a future IP/ethernet-based in-car network for real-time applications.|Hyung-Taek Lim,Lars Völker,Daniel Herrscher|58|56|1|6
4|Rigorous model-based design & verification flow for in-vehicle software.|S. Ramesh,Ambar A. Gadkari|1|1|0|0
5|MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems.|Zhiwei Qin,Yi Wang,Duo Liu,Zili Shao,Yong Guan|50|49|0|14
6|Plugging versus logging: a new approach to write buffer management for solid-state disks.|Li-Pin Chang,You-Chiuan Su|17|16|0|4
7|A version-based strategy for reliability enhancement of flash file systems.|Pei-Han Hsu,Yuan-Hao Chang,Po-Chun Huang,Tei-Wei Kuo,David Hung-Chang Du|9|9|0|1
8|Understanding the impact of power loss on flash memory.|Hung-Wei Tseng,Laura M. Grupp,Steven Swanson|24|21|0|3
9|Deriving a near-optimal power management policy using model-free reinforcement learning and Bayesian classification.|Yanzhi Wang,Qing Xie,Ahmed C. Ammari,Massoud Pedram|30|28|0|10
10|PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs.|Chen-Wei Hsu,Jia-Lu Liao,Shan-Chien Fang,Chia-Chien Weng,Shi-Yu Huang,Wen-Tsan Hsieh,Jen-Chieh Yeh|16|15|0|0
11|Dynamic voltage scaling of OLED displays.|Donghwa Shin,Younghyun Kim,Naehyuck Chang,Massoud Pedram|47|45|0|5
12|Power management of hybrid DRAM/PRAM-based main memory.|Hyunsun Park,Sungjoo Yoo,Sunggu Lee|62|60|0|6
13|To DFM or not to DFM?|Wing Chiu Tam,R. D. (Shawn) Blanton|n/a
14|Self-aligned double patterning decomposition for overlay minimization and hot spot detection.|Hongbo Zhang,Yuelin Du,Martin D. F. Wong,Rasit Onur Topaloglu|31|29|0|8
15|Statistical characterization of standard cells using design of experiments with response surface modeling.|Miguel Miranda,Philippe Roussel,Lucas Brusamarello,Gilson I. Wirth|0|0|0|0
16|Physical synthesis onto a layout fabric with regular diffusion and polysilicon geometries.|Nikolai Ryzhenko,Steven Burns|14|14|0|1
17|Dimetrodon: processor-level preventive thermal management via idle cycle injection.|Peter Bailis,Vijay Janapa Reddi,Sanjay Gandhi,David M. Brooks,Margo I. Seltzer|37|35|1|1
18|Dynamic thermal management for multimedia applications using machine learning.|Yang Ge,Qinru Qiu|26|25|0|2
19|Improved post-silicon power modeling using AC lock-in techniques.|Abdullah Nazma Nowroz,Gary Woods,Sherief Reda|10|10|0|2
20|Thermal signature: a simple yet accurate thermal index for floorplan optimization.|Jaeha Kung,Inhak Han,Sachin S. Sapatnekar,Youngsoo Shin|18|18|0|2
21|Joint DAC/IWBDA special session design and synthesis of biological circuits.|Douglas Densmore,Mark Horowitz,Smita Krishnaswamy,Xiling Shen,Adam Arkin,Erik Winfree,Chris Voigt|0|0|0|0
22|Modeling adaptive streaming applications with parameterized polyhedral process networks.|Jiali Teddy Zhai,Hristo Nikolov,Todor Stefanov|9|9|0|1
23|Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming.|Weijia Che,Karam S. Chatha|13|13|0|3
24|CuMAPz: a tool to analyze memory access patterns in CUDA.|Yooseong Kim,Aviral Shrivastava|35|34|0|0
25|SEAL: soft error aware low power scheduling by Monte Carlo state space under the influence of stochastic spatial and temporal dependencies.|Nabeel Iqbal,Muhammad Adnan Siddique,Jörg Henkel|5|5|0|0
26|Simultaneous functional and timing ECO.|Hua-Yu Chang,Iris Hui-Ru Jiang,Yao-Wen Chang|11|11|0|5
27|Interpolation-based incremental ECO synthesis for multi-error logic rectification.|Kai-Fu Tang,Chi-An Wu,Po-Kai Huang,Chung-Yang (Ric) Huang|7|7|0|2
28|Optimal multi-domain clock skew scheduling.|Li Li,Yinghai Lu,Hai Zhou|7|7|0|4
29|Re-synthesis for cost-efficient circuit-level timing speculation.|Yuxi Liu,Feng Yuan,Qiang Xu|12|12|1|6
30|An exact algorithm for the construction of rectilinear Steiner minimum trees among complex obstacles.|Tao Huang,Evangeline F. Y. Young|15|15|0|3
31|Gridless pin access in detailed routing.|Tim Nieberg|12|12|1|3
32|An optimal algorithm for layer assignment of bus escape routing on PCBs.|Qiang Ma,Evangeline F. Y. Young,Martin D. F. Wong|10|10|0|3
33|A distributed algorithm for layout geometry operations.|Kai-Ti Hsu,Subarna Sinha,Yu-Chuan Pi,Charles Chiang,Tsung-Yi Ho|1|1|0|0
34|TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC.|Moongon Jung,Joydeep Mitra,David Z. Pan,Sung Kyu Lim|82|78|0|21
35|Hybrid modeling of non-stationary process variations.|Eva L. Dyer,Mehrdad Majzoobi,Farinaz Koushanfar|3|3|0|1
36|Efficient SRAM failure rate prediction via Gibbs sampling.|Changdao Dong,Xin Li|29|29|1|2
37|Direct matrix solution of linear complexity for surface integral-equation based impedance extraction of high bandwidth interconnects.|Wenwen Chai,Dan Jiao|4|4|0|4
38|Design, CAD and technology challenges for future processors: 3D perspectives.|Jeff Burns,Gary Carpenter,Eren Kursun,Ruchir Puri,James D. Warnock,Michael Scheuermann|6|6|0|1
39|3D heterogeneous system integration: application driver for 3D technology development.|Eric Beyne,Pol Marchal,Geert Van der Plas|0|0|0|0
40|3D integration for energy efficient system design.|Shekhar Borkar|75|69|0|0
41|Applications driving 3D integration and corresponding manufacturing challenges.|Rasit Onur Topaloglu|3|3|0|0
42|Test-case generation for embedded simulink via formal concept analysis.|Nannan He,Philipp Rümmer,Daniel Kroening|33|32|0|4
43|A first step towards automatic application of power analysis countermeasures.|Ali Galip Bayrak,Francesco Regazzoni,Philip Brisk,François-Xavier Standaert,Paolo Ienne|30|30|0|3
44|TPM-SIM: a framework for performance evaluation of trusted platform modules.|Jared Schmitz,Jason Loew,Jesse Elwell,Dmitry Ponomarev,Nael B. Abu-Ghazaleh|7|6|0|0
45|Differential public physically unclonable functions: architecture and applications.|Miodrag Potkonjak,Saro Meguerdichian,Ani Nahapetian,Sheng Wei|45|41|5|27
46|Integrated circuit security techniques using variable supply voltage.|Sheng Wei,Miodrag Potkonjak|21|20|4|16
47|Information flow isolation in I2C and USB.|Jason Oberg,Wei Hu,Ali Irturk,Mohit Tiwari,Timothy Sherwood,Ryan Kastner|25|24|1|10
48|CIRUS: a scalable modular architecture for reusable drivers.|Bratin Saha|0|0|0|0
49|Programming challenges & solutions for multi-processor SoCs: an industrial perspective.|Pierre G. Paulin|11|11|0|0
50|Thermal-aware system analysis and software synthesis for embedded multi-processors.|Lothar Thiele,Lars Schor,Hoeseok Yang,Iuliana Bacivarov|22|22|0|8
51|Temporal isolation on multiprocessing architectures.|Dai N. Bui,Edward A. Lee,Isaac Liu,Hiren D. Patel,Jan Reineke|32|32|0|5
52|Physics-based field-theoretic design automation tools for social networks and web search.|Vikram Jandhyala|3|3|0|2
53|Can we go towards true 3-D architectures?|Pierre-Emmanuel Gaillardon,M. Haykel Ben Jamaa,Paul-Henry Morel,Jean-Philippe Noël,Fabien Clermidy,Ian O'Connor|54|54|53|0
54|Orchestrated multi-level information flow analysis to understand SoCs.|Görschwin Fey|0|0|0|0
55|Dynamic binary translation to a reconfigurable target for on-the-fly acceleration.|Phillip Kinsman,Nicola Nicolici|1|1|0|0
56|Device aging-based physically unclonable functions.|Saro Meguerdichian,Miodrag Potkonjak|39|36|5|16
57|Significance driven computation on next-generation unreliable platforms.|Georgios Karakonstantis,Nikolaos Bellas,Christos D. Antonopoulos,Georgios Tziantzioulis,Vaibhav Gupta,Kaushik Roy|2|2|0|1
58|MUSTARD: a coupled, stochastic/deterministic, discrete/continuous technique for predicting the impact of random telegraph noise on SRAMs and DRAMs.|Karthik V. Aadithya,Sriramkumar Venugopalan,Alper Demir,Jaijeet S. Roychowdhury|15|14|0|1
59|Fast non-monte-carlo transient noise analysis for high-precision analog/RF circuits by stochastic orthogonal polynomials.|Fang Gong,Hao Yu,Lei He|6|5|0|4
60|Automatic stability checking for large linear analog integrated circuits.|Parijat Mukherjee,G. Peter Fang,Rod Burt,Peng Li|1|1|0|1
61|Performance bound analysis of analog circuits considering process variations.|Zhigang Hao,Sheldon X.-D. Tan,Ruijing Shen,Guoyong Shi|17|16|0|8
62|Rethinking memory redundancy: optimal bit cell repair for maximum-information storage.|Xin Li|5|5|0|0
63|Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability.|Rui Zheng,Jounghyuk Suh,Cheng Xu,Nagib Hakim,Bertan Bakkaloglu,Yu Cao|9|8|0|4
64|Complexity and the challenges of securing SoCs.|Paul Kocher|6|6|0|0
65|High-performance energy-efficient encryption in the sub-45nm CMOS Era.|Ram Krishnamurthy,Sanu Mathew,Farhana Sheikh|1|1|0|0
66|The state-of-the-art in semiconductor reverse engineering.|Randy Torrance,Dick James|42|38|0|0
67|A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation.|Meng-Huan Wu,Peng-Chih Wang,Cheng-Yang Fu,Ren-Song Tsay|5|5|0|2
68|Simulation environment configuration for parallel simulation of multicore embedded systems.|Dukyoung Yun,Jinwoo Kim,Sungchan Kim,Soonhoi Ha|2|2|0|0
69|Transaction level statistical analysis for efficient micro-architectural power and performance studies.|Eman Copty,Gila Kamhi,Sasha Novakovsky|6|6|1|0
70|Extracting behavior and dynamically generated hierarchy from SystemC models.|Harry Broeders,René van Leuken|11|11|0|0
71|Throughput maximization for periodic real-time systems under the maximal temperature constraint.|Huang Huang,Gang Quan,Jeffrey Fan,Meikang Qiu|24|23|0|4
72|Performance optimization of error detection based on speculative reconfiguration.|Adrian Alin Lifa,Petru Eles,Zebo Peng|5|5|0|3
73|On the quantification of sustainability and extensibility of FlexRay schedules.|Reinhard Schneider,Dip Goswami,Samarjit Chakraborty,Unmesh D. Bordoloi,Petru Eles,Zebo Peng|6|5|0|0
74|Generalized reliability-oriented energy management for real-time embedded applications.|Baoxian Zhao,Hakan Aydin,Dakai Zhu|32|28|0|4
75|Customer-aware task allocation and scheduling for multi-mode MPSoCs.|Lin Huang,Rong Ye,Qiang Xu|11|11|0|3
76|Symbolic system synthesis in the presence of stringent real-time constraints.|Felix Reimann,Martin Lukasiewycz,Michael Glaß,Christian Haubelt,Jürgen Teich|18|17|0|3
77|Supervised design space exploration by compositional approximation of Pareto sets.|Hung-Yi Liu,Ilias Diakonikolas,Michele Petracca,Luca P. Carloni|5|5|0|2
78|Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory.|Tiantian Liu,Yingchao Zhao,Chun Jason Xue,Minming Li|51|50|0|18
79|TAB-BackSpace: unlimited-length trace buffers with zero additional on-chip overhead.|Flavio M. de Paula,Amir Nahir,Ziv Nevo,Avigail Orni,Alan J. Hu|16|15|0|3
80|Testability driven statistical path selection.|Jaeyong Chung,Jinjun Xiong,Vladimir Zolotov,Jacob A. Abraham|19|19|0|1
81|Diagnosing scan clock delay faults through statistical timing pruning.|Mingjing Chen,Alex Orailoglu|2|2|0|1
82|Diagnosis of transition fault clusters.|Irith Pomeranz|4|4|0|2
83|Leakage-aware redundancy for reliable sub-threshold memories.|Seokjoong Kim,Matthew R. Guthaus|5|5|0|3
84|A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library.|Jun Zhou,Senthil Jayapal,Ben Busze,Li Huang,Jan Stuyt|21|19|0|3
85|Layout aware line-edge roughness modeling and poly optimization for leakage minimization.|Yongchan Ban,Jae-Seok Yang|4|4|0|0
86|Post sign-off leakage power optimization.|Hamed Abrishami,Jinan Lou,Jeff Qin,Juergen Froessl,Massoud Pedram|5|5|0|0
87|Lithography at 14nm and beyond: choices and challenges.|Vivek Singh|3|3|0|0
88|New sub-20nm transistors: why and how.|Chenming Hu|9|9|0|0
89|Circuit design challenges at the 14nm technology node.|James D. Warnock|24|23|1|0
90|Cool shapers: shaping real-time tasks for improved thermal guarantees.|Pratyush Kumar,Lothar Thiele|22|22|0|6
91|ChronOS Linux: a best-effort real-time multiprocessor Linux kernel.|Matthew Dellinger,Piyush Garyali,Binoy Ravindran|27|26|0|11
92|Efficient WCRT analysis of synchronous programs using reachability.|Matthew M. Y. Kuo,Roopak Sinha,Partha S. Roop|18|17|0|2
93|Fast and accurate source-level simulation of software timing considering complex code optimizations.|Stefan Stattelmann,Oliver Bringmann,Wolfgang Rosenstiel|35|33|0|13
94|Abstraction-based performance verification of NoCs.|Daniel E. Holcomb,Bryan A. Brady,Sanjit A. Seshia|5|5|0|0
95|Global convergence analysis of mixed-signal systems.|Sangho Youn,Jaeha Kim,Mark Horowitz|7|7|0|5
96|Litmus tests for comparing memory consistency models: how long do they need to be?|Sela Mador-Haim,Rajeev Alur,Milo M. K. Martin|5|5|0|0
97|Formal hardware/software co-verification by interval property checking with abstraction.|Minh D. Nguyen,Markus Wedler,Dominik Stoffel,Wolfgang Kunz|12|12|0|4
98|Distributed Resonant clOCK grid Synthesis (ROCKS).|Xuchu Hu,Matthew R. Guthaus|15|15|2|3
99|WaveMin: a fine-grained clock buffer polarity assignment combined with buffer sizing.|Deokjin Joo,Taewhan Kim|3|3|0|3
100|Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits.|Cheng-Wu Lin,Jai-Ming Lin,Yen-Chih Chiu,Chun-Po Huang,Soon-Jyh Chang|23|22|0|2
101|Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect.|Jim Aarestad,Charles Lamech,Jim Plusquellic,Dhruva Acharyya,Kanak Agarwal|8|8|0|3
102|A stabilized discrete empirical interpolation method for model reduction of electrical, thermal, and microelectromechanical systems.|Amit Hochman,Bradley N. Bond,Jacob K. White|12|11|0|3
103|A novel framework for passive macro-modeling.|Zuochang Ye,Yang Li,Mingzhi Gao,Zhiping Yu|8|8|0|6
104|A highly scalable parallel boundary element method for capacitance extraction.|Yu-Chung Hsiao,Luca Daniel|1|1|0|1
105|Fast multipole method on GPU: tackling 3-D capacitance extraction on massively parallel SIMD platforms.|Xueqian Zhao,Zhuo Feng|16|15|0|0
106|Transaction based pre-to-post silicon validation.|Eli Singerman,Yael Abarbanel,Sean Baartmans|17|17|0|0
107|Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor.|Allon Adir,Amir Nahir,Gil Shurek,Avi Ziv,Charles Meissner,John Schumann|16|16|0|0
108|A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation.|Gary Miller,Bandana Bhattarai,Yu-Chin Hsu,Jay Dutt,Xi Chen,George Bakewell|0|0|0|0
109|Energy-efficient MIMO detection using unequal error protection for embedded joint decoding system.|Yoon Seok Yang,Pankaj Bhagawat,Gwan Choi|0|0|0|0
110|An algorithm-architecture co-design framework for gridding reconstruction using FPGAs.|Srinidhi Kestur,Kevin M. Irick,Sungho Park,Ahmed Al-Maashri,Vijaykrishnan Narayanan,Chaitali Chakrabarti|4|4|0|1
111|A low-energy computation platform for data-driven biomedical monitoring algorithms.|Mohammed Shoaib,Niraj K. Jha,Naveen Verma|12|12|0|5
112|Accuracy of ethernet AVB time synchronization under varying temperature conditions for automotive networks.|Andreas Kern,Helge Zinner,Thilo Streichert,Josef Nöbauer,Jürgen Teich|15|15|0|3
113|Dynamic effort scaling: managing the quality-efficiency tradeoff.|Vinay K. Chippa,Anand Raghunathan,Kaushik Roy,Srimat T. Chakradhar|28|27|0|11
114|Emulation based high-accuracy throughput estimation for high-speed connectivities: case study of USB2.0.|Byungchul Hong,Chulho Shin,Daehyup Ko|0|0|0|0
115|Implicit permutation enumeration networks and binary decision diagrams reordering.|Stergios Stergiou|7|7|7|7
116|Using SAT-based Craig interpolation to enlarge clock gating functions.|Ting-Hao Lin,Chung-Yang (Ric) Huang|11|11|0|0
117|Power reduction via separate synthesis and physical libraries.|Mohammad Rahman,Ryan Afonso,Hiran Tennakoon,Carl Sechen|2|2|0|0
118|Are logic synthesis tools robust?|Alberto Puggelli,Tobias Welp,Andreas Kuehlmann,Alberto L. Sangiovanni-Vincentelli|7|7|0|0
119|Layout effects in fine grain 3D integrated regular microprocessor blocks.|Vivek S. Nandakumar,Malgorzata Marek-Sadowska|9|9|0|2
120|Fault-tolerant 3D clock network.|Chiao-Ling Lung,Yu-Shih Su,Shih-Hsiu Huang,Yiyu Shi,Shih-Chieh Chang|18|18|0|2
121|An integrated algorithm for 3D-IC TSV assignment.|Xiaodong Liu,Yifan Zhang,Gary K. Yeap,Xuan Zeng|7|7|0|1
122|Non-uniform micro-channel design for stacked 3D-ICs.|Bing Shi,Ankur Srivastava,Peng Wang|35|34|0|16
123|TSV-aware analytical placement for 3D IC designs.|Meng-Kai Hsu,Yao-Wen Chang,Valeriy Balabanov|48|47|0|1
124|Thermal-aware cell and through-silicon-via co-placement for 3D ICs.|Jason Cong,Guojie Luo,Yiyu Shi|41|39|0|5
125|Efficient incremental analysis of on-chip power grid via sparse approximation.|Pei Sun,Xin Li,Ming Yuan Ting|5|5|0|1
126|Power grid verification using node and branch dominance.|Nahi H. Abdul Ghani,Farid N. Najm|10|9|0|3
127|Power grid correction using sensitivity analysis under an RC model.|Pamela Al Haddad,Farid N. Najm|0|0|0|0
128|Design sensitivity of single event transients in scaled logic circuits.|Jyothi Velamala,Robert LiVolsi,Myra Torres,Yu Cao|10|9|0|0
129|Designing ad-hoc scrubbing sequences to improve memory reliability against soft errors.|Pedro Reviriego,Juan Antonio Maestro,Sanghyeon Baeg|1|1|0|0
130|In-field aging measurement and calibration for power-performance optimization.|Shuo Wang,Mohammad Tehranipoor,LeRoy Winemberg|9|9|1|3
131|Single-molecule electronic detection using nanoscale field-effect devices.|Sebastian Sorgenfrei,Kenneth L. Shepard|1|1|0|0
132|CMOS compatible nanowires for biosensing.|Eric Stern,David A. Routenberg,Aleksandar Vacic,Nitin K. Rajan,Jason M. Criscione,Jason Park,Tarek M. Fahmy,Mark Reed|0|0|0|0
133|Heterogeneous integration of carbon nanotubes and graphene microassemblies for environmental and breath sensing.|Sameer R. Sonkusale,Mehmet R. Dokmeci|1|1|0|0
134|An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores.|Vinay Saripalli,Asit K. Mishra,Suman Datta,Vijaykrishnan Narayanan|41|41|1|8
135|Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance.|Zheng Li,Moustafa Mohamed,Xi Chen,Alan Rolf Mickelson,Li Shang|12|12|0|5
136|Progressive network-flow based power-aware broadcast addressing for pin-constrained digital microfluidic biochips.|Tsung-Wei Huang,Hong-Yan Su,Tsung-Yi Ho|15|15|0|5
137|Design of robust metabolic pathways.|Renato Umeton,Giovanni Stracquadanio,Anilkumar Sorathiya,Pietro Liò,Alessio Papini,Giuseppe Nicosia|6|6|0|3
138|Reliability analysis and improvement for multi-level non-volatile memories with soft information.|Shih-Liang Chen,Bo-Ru Ke,Jian-Nan Chen,Chih-Tsun Huang|4|4|1|0
139|Image quality aware metrics for performance specification of ADC array in 3D CMOS imagers.|Hsiu-Ming Chang,Kwang-Ting (Tim) Cheng|0|0|0|0
140|High effective-resolution built-in jitter characterization with quantization noise shaping.|Leyi Yin,Yongtae Kim,Peng Li|1|1|0|1
141|A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing.|Chin-Fu Li,Chi-Ying Lee,Chen-Hsing Wang,Shu-Lin Chang,Li-Ming Denq,Chun-Chuan Chi,Hsuan-Jung Hsu,Ming-Yi Chu,Jing-Jia Liou,Shi-Yu Huang,Po-Chiun Huang,Hsi-Pin Ma,Jenn-Chyou Bor,Cheng-Wen Wu,Ching-Cheng Tien,Chi-Hu Wang,Yung-Sheng Kuo,Chih-Tsun Huang,Tien-Yu Chang|1|1|0|0
142|A fast approach for static timing analysis covering all PVT corners.|Sari Onaissi,Feroze Taraporevala,Jinfeng Liu,Farid N. Najm|5|5|0|0
143|Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC.|Chang Liu,Taigon Song,Jonghyun Cho,Joohee Kim,Joungho Kim,Sung Kyu Lim|62|61|0|10
144|Flexible 2D layout decomposition framework for spacer-type double pattering lithography.|Yongchan Ban,Kevin Lucas,David Z. Pan|41|41|1|6
145|AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection.|Duo Ding,Jhih-Rong Gao,Kun Yuan,David Z. Pan|12|12|0|6
146|A fast solver for nonlocal electrostatic theory in biomolecular science and engineering.|Jaydeep P. Bardhan,Andreas Hildebrandt|9|9|0|8
147|Biochemical oscillator sensitivity analysis in the presence of conservation constraints.|Jared E. Toettcher,Anya Castillo,Bruce Tidor,Jacob White|1|1|0|0
148|In silico synchronization of cellular populations through expression data deconvolution.|Marisa Eisenberg,Joshua N. Ash,Dan Siegal-Gaskins|0|0|0|0
149|MO-pack: many-objective clustering for FPGA CAD.|Senthilkumar Thoravi Rajavel,Ali Akoglu|11|11|0|1
150|Enforcing architectural contracts in high-level synthesis.|Nikhil A. Patil,Ankit Bansal,Derek Chiou|2|2|0|2
151|Shared reconfigurable fabric for multi-core customization.|Liang Chen,Tulika Mitra|12|12|0|1
152|Synchronous sequential computation with molecular reactions.|Hua Jiang,Marc D. Riedel,Keshab K. Parhi|10|9|0|5
153|Facing the challenge of new design features: an effective verification approach.|Wisam Kadry,Ronny Morad,Alex Goryachev,Eli Almog,Christopher A. Krygowski|2|2|0|0
154|Learning microarchitectural behaviors to improve stimuli generation quality.|Yoav Katz,Michal Rimon,Avi Ziv,Gai Shaked|12|11|0|1
155|Robust partitioning for hardware-accelerated functional verification.|Michael D. Moffitt,Mátyás A. Sustik,Paul G. Villarrubia|4|4|0|2
156|Threadmill: a post-silicon exerciser for multi-threaded processors.|Allon Adir,Maxim Golubev,Shimon Landa,Amir Nahir,Gil Shurek,Vitali Sokhin,Avi Ziv|18|16|0|3
157|CACTI-FinFET: an integrated delay and power modeling framework for FinFET-based caches under process variations.|Chun-Yi Lee,Niraj K. Jha|14|14|0|5
158|A case for NEMS-based functional-unit power gating of low-power embedded microprocessors.|Michael B. Henry,Meeta Srivastav,Leyla Nazhandali|2|2|1|1
159|Automated mapping for reconfigurable single-electron transistor arrays.|Yung-Chih Chen,Soumya Eachempati,Chun-Yao Wang,Suman Datta,Yuan Xie,Vijaykrishnan Narayanan|20|18|0|11
160|Universal logic modules based on double-gate carbon nanotube transistors.|Andrew Zukoski,Xuebei Yang,Kartik Mohanram|18|16|0|0
161|Virtualization of heterogeneous machines hardware description in a synthesizable object-oriented language.|Joshua S. Auerbach,David F. Bacon,Perry Cheng,Rodric M. Rabbah,Sunil Shukla|2|2|0|0
162|Process-level virtualization for runtime adaptation of embedded software.|Kim M. Hazelwood|4|4|0|0
163|Virtualizing embedded systems: why bother?|Gernot Heiser|28|27|0|0
164|Virtualizing real-time embedded systems with Java.|Jan Vitek|0|0|0|0
165|DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips.|Andrew DeOrio,Konstantinos Aisopos,Valeria Bertacco,Li-Shiuan Peh|20|20|0|10
166|A fault-tolerant NoC scheme using bidirectional channel.|Wen-Chung Tsai,Deng-Yuan Zheng,Sao-Jie Chen,Yu Hen Hu|53|52|0|5
167|Process variation-aware routing in NoC based multicores.|Akbar Sharifi,Mahmut T. Kandemir|13|13|0|0
168|Enabling system-level modeling of variation-induced faults in networks-on-chips.|Konstantinos Aisopos,Chia-Hsin Owen Chen,Li-Shiuan Peh|27|27|0|3
169|FlexiBuffer: reducing leakage power in on-chip network routers.|Gwangsun Kim,John Kim,Sungjoo Yoo|24|24|0|0
170|Capacity optimized NoC for multi-mode SoC.|Isask'har Walter,Erez Kantor,Israel Cidon,Shay Kutten|3|3|0|0
171|Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems.|Weixun Wang,Prabhat Mishra,Sanjay Ranka|40|36|0|3
172|A helper thread based dynamic cache partitioning scheme for multithreaded applications.|Mahmut T. Kandemir,Taylan Yemliha,Emre Kultursay|10|10|0|1
173|A reuse-aware prefetching scheme for scratchpad memory.|Jason Cong,Hui Huang,Chunyue Liu,Yi Zou|24|23|0|12
174|Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms.|Carlos Flores Fajardo,Zhen Fang,Ravi Iyer,German Fabila Garcia,Seung Eun Lee,Li Zhao|18|18|0|1
175|Wear rate leveling: lifetime enhancement of PRAM with endurance variation.|Jianbo Dong,Lei Zhang,Yinhe Han,Ying Wang,Xiaowei Li|25|24|0|4
176|Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache.|Young-Geun Choi,Sungjoo Yoo,Sunggu Lee,Jung Ho Ahn|7|7|0|1
177|A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates.|Hiroshi Fuketa,Satoshi Iida,Tadashi Yasufuku,Makoto Takamiya,Masahiro Nomura,Hirofumi Shinohara,Takayasu Sakurai|24|24|0|7
178|Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design.|Mingoo Seok,Dongsuk Jeon,Chaitali Chakrabarti,David Blaauw,Dennis Sylvester|20|20|0|4
179|Fast algorithms for IR voltage drop analysis exploiting locality.|Selçuk Köse,Eby G. Friedman|10|10|0|4
180|Decoupling for power gating: sources of power noise and design strategies.|Tong Xu,Peng Li,Boyuan Yan|13|10|0|3
181|Error-resilient low-power DSP via path-delay shaping.|Paul N. Whatmough,Shidhartha Das,David M. Bull,Izzat Darwazeh|5|5|1|3
182|Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library.|Alessandro Cevrero,Francesco Regazzoni,Micheal Schwander,Stéphane Badel,Paolo Ienne,Yusuf Leblebici|17|16|0|0
183|EFFEX: an embedded processor for computer vision based feature extraction.|Jason Clemons,Andrew Jones,Robert Perricone,Silvio Savarese,Todd M. Austin|28|28|0|3
184|Run-time adaptive energy-aware motion and disparity estimation in multiview video coding.|Bruno Zatt,Muhammad Shafique,Felipe Sampaio,Luciano Volcan Agostini,Sergio Bampi,Jörg Henkel|35|35|1|27
185|Low-power adaptive pipelined MPSoCs for multimedia: an H.264 video encoder case study.|Haris Javaid,Muhammad Shafique,Sri Parameswaran,Jörg Henkel|23|23|0|11
186|RJOP: a customized Java processor for reactive embedded systems.|Muhammad Nadeem,Morteza Biglari-Abhari,Zoran Salcic|7|7|0|4
187|Hermes: an integrated CPU/GPU microarchitecture for IP routing.|Yuhao Zhu,Yangdong Deng,Yubei Chen|11|11|0|1
188|MARSS: a full system simulator for multicore x86 CPUs.|Avadh Patel,Furat Afram,Shunfei Chen,Kanad Ghose|205|199|0|6
