#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct  1 19:09:16 2020
# Process ID: 6236
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.runs/impl_1
# Command line: vivado.exe -log BUF_WRAP.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source BUF_WRAP.tcl -notrace
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.runs/impl_1/BUF_WRAP.vdi
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source BUF_WRAP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top BUF_WRAP -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.dcp' for cell 'nolabel_line16/design_2_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_1/design_2_axi_gpio_0_1.dcp' for cell 'nolabel_line16/design_2_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_1_0/design_2_axi_gpio_1_0.dcp' for cell 'nolabel_line16/design_2_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_2_0/design_2_axi_gpio_2_0.dcp' for cell 'nolabel_line16/design_2_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_3_0/design_2_axi_gpio_3_0.dcp' for cell 'nolabel_line16/design_2_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_4_0/design_2_axi_gpio_4_0.dcp' for cell 'nolabel_line16/design_2_i/axi_gpio_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_5_0/design_2_axi_gpio_5_0.dcp' for cell 'nolabel_line16/design_2_i/axi_gpio_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_6_0/design_2_axi_gpio_6_0.dcp' for cell 'nolabel_line16/design_2_i/axi_gpio_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_7_0/design_2_axi_gpio_7_0.dcp' for cell 'nolabel_line16/design_2_i/axi_gpio_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_8_0/design_2_axi_gpio_8_0.dcp' for cell 'nolabel_line16/design_2_i/axi_gpio_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.dcp' for cell 'nolabel_line16/design_2_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.dcp' for cell 'nolabel_line16/design_2_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_s00_mmu_0/design_2_s00_mmu_0.dcp' for cell 'nolabel_line16/design_2_i/axi_interconnect_0/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0.dcp' for cell 'nolabel_line16/design_2_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0.dcp' for cell 'nolabel_line16/design_2_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 806.789 ; gain = 0.297
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc] for cell 'nolabel_line16/design_2_i/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:65]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:77]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:95]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:119]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:125]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:129]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:130]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:131]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:135]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:136]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:137]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:138]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:139]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:140]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:142]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:143]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:144]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:145]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc:145]
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1/design_2_processing_system7_0_0.xdc] for cell 'nolabel_line16/design_2_i/processing_system7_0/inst'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_1/design_2_axi_gpio_0_1_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_1/design_2_axi_gpio_0_1_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_1/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_1/design_2_axi_gpio_0_1.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_1/design_2_axi_gpio_0_1.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_1/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_1_0/design_2_axi_gpio_1_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_1_0/design_2_axi_gpio_1_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_2/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_1_0/design_2_axi_gpio_1_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_1_0/design_2_axi_gpio_1_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_2/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_2_0/design_2_axi_gpio_2_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_2_0/design_2_axi_gpio_2_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_3/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_2_0/design_2_axi_gpio_2_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_2_0/design_2_axi_gpio_2_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_3/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_3_0/design_2_axi_gpio_3_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_3_0/design_2_axi_gpio_3_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_4/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_3_0/design_2_axi_gpio_3_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_3_0/design_2_axi_gpio_3_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_4/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_4_0/design_2_axi_gpio_4_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_4_0/design_2_axi_gpio_4_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_5/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_4_0/design_2_axi_gpio_4_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_4_0/design_2_axi_gpio_4_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_5/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_5_0/design_2_axi_gpio_5_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_6/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_5_0/design_2_axi_gpio_5_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_6/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_5_0/design_2_axi_gpio_5_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_6/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_5_0/design_2_axi_gpio_5_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_6/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_6_0/design_2_axi_gpio_6_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_7/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_6_0/design_2_axi_gpio_6_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_7/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_6_0/design_2_axi_gpio_6_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_7/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_6_0/design_2_axi_gpio_6_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_7/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_7_0/design_2_axi_gpio_7_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_8/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_7_0/design_2_axi_gpio_7_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_8/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_7_0/design_2_axi_gpio_7_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_8/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_7_0/design_2_axi_gpio_7_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_8/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_8_0/design_2_axi_gpio_8_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_9/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_8_0/design_2_axi_gpio_8_0_board.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_9/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_8_0/design_2_axi_gpio_8_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_9/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_8_0/design_2_axi_gpio_8_0.xdc] for cell 'nolabel_line16/design_2_i/axi_gpio_9/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0_board.xdc] for cell 'nolabel_line16/design_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0_board.xdc] for cell 'nolabel_line16/design_2_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.xdc] for cell 'nolabel_line16/design_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.xdc] for cell 'nolabel_line16/design_2_i/proc_sys_reset_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 966.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

26 Infos, 0 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 966.625 ; gain = 477.477
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.436 . Memory (MB): peak = 989.672 ; gain = 23.047

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d9de9634

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1531.629 ; gain = 541.957

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 136ab2df5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1727.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 34 cells and removed 110 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 79516e1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1727.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 62 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b13022a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.765 . Memory (MB): peak = 1727.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 261 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG nolabel_line16/design_2_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst to drive 62 load(s) on clock net nolabel_line16/design_2_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o_BUFG[0]
INFO: [Opt 31-194] Inserted BUFG nolabel_line16/design_2_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst to drive 47 load(s) on clock net nolabel_line16/design_2_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o_BUFG[0]
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: ac517187

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 1727.527 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ac517187

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.874 . Memory (MB): peak = 1727.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ac517187

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.926 . Memory (MB): peak = 1727.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              34  |             110  |                                              0  |
|  Constant propagation         |              11  |              62  |                                              0  |
|  Sweep                        |               0  |             261  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1727.527 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12934e357

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1727.527 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12934e357

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1727.527 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12934e357

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1727.527 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1727.527 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12934e357

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1727.527 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1727.527 ; gain = 760.902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1727.527 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.runs/impl_1/BUF_WRAP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file BUF_WRAP_drc_opted.rpt -pb BUF_WRAP_drc_opted.pb -rpx BUF_WRAP_drc_opted.rpx
Command: report_drc -file BUF_WRAP_drc_opted.rpt -pb BUF_WRAP_drc_opted.pb -rpx BUF_WRAP_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.runs/impl_1/BUF_WRAP_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1727.527 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d9e88486

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1727.527 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1727.527 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 99511bf1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.613 . Memory (MB): peak = 1727.527 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18f3210ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1727.527 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18f3210ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1727.527 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18f3210ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1727.527 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1783e8519

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1727.527 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 84 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 39 nets or cells. Created 0 new cell, deleted 39 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1727.527 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             39  |                    39  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             39  |                    39  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 102690164

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1727.527 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1ac747465

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1727.527 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ac747465

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1727.527 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c9e6dc10

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1727.527 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 175345337

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1727.527 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f2f57ca4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1727.527 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 194d31187

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1727.527 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 124a2c43b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1727.527 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1535eb470

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1727.527 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a9811f4f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1727.527 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a9811f4f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1727.527 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bd0b4fa6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bd0b4fa6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1736.238 ; gain = 8.711
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.156. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2010d2ed3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1736.238 ; gain = 8.711
Phase 4.1 Post Commit Optimization | Checksum: 2010d2ed3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1736.238 ; gain = 8.711

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2010d2ed3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1736.238 ; gain = 8.711

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2010d2ed3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1736.238 ; gain = 8.711

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1736.238 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 264fd6d4e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1736.238 ; gain = 8.711
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 264fd6d4e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1736.238 ; gain = 8.711
Ending Placer Task | Checksum: 1d4d0cd93

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1736.238 ; gain = 8.711
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1736.238 ; gain = 8.711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1736.238 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1737.355 ; gain = 1.117
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.runs/impl_1/BUF_WRAP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file BUF_WRAP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1737.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file BUF_WRAP_utilization_placed.rpt -pb BUF_WRAP_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file BUF_WRAP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1737.355 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1749.785 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1767.668 ; gain = 17.883
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.runs/impl_1/BUF_WRAP_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f1243229 ConstDB: 0 ShapeSum: e3ac9b6a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d0d19286

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1880.465 ; gain = 97.766
Post Restoration Checksum: NetGraph: 4aad85bb NumContArr: 86240ccb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d0d19286

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1880.465 ; gain = 97.766

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d0d19286

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1887.297 ; gain = 104.598

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d0d19286

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1887.297 ; gain = 104.598
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 155b09f2d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1909.492 ; gain = 126.793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.196  | TNS=0.000  | WHS=-0.238 | THS=-35.200|

Phase 2 Router Initialization | Checksum: 230d498d6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1909.492 ; gain = 126.793

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00512582 %
  Global Horizontal Routing Utilization  = 0.000676133 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2735
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2735
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cf4ac3ba

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1909.492 ; gain = 126.793

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 309
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.019  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 150d72114

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.019  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 182f42386

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793
Phase 4 Rip-up And Reroute | Checksum: 182f42386

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a32026b9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.033  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a32026b9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a32026b9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793
Phase 5 Delay and Skew Optimization | Checksum: 1a32026b9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16253b9dc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.033  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 160e904a1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793
Phase 6 Post Hold Fix | Checksum: 160e904a1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.381019 %
  Global Horizontal Routing Utilization  = 0.490112 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cbc76b2e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cbc76b2e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dc276146

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.033  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1dc276146

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.492 ; gain = 126.793

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 0 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1909.492 ; gain = 141.824
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1909.492 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1915.266 ; gain = 5.773
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.runs/impl_1/BUF_WRAP_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file BUF_WRAP_drc_routed.rpt -pb BUF_WRAP_drc_routed.pb -rpx BUF_WRAP_drc_routed.rpx
Command: report_drc -file BUF_WRAP_drc_routed.rpt -pb BUF_WRAP_drc_routed.pb -rpx BUF_WRAP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.runs/impl_1/BUF_WRAP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file BUF_WRAP_methodology_drc_routed.rpt -pb BUF_WRAP_methodology_drc_routed.pb -rpx BUF_WRAP_methodology_drc_routed.rpx
Command: report_methodology -file BUF_WRAP_methodology_drc_routed.rpt -pb BUF_WRAP_methodology_drc_routed.pb -rpx BUF_WRAP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/GitHub/ReconHardware/FPGA_Files/Projects/aFIFO/aFIFO.runs/impl_1/BUF_WRAP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file BUF_WRAP_power_routed.rpt -pb BUF_WRAP_power_summary_routed.pb -rpx BUF_WRAP_power_routed.rpx
Command: report_power -file BUF_WRAP_power_routed.rpt -pb BUF_WRAP_power_summary_routed.pb -rpx BUF_WRAP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 0 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file BUF_WRAP_route_status.rpt -pb BUF_WRAP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file BUF_WRAP_timing_summary_routed.rpt -pb BUF_WRAP_timing_summary_routed.pb -rpx BUF_WRAP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file BUF_WRAP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file BUF_WRAP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file BUF_WRAP_bus_skew_routed.rpt -pb BUF_WRAP_bus_skew_routed.pb -rpx BUF_WRAP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct  1 19:10:15 2020...
