Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: mksuii_x.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mksuii_x.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mksuii_x"
Output Format                      : NGC
Target Device                      : xc5vlx30t-1-ff665

---- Source Options
Top Module Name                    : mksuii_x
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/Div20x8.vhd. Ignore this file from project file "V:/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/mksuii_x_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/div54x16x32.vhd. Ignore this file from project file "V:/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/mksuii_x_vhdl.prj".
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/rocketio_wrapper_gtp_tile.vhd" in Library work.
Architecture rtl of Entity rocketio_wrapper_gtp_tile is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuiiFixedIP_x_pkg.vhd" in Library work.
Architecture mksuii of Entity mksuii is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/digit.vhd" in Library work.
Architecture rtl of Entity digit is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/tx_client_fifo_8.vhd" in Library work.
Architecture rtl of Entity tx_client_fifo_8 is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/rx_client_fifo_8.vhd" in Library work.
Architecture rtl of Entity rx_client_fifo_8 is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" in Library work.
Architecture structural of Entity gtp_dual_1000x is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit.vhd" in Library work.
Architecture wrapper of Entity gigabit is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/mults16s16x54.vhd" in Library work.
Architecture mults16s16x54_a of Entity mults16s16x54 is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/sign16plussign16.vhd" in Library work.
Architecture sign16plussign16_a of Entity sign16plussign16 is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/bcdconv.vhd" in Library work.
Architecture rtl of Entity bcdconv is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/prog_strobe16.vhd" in Library work.
Architecture behaviour of Entity prog_strobe16 is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/SPI_Fifo.vhd" in Library work.
Architecture spi_fifo_a of Entity spi_fifo is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ThresComp.vhd" in Library work.
Architecture behavioral of Entity threscomp is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/Acc12x20.vhd" in Library work.
Architecture acc12x20_a of Entity acc12x20 is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/Ram512x12dp.vhd" in Library work.
Architecture ram512x12dp_a of Entity ram512x12dp is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/FADCClkDCM.vhd" in Library work.
Architecture behavioral of Entity fadcclkdcm is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FastDiffIn.vhd" in Library work.
Architecture behavioral of Entity fastdiffin is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit_block.vhd" in Library work.
Architecture top_level of Entity gigabit_block is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/eth_fifo_8.vhd" in Library work.
Architecture rtl of Entity eth_fifo_8 is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/Flash_Fifo512x16.vhd" in Library work.
Architecture flash_fifo512x16_a of Entity flash_fifo512x16 is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/Flash_Fifo_DPRam512x15.vhd" in Library work.
Architecture flash_fifo_dpram512x15_a of Entity flash_fifo_dpram512x15 is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/DPRam/dpram_fo.vhd" in Library work.
Architecture dpram_fo_a of Entity dpram_fo is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/FaultHistoryRam.vhd" in Library work.
Architecture faulthistoryram_a of Entity faulthistoryram is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/oneshotCEn4Bit.vhd" in Library work.
Architecture behaviour of Entity oneshotcen4bit is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/eDipTFT43_Intf.vhd" in Library work.
Architecture behavioral of Entity ediptft43_intf is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/DeBounce.vhd" in Library work.
Architecture behavioral of Entity debounce is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/oneshotCEn.vhd" in Library work.
Architecture behaviour of Entity oneshotcen is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/RFDriveDPMem.vhd" in Library work.
Architecture rfdrivedpmem_a of Entity rfdrivedpmem is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/xsysmon.vhd" in Library work.
Architecture xilinx of Entity xsysmon is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/sysmon_dpram.vhd" in Library work.
Architecture sysmon_dpram_a of Entity sysmon_dpram is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/max1308Intf.vhd" in Library work.
Architecture behavioral of Entity max1308intf is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/Acc12x16.vhd" in Library work.
Architecture acc12x16_a of Entity acc12x16 is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/ram16x16.vhd" in Library work.
Architecture ram16x16_a of Entity ram16x16 is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/Ram16x16dp.vhd" in Library work.
Architecture ram16x16dp_a of Entity ram16x16dp is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ad9228Input.vhd" in Library work.
Architecture behavioral of Entity ad9228input is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FastChannel.vhd" in Library work.
Architecture behavioral of Entity fastchannel is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/DPot.vhd" in Library work.
Architecture behaviour of Entity dpot is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd" in Library work.
Architecture behavioral of Entity glink_intf is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit_locallink.vhd" in Library work.
Architecture top_level of Entity gigabit_locallink is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/pon_rst.vhd" in Library work.
Architecture behavioral of Entity pon_rst is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ClkDet119Mhz.vhd" in Library work.
Architecture behavioral of Entity clkdet119mhz is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/clkmux.vhd" in Library work.
Architecture behavioral of Entity clkmux is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ClkEn_Gen.vhd" in Library work.
Architecture behavioral of Entity clken_gen is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FrontPanel_Input.vhd" in Library work.
Architecture behavioral of Entity frontpanel_input is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_Glink.vhd" in Library work.
Architecture behavioral of Entity mksuii_glink is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Glink_Decode.vhd" in Library work.
Architecture behavioral of Entity glink_decode is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/LocalTrigger.vhd" in Library work.
Architecture behavioral of Entity localtrigger is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Trigger.vhd" in Library work.
Architecture behaviour of Entity trigger is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FastADCIntf.vhd" in Library work.
Architecture behaviour of Entity fastadcintf is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Slow_ADC_Cntl.vhd" in Library work.
Architecture behavioral of Entity slow_adc_cntl is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Mon_ADC_Cntl.vhd" in Library work.
Architecture behavioral of Entity mon_adc_cntl is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FrontPanel_LED.vhd" in Library work.
Architecture behavioral of Entity frontpanel_led is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/SysMon_Intf.vhd" in Library work.
Architecture behavioral of Entity sysmon_intf is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/TempADC.vhd" in Library work.
Entity <tempadc> compiled.
Entity <tempadc> (Architecture <behaviour>) compiled.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FADCSpi.vhd" in Library work.
Architecture behaviour of Entity fadcspi is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/RFDrive.vhd" in Library work.
Architecture behaviour of Entity rfdrive is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FocusCoil.vhd" in Library work.
Architecture behaviour of Entity focuscoil is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/TankPump.vhd" in Library work.
Architecture behaviour of Entity tankpump is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ModCmd.vhd" in Library work.
Architecture behaviour of Entity modcmd is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/flow_intf.vhd" in Library work.
Architecture behaviour of Entity flow_intf is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/LegacyModCmd.vhd" in Library work.
Architecture behaviour of Entity legacymodcmd is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/WGVac.vhd" in Library work.
Architecture behaviour of Entity wg_vac is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/MagIntf.vhd" in Library work.
Architecture behaviour of Entity magintf is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/IonPump.vhd" in Library work.
Architecture behaviour of Entity ionpump is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/controlIntf.vhd" in Library work.
Architecture behaviour of Entity control_intf is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/SysInfo.vhd" in Library work.
Architecture behaviour of Entity sysinfo is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/displayIntf.vhd" in Library work.
Architecture behavioral of Entity displayintf is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FaultGen.vhd" in Library work.
Architecture behaviour of Entity faultgen is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/FaultHistory.vhd" in Library work.
Architecture behavioral of Entity faulthistory is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/sfp_intf.vhd" in Library work.
Architecture behavioral of Entity sfp_intf is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/flash_intf.vhd" in Library work.
Architecture behavioral of Entity flash_intf is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_x.vhd" in Library work.
Architecture behavioral of Entity mksuii_x is up to date.
Compiling vhdl file "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/adds16s16.vhd" in Library work.
Architecture adds16s16_a of Entity adds16s16 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mksuii_x> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pon_rst> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ClkDet119Mhz> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ClkMux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ClkEn_Gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FrontPanel_input> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mksuii_Glink> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Glink_Decode> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LocalTrigger> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Trigger> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <FastADCintf> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <Slow_ADC_Cntl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mon_ADC_Cntl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FrontPanel_LED> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SysMon_intf> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TempADC> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <FADCSpi> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <RFDrive> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <FocusCoil> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <TankPump> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <ModCmd> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <flow_intf> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <LegacyModCmd> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <WG_VAC> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <Magintf> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <IonPump> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <control_intf> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <Sysinfo> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <displayintf> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FaultGen> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <FaultHistory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sfp_intf> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flash_intf> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DeBounce> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <glink_intf> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <gigabit_locallink> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <DPot> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <prog_strobe16> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <ad9228input> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FastChannel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Max1308intf> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ThresComp> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <oneshotCen4Bit> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <xsysmon> in library <work> (architecture <xilinx>).

Analyzing hierarchy for entity <oneshotCen> in library <work> (architecture <behaviour>) with generics.
	N = 4

Analyzing hierarchy for entity <eDipTFT43_intf> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GigaBit_block> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <eth_fifo_8> in library <work> (architecture <rtl>) with generics.
	FULL_DUPLEX_ONLY = false

Analyzing hierarchy for entity <FADCClkDCM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FastDiffin> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <prog_strobe16> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <BCDConv> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <GTP_dual_1000X> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <GigaBit> in library <work> (architecture <wrapper>).

Analyzing hierarchy for entity <tx_client_fifo_8> in library <work> (architecture <rtl>) with generics.
	FULL_DUPLEX_ONLY = false

Analyzing hierarchy for entity <rx_client_fifo_8> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <Digit> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <ROCKETIO_WRAPPER_GTP_TILE> in library <work> (architecture <rtl>) with generics.
	TILE_CHAN_BOND_LEVEL_0 = 0
	TILE_CHAN_BOND_LEVEL_1 = 0
	TILE_CHAN_BOND_MODE_0 = "OFF"
	TILE_CHAN_BOND_MODE_1 = "OFF"
	TILE_SIM_GTPRESET_SPEEDUP = 1
	TILE_SIM_PLL_PERDIV2 = "000110010000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mksuii_x> in library <work> (Architecture <behavioral>).
    Set user-defined property "KEEP =  true" for signal <SysClk>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_clk119Mhz> in unit <mksuii_x>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <u_clk119Mhz> in unit <mksuii_x>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_clk119Mhz> in unit <mksuii_x>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_clk119Mhz> in unit <mksuii_x>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_clk119Mhz> in unit <mksuii_x>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_clk119Mhz> in unit <mksuii_x>.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_x.vhd" line 1294: Unconnected output port 'Status' of component 'Slow_ADC_Cntl'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_x.vhd" line 1653: Unconnected output port 'WG_Valve_Test' of component 'LegacyModCmd'.
Entity <mksuii_x> analyzed. Unit <mksuii_x> generated.

Analyzing Entity <pon_rst> in library <work> (Architecture <behavioral>).
Entity <pon_rst> analyzed. Unit <pon_rst> generated.

Analyzing Entity <ClkDet119Mhz> in library <work> (Architecture <behavioral>).
Entity <ClkDet119Mhz> analyzed. Unit <ClkDet119Mhz> generated.

Analyzing Entity <ClkMux> in library <work> (Architecture <behavioral>).
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKFBOUT_MULT =  8" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKIN1_PERIOD =  8.4030000000000005" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKIN2_PERIOD =  8.0000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT0_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT1_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT2_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "REF_JITTER =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <ClkMux>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <ClkMux>.
Entity <ClkMux> analyzed. Unit <ClkMux> generated.

Analyzing Entity <ClkEn_Gen> in library <work> (Architecture <behavioral>).
Entity <ClkEn_Gen> analyzed. Unit <ClkEn_Gen> generated.

Analyzing Entity <FrontPanel_input> in library <work> (Architecture <behavioral>).
Entity <FrontPanel_input> analyzed. Unit <FrontPanel_input> generated.

Analyzing Entity <DeBounce> in library <work> (Architecture <behavioral>).
Entity <DeBounce> analyzed. Unit <DeBounce> generated.

Analyzing Entity <mksuii_Glink> in library <work> (Architecture <behavioral>).
    Set user-defined property "KEEP =  true" for signal <Clock> in unit <glink_intf>.
    Set user-defined property "KEEP =  true" for signal <Lnk_Error> in unit <glink_intf>.
    Set user-defined property "KEEP =  true" for signal <RX_LL_DATA> in unit <glink_intf>.
    Set user-defined property "KEEP =  true" for signal <TX_LL_DATA> in unit <glink_intf>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clkingen> in unit <mksuii_Glink>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <clkingen> in unit <mksuii_Glink>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <clkingen> in unit <mksuii_Glink>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <clkingen> in unit <mksuii_Glink>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <clkingen> in unit <mksuii_Glink>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <clkingen> in unit <mksuii_Glink>.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_Glink.vhd" line 178: Unconnected output port 'RX_LL_FIFO_STATUS_0' of component 'gigabit_locallink'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_Glink.vhd" line 178: Unconnected output port 'EMAC0CLIENTRXDVLD' of component 'gigabit_locallink'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_Glink.vhd" line 178: Unconnected output port 'EMAC0CLIENTRXFRAMEDROP' of component 'gigabit_locallink'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_Glink.vhd" line 178: Unconnected output port 'EMAC0CLIENTRXSTATS' of component 'gigabit_locallink'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_Glink.vhd" line 178: Unconnected output port 'EMAC0CLIENTRXSTATSVLD' of component 'gigabit_locallink'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_Glink.vhd" line 178: Unconnected output port 'EMAC0CLIENTRXSTATSBYTEVLD' of component 'gigabit_locallink'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_Glink.vhd" line 178: Unconnected output port 'EMAC0CLIENTTXSTATS' of component 'gigabit_locallink'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_Glink.vhd" line 178: Unconnected output port 'EMAC0CLIENTTXSTATSVLD' of component 'gigabit_locallink'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_Glink.vhd" line 178: Unconnected output port 'EMAC0CLIENTTXSTATSBYTEVLD' of component 'gigabit_locallink'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_Glink.vhd" line 178: Unconnected output port 'EMAC0ANinTERRUPT' of component 'gigabit_locallink'.
Entity <mksuii_Glink> analyzed. Unit <mksuii_Glink> generated.

Analyzing Entity <glink_intf> in library <work> (Architecture <behavioral>).
    Set user-defined property "KEEP =  true" for signal <RX_LL_SOF>.
    Set user-defined property "KEEP =  true" for signal <RX_LL_EOF>.
    Set user-defined property "KEEP =  true" for signal <RX_LL_SRC_RDY>.
    Set user-defined property "KEEP =  true" for signal <RX_LL_DST_RDY>.
    Set user-defined property "KEEP =  true" for signal <TX_LL_SOF>.
    Set user-defined property "KEEP =  true" for signal <TX_LL_EOF>.
    Set user-defined property "KEEP =  true" for signal <TX_LL_SRC_RDY>.
    Set user-defined property "KEEP =  true" for signal <TX_LL_DST_RDY>.
    Set user-defined property "KEEP =  true" for signal <Tx_Busy>.
    Set user-defined property "KEEP =  true" for signal <iTX_LL_Data>.
    Set user-defined property "KEEP =  true" for signal <EMAC_State>.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd" line 580: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd" line 601: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <EMAC_Dest_Addr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd" line 621: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <Ether_Type_b> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd" line 659: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <IP_Header> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd" line 686: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <IP_Dest_Addr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd" line 722: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd" line 729: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd" line 749: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <UDP_Dest_Addr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd" line 769: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd" line 908: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <iARP_Data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd" line 995: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <Tx_Data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd" line 1012: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <Tx_Data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd" line 1034: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <Tx_Data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <glink_intf> analyzed. Unit <glink_intf> generated.

Analyzing Entity <gigabit_locallink> in library <work> (Architecture <top_level>).
    Set user-defined property "KEEP =  true" for signal <tx_data_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_ack_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_valid_0_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <tx_pre_reset_0_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <rx_pre_reset_0_i>.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit_locallink.vhd" line 402: Unconnected output port 'tx_fifo_status' of component 'eth_fifo_8'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit_locallink.vhd" line 402: Unconnected output port 'tx_overflow' of component 'eth_fifo_8'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit_locallink.vhd" line 402: Unconnected output port 'rx_overflow' of component 'eth_fifo_8'.
Entity <gigabit_locallink> analyzed. Unit <gigabit_locallink> generated.

Analyzing Entity <GigaBit_block> in library <work> (Architecture <top_level>).
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reset_r>.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit_block.vhd" line 377: Unconnected output port 'RXCOMMADET_0' of component 'GTP_dual_1000X'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit_block.vhd" line 377: Unconnected output port 'RXREALIGN_0' of component 'GTP_dual_1000X'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit_block.vhd" line 377: Unconnected output port 'TXOUTCLK_0' of component 'GTP_dual_1000X'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit_block.vhd" line 377: Unconnected output port 'TXRUNDISP_0' of component 'GTP_dual_1000X'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit_block.vhd" line 487: Unconnected output port 'EMAC0CLIENTRXDVLDMSW' of component 'GigaBit'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit_block.vhd" line 487: Unconnected output port 'EMAC0PHYTXGMIIMIICLKOUT' of component 'GigaBit'.
Entity <GigaBit_block> analyzed. Unit <GigaBit_block> generated.

Analyzing Entity <GTP_dual_1000X> in library <work> (Architecture <structural>).
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reset_r>.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXCHARISCOMMA1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXCHARISK1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXDISPERR1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXNOTINTABLE1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXRUNDISP1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXCLKCORCNT1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXBYTEREALIGN1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXCOMMADET1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXDATA1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXRECCLK0_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXRECCLK1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXELECIDLE1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXBUFSTATUS1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXLOSSOFSYNC0_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RXLOSSOFSYNC1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'RESETDONE1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'TXRUNDISP1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'TXBUFSTATUS1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd" line 315: Unconnected output port 'TXOUTCLK1_OUT' of component 'ROCKETIO_WRAPPER_GTP_TILE'.
Entity <GTP_dual_1000X> analyzed. Unit <GTP_dual_1000X> generated.

Analyzing generic Entity <ROCKETIO_WRAPPER_GTP_TILE> in library <work> (Architecture <rtl>).
	TILE_CHAN_BOND_LEVEL_0 = 0
	TILE_CHAN_BOND_LEVEL_1 = 0
	TILE_CHAN_BOND_MODE_0 = "OFF"
	TILE_CHAN_BOND_MODE_1 = "OFF"
	TILE_SIM_GTPRESET_SPEEDUP = 1
	TILE_SIM_PLL_PERDIV2 = "000110010000"
    Set user-defined property "AC_CAP_DIS_0 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "AC_CAP_DIS_1 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "ALIGN_COMMA_WORD_0 =  1" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "ALIGN_COMMA_WORD_1 =  1" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_0 =  7" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_1 =  7" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_0 =  7" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_1 =  7" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_LEVEL_0 =  0" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_LEVEL_1 =  0" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_MODE_0 =  OFF" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_MODE_1 =  OFF" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_0 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_1 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_0 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_1 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_0 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_1 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_0 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_1 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_0 =  0000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_1 =  0000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_0 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_1 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_0 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_1 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_0 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_1 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_0 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_1 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_0 =  0000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_1 =  0000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_0 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_1 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_0 =  1" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_1 =  1" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK25_DIVIDER =  5" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLKINDC_B =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_CORRECT_USE_0 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_CORRECT_USE_1 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_ADJ_LEN_0 =  2" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_ADJ_LEN_1 =  2" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_DET_LEN_0 =  2" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_DET_LEN_1 =  2" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_0 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_1 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_KEEP_IDLE_0 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_KEEP_IDLE_1 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_MAX_LAT_0 =  18" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_MAX_LAT_1 =  18" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_MIN_LAT_0 =  16" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_MIN_LAT_1 =  16" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_PRECEDENCE_0 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_PRECEDENCE_1 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_0 =  0" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_1 =  0" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_1_0 =  0110111100" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_1_1 =  0110111100" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_2_0 =  0001010000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_2_1 =  0001010000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_3_0 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_3_1 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_4_0 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_4_1 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_0 =  0011" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_1 =  0011" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_1_0 =  0110111100" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_1_1 =  0110111100" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_2_0 =  0010110101" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_2_1 =  0010110101" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_3_0 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_3_1 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_4_0 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_4_1 =  0000000000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_0 =  0011" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_1 =  0011" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_USE_0 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_USE_1 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "COMMA_10B_ENABLE_0 =  0001111111" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "COMMA_10B_ENABLE_1 =  0001111111" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "COMMA_DOUBLE_0 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "COMMA_DOUBLE_1 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "COM_BURST_VAL_0 =  1111" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "COM_BURST_VAL_1 =  1111" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "DEC_MCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "DEC_MCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "DEC_PCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "DEC_PCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_0 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_1 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "MCOMMA_10B_VALUE_0 =  1010000011" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "MCOMMA_10B_VALUE_1 =  1010000011" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "MCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "MCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "OOBDETECT_THRESHOLD_0 =  001" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "OOBDETECT_THRESHOLD_1 =  001" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "OOB_CLK_DIVIDER =  4" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "OVERSAMPLE_MODE =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PCI_EXPRESS_MODE_0 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PCI_EXPRESS_MODE_1 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PCOMMA_10B_VALUE_0 =  0101111100" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PCOMMA_10B_VALUE_1 =  0101111100" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PCS_COM_CFG =  1680A0E" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PLL_DIVSEL_FB =  2" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PLL_DIVSEL_REF =  1" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PLL_RXDIVSEL_OUT_0 =  2" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PLL_RXDIVSEL_OUT_1 =  2" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PLL_SATA_0 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PLL_SATA_1 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PLL_TXDIVSEL_COMM_OUT =  1" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PLL_TXDIVSEL_OUT_0 =  2" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PLL_TXDIVSEL_OUT_1 =  2" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PMA_CDR_SCAN_0 =  6C07640" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PMA_CDR_SCAN_1 =  6C07640" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PMA_RX_CFG_0 =  09F0051" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PMA_RX_CFG_1 =  09F0051" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PRBS_ERR_THRESHOLD_0 =  00000001" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "PRBS_ERR_THRESHOLD_1 =  00000001" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RCV_TERM_GND_0 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RCV_TERM_GND_1 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RCV_TERM_MID_0 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RCV_TERM_MID_1 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RCV_TERM_VTTRX_0 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RCV_TERM_VTTRX_1 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_BUFFER_USE_0 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_BUFFER_USE_1 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_0 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_1 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_0 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_1 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_LOS_INVALID_INCR_0 =  8" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_LOS_INVALID_INCR_1 =  8" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_LOS_THRESHOLD_0 =  128" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_LOS_THRESHOLD_1 =  128" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_SLIDE_MODE_0 =  PCS" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_SLIDE_MODE_1 =  PCS" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_STATUS_FMT_0 =  PCIE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_STATUS_FMT_1 =  PCIE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_XCLK_SEL_0 =  RXREC" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "RX_XCLK_SEL_1 =  RXREC" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_BURST_VAL_0 =  100" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_BURST_VAL_1 =  100" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_IDLE_VAL_0 =  100" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_IDLE_VAL_1 =  100" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_MAX_BURST_0 =  9" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_MAX_BURST_1 =  9" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_MAX_INIT_0 =  27" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_MAX_INIT_1 =  27" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_MAX_WAKE_0 =  9" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_MAX_WAKE_1 =  9" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_MIN_BURST_0 =  5" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_MIN_BURST_1 =  5" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_MIN_INIT_0 =  15" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_MIN_INIT_1 =  15" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_MIN_WAKE_0 =  5" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SATA_MIN_WAKE_1 =  5" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SIM_GTPRESET_SPEEDUP =  1" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SIM_MODE =  FAST" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SIM_PLL_PERDIV2 =  190" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS0 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS1 =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TERMINATION_CTRL =  10100" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TERMINATION_IMP_0 =  50" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TERMINATION_IMP_1 =  50" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TERMINATION_OVRD =  FALSE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TRANS_TIME_FROM_P2_0 =  0060" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TRANS_TIME_FROM_P2_1 =  0060" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TRANS_TIME_NON_P2_0 =  0025" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TRANS_TIME_NON_P2_1 =  0025" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TRANS_TIME_TO_P2_0 =  0100" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TRANS_TIME_TO_P2_1 =  0100" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TXRX_INVERT_0 =  00000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TXRX_INVERT_1 =  00000" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TX_BUFFER_USE_0 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TX_BUFFER_USE_1 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TX_DIFF_BOOST_0 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TX_DIFF_BOOST_1 =  TRUE" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TX_SYNC_FILTERB =  1" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TX_XCLK_SEL_0 =  TXOUT" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Set user-defined property "TX_XCLK_SEL_1 =  TXOUT" for instance <gtp_dual_i> in unit <ROCKETIO_WRAPPER_GTP_TILE>.
Entity <ROCKETIO_WRAPPER_GTP_TILE> analyzed. Unit <ROCKETIO_WRAPPER_GTP_TILE> generated.

Analyzing Entity <GigaBit> in library <work> (Architecture <wrapper>).
    Set user-defined property "EMAC0_1000BASEX_ENABLE =  TRUE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_BYTEPHY =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_CONFIGVEC_79 =  TRUE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_DCRBASEADDR =  00" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_LINKTIMERVAL =  13D" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_MDIO_ENABLE =  TRUE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_PAUSEADDR =  FFEEDDCCBBAA" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_PHYRESET =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_RXRESET =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_RX_ENABLE =  TRUE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_SPEED_MSB =  TRUE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_TXRESET =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_TX_ENABLE =  TRUE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC0_USECLKEN =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_BYTEPHY =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_DCRBASEADDR =  00" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_LINKTIMERVAL =  000" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_PAUSEADDR =  000000000000" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_PHYRESET =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_RXRESET =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_RX_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_SPEED_MSB =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_TXRESET =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_TX_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <GigaBit>.
    Set user-defined property "EMAC1_USECLKEN =  FALSE" for instance <v5_emac> in unit <GigaBit>.
Entity <GigaBit> analyzed. Unit <GigaBit> generated.

Analyzing generic Entity <eth_fifo_8> in library <work> (Architecture <rtl>).
	FULL_DUPLEX_ONLY = false
Entity <eth_fifo_8> analyzed. Unit <eth_fifo_8> generated.

Analyzing generic Entity <tx_client_fifo_8> in library <work> (Architecture <rtl>).
	FULL_DUPLEX_ONLY = false
    Set user-defined property "ASYNC_REG =  TRUE" for signal <frame_in_fifo_sync>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_tran_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_retran_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_txfer_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_col_window_pipe>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
Entity <tx_client_fifo_8> analyzed. Unit <tx_client_fifo_8> generated.

Analyzing Entity <rx_client_fifo_8> in library <work> (Architecture <rtl>).
    Set user-defined property "ASYNC_REG =  TRUE" for signal <rd_store_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr_gray_sync>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
Entity <rx_client_fifo_8> analyzed. Unit <rx_client_fifo_8> generated.

Analyzing Entity <Glink_Decode> in library <work> (Architecture <behavioral>).
Entity <Glink_Decode> analyzed. Unit <Glink_Decode> generated.

Analyzing Entity <LocalTrigger> in library <work> (Architecture <behavioral>).
Entity <LocalTrigger> analyzed. Unit <LocalTrigger> generated.

Analyzing Entity <DPot> in library <work> (Architecture <behaviour>).
Entity <DPot> analyzed. Unit <DPot> generated.

Analyzing Entity <Trigger> in library <work> (Architecture <behaviour>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_AccTrig> in unit <Trigger>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <u_AccTrig> in unit <Trigger>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_AccTrig> in unit <Trigger>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_AccTrig> in unit <Trigger>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_AccTrig> in unit <Trigger>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_AccTrig> in unit <Trigger>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_StdbyTrig> in unit <Trigger>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <u_StdbyTrig> in unit <Trigger>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_StdbyTrig> in unit <Trigger>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_StdbyTrig> in unit <Trigger>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_StdbyTrig> in unit <Trigger>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_StdbyTrig> in unit <Trigger>.
INFO:Xst:2679 - Register <RearTrigDelay> in unit <Trigger> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RearTrigWidth> in unit <Trigger> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FrontTrigDelay> in unit <Trigger> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FrontTrigWidth> in unit <Trigger> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
Entity <Trigger> analyzed. Unit <Trigger> generated.

Analyzing Entity <prog_strobe16> in library <work> (Architecture <behaviour>).
Entity <prog_strobe16> analyzed. Unit <prog_strobe16> generated.

Analyzing Entity <FastADCintf> in library <work> (Architecture <behaviour>).
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FastADCIntf.vhd" line 249: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <Regs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <FastADCintf> analyzed. Unit <FastADCintf> generated.

Analyzing Entity <ad9228input> in library <work> (Architecture <behavioral>).
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <FADC_Clkoddr> in unit <ad9228input>.
    Set user-defined property "INIT =  0" for instance <FADC_Clkoddr> in unit <ad9228input>.
    Set user-defined property "SRTYPE =  SYNC" for instance <FADC_Clkoddr> in unit <ad9228input>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FADC_Clkobufds> in unit <ad9228input>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FADC_Clkobufds> in unit <ad9228input>.
    Set user-defined property "SLEW =  SLOW" for instance <FADC_Clkobufds> in unit <ad9228input>.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ad9228Input.vhd" line 172: Unconnected output port 'CLKin_IBUFGDS_out' of component 'FADCClkDCM'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ad9228Input.vhd" line 172: Unconnected output port 'CLK0_out' of component 'FADCClkDCM'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ad9228Input.vhd" line 172: Unconnected output port 'CLK90_out' of component 'FADCClkDCM'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ad9228Input.vhd" line 172: Unconnected output port 'CLK180_out' of component 'FADCClkDCM'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ad9228Input.vhd" line 185: Unconnected output port 'Qout_2' of component 'FastDiffin'.
Entity <ad9228input> analyzed. Unit <ad9228input> generated.

Analyzing Entity <FADCClkDCM> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFGDS_INST> in unit <FADCClkDCM>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <CLKIN_IBUFGDS_INST> in unit <FADCClkDCM>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFGDS_INST> in unit <FADCClkDCM>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFGDS_INST> in unit <FADCClkDCM>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFGDS_INST> in unit <FADCClkDCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "CLKIN_PERIOD =  2.8010000000000002" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  FIXED" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "DLL_FREQUENCY_MODE =  HIGH" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <FADCClkDCM>.
Entity <FADCClkDCM> analyzed. Unit <FADCClkDCM> generated.

Analyzing Entity <FastDiffin> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_ibufds> in unit <FastDiffin>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <u_ibufds> in unit <FastDiffin>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_ibufds> in unit <FastDiffin>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_ibufds> in unit <FastDiffin>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_ibufds> in unit <FastDiffin>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_ibufds> in unit <FastDiffin>.
    Set user-defined property "DELAY_SRC =  I" for instance <BeamVibufds_IODELAY> in unit <FastDiffin>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <BeamVibufds_IODELAY> in unit <FastDiffin>.
    Set user-defined property "IDELAY_TYPE =  DEFAULT" for instance <BeamVibufds_IODELAY> in unit <FastDiffin>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <BeamVibufds_IODELAY> in unit <FastDiffin>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <BeamVibufds_IODELAY> in unit <FastDiffin>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <BeamVibufds_IODELAY> in unit <FastDiffin>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <BeamVibufds_IODELAY> in unit <FastDiffin>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <BEAM_Viddr> in unit <FastDiffin>.
    Set user-defined property "INIT_Q1 =  0" for instance <BEAM_Viddr> in unit <FastDiffin>.
    Set user-defined property "INIT_Q2 =  0" for instance <BEAM_Viddr> in unit <FastDiffin>.
    Set user-defined property "SRTYPE =  SYNC" for instance <BEAM_Viddr> in unit <FastDiffin>.
Entity <FastDiffin> analyzed. Unit <FastDiffin> generated.

Analyzing Entity <FastChannel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FastChannel.vhd" line 295: Unconnected output port 'Equal' of component 'ThresComp'.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FastChannel.vhd" line 304: Instantiating black box module <Acc12x20>.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FastChannel.vhd" line 313: Unconnected output port 'fractional' of component 'Div20x8'.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FastChannel.vhd" line 313: Instantiating black box module <Div20x8>.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FastChannel.vhd" line 324: Instantiating black box module <Ram512x12dp>.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FastChannel.vhd" line 335: Instantiating black box module <Ram512x12dp>.
Entity <FastChannel> analyzed. Unit <FastChannel> generated.

Analyzing Entity <ThresComp> in library <work> (Architecture <behavioral>).
Entity <ThresComp> analyzed. Unit <ThresComp> generated.

Analyzing Entity <Slow_ADC_Cntl> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Slow_ADC_Cntl.vhd" line 316: Unconnected output port 'Addrout' of component 'Max1308intf'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Slow_ADC_Cntl.vhd" line 316: Unconnected output port 'ADC_To' of component 'Max1308intf'.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Slow_ADC_Cntl.vhd" line 336: Instantiating black box module <Acc12x16>.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Slow_ADC_Cntl.vhd" line 346: Instantiating black box module <ram16x16>.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Slow_ADC_Cntl.vhd" line 356: Instantiating black box module <Ram16x16dp>.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Slow_ADC_Cntl.vhd" line 367: Unconnected output port 'spo' of component 'Ram16x16dp'.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Slow_ADC_Cntl.vhd" line 367: Instantiating black box module <Ram16x16dp>.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Slow_ADC_Cntl.vhd" line 379: Unconnected output port 'Equal' of component 'ThresComp'.
Entity <Slow_ADC_Cntl> analyzed. Unit <Slow_ADC_Cntl> generated.

Analyzing Entity <Max1308intf> in library <work> (Architecture <behavioral>).
Entity <Max1308intf> analyzed. Unit <Max1308intf> generated.

Analyzing Entity <Mon_ADC_Cntl> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Mon_ADC_Cntl.vhd" line 243: Unconnected output port 'Addrout' of component 'Max1308intf'.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Mon_ADC_Cntl.vhd" line 243: Unconnected output port 'ADC_To' of component 'Max1308intf'.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Mon_ADC_Cntl.vhd" line 263: Instantiating black box module <Acc12x16>.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Mon_ADC_Cntl.vhd" line 273: Instantiating black box module <ram16x16>.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Mon_ADC_Cntl.vhd" line 282: Unconnected output port 'spo' of component 'Ram16x16dp'.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Mon_ADC_Cntl.vhd" line 282: Instantiating black box module <Ram16x16dp>.
Entity <Mon_ADC_Cntl> analyzed. Unit <Mon_ADC_Cntl> generated.

Analyzing Entity <FrontPanel_LED> in library <work> (Architecture <behavioral>).
Entity <FrontPanel_LED> analyzed. Unit <FrontPanel_LED> generated.

Analyzing Entity <oneshotCen4Bit> in library <work> (Architecture <behaviour>).
Entity <oneshotCen4Bit> analyzed. Unit <oneshotCen4Bit> generated.

Analyzing Entity <SysMon_intf> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/SysMon_Intf.vhd" line 166: Instantiating black box module <sysmon_dpram>.
Entity <SysMon_intf> analyzed. Unit <SysMon_intf> generated.

Analyzing Entity <xsysmon> in library <work> (Architecture <xilinx>).
    Set user-defined property "INIT_40 =  1000" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_41 =  200F" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_42 =  1900" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_43 =  0000" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_44 =  0000" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_45 =  0000" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_46 =  0000" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_47 =  0000" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_48 =  0700" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_49 =  0000" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_4A =  0700" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_4B =  0000" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_4C =  0000" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_4D =  0000" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_4E =  0000" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_4F =  0000" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_50 =  B5ED" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_51 =  5999" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_52 =  E000" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_53 =  0000" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_54 =  A93A" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_55 =  5111" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_56 =  CAAA" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "INIT_57 =  AE4E" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <SYSMON_INST> in unit <xsysmon>.
    Set user-defined property "SIM_MONITOR_FILE =  xsysmon.txt" for instance <SYSMON_INST> in unit <xsysmon>.
Entity <xsysmon> analyzed. Unit <xsysmon> generated.

Analyzing Entity <TempADC> in library <work> (Architecture <behaviour>).
Entity <TempADC> analyzed. Unit <TempADC> generated.

Analyzing Entity <FADCSpi> in library <work> (Architecture <behaviour>).
Entity <FADCSpi> analyzed. Unit <FADCSpi> generated.

Analyzing Entity <RFDrive> in library <work> (Architecture <behaviour>).
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/RFDrive.vhd" line 384: Instantiating black box module <RFDriveDPMem>.
Entity <RFDrive> analyzed. Unit <RFDrive> generated.

Analyzing Entity <FocusCoil> in library <work> (Architecture <behaviour>).
Entity <FocusCoil> analyzed. Unit <FocusCoil> generated.

Analyzing Entity <TankPump> in library <work> (Architecture <behaviour>).
INFO:Xst:2679 - Register <CtrlReg> in unit <TankPump> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<15>> in unit <TankPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<14>> in unit <TankPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<13>> in unit <TankPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<12>> in unit <TankPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<11>> in unit <TankPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<10>> in unit <TankPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<9>> in unit <TankPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<8>> in unit <TankPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<7>> in unit <TankPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<6>> in unit <TankPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <TankPump> analyzed. Unit <TankPump> generated.

Analyzing Entity <ModCmd> in library <work> (Architecture <behaviour>).
INFO:Xst:2679 - Register <TestReg<15>> in unit <ModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<14>> in unit <ModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<13>> in unit <ModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<12>> in unit <ModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <ModCmd> analyzed. Unit <ModCmd> generated.

Analyzing generic Entity <oneshotCen> in library <work> (Architecture <behaviour>).
	N = 4
Entity <oneshotCen> analyzed. Unit <oneshotCen> generated.

Analyzing Entity <flow_intf> in library <work> (Architecture <behaviour>).
INFO:Xst:2679 - Register <TestReg<15>> in unit <flow_intf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<14>> in unit <flow_intf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<13>> in unit <flow_intf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<12>> in unit <flow_intf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<11>> in unit <flow_intf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<10>> in unit <flow_intf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<9>> in unit <flow_intf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<8>> in unit <flow_intf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<7>> in unit <flow_intf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<6>> in unit <flow_intf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<5>> in unit <flow_intf> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <flow_intf> analyzed. Unit <flow_intf> generated.

Analyzing Entity <LegacyModCmd> in library <work> (Architecture <behaviour>).
INFO:Xst:2679 - Register <TestReg<15>> in unit <LegacyModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<14>> in unit <LegacyModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<13>> in unit <LegacyModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<12>> in unit <LegacyModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<11>> in unit <LegacyModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<10>> in unit <LegacyModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<9>> in unit <LegacyModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<8>> in unit <LegacyModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<7>> in unit <LegacyModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<6>> in unit <LegacyModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<5>> in unit <LegacyModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<4>> in unit <LegacyModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<3>> in unit <LegacyModCmd> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <LegacyModCmd> analyzed. Unit <LegacyModCmd> generated.

Analyzing Entity <WG_VAC> in library <work> (Architecture <behaviour>).
INFO:Xst:2679 - Register <TestReg<15>> in unit <WG_VAC> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<14>> in unit <WG_VAC> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<13>> in unit <WG_VAC> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<12>> in unit <WG_VAC> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<11>> in unit <WG_VAC> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<10>> in unit <WG_VAC> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<9>> in unit <WG_VAC> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<8>> in unit <WG_VAC> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<7>> in unit <WG_VAC> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<6>> in unit <WG_VAC> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<5>> in unit <WG_VAC> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<4>> in unit <WG_VAC> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<3>> in unit <WG_VAC> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<2>> in unit <WG_VAC> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <WG_VAC> analyzed. Unit <WG_VAC> generated.

Analyzing Entity <Magintf> in library <work> (Architecture <behaviour>).
INFO:Xst:2679 - Register <TestReg<15>> in unit <Magintf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<14>> in unit <Magintf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<13>> in unit <Magintf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<12>> in unit <Magintf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<11>> in unit <Magintf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<10>> in unit <Magintf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<9>> in unit <Magintf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<8>> in unit <Magintf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<7>> in unit <Magintf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<6>> in unit <Magintf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<5>> in unit <Magintf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<4>> in unit <Magintf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<3>> in unit <Magintf> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Magintf> analyzed. Unit <Magintf> generated.

Analyzing Entity <IonPump> in library <work> (Architecture <behaviour>).
INFO:Xst:2679 - Register <TestReg<15>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<14>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<13>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<12>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<11>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<10>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<9>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<8>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<7>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<6>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<5>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<4>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<3>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<2>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TestReg<1>> in unit <IonPump> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <IonPump> analyzed. Unit <IonPump> generated.

Analyzing Entity <control_intf> in library <work> (Architecture <behaviour>).
Entity <control_intf> analyzed. Unit <control_intf> generated.

Analyzing Entity <Sysinfo> in library <work> (Architecture <behaviour>).
Entity <Sysinfo> analyzed. Unit <Sysinfo> generated.

Analyzing Entity <displayintf> in library <work> (Architecture <behavioral>).
Entity <displayintf> analyzed. Unit <displayintf> generated.

Analyzing Entity <eDipTFT43_intf> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/eDipTFT43_Intf.vhd" line 457: Unconnected output port 'full' of component 'SPI_Fifo'.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/eDipTFT43_Intf.vhd" line 457: Instantiating black box module <SPI_Fifo>.
Entity <eDipTFT43_intf> analyzed. Unit <eDipTFT43_intf> generated.

Analyzing Entity <alu> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/alu.vhd" line 229: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/alu.vhd" line 230: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/alu.vhd" line 337: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/alu.vhd" line 344: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1432 - Contents of array <Datain> may be accessed with a negative index, causing simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/alu.vhd" line 345: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/alu.vhd" line 346: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/alu.vhd" line 348: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/alu.vhd" line 541: Instantiating black box module <mults16s16x54>.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/alu.vhd" line 561: Unconnected output port 'rfd' of component 'div54x16x32'.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/alu.vhd" line 561: Instantiating black box module <div54x16x32>.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/alu.vhd" line 573: Instantiating black box module <sign16plussign16>.
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/alu.vhd" line 582: Unconnected output port 'Modout' of component 'BCDConv'.
INFO:Xst:2679 - Register <Offset> in unit <alu> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <BCDConv> in library <work> (Architecture <rtl>).
Entity <BCDConv> analyzed. Unit <BCDConv> generated.

Analyzing Entity <Digit> in library <work> (Architecture <rtl>).
Entity <Digit> analyzed. Unit <Digit> generated.

Analyzing Entity <FaultGen> in library <work> (Architecture <behaviour>).
INFO:Xst:2679 - Register <ClrBeamILow> in unit <FaultGen> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Clr3of5> in unit <FaultGen> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <iFaultBits<31>> in unit <FaultGen> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <iFaultBits<30>> in unit <FaultGen> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <iFaultBits<29>> in unit <FaultGen> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <iFaultBits<28>> in unit <FaultGen> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <iFaultBits<27>> in unit <FaultGen> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <iFaultBits<26>> in unit <FaultGen> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <iFaultBits<21>> in unit <FaultGen> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <iFaultBits<20>> in unit <FaultGen> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <iFaultBits<10>> in unit <FaultGen> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <iFaultBits<9>> in unit <FaultGen> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <iFaultBits<4>> in unit <FaultGen> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <iFaultBits<3>> in unit <FaultGen> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FaultBitsZero> in unit <FaultGen> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <FaultGen> analyzed. Unit <FaultGen> generated.

Analyzing Entity <FaultHistory> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/FaultHistory.vhd" line 128: Instantiating black box module <FaultHistoryRam>.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/FaultHistory.vhd" line 139: Instantiating black box module <FaultHistoryRam>.
INFO:Xst:2679 - Register <RdCount> in unit <FaultHistory> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_RdCount> in unit <FaultHistory> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <d_lnk_Rd> in unit <FaultHistory> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <FaultHistory> analyzed. Unit <FaultHistory> generated.

Analyzing Entity <sfp_intf> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/sfp_intf.vhd" line 483: Instantiating black box module <dpram_fo>.
Entity <sfp_intf> analyzed. Unit <sfp_intf> generated.

Analyzing Entity <flash_intf> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/flash_intf.vhd" line 525: Unconnected output port 'full' of component 'Flash_Fifo512x16'.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/flash_intf.vhd" line 525: Instantiating black box module <Flash_Fifo512x16>.
WARNING:Xst:2211 - "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/flash_intf.vhd" line 550: Instantiating black box module <Flash_Fifo_DPRam512x15>.
INFO:Xst:2679 - Register <Lnk_Wr_Fifo> in unit <flash_intf> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <flash_intf> analyzed. Unit <flash_intf> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <Tx_Data<7>> in unit <glink_intf> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Tx_Data<9>> in unit <glink_intf> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Tx_Data<20>> in unit <glink_intf> has a constant value of 00000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <pon_rst>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/pon_rst.vhd".
    Found 8-bit up counter for signal <Counter>.
    Found 1-bit register for signal <n_Pon_Reset>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <pon_rst> synthesized.


Synthesizing Unit <ClkDet119Mhz>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ClkDet119Mhz.vhd".
    Found 1-bit register for signal <Clk119MhzOK>.
    Found 8-bit up counter for signal <clk119Count>.
    Found 8-bit comparator greater for signal <Clk119MhzOK$cmp_gt0000> created at line 69.
    Found 8-bit comparator less for signal <Clk119MhzOK$cmp_lt0000> created at line 69.
    Found 1-bit register for signal <Clk119MhzRst>.
    Found 1-bit register for signal <clk119Window>.
    Found 3-bit register for signal <clk119WindowSr>.
    Found 8-bit up counter for signal <clk125Count>.
    Found 1-bit register for signal <clk125Window>.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <ClkDet119Mhz> synthesized.


Synthesizing Unit <ClkEn_Gen>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ClkEn_Gen.vhd".
    Found 1-bit register for signal <Clk30MhzEn>.
    Found 1-bit register for signal <Clk1MhzEn>.
    Found 4-bit down counter for signal <Clk100hzCntr>.
    Found 4-bit down counter for signal <Clk100KhzCntr>.
    Found 4-bit down counter for signal <Clk10hzCntr>.
    Found 16-bit down counter for signal <Clk10khzCntr>.
    Found 1-bit register for signal <CLk1HzCntr>.
    Found 4-bit down counter for signal <Clk1khzCntr>.
    Found 7-bit down counter for signal <Clk1MhzCntr>.
    Found 4-bit down counter for signal <Clk2hzCntr>.
    Found 2-bit up counter for signal <Clk30MhzCntr>.
    Found 10-bit down counter for signal <clk400KhzCntr>.
    Found 1-bit register for signal <iClk100hzEn>.
    Found 1-bit register for signal <iClk100KhzEn>.
    Found 1-bit register for signal <iClk10hzEn>.
    Found 1-bit register for signal <iClk10KhzEn>.
    Found 1-bit register for signal <iClk1hzEn>.
    Found 1-bit register for signal <iClk1KhzEn>.
    Found 1-bit register for signal <iClk2hzEn>.
    Found 1-bit register for signal <iclk400KhzEn>.
    Summary:
	inferred   9 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <ClkEn_Gen> synthesized.


Synthesizing Unit <Glink_Decode>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Glink_Decode.vhd".
    Found finite state machine <FSM_0> for signal <Decode_State>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 32                                             |
    | Inputs             | 7                                              |
    | Outputs            | 17                                             |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Decode_State$or0000       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <Lnk_DataOut>.
    Found 1-bit register for signal <Tx_Start>.
    Found 8-bit register for signal <Tx_DataOut>.
    Found 8-bit register for signal <Tx_MessType>.
    Found 1-bit register for signal <Tx_Done>.
    Found 16-bit register for signal <Address>.
    Found 16-bit adder for signal <Address$add0000> created at line 577.
    Found 1-bit register for signal <DataStrb>.
    Found 1-bit register for signal <Lnk_Active>.
    Found 1-bit register for signal <Lnk_Timeout>.
    Found 16-bit register for signal <Lnk_TimeOutCntr>.
    Found 16-bit subtractor for signal <Lnk_TimeOutCntr$addsub0000> created at line 500.
    Found 8-bit register for signal <Tx_DataOutHi>.
    Found 12-bit register for signal <WrdCounter>.
    Found 12-bit subtractor for signal <WrdCounter$sub0000> created at line 581.
    Found 12-bit subtractor for signal <WrdCounter$sub0001> created at line 645.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  89 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <Glink_Decode> synthesized.


Synthesizing Unit <TempADC>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/TempADC.vhd".
    Using one-hot encoding for signal <TempState>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <TempState> of Case statement line 275 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <TempState> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <Fault>.
    Found 1-bit register for signal <Temp_Out_Cs>.
    Found 1-bit register for signal <Temp_In_Cs>.
    Found 24-bit register for signal <ADCOutSr>.
    Found 1-bit register for signal <ADCRdy>.
    Found 20-bit register for signal <ADCToCntr>.
    Found 20-bit adder for signal <ADCToCntr$addsub0000> created at line 326.
    Found 6-bit register for signal <BitCntr>.
    Found 6-bit addsub for signal <BitCntr$share0000> created at line 275.
    Found 16-bit register for signal <DeltaTempMax>.
    Found 2-bit register for signal <iADCTo>.
    Found 17-bit register for signal <iDeltaTemp>.
    Found 17-bit subtractor for signal <iDeltaTemp$sub0000> created at line 147.
    Found 1-bit register for signal <InputOutofRange>.
    Found 17-bit comparator greater for signal <InputOutofRange$cmp_gt0000> created at line 169.
    Found 17-bit comparator less for signal <InputOutofRange$cmp_lt0000> created at line 169.
    Found 16-bit register for signal <InTemp_Count>.
    Found 5-bit register for signal <iStatus>.
    Found 1-bit register for signal <iTempSClk>.
    Found 1-bit register for signal <iTempSDin>.
    Found 2-bit register for signal <iTempSel>.
    Found 16-bit register for signal <iTempSr>.
    Found 17-bit register for signal <OMinusI>.
    Found 17-bit subtractor for signal <OMinusI$sub0000> created at line 146.
    Found 1-bit register for signal <OutputOutofRange>.
    Found 17-bit comparator greater for signal <OutputOutofRange$cmp_gt0000> created at line 175.
    Found 17-bit comparator less for signal <OutputOutofRange$cmp_lt0000> created at line 175.
    Found 16-bit register for signal <OutTemp_Count>.
    Found 1-bit register for signal <OverTemp>.
    Found 17-bit comparator greater for signal <OverTemp$cmp_gt0000> created at line 181.
    Found 15-bit register for signal <ReturnState>.
    Found 16-bit register for signal <TempOffset>.
    Found 15-bit register for signal <TempState>.
    Summary:
	inferred 197 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <TempADC> synthesized.


Synthesizing Unit <FADCSpi>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FADCSpi.vhd".
    Found finite state machine <FSM_1> for signal <FADCSpiState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Clock enable       | Clk1MhzEn                 (positive)           |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | power_on_s                                     |
    | Power Up State     | power_on_s                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <FADCSIO>.
    Found 24-bit register for signal <ADCOutSr>.
    Found 6-bit register for signal <BitCntr>.
    Found 6-bit addsub for signal <BitCntr$share0000> created at line 88.
    Found 1-bit register for signal <iFADCCs>.
    Found 1-bit register for signal <iFADCSClk>.
    Found 1-bit register for signal <SPIOutEn>.
    Found 1-bit register for signal <TxTrans>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Tristate(s).
Unit <FADCSpi> synthesized.


Synthesizing Unit <FocusCoil>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FocusCoil.vhd".
    Found finite state machine <FSM_2> for signal <FocusState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <FocusSync>.
    Found 4-bit register for signal <BitCntr>.
    Found 4-bit subtractor for signal <BitCntr$addsub0000> created at line 138.
    Found 1-bit register for signal <ClrNewDrive>.
    Found 16-bit register for signal <DacData>.
    Found 16-bit register for signal <DacSr>.
    Found 1-bit register for signal <iFocusClk>.
    Found 1-bit register for signal <NewDrive>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FocusCoil> synthesized.


Synthesizing Unit <TankPump>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/TankPump.vhd".
WARNING:Xst:647 - Input <Lnk_DataIn<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Modulator_On> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Fault_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <TestReg<15:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CtrlReg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit register for signal <TestReg<5:0>>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <TankPump> synthesized.


Synthesizing Unit <LegacyModCmd>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/LegacyModCmd.vhd".
WARNING:Xst:647 - Input <Lnk_DataIn<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <TestReg<2:0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <LegacyModCmd> synthesized.


Synthesizing Unit <WG_VAC>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/WGVac.vhd".
WARNING:Xst:647 - Input <Lnk_DataIn<15:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <TestReg<1:0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <WG_VAC> synthesized.


Synthesizing Unit <Magintf>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/MagIntf.vhd".
WARNING:Xst:647 - Input <Lnk_DataIn<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <TestReg<2:0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Magintf> synthesized.


Synthesizing Unit <IonPump>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/IonPump.vhd".
WARNING:Xst:647 - Input <Lnk_DataIn<15:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <TestReg<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IonPump> synthesized.


Synthesizing Unit <control_intf>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/controlIntf.vhd".
WARNING:Xst:646 - Signal <iStateReg<15:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ArmWFM>.
    Found 1-bit register for signal <ArmAve>.
    Found 16-bit register for signal <iCntlReg>.
    Found 1-bit register for signal <iLocal>.
    Found 16-bit register for signal <iStateReg>.
    Found 2-bit register for signal <iStatus<11:10>>.
    Found 3-bit register for signal <LocalSr>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <control_intf> synthesized.


Synthesizing Unit <Sysinfo>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/SysInfo.vhd".
WARNING:Xst:647 - Input <Lnk_Addr<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x16-bit ROM for signal <Reg_DataOut>.
    Summary:
	inferred   1 ROM(s).
Unit <Sysinfo> synthesized.


Synthesizing Unit <DeBounce>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/DeBounce.vhd".
    Found 1-bit register for signal <Dout>.
    Found 8-bit register for signal <Cntr>.
    Found 8-bit addsub for signal <Cntr$share0000>.
    Found 3-bit register for signal <Sync_InSr>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <DeBounce> synthesized.


Synthesizing Unit <glink_intf>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/glink_intfFixIP.vhd".
WARNING:Xst:646 - Signal <iARP_Data<59:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iARP_Data<9:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <Tx_Common<59:46>> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <PayLoadLength<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IP_Header<11:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IP_Header<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ether_Type_b<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ChkSum_Count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ARP_TPA<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <Tx_State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | tx_idle_s                                      |
    | Power Up State     | tx_idle_s                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <EMAC_State>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 87                                             |
    | Inputs             | 19                                             |
    | Outputs            | 26                                             |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:697 - FSM extraction is enabled. Signal <EMAC_State> cannot be preserved.
    Found 6x8-bit ROM for signal <$mux0000> created at line 580.
    Found 4x8-bit ROM for signal <$mux0001> created at line 722.
    Found 1-bit register for signal <Lnk_DataStrb>.
    Found 1-bit register for signal <Lnk_MessStrb>.
    Found 8-bit register for signal <Lnk_DataOut>.
    Found 8-bit register for signal <Lnk_TaskId>.
    Found 8-bit register for signal <Lnk_MessType>.
    Found 1-bit register for signal <Tx_Rdy>.
    Found 1-bit register for signal <Active>.
    Found 8-bit 60-to-1 multiplexer for signal <$varindex0000> created at line 995.
    Found 1-bit register for signal <ARP_Start>.
    Found 8-bit register for signal <cntr>.
    Found 8-bit subtractor for signal <cntr$sub0000> created at line 754.
    Found 32-bit register for signal <Comp_IP_ChkSuma>.
    Found 32-bit register for signal <Comp_IP_ChkSumb>.
    Found 32-bit adder for signal <Comp_IP_ChkSumb$add0000> created at line 270.
    Found 32-bit register for signal <Comp_IP_ChkSumc>.
    Found 32-bit adder for signal <Comp_IP_ChkSumc$add0000> created at line 271.
    Found 32-bit register for signal <Comp_IP_ChkSumd>.
    Found 32-bit adder for signal <Comp_IP_ChkSumd$add0000> created at line 272.
    Found 32-bit register for signal <Comp_IP_ChkSume>.
    Found 32-bit adder for signal <Comp_IP_ChkSume$add0000> created at line 273.
    Found 1-bit register for signal <d_iTx_Start>.
    Found 1-bit register for signal <d_TxARP_Start>.
    Found 1-bit register for signal <dd_iTx_Start>.
    Found 1-bit register for signal <EMAC_BC>.
    Found 48-bit register for signal <EMAC_Dest_Addr>.
    Found 1-bit register for signal <EMAC_ME>.
    Found 8-bit comparator not equal for signal <EMAC_ME$cmp_ne0001> created at line 565.
    Found 8-bit comparator not equal for signal <EMAC_ME$cmp_ne0002> created at line 580.
    Found 8-bit comparator equal for signal <EMAC_State$cmp_eq0001> created at line 572.
    Found 8-bit comparator equal for signal <EMAC_State$cmp_eq0007> created at line 729.
    Found 8-bit comparator not equal for signal <EMAC_State$cmp_ne0001> created at line 769.
    Found 8-bit register for signal <Ether_Type_b<1>>.
    Found 1-bit register for signal <HM_Version_Err>.
    Found 480-bit register for signal <iARP_Data>.
    Found 1-bit register for signal <IP_BC>.
    Found 16-bit register for signal <IP_Chksum>.
    Found 16-bit adder for signal <IP_Chksum$addsub0000> created at line 275.
    Found 32-bit register for signal <IP_Dest_Addr>.
    Found 8-bit register for signal <IP_Header<2>>.
    Found 1-bit register for signal <IP_ME>.
    Found 8-bit comparator not equal for signal <IP_ME$cmp_ne0001> created at line 722.
    Found 16-bit register for signal <IPV4_Count>.
    Found 16-bit adder for signal <IPV4_Count$add0000> created at line 285.
    Found 8-bit register for signal <iTX_LL_Data>.
    Found 1-bit register for signal <iTx_Start>.
    Found 1-bit register for signal <Message_Err>.
    Found 16-bit register for signal <PayLoadLength>.
    Found 1-bit register for signal <RX_LL_DST_RDY>.
    Found 1-bit register for signal <Tx_Busy>.
    Found 312-bit register for signal <Tx_Data<59:21>>.
    Found 80-bit register for signal <Tx_Data<19:10>>.
    Found 8-bit register for signal <Tx_Data<8>>.
    Found 56-bit register for signal <Tx_Data<6:0>>.
    Found 1-bit register for signal <TX_LL_EOF>.
    Found 1-bit register for signal <TX_LL_SOF>.
    Found 1-bit register for signal <TX_LL_SRC_RDY>.
    Found 1-bit register for signal <TxARP_Start>.
    Found 16-bit register for signal <txcntr>.
    Found 16-bit adder for signal <txcntr$share0000> created at line 967.
    Found 16-bit register for signal <UDP_Count>.
    Found 16-bit adder for signal <UDP_Count$add0000> created at line 281.
    Found 16-bit register for signal <UDP_Dest_Addr>.
    Found 1-bit register for signal <UDP_Err>.
INFO:Xst:738 - HDL ADVISOR - 480 flip-flops were inferred for signal <iARP_Data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 456 flip-flops were inferred for signal <Tx_Data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred 1350 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <glink_intf> synthesized.


Synthesizing Unit <DPot>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/DPot.vhd".
    Found 16x18-bit ROM for signal <iKnobCntr$rom0000> created at line 118.
    Found 16x18-bit ROM for signal <iKnobCntr$rom0001> created at line 121.
    Found 16-bit register for signal <KnobCntr>.
    Found 1-bit register for signal <iDown>.
    Found 18-bit register for signal <iKnobCntr>.
    Found 18-bit addsub for signal <iKnobCntr$share0000>.
    Found 1-bit register for signal <iUp>.
    Found 1-bit register for signal <LoadKnob>.
    Found 8-bit register for signal <RateCntr>.
    Found 8-bit adder for signal <RateCntr$addsub0000> created at line 125.
    Found 2-bit register for signal <UpSr>.
    Summary:
	inferred   2 ROM(s).
	inferred  47 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <DPot> synthesized.


Synthesizing Unit <prog_strobe16>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/prog_strobe16.vhd".
    Found finite state machine <FSM_5> for signal <DelayState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | delayidle                                      |
    | Power Up State     | delayidle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <Counter>.
    Found 16-bit subtractor for signal <Counter$share0000> created at line 73.
    Found 1-bit register for signal <DelayPulse>.
    Found 16-bit register for signal <iWidth>.
    Found 16-bit subtractor for signal <iWidth$sub0001> created at line 82.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <prog_strobe16> synthesized.


Synthesizing Unit <ThresComp>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ThresComp.vhd".
    Found 12-bit comparator equal for signal <Equal$cmp_eq0000> created at line 64.
    Found 12-bit comparator greater for signal <GrtrThan$cmp_gt0000> created at line 52.
    Found 12-bit comparator less for signal <LessThan$cmp_lt0000> created at line 58.
    Summary:
	inferred   3 Comparator(s).
Unit <ThresComp> synthesized.


Synthesizing Unit <Max1308intf>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/max1308Intf.vhd".
WARNING:Xst:646 - Signal <EOCSr<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_6> for signal <ADCState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Clock enable       | ClkEn                     (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Cs>.
    Found 1-bit register for signal <Rd>.
    Found 3-bit register for signal <AddrOut>.
    Found 12-bit register for signal <DataOut>.
    Found 1-bit register for signal <DAV>.
    Found 1-bit register for signal <ADC_To>.
    Found 1-bit register for signal <ClrDRdy>.
    Found 1-bit register for signal <ClrStart>.
    Found 1-bit register for signal <DataReady>.
    Found 3-bit register for signal <EOCSr>.
    Found 8-bit register for signal <EOLC_TO>.
    Found 8-bit adder for signal <EOLC_TO$addsub0000> created at line 175.
    Found 3-bit register for signal <EOLCSr>.
    Found 1-bit register for signal <iConvst>.
    Found 1-bit register for signal <iRd>.
    Found 3-bit register for signal <RdCntr>.
    Found 3-bit adder for signal <RdCntr$addsub0000> created at line 199.
    Found 1-bit register for signal <StartLatch>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  42 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Max1308intf> synthesized.


Synthesizing Unit <oneshotCen4Bit>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/oneshotCEn4Bit.vhd".
    Found 1-bit register for signal <ClrTrigger>.
    Found 4-bit register for signal <counter>.
    Found 4-bit subtractor for signal <counter$addsub0000> created at line 136.
    Found 1-bit register for signal <iOS_Out>.
    Found 2-bit register for signal <iStart>.
    Found 1-bit register for signal <OS_State<0>>.
    Found 1-bit register for signal <Trigger>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <oneshotCen4Bit> synthesized.


Synthesizing Unit <oneshotCen>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/oneshotCEn.vhd".
    Found 1-bit register for signal <OS_Out>.
    Found 1-bit register for signal <ClrStart>.
    Found 4-bit register for signal <counter>.
    Found 4-bit subtractor for signal <counter$addsub0000> created at line 121.
    Found 2-bit register for signal <iStart>.
    Found 1-bit register for signal <OS_State<0>>.
    Found 1-bit register for signal <Trigger>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <oneshotCen> synthesized.


Synthesizing Unit <Digit>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/digit.vhd".
    Found 10x3-bit ROM for signal <NextQ_int>.
    Found 4-bit register for signal <Q_int>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <Digit> synthesized.


Synthesizing Unit <ClkMux>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/clkmux.vhd".
Unit <ClkMux> synthesized.


Synthesizing Unit <FrontPanel_input>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FrontPanel_Input.vhd".
WARNING:Xst:1305 - Output <SW_Fault_Reset_db> is never assigned. Tied to value 0.
    Found 1-bit register for signal <SW_Fault_Reset_Le>.
    Found 1-bit register for signal <dSW_Fault_Reset>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <FrontPanel_input> synthesized.


Synthesizing Unit <LocalTrigger>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/LocalTrigger.vhd".
WARNING:Xst:647 - Input <Delay_Sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <Enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <DecSr>.
    Found 3-bit updown counter for signal <iLocalRateDiv>.
    Found 2-bit register for signal <IncSr>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <LocalTrigger> synthesized.


Synthesizing Unit <Trigger>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Trigger.vhd".
WARNING:Xst:647 - Input <SelfTriggerEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <iWFMTriggerSr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iTrigSync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TrigLeSync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SelfTrigger> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SelfTrigSR> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SelfTrigCntr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <AccSyncSR>.
    Found 1-bit register for signal <DivTrig>.
    Found 32-bit up counter for signal <iEventCounter>.
    Found 16-bit register for signal <iInputRate>.
    Found 16-bit up counter for signal <InRateCntr>.
    Found 16-bit register for signal <iOutputRate>.
    Found 16-bit register for signal <ModTrigDelay>.
    Found 16-bit up counter for signal <OutRateCntr>.
    Found 4-bit up counter for signal <OutRateDivCntr>.
    Found 4-bit comparator equal for signal <OutRateDivCntr$cmp_eq0000> created at line 332.
    Found 3-bit register for signal <RemoteRateDiv>.
    Found 16-bit register for signal <SelfTrigDel>.
    Found 1-bit register for signal <StndbyMask>.
    Found 3-bit register for signal <StndbySyncSr>.
    Found 1-bit register for signal <TrigLe>.
    Found 16-bit register for signal <WFMTrigDelay>.
    Summary:
	inferred   4 Counter(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Trigger> synthesized.


Synthesizing Unit <Slow_ADC_Cntl>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Slow_ADC_Cntl.vhd".
WARNING:Xst:647 - Input <Lnk_RdThreshold> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <Threshold<15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <AveDataOut<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <AveDataOut<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_7> for signal <Mon_State>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 10                                             |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <CycleDone>.
    Found 16-bit register for signal <KlyVac>.
    Found 16-bit register for signal <WGVac>.
    Found 1-bit register for signal <AddB>.
    Found 4-bit register for signal <ChannelCntr>.
    Found 1-bit register for signal <iADC_Clk>.
    Found 4-bit register for signal <iChannelCntr>.
    Found 4-bit adder for signal <iChannelCntr$share0000> created at line 204.
    Found 4-bit register for signal <iiChannelCntr>.
    Found 16-bit register for signal <iStatus>.
    Found 16-bit register for signal <iStatusLatch>.
    Found 16-bit comparator less for signal <Lnk_DataOut$cmp_lt0000> created at line 147.
    Found 1-bit register for signal <LoadB>.
    Found 4-bit subtractor for signal <Mem_Addr>.
    Found 4-bit register for signal <SampleCntr>.
    Found 4-bit adder for signal <SampleCntr$share0000> created at line 204.
    Found 1-bit register for signal <Start>.
    Found 1-bit register for signal <StoreWe>.
    Found 1-bit register for signal <SumWr>.
    Found 4-bit register for signal <ThresholdAddr>.
    Found 4-bit adder for signal <ThresholdAddr$share0000> created at line 204.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  91 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Slow_ADC_Cntl> synthesized.


Synthesizing Unit <Mon_ADC_Cntl>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Mon_ADC_Cntl.vhd".
WARNING:Xst:647 - Input <Lnk_Addr<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <AveDataOut<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_8> for signal <Mon_State>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <CycleDone>.
    Found 1-bit register for signal <AddB>.
    Found 4-bit register for signal <ChannelCntr>.
    Found 1-bit register for signal <iADC_Clk>.
    Found 4-bit register for signal <iChannelCntr>.
    Found 4-bit adder for signal <iChannelCntr$share0000> created at line 163.
    Found 4-bit register for signal <iiChannelCntr>.
    Found 1-bit register for signal <LoadB>.
    Found 1-bit register for signal <M24VFault>.
    Found 16-bit comparator greater for signal <M24VFault$cmp_gt0000> created at line 304.
    Found 4-bit register for signal <SampleCntr>.
    Found 4-bit adder for signal <SampleCntr$share0000> created at line 163.
    Found 1-bit register for signal <Start>.
    Found 1-bit register for signal <StoreWe>.
    Found 1-bit register for signal <SumWr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Mon_ADC_Cntl> synthesized.


Synthesizing Unit <FrontPanel_LED>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FrontPanel_LED.vhd".
WARNING:Xst:647 - Input <SPARE1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <Inputs_Os<26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Blink>.
    Found 8-bit up counter for signal <Cntr>.
    Found 29-bit register for signal <FPLEDSR>.
    Found 1-bit xor4 for signal <FPLEDSR$xor0000> created at line 131.
    Found 29-bit register for signal <iFPLED>.
    Summary:
	inferred   1 Counter(s).
	inferred  59 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <FrontPanel_LED> synthesized.


Synthesizing Unit <RFDrive>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/RFDrive.vhd".
WARNING:Xst:647 - Input <Clk10KhzEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk1hzEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FpReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <DacData<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_9> for signal <RampState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 10                                             |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <RFAttnSync>.
    Found 16-bit register for signal <ActualDrive>.
    Found 1-bit register for signal <AutoReload>.
    Found 4-bit register for signal <BitCntr>.
    Found 4-bit subtractor for signal <BitCntr$addsub0000> created at line 351.
    Found 1-bit register for signal <ClrNewDrive>.
    Found 8-bit register for signal <CurrentDrive>.
    Found 16-bit register for signal <DacSr>.
    Found 8-bit register for signal <DeltaDrive>.
    Found 8-bit subtractor for signal <DeltaDrive$sub0000> created at line 273.
    Found 2-bit register for signal <ForceZeroSr>.
    Found 8-bit register for signal <IncCounter>.
    Found 8-bit comparator lessequal for signal <IncCounter$cmp_le0000> created at line 294.
    Found 8-bit comparator less for signal <IncCounter$cmp_lt0000> created at line 299.
    Found 8-bit subtractor for signal <IncCounter$share0000> created at line 260.
    Found 1-bit register for signal <IncRate>.
    Found 5-bit down counter for signal <IncRateCntr>.
    Found 16-bit register for signal <IncVal>.
    Found 1-bit register for signal <iRamping>.
    Found 1-bit register for signal <iRFAttnClk>.
    Found 1-bit register for signal <LocalLe>.
    Found 2-bit register for signal <LocalSr>.
    Found 16-bit register for signal <ModeReg>.
    Found 1-bit register for signal <NewDrive>.
    Found 8-bit comparator lessequal for signal <RampState$cmp_le0000> created at line 288.
    Found 14-bit register for signal <RemoteDrive>.
    Found 1-bit register for signal <RemoteLe>.
    Found 1-bit register for signal <RemoteReq>.
    Found 8-bit register for signal <RequestedDrive>.
    Found 16-bit register for signal <TxDrive>.
    Found 16-bit adder for signal <TxDrive$share0000> created at line 260.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 144 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <RFDrive> synthesized.


Synthesizing Unit <ModCmd>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ModCmd.vhd".
WARNING:Xst:647 - Input <Reset_FP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Lnk_DataIn<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <iCtrlPwr>.
    Found 1-bit register for signal <ifltRst>.
    Found 1-bit register for signal <iHvOff>.
    Found 1-bit register for signal <iHvOn>.
    Found 12-bit register for signal <TestReg<11:0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <ModCmd> synthesized.


Synthesizing Unit <flow_intf>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/flow_intf.vhd".
WARNING:Xst:647 - Input <Lnk_DataIn<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <FaultSum>.
    Found 6-bit register for signal <iFaultLatch>.
    Found 5-bit register for signal <TestReg<4:0>>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <flow_intf> synthesized.


Synthesizing Unit <FaultGen>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FaultGen.vhd".
WARNING:Xst:647 - Input <WGValve> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FocusCoilIAna> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FocusCoilGndAna> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MagIOK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MagKlixon> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WGTCGauge> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <iRFOff> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iMagKlixon> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ClrBeamILow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Clr3of5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_10> for signal <MagState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Clock enable       | Reset                     (negative)           |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32x1-bit ROM for signal <iFault3of5$mux0001> created at line 548.
    Found 4-bit up counter for signal <BeamICntr>.
    Found 32-bit register for signal <ByPassReg>.
    Found 32-bit register for signal <EnabledFaults>.
    Found 5-bit register for signal <Fault3of5Sr>.
    Found 32-bit register for signal <FaultBitsA>.
    Found 1-bit register for signal <Flag3of5>.
    Found 1-bit register for signal <iBeamILow10s>.
    Found 1-bit register for signal <iExtIntlk>.
    Found 1-bit register for signal <iFault3of5>.
    Found 4-bit register for signal <iFaultBits<25:22>>.
    Found 9-bit register for signal <iFaultBits<19:11>>.
    Found 4-bit register for signal <iFaultBits<8:5>>.
    Found 3-bit register for signal <iFaultBits<2:0>>.
    Found 16-bit up counter for signal <iFaultCount>.
    Found 1-bit register for signal <iFaultCountClr>.
    Found 1-bit register for signal <iHVOff>.
    Found 1-bit register for signal <iMagOff>.
    Found 8-bit register for signal <iMagOffCntr>.
    Found 8-bit adder for signal <iMagOffCntr$addsub0000> created at line 455.
    Found 1-bit register for signal <iMagTrigEn>.
    Found 1-bit register for signal <iNewFault>.
    Found 8-bit register for signal <iStatusLatch>.
    Found 1-bit register for signal <iTrigOff>.
    Found 32-bit register for signal <LatchedEnabledFaults>.
    Found 32-bit 8-to-1 multiplexer for signal <LatchedEnabledFaults$mux0003>.
    Found 1-bit register for signal <SystemFault>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred 180 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <FaultGen> synthesized.


Synthesizing Unit <FaultHistory>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/FaultHistory.vhd".
WARNING:Xst:646 - Signal <d_lnk_Rd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d_RdCount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RdCount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit up counter for signal <Count>.
    Found 9-bit register for signal <RdAddr>.
    Found 1-bit register for signal <RdEn0>.
    Found 9-bit adder for signal <RdMemAddr>.
    Found 7-bit up counter for signal <WrAddr>.
    Found 1-bit register for signal <Wrapped>.
    Found 1-bit register for signal <WrEn0>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FaultHistory> synthesized.


Synthesizing Unit <sfp_intf>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/sfp_intf.vhd".
WARNING:Xst:647 - Input <Lnk_Addr<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <iStart> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iSDA0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iDone> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <divider> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SDOut> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Mem_Write> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_11> for signal <seq_State>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 39                                             |
    | Inputs             | 5                                              |
    | Outputs            | 18                                             |
    | Clock              | Clock                     (rising_edge)        |
    | Clock enable       | Clk_En                    (positive)           |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <SDA0>.
    Found 1-bit tristate buffer for signal <SDA1>.
    Found 2-bit up counter for signal <clk_cntr>.
    Found 3-bit register for signal <cntr>.
    Found 3-bit subtractor for signal <cntr$addsub0000>.
    Found 1-bit register for signal <Fiber0Sel>.
    Found 8-bit up counter for signal <Gap_Cntr>.
    Found 1-bit register for signal <iEn_Dout>.
    Found 8-bit register for signal <iIn_Sr_A>.
    Found 8-bit register for signal <iOut_Sr>.
    Found 1-bit register for signal <ISCL>.
    Found 10-bit register for signal <Mem_Addr>.
    Found 8-bit adder for signal <Mem_Addr_7_0$add0000> created at line 393.
    Found 8-bit register for signal <Mem_Din>.
    Found 1-bit register for signal <Mem_Wr>.
    Found 1-bit register for signal <Space>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  42 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Tristate(s).
Unit <sfp_intf> synthesized.


Synthesizing Unit <flash_intf>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/flash_intf.vhd".
WARNING:Xst:646 - Signal <iF_AddrOut<31:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFF_Reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Lnk_Wr_Fifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <Flash_State>.
    Found 1-bit register for signal <Flash_We>.
    Found 1-bit register for signal <Lnk_DAV>.
    Found 1-bit register for signal <Flash_Cs>.
    Found 1-bit register for signal <Flash_Oe>.
    Found 32-bit register for signal <BlkAddr>.
    Found 12-bit register for signal <BlkCntr>.
    Found 12-bit adder for signal <BlkCntr$addsub0000> created at line 465.
    Found 8-bit register for signal <Cntr>.
    Found 8-bit adder for signal <Cntr$addsub0000> created at line 391.
    Found 8-bit register for signal <CycleCntr>.
    Found 8-bit adder for signal <CycleCntr$addsub0000>.
    Found 1-bit register for signal <Flash_Cycle>.
    Found 1-bit register for signal <Flash_Fifo_Rd>.
    Found 29-bit register for signal <Flash_State>.
    Found 1-bit register for signal <Flash_Wr_DPM>.
    Found 32-bit register for signal <iBlkAddr>.
    Found 32-bit adder for signal <iBlkAddr$addsub0000>.
    Found 32-bit register for signal <iF_AddrOut>.
    Found 16-bit register for signal <iF_DataOut>.
    Found 16-bit register for signal <iFData>.
    Found 16-bit register for signal <iFlash_Status>.
    Found 1-bit register for signal <Lnk_Read>.
    Found 16-bit register for signal <LockData>.
    Found 29-bit register for signal <Return_State>.
    Found 1-bit register for signal <Rst_RFF>.
    Found 1-bit register for signal <Rst_WFF>.
    Found 28-bit register for signal <TimeoutWCntr>.
    Found 28-bit adder for signal <TimeoutWCntr$share0000> created at line 220.
    Summary:
	inferred 255 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <flash_intf> synthesized.


Synthesizing Unit <GigaBit>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit.vhd".
WARNING:Xst:646 - Signal <gnd_v48_i<47:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <client_rx_data_0_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <GigaBit> synthesized.


Synthesizing Unit <ROCKETIO_WRAPPER_GTP_TILE>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/rocketio_wrapper_gtp_tile.vhd".
WARNING:Xst:646 - Signal <txrundisp1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txrundisp0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_ground_vec_i<63:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxrundisp1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxrundisp0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxnotintable1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxnotintable0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdisperr1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdisperr0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdata1_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdata0_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxcharisk1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxcharisk0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxchariscomma1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxchariscomma0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ROCKETIO_WRAPPER_GTP_TILE> synthesized.


Synthesizing Unit <tx_client_fifo_8>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/tx_client_fifo_8.vhd".
    Found finite state machine <FSM_12> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 5                                              |
    | Outputs            | 15                                             |
    | Clock              | rd_clk                    (rising_edge)        |
    | Reset              | rd_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | wr_clk                    (rising_edge)        |
    | Reset              | wr_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_s                                         |
    | Power Up State     | wait_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_data_valid>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 1-bit register for signal <frame_in_fifo_sync>.
    Found 4-bit up counter for signal <rd_16_count>.
    Found 12-bit register for signal <rd_addr>.
    Found 12-bit adder for signal <rd_addr$addsub0000> created at line 885.
    Found 12-bit register for signal <rd_addr_txfer>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 1-bit register for signal <rd_col_window_expire>.
    Found 2-bit register for signal <rd_col_window_pipe>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 12-bit register for signal <rd_dec_addr>.
    Found 12-bit subtractor for signal <rd_dec_addr$sub0000> created at line 972.
    Found 1-bit register for signal <rd_drop_frame>.
    Found 1-bit register for signal <rd_enable_delay>.
    Found 1-bit register for signal <rd_enable_delay2>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_pipe>.
    Found 1-bit register for signal <rd_eof_reg>.
    Found 1-bit register for signal <rd_retran_frame_tog>.
    Found 1-bit register for signal <rd_retransmit>.
    Found 10-bit up counter for signal <rd_slot_timer>.
    Found 12-bit register for signal <rd_start_addr>.
    Found 12-bit subtractor for signal <rd_start_addr$sub0000> created at line 898.
    Found 1-bit register for signal <rd_tran_frame_tog>.
    Found 1-bit register for signal <rd_txfer_tog>.
    Found 1-bit register for signal <wr_accept_bram>.
    Found 2-bit register for signal <wr_accept_pipe>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 1201.
    Found 1-bit register for signal <wr_col_window_expire>.
    Found 2-bit register for signal <wr_col_window_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 2-bit register for signal <wr_eof_pipe>.
    Found 1-bit register for signal <wr_eof_state_reg>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 1-bit register for signal <wr_frame_in_fifo>.
    Found 9-bit updown counter for signal <wr_frames>.
    Found 9-bit adder for signal <wr_frames$add0000> created at line 764.
    Found 1-bit register for signal <wr_ovflow_dst_rdy>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 1-bit register for signal <wr_retran_frame_delay>.
    Found 1-bit register for signal <wr_retran_frame_sync>.
    Found 1-bit register for signal <wr_retran_frame_tog>.
    Found 1-bit register for signal <wr_retransmit_frame>.
    Found 1-bit xor2 for signal <wr_retransmit_frame$xor0000> created at line 744.
    Found 2-bit register for signal <wr_sof_pipe>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit adder for signal <wr_start_addr$add0000> created at line 833.
    Found 1-bit register for signal <wr_tran_frame_delay>.
    Found 1-bit register for signal <wr_tran_frame_sync>.
    Found 1-bit register for signal <wr_tran_frame_tog>.
    Found 1-bit register for signal <wr_transmit_frame>.
    Found 1-bit xor2 for signal <wr_transmit_frame$xor0000> created at line 681.
    Found 1-bit xor2 for signal <wr_txfer_en>.
    Found 1-bit register for signal <wr_txfer_tog>.
    Found 1-bit register for signal <wr_txfer_tog_delay>.
    Found 1-bit register for signal <wr_txfer_tog_sync>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred 188 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <tx_client_fifo_8> synthesized.


Synthesizing Unit <rx_client_fifo_8>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/rx_client_fifo_8.vhd".
    Found finite state machine <FSM_14> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 17                                             |
    | Clock              | rd_clk                    (rising_edge)        |
    | Reset              | rd_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_s                                         |
    | Power Up State     | wait_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | wr_clk                    (rising_edge)        |
    | Reset              | wr_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <rd_data_out>.
    Found 1-bit register for signal <rd_src_rdy_n>.
    Found 1-bit register for signal <rd_sof_n>.
    Found 1-bit xor6 for signal <binary_1$xor0000> created at line 223.
    Found 1-bit xor2 for signal <binary_1$xor0001> created at line 223.
    Found 1-bit xor2 for signal <binary_1$xor0002> created at line 223.
    Found 1-bit xor2 for signal <binary_1$xor0003> created at line 223.
    Found 1-bit xor2 for signal <binary_1$xor0004> created at line 223.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 12-bit updown accumulator for signal <rd_addr>.
    Found 12-bit register for signal <rd_addr_gray>.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0000> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0001> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0002> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0003> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0004> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0005> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0006> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0007> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0008> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0009> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0010> created at line 239.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_n_int>.
    Found 9-bit updown counter for signal <rd_frames>.
    Found 1-bit register for signal <rd_store_frame>.
    Found 1-bit xor2 for signal <rd_store_frame$xor0000> created at line 486.
    Found 1-bit register for signal <rd_store_frame_delay>.
    Found 1-bit register for signal <rd_store_frame_sync>.
    Found 1-bit register for signal <rd_store_frame_tog>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 811.
    Found 2-bit register for signal <wr_bf_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 2-bit register for signal <wr_dv_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 2-bit register for signal <wr_gf_pipe>.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0000> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0001> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0002> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0003> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0004> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0005> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0006> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0007> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0008> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0009> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0010> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0011> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0012> created at line 223.
    Found 12-bit register for signal <wr_rd_addr_gray>.
    Found 12-bit register for signal <wr_rd_addr_gray_sync>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 1-bit register for signal <wr_store_frame_tog>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred 140 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Xor(s).
Unit <rx_client_fifo_8> synthesized.


Synthesizing Unit <FastChannel>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FastChannel.vhd".
WARNING:Xst:646 - Signal <iAverage<19:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DivRFD> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_16> for signal <FastADC_State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 10                                             |
    | Clock              | Clock                     (rising_edge)        |
    | Clock enable       | ADCClk                    (positive)           |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <Status>.
    Found 1-bit register for signal <Done>.
    Found 1-bit register for signal <AddB>.
    Found 9-bit comparator less for signal <AddB$cmp_lt0000> created at line 228.
    Found 9-bit up counter for signal <Ave_Cntr>.
    Found 1-bit register for signal <Ave_Wr<0>>.
    Found 12-bit register for signal <Average12>.
    Found 1-bit register for signal <ClrAveArmed>.
    Found 9-bit comparator equal for signal <ClrAveArmed$cmp_eq0000> created at line 275.
    Found 1-bit register for signal <ClrWFMArmed>.
    Found 5-bit register for signal <DivDel>.
    Found 5-bit adder for signal <DivDel$addsub0000> created at line 252.
    Found 1-bit register for signal <DivEn>.
    Found 9-bit comparator equal for signal <FastADC_State$cmp_eq0001> created at line 219.
    Found 1-bit register for signal <iAveArmed>.
    Found 9-bit register for signal <iWFM_WAddr>.
    Found 9-bit adder for signal <iWFM_WAddr$share0000> created at line 182.
    Found 1-bit register for signal <iWFMArmed>.
    Found 1-bit register for signal <LoadB>.
    Found 10-bit register for signal <NSamples>.
    Found 9-bit adder for signal <NSamples$add0000> created at line 203.
    Found 9-bit subtractor for signal <NSamples$addsub0000> created at line 203.
    Found 1-bit register for signal <StorAve>.
    Found 1-bit register for signal <StorWFM>.
    Found 12-bit register for signal <Threshold>.
    Found 9-bit register for signal <WFM_WAddr>.
    Found 1-bit register for signal <WFM_Wr<0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  71 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <FastChannel> synthesized.


Synthesizing Unit <FADCClkDCM>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/FADCClkDCM.vhd".
Unit <FADCClkDCM> synthesized.


Synthesizing Unit <FastDiffin>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FastDiffIn.vhd".
Unit <FastDiffin> synthesized.


Synthesizing Unit <xsysmon>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/xilinx/mksuii_x/ipcore_dir/xsysmon.vhd".
WARNING:Xst:1780 - Signal <FLOAT_VCCINT_ALARM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FLOAT_VCCAUX_ALARM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FLOAT_USER_TEMP_ALARM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xsysmon> synthesized.


Synthesizing Unit <eDipTFT43_intf>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/eDipTFT43_Intf.vhd".
WARNING:Xst:647 - Input <SBUF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_17> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Clock enable       | clk400KhzEn               (positive)           |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 128x8-bit ROM for signal <Fifo_Din$mux0004>.
    Found 128x8-bit ROM for signal <Fifo_Din$mux0005>.
    Found 128x8-bit ROM for signal <Fifo_Din$mux0006>.
    Found 128x8-bit ROM for signal <Fifo_Din$mux0007>.
    Found 128x8-bit ROM for signal <Fifo_Din$mux0008>.
    Found 128x8-bit ROM for signal <Fifo_Din$mux0009>.
    Found 128x8-bit ROM for signal <Fifo_Din$mux0010>.
    Found 128x8-bit ROM for signal <Fifo_Din$mux0011>.
    Found 1-bit register for signal <cmd_Refresh>.
    Found 1-bit register for signal <ACK_Start_Req>.
    Found 16-bit comparator lessequal for signal <ACK_Start_Req$cmp_le0000> created at line 415.
    Found 16-bit comparator not equal for signal <ACK_Start_Req$cmp_ne0000> created at line 415.
    Found 3-bit register for signal <BitCntr>.
    Found 3-bit subtractor for signal <BitCntr$addsub0000> created at line 392.
    Found 1-bit register for signal <Busy>.
    Found 16-bit up counter for signal <ByteCntr>.
    Found 1-bit register for signal <cmd_Reset>.
    Found 16-bit register for signal <CntlReg>.
    Found 1-bit register for signal <d_RdyDnLd>.
    Found 8-bit register for signal <DataInSr>.
    Found 8-bit register for signal <DataOutSr>.
    Found 8-bit up counter for signal <Display_Cnt>.
    Found 8-bit comparator less for signal <Display_Cnt$cmp_lt0000> created at line 281.
    Found 1-bit register for signal <Display_Wr>.
    Found 16-bit register for signal <DisplayChksum>.
    Found 16-bit adder for signal <DisplayChksum$addsub0000> created at line 283.
    Found 8-bit comparator greatequal for signal <DisplayChksum$cmp_ge0000> created at line 281.
    Found 1-bit register for signal <DisplayState<0>>.
    Found 8-bit register for signal <Fifo_Din>.
    Found 1-bit register for signal <iClk>.
    Found 1-bit register for signal <iiTx_Done>.
    Found 1-bit register for signal <iMOSI>.
    Found 1-bit register for signal <iSS>.
    Found 8-bit register for signal <iStatus>.
    Found 1-bit register for signal <iTx_Done>.
    Found 1-bit register for signal <Mem_Wr>.
    Found 16-bit register for signal <NumBytes>.
    Found 16-bit adder for signal <NumBytes$addsub0000> created at line 377.
    Found 1-bit register for signal <rd_Fifo>.
    Found 1-bit register for signal <RdyDnLd>.
    Found 1-bit register for signal <Reset_Fifo>.
    Found 16-bit comparator equal for signal <State$cmp_eq0001> created at line 415.
    Found 16-bit comparator greater for signal <State$cmp_gt0000> created at line 415.
    Found 8-bit register for signal <StatusLatch>.
    Found 1-bit register for signal <Tx_Start_Clr>.
    Found 1-bit register for signal <Tx_Start_Req>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 ROM(s).
	inferred   2 Counter(s).
	inferred 109 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <eDipTFT43_intf> synthesized.


Synthesizing Unit <BCDConv>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/bcdconv.vhd".
    Found 32-bit register for signal <BCDOut>.
    Found 1-bit register for signal <Done>.
    Found 5-bit register for signal <Counter>.
    Found 5-bit subtractor for signal <Counter$addsub0000> created at line 65.
    Found 20-bit register for signal <DecInSr>.
    Found 1-bit register for signal <iInit>.
    Summary:
	inferred  59 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <BCDConv> synthesized.


Synthesizing Unit <SysMon_intf>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/SysMon_Intf.vhd".
WARNING:Xst:647 - Input <Lnk_Addr<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_18> for signal <SysMon_State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | addr_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x7-bit ROM for signal <Drp_Addr$mux0000>.
    Found 1-bit register for signal <Drp_Rd>.
    Found 1-bit register for signal <WeEnA>.
    Found 5-bit register for signal <WrdCntr>.
    Found 5-bit adder for signal <WrdCntr$addsub0000> created at line 140.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <SysMon_intf> synthesized.


Synthesizing Unit <eth_fifo_8>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/eth_fifo_8.vhd".
Unit <eth_fifo_8> synthesized.


Synthesizing Unit <GTP_dual_1000X>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/gtp_dual_1000X.vhd".
WARNING:Xst:647 - Input <RXUSRCLK2_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCM_LOCKED> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <TXBUFSTATUS_float0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RXBUFSTATUS_float0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <GND_BUS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <reset_r>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <GTP_dual_1000X> synthesized.


Synthesizing Unit <ad9228input>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/ad9228Input.vhd".
    Found 12-bit register for signal <Beam_I_Data>.
    Found 12-bit register for signal <REFL_PWR_Data>.
    Found 12-bit register for signal <Beam_V_Data>.
    Found 12-bit register for signal <FWD_PWR_Data>.
    Found 13-bit register for signal <Beam_ISr>.
    Found 13-bit register for signal <Beam_VSr>.
    Found 1-bit register for signal <DataStrb>.
    Found 5-bit register for signal <DataStrbSr>.
    Found 1-bit register for signal <DCMRst>.
    Found 13-bit register for signal <FWD_PWRSr>.
    Found 1-bit register for signal <iFrameClk_d>.
    Found 13-bit register for signal <REFL_PWRSr>.
    Found 4-bit up counter for signal <RstCnt>.
    Summary:
	inferred   1 Counter(s).
	inferred 108 D-type flip-flop(s).
Unit <ad9228input> synthesized.


Synthesizing Unit <alu>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/alu.vhd".
WARNING:Xst:647 - Input <Assign> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <HSTA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ModState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <iBCD<31:28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Quotient<53:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Prod<54>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1533 - Unexpected state value "00110000" found while examining if signal <iASCIIOut<2>> describes a FSM.
INFO:Xst:1533 - Unexpected state value "00110000" found while examining if signal <iASCIIOut<3>> describes a FSM.
INFO:Xst:1533 - Unexpected state value "00110000" found while examining if signal <iASCIIOut<4>> describes a FSM.
INFO:Xst:1533 - Unexpected state value "00110000" found while examining if signal <iASCIIOut<5>> describes a FSM.
INFO:Xst:1533 - Unexpected state value "00110000" found while examining if signal <iASCIIOut<6>> describes a FSM.
INFO:Xst:1533 - Unexpected state value "00110000" found while examining if signal <iASCIIOut<7>> describes a FSM.
INFO:Xst:1533 - Unexpected state value "00110000" found while examining if signal <iASCIIOut<8>> describes a FSM.
    Found finite state machine <FSM_19> for signal <aluState>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 36                                             |
    | Inputs             | 20                                             |
    | Outputs            | 18                                             |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <DecimalPoint>.
    Found 16x8-bit ROM for signal <MyChar0$mux0000> created at line 2654.
    Found 16x8-bit ROM for signal <MyChar1$mux0000> created at line 2654.
    Found 16x8-bit ROM for signal <MyChar2$mux0000> created at line 2654.
    Found 23x40-bit ROM for signal <$rom0000>.
    Found 16x8-bit ROM for signal <MyChar3$mux0000> created at line 2654.
    Found 16x8-bit ROM for signal <MyChar4$mux0000> created at line 2654.
    Found 16x8-bit ROM for signal <iASCIIOut_1$mux0000> created at line 2654.
    Found 64-bit register for signal <ASCIIOut>.
    Found 16-bit register for signal <X1>.
    Found 16-bit register for signal <X2>.
    Found 16-bit register for signal <Y1>.
    Found 16-bit register for signal <Y2>.
    Found 1-bit register for signal <NewData>.
    Found 17-bit 17-to-1 multiplexer for signal <$varindex0000> created at line 344.
    Found 6-bit comparator greater for signal <aluState$cmp_gt0000> created at line 340.
    Found 6-bit register for signal <Counter>.
    Found 6-bit subtractor for signal <Counter$addsub0000> created at line 353.
    Found 289-bit register for signal <Datain>.
    Found 6-bit register for signal <DataPointer>.
    Found 6-bit adder for signal <DataPointer$addsub0000> created at line 319.
    Found 4-bit register for signal <DecimalPoint>.
    Found 17-bit register for signal <Divisor>.
    Found 64-bit register for signal <iASCIIOut>.
    Found 17-bit register for signal <iDivisor>.
    Found 1-bit register for signal <iiNewData>.
    Found 1-bit register for signal <iNewData>.
    Found 20-bit register for signal <iQuotient>.
    Found 16-bit register for signal <MultA>.
    Found 17-bit register for signal <MultB>.
    Found 1-bit register for signal <NewBCD>.
    Found 20-bit register for signal <NewDecimal>.
    Found 16-bit adder for signal <NewDecimal$add0000> created at line 388.
    Found 1-bit register for signal <NewDiv>.
    Found 55-bit register for signal <Prod>.
    Found 8-bit register for signal <Sign<1>>.
    Found 16-bit comparator less for signal <Sign_1$cmp_lt0000> created at line 387.
    Found 16-bit adder for signal <X2$add0000> created at line 332.
    Found 16-bit subtractor for signal <Y2$sub0000> created at line 333.
INFO:Xst:738 - HDL ADVISOR - 289 flip-flops were inferred for signal <Datain>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 ROM(s).
	inferred 544 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <alu> synthesized.


Synthesizing Unit <FastADCintf>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/FastADCIntf.vhd".
WARNING:Xst:1305 - Output <WFM_Avail> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Clk1HzEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <Regs<25:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<17><15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<16><15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<15><15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<14><15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<13><15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<12><15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<11><15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<10><15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<9><15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<8><15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<7><15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<6><15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<5><15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<4><15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<3><15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<2><15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Regs<1><15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <REFL_PWR_Done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FWD_PWR_Done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Beam_V_Done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Beam_I_Done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <BeamICntr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ADC_Clk>.
    Found 1-bit register for signal <ClrTrigger>.
    Found 1-bit register for signal <iTrigger>.
    Found 288-bit register for signal <Regs<17:0>>.
    Found 16-bit comparator greatequal for signal <Regs_0$cmp_ge0000> created at line 246.
    Found 1-bit register for signal <Sample_s<0>>.
    Found 16-bit register for signal <StatusLatch>.
    Found 16-bit comparator less for signal <StatusLatch$cmp_lt0000> created at line 246.
    Found 1-bit register for signal <SyncTrigger>.
    Found 9-bit up counter for signal <TimeCntr>.
INFO:Xst:738 - HDL ADVISOR - 288 flip-flops were inferred for signal <Regs>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Counter(s).
	inferred 309 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <FastADCintf> synthesized.


Synthesizing Unit <displayintf>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/displayIntf.vhd".
Unit <displayintf> synthesized.


Synthesizing Unit <GigaBit_block>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit_block.vhd".
WARNING:Xst:646 - Signal <vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tx_client_clk_out_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxlossofsync_0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rxbufstatus_0_i<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <rx_client_clk_out_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <resetdone_0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <powerdown_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gtx_clk_ibufg_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <reset_r>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <GigaBit_block> synthesized.


Synthesizing Unit <gigabit_locallink>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/Coregen/GigaBit/GigaBit_locallink.vhd".
    Found 1-bit register for signal <rx_bad_frame_0_r>.
    Found 8-bit register for signal <rx_data_0_r>.
    Found 1-bit register for signal <rx_data_valid_0_r>.
    Found 1-bit register for signal <rx_good_frame_0_r>.
    Found 6-bit register for signal <rx_pre_reset_0_i>.
    Found 1-bit register for signal <rx_reset_0_i>.
    Found 6-bit register for signal <tx_pre_reset_0_i>.
    Found 1-bit register for signal <tx_reset_0_i>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <gigabit_locallink> synthesized.


Synthesizing Unit <mksuii_Glink>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_Glink.vhd".
WARNING:Xst:646 - Signal <ll_clk_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Clk250Mhz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Clk125> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit register for signal <ll_pre_reset_0_i>.
    Found 1-bit register for signal <ll_reset_0_i>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <mksuii_Glink> synthesized.


Synthesizing Unit <mksuii_x>.
    Related source file is "//slac/my storage/groups/CD/EIE/projects/XTCAV/MKSUII/chassis/vhdl/mksuii_x.vhd".
WARNING:Xst:647 - Input <TEMP_ADC_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mem_WAIT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FOCUS_SDIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RFATTN_SDIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <eDip_Rx_Done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <X_MOD_ON> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <WG_Vac_Status<15:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WGVac> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WFM_DAV> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SystemFault> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SysClk119Mhz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Slow_ADC_Status<15:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Slow_ADC_Status<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Slow_ADC_Dav> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Slow_ADC_DOut> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Slow_ADC_ClkEn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <STBY_Trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SLED_Status> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ramping> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFDriveStatus> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <REFL_PWR_Average> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PUMPII_Fault> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Mon_ADC_Status<15:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Mon_ADC_Din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Mon_ADC_Dav> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Mon_ADC_ClkEn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Mod_Intf_Status> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MagIntf_Status<15:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MOD_PRES1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MOD_PRES0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MAG_PS_ON> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Lnk_WFMRd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Lnk_Slow_DAV> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Lnk_SlowThres_Din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Lnk_Rx_TaskId_Strobe> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Lnk_Rx_Address> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Lnk_RdThreshold> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <Lnk_RdAverage> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Lnk_MonADCWr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Lnk_Locked> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Lnk_Error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Legacy_Mod_Status<15:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Legacy_Mod_Status<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <KlyVac> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <KlyTempStatus> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <KlyOutTemp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <KlyInTemp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IonPump_Status<15:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <FpReset> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <Flow_Status<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Flow_Status<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Flow_Fault> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FaultGen_Status> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FWD_PWR_Average> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FP_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FP_Fault_Reset_Le> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FP_Fault_Reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FP_Drive_Up> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FP_Drive_Sw> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FP_Drive_Dn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FASTADC_Status<15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FASTADC_Status<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DisplayUdapteRate> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DisplayMicroPrev> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DeltaTemp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DelayUp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DelayDn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CntlIntf_Status> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Clk100HzEn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Beam_V_Average> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Beam_I_Average> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <BeamILowThres> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit tristate buffer for signal <$mux0000>.
    Found 1-bit register for signal <StartMonADC>.
    Found 1-bit register for signal <StartSlowADC>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <mksuii_x> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit glink_intf Conflict on KEEP property on signal iTX_LL_Data and TX_LL_DATA TX_LL_DATA signal will be lost.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 30
 10x3-bit ROM                                          : 8
 128x8-bit ROM                                         : 8
 16x16-bit ROM                                         : 1
 16x18-bit ROM                                         : 2
 16x7-bit ROM                                          : 1
 16x8-bit ROM                                          : 6
 23x40-bit ROM                                         : 1
 32x1-bit ROM                                          : 1
 4x8-bit ROM                                           : 1
 6x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 135
 12-bit adder                                          : 3
 12-bit subtractor                                     : 6
 16-bit adder                                          : 10
 16-bit subtractor                                     : 8
 17-bit subtractor                                     : 2
 18-bit addsub                                         : 1
 20-bit adder                                          : 1
 28-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 2
 32-bit adder                                          : 5
 4-bit adder                                           : 5
 4-bit subtractor                                      : 38
 5-bit adder                                           : 5
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 6-bit addsub                                          : 2
 6-bit subtractor                                      : 1
 8-bit adder                                           : 7
 8-bit addsub                                          : 17
 8-bit subtractor                                      : 3
 9-bit adder                                           : 10
 9-bit subtractor                                      : 4
# Counters                                             : 39
 10-bit down counter                                   : 1
 10-bit up counter                                     : 1
 12-bit up counter                                     : 2
 16-bit down counter                                   : 1
 16-bit up counter                                     : 4
 2-bit up counter                                      : 2
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 1
 4-bit down counter                                    : 5
 4-bit up counter                                      : 4
 5-bit down counter                                    : 1
 7-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 7
 9-bit up counter                                      : 5
 9-bit updown counter                                  : 2
# Accumulators                                         : 1
 12-bit updown accumulator                             : 1
# Registers                                            : 1260
 1-bit register                                        : 809
 10-bit register                                       : 4
 12-bit register                                       : 27
 13-bit register                                       : 4
 14-bit register                                       : 1
 15-bit register                                       : 2
 16-bit register                                       : 66
 17-bit register                                       : 22
 18-bit register                                       : 1
 2-bit register                                        : 42
 20-bit register                                       : 4
 28-bit register                                       : 1
 29-bit register                                       : 3
 3-bit register                                        : 32
 32-bit register                                       : 11
 4-bit register                                        : 49
 5-bit register                                        : 8
 55-bit register                                       : 1
 6-bit register                                        : 5
 8-bit register                                        : 159
 9-bit register                                        : 9
# Comparators                                          : 56
 12-bit comparator equal                               : 5
 12-bit comparator greater                             : 5
 12-bit comparator less                                : 5
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 2
 16-bit comparator less                                : 3
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 17-bit comparator greater                             : 3
 17-bit comparator less                                : 2
 4-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 8-bit comparator equal                                : 2
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 3
 8-bit comparator lessequal                            : 2
 8-bit comparator not equal                            : 4
 9-bit comparator equal                                : 8
 9-bit comparator less                                 : 4
# Multiplexers                                         : 3
 17-bit 17-to-1 multiplexer                            : 1
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 60-to-1 multiplexer                             : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 3
 32-bit tristate buffer                                : 1
# Xors                                                 : 34
 1-bit xor2                                            : 32
 1-bit xor4                                            : 1
 1-bit xor6                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_19> for best encoding.
Optimizing FSM <u_Display/u_alu/aluState/FSM> on signal <aluState[1:16]> with one-hot encoding.
------------------------------------
 State          | Encoding
------------------------------------
 idle_s         | 0000000000000001
 wait_refresh_s | 0000000000000100
 mult_s         | 0000000000001000
 div_s          | 0000000000010000
 offset_s       | 0000000000100000
 twoscomp_s     | 0000000001000000
 dec2bcd_s      | 0000000010000000
 leadingzero7_s | 0000001000000000
 leadingzero6_s | 0000010000000000
 leadingzero5_s | 0000100000000000
 leadingzero4_s | 0001000000000000
 leadingzero3_s | 0010000000000000
 leadingzero2_s | 0100000000000000
 leadingzero1_s | 1000000000000000
 latchdata_s    | 0000000000000010
 bcd2ascii_s    | 0000000100000000
------------------------------------
Analyzing FSM <FSM_18> for best encoding.
Optimizing FSM <u_Sysmon/SysMon_State/FSM> on signal <SysMon_State[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle_s  | 00
 addr_s  | 01
 write_s | 11
 wait_s  | 10
---------------------
Analyzing FSM <FSM_17> for best encoding.
Optimizing FSM <u_Display/u_Display/State/FSM> on signal <State[1:7]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 idle_s     | 0000001
 clk_s      | 0000010
 termclk_s  | 0000100
 termss_s   | 0001000
 ack_del1_s | 0010000
 ack_del2_s | 1000000
 term_s     | 0100000
------------------------
Analyzing FSM <FSM_16> for best encoding.
Optimizing FSM <u_FastADC/u_BeamV/FastADC_State/FSM> on signal <FastADC_State[1:6]> with one-hot encoding.
Optimizing FSM <u_FastADC/u_BeamI/FastADC_State/FSM> on signal <FastADC_State[1:6]> with one-hot encoding.
Optimizing FSM <u_FastADC/u_FWDPWR/FastADC_State/FSM> on signal <FastADC_State[1:6]> with one-hot encoding.
Optimizing FSM <u_FastADC/u_REFLPWR/FastADC_State/FSM> on signal <FastADC_State[1:6]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 idle_s     | 000001
 start_s    | 000100
 stop_s     | 000010
 average_s  | 001000
 lo_thres_s | 010000
 hi_thres_s | 100000
------------------------
Analyzing FSM <FSM_15> for best encoding.
Optimizing FSM <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state/FSM> on signal <wr_state[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle_s   | 000
 frame_s  | 001
 end_s    | 111
 gf_s     | 010
 bf_s     | 110
 ovflow_s | 011
----------------------
Analyzing FSM <FSM_14> for best encoding.
Optimizing FSM <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state/FSM> on signal <rd_state[1:8]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 wait_s      | 00000001
 queue1_s    | 00000010
 queue2_s    | 00000100
 queue3_s    | 00001000
 queue_sof_s | 00010000
 sof_s       | 01000000
 data_s      | 00100000
 eof_s       | 10000000
-------------------------
Analyzing FSM <FSM_13> for best encoding.
Optimizing FSM <u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state/FSM> on signal <wr_state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 wait_s   | 00
 data_s   | 01
 eof_s    | 10
 ovflow_s | 11
----------------------
Analyzing FSM <FSM_12> for best encoding.
Optimizing FSM <u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state/FSM> on signal <rd_state[1:9]> with one-hot encoding.
---------------------------
 State        | Encoding
---------------------------
 idle_s       | 000000001
 queue1_s     | 000000100
 queue2_s     | 000001000
 queue3_s     | 000010000
 queue_ack_s  | 000100000
 wait_ack_s   | 001000000
 frame_s      | 010000000
 drop_s       | 100000000
 retransmit_s | 000000010
---------------------------
Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <u_sfp/seq_State/FSM> on signal <seq_State[1:15]> with one-hot encoding.
-------------------------------------
 State            | Encoding
-------------------------------------
 idle_s           | 000000000000001
 start_s          | 000000000000010
 dev_addr_wr_s    | 000000000000100
 dev_wr_ack_s     | 000000000001000
 wrd_addr_s       | 000000000010000
 wrd_ack_s        | 000000000100000
 dev_addr_start_s | 000000001000000
 dev_addr_rd_s    | 000000010000000
 dev_rd_ack_s     | 000000100000000
 read_hi_s        | 000001000000000
 read_hi_ack_s    | 000010000000000
 read_lo_s        | 000100000000000
 read_lo_ack_s    | 001000000000000
 stop_s           | 010000000000000
 wait_s           | 100000000000000
-------------------------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <u_FaultGen/MagState/FSM> on signal <MagState[1:2]> with gray encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle_s              | 00
 delay_s             | 01
 wait_mag_status_s   | 11
 wait_fault_status_s | 10
---------------------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <u_RFDrive/RampState/FSM> on signal <RampState[1:6]> with one-hot encoding.
-----------------------
 State     | Encoding
-----------------------
 idle_s    | 000001
 calc_s    | 000100
 inc_s     | 001000
 tx_sync_s | 000010
 tx_data_s | 010000
 term_s    | 100000
-----------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <u_MonADC/Mon_State/FSM> on signal <Mon_State[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle_s       | 0000001
 load_acc_s   | 0000010
 acc_s        | 0000100
 acc_delay1_s | 0001000
 acc_delay2_s | 0010000
 acc_delay3_s | 0100000
 acc_delay4_s | 1000000
--------------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <u_SLOWADC/Mon_State/FSM> on signal <Mon_State[1:9]> with one-hot encoding.
---------------------------
 State        | Encoding
---------------------------
 idle_s       | 000000001
 load_acc_s   | 000000010
 acc_s        | 000000100
 acc_delay1_s | 000001000
 acc_delay2_s | 000010000
 acc_delay3_s | 000100000
 acc_delay4_s | 001000000
 test_lo_s    | 010000000
 test_hi_s    | 100000000
---------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <u_SLOWADC/u_Max1308/ADCState/FSM> on signal <ADCState[1:6]> with one-hot encoding.
Optimizing FSM <u_MonADC/u_Max1308/ADCState/FSM> on signal <ADCState[1:6]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 idle_s     | 000001
 tacq1_s    | 000010
 tacq2_s    | 000100
 tacq3_s    | 001000
 waiteolc_s | 010000
 rddata_s   | 100000
------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <u_Trigger/u_wfmTrig/DelayState/FSM> on signal <DelayState[1:2]> with gray encoding.
Optimizing FSM <u_Trigger/u_ModTrig/DelayState/FSM> on signal <DelayState[1:2]> with gray encoding.
Optimizing FSM <u_Display/u_Display/u_DoneDelay/DelayState/FSM> on signal <DelayState[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 delayidle | 00
 delaywait | 11
 delayout  | 01
-----------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <u_Glink/u_intf/EMAC_State/FSM> on signal <EMAC_State[1:18]> with one-hot encoding.
--------------------------------------
 State          | Encoding
--------------------------------------
 idle_s         | 000000000000000001
 emac_sa_s      | 000000000000000100
 emac_da_s      | 000000000000000010
 emac_type_s    | 000000000000010000
 do_arp_s       | 000000000000100000
 do_ipv4_s      | 000000000001000000
 ip_sa_s        | 000000000010000000
 ip_da_s        | 000000000100000000
 udp_sa_s       | 000000001000000000
 udp_da_s       | 000000010000000000
 udp_len_s      | 000000100000000000
 udp_chksum_s   | 000001000000000000
 hm_ver_s       | 000010000000000000
 lnk_messtype_s | 001000000000000000
 lnk_taskid_s   | 010000000000000000
 hm_id_s        | 000100000000000000
 hm_readdata_s  | 100000000000000000
 drain_fifo_s   | 000000000000001000
--------------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <u_Glink/u_intf/Tx_State/FSM> on signal <Tx_State[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 tx_idle_s   | 00
 tx_doarp_s  | 01
 tx_common_s | 10
 tx_data_s   | 11
-------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <u_focuscoil/FocusState/FSM> on signal <FocusState[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle_s    | 00
 tx_sync_s | 01
 tx_data_s | 11
 term_s    | 10
-----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <u_FADCSPI/FADCSpiState/FSM> on signal <FADCSpiState[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 power_on_s | 000
 tx_io_s    | 001
 tx_sync_s  | 011
 tx_data_s  | 010
 tx_term_s  | 110
------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u_Lnk_Decode/Decode_State/FSM> on signal <Decode_State[1:14]> with one-hot encoding.
-----------------------------------
 State           | Encoding
-----------------------------------
 idle_s          | 00000000000001
 addresslo_s     | 00000000000010
 addresshi_s     | 00000000000100
 wrdcountlo_s    | 00000000001000
 wrdcounthi_s    | 00000000010000
 rx_datalo_s     | 00000000100000
 rx_datahi_s     | 00000010000000
 wait_dav_s      | 00000001000000
 tx_addrlo_s     | 00000100000000
 tx_addrhi_s     | 00001000000000
 tx_wclo_s       | 00010000000000
 tx_wchi_s       | 00100000000000
 tx_responselo_s | 01000000000000
 tx_responsehi_s | 10000000000000
-----------------------------------
Reading core <ipcore_dir/RFDriveDPMem.ngc>.
Reading core <ipcore_dir/FaultHistoryRam.ngc>.
Reading core <dpram_fo.ngc>.
Reading core <ipcore_dir/Acc12x16.ngc>.
Reading core <ipcore_dir/ram16x16.ngc>.
Reading core <ipcore_dir/Ram16x16dp.ngc>.
Reading core <ipcore_dir/Flash_Fifo512x16.ngc>.
Reading core <ipcore_dir/Flash_Fifo_DPRam512x15.ngc>.
Reading core <ipcore_dir/Acc12x20.ngc>.
Reading core <ipcore_dir/Div20x8.ngc>.
Reading core <ipcore_dir/Ram512x12dp.ngc>.
Reading core <ipcore_dir/SPI_Fifo.ngc>.
Reading core <ipcore_dir/sysmon_dpram.ngc>.
Reading core <ipcore_dir/mults16s16x54.ngc>.
Reading core <ipcore_dir/div54x16x32.ngc>.
Reading core <ipcore_dir/sign16plussign16.ngc>.
Loading core <RFDriveDPMem> for timing and area information for instance <u_DriveLkUp>.
Loading core <FaultHistoryRam> for timing and area information for instance <Buffer0>.
Loading core <FaultHistoryRam> for timing and area information for instance <Buffer1>.
Loading core <dpram_fo> for timing and area information for instance <fo_ram>.
Loading core <Acc12x16> for timing and area information for instance <u_Adder>.
Loading core <ram16x16> for timing and area information for instance <u_AccMem>.
Loading core <Ram16x16dp> for timing and area information for instance <u_Thres>.
Loading core <Ram16x16dp> for timing and area information for instance <u_Average>.
Loading core <Acc12x16> for timing and area information for instance <u_Adder>.
Loading core <ram16x16> for timing and area information for instance <u_AccMem>.
Loading core <Ram16x16dp> for timing and area information for instance <u_Average>.
Loading core <Flash_Fifo512x16> for timing and area information for instance <Fifo_WriteFifo>.
Loading core <Flash_Fifo_DPRam512x15> for timing and area information for instance <ReadRam>.
Loading core <Acc12x20> for timing and area information for instance <u_FastAcc>.
Loading core <Div20x8> for timing and area information for instance <u_FastDiv>.
Loading core <Ram512x12dp> for timing and area information for instance <u_Wfm>.
Loading core <Ram512x12dp> for timing and area information for instance <u_Ave>.
Loading core <SPI_Fifo> for timing and area information for instance <u_Spi_Fiofo>.
Loading core <sysmon_dpram> for timing and area information for instance <u_SysMonMemA>.
Loading core <mults16s16x54> for timing and area information for instance <alu_mult>.
Loading core <div54x16x32> for timing and area information for instance <alu_div>.
Loading core <sign16plussign16> for timing and area information for instance <alu_off>.
WARNING:Xst:1290 - Hierarchical block <u_SW_TEST> is unconnected in block <u_fp_In>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u_SW_POT1> is unconnected in block <u_fp_In>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u_SW_POT2> is unconnected in block <u_fp_In>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u_POT2_Up> is unconnected in block <u_fp_In>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u_POT2_Dn> is unconnected in block <u_fp_In>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gen_Fp[26].u_FpStrech> is unconnected in block <u_FP>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <Tx_Data_14_0> in Unit <u_intf> is equivalent to the following 13 FFs/Latches, which will be removed : <Tx_Data_14_2> <Tx_Data_14_6> <Tx_Data_22_1> <Tx_Data_22_2> <Tx_Data_23_0> <Tx_Data_23_4> <Tx_Data_26_3> <Tx_Data_26_5> <Tx_Data_26_7> <Tx_Data_28_0> <Tx_Data_29_2> <Tx_Data_29_6> <Tx_Data_42_0> 
INFO:Xst:2261 - The FF/Latch <Comp_IP_ChkSuma_0> in Unit <u_intf> is equivalent to the following 21 FFs/Latches, which will be removed : <Comp_IP_ChkSuma_1> <Comp_IP_ChkSuma_4> <Comp_IP_ChkSuma_6> <Comp_IP_ChkSuma_7> <Comp_IP_ChkSuma_11> <Comp_IP_ChkSuma_16> <Comp_IP_ChkSuma_17> <Comp_IP_ChkSuma_18> <Comp_IP_ChkSuma_19> <Comp_IP_ChkSuma_20> <Comp_IP_ChkSuma_21> <Comp_IP_ChkSuma_22> <Comp_IP_ChkSuma_23> <Comp_IP_ChkSuma_24> <Comp_IP_ChkSuma_25> <Comp_IP_ChkSuma_26> <Comp_IP_ChkSuma_27> <Comp_IP_ChkSuma_28> <Comp_IP_ChkSuma_29> <Comp_IP_ChkSuma_30> <Comp_IP_ChkSuma_31> 
INFO:Xst:2261 - The FF/Latch <Comp_IP_ChkSuma_2> in Unit <u_intf> is equivalent to the following 9 FFs/Latches, which will be removed : <Comp_IP_ChkSuma_3> <Comp_IP_ChkSuma_5> <Comp_IP_ChkSuma_8> <Comp_IP_ChkSuma_9> <Comp_IP_ChkSuma_10> <Comp_IP_ChkSuma_12> <Comp_IP_ChkSuma_13> <Comp_IP_ChkSuma_14> <Comp_IP_ChkSuma_15> 
INFO:Xst:2261 - The FF/Latch <Tx_Data_47_0> in Unit <u_intf> is equivalent to the following 199 FFs/Latches, which will be removed : <Tx_Data_47_1> <Tx_Data_47_2> <Tx_Data_47_3> <Tx_Data_47_4> <Tx_Data_47_5> <Tx_Data_47_6> <Tx_Data_47_7> <Tx_Data_52_0> <Tx_Data_52_1> <Tx_Data_52_2> <Tx_Data_52_3> <Tx_Data_52_4> <Tx_Data_52_5> <Tx_Data_52_6> <Tx_Data_52_7> <Tx_Data_6_0> <Tx_Data_6_1> <Tx_Data_6_2> <Tx_Data_6_4> <Tx_Data_6_5> <Tx_Data_6_6> <Tx_Data_6_7> <Tx_Data_48_0> <Tx_Data_48_1> <Tx_Data_48_2> <Tx_Data_48_3> <Tx_Data_48_4> <Tx_Data_48_5> <Tx_Data_48_6> <Tx_Data_48_7> <Tx_Data_53_0> <Tx_Data_53_1> <Tx_Data_53_2> <Tx_Data_53_3> <Tx_Data_53_4> <Tx_Data_53_5> <Tx_Data_53_6> <Tx_Data_53_7> <Tx_Data_49_0> <Tx_Data_49_1> <Tx_Data_49_2> <Tx_Data_49_3> <Tx_Data_49_4> <Tx_Data_49_5> <Tx_Data_49_6> <Tx_Data_49_7> <Tx_Data_54_0> <Tx_Data_54_1> <Tx_Data_54_2> <Tx_Data_54_3> <Tx_Data_54_4> <Tx_Data_54_5> <Tx_Data_54_6> <Tx_Data_54_7> <Tx_Data_8_0> <Tx_Data_8_3> <Tx_Data_8_5> <Tx_Data_8_7> <Tx_Data_55_0> <Tx_Data_55_1>
   <Tx_Data_55_2> <Tx_Data_55_3> <Tx_Data_55_4> <Tx_Data_55_5> <Tx_Data_55_6> <Tx_Data_55_7> <Tx_Data_56_0> <Tx_Data_56_1> <Tx_Data_56_2> <Tx_Data_56_3> <Tx_Data_56_4> <Tx_Data_56_5> <Tx_Data_56_6> <Tx_Data_56_7> <Tx_Data_57_0> <Tx_Data_57_1> <Tx_Data_57_2> <Tx_Data_57_3> <Tx_Data_57_4> <Tx_Data_57_5> <Tx_Data_57_6> <Tx_Data_57_7> <Tx_Data_58_0> <Tx_Data_58_1> <Tx_Data_58_2> <Tx_Data_58_3> <Tx_Data_58_4> <Tx_Data_58_5> <Tx_Data_58_6> <Tx_Data_58_7> <Tx_Data_59_0> <Tx_Data_59_1> <Tx_Data_59_2> <Tx_Data_59_3> <Tx_Data_59_4> <Tx_Data_59_5> <Tx_Data_59_6> <Tx_Data_59_7> <Tx_Data_10_0> <Tx_Data_10_3> <Tx_Data_10_4> <Tx_Data_10_5> <Tx_Data_10_6> <Tx_Data_10_7> <Tx_Data_12_0> <Tx_Data_12_1> <Tx_Data_12_2> <Tx_Data_12_4> <Tx_Data_12_5> <Tx_Data_12_6> <Tx_Data_12_7> <Tx_Data_13_0> <Tx_Data_13_3> <Tx_Data_13_4> <Tx_Data_13_5> <Tx_Data_13_6> <Tx_Data_13_7> <Tx_Data_15_1> <Tx_Data_15_2> <Tx_Data_15_3> <Tx_Data_15_4> <Tx_Data_15_5> <Tx_Data_15_6> <Tx_Data_15_7> <Tx_Data_21_0> <Tx_Data_21_2> <Tx_Data_21_3> <Tx_Data_21_4>
   <Tx_Data_21_5> <Tx_Data_21_6> <Tx_Data_21_7> <Tx_Data_18_0> <Tx_Data_18_3> <Tx_Data_18_4> <Tx_Data_18_5> <Tx_Data_18_6> <Tx_Data_18_7> <Tx_Data_19_0> <Tx_Data_19_1> <Tx_Data_19_3> <Tx_Data_19_4> <Tx_Data_19_5> <Tx_Data_19_6> <Tx_Data_19_7> <Tx_Data_50_0> <Tx_Data_50_1> <Tx_Data_50_2> <Tx_Data_50_3> <Tx_Data_50_4> <Tx_Data_50_5> <Tx_Data_50_6> <Tx_Data_50_7> <Tx_Data_51_0> <Tx_Data_51_1> <Tx_Data_51_2> <Tx_Data_51_3> <Tx_Data_51_4> <Tx_Data_51_5> <Tx_Data_51_6> <Tx_Data_51_7> <Tx_Data_46_0> <Tx_Data_46_1> <Tx_Data_46_2> <Tx_Data_46_3> <Tx_Data_46_4> <Tx_Data_46_5> <Tx_Data_46_6> <Tx_Data_46_7> <Tx_Data_14_1> <Tx_Data_14_3> <Tx_Data_14_4> <Tx_Data_14_5> <Tx_Data_14_7> <Tx_Data_22_0> <Tx_Data_22_4> <Tx_Data_22_5> <Tx_Data_22_6> <Tx_Data_22_7> <Tx_Data_23_1> <Tx_Data_23_2> <Tx_Data_23_3> <Tx_Data_23_5> <Tx_Data_23_6> <Tx_Data_23_7> <Tx_Data_26_0> <Tx_Data_26_4> <Tx_Data_26_6> <Tx_Data_28_1> <Tx_Data_28_4> <Tx_Data_28_6> <Tx_Data_29_5> <Tx_Data_29_7> <Tx_Data_42_1> <Tx_Data_42_2> <Tx_Data_42_3> <Tx_Data_42_4>
   <Tx_Data_42_5> <Tx_Data_42_6> <Tx_Data_42_7> 
INFO:Xst:2261 - The FF/Latch <Tx_Data_6_3> in Unit <u_intf> is equivalent to the following 12 FFs/Latches, which will be removed : <Tx_Data_8_1> <Tx_Data_8_2> <Tx_Data_8_4> <Tx_Data_8_6> <Tx_Data_10_1> <Tx_Data_10_2> <Tx_Data_12_3> <Tx_Data_26_2> <Tx_Data_28_2> <Tx_Data_28_3> <Tx_Data_29_0> <Tx_Data_29_1> 
INFO:Xst:2261 - The FF/Latch <Tx_Data_13_1> in Unit <u_intf> is equivalent to the following 12 FFs/Latches, which will be removed : <Tx_Data_13_2> <Tx_Data_15_0> <Tx_Data_21_1> <Tx_Data_18_1> <Tx_Data_18_2> <Tx_Data_19_2> <Tx_Data_22_3> <Tx_Data_26_1> <Tx_Data_28_5> <Tx_Data_28_7> <Tx_Data_29_3> <Tx_Data_29_4> 
INFO:Xst:2261 - The FF/Latch <tx_pre_reset_0_i_0> in Unit <v5_emac_ll> is equivalent to the following FF/Latch, which will be removed : <rx_pre_reset_0_i_0> 
WARNING:Xst:638 - in unit u_Glink/v5_emac_ll Conflict on KEEP property on signal tx_pre_reset_0_i<0> and rx_pre_reset_0_i<0> rx_pre_reset_0_i<0> signal will be lost.
INFO:Xst:2261 - The FF/Latch <tx_pre_reset_0_i_1> in Unit <v5_emac_ll> is equivalent to the following FF/Latch, which will be removed : <rx_pre_reset_0_i_1> 
WARNING:Xst:638 - in unit u_Glink/v5_emac_ll Conflict on KEEP property on signal tx_pre_reset_0_i<1> and rx_pre_reset_0_i<1> rx_pre_reset_0_i<1> signal will be lost.
INFO:Xst:2261 - The FF/Latch <tx_pre_reset_0_i_2> in Unit <v5_emac_ll> is equivalent to the following FF/Latch, which will be removed : <rx_pre_reset_0_i_2> 
WARNING:Xst:638 - in unit u_Glink/v5_emac_ll Conflict on KEEP property on signal tx_pre_reset_0_i<2> and rx_pre_reset_0_i<2> rx_pre_reset_0_i<2> signal will be lost.
INFO:Xst:2261 - The FF/Latch <tx_pre_reset_0_i_3> in Unit <v5_emac_ll> is equivalent to the following FF/Latch, which will be removed : <rx_pre_reset_0_i_3> 
WARNING:Xst:638 - in unit u_Glink/v5_emac_ll Conflict on KEEP property on signal tx_pre_reset_0_i<3> and rx_pre_reset_0_i<3> rx_pre_reset_0_i<3> signal will be lost.
INFO:Xst:2261 - The FF/Latch <tx_pre_reset_0_i_4> in Unit <v5_emac_ll> is equivalent to the following FF/Latch, which will be removed : <rx_pre_reset_0_i_4> 
WARNING:Xst:638 - in unit u_Glink/v5_emac_ll Conflict on KEEP property on signal tx_pre_reset_0_i<4> and rx_pre_reset_0_i<4> rx_pre_reset_0_i<4> signal will be lost.
INFO:Xst:2261 - The FF/Latch <tx_pre_reset_0_i_5> in Unit <v5_emac_ll> is equivalent to the following FF/Latch, which will be removed : <rx_pre_reset_0_i_5> 
WARNING:Xst:638 - in unit u_Glink/v5_emac_ll Conflict on KEEP property on signal tx_pre_reset_0_i<5> and rx_pre_reset_0_i<5> rx_pre_reset_0_i<5> signal will be lost.
INFO:Xst:2261 - The FF/Latch <rx_reset_0_i> in Unit <v5_emac_ll> is equivalent to the following FF/Latch, which will be removed : <tx_reset_0_i> 
INFO:Xst:2261 - The FF/Latch <IncVal_8> in Unit <u_RFDrive> is equivalent to the following 7 FFs/Latches, which will be removed : <IncVal_9> <IncVal_10> <IncVal_11> <IncVal_12> <IncVal_13> <IncVal_14> <IncVal_15> 
INFO:Xst:2261 - The FF/Latch <ActualDrive_14> in Unit <u_RFDrive> is equivalent to the following FF/Latch, which will be removed : <ActualDrive_15> 
INFO:Xst:2261 - The FF/Latch <Datain_1_15> in Unit <u_alu> is equivalent to the following FF/Latch, which will be removed : <Datain_1_16> 
INFO:Xst:2261 - The FF/Latch <Sign_1_0> in Unit <u_alu> is equivalent to the following 2 FFs/Latches, which will be removed : <Sign_1_2> <Sign_1_3> 
INFO:Xst:2261 - The FF/Latch <Datain_7_0> in Unit <u_alu> is equivalent to the following 198 FFs/Latches, which will be removed : <Datain_7_1> <Datain_7_2> <Datain_7_3> <Datain_7_4> <Datain_7_5> <Datain_7_6> <Datain_7_7> <Datain_7_8> <Datain_7_9> <Datain_7_10> <Datain_7_11> <Datain_7_12> <Datain_7_13> <Datain_7_14> <Datain_7_15> <Datain_7_16> <Datain_8_0> <Datain_8_1> <Datain_8_2> <Datain_8_3> <Datain_8_4> <Datain_8_5> <Datain_8_6> <Datain_8_7> <Datain_8_8> <Datain_8_9> <Datain_8_10> <Datain_8_11> <Datain_8_12> <Datain_8_13> <Datain_8_14> <Datain_8_15> <Datain_8_16> <Datain_9_0> <Datain_9_1> <Datain_9_2> <Datain_9_3> <Datain_9_4> <Datain_9_5> <Datain_9_6> <Datain_9_7> <Datain_9_8> <Datain_9_9> <Datain_9_10> <Datain_9_11> <Datain_9_12> <Datain_9_13> <Datain_9_14> <Datain_9_15> <Datain_9_16> <Datain_12_8> <Datain_12_9> <Datain_12_10> <Datain_12_11> <Datain_12_12> <Datain_12_13> <Datain_12_14> <Datain_12_15> <Datain_12_16> <Datain_15_1> <Datain_15_4> <Datain_15_5> <Datain_15_6> <Datain_15_7> <Datain_15_8>
   <Datain_15_9> <Datain_15_10> <Datain_15_11> <Datain_15_12> <Datain_15_13> <Datain_15_14> <Datain_15_15> <Datain_15_16> <Datain_13_0> <Datain_13_1> <Datain_13_4> <Datain_13_6> <Datain_13_8> <Datain_13_9> <Datain_13_10> <Datain_13_11> <Datain_13_12> <Datain_13_13> <Datain_13_14> <Datain_13_15> <Datain_13_16> <Datain_14_2> <Datain_14_5> <Datain_14_6> <Datain_14_7> <Datain_14_8> <Datain_14_9> <Datain_14_10> <Datain_14_11> <Datain_14_12> <Datain_14_13> <Datain_14_14> <Datain_14_15> <Datain_14_16> <Datain_16_3> <Datain_16_4> <Datain_16_5> <Datain_16_7> <Datain_16_8> <Datain_16_9> <Datain_16_10> <Datain_16_11> <Datain_16_12> <Datain_16_13> <Datain_16_14> <Datain_16_15> <Datain_16_16> <Datain_0_16> <Datain_2_0> <Datain_2_1> <Datain_2_2> <Datain_2_3> <Datain_2_4> <Datain_2_5> <Datain_2_6> <Datain_2_7> <Datain_2_8> <Datain_2_9> <Datain_2_10> <Datain_2_11> <Datain_2_12> <Datain_2_13> <Datain_2_14> <Datain_2_15> <Datain_2_16> <Datain_3_0> <Datain_3_1> <Datain_3_2> <Datain_3_3> <Datain_3_4> <Datain_3_5> <Datain_3_6>
   <Datain_3_7> <Datain_3_8> <Datain_3_9> <Datain_3_10> <Datain_3_11> <Datain_3_12> <Datain_3_13> <Datain_3_14> <Datain_3_15> <Datain_3_16> <Datain_4_0> <Datain_4_1> <Datain_4_2> <Datain_4_3> <Datain_4_4> <Datain_4_5> <Datain_4_6> <Datain_4_7> <Datain_4_8> <Datain_4_9> <Datain_4_10> <Datain_4_11> <Datain_4_12> <Datain_4_13> <Datain_4_14> <Datain_4_15> <Datain_4_16> <Datain_5_0> <Datain_5_1> <Datain_5_2> <Datain_5_3> <Datain_5_4> <Datain_5_5> <Datain_5_6> <Datain_5_7> <Datain_5_8> <Datain_5_9> <Datain_5_10> <Datain_5_11> <Datain_5_12> <Datain_5_13> <Datain_5_14> <Datain_5_15> <Datain_5_16> <Datain_6_0> <Datain_6_1> <Datain_6_2> <Datain_6_3> <Datain_6_4> <Datain_6_5> <Datain_6_6> <Datain_6_7> <Datain_6_8> <Datain_6_9> <Datain_6_10> <Datain_6_11> <Datain_6_12> <Datain_6_13> <Datain_6_14> <Datain_6_15> <Datain_6_16> 
INFO:Xst:2261 - The FF/Latch <MultA_1> in Unit <u_alu> is equivalent to the following 21 FFs/Latches, which will be removed : <MultA_3> <MultA_5> <MultA_11> <MultA_12> <MultA_13> <MultA_14> <MultA_15> <X1_9> <X1_10> <X1_11> <X1_12> <X1_13> <X1_14> <X1_15> <Y1_9> <Y1_10> <Y1_11> <Y1_12> <Y1_13> <Y1_14> <Y1_15> 
INFO:Xst:2261 - The FF/Latch <Datain_15_0> in Unit <u_alu> is equivalent to the following 14 FFs/Latches, which will be removed : <Datain_15_2> <Datain_15_3> <Datain_13_2> <Datain_13_3> <Datain_13_5> <Datain_13_7> <Datain_14_0> <Datain_14_1> <Datain_14_3> <Datain_14_4> <Datain_16_0> <Datain_16_1> <Datain_16_2> <Datain_16_6> 
INFO:Xst:2261 - The FF/Latch <Sign_1_1> in Unit <u_alu> is equivalent to the following 3 FFs/Latches, which will be removed : <Sign_1_4> <Sign_1_6> <Sign_1_7> 
INFO:Xst:2261 - The FF/Latch <Datain_11_15> in Unit <u_alu> is equivalent to the following FF/Latch, which will be removed : <Datain_11_16> 
INFO:Xst:2261 - The FF/Latch <Datain_10_15> in Unit <u_alu> is equivalent to the following FF/Latch, which will be removed : <Datain_10_16> 
INFO:Xst:2261 - The FF/Latch <EnabledFaults_3> in Unit <u_FaultGen> is equivalent to the following 13 FFs/Latches, which will be removed : <EnabledFaults_4> <EnabledFaults_9> <EnabledFaults_10> <EnabledFaults_20> <EnabledFaults_21> <EnabledFaults_26> <EnabledFaults_27> <EnabledFaults_28> <EnabledFaults_29> <EnabledFaults_30> <EnabledFaults_31> <iFaultBits_22> <iFaultBits_23> 
INFO:Xst:2261 - The FF/Latch <iExtIntlk> in Unit <u_FaultGen> is equivalent to the following FF/Latch, which will be removed : <iTrigOff> 
INFO:Xst:2261 - The FF/Latch <RdAddr_0> in Unit <u_FaultHistory> is equivalent to the following FF/Latch, which will be removed : <RdAddr_1> 
WARNING:Xst:1426 - The value init of the FF/Latch Sign_1_5 hinder the constant cleaning in the block u_alu.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <Datain_1_10> (without init value) has a constant value of 0 in block <u_alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Datain_1_9> (without init value) has a constant value of 0 in block <u_alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Datain_1_8> (without init value) has a constant value of 0 in block <u_alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Sign_1_1> has a constant value of 0 in block <u_alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MultA_1> (without init value) has a constant value of 0 in block <u_alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Datain_15_0> (without init value) has a constant value of 1 in block <u_alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Datain_7_0> (without init value) has a constant value of 0 in block <u_alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DacSr_1> (without init value) has a constant value of 0 in block <u_focuscoil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DacSr_0> (without init value) has a constant value of 0 in block <u_focuscoil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ActualDrive_14> (without init value) has a constant value of 0 in block <u_RFDrive>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IncVal_8> (without init value) has a constant value of 0 in block <u_RFDrive>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ReturnState_14> has a constant value of 0 in block <u_Temp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ReturnState_13> has a constant value of 0 in block <u_Temp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ReturnState_12> has a constant value of 0 in block <u_Temp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ReturnState_11> has a constant value of 0 in block <u_Temp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ReturnState_10> has a constant value of 0 in block <u_Temp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ReturnState_9> has a constant value of 0 in block <u_Temp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ReturnState_2> has a constant value of 0 in block <u_Temp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ReturnState_1> has a constant value of 0 in block <u_Temp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iOS_Out> (without init value) has a constant value of 0 in block <Gen_Fp[28].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Return_State_27> has a constant value of 0 in block <u_Flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Return_State_26> has a constant value of 0 in block <u_Flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Return_State_23> has a constant value of 0 in block <u_Flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Return_State_19> has a constant value of 0 in block <u_Flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Return_State_18> has a constant value of 0 in block <u_Flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Return_State_13> has a constant value of 0 in block <u_Flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Return_State_12> has a constant value of 0 in block <u_Flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Return_State_7> has a constant value of 0 in block <u_Flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Return_State_2> has a constant value of 0 in block <u_Flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Return_State_1> has a constant value of 0 in block <u_Flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RdAddr_0> (without init value) has a constant value of 0 in block <u_FaultHistory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iStatusLatch_7> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EnabledFaults_23> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EnabledFaults_22> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EnabledFaults_3> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Datain_1_15> (without init value) has a constant value of 0 in block <u_alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Datain_1_14> (without init value) has a constant value of 0 in block <u_alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Datain_1_13> (without init value) has a constant value of 0 in block <u_alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Datain_1_12> (without init value) has a constant value of 0 in block <u_alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Datain_1_11> (without init value) has a constant value of 0 in block <u_alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iOS_Out> (without init value) has a constant value of 0 in block <Gen_Fp[11].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iStart_0> (without init value) has a constant value of 0 in block <Gen_Fp[11].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iOS_Out> (without init value) has a constant value of 0 in block <Gen_Fp[6].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iStart_0> (without init value) has a constant value of 0 in block <Gen_Fp[6].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <StatusLatch_15> (without init value) has a constant value of 0 in block <u_FastADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <StatusLatch_14> (without init value) has a constant value of 0 in block <u_FastADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <StatusLatch_13> (without init value) has a constant value of 0 in block <u_FastADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <StatusLatch_12> (without init value) has a constant value of 0 in block <u_FastADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <StatusLatch_11> (without init value) has a constant value of 0 in block <u_FastADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <StatusLatch_10> (without init value) has a constant value of 0 in block <u_FastADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <StatusLatch_9> (without init value) has a constant value of 0 in block <u_FastADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <StatusLatch_8> (without init value) has a constant value of 0 in block <u_FastADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NSamples_9> (without init value) has a constant value of 0 in block <u_REFLPWR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NSamples_9> (without init value) has a constant value of 0 in block <u_FWDPWR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NSamples_9> (without init value) has a constant value of 0 in block <u_BeamI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NSamples_9> (without init value) has a constant value of 0 in block <u_BeamV>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_enable_delay> (without init value) has a constant value of 1 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Comp_IP_ChkSuma_0> (without init value) has a constant value of 0 in block <u_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Tx_Data_47_0> (without init value) has a constant value of 0 in block <u_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iStart_0> (without init value) has a constant value of 0 in block <Gen_Fp[23].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iOS_Out> (without init value) has a constant value of 0 in block <Gen_Fp[22].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iOS_Out> (without init value) has a constant value of 0 in block <Gen_Fp[23].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iStart_0> (without init value) has a constant value of 0 in block <Gen_Fp[22].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iStart_0> (without init value) has a constant value of 0 in block <Gen_Fp[24].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iOS_Out> (without init value) has a constant value of 0 in block <Gen_Fp[18].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iOS_Out> (without init value) has a constant value of 0 in block <Gen_Fp[24].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iStart_0> (without init value) has a constant value of 0 in block <Gen_Fp[18].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iStart_0> (without init value) has a constant value of 0 in block <Gen_Fp[28].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iStart_1> (without init value) has a constant value of 0 in block <Gen_Fp[24].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_enable_delay2> (without init value) has a constant value of 1 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iStart_1> (without init value) has a constant value of 0 in block <Gen_Fp[28].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iStart_1> (without init value) has a constant value of 0 in block <Gen_Fp[23].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_31> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_30> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_29> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_28> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_27> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_26> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_23> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_22> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_21> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_20> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_10> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_9> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_4> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_3> (without init value) has a constant value of 0 in block <u_FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iStart_1> (without init value) has a constant value of 0 in block <Gen_Fp[22].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iStart_1> (without init value) has a constant value of 0 in block <Gen_Fp[11].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iStart_1> (without init value) has a constant value of 0 in block <Gen_Fp[6].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iStart_1> (without init value) has a constant value of 0 in block <Gen_Fp[18].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trigger> (without init value) has a constant value of 0 in block <Gen_Fp[11].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trigger> (without init value) has a constant value of 0 in block <Gen_Fp[24].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trigger> (without init value) has a constant value of 0 in block <Gen_Fp[28].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trigger> (without init value) has a constant value of 0 in block <Gen_Fp[6].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trigger> (without init value) has a constant value of 0 in block <Gen_Fp[18].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trigger> (without init value) has a constant value of 0 in block <Gen_Fp[23].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Trigger> (without init value) has a constant value of 0 in block <Gen_Fp[22].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <Regs_1_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_1_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_1_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_1_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_2_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_2_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_2_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_2_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_3_9> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_3_10> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_3_11> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_3_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_3_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_3_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_3_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_4_9> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_4_10> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_4_11> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_4_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_4_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_4_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_4_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_5_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_5_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_5_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_5_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_6_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_6_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_6_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_6_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_7_9> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_7_10> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_7_11> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_7_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_7_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_7_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_7_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_10_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_10_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_10_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_10_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_8_9> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_8_10> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_8_11> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_8_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_8_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_8_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_8_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_9_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_9_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_9_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_9_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_11_9> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_11_10> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_11_11> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_11_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_11_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_11_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_11_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_12_9> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_12_10> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_12_11> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_12_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_12_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_12_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_12_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_13_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_13_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_13_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_13_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_14_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_14_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_14_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_14_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_15_9> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_15_10> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_15_11> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_15_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_15_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_15_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_15_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_16_9> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_16_10> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_16_11> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_16_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_16_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_16_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_16_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_17_9> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_17_10> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_17_11> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_17_12> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_17_13> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_17_14> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <Regs_17_15> of sequential type is unconnected in block <u_FastADC>.
WARNING:Xst:2677 - Node <ModeReg_2> of sequential type is unconnected in block <u_RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_3> of sequential type is unconnected in block <u_RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_4> of sequential type is unconnected in block <u_RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_5> of sequential type is unconnected in block <u_RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_6> of sequential type is unconnected in block <u_RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_7> of sequential type is unconnected in block <u_RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_8> of sequential type is unconnected in block <u_RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_9> of sequential type is unconnected in block <u_RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_10> of sequential type is unconnected in block <u_RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_11> of sequential type is unconnected in block <u_RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_12> of sequential type is unconnected in block <u_RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_13> of sequential type is unconnected in block <u_RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_14> of sequential type is unconnected in block <u_RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_15> of sequential type is unconnected in block <u_RFDrive>.
WARNING:Xst:2677 - Node <iStateReg_3> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iStateReg_4> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iStateReg_5> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iStateReg_6> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iStateReg_7> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iStateReg_8> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iStateReg_9> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iStateReg_10> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iStateReg_11> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iStateReg_12> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iStateReg_13> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iStateReg_14> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iStateReg_15> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iCntlReg_3> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iCntlReg_4> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iCntlReg_7> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iCntlReg_8> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iCntlReg_9> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iCntlReg_10> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iCntlReg_11> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iCntlReg_12> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iCntlReg_13> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iCntlReg_14> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <iCntlReg_15> of sequential type is unconnected in block <u_CntlIntf>.
WARNING:Xst:2677 - Node <CntlReg_3> of sequential type is unconnected in block <u_Display>.
WARNING:Xst:2677 - Node <CntlReg_4> of sequential type is unconnected in block <u_Display>.
WARNING:Xst:2677 - Node <CntlReg_5> of sequential type is unconnected in block <u_Display>.
WARNING:Xst:2677 - Node <CntlReg_6> of sequential type is unconnected in block <u_Display>.
WARNING:Xst:2677 - Node <CntlReg_7> of sequential type is unconnected in block <u_Display>.
WARNING:Xst:2677 - Node <CntlReg_8> of sequential type is unconnected in block <u_Display>.
WARNING:Xst:2677 - Node <CntlReg_9> of sequential type is unconnected in block <u_Display>.
WARNING:Xst:2677 - Node <CntlReg_10> of sequential type is unconnected in block <u_Display>.
WARNING:Xst:2677 - Node <CntlReg_11> of sequential type is unconnected in block <u_Display>.
WARNING:Xst:2677 - Node <CntlReg_12> of sequential type is unconnected in block <u_Display>.
WARNING:Xst:2677 - Node <CntlReg_13> of sequential type is unconnected in block <u_Display>.
WARNING:Xst:2677 - Node <CntlReg_14> of sequential type is unconnected in block <u_Display>.
WARNING:Xst:2677 - Node <CntlReg_15> of sequential type is unconnected in block <u_Display>.
WARNING:Xst:2677 - Node <BCDOut_28> of sequential type is unconnected in block <alu_bcd>.
WARNING:Xst:2677 - Node <BCDOut_29> of sequential type is unconnected in block <alu_bcd>.
WARNING:Xst:2677 - Node <BCDOut_30> of sequential type is unconnected in block <alu_bcd>.
WARNING:Xst:2677 - Node <BCDOut_31> of sequential type is unconnected in block <alu_bcd>.
WARNING:Xst:2677 - Node <Prod_54> of sequential type is unconnected in block <u_alu>.
WARNING:Xst:2677 - Node <iF_AddrOut_25> of sequential type is unconnected in block <u_Flash>.
WARNING:Xst:2677 - Node <iF_AddrOut_26> of sequential type is unconnected in block <u_Flash>.
WARNING:Xst:2677 - Node <iF_AddrOut_27> of sequential type is unconnected in block <u_Flash>.
WARNING:Xst:2677 - Node <iF_AddrOut_28> of sequential type is unconnected in block <u_Flash>.
WARNING:Xst:2677 - Node <iF_AddrOut_29> of sequential type is unconnected in block <u_Flash>.
WARNING:Xst:2677 - Node <iF_AddrOut_30> of sequential type is unconnected in block <u_Flash>.
WARNING:Xst:2677 - Node <iF_AddrOut_31> of sequential type is unconnected in block <u_Flash>.
WARNING:Xst:2677 - Node <Return_State_4> of sequential type is unconnected in block <u_Flash>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ClrTrigger> is unconnected in block <Gen_Fp[6].u_FpStrech>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ClrTrigger> is unconnected in block <Gen_Fp[11].u_FpStrech>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ClrTrigger> is unconnected in block <Gen_Fp[18].u_FpStrech>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ClrTrigger> is unconnected in block <Gen_Fp[22].u_FpStrech>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ClrTrigger> is unconnected in block <Gen_Fp[23].u_FpStrech>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ClrTrigger> is unconnected in block <Gen_Fp[24].u_FpStrech>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ClrTrigger> is unconnected in block <Gen_Fp[28].u_FpStrech>.
WARNING:Xst:1293 - FF/Latch <OS_State_0> has a constant value of 0 in block <Gen_Fp[6].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_0> (without init value) has a constant value of 0 in block <Gen_Fp[6].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <OS_State_0> has a constant value of 0 in block <Gen_Fp[11].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_0> (without init value) has a constant value of 0 in block <Gen_Fp[11].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <OS_State_0> has a constant value of 0 in block <Gen_Fp[18].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_0> (without init value) has a constant value of 0 in block <Gen_Fp[18].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <OS_State_0> has a constant value of 0 in block <Gen_Fp[22].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_0> (without init value) has a constant value of 0 in block <Gen_Fp[22].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <OS_State_0> has a constant value of 0 in block <Gen_Fp[23].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_0> (without init value) has a constant value of 0 in block <Gen_Fp[23].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <OS_State_0> has a constant value of 0 in block <Gen_Fp[24].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_0> (without init value) has a constant value of 0 in block <Gen_Fp[24].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <OS_State_0> has a constant value of 0 in block <Gen_Fp[28].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_0> (without init value) has a constant value of 0 in block <Gen_Fp[28].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_3> (without init value) has a constant value of 0 in block <Gen_Fp[28].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_2> (without init value) has a constant value of 0 in block <Gen_Fp[28].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_1> (without init value) has a constant value of 0 in block <Gen_Fp[28].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_3> (without init value) has a constant value of 0 in block <Gen_Fp[24].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_2> (without init value) has a constant value of 0 in block <Gen_Fp[24].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_1> (without init value) has a constant value of 0 in block <Gen_Fp[24].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_3> (without init value) has a constant value of 0 in block <Gen_Fp[23].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_2> (without init value) has a constant value of 0 in block <Gen_Fp[23].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_1> (without init value) has a constant value of 0 in block <Gen_Fp[23].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_3> (without init value) has a constant value of 0 in block <Gen_Fp[22].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_2> (without init value) has a constant value of 0 in block <Gen_Fp[22].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_1> (without init value) has a constant value of 0 in block <Gen_Fp[22].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_3> (without init value) has a constant value of 0 in block <Gen_Fp[18].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_2> (without init value) has a constant value of 0 in block <Gen_Fp[18].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_1> (without init value) has a constant value of 0 in block <Gen_Fp[18].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_3> (without init value) has a constant value of 0 in block <Gen_Fp[11].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_2> (without init value) has a constant value of 0 in block <Gen_Fp[11].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_1> (without init value) has a constant value of 0 in block <Gen_Fp[11].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_3> (without init value) has a constant value of 0 in block <Gen_Fp[6].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_2> (without init value) has a constant value of 0 in block <Gen_Fp[6].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_1> (without init value) has a constant value of 0 in block <Gen_Fp[6].u_FpStrech>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <Gen_Fp[6].u_FpStrech> is unconnected in block <u_FP>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gen_Fp[11].u_FpStrech> is unconnected in block <u_FP>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gen_Fp[18].u_FpStrech> is unconnected in block <u_FP>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gen_Fp[22].u_FpStrech> is unconnected in block <u_FP>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gen_Fp[23].u_FpStrech> is unconnected in block <u_FP>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gen_Fp[24].u_FpStrech> is unconnected in block <u_FP>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gen_Fp[28].u_FpStrech> is unconnected in block <u_FP>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_14<7:7>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_22<7:4>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_23<7:5>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_29<7:7>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_42<7:1>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_47<7:0>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_52<7:0>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_6<7:4>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_53<7:0>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_48<7:0>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_49<7:0>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_54<7:0>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_8<7:7>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_55<7:0>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_56<7:0>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_57<7:0>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_59<7:0>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_58<7:0>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Comp_IP_ChkSuma<31:16>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_10<7:3>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_12<7:4>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_13<7:3>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_15<7:1>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_21<7:2>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_18<7:3>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_19<7:3>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_50<7:0>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_51<7:0>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <Tx_Data_46<7:0>> (without init value) have a constant value of 0 in block <glink_intf>.
WARNING:Xst:2404 -  FFs/Latches <IncVal<15:8>> (without init value) have a constant value of 0 in block <RFDrive>.
WARNING:Xst:2404 -  FFs/Latches <ActualDrive<15:14>> (without init value) have a constant value of 0 in block <RFDrive>.
WARNING:Xst:2404 -  FFs/Latches <EnabledFaults<31:26>> (without init value) have a constant value of 0 in block <FaultGen>.
WARNING:Xst:2404 -  FFs/Latches <NSamples<9:9>> (without init value) have a constant value of 0 in block <FastChannel>.
WARNING:Xst:2404 -  FFs/Latches <MultA<15:11>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <X1<15:9>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Y1<15:9>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Datain_7<16:0>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Datain_8<16:0>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Datain_9<16:0>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Datain_12<16:8>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Datain_14<16:5>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Datain_13<16:8>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Datain_15<16:4>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Datain_16<16:7>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Datain_0<16:16>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Datain_2<16:0>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Datain_3<16:0>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Datain_4<16:0>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Datain_5<16:0>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <Datain_6<16:0>> (without init value) have a constant value of 0 in block <alu>.
WARNING:Xst:2404 -  FFs/Latches <FaultBitsA<31:26>> (without init value) have a constant value of 0 in block <FaultGen>.

Synthesizing (advanced) Unit <tx_client_fifo_8>.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal wr_rd_addr may hinder XST clustering optimizations.
Unit <tx_client_fifo_8> synthesized (advanced).
WARNING:Xst:2677 - Node <iStateReg_3> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iStateReg_4> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iStateReg_5> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iStateReg_6> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iStateReg_7> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iStateReg_8> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iStateReg_9> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iStateReg_10> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iStateReg_11> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iStateReg_12> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iStateReg_13> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iStateReg_14> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iStateReg_15> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iCntlReg_3> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iCntlReg_4> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iCntlReg_7> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iCntlReg_8> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iCntlReg_9> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iCntlReg_10> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iCntlReg_11> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iCntlReg_12> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iCntlReg_13> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iCntlReg_14> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <iCntlReg_15> of sequential type is unconnected in block <control_intf>.
WARNING:Xst:2677 - Node <ModeReg_2> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_3> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_4> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_5> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_6> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_7> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_8> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_9> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_10> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_11> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_12> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_13> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_14> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <ModeReg_15> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <iF_AddrOut_25> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <iF_AddrOut_26> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <iF_AddrOut_27> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <iF_AddrOut_28> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <iF_AddrOut_29> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <iF_AddrOut_30> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <iF_AddrOut_31> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <CntlReg_3> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <CntlReg_4> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <CntlReg_5> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <CntlReg_6> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <CntlReg_7> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <CntlReg_8> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <CntlReg_9> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <CntlReg_10> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <CntlReg_11> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <CntlReg_12> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <CntlReg_13> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <CntlReg_14> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <CntlReg_15> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <Prod_54> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <Regs_1_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_1_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_1_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_1_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_2_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_2_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_2_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_2_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_3_9> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_3_10> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_3_11> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_3_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_3_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_3_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_3_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_4_9> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_4_10> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_4_11> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_4_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_4_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_4_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_4_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_5_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_5_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_5_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_5_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_6_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_6_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_6_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_6_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_7_9> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_7_10> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_7_11> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_7_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_7_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_7_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_7_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_8_9> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_8_10> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_8_11> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_8_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_8_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_8_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_8_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_9_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_9_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_9_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_9_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_10_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_10_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_10_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_10_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_11_9> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_11_10> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_11_11> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_11_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_11_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_11_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_11_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_12_9> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_12_10> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_12_11> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_12_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_12_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_12_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_12_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_13_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_13_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_13_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_13_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_14_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_14_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_14_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_14_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_15_9> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_15_10> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_15_11> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_15_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_15_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_15_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_15_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_16_9> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_16_10> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_16_11> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_16_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_16_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_16_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_16_15> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_17_9> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_17_10> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_17_11> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_17_12> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_17_13> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_17_14> of sequential type is unconnected in block <FastADCintf>.
WARNING:Xst:2677 - Node <Regs_17_15> of sequential type is unconnected in block <FastADCintf>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 20
# ROMs                                                 : 30
 10x3-bit ROM                                          : 8
 128x8-bit ROM                                         : 8
 16x16-bit ROM                                         : 1
 16x18-bit ROM                                         : 2
 16x7-bit ROM                                          : 1
 16x8-bit ROM                                          : 6
 23x40-bit ROM                                         : 1
 32x1-bit ROM                                          : 1
 4x8-bit ROM                                           : 1
 6x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 135
 12-bit adder                                          : 3
 12-bit subtractor                                     : 6
 16-bit adder                                          : 10
 16-bit subtractor                                     : 8
 17-bit subtractor                                     : 2
 18-bit addsub                                         : 1
 20-bit adder                                          : 1
 28-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 2
 32-bit adder                                          : 5
 4-bit adder                                           : 5
 4-bit subtractor                                      : 38
 5-bit adder                                           : 5
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 6-bit addsub                                          : 2
 6-bit subtractor                                      : 1
 8-bit adder                                           : 7
 8-bit addsub                                          : 17
 8-bit subtractor                                      : 3
 9-bit adder                                           : 10
 9-bit subtractor                                      : 4
# Counters                                             : 39
 10-bit down counter                                   : 1
 10-bit up counter                                     : 1
 12-bit up counter                                     : 2
 16-bit down counter                                   : 1
 16-bit up counter                                     : 4
 2-bit up counter                                      : 2
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 1
 4-bit down counter                                    : 5
 4-bit up counter                                      : 4
 5-bit down counter                                    : 1
 7-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 7
 9-bit up counter                                      : 5
 9-bit updown counter                                  : 2
# Accumulators                                         : 1
 12-bit updown accumulator                             : 1
# Registers                                            : 4518
 Flip-Flops                                            : 4518
# Comparators                                          : 56
 12-bit comparator equal                               : 5
 12-bit comparator greater                             : 5
 12-bit comparator less                                : 5
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 2
 16-bit comparator less                                : 3
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 17-bit comparator greater                             : 3
 17-bit comparator less                                : 2
 4-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 8-bit comparator equal                                : 2
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 3
 8-bit comparator lessequal                            : 2
 8-bit comparator not equal                            : 4
 9-bit comparator equal                                : 8
 9-bit comparator less                                 : 4
# Multiplexers                                         : 10
 1-bit 60-to-1 multiplexer                             : 8
 17-bit 17-to-1 multiplexer                            : 1
 32-bit 8-to-1 multiplexer                             : 1
# Xors                                                 : 34
 1-bit xor2                                            : 32
 1-bit xor4                                            : 1
 1-bit xor6                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <FrontPanel_LED>: instances <Gen_Fp[6].u_FpStrech>, <Gen_Fp[11].u_FpStrech> of unit <oneshotCen4Bit> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FrontPanel_LED>: instances <Gen_Fp[6].u_FpStrech>, <Gen_Fp[18].u_FpStrech> of unit <oneshotCen4Bit> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FrontPanel_LED>: instances <Gen_Fp[6].u_FpStrech>, <Gen_Fp[22].u_FpStrech> of unit <oneshotCen4Bit> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FrontPanel_LED>: instances <Gen_Fp[6].u_FpStrech>, <Gen_Fp[24].u_FpStrech> of unit <oneshotCen4Bit> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FrontPanel_LED>: instances <Gen_Fp[6].u_FpStrech>, <Gen_Fp[28].u_FpStrech> of unit <oneshotCen4Bit> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <DacSr_0> (without init value) has a constant value of 0 in block <FocusCoil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DacSr_1> (without init value) has a constant value of 0 in block <FocusCoil>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Tx_Data_19_1> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_21_0> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_18_0> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_26_0> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_26_4> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_26_6> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_28_1> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_28_4> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_28_6> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_14_1> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_14_3> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_14_4> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_14_5> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_22_0> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_23_1> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_23_2> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_23_3> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_29_5> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_6_0> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_6_1> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_6_2> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_8_0> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_8_3> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_8_5> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSuma_0> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSuma_1> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSuma_4> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSuma_6> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSuma_7> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSuma_11> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_10_0> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_12_0> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_12_1> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_12_2> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_13_0> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Data_19_0> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RdAddr_0> (without init value) has a constant value of 0 in block <FaultHistory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RdAddr_1> (without init value) has a constant value of 0 in block <FaultHistory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_enable_delay> (without init value) has a constant value of 1 in block <tx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_enable_delay2> (without init value) has a constant value of 1 in block <tx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ReturnState_1> has a constant value of 0 in block <TempADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ReturnState_2> has a constant value of 0 in block <TempADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ReturnState_9> has a constant value of 0 in block <TempADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ReturnState_10> has a constant value of 0 in block <TempADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ReturnState_11> has a constant value of 0 in block <TempADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ReturnState_12> has a constant value of 0 in block <TempADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ReturnState_13> has a constant value of 0 in block <TempADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ReturnState_14> has a constant value of 0 in block <TempADC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EnabledFaults_23> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EnabledFaults_22> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EnabledFaults_21> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EnabledFaults_20> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EnabledFaults_10> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EnabledFaults_9> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EnabledFaults_4> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EnabledFaults_3> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iStatusLatch_7> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iFaultBits_23> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iFaultBits_22> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_3> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_4> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_9> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_10> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_20> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_21> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_22> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FaultBitsA_23> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Return_State_1> has a constant value of 0 in block <flash_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Return_State_2> has a constant value of 0 in block <flash_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Return_State_7> has a constant value of 0 in block <flash_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Return_State_12> has a constant value of 0 in block <flash_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Return_State_13> has a constant value of 0 in block <flash_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Return_State_18> has a constant value of 0 in block <flash_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Return_State_19> has a constant value of 0 in block <flash_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Return_State_23> has a constant value of 0 in block <flash_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Return_State_26> has a constant value of 0 in block <flash_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Return_State_27> has a constant value of 0 in block <flash_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch Sign_1_5 hinder the constant cleaning in the block alu.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <MultA_5> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MultA_3> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MultA_1> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_16_6> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_16_5> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_16_4> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_16_3> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_16_2> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_16_1> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_16_0> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_15_3> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_15_2> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_15_1> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_15_0> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_13_7> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_13_6> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_13_5> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_13_4> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_13_3> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_13_2> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_13_1> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_13_0> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_14_4> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_14_3> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_14_2> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_14_1> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Datain_14_0> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sign_1_7> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sign_1_6> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sign_1_4> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sign_1_1> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <StatusLatch_8> (without init value) has a constant value of 0 in block <FastADCintf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <StatusLatch_9> (without init value) has a constant value of 0 in block <FastADCintf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <StatusLatch_10> (without init value) has a constant value of 0 in block <FastADCintf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <StatusLatch_11> (without init value) has a constant value of 0 in block <FastADCintf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <StatusLatch_12> (without init value) has a constant value of 0 in block <FastADCintf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <StatusLatch_13> (without init value) has a constant value of 0 in block <FastADCintf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <StatusLatch_14> (without init value) has a constant value of 0 in block <FastADCintf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <StatusLatch_15> (without init value) has a constant value of 0 in block <FastADCintf>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Tx_Data_26_3> in Unit <glink_intf> is equivalent to the following 13 FFs/Latches, which will be removed : <Tx_Data_26_5> <Tx_Data_26_7> <Tx_Data_28_0> <Tx_Data_14_0> <Tx_Data_14_2> <Tx_Data_14_6> <Tx_Data_22_1> <Tx_Data_22_2> <Tx_Data_23_0> <Tx_Data_23_4> <Tx_Data_29_2> <Tx_Data_29_6> <Tx_Data_42> 
INFO:Xst:2261 - The FF/Latch <Comp_IP_ChkSuma_2> in Unit <glink_intf> is equivalent to the following 9 FFs/Latches, which will be removed : <Comp_IP_ChkSuma_3> <Comp_IP_ChkSuma_5> <Comp_IP_ChkSuma_8> <Comp_IP_ChkSuma_9> <Comp_IP_ChkSuma_10> <Comp_IP_ChkSuma_12> <Comp_IP_ChkSuma_13> <Comp_IP_ChkSuma_14> <Comp_IP_ChkSuma_15> 
INFO:Xst:2261 - The FF/Latch <Tx_Data_6_3> in Unit <glink_intf> is equivalent to the following 12 FFs/Latches, which will be removed : <Tx_Data_8_1> <Tx_Data_8_2> <Tx_Data_8_4> <Tx_Data_8_6> <Tx_Data_10_1> <Tx_Data_10_2> <Tx_Data_12_3> <Tx_Data_26_2> <Tx_Data_28_2> <Tx_Data_28_3> <Tx_Data_29_0> <Tx_Data_29_1> 
INFO:Xst:2261 - The FF/Latch <Tx_Data_13_1> in Unit <glink_intf> is equivalent to the following 12 FFs/Latches, which will be removed : <Tx_Data_13_2> <Tx_Data_15> <Tx_Data_19_2> <Tx_Data_21_1> <Tx_Data_18_1> <Tx_Data_18_2> <Tx_Data_26_1> <Tx_Data_28_5> <Tx_Data_28_7> <Tx_Data_22_3> <Tx_Data_29_3> <Tx_Data_29_4> 
INFO:Xst:2261 - The FF/Latch <WGVac_11> in Unit <Slow_ADC_Cntl> is equivalent to the following 4 FFs/Latches, which will be removed : <WGVac_12> <WGVac_13> <WGVac_14> <WGVac_15> 
INFO:Xst:2261 - The FF/Latch <KlyVac_11> in Unit <Slow_ADC_Cntl> is equivalent to the following 4 FFs/Latches, which will be removed : <KlyVac_12> <KlyVac_13> <KlyVac_14> <KlyVac_15> 
INFO:Xst:2261 - The FF/Latch <iExtIntlk> in Unit <FaultGen> is equivalent to the following FF/Latch, which will be removed : <iTrigOff> 
INFO:Xst:2261 - The FF/Latch <Datain_1_15> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <Datain_1_16> 
INFO:Xst:2261 - The FF/Latch <MultA_7> in Unit <alu> is equivalent to the following 3 FFs/Latches, which will be removed : <MultA_8> <MultA_9> <MultA_10> 
INFO:Xst:2261 - The FF/Latch <Sign_1_0> in Unit <alu> is equivalent to the following 2 FFs/Latches, which will be removed : <Sign_1_2> <Sign_1_3> 
INFO:Xst:2261 - The FF/Latch <MultA_4> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <MultA_6> 
INFO:Xst:2261 - The FF/Latch <Datain_11_15> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <Datain_11_16> 
INFO:Xst:2261 - The FF/Latch <Datain_10_15> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <Datain_10_16> 
INFO:Xst:2261 - The FF/Latch <tx_pre_reset_0_i_0> in Unit <gigabit_locallink> is equivalent to the following FF/Latch, which will be removed : <rx_pre_reset_0_i_0> 
WARNING:Xst:638 - in unit gigabit_locallink Conflict on KEEP property on signal tx_pre_reset_0_i<0> and rx_pre_reset_0_i<0> rx_pre_reset_0_i<0> signal will be lost.
INFO:Xst:2261 - The FF/Latch <tx_pre_reset_0_i_1> in Unit <gigabit_locallink> is equivalent to the following FF/Latch, which will be removed : <rx_pre_reset_0_i_1> 
WARNING:Xst:638 - in unit gigabit_locallink Conflict on KEEP property on signal tx_pre_reset_0_i<1> and rx_pre_reset_0_i<1> rx_pre_reset_0_i<1> signal will be lost.
INFO:Xst:2261 - The FF/Latch <tx_pre_reset_0_i_2> in Unit <gigabit_locallink> is equivalent to the following FF/Latch, which will be removed : <rx_pre_reset_0_i_2> 
WARNING:Xst:638 - in unit gigabit_locallink Conflict on KEEP property on signal tx_pre_reset_0_i<2> and rx_pre_reset_0_i<2> rx_pre_reset_0_i<2> signal will be lost.
INFO:Xst:2261 - The FF/Latch <tx_pre_reset_0_i_3> in Unit <gigabit_locallink> is equivalent to the following FF/Latch, which will be removed : <rx_pre_reset_0_i_3> 
WARNING:Xst:638 - in unit gigabit_locallink Conflict on KEEP property on signal tx_pre_reset_0_i<3> and rx_pre_reset_0_i<3> rx_pre_reset_0_i<3> signal will be lost.
INFO:Xst:2261 - The FF/Latch <tx_pre_reset_0_i_4> in Unit <gigabit_locallink> is equivalent to the following FF/Latch, which will be removed : <rx_pre_reset_0_i_4> 
WARNING:Xst:638 - in unit gigabit_locallink Conflict on KEEP property on signal tx_pre_reset_0_i<4> and rx_pre_reset_0_i<4> rx_pre_reset_0_i<4> signal will be lost.
INFO:Xst:2261 - The FF/Latch <tx_pre_reset_0_i_5> in Unit <gigabit_locallink> is equivalent to the following FF/Latch, which will be removed : <rx_pre_reset_0_i_5> 
WARNING:Xst:638 - in unit gigabit_locallink Conflict on KEEP property on signal tx_pre_reset_0_i<5> and rx_pre_reset_0_i<5> rx_pre_reset_0_i<5> signal will be lost.
INFO:Xst:2261 - The FF/Latch <tx_reset_0_i> in Unit <gigabit_locallink> is equivalent to the following FF/Latch, which will be removed : <rx_reset_0_i> 
WARNING:Xst:2677 - Node <u_Max1308/AddrOut_2> of sequential type is unconnected in block <Slow_ADC_Cntl>.
WARNING:Xst:2677 - Node <u_Max1308/AddrOut_1> of sequential type is unconnected in block <Slow_ADC_Cntl>.
WARNING:Xst:2677 - Node <u_Max1308/AddrOut_0> of sequential type is unconnected in block <Slow_ADC_Cntl>.
WARNING:Xst:2677 - Node <u_Max1308/ADC_To> of sequential type is unconnected in block <Slow_ADC_Cntl>.
WARNING:Xst:2677 - Node <u_Max1308/AddrOut_2> of sequential type is unconnected in block <Mon_ADC_Cntl>.
WARNING:Xst:2677 - Node <u_Max1308/AddrOut_1> of sequential type is unconnected in block <Mon_ADC_Cntl>.
WARNING:Xst:2677 - Node <u_Max1308/AddrOut_0> of sequential type is unconnected in block <Mon_ADC_Cntl>.
WARNING:Xst:2677 - Node <u_Max1308/ADC_To> of sequential type is unconnected in block <Mon_ADC_Cntl>.
INFO:Xst:2146 - In block <DPot>, ROM <Mrom_iKnobCntr_rom0000> <Mrom_iKnobCntr_rom0001> are equivalent, XST will keep only <Mrom_iKnobCntr_rom0000>.
WARNING:Xst:1710 - FF/Latch <iDivisor_2> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iDivisor_4> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iDivisor_6> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iDivisor_8> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iDivisor_11> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iDivisor_13> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iDivisor_14> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DecimalPoint_1> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <X1_0> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Y1_8> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Comp_IP_ChkSumb_31> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_30> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_29> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_28> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_27> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_26> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_25> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_24> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_23> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_22> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_21> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_20> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_19> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_18> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_17> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_7> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumc_31> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumc_30> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumc_29> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumc_28> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumc_27> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumc_26> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumc_25> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumc_24> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumc_23> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumc_22> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumc_21> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumc_20> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumc_19> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumc_18> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumd_31> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumd_30> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumd_29> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumd_28> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumd_27> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumd_26> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumd_25> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumd_24> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumd_23> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumd_22> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumd_21> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumd_20> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumd_19> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSume_31> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSume_30> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSume_29> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSume_28> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSume_27> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSume_26> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSume_25> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSume_24> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSume_23> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSume_22> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSume_21> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSume_20> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Comp_IP_ChkSumb_3> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_9> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Comp_IP_ChkSumb_12> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Comp_IP_ChkSumb_13> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_14> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Comp_IP_ChkSumb_15> (without init value) has a constant value of 0 in block <glink_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <TxDrive_13> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <TxDrive_14> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <TxDrive_15> of sequential type is unconnected in block <RFDrive>.
WARNING:Xst:2677 - Node <BlkAddr_30> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <BlkAddr_25> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <BlkAddr_31> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <BlkAddr_26> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <BlkAddr_27> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <BlkAddr_28> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <BlkAddr_29> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <iBlkAddr_25> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <iBlkAddr_26> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <iBlkAddr_27> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <iBlkAddr_28> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <iBlkAddr_29> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <iBlkAddr_30> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <iBlkAddr_31> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:1710 - FF/Latch <NumBytes_9> (without init value) has a constant value of 0 in block <eDipTFT43_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NumBytes_10> (without init value) has a constant value of 0 in block <eDipTFT43_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NumBytes_11> (without init value) has a constant value of 0 in block <eDipTFT43_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NumBytes_12> (without init value) has a constant value of 0 in block <eDipTFT43_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NumBytes_13> (without init value) has a constant value of 0 in block <eDipTFT43_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NumBytes_14> (without init value) has a constant value of 0 in block <eDipTFT43_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NumBytes_15> (without init value) has a constant value of 0 in block <eDipTFT43_intf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DisplayChksum_8> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <DisplayChksum_9> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <DisplayChksum_10> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <DisplayChksum_11> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <DisplayChksum_12> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <DisplayChksum_13> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <DisplayChksum_14> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:2677 - Node <DisplayChksum_15> of sequential type is unconnected in block <eDipTFT43_intf>.
WARNING:Xst:1710 - FF/Latch <X2_0> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <X2_10> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <X2_11> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <X2_12> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <X2_13> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <X2_14> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <X2_15> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance ramgen_l in unit tx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_u in unit tx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_l in unit rx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_u in unit rx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance u_ReflPwrIn/BEAM_Viddr in unit ad9228input of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance u_FwdPwrIn/BEAM_Viddr in unit ad9228input of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance u_BeamIIn/BEAM_Viddr in unit ad9228input of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance u_BeamVIn/BEAM_Viddr in unit ad9228input of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance u_FrameClkIn/BEAM_Viddr in unit ad9228input of type IDDR has been replaced by IDDR_2CLK
WARNING:Xst:2677 - Node <Return_State_4> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:2677 - Node <Flash_State_4> of sequential type is unconnected in block <flash_intf>.
WARNING:Xst:1710 - FF/Latch <ASCIIOut_3_7> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ASCIIOut_4_7> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ASCIIOut_5_7> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ASCIIOut_6_7> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ASCIIOut_7_7> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ASCIIOut_8_1> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ASCIIOut_8_7> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_1_6> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_1_7> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_2_6> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_2_7> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_3_6> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_3_7> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_4_6> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_4_7> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_5_6> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_5_7> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_6_6> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_6_7> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_7_6> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_7_7> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_8_1> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_8_6> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iASCIIOut_8_7> has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ASCIIOut_1_7> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ASCIIOut_2_7> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <IPV4_Count_0> in Unit <glink_intf> is equivalent to the following FF/Latch, which will be removed : <UDP_Count_0> 
INFO:Xst:2261 - The FF/Latch <IPV4_Count_1> in Unit <glink_intf> is equivalent to the following FF/Latch, which will be removed : <UDP_Count_1> 
INFO:Xst:2261 - The FF/Latch <Comp_IP_ChkSuma_2> in Unit <glink_intf> is equivalent to the following 3 FFs/Latches, which will be removed : <Comp_IP_ChkSumb_0> <Comp_IP_ChkSumb_1> <Comp_IP_ChkSumb_6> 
INFO:Xst:2261 - The FF/Latch <Comp_IP_ChkSumb_2> in Unit <glink_intf> is equivalent to the following 2 FFs/Latches, which will be removed : <Comp_IP_ChkSumb_8> <Comp_IP_ChkSumb_11> 
INFO:Xst:2261 - The FF/Latch <Comp_IP_ChkSumb_4> in Unit <glink_intf> is equivalent to the following 2 FFs/Latches, which will be removed : <Comp_IP_ChkSumb_5> <Comp_IP_ChkSumb_16> 
INFO:Xst:2261 - The FF/Latch <Y2_8> in Unit <alu> is equivalent to the following 7 FFs/Latches, which will be removed : <Y2_9> <Y2_10> <Y2_11> <Y2_12> <Y2_13> <Y2_14> <Y2_15> 
INFO:Xst:2261 - The FF/Latch <X2_1> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <X1_1> 
INFO:Xst:2261 - The FF/Latch <X2_2> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <X1_2> 
INFO:Xst:2261 - The FF/Latch <X2_3> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <X1_3> 
INFO:Xst:2261 - The FF/Latch <iDivisor_1> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <iDivisor_3> 
INFO:Xst:2261 - The FF/Latch <ASCIIOut_7_6> in Unit <alu> is equivalent to the following 3 FFs/Latches, which will be removed : <ASCIIOut_6_6> <ASCIIOut_4_6> <ASCIIOut_3_6> 
INFO:Xst:2261 - The FF/Latch <iASCIIOut_1_5> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <iASCIIOut_1_4> 
INFO:Xst:2261 - The FF/Latch <ASCIIOut_2_6> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <ASCIIOut_1_6> 
INFO:Xst:2261 - The FF/Latch <iDivisor_5> in Unit <alu> is equivalent to the following 5 FFs/Latches, which will be removed : <iDivisor_7> <iDivisor_9> <iDivisor_10> <iDivisor_15> <iDivisor_16> 
INFO:Xst:2261 - The FF/Latch <DecimalPoint_3> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <iDivisor_12> 

Optimizing unit <mksuii_x> ...
WARNING:Xst:1710 - FF/Latch <u_ClkGen/Clk2hzCntr_3> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ClkGen/Clk100KhzCntr_3> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ClkGen/Clk100KhzCntr_2> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ClkGen/Clk2hzCntr_3> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ClkGen/Clk100KhzCntr_3> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ClkGen/Clk100KhzCntr_2> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ClkDet119Mhz> ...

Optimizing unit <Glink_Decode> ...

Optimizing unit <FocusCoil> ...

Optimizing unit <TankPump> ...

Optimizing unit <LegacyModCmd> ...

Optimizing unit <WG_VAC> ...

Optimizing unit <Magintf> ...

Optimizing unit <control_intf> ...

Optimizing unit <DeBounce> ...

Optimizing unit <glink_intf> ...
INFO:Xst:2261 - The FF/Latch <Comp_IP_ChkSuma_2> in Unit <glink_intf> is equivalent to the following FF/Latch, which will be removed : <Comp_IP_ChkSumb_10> 

Optimizing unit <DPot> ...

Optimizing unit <prog_strobe16> ...

Optimizing unit <oneshotCen4Bit> ...

Optimizing unit <oneshotCen> ...

Optimizing unit <Digit> ...

Optimizing unit <RFDrive> ...

Optimizing unit <FaultHistory> ...

Optimizing unit <tx_client_fifo_8> ...

Optimizing unit <rx_client_fifo_8> ...

Optimizing unit <TempADC> ...

Optimizing unit <FrontPanel_input> ...

Optimizing unit <LocalTrigger> ...

Optimizing unit <Trigger> ...

Optimizing unit <Slow_ADC_Cntl> ...

Optimizing unit <Mon_ADC_Cntl> ...

Optimizing unit <FrontPanel_LED> ...

Optimizing unit <ModCmd> ...

Optimizing unit <flow_intf> ...

Optimizing unit <FaultGen> ...
WARNING:Xst:1710 - FF/Latch <LatchedEnabledFaults_3> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_4> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_9> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_10> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_20> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_21> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_22> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_23> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_26> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_27> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_28> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_29> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_30> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_31> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LatchedEnabledFaults_3> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_4> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_9> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_10> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_20> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_21> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_22> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_23> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_26> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_27> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_28> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_29> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_30> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_31> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LatchedEnabledFaults_3> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_4> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_9> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_10> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_20> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_21> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_22> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_23> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_26> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_27> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_28> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_29> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_30> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_31> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LatchedEnabledFaults_3> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_4> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_9> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_10> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_20> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_21> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_22> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_23> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_26> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_27> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_28> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_29> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_30> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LatchedEnabledFaults_31> (without init value) has a constant value of 0 in block <FaultGen>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <flash_intf> ...

Optimizing unit <FastChannel> ...

Optimizing unit <eDipTFT43_intf> ...

Optimizing unit <BCDConv> ...

Optimizing unit <SysMon_intf> ...

Optimizing unit <GTP_dual_1000X> ...

Optimizing unit <ad9228input> ...

Optimizing unit <alu> ...
INFO:Xst:2261 - The FF/Latch <ASCIIOut_7_6> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <ASCIIOut_5_6> 
INFO:Xst:2261 - The FF/Latch <ASCIIOut_7_6> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <ASCIIOut_5_6> 
WARNING:Xst:1710 - FF/Latch <X2_9> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Y2_0> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <Y2_8> 
INFO:Xst:2261 - The FF/Latch <X2_8> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <X1_8> 
INFO:Xst:2261 - The FF/Latch <ASCIIOut_7_6> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <ASCIIOut_5_6> 
WARNING:Xst:1710 - FF/Latch <X2_9> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <X2_8> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <X1_8> 
INFO:Xst:2261 - The FF/Latch <ASCIIOut_7_6> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <ASCIIOut_5_6> 
INFO:Xst:2261 - The FF/Latch <Y2_0> in Unit <alu> is equivalent to the following FF/Latch, which will be removed : <Y2_8> 

Optimizing unit <FastADCintf> ...

Optimizing unit <gigabit_locallink> ...

Optimizing unit <mksuii_Glink> ...
WARNING:Xst:1710 - FF/Latch <iChannelCntr_3> (without init value) has a constant value of 0 in block <Mon_ADC_Cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iiChannelCntr_3> (without init value) has a constant value of 0 in block <Mon_ADC_Cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ChannelCntr_3> (without init value) has a constant value of 0 in block <Mon_ADC_Cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iChannelCntr_3> (without init value) has a constant value of 0 in block <Mon_ADC_Cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iiChannelCntr_3> (without init value) has a constant value of 0 in block <Mon_ADC_Cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ChannelCntr_3> (without init value) has a constant value of 0 in block <Mon_ADC_Cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1303 - From in and out of unit u_Glink, both signals u_intf/Clock and SysClk have a KEEP attribute, signal u_intf/Clock will be lost.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/Tx_Data_16_5> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/Tx_Data_16_4> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/Tx_Data_16_1> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/Tx_Data_16_0> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_alu/Datain_1_8> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_alu/Datain_1_9> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_alu/Datain_1_10> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_alu/Datain_1_11> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_alu/Datain_1_12> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_alu/Datain_1_13> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_alu/Datain_1_14> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_alu/Datain_1_15> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_15> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_14> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_13> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_12> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_11> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_10> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_9> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_8> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/UDP_Count_15> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/UDP_Count_14> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/UDP_Count_13> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/UDP_Count_12> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/UDP_Count_11> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/UDP_Count_9> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/UDP_Count_8> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/UDP_Count_7> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/IPV4_Count_15> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/IPV4_Count_14> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/IPV4_Count_13> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/IPV4_Count_12> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/IPV4_Count_11> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/IPV4_Count_9> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/IPV4_Count_8> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/IPV4_Count_7> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/IPV4_Count_0> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/Tx_Data_17_7> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/Tx_Data_17_0> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/Tx_Data_16_7> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Glink/u_intf/Tx_Data_16_6> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_ModTrig/iWidth_10> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_ModTrig/iWidth_9> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_ModTrig/iWidth_8> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_ModTrig/iWidth_7> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_ModTrig/iWidth_3> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_ModTrig/iWidth_1> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_wfmTrig/iWidth_15> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_wfmTrig/iWidth_14> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_wfmTrig/iWidth_13> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_wfmTrig/iWidth_12> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_wfmTrig/iWidth_11> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_wfmTrig/iWidth_10> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_wfmTrig/iWidth_9> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_wfmTrig/iWidth_8> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_wfmTrig/iWidth_7> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_wfmTrig/iWidth_6> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_wfmTrig/iWidth_5> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_wfmTrig/iWidth_4> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_wfmTrig/iWidth_3> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_wfmTrig/iWidth_2> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_7> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_6> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_5> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_4> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_3> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_2> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_1> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Display/u_Display/u_DoneDelay/iWidth_0> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_FP/Gen_Fp[23].u_FpStrech/iOS_Out> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_FP/Gen_Fp[23].u_FpStrech/Trigger> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_FP/Gen_Fp[23].u_FpStrech/iStart_0> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_FP/Gen_Fp[6].u_FpStrech/iOS_Out> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_FP/Gen_Fp[6].u_FpStrech/Trigger> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_FP/Gen_Fp[6].u_FpStrech/iStart_0> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_ModTrig/iWidth_15> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_ModTrig/iWidth_14> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_ModTrig/iWidth_13> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_ModTrig/iWidth_12> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_Trigger/u_ModTrig/iWidth_11> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_FP/Gen_Fp[23].u_FpStrech/iStart_1> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_FP/Gen_Fp[6].u_FpStrech/iStart_1> (without init value) has a constant value of 0 in block <mksuii_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_TEST/Dout> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_TEST/Cntr_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_TEST/Cntr_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_TEST/Cntr_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_TEST/Cntr_3> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_TEST/Cntr_4> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_TEST/Cntr_5> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_TEST/Cntr_6> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_TEST/Cntr_7> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_TEST/Sync_InSr_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_TEST/Sync_InSr_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_TEST/Sync_InSr_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT1/Dout> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT1/Cntr_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT1/Cntr_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT1/Cntr_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT1/Cntr_3> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT1/Cntr_4> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT1/Cntr_5> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT1/Cntr_6> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT1/Cntr_7> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT1/Sync_InSr_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT1/Sync_InSr_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT1/Sync_InSr_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT2/Dout> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT2/Cntr_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT2/Cntr_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT2/Cntr_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT2/Cntr_3> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT2/Cntr_4> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT2/Cntr_5> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT2/Cntr_6> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT2/Cntr_7> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT2/Sync_InSr_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT2/Sync_InSr_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_SW_POT2/Sync_InSr_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Up/Dout> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Up/Cntr_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Up/Cntr_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Up/Cntr_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Up/Cntr_3> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Up/Cntr_4> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Up/Cntr_5> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Up/Cntr_6> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Up/Cntr_7> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Up/Sync_InSr_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Up/Sync_InSr_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Up/Sync_InSr_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Dn/Dout> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Dn/Cntr_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Dn/Cntr_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Dn/Cntr_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Dn/Cntr_3> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Dn/Cntr_4> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Dn/Cntr_5> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Dn/Cntr_6> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Dn/Cntr_7> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Dn/Sync_InSr_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Dn/Sync_InSr_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_fp_In/u_POT2_Dn/Sync_InSr_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/WGVac_11> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/WGVac_10> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/WGVac_9> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/WGVac_8> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/WGVac_7> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/WGVac_6> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/WGVac_5> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/WGVac_4> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/WGVac_3> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/WGVac_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/WGVac_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/WGVac_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/KlyVac_11> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/KlyVac_10> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/KlyVac_9> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/KlyVac_8> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/KlyVac_7> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/KlyVac_6> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/KlyVac_5> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/KlyVac_4> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/KlyVac_3> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/KlyVac_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/KlyVac_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_SLOWADC/KlyVac_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[26].u_FpStrech/iStart_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[26].u_FpStrech/iStart_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[26].u_FpStrech/OS_State_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[26].u_FpStrech/counter_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[26].u_FpStrech/counter_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[26].u_FpStrech/counter_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[26].u_FpStrech/counter_3> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[26].u_FpStrech/Trigger> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[26].u_FpStrech/ClrTrigger> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[26].u_FpStrech/iOS_Out> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Flow/FaultSum> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Display/u_alu/alu_bcd/BCDOut_28> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Display/u_alu/alu_bcd/BCDOut_29> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Display/u_alu/alu_bcd/BCDOut_30> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Display/u_alu/alu_bcd/BCDOut_31> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Display/u_alu/alu_bcd/g1[1].c1/Q_int_3> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Display/u_alu/alu_bcd/g1[1].c1/Q_int_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Display/u_alu/alu_bcd/g1[1].c1/Q_int_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Display/u_alu/alu_bcd/g1[1].c1/Q_int_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FastADC/u_BeamV/Done> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FastADC/u_BeamI/Done> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FastADC/u_FWDPWR/Done> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FastADC/u_REFLPWR/Done> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/u_intf/Message_Err> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/u_intf/UDP_Err> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_Glink/u_intf/HM_Version_Err> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_FP/Gen_Fp[6].u_FpStrech/ClrTrigger> is unconnected in block <mksuii_x>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_FP/Gen_Fp[23].u_FpStrech/ClrTrigger> is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[6].u_FpStrech/OS_State_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[6].u_FpStrech/counter_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[6].u_FpStrech/counter_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[6].u_FpStrech/counter_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[6].u_FpStrech/counter_3> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[23].u_FpStrech/OS_State_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[23].u_FpStrech/counter_0> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[23].u_FpStrech/counter_1> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[23].u_FpStrech/counter_2> of sequential type is unconnected in block <mksuii_x>.
WARNING:Xst:2677 - Node <u_FP/Gen_Fp[23].u_FpStrech/counter_3> of sequential type is unconnected in block <mksuii_x>.

Mapping all equations...
Building and optimizing final netlist ...
Replicating register u_FADCSPI/SPIOutEn to handle IOB=TRUE attribute
Changing polarity of register u_FADCSPI/SPIOutEn to handle IOB=TRUE attribute
INFO:Xst:2261 - The FF/Latch <u_FP/Gen_Fp[14].u_FpStrech/iStart_0> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FaultGen/iFaultBits_17> 
INFO:Xst:2261 - The FF/Latch <u_FP/Gen_Fp[16].u_FpStrech/iStart_0> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FaultGen/iFaultBits_16> 
INFO:Xst:2261 - The FF/Latch <u_FP/Gen_Fp[27].u_FpStrech/iStart_0> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FaultGen/iFaultBits_25> 
INFO:Xst:2261 - The FF/Latch <u_FP/Gen_Fp[13].u_FpStrech/iStart_0> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FaultGen/iFaultBits_19> 
INFO:Xst:2261 - The FF/Latch <u_FP/Gen_Fp[12].u_FpStrech/iStart_0> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FaultGen/iFaultBits_18> 
INFO:Xst:2261 - The FF/Latch <u_Trigger/u_wfmTrig/iWidth_0> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Trigger/u_wfmTrig/iWidth_1> 
INFO:Xst:2261 - The FF/Latch <u_RFDrive/LocalSr_0> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FP/Gen_Fp[20].u_FpStrech/iStart_0> 
INFO:Xst:2261 - The FF/Latch <u_FP/Gen_Fp[5].u_FpStrech/iStart_0> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FaultGen/iFaultBits_7> 
INFO:Xst:2261 - The FF/Latch <u_Trigger/u_ModTrig/iWidth_0> in Unit <mksuii_x> is equivalent to the following 4 FFs/Latches, which will be removed : <u_Trigger/u_ModTrig/iWidth_2> <u_Trigger/u_ModTrig/iWidth_4> <u_Trigger/u_ModTrig/iWidth_5> <u_Trigger/u_ModTrig/iWidth_6> 
INFO:Xst:2261 - The FF/Latch <u_FP/Gen_Fp[8].u_FpStrech/iStart_0> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FaultGen/iFaultBits_24> 
INFO:Xst:2261 - The FF/Latch <u_FP/Gen_Fp[9].u_FpStrech/iStart_0> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FaultGen/iFaultBits_5> 
INFO:Xst:2261 - The FF/Latch <u_Glink/u_intf/Tx_Data_16_3> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Glink/u_intf/Tx_Data_13_1> 
INFO:Xst:2261 - The FF/Latch <u_RFDrive/LocalSr_1> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FP/Gen_Fp[20].u_FpStrech/iStart_1> 
Found area constraint ratio of 100 (+ 5) on block mksuii_x, actual ratio is 49.
Forward register balancing over carry chain u_Flash/Madd_TimeoutWCntr_share0000_cy<0>
INFO:Xst:2261 - The FF/Latch <u_Display/u_Display/d_RdyDnLd> in Unit <mksuii_x> is equivalent to the following 2 FFs/Latches, which will be removed : <u_Display/u_Display/Fifo_Din_5_BRB3> <u_Display/u_Display/Fifo_Din_0_BRB3> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_19_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_11> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_10_BRB1> 
INFO:Xst:2261 - The FF/Latch <u_FastADC/u_ad9228/iFrameClk_d> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FastADC/u_ad9228/DataStrbSr_0_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_18_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_17_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_16_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_Display/State_FSM_FFd3> in Unit <mksuii_x> is equivalent to the following 9 FFs/Latches, which will be removed : <u_Display/u_Display/DataOutSr_0_BRB2> <u_Display/u_Display/Tx_Start_Clr_BRB5> <u_Display/u_Display/DataOutSr_7_BRB0> <u_Display/u_Display/DataOutSr_6_BRB0> <u_Display/u_Display/DataOutSr_5_BRB0> <u_Display/u_Display/DataOutSr_4_BRB0> <u_Display/u_Display/DataOutSr_3_BRB0> <u_Display/u_Display/DataOutSr_2_BRB0> <u_Display/u_Display/DataOutSr_1_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_FastADC/u_REFLPWR/WFM_WAddr_6> in Unit <mksuii_x> is equivalent to the following 2 FFs/Latches, which will be removed : <u_FastADC/u_REFLPWR/iWFM_WAddr_6_BRB0> <u_FastADC/u_REFLPWR/iWFM_WAddr_7_BRB1> 
INFO:Xst:2261 - The FF/Latch <u_FastADC/u_REFLPWR/WFM_WAddr_7> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FastADC/u_REFLPWR/iWFM_WAddr_7_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_FastADC/u_REFLPWR/WFM_WAddr_8> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FastADC/u_REFLPWR/iWFM_WAddr_8_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_FastADC/u_FWDPWR/WFM_WAddr_6> in Unit <mksuii_x> is equivalent to the following 2 FFs/Latches, which will be removed : <u_FastADC/u_FWDPWR/iWFM_WAddr_6_BRB0> <u_FastADC/u_FWDPWR/iWFM_WAddr_7_BRB1> 
INFO:Xst:2261 - The FF/Latch <u_FastADC/u_FWDPWR/WFM_WAddr_7> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FastADC/u_FWDPWR/iWFM_WAddr_7_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_FastADC/u_FWDPWR/WFM_WAddr_8> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FastADC/u_FWDPWR/iWFM_WAddr_8_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_FastADC/u_BeamV/WFM_WAddr_6> in Unit <mksuii_x> is equivalent to the following 2 FFs/Latches, which will be removed : <u_FastADC/u_BeamV/iWFM_WAddr_6_BRB0> <u_FastADC/u_BeamV/iWFM_WAddr_7_BRB1> 
INFO:Xst:2261 - The FF/Latch <u_FastADC/u_BeamV/WFM_WAddr_7> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FastADC/u_BeamV/iWFM_WAddr_7_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_FastADC/u_BeamV/WFM_WAddr_8> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FastADC/u_BeamV/iWFM_WAddr_8_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/Sign_1_0> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/NewDecimal_15_BRB4> 
INFO:Xst:2261 - The FF/Latch <u_FaultGen/FaultBitsA_11> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FaultGen/LatchedEnabledFaults_11_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_FaultGen/FaultBitsA_14> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FaultGen/LatchedEnabledFaults_14_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_FaultGen/FaultBitsA_15> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FaultGen/LatchedEnabledFaults_15_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_15_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Glink/u_intf/ARP_Start> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Glink/u_intf/TxARP_Start_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_FastADC/u_BeamI/WFM_WAddr_6> in Unit <mksuii_x> is equivalent to the following 2 FFs/Latches, which will be removed : <u_FastADC/u_BeamI/iWFM_WAddr_6_BRB0> <u_FastADC/u_BeamI/iWFM_WAddr_7_BRB1> 
INFO:Xst:2261 - The FF/Latch <u_FastADC/u_BeamI/WFM_WAddr_7> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FastADC/u_BeamI/iWFM_WAddr_7_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_FastADC/u_BeamI/WFM_WAddr_8> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FastADC/u_BeamI/iWFM_WAddr_8_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_FaultGen/FaultBitsA_5> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FaultGen/LatchedEnabledFaults_5_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_FaultGen/FaultBitsA_7> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FaultGen/LatchedEnabledFaults_7_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_FP/u_stretch/iStart_0> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Glink/u_intf/Active_BRB1> 
INFO:Xst:2261 - The FF/Latch <u_FaultGen/u_extintlk/iStart_0> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_FaultGen/iStatusLatch_4_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_14_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_13_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_12_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_11_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_10_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_9_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_8_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_7_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_6_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_5_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_4_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_3_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_2_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_1_BRB0> 
INFO:Xst:2261 - The FF/Latch <u_Display/u_alu/alu_bcd/iInit> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Display/u_alu/alu_bcd/DecInSr_0_BRB0> 
INFO:Xst:2260 - The FF/Latch <u_Lnk_Decode/RegData_cmp_eq00011_FRB> in Unit <mksuii_x> is equivalent to the following FF/Latch : <u_Lnk_Decode/iTxCount<2>30_FRB> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <u_Flash/Fifo_WriteFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_Flash/Fifo_WriteFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <u_Flash/Fifo_WriteFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2261 - The FF/Latch <u_Lnk_Decode/RegData_cmp_eq00011_FRB> in Unit <mksuii_x> is equivalent to the following FF/Latch, which will be removed : <u_Lnk_Decode/iTxCount<2>30_FRB> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <u_Flash/Fifo_WriteFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_Flash/Fifo_WriteFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <u_Flash/Fifo_WriteFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 

Pipelining and Register Balancing Report ...

Processing Unit <mksuii_x> :
	Register(s) u_CntlIntf/iStateReg_2 u_CntlIntf/iStateReg_1 u_CntlIntf/iStateReg_0 has(ve) been forward balanced into : u_CntlIntf/iOFFL_cmp_eq00001_FRB.
	Register(s) u_CntlIntf/iStatus_11_BRB0 u_CntlIntf/iStatus_11_BRB1 u_CntlIntf/iStatus_11_BRB2 u_CntlIntf/iStatus_11_BRB3 u_CntlIntf/iStatus_11_BRB4 u_CntlIntf/iStatus_11_BRB5 has(ve) been forward balanced into : u_CntlIntf/iStatus_11_mux00001_FRB.
	Register(s) u_Display/u_Display/StatusLatch_0_BRB0 u_Display/u_Display/StatusLatch_5_BRB1 u_Display/u_Display/StatusLatch_0_BRB2 u_Display/u_Display/StatusLatch_5_BRB3 has(ve) been forward balanced into : u_Display/u_Display/StatusLatch_mux0000<0>2_FRB.
	Register(s) u_Display/u_Display/StatusLatch_2_BRB0 u_Display/u_Display/StatusLatch_5_BRB1 u_Display/u_Display/StatusLatch_2_BRB2 u_Display/u_Display/StatusLatch_5_BRB3 has(ve) been forward balanced into : u_Display/u_Display/StatusLatch_mux0000<2>1_FRB.
	Register(s) u_Display/u_Display/StatusLatch_3_BRB0 u_Display/u_Display/StatusLatch_5_BRB1 u_Display/u_Display/StatusLatch_3_BRB2 u_Display/u_Display/StatusLatch_5_BRB3 has(ve) been forward balanced into : u_Display/u_Display/StatusLatch_mux0000<3>1_FRB.
	Register(s) u_Display/u_Display/StatusLatch_5_BRB0 u_Display/u_Display/StatusLatch_5_BRB1 u_Display/u_Display/StatusLatch_5_BRB2 u_Display/u_Display/StatusLatch_5_BRB3 has(ve) been forward balanced into : u_Display/u_Display/StatusLatch_mux0000<5>1_FRB.
	Register(s) u_Display/u_alu/Counter_4_BRB0 u_Display/u_alu/Counter_4_BRB1 u_Display/u_alu/Counter_4_BRB2 u_Display/u_alu/Counter_4_BRB3 u_Display/u_alu/Counter_4_BRB4 has(ve) been forward balanced into : u_Display/u_alu/Counter_mux0000<4>1_FRB.
	Register(s) u_Display/u_alu/Counter_5_BRB0 u_Display/u_alu/Counter_4_BRB3 u_Display/u_alu/Counter_5_BRB2 u_Display/u_alu/Counter_5_BRB3 u_Display/u_alu/Counter_4_BRB1 u_Display/u_alu/Counter_4_BRB4 has(ve) been forward balanced into : u_Display/u_alu/Counter_mux0000<5>1_FRB.
	Register(s) u_Display/u_alu/aluState_FSM_FFd15 u_Display/u_alu/aluState_FSM_FFd11 u_Display/u_alu/aluState_FSM_FFd10 u_Display/u_alu/aluState_FSM_FFd9 has(ve) been forward balanced into : u_Display/u_alu/iASCIIOut_8_mux0000<0>11121_FRB.
	Register(s) u_Display/u_alu/aluState_FSM_FFd16 u_Display/u_alu/aluState_FSM_FFd13 u_Display/u_alu/aluState_FSM_FFd12 u_Display/u_alu/aluState_FSM_FFd7 u_Display/u_alu/iASCIIOut_8_mux0000<0>11121_FRB has(ve) been forward balanced into : u_Display/u_alu/iNewData_mux00001111_FRB.
	Register(s) u_Display/u_alu/aluState_FSM_FFd6 u_Display/u_alu/aluState_FSM_FFd7 u_Display/u_alu/aluState_FSM_FFd12 has(ve) been forward balanced into : u_Display/u_alu/Counter_mux0000<5>111_SW0_FRB.
	Register(s) u_Display/u_alu/alu_bcd/BCDOut_11 u_Display/u_alu/alu_bcd/BCDOut_9 u_Display/u_alu/alu_bcd/BCDOut_10 has(ve) been forward balanced into : u_Display/u_alu/iASCIIOut_3_mux0000<0>9_FRB.
	Register(s) u_Display/u_alu/iASCIIOut_3_0 u_Display/u_alu/iASCIIOut_3_5 u_Display/u_alu/iASCIIOut_3_3 u_Display/u_alu/iASCIIOut_3_2 u_Display/u_alu/iASCIIOut_3_1 u_Display/u_alu/iASCIIOut_3_4 has(ve) been forward balanced into : u_Display/u_alu/aluState_FSM_FFd2-In228_FRB.
	Register(s) u_FastADC/TimeCntr_2 u_FastADC/TimeCntr_1 u_FastADC/TimeCntr_4 u_FastADC/TimeCntr_0 has(ve) been forward balanced into : u_FastADC/u_REFLPWR/FastADC_State_cmp_eq0002_SW0_FRB.
	Register(s) u_FaultGen/ByPassReg_10_BRB0 u_FaultGen/ByPassReg_7_BRB1 u_FaultGen/ByPassReg_26_BRB2 u_FaultGen/ByPassReg_7_BRB3 has(ve) been forward balanced into : u_FaultGen/ByPassReg_10_mux00001_FRB.
	Register(s) u_FaultGen/ByPassReg_11_BRB0 u_FaultGen/ByPassReg_7_BRB1 u_FaultGen/ByPassReg_27_BRB2 u_FaultGen/ByPassReg_7_BRB3 has(ve) been forward balanced into : u_FaultGen/ByPassReg_11_mux00001_FRB.
	Register(s) u_FaultGen/ByPassReg_14_BRB0 u_FaultGen/ByPassReg_7_BRB1 u_FaultGen/ByPassReg_30_BRB2 u_FaultGen/ByPassReg_7_BRB3 has(ve) been forward balanced into : u_FaultGen/ByPassReg_14_mux00001_FRB.
	Register(s) u_FaultGen/ByPassReg_19_BRB0 u_FaultGen/ByPassReg_27_BRB1 u_FaultGen/ByPassReg_19_BRB2 u_FaultGen/ByPassReg_27_BRB3 has(ve) been forward balanced into : u_FaultGen/ByPassReg_19_mux00001_FRB.
	Register(s) u_FaultGen/ByPassReg_20_BRB0 u_FaultGen/ByPassReg_27_BRB1 u_FaultGen/ByPassReg_4_BRB2 u_FaultGen/ByPassReg_27_BRB3 has(ve) been forward balanced into : u_FaultGen/ByPassReg_20_mux00001_FRB.
	Register(s) u_FaultGen/ByPassReg_21_BRB0 u_FaultGen/ByPassReg_27_BRB1 u_FaultGen/ByPassReg_5_BRB2 u_FaultGen/ByPassReg_27_BRB3 has(ve) been forward balanced into : u_FaultGen/ByPassReg_21_mux00001_FRB.
	Register(s) u_FaultGen/ByPassReg_23_BRB0 u_FaultGen/ByPassReg_27_BRB1 u_FaultGen/ByPassReg_7_BRB2 u_FaultGen/ByPassReg_27_BRB3 has(ve) been forward balanced into : u_FaultGen/ByPassReg_23_mux00001_FRB.
	Register(s) u_FaultGen/ByPassReg_26_BRB0 u_FaultGen/ByPassReg_27_BRB1 u_FaultGen/ByPassReg_26_BRB2 u_FaultGen/ByPassReg_27_BRB3 has(ve) been forward balanced into : u_FaultGen/ByPassReg_26_mux00001_FRB.
	Register(s) u_FaultGen/ByPassReg_27_BRB0 u_FaultGen/ByPassReg_27_BRB1 u_FaultGen/ByPassReg_27_BRB2 u_FaultGen/ByPassReg_27_BRB3 has(ve) been forward balanced into : u_FaultGen/ByPassReg_27_mux00001_FRB.
	Register(s) u_FaultGen/ByPassReg_30_BRB0 u_FaultGen/ByPassReg_27_BRB1 u_FaultGen/ByPassReg_30_BRB2 u_FaultGen/ByPassReg_27_BRB3 has(ve) been forward balanced into : u_FaultGen/ByPassReg_30_mux00001_FRB.
	Register(s) u_FaultGen/ByPassReg_3_BRB0 u_FaultGen/ByPassReg_7_BRB1 u_FaultGen/ByPassReg_19_BRB2 u_FaultGen/ByPassReg_7_BRB3 has(ve) been forward balanced into : u_FaultGen/ByPassReg_3_mux00001_FRB.
	Register(s) u_FaultGen/ByPassReg_4_BRB0 u_FaultGen/ByPassReg_7_BRB1 u_FaultGen/ByPassReg_4_BRB2 u_FaultGen/ByPassReg_7_BRB3 has(ve) been forward balanced into : u_FaultGen/ByPassReg_4_mux00001_FRB.
	Register(s) u_FaultGen/ByPassReg_5_BRB0 u_FaultGen/ByPassReg_7_BRB1 u_FaultGen/ByPassReg_5_BRB2 u_FaultGen/ByPassReg_7_BRB3 has(ve) been forward balanced into : u_FaultGen/ByPassReg_5_mux00001_FRB.
	Register(s) u_FaultGen/ByPassReg_7_BRB0 u_FaultGen/ByPassReg_7_BRB1 u_FaultGen/ByPassReg_7_BRB2 u_FaultGen/ByPassReg_7_BRB3 has(ve) been forward balanced into : u_FaultGen/ByPassReg_7_mux00001_FRB.
	Register(s) u_FaultGen/iStatusLatch_3_BRB0 u_FaultGen/iStatusLatch_3_BRB1 u_FaultGen/iStatusLatch_5_BRB2 has(ve) been forward balanced into : u_FaultGen/iStatusLatch_mux0003<3>1_FRB.
	Register(s) u_FaultGen/iStatusLatch_5_BRB0 u_FaultGen/iStatusLatch_5_BRB1 u_FaultGen/iStatusLatch_5_BRB2 has(ve) been forward balanced into : u_FaultGen/iStatusLatch_mux0003<5>1_FRB.
	Register(s) u_Flash/CycleCntr_0 u_Flash/CycleCntr_2 u_Flash/CycleCntr_3 has(ve) been forward balanced into : u_Flash/Flash_State_cmp_eq000711_FRB.
	Register(s) u_Flash/CycleCntr_2 u_Flash/CycleCntr_0 u_Flash/CycleCntr_3 u_Flash/CycleCntr_5 has(ve) been forward balanced into : u_Flash/Flash_State_mux0009<17>1_SW0_FRB.
	Register(s) u_Flash/CycleCntr_6 u_Flash/CycleCntr_4 u_Flash/CycleCntr_7 has(ve) been forward balanced into : u_Flash/iFData_not000111_FRB.
	Register(s) u_Flash/CycleCntr_6 u_Flash/CycleCntr_4 u_Flash/CycleCntr_7 u_Flash/CycleCntr_1 has(ve) been forward balanced into : u_Flash/Flash_Cycle_mux000021_FRB.
	Register(s) u_Flash/Flash_State_20 u_Flash/Flash_State_13 u_Flash/Flash_State_10 has(ve) been forward balanced into : u_Flash/TimeoutWCntr_mux0000<0>1_SW0_FRB.
	Register(s) u_Flash/Flash_State_26_BRB0 u_Flash/Flash_State_26_BRB1 u_Flash/Flash_State_26_BRB2 u_Flash/Flash_State_26_BRB3 u_Flash/Flash_State_26_BRB4 u_Flash/Flash_State_26_BRB5 has(ve) been forward balanced into : u_Flash/Flash_State_mux0009<2>_FRB.
	Register(s) u_Flash/Return_State_20_BRB0 u_Flash/Return_State_25_BRB1 u_Flash/Return_State_25_BRB2 u_Flash/Return_State_25_BRB3 u_Flash/Return_State_20_BRB4 has(ve) been forward balanced into : u_Flash/Return_State_mux0000<8>1_FRB.
	Register(s) u_Flash/TimeoutWCntr_11 u_Flash/TimeoutWCntr_12 u_Flash/TimeoutWCntr_13 u_Flash/TimeoutWCntr_14 u_Flash/TimeoutWCntr_8 u_Flash/TimeoutWCntr_9 has(ve) been forward balanced into : u_Flash/iF_AddrOut_cmp_eq000162_FRB.
	Register(s) u_Flash/TimeoutWCntr_14 u_Flash/TimeoutWCntr_15 u_Flash/TimeoutWCntr_13 u_Flash/TimeoutWCntr_12 u_Flash/TimeoutWCntr_11 u_Flash/TimeoutWCntr_10 has(ve) been forward balanced into : u_Flash/TimeoutWCntr_cmp_eq00001135_FRB.
	Register(s) u_Flash/TimeoutWCntr_17 u_Flash/TimeoutWCntr_18 u_Flash/TimeoutWCntr_19 u_Flash/TimeoutWCntr_1 u_Flash/TimeoutWCntr_0 u_Flash/TimeoutWCntr_10 has(ve) been forward balanced into : u_Flash/iF_AddrOut_cmp_eq000173_FRB.
	Register(s) u_Flash/TimeoutWCntr_2 u_Flash/TimeoutWCntr_19 u_Flash/TimeoutWCntr_18 u_Flash/TimeoutWCntr_17 u_Flash/TimeoutWCntr_1 u_Flash/TimeoutWCntr_0 has(ve) been forward balanced into : u_Flash/TimeoutWCntr_cmp_eq00001159_SW0_FRB.
	Register(s) u_Flash/TimeoutWCntr_24 u_Flash/TimeoutWCntr_25 u_Flash/TimeoutWCntr_2 u_Flash/TimeoutWCntr_20 has(ve) been forward balanced into : u_Flash/iF_AddrOut_cmp_eq000126_SW0_FRB.
	Register(s) u_Flash/TimeoutWCntr_26 u_Flash/TimeoutWCntr_23 u_Flash/TimeoutWCntr_22 u_Flash/TimeoutWCntr_21 u_Flash/TimeoutWCntr_27 has(ve) been forward balanced into : u_Flash/iF_AddrOut_cmp_eq0001110_FRB.
	Register(s) u_Flash/TimeoutWCntr_4 u_Flash/TimeoutWCntr_5 u_Flash/TimeoutWCntr_6 u_Flash/TimeoutWCntr_7 u_Flash/TimeoutWCntr_15 u_Flash/TimeoutWCntr_16 has(ve) been forward balanced into : u_Flash/iF_AddrOut_cmp_eq000137_FRB.
	Register(s) u_Flash/TimeoutWCntr_8 u_Flash/TimeoutWCntr_16 u_Flash/TimeoutWCntr_7 u_Flash/TimeoutWCntr_6 u_Flash/TimeoutWCntr_5 u_Flash/TimeoutWCntr_4 has(ve) been forward balanced into : u_Flash/TimeoutWCntr_cmp_eq0000178_FRB.
	Register(s) u_Flash/iFData_5 u_Flash/iFData_4 u_Flash/iFData_3 u_Flash/iFData_1 has(ve) been forward balanced into : u_Flash/Return_State_mux0000<0>1_SW0_FRB.
	Register(s) u_Flow/iFaultLatch_2_BRB0 u_Flow/iFaultLatch_5_BRB1 u_SLOWADC/iStatusLatch_2_BRB2 u_Flow/iFaultLatch_2_BRB3 has(ve) been forward balanced into : u_Flow/iFaultLatch_mux0002<2>1_FRB.
	Register(s) u_Flow/iFaultLatch_4_BRB0 u_Flow/iFaultLatch_5_BRB1 u_SLOWADC/iStatusLatch_4_BRB2 u_Flow/iFaultLatch_4_BRB3 has(ve) been forward balanced into : u_Flow/iFaultLatch_mux0002<4>1_FRB.
	Register(s) u_Flow/iFaultLatch_5_BRB0 u_Flow/iFaultLatch_5_BRB1 u_Display/u_Display/Fifo_Din_5_BRB5 u_Flow/iFaultLatch_5_BRB3 has(ve) been forward balanced into : u_Flow/iFaultLatch_mux0002<5>1_FRB.
	Register(s) u_Flow/u_ACC1/Cntr_2_BRB0 u_Flow/u_ACC1/Cntr_2_BRB1 u_Flow/u_ACC1/Cntr_2_BRB2 u_Flow/u_ACC1/Cntr_2_BRB3 has(ve) been forward balanced into : u_Flow/u_ACC1/Cntr_mux0000<2>1_FRB.
	Register(s) u_Flow/u_ACC1/Cntr_3_BRB0 u_Flow/u_ACC1/Cntr_3_BRB1 u_Flow/u_ACC1/Cntr_3_BRB2 u_Flow/u_ACC1/Cntr_3_BRB3 u_Flow/u_ACC1/Cntr_3_BRB4 u_Flow/u_ACC1/Cntr_3_BRB5 has(ve) been forward balanced into : u_Flow/u_ACC1/Cntr_mux0000<3>1_FRB.
	Register(s) u_Flow/u_ACC1/Cntr_7_BRB0 u_Flow/u_ACC1/Cntr_2_BRB0 u_Flow/u_ACC1/Cntr_7_BRB2 u_Flow/u_ACC1/Cntr_7_BRB3 u_Flow/u_ACC1/Cntr_7_BRB4 u_Flow/u_ACC1/Cntr_7_BRB5 has(ve) been forward balanced into : u_Flow/u_ACC1/Cntr_mux0000<7>1_FRB.
	Register(s) u_Flow/u_ACC2/Cntr_2_BRB0 u_Flow/u_ACC2/Cntr_2_BRB1 u_Flow/u_ACC2/Cntr_2_BRB2 u_Flow/u_ACC2/Cntr_2_BRB3 has(ve) been forward balanced into : u_Flow/u_ACC2/Cntr_mux0000<2>1_FRB.
	Register(s) u_Flow/u_ACC2/Cntr_3_BRB0 u_Flow/u_ACC2/Cntr_3_BRB1 u_Flow/u_ACC2/Cntr_3_BRB2 u_Flow/u_ACC2/Cntr_3_BRB3 u_Flow/u_ACC2/Cntr_3_BRB4 u_Flow/u_ACC2/Cntr_3_BRB5 has(ve) been forward balanced into : u_Flow/u_ACC2/Cntr_mux0000<3>1_FRB.
	Register(s) u_Flow/u_ACC2/Cntr_7_BRB0 u_Flow/u_ACC2/Cntr_2_BRB0 u_Flow/u_ACC2/Cntr_7_BRB2 u_Flow/u_ACC2/Cntr_7_BRB3 u_Flow/u_ACC2/Cntr_7_BRB4 u_Flow/u_ACC2/Cntr_7_BRB5 has(ve) been forward balanced into : u_Flow/u_ACC2/Cntr_mux0000<7>1_FRB.
	Register(s) u_Flow/u_KLY/Cntr_2_BRB0 u_Flow/u_KLY/Cntr_2_BRB1 u_Flow/u_KLY/Cntr_2_BRB2 u_Flow/u_KLY/Cntr_2_BRB3 has(ve) been forward balanced into : u_Flow/u_KLY/Cntr_mux0000<2>1_FRB.
	Register(s) u_Flow/u_KLY/Cntr_3_BRB0 u_Flow/u_KLY/Cntr_3_BRB1 u_Flow/u_KLY/Cntr_3_BRB2 u_Flow/u_KLY/Cntr_3_BRB3 u_Flow/u_KLY/Cntr_3_BRB4 u_Flow/u_KLY/Cntr_3_BRB5 has(ve) been forward balanced into : u_Flow/u_KLY/Cntr_mux0000<3>1_FRB.
	Register(s) u_Flow/u_KLY/Cntr_7_BRB0 u_Flow/u_KLY/Cntr_2_BRB0 u_Flow/u_KLY/Cntr_7_BRB2 u_Flow/u_KLY/Cntr_7_BRB3 u_Flow/u_KLY/Cntr_7_BRB4 u_Flow/u_KLY/Cntr_7_BRB5 has(ve) been forward balanced into : u_Flow/u_KLY/Cntr_mux0000<7>1_FRB.
	Register(s) u_Flow/u_WG1/Cntr_2_BRB0 u_Flow/u_WG1/Cntr_2_BRB1 u_Flow/u_WG1/Cntr_2_BRB2 u_Flow/u_WG1/Cntr_2_BRB3 has(ve) been forward balanced into : u_Flow/u_WG1/Cntr_mux0000<2>1_FRB.
	Register(s) u_Flow/u_WG1/Cntr_3_BRB0 u_Flow/u_WG1/Cntr_3_BRB1 u_Flow/u_WG1/Cntr_3_BRB2 u_Flow/u_WG1/Cntr_3_BRB3 u_Flow/u_WG1/Cntr_3_BRB4 u_Flow/u_WG1/Cntr_3_BRB5 has(ve) been forward balanced into : u_Flow/u_WG1/Cntr_mux0000<3>1_FRB.
	Register(s) u_Flow/u_WG1/Cntr_7_BRB0 u_Flow/u_WG1/Cntr_2_BRB0 u_Flow/u_WG1/Cntr_7_BRB2 u_Flow/u_WG1/Cntr_7_BRB3 u_Flow/u_WG1/Cntr_7_BRB4 u_Flow/u_WG1/Cntr_7_BRB5 has(ve) been forward balanced into : u_Flow/u_WG1/Cntr_mux0000<7>1_FRB.
	Register(s) u_Flow/u_WG2/Cntr_2_BRB0 u_Flow/u_WG2/Cntr_2_BRB1 u_Flow/u_WG2/Cntr_2_BRB2 u_Flow/u_WG2/Cntr_2_BRB3 has(ve) been forward balanced into : u_Flow/u_WG2/Cntr_mux0000<2>1_FRB.
	Register(s) u_Flow/u_WG2/Cntr_3_BRB0 u_Flow/u_WG2/Cntr_3_BRB1 u_Flow/u_WG2/Cntr_3_BRB2 u_Flow/u_WG2/Cntr_3_BRB3 u_Flow/u_WG2/Cntr_3_BRB4 u_Flow/u_WG2/Cntr_3_BRB5 has(ve) been forward balanced into : u_Flow/u_WG2/Cntr_mux0000<3>1_FRB.
	Register(s) u_Flow/u_WG2/Cntr_7_BRB0 u_Flow/u_WG2/Cntr_2_BRB0 u_Flow/u_WG2/Cntr_7_BRB2 u_Flow/u_WG2/Cntr_7_BRB3 u_Flow/u_WG2/Cntr_7_BRB4 u_Flow/u_WG2/Cntr_7_BRB5 has(ve) been forward balanced into : u_Flow/u_WG2/Cntr_mux0000<7>1_FRB.
	Register(s) u_Glink/u_intf/EMAC_State_FSM_FFd5 u_Glink/u_intf/EMAC_State_FSM_FFd2 u_Glink/u_intf/EMAC_State_FSM_FFd1 has(ve) been forward balanced into : u_Glink/u_intf/cntr_mux0005<3>21131_FRB.
	Register(s) u_Glink/u_intf/EMAC_State_FSM_FFd9 u_Glink/u_intf/EMAC_State_FSM_FFd7 has(ve) been forward balanced into : u_Glink/u_intf/cntr_mux0005<4>21_FRB.
	Register(s) u_Glink/u_intf/Ether_Type_b_1_1 u_Glink/u_intf/Ether_Type_b_1_6 u_Glink/u_intf/Ether_Type_b_1_3 u_Glink/u_intf/Ether_Type_b_1_0 has(ve) been forward balanced into : u_Glink/u_intf/EMAC_State_cmp_eq0004190_SW0_FRB.
	Register(s) u_Glink/u_intf/IP_Header_2_4 u_Glink/u_intf/IP_Header_2_0 u_Glink/u_intf/IP_Header_2_2 u_Glink/u_intf/IP_Header_2_1 u_Glink/u_intf/IP_Header_2_7 u_Glink/u_intf/EMAC_State_and0000_SW0_FRB has(ve) been forward balanced into : u_Glink/u_intf/EMAC_State_and0000_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessStrb_BRB0 u_Glink/u_intf/Lnk_MessStrb_BRB1 u_Glink/u_intf/Lnk_MessStrb_BRB2 u_Glink/u_intf/Lnk_MessStrb_BRB3 u_Glink/u_intf/Lnk_MessStrb_BRB4 has(ve) been forward balanced into : u_Glink/u_intf/Lnk_MessStrb_mux00001_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessStrb_BRB3 u_Glink/u_intf/Lnk_DataOut_0_BRB6 u_Glink/u_intf/Lnk_DataOut_0_BRB2 u_Glink/u_intf/Lnk_DataOut_0_BRB1 u_Glink/u_intf/Lnk_MessStrb_BRB2 has(ve) been forward balanced into : u_Glink/u_intf/Lnk_DataOut_mux0000<0>11_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_1 u_Glink/u_intf/Lnk_MessType_2 u_Glink/u_intf/Lnk_MessType_3 u_Lnk_Decode/iTxCount<0>192_FRB u_Lnk_Decode/iTxCount<0>144_FRB has(ve) been forward balanced into : u_Lnk_Decode/iTxCount<0>213_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_3 has(ve) been forward balanced into : u_Lnk_Decode/DAV22_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_4 has(ve) been forward balanced into : u_Lnk_Decode/Lnk_RfDriveLkup_Wr111_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_6 u_Glink/u_intf/Lnk_MessType_4 u_Glink/u_intf/Lnk_MessType_1 u_Glink/u_intf/Lnk_MessType_2 u_Lnk_Decode/WrdCounter_4_mux00002_SW0_FRB has(ve) been forward balanced into : u_Lnk_Decode/WrdCounter_4_mux00002_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_1 u_Glink/u_intf/Lnk_MessType_2 has(ve) been forward balanced into : u_Lnk_Decode/iTxCount<0>61_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_2 u_Glink/u_intf/Lnk_MessType_1 has(ve) been forward balanced into : u_Lnk_Decode/iTxCount<0>221_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_2 u_Glink/u_intf/Lnk_MessType_5 u_Glink/u_intf/Lnk_MessType_3 u_Lnk_Decode/iTxCount<0>510_FRB u_Glink/u_intf/Lnk_MessType_1 u_Glink/u_intf/Lnk_MessType_6 has(ve) been forward balanced into : u_Lnk_Decode/iTxCount<0>47_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_2 u_Glink/u_intf/Lnk_MessType_6 u_Glink/u_intf/Lnk_MessType_3 u_Lnk_Decode/iTxCount<0>510_FRB u_Glink/u_intf/Lnk_MessType_5 u_Glink/u_intf/Lnk_MessType_1 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00211_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_3 u_Glink/u_intf/Lnk_MessType_4 u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_5 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00181_SW0_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_3 u_Glink/u_intf/Lnk_MessType_6 u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_4 u_Glink/u_intf/Lnk_MessType_5 u_Lnk_Decode/iTxCount<0>81_FRB has(ve) been forward balanced into : u_Lnk_Decode/iTxCount<0>108_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_3 u_Glink/u_intf/Lnk_MessType_6 u_Glink/u_intf/Lnk_MessType_4 u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_5 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00141_SW0_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_3 u_Glink/u_intf/Lnk_MessType_7 u_Glink/u_intf/Lnk_MessType_5 u_Glink/u_intf/Lnk_MessType_6 u_Glink/u_intf/Lnk_MessType_4 has(ve) been forward balanced into : u_Lnk_Decode/Lnk_Mess_Write31_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_3 u_Lnk_Decode/iTxCount<0>61_FRB u_Glink/u_intf/Lnk_MessType_5 u_Lnk_Decode/Lnk_RfDriveLkup_Wr111_FRB u_Glink/u_intf/Lnk_MessType_6 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00131_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_4 u_Glink/u_intf/Lnk_MessType_1 u_Glink/u_intf/Lnk_MessType_5 u_Glink/u_intf/Lnk_MessType_7 u_Glink/u_intf/Lnk_MessType_2 has(ve) been forward balanced into : u_Lnk_Decode/iTxCount<9>_SW0_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_4 u_Glink/u_intf/Lnk_MessType_2 u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_1 u_Glink/u_intf/Lnk_MessType_3 u_Glink/u_intf/Lnk_MessType_5 has(ve) been forward balanced into : u_Lnk_Decode/DAV78_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_4 u_Glink/u_intf/Lnk_MessType_2 u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_5 u_Glink/u_intf/Lnk_MessType_3 u_Glink/u_intf/Lnk_MessType_1 has(ve) been forward balanced into : u_Lnk_Decode/Lnk_Mess_Write_SW3_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_4 u_Glink/u_intf/Lnk_MessType_6 u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_3 u_Lnk_Decode/Lnk_Mess_Write111_FRB u_Glink/u_intf/Lnk_MessType_5 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00041_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_5 u_Glink/u_intf/Lnk_MessType_4 u_Glink/u_intf/Lnk_MessType_2 u_Glink/u_intf/Lnk_MessType_1 u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_3 has(ve) been forward balanced into : u_Lnk_Decode/Lnk_Mess_Write_SW4_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_5 u_Glink/u_intf/Lnk_MessType_6 u_Lnk_Decode/iTxCount<0>61_FRB u_Glink/u_intf/Lnk_MessType_3 u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_4 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00031_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_6 u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_4 u_Glink/u_intf/Lnk_MessType_3 u_Lnk_Decode/Lnk_Mess_Write111_FRB u_Glink/u_intf/Lnk_MessType_5 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00181_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_6 u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_4 u_Glink/u_intf/Lnk_MessType_3 u_Lnk_Decode/iTxCount<0>61_FRB u_Glink/u_intf/Lnk_MessType_5 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00011_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_6 u_Glink/u_intf/Lnk_MessType_2 u_Glink/u_intf/Lnk_MessType_1 u_Glink/u_intf/Lnk_MessType_5 u_Lnk_Decode/Lnk_RfDriveLkup_Wr111_FRB u_Glink/u_intf/Lnk_MessType_3 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00001_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_6 u_Glink/u_intf/Lnk_MessType_3 u_Glink/u_intf/Lnk_MessType_1 u_Glink/u_intf/Lnk_MessType_2 u_Lnk_Decode/Lnk_RfDriveLkup_Wr111_FRB u_Glink/u_intf/Lnk_MessType_5 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00191_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_6 u_Lnk_Decode/DAV32_FRB u_Glink/u_intf/Lnk_MessType_5 u_Glink/u_intf/Lnk_MessType_4 u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_3 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00091_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_6 u_Lnk_Decode/RegData_or0002_SW1_FRB u_Glink/u_intf/Lnk_MessType_4 u_Lnk_Decode/RegData_or0002_SW2_FRB u_Lnk_Decode/RegData_or0002_SW0_FRB u_Lnk_Decode/RegData_or0002_SW3_FRB has(ve) been forward balanced into : u_Lnk_Decode/RegData_or0002_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_6 u_Lnk_Decode/iTxCount<0>510_FRB u_Glink/u_intf/Lnk_MessType_2 u_Glink/u_intf/Lnk_MessType_1 u_Glink/u_intf/Lnk_MessType_5 u_Glink/u_intf/Lnk_MessType_3 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00021_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_6 u_Lnk_Decode/iTxCount<0>61_FRB u_Glink/u_intf/Lnk_MessType_5 u_Glink/u_intf/Lnk_MessType_3 u_Lnk_Decode/iTxCount<0>510_FRB has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00121_FRB.
	Register(s) u_Glink/u_intf/Lnk_MessType_7 u_Glink/u_intf/Lnk_MessType_2 u_Lnk_Decode/iTxCount<0>2_SW3_FRB u_Glink/u_intf/Lnk_MessType_1 u_Lnk_Decode/iTxCount<0>2_SW4_FRB has(ve) been forward balanced into : u_Lnk_Decode/iTxCount<0>2_FRB.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_eof_n_int has(ve) been forward balanced into : u_Glink/u_intf/RX_LL_EOF1_FRB.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_sof_n has(ve) been forward balanced into : u_Glink/u_intf/RX_LL_SOF1_FRB.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n has(ve) been forward balanced into : u_Glink/u_intf/RX_LL_SRC_RDY1_FRB.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 has(ve) been forward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mxor_wr_rd_addr_xor0000_Result1_FRB.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 has(ve) been forward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mxor_binary_1_xor0004_Result1_FRB.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 has(ve) been forward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mxor_binary_1_xor0003_Result1_FRB.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 has(ve) been forward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mxor_binary_1_xor0002_Result1_FRB.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 has(ve) been forward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mxor_binary_1_xor0001_Result1_FRB.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 has(ve) been forward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mxor_wr_rd_addr_xor0002_Result1_FRB.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 has(ve) been forward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mxor_wr_rd_addr_xor0004_Result1_FRB.
	Register(s) u_Lnk_Decode/DAV32_FRB u_Glink/u_intf/Lnk_MessType_6 u_Glink/u_intf/Lnk_MessType_0 u_Glink/u_intf/Lnk_MessType_5 u_Glink/u_intf/Lnk_MessType_4 u_Glink/u_intf/Lnk_MessType_3 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00071_FRB.
	Register(s) u_Lnk_Decode/Lnk_Mess_Write31_FRB u_Glink/u_intf/Lnk_MessType_0 u_Lnk_Decode/DAV32_FRB u_Glink/u_intf/Lnk_MessType_6 u_Glink/u_intf/Lnk_MessType_3 u_Lnk_Decode/iTxCount<9>_SW0_FRB has(ve) been forward balanced into : u_Lnk_Decode/iTxCount<9>_FRB.
	Register(s) u_Lnk_Decode/RegData_cmp_eq00041_FRB u_Glink/u_intf/Lnk_MessType_7 u_Lnk_Decode/RegData_cmp_eq00071_FRB u_Lnk_Decode/RegData_cmp_eq00101_FRB u_Lnk_Decode/iTxCount<1>93_FRB u_Lnk_Decode/RegData_cmp_eq00001_FRB has(ve) been forward balanced into : u_Lnk_Decode/iTxCount<1>126_FRB.
	Register(s) u_Lnk_Decode/RegData_cmp_eq00041_FRB u_Glink/u_intf/Lnk_MessType_7 u_Lnk_Decode/RegData_cmp_eq00071_FRB u_Lnk_Decode/RegData_cmp_eq00211_FRB u_Lnk_Decode/iTxCount<2>30_FRB u_Lnk_Decode/RegData_cmp_eq00001_FRB has(ve) been forward balanced into : u_Lnk_Decode/iTxCount<2>61_FRB.
	Register(s) u_Lnk_Decode/RegData_cmp_eq00191_FRB u_Lnk_Decode/RegData_cmp_eq00031_FRB u_Lnk_Decode/RegData_cmp_eq00021_FRB u_Lnk_Decode/RegData_cmp_eq00011_FRB u_Lnk_Decode/RegData_cmp_eq00001_FRB has(ve) been forward balanced into : u_Lnk_Decode/iTxCount<3>_SW0_FRB.
	Register(s) u_Lnk_Decode/iTxCount<0>2_FRB u_Lnk_Decode/iTxCount<0>47_FRB u_Lnk_Decode/iTxCount<0>108_FRB u_Lnk_Decode/iTxCount<0>213_FRB has(ve) been forward balanced into : u_Lnk_Decode/iTxCount<0>239_FRB.
	Register(s) u_Lnk_Decode/iTxCount<0>510_FRB u_Glink/u_intf/Lnk_MessType_5 u_Glink/u_intf/Lnk_MessType_1 u_Glink/u_intf/Lnk_MessType_2 u_Glink/u_intf/Lnk_MessType_6 u_Glink/u_intf/Lnk_MessType_3 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00101_FRB.
	Register(s) u_Lnk_Decode/iTxCount<0>510_FRB u_Glink/u_intf/Lnk_MessType_6 u_Glink/u_intf/Lnk_MessType_1 u_Glink/u_intf/Lnk_MessType_2 u_Glink/u_intf/Lnk_MessType_3 u_Glink/u_intf/Lnk_MessType_5 has(ve) been forward balanced into : u_Lnk_Decode/RegData_cmp_eq00111_FRB.
	Register(s) u_LocalTrig/iLocalRateDiv_0 u_LocalTrig/iLocalRateDiv_1 has(ve) been forward balanced into : u_Trigger/Reg_DataOut<3>1_SW0_FRB.
	Register(s) u_RFDrive/DeltaDrive_2 u_RFDrive/DeltaDrive_1 u_RFDrive/DeltaDrive_3 u_RFDrive/DeltaDrive_4 u_RFDrive/DeltaDrive_5 u_RFDrive/IncCounter_cmp_le00001_SW0_FRB has(ve) been forward balanced into : u_RFDrive/IncCounter_cmp_le00001_FRB.
	Register(s) u_RFDrive/DeltaDrive_3 u_RFDrive/DeltaDrive_2 u_RFDrive/DeltaDrive_1 has(ve) been forward balanced into : u_RFDrive/IncCounter_cmp_le00001_SW1_FRB.
	Register(s) u_RFDrive/DeltaDrive_6 u_RFDrive/DeltaDrive_7 has(ve) been forward balanced into : u_RFDrive/IncCounter_cmp_le00001_SW0_FRB.
	Register(s) u_RFDrive/RampState_FSM_FFd5_BRB2 u_RFDrive/BitCntr_1_BRB1 u_RFDrive/BitCntr_0_BRB3 u_RFDrive/BitCntr_1_BRB3 u_RFDrive/DacSr_14_BRB3 u_RFDrive/RampState_FSM_FFd5_BRB3 has(ve) been forward balanced into : u_RFDrive/BitCntr_mux0000<2>1_FRB.
	Register(s) u_RFDrive/RampState_FSM_FFd5_BRB2 u_RFDrive/BitCntr_3_BRB1 u_RFDrive/BitCntr_2_BRB2 u_RFDrive/BitCntr_0_BRB1 u_RFDrive/BitCntr_2_BRB4 u_RFDrive/RampState_FSM_FFd5_BRB3 has(ve) been forward balanced into : u_RFDrive/BitCntr_mux0000<1>1_FRB.
	Register(s) u_RFDrive/RampState_FSM_FFd5_BRB2 u_RFDrive/BitCntr_3_BRB1 u_RFDrive/BitCntr_3_BRB2 u_RFDrive/BitCntr_0_BRB1 u_RFDrive/BitCntr_3_BRB4 u_RFDrive/RampState_FSM_FFd5_BRB3 has(ve) been forward balanced into : u_RFDrive/BitCntr_mux0000<0>_FRB.
	Register(s) u_RFDrive/RampState_FSM_FFd5_BRB3 u_RFDrive/BitCntr_0_BRB1 u_RFDrive/BitCntr_0_BRB2 u_RFDrive/BitCntr_0_BRB3 u_RFDrive/RampState_FSM_FFd5_BRB2 has(ve) been forward balanced into : u_RFDrive/BitCntr_mux0000<3>1_FRB.
	Register(s) u_RFDrive/RampState_FSM_FFd6_BRB0 u_RFDrive/RampState_FSM_FFd6_BRB1 u_RFDrive/ClrNewDrive_BRB2 u_RFDrive/RampState_FSM_FFd6_BRB3 u_RFDrive/RampState_FSM_FFd6_BRB4 u_RFDrive/RampState_FSM_FFd6_BRB5 has(ve) been forward balanced into : u_RFDrive/RampState_FSM_FFd6-In1_FRB.
	Register(s) u_SLOWADC/SampleCntr_1_BRB0 u_SLOWADC/SampleCntr_0_BRB1 u_SLOWADC/SampleCntr_1_BRB2 u_SLOWADC/SampleCntr_0_BRB2 has(ve) been forward balanced into : u_SLOWADC/SampleCntr_mux0000<2>1_FRB.
	Register(s) u_SLOWADC/SampleCntr_2_BRB0 u_SLOWADC/SampleCntr_0_BRB1 u_SLOWADC/SampleCntr_1_BRB2 u_SLOWADC/SampleCntr_2_BRB3 u_SLOWADC/SampleCntr_0_BRB2 has(ve) been forward balanced into : u_SLOWADC/SampleCntr_mux0000<1>1_FRB.
	Register(s) u_SLOWADC/SampleCntr_3_BRB0 u_SLOWADC/SampleCntr_0_BRB1 u_SLOWADC/SampleCntr_1_BRB2 u_SLOWADC/SampleCntr_2_BRB3 u_SLOWADC/SampleCntr_3_BRB4 u_SLOWADC/SampleCntr_0_BRB2 has(ve) been forward balanced into : u_SLOWADC/SampleCntr_mux0000<0>1_FRB.
	Register(s) u_SLOWADC/iChannelCntr_0_BRB0 u_SLOWADC/iChannelCntr_1_BRB3 u_SLOWADC/iChannelCntr_0_BRB2 u_SLOWADC/iChannelCntr_1_BRB1 has(ve) been forward balanced into : u_SLOWADC/iChannelCntr_mux0001<3>2_FRB.
	Register(s) u_SLOWADC/iChannelCntr_1_BRB0 u_SLOWADC/iChannelCntr_1_BRB1 u_SLOWADC/iChannelCntr_1_BRB2 u_SLOWADC/iChannelCntr_1_BRB3 has(ve) been forward balanced into : u_SLOWADC/iChannelCntr_mux0001<2>1_FRB.
	Register(s) u_SLOWADC/iChannelCntr_2_BRB0 u_SLOWADC/iChannelCntr_1_BRB1 u_SLOWADC/iChannelCntr_1_BRB2 u_SLOWADC/iChannelCntr_2_BRB3 u_SLOWADC/iChannelCntr_1_BRB3 has(ve) been forward balanced into : u_SLOWADC/iChannelCntr_mux0001<1>1_FRB.
	Register(s) u_SLOWADC/iChannelCntr_3_BRB0 u_SLOWADC/iChannelCntr_1_BRB1 u_SLOWADC/iChannelCntr_1_BRB2 u_SLOWADC/iChannelCntr_2_BRB3 u_SLOWADC/iChannelCntr_3_BRB4 u_SLOWADC/iChannelCntr_1_BRB3 has(ve) been forward balanced into : u_SLOWADC/iChannelCntr_mux0001<0>1_FRB.
	Register(s) u_Temp/ADCToCntr_7_BRB0 u_Temp/ADCToCntr_6_BRB1 u_Temp/ADCToCntr_7_BRB2 u_Temp/ADCToCntr_7_BRB3 u_Temp/ADCToCntr_6_BRB4 has(ve) been forward balanced into : u_Temp/ADCToCntr_mux0001<13>1_FRB.
	Register(s) u_Temp/ADCToCntr_7_BRB0 u_Temp/ADCToCntr_7_BRB1 u_Temp/ADCToCntr_7_BRB2 u_Temp/ADCToCntr_7_BRB3 u_Temp/ADCToCntr_7_BRB4 has(ve) been forward balanced into : u_Temp/ADCToCntr_mux0001<12>1_FRB.
	Register(s) u_Temp/TempState_2 u_Temp/TempState_7 has(ve) been forward balanced into : u_Temp/BitCntr_or000211_FRB.
	Register(s) u_Temp/iStatus_4_BRB0 u_Temp/iStatus_1_BRB1 u_Temp/iStatus_1_BRB2 u_Temp/iStatus_1_BRB3 has(ve) been forward balanced into : u_Temp/iStatus_1_mux00021_FRB.
	Register(s) u_Temp/iStatus_4_BRB0 u_Temp/iStatus_3_BRB1 u_Temp/iStatus_3_BRB2 u_Temp/iStatus_3_BRB3 has(ve) been forward balanced into : u_Temp/iStatus_3_mux00021_FRB.
	Register(s) u_fp_In/u_POT1_Dn/Cntr_2_BRB0 u_fp_In/u_POT1_Dn/Cntr_2_BRB1 u_fp_In/u_POT1_Dn/Cntr_2_BRB2 u_fp_In/u_POT1_Dn/Cntr_2_BRB3 has(ve) been forward balanced into : u_fp_In/u_POT1_Dn/Cntr_mux0000<2>1_FRB.
	Register(s) u_fp_In/u_POT1_Dn/Cntr_3_BRB0 u_fp_In/u_POT1_Dn/Cntr_3_BRB1 u_fp_In/u_POT1_Dn/Cntr_3_BRB2 u_fp_In/u_POT1_Dn/Cntr_3_BRB3 u_fp_In/u_POT1_Dn/Cntr_3_BRB4 u_fp_In/u_POT1_Dn/Cntr_3_BRB5 has(ve) been forward balanced into : u_fp_In/u_POT1_Dn/Cntr_mux0000<3>1_FRB.
	Register(s) u_fp_In/u_POT1_Dn/Cntr_7_BRB0 u_fp_In/u_POT1_Dn/Cntr_2_BRB0 u_fp_In/u_POT1_Dn/Cntr_7_BRB2 u_fp_In/u_POT1_Dn/Cntr_7_BRB3 u_fp_In/u_POT1_Dn/Cntr_7_BRB4 u_fp_In/u_POT1_Dn/Cntr_7_BRB5 has(ve) been forward balanced into : u_fp_In/u_POT1_Dn/Cntr_mux0000<7>1_FRB.
	Register(s) u_fp_In/u_POT1_Up/Cntr_2_BRB0 u_fp_In/u_POT1_Up/Cntr_2_BRB1 u_fp_In/u_POT1_Up/Cntr_2_BRB2 u_fp_In/u_POT1_Up/Cntr_2_BRB3 has(ve) been forward balanced into : u_fp_In/u_POT1_Up/Cntr_mux0000<2>1_FRB.
	Register(s) u_fp_In/u_POT1_Up/Cntr_3_BRB0 u_fp_In/u_POT1_Up/Cntr_3_BRB1 u_fp_In/u_POT1_Up/Cntr_3_BRB2 u_fp_In/u_POT1_Up/Cntr_3_BRB3 u_fp_In/u_POT1_Up/Dout_BRB8 u_fp_In/u_POT1_Up/Cntr_3_BRB5 has(ve) been forward balanced into : u_fp_In/u_POT1_Up/Cntr_mux0000<3>1_FRB.
	Register(s) u_fp_In/u_POT1_Up/Cntr_7_BRB0 u_fp_In/u_POT1_Up/Cntr_2_BRB0 u_fp_In/u_POT1_Up/Cntr_7_BRB2 u_fp_In/u_POT1_Up/Cntr_7_BRB3 u_fp_In/u_POT1_Up/Cntr_7_BRB4 u_fp_In/u_POT1_Up/Cntr_7_BRB5 has(ve) been forward balanced into : u_fp_In/u_POT1_Up/Cntr_mux0000<7>1_FRB.
	Register(s) u_fp_In/u_SW_FLT_RST/Cntr_2_BRB0 u_fp_In/u_SW_FLT_RST/Cntr_2_BRB1 u_fp_In/u_SW_FLT_RST/Cntr_2_BRB2 u_fp_In/u_SW_FLT_RST/Cntr_2_BRB3 has(ve) been forward balanced into : u_fp_In/u_SW_FLT_RST/Cntr_mux0000<2>1_FRB.
	Register(s) u_fp_In/u_SW_FLT_RST/Cntr_3_BRB0 u_fp_In/u_SW_FLT_RST/Cntr_3_BRB1 u_fp_In/u_SW_FLT_RST/Cntr_3_BRB2 u_fp_In/u_SW_FLT_RST/Cntr_3_BRB3 u_fp_In/u_SW_FLT_RST/Cntr_3_BRB4 u_fp_In/u_SW_FLT_RST/Cntr_3_BRB5 has(ve) been forward balanced into : u_fp_In/u_SW_FLT_RST/Cntr_mux0000<3>1_FRB.
	Register(s) u_fp_In/u_SW_FLT_RST/Cntr_7_BRB0 u_fp_In/u_SW_FLT_RST/Cntr_2_BRB0 u_fp_In/u_SW_FLT_RST/Cntr_7_BRB2 u_fp_In/u_SW_FLT_RST/Cntr_7_BRB3 u_fp_In/u_SW_FLT_RST/Cntr_7_BRB4 u_fp_In/u_SW_FLT_RST/Cntr_7_BRB5 has(ve) been forward balanced into : u_fp_In/u_SW_FLT_RST/Cntr_mux0000<7>1_FRB.
	Register(s) u_fp_In/u_SW_LOCAL/Cntr_2_BRB0 u_fp_In/u_SW_LOCAL/Cntr_2_BRB1 u_fp_In/u_SW_LOCAL/Cntr_2_BRB2 u_fp_In/u_SW_LOCAL/Cntr_2_BRB3 has(ve) been forward balanced into : u_fp_In/u_SW_LOCAL/Cntr_mux0000<2>1_FRB.
	Register(s) u_fp_In/u_SW_LOCAL/Cntr_3_BRB0 u_fp_In/u_SW_LOCAL/Cntr_3_BRB1 u_fp_In/u_SW_LOCAL/Cntr_3_BRB2 u_fp_In/u_SW_LOCAL/Cntr_3_BRB3 u_fp_In/u_SW_LOCAL/Cntr_3_BRB4 u_fp_In/u_SW_LOCAL/Cntr_3_BRB5 has(ve) been forward balanced into : u_fp_In/u_SW_LOCAL/Cntr_mux0000<3>1_FRB.
	Register(s) u_fp_In/u_SW_LOCAL/Cntr_7_BRB0 u_fp_In/u_SW_LOCAL/Cntr_2_BRB0 u_fp_In/u_SW_LOCAL/Cntr_7_BRB2 u_fp_In/u_SW_LOCAL/Cntr_7_BRB3 u_fp_In/u_SW_LOCAL/Cntr_7_BRB4 u_fp_In/u_SW_LOCAL/Cntr_7_BRB5 has(ve) been forward balanced into : u_fp_In/u_SW_LOCAL/Cntr_mux0000<7>1_FRB.
	Register(s) u_fp_In/u_SW_Spare1/Cntr_2_BRB0 u_fp_In/u_SW_Spare1/Cntr_2_BRB1 u_fp_In/u_SW_Spare1/Cntr_2_BRB2 u_fp_In/u_SW_Spare1/Cntr_2_BRB3 has(ve) been forward balanced into : u_fp_In/u_SW_Spare1/Cntr_mux0000<2>1_FRB.
	Register(s) u_fp_In/u_SW_Spare1/Cntr_3_BRB0 u_fp_In/u_SW_Spare1/Cntr_3_BRB1 u_fp_In/u_SW_Spare1/Cntr_3_BRB2 u_fp_In/u_SW_Spare1/Cntr_3_BRB3 u_fp_In/u_SW_Spare1/Dout_BRB8 u_fp_In/u_SW_Spare1/Cntr_3_BRB5 has(ve) been forward balanced into : u_fp_In/u_SW_Spare1/Cntr_mux0000<3>1_FRB.
	Register(s) u_fp_In/u_SW_Spare1/Cntr_7_BRB0 u_fp_In/u_SW_Spare1/Cntr_2_BRB0 u_fp_In/u_SW_Spare1/Cntr_7_BRB2 u_fp_In/u_SW_Spare1/Cntr_7_BRB3 u_fp_In/u_SW_Spare1/Cntr_7_BRB4 u_fp_In/u_SW_Spare1/Cntr_7_BRB5 has(ve) been forward balanced into : u_fp_In/u_SW_Spare1/Cntr_mux0000<7>1_FRB.
	Register(s) u_fp_In/u_SW_Spare2/Cntr_2_BRB0 u_fp_In/u_SW_Spare2/Cntr_2_BRB1 u_fp_In/u_SW_Spare2/Cntr_2_BRB2 u_fp_In/u_SW_Spare2/Cntr_2_BRB3 has(ve) been forward balanced into : u_fp_In/u_SW_Spare2/Cntr_mux0000<2>1_FRB.
	Register(s) u_fp_In/u_SW_Spare2/Cntr_3_BRB0 u_fp_In/u_SW_Spare2/Cntr_3_BRB1 u_fp_In/u_SW_Spare2/Cntr_3_BRB2 u_fp_In/u_SW_Spare2/Cntr_3_BRB3 u_fp_In/u_SW_Spare2/Dout_BRB8 u_fp_In/u_SW_Spare2/Cntr_3_BRB5 has(ve) been forward balanced into : u_fp_In/u_SW_Spare2/Cntr_mux0000<3>1_FRB.
	Register(s) u_fp_In/u_SW_Spare2/Cntr_7_BRB0 u_fp_In/u_SW_Spare2/Cntr_2_BRB0 u_fp_In/u_SW_Spare2/Cntr_7_BRB2 u_fp_In/u_SW_Spare2/Cntr_7_BRB3 u_fp_In/u_SW_Spare2/Cntr_7_BRB4 u_fp_In/u_SW_Spare2/Cntr_7_BRB5 has(ve) been forward balanced into : u_fp_In/u_SW_Spare2/Cntr_mux0000<7>1_FRB.
	Register(s) u_fp_In/u_sw_Trigen/Cntr_2_BRB0 u_fp_In/u_sw_Trigen/Cntr_2_BRB1 u_fp_In/u_sw_Trigen/Cntr_2_BRB2 u_fp_In/u_sw_Trigen/Cntr_2_BRB3 has(ve) been forward balanced into : u_fp_In/u_sw_Trigen/Cntr_mux0000<2>1_FRB.
	Register(s) u_fp_In/u_sw_Trigen/Cntr_3_BRB0 u_fp_In/u_sw_Trigen/Cntr_3_BRB1 u_fp_In/u_sw_Trigen/Cntr_3_BRB2 u_fp_In/u_sw_Trigen/Cntr_3_BRB3 u_fp_In/u_sw_Trigen/Cntr_3_BRB4 u_fp_In/u_sw_Trigen/Cntr_3_BRB5 has(ve) been forward balanced into : u_fp_In/u_sw_Trigen/Cntr_mux0000<3>1_FRB.
	Register(s) u_fp_In/u_sw_Trigen/Cntr_7_BRB0 u_fp_In/u_sw_Trigen/Cntr_2_BRB0 u_fp_In/u_sw_Trigen/Cntr_7_BRB2 u_fp_In/u_sw_Trigen/Cntr_7_BRB3 u_fp_In/u_sw_Trigen/Cntr_7_BRB4 u_fp_In/u_sw_Trigen/Cntr_7_BRB5 has(ve) been forward balanced into : u_fp_In/u_sw_Trigen/Cntr_mux0000<7>1_FRB.
	Register(s) u_sfp/Mem_Addr_1 u_sfp/Mem_Addr_2 has(ve) been forward balanced into : u_sfp/Mem_Addr_3_mux000021_FRB.
	Register(s) u_sfp/seq_State_FSM_FFd1_BRB0 u_sfp/seq_State_FSM_FFd1_BRB1 u_sfp/seq_State_FSM_FFd1_BRB2 u_sfp/seq_State_FSM_FFd1_BRB3 has(ve) been forward balanced into : u_sfp/seq_State_FSM_FFd1-In1_FRB.
	Register(s) u_CntlIntf/iCntlReg_0 has(ve) been backward balanced into : u_CntlIntf/iCntlReg_0_BRB0 u_CntlIntf/iCntlReg_0_BRB1 u_CntlIntf/iCntlReg_0_BRB2 u_CntlIntf/iCntlReg_0_BRB3 u_CntlIntf/iCntlReg_0_BRB4.
	Register(s) u_CntlIntf/iStatus_10 has(ve) been backward balanced into : u_CntlIntf/iStatus_10_BRB0 u_CntlIntf/iStatus_10_BRB1 u_CntlIntf/iStatus_10_BRB2 .
	Register(s) u_CntlIntf/iStatus_11 has(ve) been backward balanced into : u_CntlIntf/iStatus_11_BRB3 u_CntlIntf/iStatus_11_BRB4 u_CntlIntf/iStatus_11_BRB5.
	Register(s) u_Display/u_Display/BitCntr_0 has(ve) been backward balanced into : u_Display/u_Display/BitCntr_0_BRB0 u_Display/u_Display/BitCntr_0_BRB1 u_Display/u_Display/BitCntr_0_BRB4 u_Display/u_Display/BitCntr_0_BRB5.
	Register(s) u_Display/u_Display/BitCntr_1 has(ve) been backward balanced into : u_Display/u_Display/BitCntr_1_BRB0 u_Display/u_Display/BitCntr_1_BRB1 u_Display/u_Display/BitCntr_1_BRB3 .
	Register(s) u_Display/u_Display/BitCntr_2 has(ve) been backward balanced into : u_Display/u_Display/BitCntr_2_BRB0 u_Display/u_Display/BitCntr_2_BRB1 u_Display/u_Display/BitCntr_2_BRB2 u_Display/u_Display/BitCntr_2_BRB3 u_Display/u_Display/BitCntr_2_BRB4 u_Display/u_Display/BitCntr_2_BRB5.
	Register(s) u_Display/u_Display/DataOutSr_0 has(ve) been backward balanced into : u_Display/u_Display/DataOutSr_0_BRB0 u_Display/u_Display/DataOutSr_0_BRB1 u_Display/u_Display/DataOutSr_0_BRB3.
	Register(s) u_Display/u_Display/DataOutSr_1 has(ve) been backward balanced into : u_Display/u_Display/DataOutSr_1_BRB2 u_Display/u_Display/DataOutSr_1_BRB4 u_Display/u_Display/DataOutSr_1_BRB5.
	Register(s) u_Display/u_Display/DataOutSr_2 has(ve) been backward balanced into : u_Display/u_Display/DataOutSr_2_BRB2 u_Display/u_Display/DataOutSr_2_BRB4 u_Display/u_Display/DataOutSr_2_BRB5.
	Register(s) u_Display/u_Display/DataOutSr_3 has(ve) been backward balanced into : u_Display/u_Display/DataOutSr_3_BRB2 u_Display/u_Display/DataOutSr_3_BRB4 u_Display/u_Display/DataOutSr_3_BRB5.
	Register(s) u_Display/u_Display/DataOutSr_4 has(ve) been backward balanced into : u_Display/u_Display/DataOutSr_4_BRB2 u_Display/u_Display/DataOutSr_4_BRB4 u_Display/u_Display/DataOutSr_4_BRB5.
	Register(s) u_Display/u_Display/DataOutSr_5 has(ve) been backward balanced into : u_Display/u_Display/DataOutSr_5_BRB2 u_Display/u_Display/DataOutSr_5_BRB4 u_Display/u_Display/DataOutSr_5_BRB5.
	Register(s) u_Display/u_Display/DataOutSr_6 has(ve) been backward balanced into : u_Display/u_Display/DataOutSr_6_BRB2 u_Display/u_Display/DataOutSr_6_BRB4 u_Display/u_Display/DataOutSr_6_BRB5.
	Register(s) u_Display/u_Display/DataOutSr_7 has(ve) been backward balanced into : u_Display/u_Display/DataOutSr_7_BRB2 u_Display/u_Display/DataOutSr_7_BRB3 u_Display/u_Display/DataOutSr_7_BRB4 u_Display/u_Display/DataOutSr_7_BRB5.
	Register(s) u_Display/u_Display/DisplayChksum_0 has(ve) been backward balanced into : u_Display/u_Display/DisplayChksum_0_BRB1.
	Register(s) u_Display/u_Display/DisplayChksum_1 has(ve) been backward balanced into : u_Display/u_Display/DisplayChksum_1_BRB1.
	Register(s) u_Display/u_Display/DisplayChksum_2 has(ve) been backward balanced into : u_Display/u_Display/DisplayChksum_2_BRB1.
	Register(s) u_Display/u_Display/DisplayChksum_3 has(ve) been backward balanced into : u_Display/u_Display/DisplayChksum_3_BRB1.
	Register(s) u_Display/u_Display/DisplayChksum_4 has(ve) been backward balanced into : u_Display/u_Display/DisplayChksum_4_BRB1.
	Register(s) u_Display/u_Display/DisplayChksum_5 has(ve) been backward balanced into : u_Display/u_Display/DisplayChksum_5_BRB1.
	Register(s) u_Display/u_Display/DisplayChksum_6 has(ve) been backward balanced into : u_Display/u_Display/DisplayChksum_6_BRB1.
	Register(s) u_Display/u_Display/DisplayChksum_7 has(ve) been backward balanced into : u_Display/u_Display/DisplayChksum_7_BRB0 u_Display/u_Display/DisplayChksum_7_BRB1.
	Register(s) u_Display/u_Display/Fifo_Din_0 has(ve) been backward balanced into : u_Display/u_Display/Fifo_Din_0_BRB1 u_Display/u_Display/Fifo_Din_0_BRB3 u_Display/u_Display/Fifo_Din_0_BRB4 u_Display/u_Display/Fifo_Din_0_BRB5 u_Display/u_Display/Fifo_Din_0_BRB7 u_Display/u_Display/Fifo_Din_0_BRB8 u_Display/u_Display/Fifo_Din_0_BRB10 u_Display/u_Display/Fifo_Din_0_BRB16 u_Display/u_Display/Fifo_Din_0_BRB17 u_Display/u_Display/Fifo_Din_0_BRB18 u_Display/u_Display/Fifo_Din_0_BRB20 u_Display/u_Display/Fifo_Din_0_BRB21 u_Display/u_Display/Fifo_Din_0_BRB22.
	Register(s) u_Display/u_Display/Fifo_Din_1 has(ve) been backward balanced into : u_Display/u_Display/Fifo_Din_1_BRB3 u_Display/u_Display/Fifo_Din_1_BRB4 u_Display/u_Display/Fifo_Din_1_BRB5 u_Display/u_Display/Fifo_Din_1_BRB6 u_Display/u_Display/Fifo_Din_1_BRB9 u_Display/u_Display/Fifo_Din_1_BRB11 u_Display/u_Display/Fifo_Din_1_BRB13 u_Display/u_Display/Fifo_Din_1_BRB15 u_Display/u_Display/Fifo_Din_1_BRB17 u_Display/u_Display/Fifo_Din_1_BRB19 u_Display/u_Display/Fifo_Din_1_BRB20 u_Display/u_Display/Fifo_Din_1_BRB21.
	Register(s) u_Display/u_Display/Fifo_Din_2 has(ve) been backward balanced into : u_Display/u_Display/Fifo_Din_2_BRB0 u_Display/u_Display/Fifo_Din_2_BRB3 u_Display/u_Display/Fifo_Din_2_BRB4 u_Display/u_Display/Fifo_Din_2_BRB8 u_Display/u_Display/Fifo_Din_2_BRB9 u_Display/u_Display/Fifo_Din_2_BRB12 u_Display/u_Display/Fifo_Din_2_BRB16 u_Display/u_Display/Fifo_Din_2_BRB17 u_Display/u_Display/Fifo_Din_2_BRB18 u_Display/u_Display/Fifo_Din_2_BRB19 u_Display/u_Display/Fifo_Din_2_BRB21 u_Display/u_Display/Fifo_Din_2_BRB22 u_Display/u_Display/Fifo_Din_2_BRB23.
	Register(s) u_Display/u_Display/Fifo_Din_3 has(ve) been backward balanced into : u_Display/u_Display/Fifo_Din_3_BRB0 u_Display/u_Display/Fifo_Din_3_BRB3 u_Display/u_Display/Fifo_Din_3_BRB4 u_Display/u_Display/Fifo_Din_3_BRB8 u_Display/u_Display/Fifo_Din_3_BRB9 u_Display/u_Display/Fifo_Din_3_BRB12 u_Display/u_Display/Fifo_Din_3_BRB14 u_Display/u_Display/Fifo_Din_3_BRB16 u_Display/u_Display/Fifo_Din_3_BRB18 u_Display/u_Display/Fifo_Din_3_BRB19 u_Display/u_Display/Fifo_Din_3_BRB21 u_Display/u_Display/Fifo_Din_3_BRB22 u_Display/u_Display/Fifo_Din_3_BRB23.
	Register(s) u_Display/u_Display/Fifo_Din_4 has(ve) been backward balanced into : u_Display/u_Display/Fifo_Din_4_BRB0 u_Display/u_Display/Fifo_Din_4_BRB1 u_Display/u_Display/Fifo_Din_4_BRB3 u_Display/u_Display/Fifo_Din_4_BRB5 u_Display/u_Display/Fifo_Din_4_BRB6 u_Display/u_Display/Fifo_Din_4_BRB7 u_Display/u_Display/Fifo_Din_4_BRB11 u_Display/u_Display/Fifo_Din_4_BRB12 u_Display/u_Display/Fifo_Din_4_BRB14 u_Display/u_Display/Fifo_Din_4_BRB16 u_Display/u_Display/Fifo_Din_4_BRB18 u_Display/u_Display/Fifo_Din_4_BRB20 u_Display/u_Display/Fifo_Din_4_BRB22 u_Display/u_Display/Fifo_Din_4_BRB23 u_Display/u_Display/Fifo_Din_4_BRB25 u_Display/u_Display/Fifo_Din_4_BRB26 u_Display/u_Display/Fifo_Din_4_BRB27.
	Register(s) u_Display/u_Display/Fifo_Din_5 has(ve) been backward balanced into : u_Display/u_Display/Fifo_Din_5_BRB0 u_Display/u_Display/Fifo_Din_5_BRB1 u_Display/u_Display/Fifo_Din_5_BRB4 u_Display/u_Display/Fifo_Din_5_BRB5 u_Display/u_Display/Fifo_Din_5_BRB6 u_Display/u_Display/Fifo_Din_5_BRB7 u_Display/u_Display/Fifo_Din_5_BRB9 u_Display/u_Display/Fifo_Din_5_BRB11 u_Display/u_Display/Fifo_Din_5_BRB12 u_Display/u_Display/Fifo_Din_5_BRB15 u_Display/u_Display/Fifo_Din_5_BRB17 u_Display/u_Display/Fifo_Din_5_BRB18 u_Display/u_Display/Fifo_Din_5_BRB19 u_Display/u_Display/Fifo_Din_5_BRB22 u_Display/u_Display/Fifo_Din_5_BRB23 u_Display/u_Display/Fifo_Din_5_BRB24.
	Register(s) u_Display/u_Display/Fifo_Din_6 has(ve) been backward balanced into : u_Display/u_Display/Fifo_Din_6_BRB0 u_Display/u_Display/Fifo_Din_6_BRB3 u_Display/u_Display/Fifo_Din_6_BRB4 u_Display/u_Display/Fifo_Din_6_BRB13 u_Display/u_Display/Fifo_Din_6_BRB14 u_Display/u_Display/Fifo_Din_6_BRB16 u_Display/u_Display/Fifo_Din_6_BRB18 u_Display/u_Display/Fifo_Din_6_BRB20 u_Display/u_Display/Fifo_Din_6_BRB22 u_Display/u_Display/Fifo_Din_6_BRB23 u_Display/u_Display/Fifo_Din_6_BRB25 u_Display/u_Display/Fifo_Din_6_BRB26 u_Display/u_Display/Fifo_Din_6_BRB27.
	Register(s) u_Display/u_Display/Fifo_Din_7 has(ve) been backward balanced into : u_Display/u_Display/Fifo_Din_7_BRB0 u_Display/u_Display/Fifo_Din_7_BRB1 u_Display/u_Display/Fifo_Din_7_BRB2 u_Display/u_Display/Fifo_Din_7_BRB3 u_Display/u_Display/Fifo_Din_7_BRB4 u_Display/u_Display/Fifo_Din_7_BRB5.
	Register(s) u_Display/u_Display/StatusLatch_4 has(ve) been backward balanced into : u_Display/u_Display/StatusLatch_4_BRB0 u_Display/u_Display/StatusLatch_4_BRB2 .
	Register(s) u_Display/u_Display/StatusLatch_5 has(ve) been backward balanced into : u_Display/u_Display/StatusLatch_5_BRB1 u_Display/u_Display/StatusLatch_5_BRB3.
	Register(s) u_Display/u_Display/Tx_Start_Clr has(ve) been backward balanced into : u_Display/u_Display/Tx_Start_Clr_BRB0 u_Display/u_Display/Tx_Start_Clr_BRB1 u_Display/u_Display/Tx_Start_Clr_BRB2 u_Display/u_Display/Tx_Start_Clr_BRB3 u_Display/u_Display/Tx_Start_Clr_BRB4 .
	Register(s) u_Display/u_Display/iStatus_0 has(ve) been backward balanced into : u_Display/u_Display/iStatus_0_BRB0 .
	Register(s) u_Display/u_Display/iStatus_2 has(ve) been backward balanced into : u_Display/u_Display/iStatus_2_BRB0 .
	Register(s) u_Display/u_Display/iStatus_3 has(ve) been backward balanced into : u_Display/u_Display/iStatus_3_BRB0 .
	Register(s) u_Display/u_Display/iStatus_4 has(ve) been backward balanced into : u_Display/u_Display/iStatus_4_BRB0 .
	Register(s) u_Display/u_Display/iStatus_5 has(ve) been backward balanced into : u_Display/u_Display/iStatus_5_BRB0 u_Display/u_Display/iStatus_5_BRB1.
	Register(s) u_Display/u_alu/Datain_0_6 has(ve) been backward balanced into : u_Display/u_alu/Datain_0_6_BRB0 u_Display/u_alu/Datain_0_6_BRB1 u_Display/u_alu/Datain_0_6_BRB2.
	Register(s) u_Display/u_alu/MultA_0 has(ve) been backward balanced into : u_Display/u_alu/MultA_0_BRB2 .
	Register(s) u_Display/u_alu/MultA_4 has(ve) been backward balanced into : u_Display/u_alu/MultA_4_BRB0 .
	Register(s) u_Display/u_alu/MultB_1 has(ve) been backward balanced into : u_Display/u_alu/MultB_1_BRB0 u_Display/u_alu/MultB_1_BRB1 u_Display/u_alu/MultB_1_BRB3 u_Display/u_alu/MultB_1_BRB4 u_Display/u_alu/MultB_1_BRB5 .
	Register(s) u_Display/u_alu/MultB_2 has(ve) been backward balanced into : u_Display/u_alu/MultB_2_BRB0 u_Display/u_alu/MultB_2_BRB1 u_Display/u_alu/MultB_2_BRB2.
	Register(s) u_Display/u_alu/MultB_3 has(ve) been backward balanced into : u_Display/u_alu/MultB_3_BRB1 u_Display/u_alu/MultB_3_BRB2 u_Display/u_alu/MultB_3_BRB3 u_Display/u_alu/MultB_3_BRB5 u_Display/u_alu/MultB_3_BRB7.
	Register(s) u_Display/u_alu/MultB_4 has(ve) been backward balanced into : u_Display/u_alu/MultB_4_BRB0 u_Display/u_alu/MultB_4_BRB1 u_Display/u_alu/MultB_4_BRB2 .
	Register(s) u_Display/u_alu/MultB_6 has(ve) been backward balanced into : u_Display/u_alu/MultB_6_BRB0 u_Display/u_alu/MultB_6_BRB1 u_Display/u_alu/MultB_6_BRB2 u_Display/u_alu/MultB_6_BRB3 u_Display/u_alu/MultB_6_BRB4 u_Display/u_alu/MultB_6_BRB5.
	Register(s) u_Display/u_alu/NewDecimal_0 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_0_BRB1 u_Display/u_alu/NewDecimal_0_BRB3 u_Display/u_alu/NewDecimal_0_BRB4.
	Register(s) u_Display/u_alu/NewDecimal_1 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_1_BRB1 u_Display/u_alu/NewDecimal_1_BRB3 u_Display/u_alu/NewDecimal_1_BRB4.
	Register(s) u_Display/u_alu/NewDecimal_10 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_10_BRB1 u_Display/u_alu/NewDecimal_10_BRB3 u_Display/u_alu/NewDecimal_10_BRB4.
	Register(s) u_Display/u_alu/NewDecimal_11 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_11_BRB1 u_Display/u_alu/NewDecimal_11_BRB3 u_Display/u_alu/NewDecimal_11_BRB4.
	Register(s) u_Display/u_alu/NewDecimal_12 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_12_BRB1 u_Display/u_alu/NewDecimal_12_BRB3 u_Display/u_alu/NewDecimal_12_BRB4.
	Register(s) u_Display/u_alu/NewDecimal_13 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_13_BRB1 u_Display/u_alu/NewDecimal_13_BRB3 u_Display/u_alu/NewDecimal_13_BRB4.
	Register(s) u_Display/u_alu/NewDecimal_14 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_14_BRB1 u_Display/u_alu/NewDecimal_14_BRB2 u_Display/u_alu/NewDecimal_14_BRB3 u_Display/u_alu/NewDecimal_14_BRB4.
	Register(s) u_Display/u_alu/NewDecimal_15 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_15_BRB0 u_Display/u_alu/NewDecimal_15_BRB1 u_Display/u_alu/NewDecimal_15_BRB2 u_Display/u_alu/NewDecimal_15_BRB3 .
	Register(s) u_Display/u_alu/NewDecimal_16 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_16_BRB1.
	Register(s) u_Display/u_alu/NewDecimal_17 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_17_BRB1.
	Register(s) u_Display/u_alu/NewDecimal_18 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_18_BRB1.
	Register(s) u_Display/u_alu/NewDecimal_19 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_19_BRB0 u_Display/u_alu/NewDecimal_19_BRB1.
	Register(s) u_Display/u_alu/NewDecimal_2 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_2_BRB1 u_Display/u_alu/NewDecimal_2_BRB3 u_Display/u_alu/NewDecimal_2_BRB4.
	Register(s) u_Display/u_alu/NewDecimal_3 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_3_BRB1 u_Display/u_alu/NewDecimal_3_BRB3 u_Display/u_alu/NewDecimal_3_BRB4.
	Register(s) u_Display/u_alu/NewDecimal_4 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_4_BRB1 u_Display/u_alu/NewDecimal_4_BRB3 u_Display/u_alu/NewDecimal_4_BRB4.
	Register(s) u_Display/u_alu/NewDecimal_5 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_5_BRB1 u_Display/u_alu/NewDecimal_5_BRB3 u_Display/u_alu/NewDecimal_5_BRB4.
	Register(s) u_Display/u_alu/NewDecimal_6 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_6_BRB1 u_Display/u_alu/NewDecimal_6_BRB3 u_Display/u_alu/NewDecimal_6_BRB4.
	Register(s) u_Display/u_alu/NewDecimal_7 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_7_BRB1 u_Display/u_alu/NewDecimal_7_BRB3 u_Display/u_alu/NewDecimal_7_BRB4.
	Register(s) u_Display/u_alu/NewDecimal_8 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_8_BRB1 u_Display/u_alu/NewDecimal_8_BRB3 u_Display/u_alu/NewDecimal_8_BRB4.
	Register(s) u_Display/u_alu/NewDecimal_9 has(ve) been backward balanced into : u_Display/u_alu/NewDecimal_9_BRB1 u_Display/u_alu/NewDecimal_9_BRB3 u_Display/u_alu/NewDecimal_9_BRB4.
	Register(s) u_Display/u_alu/X1_4 has(ve) been backward balanced into : u_Display/u_alu/X1_4_BRB0 u_Display/u_alu/X1_4_BRB1 u_Display/u_alu/X1_4_BRB2 u_Display/u_alu/X1_4_BRB4 .
	Register(s) u_Display/u_alu/X1_5 has(ve) been backward balanced into : u_Display/u_alu/X1_5_BRB4.
	Register(s) u_Display/u_alu/X1_6 has(ve) been backward balanced into : u_Display/u_alu/X1_6_BRB0 .
	Register(s) u_Display/u_alu/X2_4 has(ve) been backward balanced into : u_Display/u_alu/X2_4_BRB0 u_Display/u_alu/X2_4_BRB2 u_Display/u_alu/X2_4_BRB3 u_Display/u_alu/X2_4_BRB9.
	Register(s) u_Display/u_alu/X2_5 has(ve) been backward balanced into : u_Display/u_alu/X2_5_BRB0 u_Display/u_alu/X2_5_BRB1 u_Display/u_alu/X2_5_BRB2 u_Display/u_alu/X2_5_BRB3 u_Display/u_alu/X2_5_BRB4.
	Register(s) u_Display/u_alu/X2_8 has(ve) been backward balanced into : u_Display/u_alu/X2_8_BRB2 .
	Register(s) u_Display/u_alu/Y1_5 has(ve) been backward balanced into : u_Display/u_alu/Y1_5_BRB0 u_Display/u_alu/Y1_5_BRB2 .
	Register(s) u_Display/u_alu/Y2_2 has(ve) been backward balanced into : u_Display/u_alu/Y2_2_BRB0.
	Register(s) u_Display/u_alu/Y2_3 has(ve) been backward balanced into : u_Display/u_alu/Y2_3_BRB0 u_Display/u_alu/Y2_3_BRB3 u_Display/u_alu/Y2_3_BRB4 u_Display/u_alu/Y2_3_BRB5.
	Register(s) u_Display/u_alu/Y2_4 has(ve) been backward balanced into : u_Display/u_alu/Y2_4_BRB0 .
	Register(s) u_Display/u_alu/Y2_5 has(ve) been backward balanced into : u_Display/u_alu/Y2_5_BRB0 u_Display/u_alu/Y2_5_BRB3 .
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_0 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_0_BRB1.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_1 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_1_BRB1 u_Display/u_alu/alu_bcd/DecInSr_1_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_10 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_10_BRB1 u_Display/u_alu/alu_bcd/DecInSr_10_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_11 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_11_BRB1 u_Display/u_alu/alu_bcd/DecInSr_11_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_12 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_12_BRB1 u_Display/u_alu/alu_bcd/DecInSr_12_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_13 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_13_BRB1 u_Display/u_alu/alu_bcd/DecInSr_13_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_14 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_14_BRB1 u_Display/u_alu/alu_bcd/DecInSr_14_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_15 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_15_BRB1 u_Display/u_alu/alu_bcd/DecInSr_15_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_16 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_16_BRB1 u_Display/u_alu/alu_bcd/DecInSr_16_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_17 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_17_BRB1 u_Display/u_alu/alu_bcd/DecInSr_17_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_18 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_18_BRB1 u_Display/u_alu/alu_bcd/DecInSr_18_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_19 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_19_BRB1 u_Display/u_alu/alu_bcd/DecInSr_19_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_2 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_2_BRB1 u_Display/u_alu/alu_bcd/DecInSr_2_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_3 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_3_BRB1 u_Display/u_alu/alu_bcd/DecInSr_3_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_4 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_4_BRB1 u_Display/u_alu/alu_bcd/DecInSr_4_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_5 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_5_BRB1 u_Display/u_alu/alu_bcd/DecInSr_5_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_6 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_6_BRB1 u_Display/u_alu/alu_bcd/DecInSr_6_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_7 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_7_BRB1 u_Display/u_alu/alu_bcd/DecInSr_7_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_8 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_8_BRB1 u_Display/u_alu/alu_bcd/DecInSr_8_BRB2.
	Register(s) u_Display/u_alu/alu_bcd/DecInSr_9 has(ve) been backward balanced into : u_Display/u_alu/alu_bcd/DecInSr_9_BRB1 u_Display/u_alu/alu_bcd/DecInSr_9_BRB2.
	Register(s) u_Display/u_alu/iDivisor_0 has(ve) been backward balanced into : u_Display/u_alu/iDivisor_0_BRB1 u_Display/u_alu/iDivisor_0_BRB2 u_Display/u_alu/iDivisor_0_BRB3 u_Display/u_alu/iDivisor_0_BRB5.
	Register(s) u_Display/u_alu/iDivisor_5 has(ve) been backward balanced into : u_Display/u_alu/iDivisor_5_BRB0 u_Display/u_alu/iDivisor_5_BRB1 u_Display/u_alu/iDivisor_5_BRB2.
	Register(s) u_FP/Gen_Fp[19].u_FpStrech/iStart_0 has(ve) been backward balanced into : u_FP/Gen_Fp[19].u_FpStrech/iStart_0_BRB0 u_FP/Gen_Fp[19].u_FpStrech/iStart_0_BRB1 u_FP/Gen_Fp[19].u_FpStrech/iStart_0_BRB2.
	Register(s) u_FastADC/u_BeamI/AddB has(ve) been backward balanced into : u_FastADC/u_BeamI/AddB_BRB1 u_FastADC/u_BeamI/AddB_BRB4 .
	Register(s) u_FastADC/u_BeamI/DivEn has(ve) been backward balanced into : u_FastADC/u_BeamI/DivEn_BRB0 u_FastADC/u_BeamI/DivEn_BRB1 u_FastADC/u_BeamI/DivEn_BRB3 u_FastADC/u_BeamI/DivEn_BRB4 .
	Register(s) u_FastADC/u_BeamI/FastADC_State_FSM_FFd5 has(ve) been backward balanced into : u_FastADC/u_BeamI/FastADC_State_FSM_FFd5_BRB0 u_FastADC/u_BeamI/FastADC_State_FSM_FFd5_BRB2.
	Register(s) u_FastADC/u_BeamI/LoadB has(ve) been backward balanced into : u_FastADC/u_BeamI/LoadB_BRB1 u_FastADC/u_BeamI/LoadB_BRB3 u_FastADC/u_BeamI/LoadB_BRB4.
	Register(s) u_FastADC/u_BeamI/WFM_Wr_0 has(ve) been backward balanced into : u_FastADC/u_BeamI/WFM_Wr_0_BRB1 u_FastADC/u_BeamI/WFM_Wr_0_BRB3 u_FastADC/u_BeamI/WFM_Wr_0_BRB4 u_FastADC/u_BeamI/WFM_Wr_0_BRB5.
	Register(s) u_FastADC/u_BeamI/iWFM_WAddr_6 has(ve) been backward balanced into : u_FastADC/u_BeamI/iWFM_WAddr_6_BRB1 u_FastADC/u_BeamI/iWFM_WAddr_6_BRB2 u_FastADC/u_BeamI/iWFM_WAddr_6_BRB3 u_FastADC/u_BeamI/iWFM_WAddr_6_BRB4.
	Register(s) u_FastADC/u_BeamI/iWFM_WAddr_7 has(ve) been backward balanced into : u_FastADC/u_BeamI/iWFM_WAddr_7_BRB2 .
	Register(s) u_FastADC/u_BeamI/iWFM_WAddr_8 has(ve) been backward balanced into : u_FastADC/u_BeamI/iWFM_WAddr_8_BRB1 .
	Register(s) u_FastADC/u_BeamV/AddB has(ve) been backward balanced into : u_FastADC/u_BeamV/AddB_BRB1 u_FastADC/u_BeamV/AddB_BRB4 .
	Register(s) u_FastADC/u_BeamV/DivEn has(ve) been backward balanced into : u_FastADC/u_BeamV/DivEn_BRB0 u_FastADC/u_BeamV/DivEn_BRB1 u_FastADC/u_BeamV/DivEn_BRB3 u_FastADC/u_BeamV/DivEn_BRB4 .
	Register(s) u_FastADC/u_BeamV/FastADC_State_FSM_FFd5 has(ve) been backward balanced into : u_FastADC/u_BeamV/FastADC_State_FSM_FFd5_BRB0 u_FastADC/u_BeamV/FastADC_State_FSM_FFd5_BRB1 u_FastADC/u_BeamV/FastADC_State_FSM_FFd5_BRB2.
	Register(s) u_FastADC/u_BeamV/LoadB has(ve) been backward balanced into : u_FastADC/u_BeamV/LoadB_BRB0 u_FastADC/u_BeamV/LoadB_BRB1 u_FastADC/u_BeamV/LoadB_BRB2 u_FastADC/u_BeamV/LoadB_BRB3 u_FastADC/u_BeamV/LoadB_BRB4.
	Register(s) u_FastADC/u_BeamV/WFM_Wr_0 has(ve) been backward balanced into : u_FastADC/u_BeamV/WFM_Wr_0_BRB1 u_FastADC/u_BeamV/WFM_Wr_0_BRB3 u_FastADC/u_BeamV/WFM_Wr_0_BRB4 u_FastADC/u_BeamV/WFM_Wr_0_BRB5.
	Register(s) u_FastADC/u_BeamV/iWFM_WAddr_6 has(ve) been backward balanced into : u_FastADC/u_BeamV/iWFM_WAddr_6_BRB1 u_FastADC/u_BeamV/iWFM_WAddr_6_BRB2 u_FastADC/u_BeamV/iWFM_WAddr_6_BRB3 u_FastADC/u_BeamV/iWFM_WAddr_6_BRB4.
	Register(s) u_FastADC/u_BeamV/iWFM_WAddr_7 has(ve) been backward balanced into : u_FastADC/u_BeamV/iWFM_WAddr_7_BRB2 .
	Register(s) u_FastADC/u_BeamV/iWFM_WAddr_8 has(ve) been backward balanced into : u_FastADC/u_BeamV/iWFM_WAddr_8_BRB1 .
	Register(s) u_FastADC/u_FWDPWR/AddB has(ve) been backward balanced into : u_FastADC/u_FWDPWR/AddB_BRB1 u_FastADC/u_FWDPWR/AddB_BRB4 .
	Register(s) u_FastADC/u_FWDPWR/DivEn has(ve) been backward balanced into : u_FastADC/u_FWDPWR/DivEn_BRB0 u_FastADC/u_FWDPWR/DivEn_BRB1 u_FastADC/u_FWDPWR/DivEn_BRB3 u_FastADC/u_FWDPWR/DivEn_BRB4 .
	Register(s) u_FastADC/u_FWDPWR/FastADC_State_FSM_FFd5 has(ve) been backward balanced into : u_FastADC/u_FWDPWR/FastADC_State_FSM_FFd5_BRB0 u_FastADC/u_FWDPWR/FastADC_State_FSM_FFd5_BRB2.
	Register(s) u_FastADC/u_FWDPWR/LoadB has(ve) been backward balanced into : u_FastADC/u_FWDPWR/LoadB_BRB1 u_FastADC/u_FWDPWR/LoadB_BRB3 u_FastADC/u_FWDPWR/LoadB_BRB4.
	Register(s) u_FastADC/u_FWDPWR/WFM_Wr_0 has(ve) been backward balanced into : u_FastADC/u_FWDPWR/WFM_Wr_0_BRB1 u_FastADC/u_FWDPWR/WFM_Wr_0_BRB3 u_FastADC/u_FWDPWR/WFM_Wr_0_BRB4 u_FastADC/u_FWDPWR/WFM_Wr_0_BRB5.
	Register(s) u_FastADC/u_FWDPWR/iWFM_WAddr_6 has(ve) been backward balanced into : u_FastADC/u_FWDPWR/iWFM_WAddr_6_BRB1 u_FastADC/u_FWDPWR/iWFM_WAddr_6_BRB2 u_FastADC/u_FWDPWR/iWFM_WAddr_6_BRB3 u_FastADC/u_FWDPWR/iWFM_WAddr_6_BRB4.
	Register(s) u_FastADC/u_FWDPWR/iWFM_WAddr_7 has(ve) been backward balanced into : u_FastADC/u_FWDPWR/iWFM_WAddr_7_BRB2 .
	Register(s) u_FastADC/u_FWDPWR/iWFM_WAddr_8 has(ve) been backward balanced into : u_FastADC/u_FWDPWR/iWFM_WAddr_8_BRB1 .
	Register(s) u_FastADC/u_REFLPWR/AddB has(ve) been backward balanced into : u_FastADC/u_REFLPWR/AddB_BRB1 u_FastADC/u_REFLPWR/AddB_BRB4 .
	Register(s) u_FastADC/u_REFLPWR/DivEn has(ve) been backward balanced into : u_FastADC/u_REFLPWR/DivEn_BRB0 u_FastADC/u_REFLPWR/DivEn_BRB1 u_FastADC/u_REFLPWR/DivEn_BRB3 u_FastADC/u_REFLPWR/DivEn_BRB4 .
	Register(s) u_FastADC/u_REFLPWR/FastADC_State_FSM_FFd5 has(ve) been backward balanced into : u_FastADC/u_REFLPWR/FastADC_State_FSM_FFd5_BRB0 u_FastADC/u_REFLPWR/FastADC_State_FSM_FFd5_BRB2.
	Register(s) u_FastADC/u_REFLPWR/LoadB has(ve) been backward balanced into : u_FastADC/u_REFLPWR/LoadB_BRB1 u_FastADC/u_REFLPWR/LoadB_BRB3 u_FastADC/u_REFLPWR/LoadB_BRB4.
	Register(s) u_FastADC/u_REFLPWR/WFM_Wr_0 has(ve) been backward balanced into : u_FastADC/u_REFLPWR/WFM_Wr_0_BRB1 u_FastADC/u_REFLPWR/WFM_Wr_0_BRB3 u_FastADC/u_REFLPWR/WFM_Wr_0_BRB4 u_FastADC/u_REFLPWR/WFM_Wr_0_BRB5.
	Register(s) u_FastADC/u_REFLPWR/iWFM_WAddr_6 has(ve) been backward balanced into : u_FastADC/u_REFLPWR/iWFM_WAddr_6_BRB1 u_FastADC/u_REFLPWR/iWFM_WAddr_6_BRB2 u_FastADC/u_REFLPWR/iWFM_WAddr_6_BRB3 u_FastADC/u_REFLPWR/iWFM_WAddr_6_BRB4.
	Register(s) u_FastADC/u_REFLPWR/iWFM_WAddr_7 has(ve) been backward balanced into : u_FastADC/u_REFLPWR/iWFM_WAddr_7_BRB2 .
	Register(s) u_FastADC/u_REFLPWR/iWFM_WAddr_8 has(ve) been backward balanced into : u_FastADC/u_REFLPWR/iWFM_WAddr_8_BRB1 .
	Register(s) u_FastADC/u_ad9228/DataStrbSr_0 has(ve) been backward balanced into : u_FastADC/u_ad9228/DataStrbSr_0_BRB1.
	Register(s) u_FastADC/u_ad9228/DataStrbSr_1 has(ve) been backward balanced into : u_FastADC/u_ad9228/DataStrbSr_1_BRB0 u_FastADC/u_ad9228/DataStrbSr_1_BRB1.
	Register(s) u_FastADC/u_ad9228/DataStrbSr_2 has(ve) been backward balanced into : u_FastADC/u_ad9228/DataStrbSr_2_BRB0 u_FastADC/u_ad9228/DataStrbSr_2_BRB1.
	Register(s) u_FastADC/u_ad9228/DataStrbSr_3 has(ve) been backward balanced into : u_FastADC/u_ad9228/DataStrbSr_3_BRB0 u_FastADC/u_ad9228/DataStrbSr_3_BRB1.
	Register(s) u_FastADC/u_ad9228/DataStrbSr_4 has(ve) been backward balanced into : u_FastADC/u_ad9228/DataStrbSr_4_BRB0 u_FastADC/u_ad9228/DataStrbSr_4_BRB1.
	Register(s) u_FaultGen/ByPassReg_15 has(ve) been backward balanced into : u_FaultGen/ByPassReg_15_BRB0 .
	Register(s) u_FaultGen/ByPassReg_27 has(ve) been backward balanced into : u_FaultGen/ByPassReg_27_BRB1 u_FaultGen/ByPassReg_27_BRB3.
	Register(s) u_FaultGen/ByPassReg_31 has(ve) been backward balanced into : u_FaultGen/ByPassReg_31_BRB0 u_FaultGen/ByPassReg_31_BRB2 .
	Register(s) u_FaultGen/ByPassReg_7 has(ve) been backward balanced into : u_FaultGen/ByPassReg_7_BRB1 u_FaultGen/ByPassReg_7_BRB3.
	Register(s) u_FaultGen/LatchedEnabledFaults_11 has(ve) been backward balanced into : u_FaultGen/LatchedEnabledFaults_11_BRB1 .
	Register(s) u_FaultGen/LatchedEnabledFaults_14 has(ve) been backward balanced into : u_FaultGen/LatchedEnabledFaults_14_BRB1 .
	Register(s) u_FaultGen/LatchedEnabledFaults_15 has(ve) been backward balanced into : u_FaultGen/LatchedEnabledFaults_15_BRB1 u_FaultGen/LatchedEnabledFaults_15_BRB2.
	Register(s) u_FaultGen/LatchedEnabledFaults_5 has(ve) been backward balanced into : u_FaultGen/LatchedEnabledFaults_5_BRB1 .
	Register(s) u_FaultGen/LatchedEnabledFaults_7 has(ve) been backward balanced into : u_FaultGen/LatchedEnabledFaults_7_BRB1 .
	Register(s) u_FaultGen/iMagTrigEn has(ve) been backward balanced into : u_FaultGen/iMagTrigEn_BRB0 u_FaultGen/iMagTrigEn_BRB1 u_FaultGen/iMagTrigEn_BRB2 u_FaultGen/iMagTrigEn_BRB3 u_FaultGen/iMagTrigEn_BRB4 u_FaultGen/iMagTrigEn_BRB5.
	Register(s) u_FaultGen/iStatusLatch_4 has(ve) been backward balanced into : u_FaultGen/iStatusLatch_4_BRB1 .
	Register(s) u_FaultGen/iStatusLatch_5 has(ve) been backward balanced into : u_FaultGen/iStatusLatch_5_BRB2.
	Register(s) u_Flash/BlkCntr_1 has(ve) been backward balanced into : u_Flash/BlkCntr_1_BRB2 u_Flash/BlkCntr_1_BRB3 .
	Register(s) u_Flash/BlkCntr_2 has(ve) been backward balanced into : u_Flash/BlkCntr_2_BRB0 u_Flash/BlkCntr_2_BRB1 u_Flash/BlkCntr_2_BRB2 u_Flash/BlkCntr_2_BRB3 u_Flash/BlkCntr_2_BRB4.
	Register(s) u_Flash/Return_State_0 has(ve) been backward balanced into : u_Flash/Return_State_0_BRB0 u_Flash/Return_State_0_BRB1 u_Flash/Return_State_0_BRB5.
	Register(s) u_Flash/Return_State_10 has(ve) been backward balanced into : u_Flash/Return_State_10_BRB0 u_Flash/Return_State_10_BRB4.
	Register(s) u_Flash/Return_State_11 has(ve) been backward balanced into : u_Flash/Return_State_11_BRB0 u_Flash/Return_State_11_BRB1 u_Flash/Return_State_11_BRB4.
	Register(s) u_Flash/Return_State_14 has(ve) been backward balanced into : u_Flash/Return_State_14_BRB0 u_Flash/Return_State_14_BRB4.
	Register(s) u_Flash/Return_State_15 has(ve) been backward balanced into : u_Flash/Return_State_15_BRB0 u_Flash/Return_State_15_BRB4.
	Register(s) u_Flash/Return_State_16 has(ve) been backward balanced into : u_Flash/Return_State_16_BRB0 u_Flash/Return_State_16_BRB4.
	Register(s) u_Flash/Return_State_17 has(ve) been backward balanced into : u_Flash/Return_State_17_BRB0 u_Flash/Return_State_17_BRB1 u_Flash/Return_State_17_BRB5.
	Register(s) u_Flash/Return_State_21 has(ve) been backward balanced into : u_Flash/Return_State_21_BRB0 u_Flash/Return_State_21_BRB4.
	Register(s) u_Flash/Return_State_22 has(ve) been backward balanced into : u_Flash/Return_State_22_BRB0 u_Flash/Return_State_22_BRB4.
	Register(s) u_Flash/Return_State_24 has(ve) been backward balanced into : u_Flash/Return_State_24_BRB0 u_Flash/Return_State_24_BRB4.
	Register(s) u_Flash/Return_State_25 has(ve) been backward balanced into : u_Flash/Return_State_25_BRB0 u_Flash/Return_State_25_BRB1 u_Flash/Return_State_25_BRB2 u_Flash/Return_State_25_BRB3 u_Flash/Return_State_25_BRB4.
	Register(s) u_Flash/Return_State_28 has(ve) been backward balanced into : u_Flash/Return_State_28_BRB0 u_Flash/Return_State_28_BRB1 u_Flash/Return_State_28_BRB2 u_Flash/Return_State_28_BRB5.
	Register(s) u_Flash/Return_State_3 has(ve) been backward balanced into : u_Flash/Return_State_3_BRB0 u_Flash/Return_State_3_BRB4.
	Register(s) u_Flash/Return_State_5 has(ve) been backward balanced into : u_Flash/Return_State_5_BRB0 u_Flash/Return_State_5_BRB4.
	Register(s) u_Flash/Return_State_6 has(ve) been backward balanced into : u_Flash/Return_State_6_BRB0 u_Flash/Return_State_6_BRB4.
	Register(s) u_Flash/Return_State_8 has(ve) been backward balanced into : u_Flash/Return_State_8_BRB0 u_Flash/Return_State_8_BRB4.
	Register(s) u_Flash/Return_State_9 has(ve) been backward balanced into : u_Flash/Return_State_9_BRB0 u_Flash/Return_State_9_BRB4.
	Register(s) u_Flash/iBlkAddr_0 has(ve) been backward balanced into : u_Flash/iBlkAddr_0_BRB0 u_Flash/iBlkAddr_0_BRB2 u_Flash/iBlkAddr_0_BRB4 .
	Register(s) u_Flash/iBlkAddr_1 has(ve) been backward balanced into : u_Flash/iBlkAddr_1_BRB0 u_Flash/iBlkAddr_1_BRB2 u_Flash/iBlkAddr_1_BRB4 .
	Register(s) u_Flash/iBlkAddr_10 has(ve) been backward balanced into : u_Flash/iBlkAddr_10_BRB0 u_Flash/iBlkAddr_10_BRB2 u_Flash/iBlkAddr_10_BRB4 .
	Register(s) u_Flash/iBlkAddr_11 has(ve) been backward balanced into : u_Flash/iBlkAddr_11_BRB0 u_Flash/iBlkAddr_11_BRB2 u_Flash/iBlkAddr_11_BRB4 .
	Register(s) u_Flash/iBlkAddr_12 has(ve) been backward balanced into : u_Flash/iBlkAddr_12_BRB0 u_Flash/iBlkAddr_12_BRB2 u_Flash/iBlkAddr_12_BRB4 .
	Register(s) u_Flash/iBlkAddr_13 has(ve) been backward balanced into : u_Flash/iBlkAddr_13_BRB0 u_Flash/iBlkAddr_13_BRB2 u_Flash/iBlkAddr_13_BRB4 .
	Register(s) u_Flash/iBlkAddr_14 has(ve) been backward balanced into : u_Flash/iBlkAddr_14_BRB0 u_Flash/iBlkAddr_14_BRB2 u_Flash/iBlkAddr_14_BRB4 .
	Register(s) u_Flash/iBlkAddr_15 has(ve) been backward balanced into : u_Flash/iBlkAddr_15_BRB0 u_Flash/iBlkAddr_15_BRB2 u_Flash/iBlkAddr_15_BRB4 .
	Register(s) u_Flash/iBlkAddr_16 has(ve) been backward balanced into : u_Flash/iBlkAddr_16_BRB0 u_Flash/iBlkAddr_16_BRB2 u_Flash/iBlkAddr_16_BRB4 .
	Register(s) u_Flash/iBlkAddr_17 has(ve) been backward balanced into : u_Flash/iBlkAddr_17_BRB0 u_Flash/iBlkAddr_17_BRB2 u_Flash/iBlkAddr_17_BRB4 .
	Register(s) u_Flash/iBlkAddr_18 has(ve) been backward balanced into : u_Flash/iBlkAddr_18_BRB0 u_Flash/iBlkAddr_18_BRB2 u_Flash/iBlkAddr_18_BRB4 .
	Register(s) u_Flash/iBlkAddr_19 has(ve) been backward balanced into : u_Flash/iBlkAddr_19_BRB0 u_Flash/iBlkAddr_19_BRB2 u_Flash/iBlkAddr_19_BRB4 .
	Register(s) u_Flash/iBlkAddr_2 has(ve) been backward balanced into : u_Flash/iBlkAddr_2_BRB0 u_Flash/iBlkAddr_2_BRB2 u_Flash/iBlkAddr_2_BRB4 .
	Register(s) u_Flash/iBlkAddr_20 has(ve) been backward balanced into : u_Flash/iBlkAddr_20_BRB0 u_Flash/iBlkAddr_20_BRB2 u_Flash/iBlkAddr_20_BRB4 .
	Register(s) u_Flash/iBlkAddr_21 has(ve) been backward balanced into : u_Flash/iBlkAddr_21_BRB0 u_Flash/iBlkAddr_21_BRB2 u_Flash/iBlkAddr_21_BRB4 .
	Register(s) u_Flash/iBlkAddr_22 has(ve) been backward balanced into : u_Flash/iBlkAddr_22_BRB0 u_Flash/iBlkAddr_22_BRB2 u_Flash/iBlkAddr_22_BRB4 .
	Register(s) u_Flash/iBlkAddr_23 has(ve) been backward balanced into : u_Flash/iBlkAddr_23_BRB0 u_Flash/iBlkAddr_23_BRB2 u_Flash/iBlkAddr_23_BRB4 .
	Register(s) u_Flash/iBlkAddr_24 has(ve) been backward balanced into : u_Flash/iBlkAddr_24_BRB0 u_Flash/iBlkAddr_24_BRB1 u_Flash/iBlkAddr_24_BRB2 u_Flash/iBlkAddr_24_BRB3 u_Flash/iBlkAddr_24_BRB4 u_Flash/iBlkAddr_24_BRB5.
	Register(s) u_Flash/iBlkAddr_3 has(ve) been backward balanced into : u_Flash/iBlkAddr_3_BRB0 u_Flash/iBlkAddr_3_BRB2 u_Flash/iBlkAddr_3_BRB4 .
	Register(s) u_Flash/iBlkAddr_4 has(ve) been backward balanced into : u_Flash/iBlkAddr_4_BRB0 u_Flash/iBlkAddr_4_BRB2 u_Flash/iBlkAddr_4_BRB4 .
	Register(s) u_Flash/iBlkAddr_5 has(ve) been backward balanced into : u_Flash/iBlkAddr_5_BRB0 u_Flash/iBlkAddr_5_BRB2 u_Flash/iBlkAddr_5_BRB4 .
	Register(s) u_Flash/iBlkAddr_6 has(ve) been backward balanced into : u_Flash/iBlkAddr_6_BRB0 u_Flash/iBlkAddr_6_BRB2 u_Flash/iBlkAddr_6_BRB4 .
	Register(s) u_Flash/iBlkAddr_7 has(ve) been backward balanced into : u_Flash/iBlkAddr_7_BRB0 u_Flash/iBlkAddr_7_BRB2 u_Flash/iBlkAddr_7_BRB4 .
	Register(s) u_Flash/iBlkAddr_8 has(ve) been backward balanced into : u_Flash/iBlkAddr_8_BRB0 u_Flash/iBlkAddr_8_BRB2 u_Flash/iBlkAddr_8_BRB4 .
	Register(s) u_Flash/iBlkAddr_9 has(ve) been backward balanced into : u_Flash/iBlkAddr_9_BRB0 u_Flash/iBlkAddr_9_BRB2 u_Flash/iBlkAddr_9_BRB4 .
	Register(s) u_Flash/iFlash_Status_0 has(ve) been backward balanced into : u_Flash/iFlash_Status_0_BRB0 u_Flash/iFlash_Status_0_BRB2 .
	Register(s) u_Flash/iFlash_Status_1 has(ve) been backward balanced into : u_Flash/iFlash_Status_1_BRB0 u_Flash/iFlash_Status_1_BRB2 .
	Register(s) u_Flash/iFlash_Status_10 has(ve) been backward balanced into : u_Flash/iFlash_Status_10_BRB0 u_Flash/iFlash_Status_10_BRB1 u_Flash/iFlash_Status_10_BRB3 u_Flash/iFlash_Status_10_BRB4 u_Flash/iFlash_Status_10_BRB5 u_Flash/iFlash_Status_10_BRB8 .
	Register(s) u_Flash/iFlash_Status_11 has(ve) been backward balanced into : u_Flash/iFlash_Status_11_BRB0 u_Flash/iFlash_Status_11_BRB2 .
	Register(s) u_Flash/iFlash_Status_12 has(ve) been backward balanced into : u_Flash/iFlash_Status_12_BRB0 u_Flash/iFlash_Status_12_BRB2 .
	Register(s) u_Flash/iFlash_Status_13 has(ve) been backward balanced into : u_Flash/iFlash_Status_13_BRB0 u_Flash/iFlash_Status_13_BRB2 .
	Register(s) u_Flash/iFlash_Status_14 has(ve) been backward balanced into : u_Flash/iFlash_Status_14_BRB0 u_Flash/iFlash_Status_14_BRB2 .
	Register(s) u_Flash/iFlash_Status_15 has(ve) been backward balanced into : u_Flash/iFlash_Status_15_BRB0 u_Flash/iFlash_Status_15_BRB1 u_Flash/iFlash_Status_15_BRB2 u_Flash/iFlash_Status_15_BRB3.
	Register(s) u_Flash/iFlash_Status_2 has(ve) been backward balanced into : u_Flash/iFlash_Status_2_BRB0 u_Flash/iFlash_Status_2_BRB2 .
	Register(s) u_Flash/iFlash_Status_3 has(ve) been backward balanced into : u_Flash/iFlash_Status_3_BRB0 u_Flash/iFlash_Status_3_BRB2 .
	Register(s) u_Flash/iFlash_Status_4 has(ve) been backward balanced into : u_Flash/iFlash_Status_4_BRB0 u_Flash/iFlash_Status_4_BRB2 .
	Register(s) u_Flash/iFlash_Status_5 has(ve) been backward balanced into : u_Flash/iFlash_Status_5_BRB0 u_Flash/iFlash_Status_5_BRB2 .
	Register(s) u_Flash/iFlash_Status_6 has(ve) been backward balanced into : u_Flash/iFlash_Status_6_BRB0 u_Flash/iFlash_Status_6_BRB2 .
	Register(s) u_Flash/iFlash_Status_7 has(ve) been backward balanced into : u_Flash/iFlash_Status_7_BRB0 u_Flash/iFlash_Status_7_BRB1 u_Flash/iFlash_Status_7_BRB2 u_Flash/iFlash_Status_7_BRB4 u_Flash/iFlash_Status_7_BRB6 u_Flash/iFlash_Status_7_BRB7 .
	Register(s) u_Flash/iFlash_Status_8 has(ve) been backward balanced into : u_Flash/iFlash_Status_8_BRB0 u_Flash/iFlash_Status_8_BRB1 u_Flash/iFlash_Status_8_BRB2 u_Flash/iFlash_Status_8_BRB3 u_Flash/iFlash_Status_8_BRB4 u_Flash/iFlash_Status_8_BRB6 u_Flash/iFlash_Status_8_BRB7 u_Flash/iFlash_Status_8_BRB9 u_Flash/iFlash_Status_8_BRB10.
	Register(s) u_Flow/iFaultLatch_1 has(ve) been backward balanced into : u_Flow/iFaultLatch_1_BRB0 u_Flow/iFaultLatch_1_BRB3.
	Register(s) u_Flow/iFaultLatch_3 has(ve) been backward balanced into : u_Flow/iFaultLatch_3_BRB0 u_Flow/iFaultLatch_3_BRB2 u_Flow/iFaultLatch_3_BRB3.
	Register(s) u_Flow/iFaultLatch_5 has(ve) been backward balanced into : u_Flow/iFaultLatch_5_BRB1 .
	Register(s) u_Glink/u_intf/Active has(ve) been backward balanced into : u_Glink/u_intf/Active_BRB0 u_Glink/u_intf/Active_BRB2 u_Glink/u_intf/Active_BRB3 .
	Register(s) u_Glink/u_intf/Lnk_DataOut_0 has(ve) been backward balanced into : u_Glink/u_intf/Lnk_DataOut_0_BRB0 u_Glink/u_intf/Lnk_DataOut_0_BRB1 u_Glink/u_intf/Lnk_DataOut_0_BRB2 u_Glink/u_intf/Lnk_DataOut_0_BRB3 .
	Register(s) u_Glink/u_intf/Lnk_DataOut_1 has(ve) been backward balanced into : u_Glink/u_intf/Lnk_DataOut_1_BRB0 u_Glink/u_intf/Lnk_DataOut_1_BRB3 .
	Register(s) u_Glink/u_intf/Lnk_DataOut_2 has(ve) been backward balanced into : u_Glink/u_intf/Lnk_DataOut_2_BRB0 u_Glink/u_intf/Lnk_DataOut_2_BRB3 .
	Register(s) u_Glink/u_intf/Lnk_DataOut_3 has(ve) been backward balanced into : u_Glink/u_intf/Lnk_DataOut_3_BRB0 u_Glink/u_intf/Lnk_DataOut_3_BRB3 .
	Register(s) u_Glink/u_intf/Lnk_DataOut_4 has(ve) been backward balanced into : u_Glink/u_intf/Lnk_DataOut_4_BRB0 u_Glink/u_intf/Lnk_DataOut_4_BRB3 .
	Register(s) u_Glink/u_intf/Lnk_DataOut_5 has(ve) been backward balanced into : u_Glink/u_intf/Lnk_DataOut_5_BRB0 u_Glink/u_intf/Lnk_DataOut_5_BRB3 .
	Register(s) u_Glink/u_intf/Lnk_DataOut_6 has(ve) been backward balanced into : u_Glink/u_intf/Lnk_DataOut_6_BRB0 u_Glink/u_intf/Lnk_DataOut_6_BRB3 .
	Register(s) u_Glink/u_intf/Lnk_DataOut_7 has(ve) been backward balanced into : u_Glink/u_intf/Lnk_DataOut_7_BRB0 u_Glink/u_intf/Lnk_DataOut_7_BRB3 .
	Register(s) u_Glink/u_intf/Lnk_MessStrb has(ve) been backward balanced into : u_Glink/u_intf/Lnk_MessStrb_BRB2 .
	Register(s) u_Glink/u_intf/TX_LL_EOF has(ve) been backward balanced into : u_Glink/u_intf/TX_LL_EOF_BRB0 u_Glink/u_intf/TX_LL_EOF_BRB1 u_Glink/u_intf/TX_LL_EOF_BRB2 u_Glink/u_intf/TX_LL_EOF_BRB3 u_Glink/u_intf/TX_LL_EOF_BRB4.
	Register(s) u_Glink/u_intf/TX_LL_SOF has(ve) been backward balanced into : u_Glink/u_intf/TX_LL_SOF_BRB0 u_Glink/u_intf/TX_LL_SOF_BRB1 u_Glink/u_intf/TX_LL_SOF_BRB2 u_Glink/u_intf/TX_LL_SOF_BRB3 u_Glink/u_intf/TX_LL_SOF_BRB4.
	Register(s) u_Glink/u_intf/TxARP_Start has(ve) been backward balanced into : u_Glink/u_intf/TxARP_Start_BRB1 u_Glink/u_intf/TxARP_Start_BRB2 u_Glink/u_intf/TxARP_Start_BRB4 u_Glink/u_intf/TxARP_Start_BRB5 u_Glink/u_intf/TxARP_Start_BRB6 u_Glink/u_intf/TxARP_Start_BRB7 u_Glink/u_intf/TxARP_Start_BRB8.
	Register(s) u_Glink/u_intf/cntr_3 has(ve) been backward balanced into : u_Glink/u_intf/cntr_3_BRB0 u_Glink/u_intf/cntr_3_BRB1 u_Glink/u_intf/cntr_3_BRB2.
	Register(s) u_Glink/u_intf/cntr_5 has(ve) been backward balanced into : u_Glink/u_intf/cntr_5_BRB0 u_Glink/u_intf/cntr_5_BRB1 u_Glink/u_intf/cntr_5_BRB2 u_Glink/u_intf/cntr_5_BRB3 u_Glink/u_intf/cntr_5_BRB4 u_Glink/u_intf/cntr_5_BRB5.
	Register(s) u_Glink/u_intf/cntr_6 has(ve) been backward balanced into : u_Glink/u_intf/cntr_6_BRB0 u_Glink/u_intf/cntr_6_BRB1 u_Glink/u_intf/cntr_6_BRB2 u_Glink/u_intf/cntr_6_BRB3 u_Glink/u_intf/cntr_6_BRB5.
	Register(s) u_Glink/u_intf/cntr_7 has(ve) been backward balanced into : u_Glink/u_intf/cntr_7_BRB0 u_Glink/u_intf/cntr_7_BRB1 u_Glink/u_intf/cntr_7_BRB2 u_Glink/u_intf/cntr_7_BRB3 u_Glink/u_intf/cntr_7_BRB4.
	Register(s) u_Glink/u_intf/iTX_LL_Data_0 has(ve) been backward balanced into : u_Glink/u_intf/iTX_LL_Data_0_BRB1 u_Glink/u_intf/iTX_LL_Data_0_BRB2 u_Glink/u_intf/iTX_LL_Data_0_BRB3 u_Glink/u_intf/iTX_LL_Data_0_BRB4 u_Glink/u_intf/iTX_LL_Data_0_BRB6 u_Glink/u_intf/iTX_LL_Data_0_BRB7 u_Glink/u_intf/iTX_LL_Data_0_BRB8 u_Glink/u_intf/iTX_LL_Data_0_BRB9 u_Glink/u_intf/iTX_LL_Data_0_BRB11 u_Glink/u_intf/iTX_LL_Data_0_BRB12 u_Glink/u_intf/iTX_LL_Data_0_BRB13 u_Glink/u_intf/iTX_LL_Data_0_BRB14 u_Glink/u_intf/iTX_LL_Data_0_BRB15 u_Glink/u_intf/iTX_LL_Data_0_BRB16 u_Glink/u_intf/iTX_LL_Data_0_BRB17.
	Register(s) u_Glink/u_intf/iTX_LL_Data_1 has(ve) been backward balanced into : u_Glink/u_intf/iTX_LL_Data_1_BRB2 u_Glink/u_intf/iTX_LL_Data_1_BRB3 u_Glink/u_intf/iTX_LL_Data_1_BRB4 u_Glink/u_intf/iTX_LL_Data_1_BRB7 u_Glink/u_intf/iTX_LL_Data_1_BRB8 u_Glink/u_intf/iTX_LL_Data_1_BRB10 u_Glink/u_intf/iTX_LL_Data_1_BRB11 u_Glink/u_intf/iTX_LL_Data_1_BRB12.
	Register(s) u_Glink/u_intf/iTX_LL_Data_2 has(ve) been backward balanced into : u_Glink/u_intf/iTX_LL_Data_2_BRB0 u_Glink/u_intf/iTX_LL_Data_2_BRB2 u_Glink/u_intf/iTX_LL_Data_2_BRB3 u_Glink/u_intf/iTX_LL_Data_2_BRB4 .
	Register(s) u_Glink/u_intf/iTX_LL_Data_3 has(ve) been backward balanced into : u_Glink/u_intf/iTX_LL_Data_3_BRB2 u_Glink/u_intf/iTX_LL_Data_3_BRB4 u_Glink/u_intf/iTX_LL_Data_3_BRB6 u_Glink/u_intf/iTX_LL_Data_3_BRB7 .
	Register(s) u_Glink/u_intf/iTX_LL_Data_4 has(ve) been backward balanced into : u_Glink/u_intf/iTX_LL_Data_4_BRB2 u_Glink/u_intf/iTX_LL_Data_4_BRB4 u_Glink/u_intf/iTX_LL_Data_4_BRB6 u_Glink/u_intf/iTX_LL_Data_4_BRB7 .
	Register(s) u_Glink/u_intf/iTX_LL_Data_5 has(ve) been backward balanced into : u_Glink/u_intf/iTX_LL_Data_5_BRB0 u_Glink/u_intf/iTX_LL_Data_5_BRB2 u_Glink/u_intf/iTX_LL_Data_5_BRB4 u_Glink/u_intf/iTX_LL_Data_5_BRB7 u_Glink/u_intf/iTX_LL_Data_5_BRB8 u_Glink/u_intf/iTX_LL_Data_5_BRB9 u_Glink/u_intf/iTX_LL_Data_5_BRB11 u_Glink/u_intf/iTX_LL_Data_5_BRB12 .
	Register(s) u_Glink/u_intf/iTX_LL_Data_6 has(ve) been backward balanced into : u_Glink/u_intf/iTX_LL_Data_6_BRB2 u_Glink/u_intf/iTX_LL_Data_6_BRB4 u_Glink/u_intf/iTX_LL_Data_6_BRB5 u_Glink/u_intf/iTX_LL_Data_6_BRB8 .
	Register(s) u_Glink/u_intf/iTX_LL_Data_7 has(ve) been backward balanced into : u_Glink/u_intf/iTX_LL_Data_7_BRB4 u_Glink/u_intf/iTX_LL_Data_7_BRB7 u_Glink/u_intf/iTX_LL_Data_7_BRB8 u_Glink/u_intf/iTX_LL_Data_7_BRB9 u_Glink/u_intf/iTX_LL_Data_7_BRB10 u_Glink/u_intf/iTX_LL_Data_7_BRB13 .
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0_BRB0 .
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_1 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_1_BRB0 .
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_10 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_10_BRB0 .
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_2 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_2_BRB0 .
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_3 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_3_BRB0 .
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4_BRB0 .
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5_BRB0 .
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_6 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_6_BRB0 .
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_7 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_7_BRB0 .
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_8 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_8_BRB0 .
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_9 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_9_BRB0 .
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_0 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_0_BRB1 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_0_BRB2.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_1 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_1_BRB1 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_1_BRB2.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_2 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_2_BRB1 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_2_BRB2.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_3 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_3_BRB1 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_3_BRB2.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_4 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_4_BRB1 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_4_BRB2.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_5 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_5_BRB1 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_5_BRB2.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_6 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_6_BRB1 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_6_BRB2.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_7 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_7_BRB0 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_7_BRB1 u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_7_BRB2.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_5 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_5_BRB2 u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_5_BRB3 u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_5_BRB4 .
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_6 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_6_BRB0 u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_6_BRB1 u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_6_BRB3 u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_6_BRB4 .
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_7 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_7_BRB3 u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_7_BRB4.
	Register(s) u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_8 has(ve) been backward balanced into : u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_8_BRB0 u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_8_BRB1 u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_8_BRB2 u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_8_BRB3 u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_8_BRB4 u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_8_BRB5.
	Register(s) u_Lnk_Decode/Lnk_Timeout has(ve) been backward balanced into : u_Lnk_Decode/Lnk_Timeout_BRB0 u_Lnk_Decode/Lnk_Timeout_BRB1.
	Register(s) u_Lnk_Decode/Tx_DataOutHi_0 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOutHi_0_BRB0 u_Lnk_Decode/Tx_DataOutHi_0_BRB2 u_Lnk_Decode/Tx_DataOutHi_0_BRB3 u_Lnk_Decode/Tx_DataOutHi_0_BRB5 u_Lnk_Decode/Tx_DataOutHi_0_BRB7 u_Lnk_Decode/Tx_DataOutHi_0_BRB8.
	Register(s) u_Lnk_Decode/Tx_DataOutHi_1 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOutHi_1_BRB0 u_Lnk_Decode/Tx_DataOutHi_1_BRB1 u_Lnk_Decode/Tx_DataOutHi_1_BRB2 u_Lnk_Decode/Tx_DataOutHi_1_BRB3 u_Lnk_Decode/Tx_DataOutHi_1_BRB4 u_Lnk_Decode/Tx_DataOutHi_1_BRB6 u_Lnk_Decode/Tx_DataOutHi_1_BRB7 u_Lnk_Decode/Tx_DataOutHi_1_BRB9.
	Register(s) u_Lnk_Decode/Tx_DataOutHi_2 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOutHi_2_BRB0 u_Lnk_Decode/Tx_DataOutHi_2_BRB1 u_Lnk_Decode/Tx_DataOutHi_2_BRB2 u_Lnk_Decode/Tx_DataOutHi_2_BRB3 u_Lnk_Decode/Tx_DataOutHi_2_BRB4 u_Lnk_Decode/Tx_DataOutHi_2_BRB5.
	Register(s) u_Lnk_Decode/Tx_DataOutHi_3 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOutHi_3_BRB0 u_Lnk_Decode/Tx_DataOutHi_3_BRB1 u_Lnk_Decode/Tx_DataOutHi_3_BRB2 u_Lnk_Decode/Tx_DataOutHi_3_BRB3 u_Lnk_Decode/Tx_DataOutHi_3_BRB4 u_Lnk_Decode/Tx_DataOutHi_3_BRB6 u_Lnk_Decode/Tx_DataOutHi_3_BRB7 u_Lnk_Decode/Tx_DataOutHi_3_BRB9.
	Register(s) u_Lnk_Decode/Tx_DataOutHi_4 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOutHi_4_BRB0 u_Lnk_Decode/Tx_DataOutHi_4_BRB2 u_Lnk_Decode/Tx_DataOutHi_4_BRB3 u_Lnk_Decode/Tx_DataOutHi_4_BRB5 u_Lnk_Decode/Tx_DataOutHi_4_BRB7 u_Lnk_Decode/Tx_DataOutHi_4_BRB8.
	Register(s) u_Lnk_Decode/Tx_DataOutHi_5 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOutHi_5_BRB0 u_Lnk_Decode/Tx_DataOutHi_5_BRB2 u_Lnk_Decode/Tx_DataOutHi_5_BRB3 u_Lnk_Decode/Tx_DataOutHi_5_BRB5 u_Lnk_Decode/Tx_DataOutHi_5_BRB7 u_Lnk_Decode/Tx_DataOutHi_5_BRB8.
	Register(s) u_Lnk_Decode/Tx_DataOutHi_6 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOutHi_6_BRB0 u_Lnk_Decode/Tx_DataOutHi_6_BRB1 u_Lnk_Decode/Tx_DataOutHi_6_BRB2 u_Lnk_Decode/Tx_DataOutHi_6_BRB4 u_Lnk_Decode/Tx_DataOutHi_6_BRB6 u_Lnk_Decode/Tx_DataOutHi_6_BRB7 u_Lnk_Decode/Tx_DataOutHi_6_BRB8 u_Lnk_Decode/Tx_DataOutHi_6_BRB9 u_Lnk_Decode/Tx_DataOutHi_6_BRB11 u_Lnk_Decode/Tx_DataOutHi_6_BRB12 u_Lnk_Decode/Tx_DataOutHi_6_BRB13.
	Register(s) u_Lnk_Decode/Tx_DataOutHi_7 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOutHi_7_BRB0 u_Lnk_Decode/Tx_DataOutHi_7_BRB1 u_Lnk_Decode/Tx_DataOutHi_7_BRB2 u_Lnk_Decode/Tx_DataOutHi_7_BRB3 u_Lnk_Decode/Tx_DataOutHi_7_BRB4 u_Lnk_Decode/Tx_DataOutHi_7_BRB5 u_Lnk_Decode/Tx_DataOutHi_7_BRB6 u_Lnk_Decode/Tx_DataOutHi_7_BRB7 u_Lnk_Decode/Tx_DataOutHi_7_BRB8 u_Lnk_Decode/Tx_DataOutHi_7_BRB9 u_Lnk_Decode/Tx_DataOutHi_7_BRB10 u_Lnk_Decode/Tx_DataOutHi_7_BRB11 u_Lnk_Decode/Tx_DataOutHi_7_BRB12 u_Lnk_Decode/Tx_DataOutHi_7_BRB13 u_Lnk_Decode/Tx_DataOutHi_7_BRB14 u_Lnk_Decode/Tx_DataOutHi_7_BRB15 u_Lnk_Decode/Tx_DataOutHi_7_BRB16 u_Lnk_Decode/Tx_DataOutHi_7_BRB17 u_Lnk_Decode/Tx_DataOutHi_7_BRB18 u_Lnk_Decode/Tx_DataOutHi_7_BRB19 u_Lnk_Decode/Tx_DataOutHi_7_BRB20 u_Lnk_Decode/Tx_DataOutHi_7_BRB21 u_Lnk_Decode/Tx_DataOutHi_7_BRB22 u_Lnk_Decode/Tx_DataOutHi_7_BRB24 u_Lnk_Decode/Tx_DataOutHi_7_BRB25 u_Lnk_Decode/Tx_DataOutHi_7_BRB26 u_Lnk_Decode/Tx_DataOutHi_7_BRB28 u_Lnk_Decode/Tx_DataOutHi_7_BRB29
u_Lnk_Decode/Tx_DataOutHi_7_BRB30 u_Lnk_Decode/Tx_DataOutHi_7_BRB31 u_Lnk_Decode/Tx_DataOutHi_7_BRB32 u_Lnk_Decode/Tx_DataOutHi_7_BRB33 u_Lnk_Decode/Tx_DataOutHi_7_BRB35 u_Lnk_Decode/Tx_DataOutHi_7_BRB37 u_Lnk_Decode/Tx_DataOutHi_7_BRB38.
	Register(s) u_Lnk_Decode/Tx_DataOut_0 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOut_0_BRB1 u_Lnk_Decode/Tx_DataOut_0_BRB3 u_Lnk_Decode/Tx_DataOut_0_BRB4 u_Lnk_Decode/Tx_DataOut_0_BRB6 u_Lnk_Decode/Tx_DataOut_0_BRB7 u_Lnk_Decode/Tx_DataOut_0_BRB8 u_Lnk_Decode/Tx_DataOut_0_BRB9 u_Lnk_Decode/Tx_DataOut_0_BRB10 u_Lnk_Decode/Tx_DataOut_0_BRB11 u_Lnk_Decode/Tx_DataOut_0_BRB12 u_Lnk_Decode/Tx_DataOut_0_BRB15 u_Lnk_Decode/Tx_DataOut_0_BRB16 u_Lnk_Decode/Tx_DataOut_0_BRB17 u_Lnk_Decode/Tx_DataOut_0_BRB18 u_Lnk_Decode/Tx_DataOut_0_BRB20 u_Lnk_Decode/Tx_DataOut_0_BRB21 u_Lnk_Decode/Tx_DataOut_0_BRB22 u_Lnk_Decode/Tx_DataOut_0_BRB23 u_Lnk_Decode/Tx_DataOut_0_BRB24 u_Lnk_Decode/Tx_DataOut_0_BRB25 u_Lnk_Decode/Tx_DataOut_0_BRB26 u_Lnk_Decode/Tx_DataOut_0_BRB27 u_Lnk_Decode/Tx_DataOut_0_BRB28 u_Lnk_Decode/Tx_DataOut_0_BRB30 u_Lnk_Decode/Tx_DataOut_0_BRB31.
	Register(s) u_Lnk_Decode/Tx_DataOut_1 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOut_1_BRB0 u_Lnk_Decode/Tx_DataOut_1_BRB1 u_Lnk_Decode/Tx_DataOut_1_BRB4 u_Lnk_Decode/Tx_DataOut_1_BRB5 u_Lnk_Decode/Tx_DataOut_1_BRB6 u_Lnk_Decode/Tx_DataOut_1_BRB7 u_Lnk_Decode/Tx_DataOut_1_BRB8 u_Lnk_Decode/Tx_DataOut_1_BRB9 u_Lnk_Decode/Tx_DataOut_1_BRB10 u_Lnk_Decode/Tx_DataOut_1_BRB11 u_Lnk_Decode/Tx_DataOut_1_BRB12 u_Lnk_Decode/Tx_DataOut_1_BRB13 u_Lnk_Decode/Tx_DataOut_1_BRB14 u_Lnk_Decode/Tx_DataOut_1_BRB15.
	Register(s) u_Lnk_Decode/Tx_DataOut_2 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOut_2_BRB0 u_Lnk_Decode/Tx_DataOut_2_BRB1 u_Lnk_Decode/Tx_DataOut_2_BRB2 u_Lnk_Decode/Tx_DataOut_2_BRB3 u_Lnk_Decode/Tx_DataOut_2_BRB4 u_Lnk_Decode/Tx_DataOut_2_BRB5 u_Lnk_Decode/Tx_DataOut_2_BRB6 u_Lnk_Decode/Tx_DataOut_2_BRB7 u_Lnk_Decode/Tx_DataOut_2_BRB9 u_Lnk_Decode/Tx_DataOut_2_BRB10 u_Lnk_Decode/Tx_DataOut_2_BRB11 u_Lnk_Decode/Tx_DataOut_2_BRB12 u_Lnk_Decode/Tx_DataOut_2_BRB13 u_Lnk_Decode/Tx_DataOut_2_BRB14 u_Lnk_Decode/Tx_DataOut_2_BRB15 u_Lnk_Decode/Tx_DataOut_2_BRB16 u_Lnk_Decode/Tx_DataOut_2_BRB19 u_Lnk_Decode/Tx_DataOut_2_BRB21.
	Register(s) u_Lnk_Decode/Tx_DataOut_3 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOut_3_BRB0 u_Lnk_Decode/Tx_DataOut_3_BRB1 u_Lnk_Decode/Tx_DataOut_3_BRB3 u_Lnk_Decode/Tx_DataOut_3_BRB4 u_Lnk_Decode/Tx_DataOut_3_BRB5 u_Lnk_Decode/Tx_DataOut_3_BRB6 u_Lnk_Decode/Tx_DataOut_3_BRB7 u_Lnk_Decode/Tx_DataOut_3_BRB8 u_Lnk_Decode/Tx_DataOut_3_BRB9 u_Lnk_Decode/Tx_DataOut_3_BRB10 u_Lnk_Decode/Tx_DataOut_3_BRB11 u_Lnk_Decode/Tx_DataOut_3_BRB12 u_Lnk_Decode/Tx_DataOut_3_BRB14 u_Lnk_Decode/Tx_DataOut_3_BRB16.
	Register(s) u_Lnk_Decode/Tx_DataOut_4 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOut_4_BRB0 u_Lnk_Decode/Tx_DataOut_4_BRB1 u_Lnk_Decode/Tx_DataOut_4_BRB2 u_Lnk_Decode/Tx_DataOut_4_BRB4 u_Lnk_Decode/Tx_DataOut_4_BRB5 u_Lnk_Decode/Tx_DataOut_4_BRB6 u_Lnk_Decode/Tx_DataOut_4_BRB7 u_Lnk_Decode/Tx_DataOut_4_BRB8 u_Lnk_Decode/Tx_DataOut_4_BRB9 u_Lnk_Decode/Tx_DataOut_4_BRB10 u_Lnk_Decode/Tx_DataOut_4_BRB11 u_Lnk_Decode/Tx_DataOut_4_BRB12 u_Lnk_Decode/Tx_DataOut_4_BRB13 u_Lnk_Decode/Tx_DataOut_4_BRB14 u_Lnk_Decode/Tx_DataOut_4_BRB15 u_Lnk_Decode/Tx_DataOut_4_BRB16 u_Lnk_Decode/Tx_DataOut_4_BRB17 u_Lnk_Decode/Tx_DataOut_4_BRB18 u_Lnk_Decode/Tx_DataOut_4_BRB19 u_Lnk_Decode/Tx_DataOut_4_BRB20 u_Lnk_Decode/Tx_DataOut_4_BRB21.
	Register(s) u_Lnk_Decode/Tx_DataOut_5 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOut_5_BRB1 u_Lnk_Decode/Tx_DataOut_5_BRB2 u_Lnk_Decode/Tx_DataOut_5_BRB3 u_Lnk_Decode/Tx_DataOut_5_BRB5 u_Lnk_Decode/Tx_DataOut_5_BRB6 u_Lnk_Decode/Tx_DataOut_5_BRB7 u_Lnk_Decode/Tx_DataOut_5_BRB8 u_Lnk_Decode/Tx_DataOut_5_BRB9 u_Lnk_Decode/Tx_DataOut_5_BRB10 u_Lnk_Decode/Tx_DataOut_5_BRB11 u_Lnk_Decode/Tx_DataOut_5_BRB12.
	Register(s) u_Lnk_Decode/Tx_DataOut_6 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOut_6_BRB2 u_Lnk_Decode/Tx_DataOut_6_BRB3 u_Lnk_Decode/Tx_DataOut_6_BRB4 u_Lnk_Decode/Tx_DataOut_6_BRB5 u_Lnk_Decode/Tx_DataOut_6_BRB8 .
	Register(s) u_Lnk_Decode/Tx_DataOut_7 has(ve) been backward balanced into : u_Lnk_Decode/Tx_DataOut_7_BRB2 u_Lnk_Decode/Tx_DataOut_7_BRB3 u_Lnk_Decode/Tx_DataOut_7_BRB4 u_Lnk_Decode/Tx_DataOut_7_BRB5 u_Lnk_Decode/Tx_DataOut_7_BRB8 .
	Register(s) u_Lnk_Decode/Tx_Start has(ve) been backward balanced into : u_Lnk_Decode/Tx_Start_BRB0 u_Lnk_Decode/Tx_Start_BRB1 u_Lnk_Decode/Tx_Start_BRB2 u_Lnk_Decode/Tx_Start_BRB3 u_Lnk_Decode/Tx_Start_BRB4 u_Lnk_Decode/Tx_Start_BRB5.
	Register(s) u_Lnk_Decode/WrdCounter_0 has(ve) been backward balanced into : u_Lnk_Decode/WrdCounter_0_BRB1 u_Lnk_Decode/WrdCounter_0_BRB2 u_Lnk_Decode/WrdCounter_0_BRB3 u_Lnk_Decode/WrdCounter_0_BRB5.
	Register(s) u_Lnk_Decode/WrdCounter_1 has(ve) been backward balanced into : u_Lnk_Decode/WrdCounter_1_BRB0 u_Lnk_Decode/WrdCounter_1_BRB1.
	Register(s) u_Lnk_Decode/WrdCounter_10 has(ve) been backward balanced into : u_Lnk_Decode/WrdCounter_10_BRB3 u_Lnk_Decode/WrdCounter_10_BRB5.
	Register(s) u_Lnk_Decode/WrdCounter_11 has(ve) been backward balanced into : u_Lnk_Decode/WrdCounter_11_BRB2 u_Lnk_Decode/WrdCounter_11_BRB3 u_Lnk_Decode/WrdCounter_11_BRB4 u_Lnk_Decode/WrdCounter_11_BRB5.
	Register(s) u_Lnk_Decode/WrdCounter_2 has(ve) been backward balanced into : u_Lnk_Decode/WrdCounter_2_BRB0 u_Lnk_Decode/WrdCounter_2_BRB1.
	Register(s) u_Lnk_Decode/WrdCounter_5 has(ve) been backward balanced into : u_Lnk_Decode/WrdCounter_5_BRB3 u_Lnk_Decode/WrdCounter_5_BRB4.
	Register(s) u_Lnk_Decode/WrdCounter_6 has(ve) been backward balanced into : u_Lnk_Decode/WrdCounter_6_BRB3 u_Lnk_Decode/WrdCounter_6_BRB4.
	Register(s) u_Lnk_Decode/WrdCounter_7 has(ve) been backward balanced into : u_Lnk_Decode/WrdCounter_7_BRB3 u_Lnk_Decode/WrdCounter_7_BRB4.
	Register(s) u_Lnk_Decode/WrdCounter_8 has(ve) been backward balanced into : u_Lnk_Decode/WrdCounter_8_BRB0 u_Lnk_Decode/WrdCounter_8_BRB1 u_Lnk_Decode/WrdCounter_8_BRB2 u_Lnk_Decode/WrdCounter_8_BRB3 u_Lnk_Decode/WrdCounter_8_BRB4.
	Register(s) u_Lnk_Decode/WrdCounter_9 has(ve) been backward balanced into : u_Lnk_Decode/WrdCounter_9_BRB0 u_Lnk_Decode/WrdCounter_9_BRB1.
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_0 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_0_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_0_BRB3 .
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_1 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_1_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_1_BRB3 .
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_10 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_10_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_10_BRB3 .
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_11 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_11_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_11_BRB3 .
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_12 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_12_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_12_BRB3 .
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_13 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_13_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_13_BRB3 .
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_14 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_14_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_14_BRB3 .
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_15 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_15_BRB0 u_LocalTrig/u_LTrig/iKnobCntr_15_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_15_BRB2 u_LocalTrig/u_LTrig/iKnobCntr_15_BRB3 u_LocalTrig/u_LTrig/iKnobCntr_15_BRB4.
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_16 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_16_BRB0 u_LocalTrig/u_LTrig/iKnobCntr_16_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_16_BRB2.
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_17 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_17_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_17_BRB2 u_LocalTrig/u_LTrig/iKnobCntr_17_BRB3.
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_2 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_2_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_2_BRB3 .
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_3 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_3_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_3_BRB3 .
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_4 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_4_BRB0 u_LocalTrig/u_LTrig/iKnobCntr_4_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_4_BRB2 u_LocalTrig/u_LTrig/iKnobCntr_4_BRB3 .
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_5 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_5_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_5_BRB3 .
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_6 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_6_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_6_BRB3 .
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_7 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_7_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_7_BRB3 .
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_8 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_8_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_8_BRB3 .
	Register(s) u_LocalTrig/u_LTrig/iKnobCntr_9 has(ve) been backward balanced into : u_LocalTrig/u_LTrig/iKnobCntr_9_BRB1 u_LocalTrig/u_LTrig/iKnobCntr_9_BRB3 .
	Register(s) u_Modintf/iCtrlPwr has(ve) been backward balanced into : u_Modintf/iCtrlPwr_BRB0 u_Modintf/iCtrlPwr_BRB1.
	Register(s) u_Modintf/ifltRst has(ve) been backward balanced into : u_Modintf/ifltRst_BRB1.
	Register(s) u_MonADC/SampleCntr_1 has(ve) been backward balanced into : u_MonADC/SampleCntr_1_BRB0 u_MonADC/SampleCntr_1_BRB1 u_MonADC/SampleCntr_1_BRB2 u_MonADC/SampleCntr_1_BRB3 u_MonADC/SampleCntr_1_BRB4 u_MonADC/SampleCntr_1_BRB5.
	Register(s) u_RFDrive/ClrNewDrive has(ve) been backward balanced into : u_RFDrive/ClrNewDrive_BRB0 u_RFDrive/ClrNewDrive_BRB1 u_RFDrive/ClrNewDrive_BRB2 u_RFDrive/ClrNewDrive_BRB3 u_RFDrive/ClrNewDrive_BRB4.
	Register(s) u_RFDrive/DacSr_0 has(ve) been backward balanced into : u_RFDrive/DacSr_0_BRB0 u_RFDrive/DacSr_0_BRB1 u_RFDrive/DacSr_0_BRB2 u_RFDrive/DacSr_0_BRB3 u_RFDrive/DacSr_0_BRB4.
	Register(s) u_RFDrive/DacSr_1 has(ve) been backward balanced into : u_RFDrive/DacSr_1_BRB0 u_RFDrive/DacSr_1_BRB2 .
	Register(s) u_RFDrive/DacSr_10 has(ve) been backward balanced into : u_RFDrive/DacSr_10_BRB0 u_RFDrive/DacSr_10_BRB4 .
	Register(s) u_RFDrive/DacSr_11 has(ve) been backward balanced into : u_RFDrive/DacSr_11_BRB0 u_RFDrive/DacSr_11_BRB2 .
	Register(s) u_RFDrive/DacSr_12 has(ve) been backward balanced into : u_RFDrive/DacSr_12_BRB0 u_RFDrive/DacSr_12_BRB2 .
	Register(s) u_RFDrive/DacSr_13 has(ve) been backward balanced into : u_RFDrive/DacSr_13_BRB0 u_RFDrive/DacSr_13_BRB1 u_RFDrive/DacSr_13_BRB2 .
	Register(s) u_RFDrive/DacSr_14 has(ve) been backward balanced into : u_RFDrive/DacSr_14_BRB0 u_RFDrive/DacSr_14_BRB1 u_RFDrive/DacSr_14_BRB2 u_RFDrive/DacSr_14_BRB3.
	Register(s) u_RFDrive/DacSr_2 has(ve) been backward balanced into : u_RFDrive/DacSr_2_BRB0 u_RFDrive/DacSr_2_BRB2 .
	Register(s) u_RFDrive/DacSr_3 has(ve) been backward balanced into : u_RFDrive/DacSr_3_BRB0 u_RFDrive/DacSr_3_BRB2 .
	Register(s) u_RFDrive/DacSr_4 has(ve) been backward balanced into : u_RFDrive/DacSr_4_BRB0 u_RFDrive/DacSr_4_BRB2 .
	Register(s) u_RFDrive/DacSr_5 has(ve) been backward balanced into : u_RFDrive/DacSr_5_BRB0 u_RFDrive/DacSr_5_BRB2 .
	Register(s) u_RFDrive/DacSr_6 has(ve) been backward balanced into : u_RFDrive/DacSr_6_BRB0 u_RFDrive/DacSr_6_BRB2 .
	Register(s) u_RFDrive/DacSr_7 has(ve) been backward balanced into : u_RFDrive/DacSr_7_BRB0 u_RFDrive/DacSr_7_BRB2 .
	Register(s) u_RFDrive/DacSr_8 has(ve) been backward balanced into : u_RFDrive/DacSr_8_BRB0 u_RFDrive/DacSr_8_BRB2 .
	Register(s) u_RFDrive/DacSr_9 has(ve) been backward balanced into : u_RFDrive/DacSr_9_BRB0 u_RFDrive/DacSr_9_BRB2 .
	Register(s) u_RFDrive/ModeReg_0 has(ve) been backward balanced into : u_RFDrive/ModeReg_0_BRB0 u_RFDrive/ModeReg_0_BRB1 u_RFDrive/ModeReg_0_BRB2 u_RFDrive/ModeReg_0_BRB3 u_RFDrive/ModeReg_0_BRB4.
	Register(s) u_RFDrive/RFAttnSync has(ve) been backward balanced into : u_RFDrive/RFAttnSync_BRB0 u_RFDrive/RFAttnSync_BRB2 u_RFDrive/RFAttnSync_BRB3 .
	Register(s) u_RFDrive/RampState_FSM_FFd5 has(ve) been backward balanced into : u_RFDrive/RampState_FSM_FFd5_BRB0 u_RFDrive/RampState_FSM_FFd5_BRB2 u_RFDrive/RampState_FSM_FFd5_BRB3.
	Register(s) u_RFDrive/TxDrive_0 has(ve) been backward balanced into : u_RFDrive/TxDrive_0_BRB1 u_RFDrive/TxDrive_0_BRB2 .
	Register(s) u_RFDrive/TxDrive_1 has(ve) been backward balanced into : u_RFDrive/TxDrive_1_BRB1 u_RFDrive/TxDrive_1_BRB2 .
	Register(s) u_RFDrive/TxDrive_10 has(ve) been backward balanced into : u_RFDrive/TxDrive_10_BRB0 u_RFDrive/TxDrive_10_BRB3 u_RFDrive/TxDrive_10_BRB5.
	Register(s) u_RFDrive/TxDrive_11 has(ve) been backward balanced into : u_RFDrive/TxDrive_11_BRB0 u_RFDrive/TxDrive_11_BRB3 u_RFDrive/TxDrive_11_BRB5.
	Register(s) u_RFDrive/TxDrive_12 has(ve) been backward balanced into : u_RFDrive/TxDrive_12_BRB0 u_RFDrive/TxDrive_12_BRB1 u_RFDrive/TxDrive_12_BRB2 u_RFDrive/TxDrive_12_BRB3 u_RFDrive/TxDrive_12_BRB4 u_RFDrive/TxDrive_12_BRB5.
	Register(s) u_RFDrive/TxDrive_2 has(ve) been backward balanced into : u_RFDrive/TxDrive_2_BRB1 u_RFDrive/TxDrive_2_BRB2 .
	Register(s) u_RFDrive/TxDrive_3 has(ve) been backward balanced into : u_RFDrive/TxDrive_3_BRB1 u_RFDrive/TxDrive_3_BRB2 .
	Register(s) u_RFDrive/TxDrive_4 has(ve) been backward balanced into : u_RFDrive/TxDrive_4_BRB1 u_RFDrive/TxDrive_4_BRB2 u_RFDrive/TxDrive_4_BRB3.
	Register(s) u_RFDrive/TxDrive_5 has(ve) been backward balanced into : u_RFDrive/TxDrive_5_BRB0 u_RFDrive/TxDrive_5_BRB3 u_RFDrive/TxDrive_5_BRB5.
	Register(s) u_RFDrive/TxDrive_6 has(ve) been backward balanced into : u_RFDrive/TxDrive_6_BRB0 u_RFDrive/TxDrive_6_BRB3 u_RFDrive/TxDrive_6_BRB5.
	Register(s) u_RFDrive/TxDrive_7 has(ve) been backward balanced into : u_RFDrive/TxDrive_7_BRB0 u_RFDrive/TxDrive_7_BRB3 u_RFDrive/TxDrive_7_BRB5.
	Register(s) u_RFDrive/TxDrive_8 has(ve) been backward balanced into : u_RFDrive/TxDrive_8_BRB0 u_RFDrive/TxDrive_8_BRB3 u_RFDrive/TxDrive_8_BRB5.
	Register(s) u_RFDrive/TxDrive_9 has(ve) been backward balanced into : u_RFDrive/TxDrive_9_BRB0 u_RFDrive/TxDrive_9_BRB3 u_RFDrive/TxDrive_9_BRB5.
	Register(s) u_SLOWADC/SampleCntr_0 has(ve) been backward balanced into : u_SLOWADC/SampleCntr_0_BRB0 u_SLOWADC/SampleCntr_0_BRB1 u_SLOWADC/SampleCntr_0_BRB2.
	Register(s) u_SLOWADC/ThresholdAddr_0 has(ve) been backward balanced into : u_SLOWADC/ThresholdAddr_0_BRB0 u_SLOWADC/ThresholdAddr_0_BRB1 u_SLOWADC/ThresholdAddr_0_BRB2.
	Register(s) u_SLOWADC/ThresholdAddr_1 has(ve) been backward balanced into : u_SLOWADC/ThresholdAddr_1_BRB0 u_SLOWADC/ThresholdAddr_1_BRB2 .
	Register(s) u_SLOWADC/ThresholdAddr_2 has(ve) been backward balanced into : u_SLOWADC/ThresholdAddr_2_BRB0 .
	Register(s) u_SLOWADC/ThresholdAddr_3 has(ve) been backward balanced into : u_SLOWADC/ThresholdAddr_3_BRB0 .
	Register(s) u_SLOWADC/iStatusLatch_0 has(ve) been backward balanced into : u_SLOWADC/iStatusLatch_0_BRB1 u_SLOWADC/iStatusLatch_0_BRB4.
	Register(s) u_SLOWADC/iStatusLatch_1 has(ve) been backward balanced into : u_SLOWADC/iStatusLatch_1_BRB2 u_SLOWADC/iStatusLatch_1_BRB4.
	Register(s) u_SLOWADC/iStatusLatch_11 has(ve) been backward balanced into : u_SLOWADC/iStatusLatch_11_BRB2 u_SLOWADC/iStatusLatch_11_BRB4.
	Register(s) u_SLOWADC/iStatusLatch_14 has(ve) been backward balanced into : u_SLOWADC/iStatusLatch_14_BRB2 u_SLOWADC/iStatusLatch_14_BRB4.
	Register(s) u_SLOWADC/iStatusLatch_15 has(ve) been backward balanced into : u_SLOWADC/iStatusLatch_15_BRB0 u_SLOWADC/iStatusLatch_15_BRB2 u_SLOWADC/iStatusLatch_15_BRB3 u_SLOWADC/iStatusLatch_15_BRB4.
	Register(s) u_SLOWADC/iStatusLatch_2 has(ve) been backward balanced into : u_SLOWADC/iStatusLatch_2_BRB2 u_SLOWADC/iStatusLatch_2_BRB4.
	Register(s) u_SLOWADC/iStatusLatch_4 has(ve) been backward balanced into : u_SLOWADC/iStatusLatch_4_BRB1 u_SLOWADC/iStatusLatch_4_BRB2 u_SLOWADC/iStatusLatch_4_BRB4.
	Register(s) u_SLOWADC/iStatusLatch_9 has(ve) been backward balanced into : u_SLOWADC/iStatusLatch_9_BRB2 u_SLOWADC/iStatusLatch_9_BRB4.
	Register(s) u_SLOWADC/iStatus_0 has(ve) been backward balanced into : u_SLOWADC/iStatus_0_BRB2 u_SLOWADC/iStatus_0_BRB4.
	Register(s) u_SLOWADC/iStatus_1 has(ve) been backward balanced into : u_SLOWADC/iStatus_1_BRB3 u_SLOWADC/iStatus_1_BRB4 .
	Register(s) u_SLOWADC/iStatus_10 has(ve) been backward balanced into : u_SLOWADC/iStatus_10_BRB4 .
	Register(s) u_SLOWADC/iStatus_11 has(ve) been backward balanced into : u_SLOWADC/iStatus_11_BRB0 u_SLOWADC/iStatus_11_BRB4 .
	Register(s) u_SLOWADC/iStatus_12 has(ve) been backward balanced into : u_SLOWADC/iStatus_12_BRB4.
	Register(s) u_SLOWADC/iStatus_13 has(ve) been backward balanced into : u_SLOWADC/iStatus_13_BRB0 .
	Register(s) u_SLOWADC/iStatus_14 has(ve) been backward balanced into : u_SLOWADC/iStatus_14_BRB0 .
	Register(s) u_SLOWADC/iStatus_15 has(ve) been backward balanced into : u_SLOWADC/iStatus_15_BRB0 .
	Register(s) u_SLOWADC/iStatus_2 has(ve) been backward balanced into : u_SLOWADC/iStatus_2_BRB3 u_SLOWADC/iStatus_2_BRB4 .
	Register(s) u_SLOWADC/iStatus_3 has(ve) been backward balanced into : u_SLOWADC/iStatus_3_BRB3 u_SLOWADC/iStatus_3_BRB4 .
	Register(s) u_SLOWADC/iStatus_4 has(ve) been backward balanced into : u_SLOWADC/iStatus_4_BRB0 u_SLOWADC/iStatus_4_BRB1 u_SLOWADC/iStatus_4_BRB2 u_SLOWADC/iStatus_4_BRB3 u_SLOWADC/iStatus_4_BRB4.
	Register(s) u_SLOWADC/iStatus_5 has(ve) been backward balanced into : u_SLOWADC/iStatus_5_BRB0 u_SLOWADC/iStatus_5_BRB4 .
	Register(s) u_SLOWADC/iStatus_6 has(ve) been backward balanced into : u_SLOWADC/iStatus_6_BRB0 u_SLOWADC/iStatus_6_BRB1 u_SLOWADC/iStatus_6_BRB2 u_SLOWADC/iStatus_6_BRB4 u_SLOWADC/iStatus_6_BRB5.
	Register(s) u_SLOWADC/iStatus_7 has(ve) been backward balanced into : u_SLOWADC/iStatus_7_BRB4 .
	Register(s) u_SLOWADC/iStatus_8 has(ve) been backward balanced into : u_SLOWADC/iStatus_8_BRB4.
	Register(s) u_SLOWADC/iStatus_9 has(ve) been backward balanced into : u_SLOWADC/iStatus_9_BRB4 .
	Register(s) u_SLOWADC/u_Max1308/ADCState_FSM_FFd6 has(ve) been backward balanced into : u_SLOWADC/u_Max1308/ADCState_FSM_FFd6_BRB0 u_SLOWADC/u_Max1308/ADCState_FSM_FFd6_BRB1 u_SLOWADC/u_Max1308/ADCState_FSM_FFd6_BRB2 u_SLOWADC/u_Max1308/ADCState_FSM_FFd6_BRB3 u_SLOWADC/u_Max1308/ADCState_FSM_FFd6_BRB4 u_SLOWADC/u_Max1308/ADCState_FSM_FFd6_BRB5.
	Register(s) u_Temp/ADCOutSr_0 has(ve) been backward balanced into : u_Temp/ADCOutSr_0_BRB1 u_Temp/ADCOutSr_0_BRB6.
	Register(s) u_Temp/ADCOutSr_10 has(ve) been backward balanced into : u_Temp/ADCOutSr_10_BRB0 .
	Register(s) u_Temp/ADCOutSr_11 has(ve) been backward balanced into : u_Temp/ADCOutSr_11_BRB0 u_Temp/ADCOutSr_11_BRB3 .
	Register(s) u_Temp/ADCOutSr_13 has(ve) been backward balanced into : u_Temp/ADCOutSr_13_BRB1 u_Temp/ADCOutSr_13_BRB5.
	Register(s) u_Temp/ADCOutSr_14 has(ve) been backward balanced into : u_Temp/ADCOutSr_14_BRB0 u_Temp/ADCOutSr_14_BRB3 .
	Register(s) u_Temp/ADCOutSr_15 has(ve) been backward balanced into : u_Temp/ADCOutSr_15_BRB1 u_Temp/ADCOutSr_15_BRB2 u_Temp/ADCOutSr_15_BRB3 u_Temp/ADCOutSr_15_BRB4 u_Temp/ADCOutSr_15_BRB5.
	Register(s) u_Temp/ADCOutSr_16 has(ve) been backward balanced into : u_Temp/ADCOutSr_16_BRB0 .
	Register(s) u_Temp/ADCOutSr_17 has(ve) been backward balanced into : u_Temp/ADCOutSr_17_BRB0 u_Temp/ADCOutSr_17_BRB1 u_Temp/ADCOutSr_17_BRB2 u_Temp/ADCOutSr_17_BRB3 u_Temp/ADCOutSr_17_BRB4.
	Register(s) u_Temp/ADCOutSr_19 has(ve) been backward balanced into : u_Temp/ADCOutSr_19_BRB1 u_Temp/ADCOutSr_19_BRB2 u_Temp/ADCOutSr_19_BRB3 u_Temp/ADCOutSr_19_BRB5.
	Register(s) u_Temp/ADCOutSr_2 has(ve) been backward balanced into : u_Temp/ADCOutSr_2_BRB1 .
	Register(s) u_Temp/ADCOutSr_21 has(ve) been backward balanced into : u_Temp/ADCOutSr_21_BRB1 u_Temp/ADCOutSr_21_BRB4 .
	Register(s) u_Temp/ADCOutSr_22 has(ve) been backward balanced into : u_Temp/ADCOutSr_22_BRB4 .
	Register(s) u_Temp/ADCOutSr_3 has(ve) been backward balanced into : u_Temp/ADCOutSr_3_BRB1 .
	Register(s) u_Temp/ADCOutSr_4 has(ve) been backward balanced into : u_Temp/ADCOutSr_4_BRB0 .
	Register(s) u_Temp/ADCOutSr_5 has(ve) been backward balanced into : u_Temp/ADCOutSr_5_BRB0 .
	Register(s) u_Temp/ADCOutSr_6 has(ve) been backward balanced into : u_Temp/ADCOutSr_6_BRB0 .
	Register(s) u_Temp/ADCOutSr_7 has(ve) been backward balanced into : u_Temp/ADCOutSr_7_BRB0 .
	Register(s) u_Temp/ADCOutSr_8 has(ve) been backward balanced into : u_Temp/ADCOutSr_8_BRB0 u_Temp/ADCOutSr_8_BRB3 .
	Register(s) u_Temp/Fault has(ve) been backward balanced into : u_Temp/Fault_BRB0 u_Temp/Fault_BRB1 u_Temp/Fault_BRB2 u_Temp/Fault_BRB3 u_Temp/Fault_BRB4.
	Register(s) u_Temp/InputOutofRange has(ve) been backward balanced into : u_Temp/InputOutofRange_BRB0 u_Temp/InputOutofRange_BRB1 u_Temp/InputOutofRange_BRB2 u_Temp/InputOutofRange_BRB3 u_Temp/InputOutofRange_BRB4 u_Temp/InputOutofRange_BRB5.
	Register(s) u_Temp/OutputOutofRange has(ve) been backward balanced into : u_Temp/OutputOutofRange_BRB0 u_Temp/OutputOutofRange_BRB1 u_Temp/OutputOutofRange_BRB2 u_Temp/OutputOutofRange_BRB3 u_Temp/OutputOutofRange_BRB4 u_Temp/OutputOutofRange_BRB5.
	Register(s) u_Temp/OverTemp has(ve) been backward balanced into : u_Temp/OverTemp_BRB0.
	Register(s) u_Temp/ReturnState_0 has(ve) been backward balanced into : u_Temp/ReturnState_0_BRB0 u_Temp/ReturnState_0_BRB1 u_Temp/ReturnState_0_BRB2 u_Temp/ReturnState_0_BRB3.
	Register(s) u_Temp/ReturnState_3 has(ve) been backward balanced into : u_Temp/ReturnState_3_BRB0 u_Temp/ReturnState_3_BRB2 .
	Register(s) u_Temp/ReturnState_4 has(ve) been backward balanced into : u_Temp/ReturnState_4_BRB0 u_Temp/ReturnState_4_BRB2 .
	Register(s) u_Temp/ReturnState_5 has(ve) been backward balanced into : u_Temp/ReturnState_5_BRB0 u_Temp/ReturnState_5_BRB2 .
	Register(s) u_Temp/ReturnState_6 has(ve) been backward balanced into : u_Temp/ReturnState_6_BRB0 u_Temp/ReturnState_6_BRB1 .
	Register(s) u_Temp/ReturnState_7 has(ve) been backward balanced into : u_Temp/ReturnState_7_BRB0 u_Temp/ReturnState_7_BRB1 .
	Register(s) u_Temp/ReturnState_8 has(ve) been backward balanced into : u_Temp/ReturnState_8_BRB0 u_Temp/ReturnState_8_BRB2 .
	Register(s) u_Temp/TempState_10 has(ve) been backward balanced into : u_Temp/TempState_10_BRB0 u_Temp/TempState_10_BRB1 u_Temp/TempState_10_BRB2 u_Temp/TempState_10_BRB3 u_Temp/TempState_10_BRB4 u_Temp/TempState_10_BRB5.
	Register(s) u_Temp/Temp_In_Cs has(ve) been backward balanced into : u_Temp/Temp_In_Cs_BRB0 u_Temp/Temp_In_Cs_BRB1 u_Temp/Temp_In_Cs_BRB2 u_Temp/Temp_In_Cs_BRB3 u_Temp/Temp_In_Cs_BRB4 u_Temp/Temp_In_Cs_BRB5.
	Register(s) u_Temp/Temp_Out_Cs has(ve) been backward balanced into : u_Temp/Temp_Out_Cs_BRB0 u_Temp/Temp_Out_Cs_BRB3 u_Temp/Temp_Out_Cs_BRB4 u_Temp/Temp_Out_Cs_BRB5.
	Register(s) u_Temp/iADCTo_0 has(ve) been backward balanced into : u_Temp/iADCTo_0_BRB1 .
	Register(s) u_Temp/iADCTo_1 has(ve) been backward balanced into : u_Temp/iADCTo_1_BRB0 u_Temp/iADCTo_1_BRB1 u_Temp/iADCTo_1_BRB2 u_Temp/iADCTo_1_BRB3 u_Temp/iADCTo_1_BRB4 .
	Register(s) u_Temp/iStatus_0 has(ve) been backward balanced into : u_Temp/iStatus_0_BRB1 u_Temp/iStatus_0_BRB2 u_Temp/iStatus_0_BRB3.
	Register(s) u_Temp/iStatus_2 has(ve) been backward balanced into : u_Temp/iStatus_2_BRB1 u_Temp/iStatus_2_BRB2 u_Temp/iStatus_2_BRB3.
	Register(s) u_Temp/iStatus_4 has(ve) been backward balanced into : u_Temp/iStatus_4_BRB0 u_Temp/iStatus_4_BRB1 u_Temp/iStatus_4_BRB2 u_Temp/iStatus_4_BRB3.
	Register(s) u_Trigger/OutRateDivCntr_0 has(ve) been backward balanced into : u_Trigger/OutRateDivCntr_0_BRB0 u_Trigger/OutRateDivCntr_0_BRB1.
	Register(s) u_Trigger/OutRateDivCntr_3 has(ve) been backward balanced into : u_Trigger/OutRateDivCntr_3_BRB0 u_Trigger/OutRateDivCntr_3_BRB1 u_Trigger/OutRateDivCntr_3_BRB2 u_Trigger/OutRateDivCntr_3_BRB3 u_Trigger/OutRateDivCntr_3_BRB4.
	Register(s) u_Trigger/u_ModTrig/Counter_5 has(ve) been backward balanced into : u_Trigger/u_ModTrig/Counter_5_BRB0 u_Trigger/u_ModTrig/Counter_5_BRB1 u_Trigger/u_ModTrig/Counter_5_BRB2 u_Trigger/u_ModTrig/Counter_5_BRB3 u_Trigger/u_ModTrig/Counter_5_BRB4.
	Register(s) u_Trigger/u_ModTrig/Counter_6 has(ve) been backward balanced into : u_Trigger/u_ModTrig/Counter_6_BRB1 u_Trigger/u_ModTrig/Counter_6_BRB2 u_Trigger/u_ModTrig/Counter_6_BRB4.
	Register(s) u_Trigger/u_ModTrig/Counter_7 has(ve) been backward balanced into : u_Trigger/u_ModTrig/Counter_7_BRB0 u_Trigger/u_ModTrig/Counter_7_BRB1 u_Trigger/u_ModTrig/Counter_7_BRB2 u_Trigger/u_ModTrig/Counter_7_BRB3 u_Trigger/u_ModTrig/Counter_7_BRB4 u_Trigger/u_ModTrig/Counter_7_BRB5.
	Register(s) u_Trigger/u_ModTrig/DelayPulse has(ve) been backward balanced into : u_Trigger/u_ModTrig/DelayPulse_BRB0 u_Trigger/u_ModTrig/DelayPulse_BRB1 u_Trigger/u_ModTrig/DelayPulse_BRB2 u_Trigger/u_ModTrig/DelayPulse_BRB4 u_Trigger/u_ModTrig/DelayPulse_BRB5.
	Register(s) u_Trigger/u_ModTrig/DelayState_FSM_FFd1 has(ve) been backward balanced into : u_Trigger/u_ModTrig/DelayState_FSM_FFd1_BRB0 u_Trigger/u_ModTrig/DelayState_FSM_FFd1_BRB1 u_Trigger/u_ModTrig/DelayState_FSM_FFd1_BRB2 .
	Register(s) u_fp_In/u_POT1_Dn/Dout has(ve) been backward balanced into : u_fp_In/u_POT1_Dn/Dout_BRB0 u_fp_In/u_POT1_Dn/Dout_BRB1 u_fp_In/u_POT1_Dn/Dout_BRB2 u_fp_In/u_POT1_Dn/Dout_BRB3 u_fp_In/u_POT1_Dn/Dout_BRB4 u_fp_In/u_POT1_Dn/Dout_BRB5.
	Register(s) u_fp_In/u_POT1_Up/Cntr_7 has(ve) been backward balanced into : u_fp_In/u_POT1_Up/Cntr_7_BRB2 .
	Register(s) u_fp_In/u_POT1_Up/Dout has(ve) been backward balanced into : u_fp_In/u_POT1_Up/Dout_BRB0 u_fp_In/u_POT1_Up/Dout_BRB1 u_fp_In/u_POT1_Up/Dout_BRB2 u_fp_In/u_POT1_Up/Dout_BRB3 u_fp_In/u_POT1_Up/Dout_BRB4 u_fp_In/u_POT1_Up/Dout_BRB7 u_fp_In/u_POT1_Up/Dout_BRB8 u_fp_In/u_POT1_Up/Dout_BRB9 u_fp_In/u_POT1_Up/Dout_BRB10.
	Register(s) u_fp_In/u_SW_FLT_RST/Dout has(ve) been backward balanced into : u_fp_In/u_SW_FLT_RST/Dout_BRB0 u_fp_In/u_SW_FLT_RST/Dout_BRB1 u_fp_In/u_SW_FLT_RST/Dout_BRB2 u_fp_In/u_SW_FLT_RST/Dout_BRB3 u_fp_In/u_SW_FLT_RST/Dout_BRB4 u_fp_In/u_SW_FLT_RST/Dout_BRB5.
	Register(s) u_fp_In/u_SW_LOCAL/Dout has(ve) been backward balanced into : u_fp_In/u_SW_LOCAL/Dout_BRB0 u_fp_In/u_SW_LOCAL/Dout_BRB1 u_fp_In/u_SW_LOCAL/Dout_BRB2 u_fp_In/u_SW_LOCAL/Dout_BRB3 u_fp_In/u_SW_LOCAL/Dout_BRB4 u_fp_In/u_SW_LOCAL/Dout_BRB5.
	Register(s) u_fp_In/u_SW_Spare1/Cntr_7 has(ve) been backward balanced into : u_fp_In/u_SW_Spare1/Cntr_7_BRB2 .
	Register(s) u_fp_In/u_SW_Spare1/Dout has(ve) been backward balanced into : u_fp_In/u_SW_Spare1/Dout_BRB0 u_fp_In/u_SW_Spare1/Dout_BRB1 u_fp_In/u_SW_Spare1/Dout_BRB2 u_fp_In/u_SW_Spare1/Dout_BRB3 u_fp_In/u_SW_Spare1/Dout_BRB4 u_fp_In/u_SW_Spare1/Dout_BRB7 u_fp_In/u_SW_Spare1/Dout_BRB8 u_fp_In/u_SW_Spare1/Dout_BRB9 u_fp_In/u_SW_Spare1/Dout_BRB10.
	Register(s) u_fp_In/u_SW_Spare2/Cntr_7 has(ve) been backward balanced into : u_fp_In/u_SW_Spare2/Cntr_7_BRB2 .
	Register(s) u_fp_In/u_SW_Spare2/Dout has(ve) been backward balanced into : u_fp_In/u_SW_Spare2/Dout_BRB0 u_fp_In/u_SW_Spare2/Dout_BRB1 u_fp_In/u_SW_Spare2/Dout_BRB2 u_fp_In/u_SW_Spare2/Dout_BRB3 u_fp_In/u_SW_Spare2/Dout_BRB4 u_fp_In/u_SW_Spare2/Dout_BRB7 u_fp_In/u_SW_Spare2/Dout_BRB8 u_fp_In/u_SW_Spare2/Dout_BRB9 u_fp_In/u_SW_Spare2/Dout_BRB10.
	Register(s) u_sfp/cntr_1 has(ve) been backward balanced into : u_sfp/cntr_1_BRB0 u_sfp/cntr_1_BRB1 u_sfp/cntr_1_BRB2 u_sfp/cntr_1_BRB3 u_sfp/cntr_1_BRB4.
	Register(s) u_sfp/cntr_2 has(ve) been backward balanced into : u_sfp/cntr_2_BRB2 u_sfp/cntr_2_BRB3 u_sfp/cntr_2_BRB4 u_sfp/cntr_2_BRB5.
	Register(s) u_sfp/iEn_Dout has(ve) been backward balanced into : u_sfp/iEn_Dout_BRB0 u_sfp/iEn_Dout_BRB1 u_sfp/iEn_Dout_BRB2 u_sfp/iEn_Dout_BRB3.
	Register(s) u_sfp/iOut_Sr_0 has(ve) been backward balanced into : u_sfp/iOut_Sr_0_BRB0 u_sfp/iOut_Sr_0_BRB1 u_sfp/iOut_Sr_0_BRB3 .
	Register(s) u_sfp/iOut_Sr_1 has(ve) been backward balanced into : u_sfp/iOut_Sr_1_BRB1 .
	Register(s) u_sfp/iOut_Sr_2 has(ve) been backward balanced into : u_sfp/iOut_Sr_2_BRB1 u_sfp/iOut_Sr_2_BRB2 u_sfp/iOut_Sr_2_BRB3 u_sfp/iOut_Sr_2_BRB4.
	Register(s) u_sfp/iOut_Sr_3 has(ve) been backward balanced into : u_sfp/iOut_Sr_3_BRB4.
	Register(s) u_sfp/iOut_Sr_5 has(ve) been backward balanced into : u_sfp/iOut_Sr_5_BRB1 u_sfp/iOut_Sr_5_BRB4.
	Register(s) u_sfp/seq_State_FSM_FFd1 has(ve) been backward balanced into : u_sfp/seq_State_FSM_FFd1_BRB1 .
	Register(s) u_sfp/seq_State_FSM_FFd15 has(ve) been backward balanced into : u_sfp/seq_State_FSM_FFd15_BRB0 u_sfp/seq_State_FSM_FFd15_BRB1 u_sfp/seq_State_FSM_FFd15_BRB2 u_sfp/seq_State_FSM_FFd15_BRB3 .
Unit <mksuii_x> processed.
Replicating register u_sfp/iOut_Sr_7 to handle IOB=TRUE attribute
Replicating register u_FADCSPI/ADCOutSr_23 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_10 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_11 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_12 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_13 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_14 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_15 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_0 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_1 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_2 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_3 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_4 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_5 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_6 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_7 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_8 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_DataOut_9 to handle IOB=TRUE attribute
Replicating register u_focuscoil/DacSr_15 to handle IOB=TRUE attribute
Replicating register u_RFDrive/DacSr_15 to handle IOB=TRUE attribute
Replicating register u_Modintf/TestReg_4 to handle IOB=TRUE attribute
Replicating register u_FADCSPI/iFADCSClk to handle IOB=TRUE attribute
Replicating register u_Modintf/TestReg_1 to handle IOB=TRUE attribute
Replicating register u_TankPump/TestReg_5 to handle IOB=TRUE attribute
Replicating register u_MonADC/iADC_Clk to handle IOB=TRUE attribute
Replicating register u_Flow/TestReg_3 to handle IOB=TRUE attribute
Replicating register u_Legacy/TestReg_0 to handle IOB=TRUE attribute
Replicating register u_Modintf/TestReg_0 to handle IOB=TRUE attribute
Replicating register u_Flow/TestReg_2 to handle IOB=TRUE attribute
Replicating register u_MagIntf/TestReg_0 to handle IOB=TRUE attribute
Replicating register u_TankPump/TestReg_4 to handle IOB=TRUE attribute
Replicating register u_Modintf/TestReg_5 to handle IOB=TRUE attribute
Replicating register u_WG_Vac/TestReg_0 to handle IOB=TRUE attribute
Replicating register u_WG_Vac/TestReg_1 to handle IOB=TRUE attribute
Replicating register u_IonPump/TestReg_0 to handle IOB=TRUE attribute
Replicating register u_Modintf/TestReg_11 to handle IOB=TRUE attribute
Replicating register u_TankPump/TestReg_2 to handle IOB=TRUE attribute
Replicating register u_FaultGen/iMagOff to handle IOB=TRUE attribute
Replicating register u_Modintf/TestReg_9 to handle IOB=TRUE attribute
Replicating register u_Flow/TestReg_4 to handle IOB=TRUE attribute
Replicating register u_MagIntf/TestReg_2 to handle IOB=TRUE attribute
Replicating register u_Flow/TestReg_0 to handle IOB=TRUE attribute
Replicating register u_MagIntf/TestReg_1 to handle IOB=TRUE attribute
Replicating register u_Modintf/TestReg_10 to handle IOB=TRUE attribute
Replicating register u_focuscoil/iFocusClk to handle IOB=TRUE attribute
Replicating register u_Modintf/TestReg_2 to handle IOB=TRUE attribute
Replicating register u_Display/u_Display/iClk to handle IOB=TRUE attribute
Replicating register u_Modintf/TestReg_8 to handle IOB=TRUE attribute
Replicating register u_RFDrive/iRFAttnClk to handle IOB=TRUE attribute
Replicating register u_Display/u_Display/iMOSI to handle IOB=TRUE attribute
Replicating register u_Temp/iTempSClk to handle IOB=TRUE attribute
Replicating register u_Modintf/TestReg_6 to handle IOB=TRUE attribute
Replicating register u_Flow/TestReg_1 to handle IOB=TRUE attribute
Replicating register u_SLOWADC/iADC_Clk to handle IOB=TRUE attribute
Replicating register u_Modintf/TestReg_3 to handle IOB=TRUE attribute
Replicating register u_Temp/ADCOutSr_23 to handle IOB=TRUE attribute
Replicating register u_Modintf/TestReg_7 to handle IOB=TRUE attribute
Replicating register u_Legacy/TestReg_2 to handle IOB=TRUE attribute
Replicating register u_MonADC/M24VFault to handle IOB=TRUE attribute
Replicating register u_Flash/Flash_Cs to handle IOB=TRUE attribute
Replicating register u_Flash/Flash_We to handle IOB=TRUE attribute
Replicating register u_Flash/Flash_Oe to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_24 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_23 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_22 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_21 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_20 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_19 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_18 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_17 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_16 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_15 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_14 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_13 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_12 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_11 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_10 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_9 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_8 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_7 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_6 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_5 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_4 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_3 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_2 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_1 to handle IOB=TRUE attribute
Replicating register u_Flash/iF_AddrOut_0 to handle IOB=TRUE attribute

FlipFlop u_Display/u_alu/DataPointer_0 has been replicated 1 time(s)
FlipFlop u_Display/u_alu/DataPointer_3 has been replicated 1 time(s)
FlipFlop u_Display/u_alu/DataPointer_4 has been replicated 1 time(s)
FlipFlop u_Display/u_alu/DataPointer_5 has been replicated 2 time(s)
FlipFlop u_FADCSPI/SPIOutEn has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mksuii_x> :
	Found 2-bit shift register for signal <u_CntlIntf/LocalSr_1>.
	Found 2-bit shift register for signal <u_SLOWADC/ChannelCntr_3>.
	Found 2-bit shift register for signal <u_SLOWADC/ChannelCntr_2>.
	Found 2-bit shift register for signal <u_SLOWADC/ChannelCntr_1>.
	Found 2-bit shift register for signal <u_SLOWADC/ChannelCntr_0>.
	Found 2-bit shift register for signal <u_MonADC/ChannelCntr_2>.
	Found 2-bit shift register for signal <u_MonADC/ChannelCntr_1>.
	Found 2-bit shift register for signal <u_MonADC/ChannelCntr_0>.
	Found 3-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_7>.
	Found 3-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_6>.
	Found 3-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5>.
	Found 3-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4>.
	Found 3-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3>.
	Found 3-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2>.
	Found 3-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1>.
	Found 3-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_0>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_gf_pipe_1>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_bf_pipe_1>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_7_BRB1>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_7_BRB2>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_6_BRB1>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_6_BRB2>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_5_BRB1>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_5_BRB2>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_4_BRB1>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_4_BRB2>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_3_BRB1>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_3_BRB2>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_2_BRB1>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_2_BRB2>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_1_BRB1>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_1_BRB2>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_0_BRB1>.
	Found 2-bit shift register for signal <u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_0_BRB2>.
	Found 4-bit shift register for signal <u_FastADC/u_ad9228/DataStrbSr_4_BRB0>.
	Found 5-bit shift register for signal <u_FastADC/u_ad9228/DataStrbSr_4_BRB1>.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <u_Glink/ll_reset_0_i> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mksuii_x> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5459
 Flip-Flops                                            : 5459
# Shift Registers                                      : 36
 2-bit shift register                                  : 26
 3-bit shift register                                  : 8
 4-bit shift register                                  : 1
 5-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mksuii_x.ngr
Top Level Output File Name         : mksuii_x
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 293

Cell Usage :
# BELS                             : 10851
#      GND                         : 40
#      INV                         : 303
#      LUT1                        : 310
#      LUT2                        : 1152
#      LUT3                        : 1305
#      LUT4                        : 1122
#      LUT5                        : 1110
#      LUT6                        : 2608
#      MULT_AND                    : 44
#      MUXCY                       : 1355
#      MUXF7                       : 185
#      VCC                         : 29
#      XORCY                       : 1288
# FlipFlops/Latches                : 8162
#      FD                          : 1113
#      FDC                         : 1339
#      FDC_1                       : 34
#      FDCE                        : 2326
#      FDE                         : 2889
#      FDP                         : 71
#      FDP_1                       : 16
#      FDPE                        : 76
#      FDR                         : 113
#      FDRE                        : 164
#      FDRS                        : 2
#      FDRSE                       : 7
#      FDS                         : 5
#      FDSE                        : 1
#      IDDR_2CLK                   : 5
#      ODDR                        : 1
# RAMS                             : 296
#      RAM128X1D                   : 32
#      RAM32M                      : 2
#      RAM32X1D                    : 52
#      RAM32X1S                    : 32
#      RAM64M                      : 112
#      RAM64X1D                    : 48
#      RAMB16                      : 6
#      RAMB18SDP                   : 8
#      RAMB36_EXP                  : 4
# Shift Registers                  : 232
#      SRLC16E                     : 223
#      SRLC32E                     : 9
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 271
#      IBUF                        : 69
#      IBUFDS                      : 9
#      IBUFGDS                     : 1
#      IOBUF                       : 18
#      OBUF                        : 156
#      OBUFDS                      : 1
#      OBUFT                       : 17
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# GigabitIOs                       : 1
#      GTP_DUAL                    : 1
# DSPs                             : 16
#      DSP48E                      : 16
# Others                           : 8
#      IODELAY                     : 5
#      PLL_ADV                     : 1
#      SYSMON                      : 1
#      TEMAC                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx30tff665-1 


Slice Logic Utilization: 
 Number of Slice Registers:            8042  out of  19200    41%  
 Number of Slice LUTs:                 8958  out of  19200    46%  
    Number used as Logic:              7910  out of  19200    41%  
    Number used as Memory:             1048  out of   5120    20%  
       Number used as RAM:              816
       Number used as SRL:              232

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11857
   Number with an unused Flip Flop:    3815  out of  11857    32%  
   Number with an unused LUT:          2899  out of  11857    24%  
   Number of fully used LUT-FF pairs:  5143  out of  11857    43%  
   Number of unique control sets:       421

IO Utilization: 
 Number of IOs:                         293
 Number of bonded IOBs:                 282  out of    360    78%  
    IOB Flip Flops/Latches:             120

Specific Feature Utilization:
 Number of Block RAM/FIFO:               11  out of     36    30%  
    Number using Block RAM only:         11
 Number of BUFG/BUFGCTRLs:                8  out of     32    25%  
 Number of DCM_ADVs:                      1  out of      4    25%  
 Number of DSP48Es:                      16  out of     32    50%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                          | Load  |
-----------------------------------+--------------------------------------------------------------------------------+-------+
u_clkMux/CLKOUT0_BUF               | BUFG                                                                           | 8329  |
CLK119MHZ_IN_p                     | IBUFDS+BUFG                                                                    | 12    |
u_Glink/Clk125_o                   | BUFG                                                                           | 249   |
u_FastADC/ADC_Clk                  | NONE(u_FastADC/u_ad9228/DCMRst)                                                | 6     |
FADC_DATA_CLK_P                    | u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST:CLK270                           | 110   |
Lnk_SysInfo_DOut<15>               | NONE(u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i)| 1     |
-----------------------------------+--------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                               | Buffer(FF name)                                                                                                                                    | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Reset1(Reset1_INV_0:O)                                                                                                                                                       | BUFG(Reset_shift1)                                                                                                                                 | 3448  |
SysReset(u_pon/pon_reset1_INV_0:O)                                                                                                                                           | NONE(StartMonADC)                                                                                                                                  | 151   |
Lnk_SysInfo_DOut<15>(XST_GND:G)                                                                                                                                              | NONE(u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i)                                                                    | 126   |
u_Lnk_Decode/Decode_State_or0000(u_Lnk_Decode/Decode_State_or00001:O)                                                                                                        | NONE(u_Lnk_Decode/Address_0)                                                                                                                       | 104   |
u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                      | NONE(u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                             | 25    |
u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                      | NONE(u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0)                                                                           | 20    |
u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i)                           | 20    |
u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                      | 18    |
u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>(u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)                                      | NONE(u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/mem/dout_i_0)                                                                                   | 16    |
u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<0>(u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0:Q)| NONE(u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0)                                       | 16    |
u_clkDet/clk119Window_or0000(u_clkDet/clk119Window_or00001:O)                                                                                                                | NONE(u_clkDet/clk119Count_0)                                                                                                                       | 12    |
N_SLOWADC_WR_OBUF(XST_VCC:P)                                                                                                                                                 | NONE(u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i)                                                                    | 10    |
u_Modintf/HvOnRst(u_Modintf/HvOnRst1:O)                                                                                                                                      | NONE(u_Modintf/u_hvOn/ClrStart)                                                                                                                    | 9     |
u_FaultHistory/Buffer0/N0(u_FaultHistory/Buffer0/XST_GND:G)                                                                                                                  | NONE(u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 8     |
u_FaultHistory/Buffer1/N0(u_FaultHistory/Buffer1/XST_GND:G)                                                                                                                  | NONE(u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 8     |
u_Display/u_Display/FF_Reset(u_Display/u_Display/FF_Reset1:O)                                                                                                                | NONE(u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN)                                                                            | 6     |
u_Flash/WFF_Reset(u_Flash/WFF_Reset1:O)                                                                                                                                      | NONE(u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                         | 6     |
u_Glink/v5_emac_ll/v5_emac_block/mgt_rx_reset_0_i(u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0PHYMGTRXRESET)                                               | NONE(u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i)                                                                    | 4     |
MGTCLK1_p                                                                                                                                                                    | IBUFDS                                                                                                                                             | 2     |
RX0_n                                                                                                                                                                        | IBUF                                                                                                                                               | 2     |
RX0_p                                                                                                                                                                        | IBUF                                                                                                                                               | 2     |
RX1_n                                                                                                                                                                        | IBUF                                                                                                                                               | 2     |
RX1_p                                                                                                                                                                        | IBUF                                                                                                                                               | 2     |
u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/rd_rst_comb(u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                        | NONE(u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                            | 2     |
u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/rst_d2(u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/rst_d2:Q)                                                   | NONE(u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i)                                                                 | 2     |
u_Display/u_alu/alu_div/blk00000003/sig00000080(u_Display/u_alu/alu_div/blk00000003/blk00000004:G)                                                                           | NONE(u_Display/u_alu/alu_div/blk00000003/blk00000666)                                                                                              | 2     |
u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                         | 2     |
u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                            | 2     |
u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/rxelecidlereset0_i(u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/rxelecidlereset0_i1:O)      | NONE(u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i)                                                                    | 2     |
u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/rxelecidlereset1_i(u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/rxelecidlereset1_i1:O)      | NONE(u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i)                                                                    | 2     |
u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/rxenelecidleresetb_i(u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/rxenelecidleresetb_i1:O)  | NONE(u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i)                                                                    | 2     |
u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/reset_r<3>(u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/reset_r_3:Q)                                            | NONE(u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i)                                                                    | 2     |
u_Glink/v5_emac_ll/v5_emac_block/loopback_0_i(u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0PHYLOOPBACKMSB)                                                  | NONE(u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i)                                                                    | 2     |
u_Glink/v5_emac_ll/v5_emac_block/mgt_tx_reset_0_i(u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0PHYMGTTXRESET)                                               | NONE(u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i)                                                                    | 2     |
u_sfp/fo_ram/N0(u_sfp/fo_ram/GND:G)                                                                                                                                          | NONE(u_sfp/fo_ram/BU5)                                                                                                                             | 2     |
u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/wr_rst_comb(u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                        | NONE(u_Display/u_Display/u_Spi_Fiofo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                            | 1     |
u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                         | 1     |
u_focuscoil/NewDrive_or0000(u_focuscoil/NewDrive_or00001:O)                                                                                                                  | NONE(u_focuscoil/NewDrive)                                                                                                                         | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.814ns (Maximum Frequency: 207.727MHz)
   Minimum input arrival time before clock: 4.870ns
   Maximum output required time after clock: 6.172ns
   Maximum combinational path delay: 4.683ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_clkMux/CLKOUT0_BUF'
  Clock period: 4.814ns (frequency: 207.727MHz)
  Total number of paths / destination ports: 170364 / 16870
-------------------------------------------------------------------------
Delay:               2.407ns (Levels of Logic = 2)
  Source:            u_Display/u_alu/DataPointer_5_1 (FF)
  Destination:       u_Display/u_alu/ASCIIOut_6_0 (FF)
  Source Clock:      u_clkMux/CLKOUT0_BUF rising
  Destination Clock: u_clkMux/CLKOUT0_BUF falling

  Data Path: u_Display/u_alu/DataPointer_5_1 to u_Display/u_alu/ASCIIOut_6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.978  u_Display/u_alu/DataPointer_5_1 (u_Display/u_alu/DataPointer_5_1)
     LUT5:I0->O           12   0.094   0.770  u_Display/u_alu/ASCIIOut_5_mux0001<4>31 (u_Display/u_alu/N115)
     LUT4:I1->O            1   0.094   0.000  u_Display/u_alu/ASCIIOut_6_mux0001<0> (u_Display/u_alu/ASCIIOut_6_mux0001<0>)
     FDC_1:D                  -0.018          u_Display/u_alu/ASCIIOut_6_0
    ----------------------------------------
    Total                      2.407ns (0.659ns logic, 1.748ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK119MHZ_IN_p'
  Clock period: 1.935ns (frequency: 516.796MHz)
  Total number of paths / destination ports: 49 / 19
-------------------------------------------------------------------------
Delay:               1.935ns (Levels of Logic = 9)
  Source:            u_clkDet/clk119Count_0 (FF)
  Destination:       u_clkDet/clk119Count_7 (FF)
  Source Clock:      CLK119MHZ_IN_p rising
  Destination Clock: CLK119MHZ_IN_p rising

  Data Path: u_clkDet/clk119Count_0 to u_clkDet/clk119Count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.471   0.341  u_clkDet/clk119Count_0 (u_clkDet/clk119Count_0)
     INV:I->O              1   0.238   0.000  u_clkDet/Mcount_clk119Count_lut<0>_INV_0 (u_clkDet/Mcount_clk119Count_lut<0>)
     MUXCY:S->O            1   0.372   0.000  u_clkDet/Mcount_clk119Count_cy<0> (u_clkDet/Mcount_clk119Count_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  u_clkDet/Mcount_clk119Count_cy<1> (u_clkDet/Mcount_clk119Count_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  u_clkDet/Mcount_clk119Count_cy<2> (u_clkDet/Mcount_clk119Count_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  u_clkDet/Mcount_clk119Count_cy<3> (u_clkDet/Mcount_clk119Count_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  u_clkDet/Mcount_clk119Count_cy<4> (u_clkDet/Mcount_clk119Count_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  u_clkDet/Mcount_clk119Count_cy<5> (u_clkDet/Mcount_clk119Count_cy<5>)
     MUXCY:CI->O           0   0.026   0.000  u_clkDet/Mcount_clk119Count_cy<6> (u_clkDet/Mcount_clk119Count_cy<6>)
     XORCY:CI->O           1   0.357   0.000  u_clkDet/Mcount_clk119Count_xor<7> (u_clkDet/Result<7>1)
     FDCE:D                   -0.018          u_clkDet/clk119Count_7
    ----------------------------------------
    Total                      1.935ns (1.594ns logic, 0.341ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_Glink/Clk125_o'
  Clock period: 3.597ns (frequency: 278.009MHz)
  Total number of paths / destination ports: 3590 / 554
-------------------------------------------------------------------------
Delay:               3.597ns (Levels of Logic = 3)
  Source:            u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9 (FF)
  Destination:       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11 (FF)
  Source Clock:      u_Glink/Clk125_o rising
  Destination Clock: u_Glink/Clk125_o rising

  Data Path: u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9 to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              6   0.471   0.737  u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9 (u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9)
     LUT3:I0->O            2   0.094   1.074  u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031 (u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57)
     LUT6:I0->O           12   0.094   1.033  u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001 (u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload)
     LUT5:I0->O            1   0.094   0.000  u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_mux0000<5>1 (u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_mux0000<5>)
     FDRE:D                   -0.018          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    ----------------------------------------
    Total                      3.597ns (0.753ns logic, 2.844ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_FastADC/ADC_Clk'
  Clock period: 2.290ns (frequency: 436.681MHz)
  Total number of paths / destination ports: 30 / 9
-------------------------------------------------------------------------
Delay:               2.290ns (Levels of Logic = 1)
  Source:            u_FastADC/u_ad9228/RstCnt_0 (FF)
  Destination:       u_FastADC/u_ad9228/DCMRst (FF)
  Source Clock:      u_FastADC/ADC_Clk rising
  Destination Clock: u_FastADC/ADC_Clk rising

  Data Path: u_FastADC/u_ad9228/RstCnt_0 to u_FastADC/u_ad9228/DCMRst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.471   0.816  u_FastADC/u_ad9228/RstCnt_0 (u_FastADC/u_ad9228/RstCnt_0)
     LUT4:I0->O            1   0.094   0.336  u_FastADC/u_ad9228/DCMRst_cmp_eq00001 (u_FastADC/u_ad9228/DCMRst_cmp_eq0000)
     FDRE:R                    0.573          u_FastADC/u_ad9228/DCMRst
    ----------------------------------------
    Total                      2.290ns (1.138ns logic, 1.152ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FADC_DATA_CLK_P'
  Clock period: 1.889ns (frequency: 529.381MHz)
  Total number of paths / destination ports: 150 / 148
-------------------------------------------------------------------------
Delay:               1.889ns (Levels of Logic = 0)
  Source:            u_FastADC/u_ad9228/Mshreg_DataStrbSr_4_BRB0 (FF)
  Destination:       u_FastADC/u_ad9228/DataStrbSr_4_BRB01 (FF)
  Source Clock:      FADC_DATA_CLK_P rising +270
  Destination Clock: FADC_DATA_CLK_P rising +270

  Data Path: u_FastADC/u_ad9228/Mshreg_DataStrbSr_4_BRB0 to u_FastADC/u_ad9228/DataStrbSr_4_BRB01
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.889   0.000  u_FastADC/u_ad9228/Mshreg_DataStrbSr_4_BRB0 (u_FastADC/u_ad9228/Mshreg_DataStrbSr_4_BRB0)
     FDE:D                    -0.018          u_FastADC/u_ad9228/DataStrbSr_4_BRB01
    ----------------------------------------
    Total                      1.889ns (1.889ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_clkMux/CLKOUT0_BUF'
  Total number of paths / destination ports: 1016 / 887
-------------------------------------------------------------------------
Offset:              4.870ns (Levels of Logic = 6)
  Source:            N_MODID<6> (PAD)
  Destination:       u_Glink/u_intf/cntr_0 (FF)
  Destination Clock: u_clkMux/CLKOUT0_BUF rising

  Data Path: N_MODID<6> to u_Glink/u_intf/cntr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.818   0.811  N_MODID_6_IBUF (N_MODID_6_IBUF)
     LUT4:I0->O            1   0.094   0.973  u_Glink/u_intf/cntr_or0000100 (u_Glink/u_intf/cntr_or0000100)
     LUT6:I1->O            6   0.094   0.507  u_Glink/u_intf/cntr_or0000197 (u_Glink/u_intf/cntr_or0000)
     LUT2:I1->O            2   0.094   0.715  u_Glink/u_intf/cntr_mux0005<5>31 (u_Glink/u_intf/N198)
     LUT6:I3->O            1   0.094   0.576  u_Glink/u_intf/cntr_mux0005<7>115 (u_Glink/u_intf/cntr_mux0005<7>115)
     LUT6:I4->O            1   0.094   0.000  u_Glink/u_intf/cntr_mux0005<7>166 (u_Glink/u_intf/cntr_mux0005<7>)
     FDC:D                    -0.018          u_Glink/u_intf/cntr_0
    ----------------------------------------
    Total                      4.870ns (1.288ns logic, 3.582ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_FastADC/ADC_Clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.095ns (Levels of Logic = 2)
  Source:            N_BRD_RST (PAD)
  Destination:       u_FastADC/u_ad9228/DCMRst (FF)
  Destination Clock: u_FastADC/ADC_Clk rising

  Data Path: N_BRD_RST to u_FastADC/u_ad9228/DCMRst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.818   0.485  N_BRD_RST_IBUF (N_BRD_RST_IBUF)
     INV:I->O              2   0.238   0.341  Reset1_INV_0 (Reset1)
     FDRE:CE                   0.213          u_FastADC/u_ad9228/DCMRst
    ----------------------------------------
    Total                      2.095ns (1.269ns logic, 0.826ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FADC_DATA_CLK_P'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.336ns (Levels of Logic = 0)
  Source:            u_FastADC/u_ad9228/u_BeamVIn/BEAM_Viddr:Q2 (PAD)
  Destination:       u_FastADC/u_ad9228/Beam_VSr_0 (FF)
  Destination Clock: FADC_DATA_CLK_P rising +270

  Data Path: u_FastADC/u_ad9228/u_BeamVIn/BEAM_Viddr:Q2 to u_FastADC/u_ad9228/Beam_VSr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q2           1   0.000   0.336  u_FastADC/u_ad9228/u_BeamVIn/BEAM_Viddr (u_FastADC/u_ad9228/Beam_VQ2)
     FDC:D                    -0.018          u_FastADC/u_ad9228/Beam_VSr_0
    ----------------------------------------
    Total                      0.336ns (0.000ns logic, 0.336ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_Glink/Clk125_o'
  Total number of paths / destination ports: 117 / 108
-------------------------------------------------------------------------
Offset:              2.731ns (Levels of Logic = 3)
  Source:            u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK (PAD)
  Destination:       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11 (FF)
  Destination Clock: u_Glink/Clk125_o rising

  Data Path: u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTTXACK    8   0.000   1.107  u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (u_Glink/v5_emac_ll/tx_ack_0_i)
     LUT6:I0->O            1   0.094   0.576  u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000189 (u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000189)
     LUT3:I1->O            1   0.094   0.000  u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001157_F (N5240)
     MUXF7:I0->O          12   0.251   0.396  u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001157 (u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001)
     FDRE:CE                   0.213          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    ----------------------------------------
    Total                      2.731ns (0.652ns logic, 2.079ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_clkMux/CLKOUT0_BUF'
  Total number of paths / destination ports: 334 / 169
-------------------------------------------------------------------------
Offset:              6.172ns (Levels of Logic = 4)
  Source:            u_CntlIntf/iStateReg_1 (FF)
  Destination:       N_MOD_TRIGGER_EN (PAD)
  Source Clock:      u_clkMux/CLKOUT0_BUF rising

  Data Path: u_CntlIntf/iStateReg_1 to N_MOD_TRIGGER_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             29   0.471   0.837  u_CntlIntf/iStateReg_1 (u_CntlIntf/iStateReg_1)
     LUT4:I1->O            6   0.094   1.000  u_CntlIntf/TriggerEn1 (TriggerEn)
     LUT5:I0->O            2   0.094   0.794  u_FaultGen/TriggerEn_Out1 (Mod_TriggerEn_Out)
     LUT5:I1->O            1   0.094   0.336  N_MOD_TRIGGER_EN1 (N_MOD_TRIGGER_EN_OBUF)
     OBUF:I->O                 2.452          N_MOD_TRIGGER_EN_OBUF (N_MOD_TRIGGER_EN)
    ----------------------------------------
    Total                      6.172ns (3.205ns logic, 2.967ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_FastADC/ADC_Clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            u_FastADC/u_ad9228/FADC_Clkoddr (FF)
  Destination:       FADC_CLK_N (PAD)
  Source Clock:      u_FastADC/ADC_Clk rising

  Data Path: u_FastADC/u_ad9228/FADC_Clkoddr to FADC_CLK_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  u_FastADC/u_ad9228/FADC_Clkoddr (u_FastADC/u_ad9228/FADC_Clk)
     OBUFDS:I->O               2.452          u_FastADC/u_ad9228/FADC_Clkobufds (FADC_CLK_P)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_Glink/Clk125_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.884ns (Levels of Logic = 0)
  Source:            u_clkDet/Clk119MhzOK (FF)
  Destination:       u_clkMux/PLL_ADV_INST:CLKINSEL (PAD)
  Source Clock:      u_Glink/Clk125_o rising

  Data Path: u_clkDet/Clk119MhzOK to u_clkMux/PLL_ADV_INST:CLKINSEL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.471   0.413  u_clkDet/Clk119MhzOK (u_clkDet/Clk119MhzOK)
    PLL_ADV:CLKINSEL           0.000          u_clkMux/PLL_ADV_INST
    ----------------------------------------
    Total                      0.884ns (0.471ns logic, 0.413ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 26 / 15
-------------------------------------------------------------------------
Delay:               4.683ns (Levels of Logic = 3)
  Source:            TRIGGER_IN1_p (PAD)
  Destination:       N_FRONT_TRIGGER (PAD)

  Data Path: TRIGGER_IN1_p to N_FRONT_TRIGGER
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           2   0.818   0.978  u_Trigger/u_StdbyTrig (u_Trigger/Stby_Trig)
     LUT5:I0->O            2   0.094   0.341  N_REAR_TRIGGER1 (N_FRONT_TRIGGER_OBUF)
     OBUF:I->O                 2.452          N_FRONT_TRIGGER_OBUF (N_FRONT_TRIGGER)
    ----------------------------------------
    Total                      4.683ns (3.364ns logic, 1.319ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================


Total REAL time to Xst completion: 349.00 secs
Total CPU time to Xst completion: 349.70 secs
 
--> 

Total memory usage is 399744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1410 (   0 filtered)
Number of infos    :  287 (   0 filtered)

