VHDL 6551 ACIA
==============

A synthesizable VHDL core for a 6551 ACIA (with a working TX status bit..)

Todo:
- Implement DSR/DCD & associated interrupts
- Support word sizes other than 8
- Support different stop bit counts
