#!/bin/sh
# This file was generated by:
#
#	capgen version 3.1.7 Red Hat Linux release 7.2 (Enigma) - (07/15/2008-09:31)	Thu Feb 26 23:28:16 2009
#
#------------------------------------------
# BEGIN: Initializations
#
# net file
#
NETFILE="net_1"
#
#
# resistive interconnect variables.  Some of this information is from
# the process file:
#       RINTERPROCESS - process layers for which R will be extracted
#       RINTERHEIGHT - height of RINTERPROCESS layers
#       RINTERFILL - grow/shrink amount for RINTERPROCESS layers
#       RINTERBIAS - bias of RINTERPROCESS layers
#       RINTERRES     - sheet resistance of process layers
#       RINTERRANGE  - separation range for 2d capacitance extraction
#       RINTERSEP     - maximum separation for 2d capacitance extraction
#       RTHRESHSEP    - 'infinity' threshhold.  Conductors separated
#                       by this distance are treated as if isolated
# and some from extraction:
#       RINTERCONNECT - extraction layers which correspond to RINTERPROCESS 
#                       layers
# and some from the user
#       RNAMEPREFIX   - resistor name prefixes (these will appear in the dspf)
#       RPROCESSTC    -process layer temperature coefficient TC1,TC2 
#
# The resistive interconnect variables correspond by position, so they must
# all have the same number of elements.  They must also be in top-down process
# order.
#
RINTERPROCESS="metal6 metal5 metal4 metal3 metal2 metal1 poly"
RINTERHEIGHT="2.34 0.53 0.53 0.53 0.53 0.53 0.2"
RINTERFILL="2.249 0.419 0.419 0.419 0.419 0.344 0.339"
RINTERBIAS="0 0 0 0 0 0 -0.01"
RINTERRES="0.0178 0.078 0.078 0.078 0.078 0.078 7.9"
RINTERRANGE="15 2.8 2.8 2.8 2.8 2.3 2.5"
RINTERSEP="15 2.8 2.8 2.8 2.8 2.3 2.5"
RTHRESHSEP="15.001 2.801 2.801 2.801 2.801 2.301 2.501"
RINTERCONNECT="m6x6 m5x6 m4x6 m3x6 m2x56 m1x6 plyx"
RMODELNAME="metal6 metal5 metal4 metal3 metal2 metal1 poly"
RNAMEPREFIX="a b c d e f g"
RPROCESSTC="- - - - - - -"
#
# RTEXT - contains the text layers which appeared in the extraction
#         and apply to the RINTERCONNECT layers. Each entry must have the form:
#
#               text-layer-name,inter-connect-layer-name
#
#         interconnect-layer-names must appear in the list specified for 
#         RINTERCONNECT
# RTEXTI- contains text layers and corresponding indices into the RINTERCONNECT
#         list. Indices are determined from right to left.  The rightmost
#         RINTERCONNECT layer has an index of 1.
# NRTEXT - text layers attaching to non-resitive layers.
#
RTEXT="m6t6_text,m6t6 m6t6_pintext,m6t6 m6x6_text,m6x6 m6x6_pintext,m6x6 m5t6_text,m5t6 m5t6_pintext,m5t6 m5x6_text,m5x6 m5x6_pintext,m5x6 m4t6_text,m4t6 m4t6_pintext,m4t6 m4x6_text,m4x6 m4x6_pintext,m4x6 m3t6_text,m3t6 m3t6_pintext,m3t6 m3x6_text,m3x6 m3x6_pintext,m3x6 m2t56_text,m2t56 m2t56_pintext,m2t56 m2x56_text,m2x56 m2x56_pintext,m2x56 m1t6_text,m1t6 m1t6_pintext,m1t6 m1x6_text,m1x6 m1x6_pintext,m1x6 plyt_text,plyt plyt_pintext,plyt plyx_text,plyx plyx_pintext,plyx ind_plus6_text,ind_plus6 ind_plus6_pintext,ind_plus6 ind_minus6_text,ind_minus6 ind_minus6_pintext,ind_minus6"
RTEXTI="m6x6_text,7 m6x6_pintext,7 m5x6_text,6 m5x6_pintext,6 m4x6_text,5 m4x6_pintext,5 m3x6_text,4 m3x6_pintext,4 m2x56_text,3 m2x56_pintext,3 m1x6_text,2 m1x6_pintext,2 plyx_text,1 plyx_pintext,1"
NRTEXT="m6t6_text,m6t6 m6t6_pintext,m6t6 m5t6_text,m5t6 m5t6_pintext,m5t6 m4t6_text,m4t6 m4t6_pintext,m4t6 m3t6_text,m3t6 m3t6_pintext,m3t6 m2t56_text,m2t56 m2t56_pintext,m2t56 m1t6_text,m1t6 m1t6_pintext,m1t6 plyt_text,plyt plyt_pintext,plyt ind_plus6_text,ind_plus6 ind_plus6_pintext,ind_plus6 ind_minus6_text,ind_minus6 ind_minus6_pintext,ind_minus6"
#
# MARKERLAYERS - non-extracted LVS layers.
MARKERLAYERS=
#
# RVIAS - contains the via layers and the interconnect layers to which they
#         apply. Each entry must have the form:
#
#               via-layer-name,interconnect-layer1,interconnect-layer2
#
#         interconnect layers must appear in TINTEREXT
# SRVIAS - list of via names
# RVIAR - contains via resistance.  A dash indicates no resistance.
#         this list must correspond to the RVIAS list
# DAVIAS - contains vias for which the array_vias feature should be disabled.
# ARRAYVIASPACING - contains via,value pairs for the array_vias feature.
# VIAUNITAREA - contains via,value pairs for the via_unit_area feature.
# VIATC - contains via,value1,value2  pairs for the TC1,TC2 feature.
#
BVIAS=
RVIAS="ind_plus6_m6t6_ovia,ind_plus6,m6t6 m6t6_patch_m6t6_ind_plus6_ovia,m6t6,patch_m6t6_ind_plus6 ind_plus6_patch_m6t6_ind_plus6_ovia,ind_plus6,patch_m6t6_ind_plus6 ind_minus6_m6t6_ovia,ind_minus6,m6t6 m6t6_patch_m6t6_ind_minus6_ovia,m6t6,patch_m6t6_ind_minus6 ind_minus6_patch_m6t6_ind_minus6_ovia,ind_minus6,patch_m6t6_ind_minus6 pdiff_net_ndiff_net_ovia,pdiff_net,ndiff_net ndiff_net_patch_ndiff_net_pdiff_net_ovia,ndiff_net,patch_ndiff_net_pdiff_net pdiff_net_patch_ndiff_net_pdiff_net_ovia,pdiff_net,patch_ndiff_net_pdiff_net ndiff_net_ntap_ovia,ndiff_net,ntap ntap_patch_ntap_ndiff_net_ovia,ntap,patch_ntap_ndiff_net ndiff_net_patch_ntap_ndiff_net_ovia,ndiff_net,patch_ntap_ndiff_net pdiff_net_ptap_ovia,pdiff_net,ptap ptap_patch_ptap_pdiff_net_ovia,ptap,patch_ptap_pdiff_net pdiff_net_patch_ptap_pdiff_net_ovia,pdiff_net,patch_ptap_pdiff_net m6_tcon6,m6t6,m6x6 v5c,m6t6,CTM5 v56,m6t6,m5t6 v56,m6t6,m6x6 v56,m6t6,m5x6 v56,m5t6,m6x6 v56,m5t6,m5x6 v56,m6x6,m5x6 m5_tcon6,m5t6,m5x6 v4c,m5t6,CTM4 v45,m5t6,m4t6 v45,m5t6,m5x6 v45,m5t6,m4x6 v45,m4t6,m5x6 v45,m4t6,m4x6 v45,m5x6,m4x6 m4_tcon6,m4t6,m4x6 v3c,m4t6,CTM3 v34,m4t6,m3t6 v34,m4t6,m4x6 v34,m4t6,m3x6 v34,m3t6,m4x6 v34,m3t6,m3x6 v34,m4x6,m3x6 m3_tcon6,m3t6,m3x6 v2c,m3t6,CTM2 v23,m3t6,m2t56 v23,m3t6,m3x6 v23,m3t6,m2x56 v23,m2t56,m3x6 v23,m2t56,m2x56 v23,m3x6,m2x56 m2_tcon56,m2t56,m2x56 VIA12,m2t56,m1t6 VIA12,m2t56,m2x56 VIA12,m2t56,m1x6 VIA12,m1t6,m2x56 VIA12,m1t6,m1x6 VIA12,m2x56,m1x6 m1_tcon6,m1t6,m1x6 co_po,m1t6,POLY2 co_po,m1t6,plyt co_po,m1t6,m1x6 co_po,m1t6,plyx co_po,POLY2,plyt co_po,POLY2,m1x6 co_po,POLY2,plyx co_po,plyt,m1x6 co_po,plyt,plyx co_po,m1x6,plyx ply_tcon,plyt,plyx co_ndiff,m1t6,d_diff co_ndiff,m1t6,ndiff_net co_ndiff,m1t6,m1x6 co_ndiff,d_diff,ndiff_net co_ndiff,d_diff,m1x6 co_ndiff,ndiff_net,m1x6 co_pdiff,m1t6,d_diff co_pdiff,m1t6,pdiff_net co_pdiff,m1t6,m1x6 co_pdiff,d_diff,pdiff_net co_pdiff,d_diff,m1x6 co_pdiff,pdiff_net,m1x6 DNW_ntap_ovia,DNW,ntap nw_net_ntap_ovia,nw_net,ntap psub_term_ptap_ovia,psub_term,ptap psub_ptap_ovia,psub,ptap poly_term_psub_ovia,poly_term,psub poly_psub_via_psub_ovia,poly_psub_via,psub poly_nw_via_nw_net_ovia,poly_nw_via,nw_net"
SRVIAS="ind_plus6_m6t6_ovia m6t6_patch_m6t6_ind_plus6_ovia ind_plus6_patch_m6t6_ind_plus6_ovia ind_minus6_m6t6_ovia m6t6_patch_m6t6_ind_minus6_ovia ind_minus6_patch_m6t6_ind_minus6_ovia pdiff_net_ndiff_net_ovia ndiff_net_patch_ndiff_net_pdiff_net_ovia pdiff_net_patch_ndiff_net_pdiff_net_ovia ndiff_net_ntap_ovia ntap_patch_ntap_ndiff_net_ovia ndiff_net_patch_ntap_ndiff_net_ovia pdiff_net_ptap_ovia ptap_patch_ptap_pdiff_net_ovia pdiff_net_patch_ptap_pdiff_net_ovia m6_tcon6 v5c v56_m6t6_m5t6 v56_m6t6_m6x6 v56_m6t6_m5x6 v56_m5t6_m6x6 v56_m5t6_m5x6 v56_m6x6_m5x6 m5_tcon6 v4c v45_m5t6_m4t6 v45_m5t6_m5x6 v45_m5t6_m4x6 v45_m4t6_m5x6 v45_m4t6_m4x6 v45_m5x6_m4x6 m4_tcon6 v3c v34_m4t6_m3t6 v34_m4t6_m4x6 v34_m4t6_m3x6 v34_m3t6_m4x6 v34_m3t6_m3x6 v34_m4x6_m3x6 m3_tcon6 v2c v23_m3t6_m2t56 v23_m3t6_m3x6 v23_m3t6_m2x56 v23_m2t56_m3x6 v23_m2t56_m2x56 v23_m3x6_m2x56 m2_tcon56 VIA12_m2t56_m1t6 VIA12_m2t56_m2x56 VIA12_m2t56_m1x6 VIA12_m1t6_m2x56 VIA12_m1t6_m1x6 VIA12_m2x56_m1x6 m1_tcon6 co_po_m1t6_POLY2 co_po_m1t6_plyt co_po_m1t6_m1x6 co_po_m1t6_plyx co_po_POLY2_plyt co_po_POLY2_m1x6 co_po_POLY2_plyx co_po_plyt_m1x6 co_po_plyt_plyx co_po_m1x6_plyx ply_tcon co_ndiff_m1t6_d_diff co_ndiff_m1t6_ndiff_net co_ndiff_m1t6_m1x6 co_ndiff_d_diff_ndiff_net co_ndiff_d_diff_m1x6 co_ndiff_ndiff_net_m1x6 co_pdiff_m1t6_d_diff co_pdiff_m1t6_pdiff_net co_pdiff_m1t6_m1x6 co_pdiff_d_diff_pdiff_net co_pdiff_d_diff_m1x6 co_pdiff_pdiff_net_m1x6 DNW_ntap_ovia nw_net_ntap_ovia psub_term_ptap_ovia psub_ptap_ovia poly_term_psub_ovia poly_psub_via_psub_ovia poly_nw_via_nw_net_ovia"
RSOFTVIAS=
RVIAR="- - - - - - - - - - - - - - - - - 2.54 2.54 2.54 2.54 2.54 2.54 - - 6.4 6.4 6.4 6.4 6.4 6.4 - - 6.4 6.4 6.4 6.4 6.4 6.4 - - 6.4 6.4 6.4 6.4 6.4 6.4 - 6.4 6.4 6.4 6.4 6.4 6.4 - 7.8 7.8 7.8 7.8 7.8 7.8 7.8 7.8 7.8 7.8 - 11 11 11 11 11 11 10 10 10 10 10 10 - - - - - - -"
DAVIAS=
ARRAYVIASPACING=
VIAUNITAREA=
VIATC="- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -"
#
# REXVIASI - Vias which connect one or more resistive layers and corresponding
#            indices into the RINTERCONNECT list.  Indices are determined from
#            right to left.  The rightmost RINTERCONNECT layer's index is 1.
#
REXVIASI="VIA12_m1t6_m1x6,2,t VIA12_m1t6_m2x56,3,t VIA12_m2t56_m1x6,2,t VIA12_m2t56_m2x56,3,t VIA12_m2x56_m1x6,2,3,t co_ndiff_d_diff_m1x6,2,t co_ndiff_m1t6_m1x6,2,t co_ndiff_ndiff_net_m1x6,2,t co_pdiff_d_diff_m1x6,2,t co_pdiff_m1t6_m1x6,2,t co_pdiff_pdiff_net_m1x6,2,t co_po_POLY2_m1x6,2,t co_po_POLY2_plyx,1,t co_po_m1t6_m1x6,2,t co_po_m1t6_plyx,1,t co_po_m1x6_plyx,1,2,t co_po_plyt_m1x6,2,t co_po_plyt_plyx,1,t m1_tcon6,2 m2_tcon56,3 m3_tcon6,4 m4_tcon6,5 m5_tcon6,6 m6_tcon6,7 ply_tcon,1 v23_m2t56_m2x56,3,t v23_m2t56_m3x6,4,t v23_m3t6_m2x56,3,t v23_m3t6_m3x6,4,t v23_m3x6_m2x56,3,4,t v34_m3t6_m3x6,4,t v34_m3t6_m4x6,5,t v34_m4t6_m3x6,4,t v34_m4t6_m4x6,5,t v34_m4x6_m3x6,4,5,t v45_m4t6_m4x6,5,t v45_m4t6_m5x6,6,t v45_m5t6_m4x6,5,t v45_m5t6_m5x6,6,t v45_m5x6_m4x6,5,6,t v56_m5t6_m5x6,6,t v56_m5t6_m6x6,7,t v56_m6t6_m5x6,6,t v56_m6t6_m6x6,7,t v56_m6x6_m5x6,6,7,t"
# NEBULAVIAS - Vias which take part in nebula cap extraction and the
#              corresponding indices into the TINTEREXT list.
NEBULAVIAS="v56_m6x6_m5x6,8,9 v45_m5x6_m4x6,7,8 v34_m4x6_m3x6,6,7 v23_m3x6_m2x56,5,6 VIA12_m2x56_m1x6,4,5 co_po_m1x6_plyx,3,4 co_ndiff_ndiff_net_m1x6,2,4 co_pdiff_pdiff_net_m1x6,2,4"
#
# ALLWIRES - list of connectable layers
#
ALLWIRES="CTM2 CTM3 CTM4 CTM5 DNW POLY2 d_diff ind_minus6 ind_plus6 m1t6 m1x6 m2t56 m2x56 m3t6 m3x6 m4t6 m4x6 m5t6 m5x6 m6t6 m6x6 ndiff_net ntap nw_net patch_m6t6_ind_minus6 patch_m6t6_ind_plus6 patch_ndiff_net_pdiff_net patch_ntap_ndiff_net patch_ptap_pdiff_net pdiff_net plyt plyx poly_nw_via poly_psub_via poly_term psub psub_term ptap"
#
# NRINTERCONNECT - connectable layers which are non-resistive
# NRINTERPROCESS - non-resistive connectable layers grouped according to common process mapping layers
#
NRINTERCONNECT="CTM2 CTM3 CTM4 CTM5 DNW POLY2 d_diff ind_minus6 ind_plus6 m1t6 m2t56 m3t6 m4t6 m5t6 m6t6 ndiff_net ntap nw_net patch_m6t6_ind_minus6 patch_m6t6_ind_plus6 patch_ndiff_net_pdiff_net patch_ntap_ndiff_net patch_ptap_pdiff_net pdiff_net plyt poly_nw_via poly_psub_via poly_term psub psub_term ptap"
NRINTERPROCESS="CTM2 CTM3 CTM4 CTM5 DNW POLY2 d_diff ind_minus6 ind_plus6 m1t6 m2t56 m3t6 m4t6 m5t6 m6t6 ndiff_net,pdiff_net ntap nw_net,psub patch_m6t6_ind_minus6 patch_m6t6_ind_plus6 patch_ndiff_net_pdiff_net patch_ntap_ndiff_net patch_ptap_pdiff_net plyt poly_nw_via poly_psub_via poly_term psub_term ptap"
#
# RRVIAS - vias which connect a pair of resistive layers
# NRVIAS - vias which connect one resistive and one non-resistive layer and
#          the non-resistive layer.
# NNVIASI - vias which connect a pair of non-resistive layers and corresponding
#          indices into the NRINTERPROCESS list.  Indices are determined from
#          left to right.  The leftmost NRINTERPROCESS layer's index is 1
# NNSOFTVIASI - vias which sconnect a pair of non-resistive layers and
#          corresponding indices into the NRINTERPROCESS list.
#
RRVIAS="VIA12_m2x56_m1x6,m2x56,m1x6 co_po_m1x6_plyx,m1x6,plyx v23_m3x6_m2x56,m3x6,m2x56 v34_m4x6_m3x6,m4x6,m3x6 v45_m5x6_m4x6,m5x6,m4x6 v56_m6x6_m5x6,m6x6,m5x6"
NRVIAS="VIA12_m1t6_m1x6,m1t6 VIA12_m1t6_m2x56,m1t6 VIA12_m2t56_m1x6,m2t56 VIA12_m2t56_m2x56,m2t56 co_ndiff_d_diff_m1x6,d_diff co_ndiff_m1t6_m1x6,m1t6 co_ndiff_ndiff_net_m1x6,ndiff_net co_pdiff_d_diff_m1x6,d_diff co_pdiff_m1t6_m1x6,m1t6 co_pdiff_pdiff_net_m1x6,pdiff_net co_po_POLY2_m1x6,POLY2 co_po_POLY2_plyx,POLY2 co_po_m1t6_m1x6,m1t6 co_po_m1t6_plyx,m1t6 co_po_plyt_m1x6,plyt co_po_plyt_plyx,plyt m1_tcon6,m1t6 m2_tcon56,m2t56 m3_tcon6,m3t6 m4_tcon6,m4t6 m5_tcon6,m5t6 m6_tcon6,m6t6 ply_tcon,plyt v23_m2t56_m2x56,m2t56 v23_m2t56_m3x6,m2t56 v23_m3t6_m2x56,m3t6 v23_m3t6_m3x6,m3t6 v34_m3t6_m3x6,m3t6 v34_m3t6_m4x6,m3t6 v34_m4t6_m3x6,m4t6 v34_m4t6_m4x6,m4t6 v45_m4t6_m4x6,m4t6 v45_m4t6_m5x6,m4t6 v45_m5t6_m4x6,m5t6 v45_m5t6_m5x6,m5t6 v56_m5t6_m5x6,m5t6 v56_m5t6_m6x6,m5t6 v56_m6t6_m5x6,m6t6 v56_m6t6_m6x6,m6t6"
NNVIASI="DNW_ntap_ovia,5,18 VIA12_m2t56_m1t6,11,10 co_ndiff_d_diff_ndiff_net,7,16 co_ndiff_m1t6_d_diff,10,7 co_ndiff_m1t6_ndiff_net,10,16 co_pdiff_d_diff_pdiff_net,7,17 co_pdiff_m1t6_d_diff,10,7 co_pdiff_m1t6_pdiff_net,10,17 co_po_POLY2_plyt,6,26 co_po_m1t6_POLY2,10,6 co_po_m1t6_plyt,10,26 ind_minus6_m6t6_ovia,8,15 ind_minus6_patch_m6t6_ind_minus6_ovia,8,21 ind_plus6_m6t6_ovia,9,15 ind_plus6_patch_m6t6_ind_plus6_ovia,9,22 m6t6_patch_m6t6_ind_minus6_ovia,15,21 m6t6_patch_m6t6_ind_plus6_ovia,15,22 ndiff_net_ntap_ovia,16,18 ndiff_net_patch_ndiff_net_pdiff_net_ovia,16,23 ndiff_net_patch_ntap_ndiff_net_ovia,16,24 ntap_patch_ntap_ndiff_net_ovia,18,24 nw_net_ntap_ovia,19,18 pdiff_net_ndiff_net_ovia,17,16 pdiff_net_patch_ndiff_net_pdiff_net_ovia,17,23 pdiff_net_patch_ptap_pdiff_net_ovia,17,25 pdiff_net_ptap_ovia,17,31 poly_nw_via_nw_net_ovia,27,19 poly_psub_via_psub_ovia,28,20 poly_term_psub_ovia,29,20 psub_ptap_ovia,20,31 psub_term_ptap_ovia,30,31 ptap_patch_ptap_pdiff_net_ovia,31,25 v23_m3t6_m2t56,12,11 v2c,12,1 v34_m4t6_m3t6,13,12 v3c,13,2 v45_m5t6_m4t6,14,13 v4c,14,3 v56_m6t6_m5t6,15,14 v5c,15,4"
NNSOFTVIASI=
#
# ACRVIAS - vias for which contact resistance is considered under ?addExplicitVias
# ACRMODEL - model names corresponding to ACRVIAS
# ACRPREFIX - prefices corresponding to ACRVIAS
# ACRVAL - resistance values corresponding to ACRVIAS
# TACRVIAS - vias for which contact resistance is always considered
ACRVIAS="v56 v45 v34 v23 VIA12 co_po co_ndiff co_pdiff"
ACRMODEL="v56 v45 v34 v23 VIA12 co_po co_ndiff co_pdiff"
ACRPREFIX="h i j k l m n o"
ACRVAL="2.54 6.4 6.4 6.4 6.4 7.8 11 10"
TACRVIAS=
#
# TINTEREXT - the set of interconnect layers which correspond to the layers 
#             specified in the process file
#
TINTEREXT="m6x6 m5x6 m4x6 m3x6 m2x56 m1x6 plyx ndiff_net,pdiff_net nw_net,psub"
#
# SPROCESS - list of layers which are defined as substrate in the process file
#	     (must be in top-down order)
# SINTEREXT -list of extraction layers which correspond to the ${SPROCESS}
#            layers.  The number of elements in the SPROCESS and SINTEREXT
#            lists must be the same
#
SPROCESS="active field"
SINTEREXT="ndiff_net,pdiff_net nw_net,psub"
#
# NRPROCESS - non resistive process layers (other than substrate)
# NRINTEREXT -non resistive extraction layers (other than substrate)
# NRINTERRANGE -non resistive separation range for 2d capacitance extraction
# NRINTERSEP -non resistive maximum separation for 2d capacitance extraction
# NRTHRESHSEP-non resistive 'infinity' threshhold.  Conductors separated
#             by this distance are treated as if isolated
#
NRPROCESS=
NRINTEREXT=
NRINTERRANGE=
NRINTERSEP=
NRTHRESHSEP=
#
# TPROCESS - list of layers defined in the process file (must be in top-down
#            order)
# PROCESSGROWAMT-process layer grow amount (must be positive & less than 1/2
#            the minimum design rule separation for the layer)
# PROCESSMINWIDTH-process layer minimum width
# PROCESSMINWIDTH-process layer minimum width
# PROCESSMAXWIDTH-process layer maximum width
# PROCESSEROSION-process layer erosion specification
# PROCESSTOPHEIGHT-process layer top-height specification (top height including
#         metal thickness,relative to deepmost substrate assuming all metal lyrs
#         are present; max possible height in case of non-planar dielectrics
# TOTALHEIGHT-height of non-substrate process layers and dielectrics
#
TPROCESS="metal6 metal5 metal4 metal3 metal2 metal1 poly active field"
PROCESSGROWAMT="- - - - - - - - -"
PROCESSMINWIDTH="1.5 0.28 0.28 0.28 0.28 0.23 0.18 - -"
PROCESSMAXWIDTH="15 2.8 2.8 2.8 2.8 2.3 1.8 - -"
PROCESSEROSION="- - - - - - - - -"
PROCESSTOPHEIGHT="10.4895 7.1496 5.7697 4.3898 3.0099 1.63 0.6 0.4 0.4"
TOTALHEIGHT="10.0895"
#
# STMPLAYERS - extraction layers which are used to stamp the layers in STMPTERMS
# STMPTERMS - extraction layers which get stamped with net info
#          each entry must have the form terminal-layer,stamping-layer
# STMPTYPES - either single (1) or multi (2) stamp type
# STMPOELAYERS - other ext_layers
#
STMPLAYERS=
STMPTYPES=
STMPTERMS=
STMPOELAYERS=
#
# 3d capacitance variables. Capacitance will be modeled for pairs of layers
# specified here.
#
# PROCESSCOMB - list of pairs, each entry must have the form: layer1,layer2
#	        and the members of each pair must be specified in top down
#	        order.  This information is extracted from the process file
# PROCESSCOMBRANGE - separation range between pairs specified in the PROCESSCOMB list.
# PROCESSCOMBSEP - separation between pairs specified in the PROCESSCOMB list.
#	        This information is also extracted from the process file
#
PROCESSCOMB="poly,metal1 poly,metal2 metal1,metal2 metal1,metal3 metal2,metal3 metal2,metal4 metal3,metal4 metal3,metal5 metal4,metal5 metal4,metal6 metal5,metal6"
PROCESSCOMBRANGE="0.69 0.75 0.69 0.69 0.84 0.84 0.84 0.84 0.84 0.84 0.84"
PROCESSCOMBSEP="2.5 2.8 2.8 2.8 2.8 2.8 2.8 2.8 2.8 15 15"
#
# Gate specifications. (See capgen -p[a])
#
# PGATE - process gate layers
# EXTGATE - extraction gate layers.  MOS and LDD device layers specified
#           in the process to extraction mapping file
#
PGATE="poly"
EXTGATE=""
#
# Gate capacitance blocking
#
# POLYGATES - gate,poly,diff layer triplets specified in capgen -p options
#
POLYGATES="paxgate,poly,active"
#
# Cap mask layer specifications. (See capgen -c)
#
# EXTMASK - extraction mask layers.  These layers are from the -c file
#           and act as filters to avoid counting again capacitance which
#           has already been included in the various canonical devices
#           Note: number of EXTMASK + EXTGATE + TPROCESS layers may not
#           exceed 16
#
EXTMASK=
#
# PAD specifications
#
PADDEV=
PADTERM=
#
# MOSFET Device specifications
#
MOSDEV="_nmos2v_MOS_952 _nmosnvt2v_MOS_973 _nmos3v_MOS_994 _nmosnvt3v_MOS_1015 _nmos2v_dnw_MOS_1036 _nmosmvt2v_MOS_1057 _nmos3v_dnw_MOS_1078 _nmosmvt3v_MOS_1099 _pmos2v_MOS_1120 _pmos3v_MOS_1141 _pmosmvt2v_MOS_1162"
MOSSRCDRN="ndiff_net ndiff_net ndiff_net ndiff_net ndiff_net ndiff_net ndiff_net ndiff_net pdiff_net pdiff_net pdiff_net"
MOSGATE="plyx plyx plyx plyx plyx plyx plyx plyx plyx plyx plyx"
MOSSUB="psub psub psub psub psub psub psub psub nw_net nw_net nw_net"
MOSTYPE="N NL nmos3v NN N1 NA N2 NB P pmos3v PA"
MOSMODEL="nch nanch nch3 nanch3 nch mench nch3 mench3 pch pch3 mepch"
MOSDF2MODEL="nmos2v#20ivpcell#20tsmc18rf nmosnvt2v#20ivpcell#20tsmc18rf nmos3v#20ivpcell#20tsmc18rf nmosnvt3v#20ivpcell#20tsmc18rf nmos2vdnw#20ivpcell#20tsmc18rf nmosmvt2v#20ivpcell#20tsmc18rf nmos3vdnw#20ivpcell#20tsmc18rf nmosmvt3v#20ivpcell#20tsmc18rf pmos2v#20ivpcell#20tsmc18rf pmos3v#20ivpcell#20tsmc18rf pmosmvt2v#20ivpcell#20tsmc18rf"
#
# LDD Device specifications
#
LDDDEV=
LDDDRN=
LDDSRC=
LDDGATE=
LDDSUB=
LDDTYPE=
LDDMODEL=
LDDDF2MODEL=
#
# MOS model file (for ADVGEN)
#
MOSMODELFILE=
#
# BJT Device specifications
#
BJTDEV="_pnp2_BJT_2860 _pnp5_BJT_2872 _pnp10_BJT_2884 _pnp2_3_BJT_2896 _pnp5_3_BJT_2908 _pnp10_3_BJT_2920 _npn2_BJT_2932 _npn5_BJT_2944 _npn10_BJT_2956"
BJTCOL="psub psub psub psub psub psub DNW DNW DNW"
BJTBASE="nw_net nw_net nw_net nw_net nw_net nw_net psub psub psub"
BJTEMIT="pdiff_net pdiff_net pdiff_net pdiff_net pdiff_net pdiff_net ndiff_net ndiff_net ndiff_net"
BJTSUB="- - - - - - - - -"
BJTTYPE="PV PV_av2 PV_av3 P1 P1_av2 P1_av3 NV NV_av2 NV_av3"
BJTMODEL="pnp2 pnp5 pnp10 pnp2_3 pnp5_3 pnp10_3 npn2 npn5 npn10"
BJTDF2MODEL="vpnp#20ivpcell#20tsmc18rf vpnp#20ivpcell#20tsmc18rf vpnp#20ivpcell#20tsmc18rf vpnp3#20ivpcell#20tsmc18rf vpnp3#20ivpcell#20tsmc18rf vpnp3#20ivpcell#20tsmc18rf npn#20ivpcell#20tsmc18rf npn#20ivpcell#20tsmc18rf npn#20ivpcell#20tsmc18rf"
BJTMF=
#
# RESISTOR Device specifications
#
RESDEV="_rm1_RES_1404 _rm2_RES_1440 _rm3_RES_1476 _rm4_RES_1512 _rm5_RES_1548 _rm6_RES_1584 _rnpo1rpo_RES_1620 _rnpo1w_RES_1656 _rnpo1_RES_1694 _rppo1rpo_RES_1731 _rppo1w_RES_1767 _rppo1_RES_1804 _rppolyhri_RES_1861 _rnwsti_RES_1907"
RESTERM="m1x6 m2x56 m3x6 m4x6 m5x6 m6x6 plyx plyx plyx plyx plyx plyx plyx nw_net"
RESSUB="- - - - - - - - - - - - - -"
RESTYPE="rm1 rm2 rm3 rm4 rm5 rmt NR NS NS_av2 PR PS PS_av2 LR WR"
RESMODEL="rm1 rm2 rm3 rm4 rm5 rmt rnpo1rpo rnpo1w rnpo1 rppo1rpo rppo1w rppo1 rppolyhri rnwsti"
RESDF2MODEL="rm1#20ivpcell#20tsmc18rf rm2#20ivpcell#20tsmc18rf rm3#20ivpcell#20tsmc18rf rm4#20ivpcell#20tsmc18rf rm5#20ivpcell#20tsmc18rf rmt#20ivpcell#20tsmc18rf rnhpoly#20ivpcell#20tsmc18rf rnlpoly#20ivpcell#20tsmc18rf rnlpoly#20ivpcell#20tsmc18rf rphpoly#20ivpcell#20tsmc18rf rplpoly#20ivpcell#20tsmc18rf rplpoly#20ivpcell#20tsmc18rf rphripoly#20ivpcell#20tsmc18rf rnwell#20ivpcell#20tsmc18rf"
RESPARAM="1 1 1 1 1 1 1 1 1 1 1 1 1 1"
#
# RES model file (for ADVGEN)
#
RESMODELFILE=
#
# CAP Device specifications
#
CAPDEV="_capm2_CAP_2369 _capm3_CAP_2387 _capm4_CAP_2405 _capm5_CAP_2423"
CAPTERM1="CTM2 CTM3 CTM4 CTM5"
CAPTERM2="m2t56 m3t6 m4t6 m5t6"
CAPACONST="- - - -"
CAPSUB="- - - -"
CAPTYPE="M2 M3 M4 M5"
CAPMODEL="mimcap mimcap mimcap mimcap"
CAPDF2MODEL="mimcap#20ivpcell#20tsmc18rf mimcap#20ivpcell#20tsmc18rf mimcap#20ivpcell#20tsmc18rf mimcap#20ivpcell#20tsmc18rf"
CAPPARAM="1e-15 1e-15 1e-15 1e-15"
CAPMF=
#
# DIODE Device specifications
#
DIODEV="_ndio_DIODE_1343 _ndio_3_DIODE_1352 _pdio_DIODE_1361 _pdio_3_DIODE_1370 _nwdio_DIODE_1379 _nwdio_3_DIODE_1388 _endio_3_DIODE_1397"
DIOTERM1="psub psub pdiff_net pdiff_net psub psub psub"
DIOTERM2="ndiff_net ndiff_net nw_net nw_net nw_net nw_net ndiff_net"
DIOSUB="- - - - - - -"
DIOTYPE="DN D2 DP D1 DW D3 DB"
DIOMODEL="ndio ndio_3 pdio pdio_3 nwdio nwdio_3 endio_3"
DIODF2MODEL="dioden#20ivpcell#20tsmc18rf dioden3v#20ivpcell#20tsmc18rf diodep#20ivpcell#20tsmc18rf diodep3v#20ivpcell#20tsmc18rf diodenw#20ivpcell#20tsmc18rf diodenw3v#20ivpcell#20tsmc18rf diodesd3v#20ivpcell#20tsmc18rf"
DIOPARAM="1 1 1 1 1 1 1"
DIOMF=
#
# GENERIC Device specifications
#
GENDEV="_nmos_rf_Device_1185 _nmos_rf33_Device_1212 _pmos_rf_Device_1239 _pmos_rf33_Device_1266 _pmos_rf_nw_Device_1293 _pmos_rf33_nw_Device_1320 _rppolywo_rf_Device_1843 _rppoly_rf_Device_1853 _rppolyhri_rf_Device_1899 _rnwod_m_Device_1945 _rnodw_m_Device_1983 _rnod_m_Device_2022 _rpodw_m_Device_2061 _rpod_m_Device_2100 _rnodrpo_m_Device_2139 _rpodrpo_m_Device_2177 lrpop_dis_w_Device_2217 lrpop_dis_p_Device_2227 rnpolyl_r_dis_w_Device_2239 rnpolyl_r_dis_p_Device_2249 rnpolys_r_dis_w_Device_2261 rnpolys_r_dis_p_Device_2271 rppolyl_r_dis_w_Device_2283 rppolyl_r_dis_p_Device_2293 rppolys_r_dis_w_Device_2305 rppolys_r_dis_p_Device_2315 prpop_dis_w_Device_2327 prpop_dis_p_Device_2337 nrpop_dis_w_Device_2349 nrpop_dis_p_Device_2359 _capm5_wos_Device_2444 _capm5_shield_Device_2468 _xjvar_nr36_Device_2492 _xjvar_w40_Device_2515 _nmoscap_Device_2536 _nmoscap_33_Device_2561 _moscap_rf_Device_2588 _moscap_rf33_Device_2603 _spiral_s2_std6_Device_2618 _spiral_s3_std6_Device_2659 _spiral_s2_sym6_Device_2698 _spiral_s3_sym6_Device_2737 _spiral_s2_sym_ct6_Device_2778 _spiral_s3_sym_ct6_Device_2819"
GENTERMS="d_diff,plyt,ndiff_net,psub d_diff,plyt,ndiff_net,psub d_diff,plyt,pdiff_net,DNW d_diff,plyt,pdiff_net,DNW d_diff,plyt,pdiff_net,nw_net d_diff,plyt,pdiff_net,nw_net plyt,plyt,DNW plyt,plyt,DNW plyt,plyt,DNW nw_net,nw_net,psub ndiff_net,ndiff_net,psub ndiff_net,ndiff_net,psub pdiff_net,pdiff_net,nw_net pdiff_net,pdiff_net,nw_net ndiff_net,ndiff_net,psub pdiff_net,pdiff_net,nw_net plyx,plyx,poly_nw_via plyx,plyx,poly_psub_via plyx,plyx,poly_nw_via plyx,plyx,poly_psub_via plyx,plyx,poly_nw_via plyx,plyx,poly_psub_via plyx,plyx,poly_nw_via plyx,plyx,poly_psub_via plyx,plyx,poly_nw_via plyx,plyx,poly_psub_via plyx,plyx,poly_nw_via plyx,plyx,poly_psub_via plyx,plyx,poly_nw_via plyx,plyx,poly_psub_via CTM5,m5t6,DNW CTM5,m5t6,m4t6 pdiff_net,ndiff_net,psub pdiff_net,ndiff_net,psub plyt,ndiff_net plyt,ndiff_net plyt,ndiff_net,psub plyt,ndiff_net,psub ind_plus6,ind_minus6,psub ind_plus6,ind_minus6,psub m6t6,m6t6,psub m6t6,m6t6,psub m6t6,m6t6,psub,m4t6 m6t6,m6t6,psub,m4t6"
GENMOS=
GENMOSSRC=
GENMOSDRN=
GENMOSGATE=
GENMOSSUB=
GENMOSSUB2=
GENMOSTYPE=
GENCDEV=
GENCTERMS=
GENCCONST=
GENRDEV=
GENRTERMS=
GENRCONST=
#
# Capgen pax command and .so files
#
COEFF="Y"
CAPCMD="${RCXBIN}/paxfile_coeff"
CAPSO="${RCXBIN}/cap.so"
LVSFILE="${RCXBIN}/lvsfile"
#
# Do not modify the following flags
#
CAP_SW3D="N"
CAP_CN3D="N"
#
# If CAP_CORRECTION=Y, material which forms
# canonical capacitors was included in parasitic
# extraction (subtract canonical capacitance from
# parasitic capacitance to avoid double counting)
#
CAP_CORRECTION="N"
NO_CAP_CORRECTION="N"
CANONICAL_RES_CAPS="N"
EXTRACT_MOS_DIFFUSION_AP_NW="N"
AP_SCALE_FACTOR=
CDL="N"
NEWPATTERN="Y"
NEBULASCALE=
#
# Variables for virtual metal fill
VMFCONN=
VMFFSEP=
VMFLAYERS=
VMFSSEPMAX=
VMFSSEPMIN=
VMFTYPE=
VMFWIDTH=
#
CONFORMAL="N"
#
LENGTH_UNITS="meters"
BLOCKINGLAYERS="_capm5_CAP_2423:5,metal4,metal5,metal6 _capm5_shield_Device_2468:5,metal4,metal5,metal6 _capm5_wos_Device_2444:9.3,field,active,metal1,metal4,metal5,metal6 _moscap_rf_Device_2588:1,field,active,poly,metal1 _moscap_rf33_Device_2603:1,field,active,poly,metal1 _nmos_rf_Device_1185:5.2,field,active,poly,metal1,metal2,metal3 _nmos_rf33_Device_1212:5.2,field,active,poly,metal1,metal2,metal3 _nmoscap_Device_2536:1,field,active,poly,metal1 _nmoscap_33_Device_2561:1,field,active,poly,metal1 _npn2_BJT_2932:5,field,active,metal1 _npn5_BJT_2944:5,field,active,metal1 _npn10_BJT_2956:5,field,active,metal1 _pmos_rf_Device_1239:5.2,field,active,poly,metal1,metal2,metal3 _pmos_rf_nw_Device_1293:5.2,field,active,poly,metal1,metal2,metal3 _pmos_rf33_Device_1266:5.2,field,active,poly,metal1,metal2,metal3 _pmos_rf33_nw_Device_1320:5.2,field,active,poly,metal1,metal2,metal3 _pnp2_BJT_2860:5,field,active,metal1 _pnp2_3_BJT_2896:5,field,active,metal1 _pnp5_BJT_2872:5,field,active,metal1 _pnp5_3_BJT_2908:5,field,active,metal1 _pnp10_BJT_2884:5,field,active,metal1 _pnp10_3_BJT_2920:5,field,active,metal1 _rnod_m_Device_2022:1,field,active,metal1 _rnodrpo_m_Device_2139:1,field,active,metal1 _rnodw_m_Device_1983:1,field,active,metal1 _rnwod_m_Device_1945:1,field,active,metal1 _rpod_m_Device_2100:1,field,active,metal1 _rpodrpo_m_Device_2177:1,field,active,metal1 _rpodw_m_Device_2061:1,field,active,metal1 _rppoly_rf_Device_1853:1,field,active,poly,metal1 _rppolyhri_rf_Device_1899:1,field,active,poly,metal1 _rppolywo_rf_Device_1843:1,field,active,poly,metal1 _spiral_s2_std6_Device_2618:1,field,active,metal1,metal5,metal6 _spiral_s3_std6_Device_2659:1,field,active,metal1,metal5,metal6 _spiral_s2_sym6_Device_2698:1,field,active,metal1,metal5,metal6 _spiral_s3_sym6_Device_2737:1,field,active,metal1,metal5,metal6 _spiral_s2_sym_ct6_Device_2778:1,field,active,metal1,metal4,metal5,metal6 _spiral_s3_sym_ct6_Device_2819:1,field,active,metal1,metal4,metal5,metal6 _xjvar_nr36_Device_2492:3,field,active,metal1 _xjvar_w40_Device_2515:3,field,active,metal1"
CAPS2DVERSION="* caps2d version: 9"
#
# CAPGENOPTS - command-line options used to generate the run-specific
#              RCXspiceINIT/RCXdspfINIT data files
#
CAPGENOPTS="-C -blocking _capm5_CAP_2423:5,metal4,metal5,metal6 -blocking _capm5_shield_Device_2468:5,metal4,metal5,metal6 -blocking _capm5_wos_Device_2444:9.3,field,active,metal1,metal4,metal5,metal6 -blocking _moscap_rf:1,field,active,poly,metal1 -blocking _moscap_rf33:1,field,active,poly,metal1 -blocking _nmos_rf:5.2,field,active,poly,metal1,metal2,metal3 -blocking _nmos_rf33:5.2,field,active,poly,metal1,metal2,metal3 -blocking _nmoscap:1,field,active,poly,metal1 -blocking _nmoscap_33:1,field,active,poly,metal1 -blocking _npn2:5,field,active,metal1 -blocking _npn5:5,field,active,metal1 -blocking _npn10:5,field,active,metal1 -blocking _pmos_rf:5.2,field,active,poly,metal1,metal2,metal3 -blocking _pmos_rf_nw:5.2,field,active,poly,metal1,metal2,metal3 -blocking _pmos_rf33:5.2,field,active,poly,metal1,metal2,metal3 -blocking _pmos_rf33_nw:5.2,field,active,poly,metal1,metal2,metal3 -blocking _pnp2:5,field,active,metal1 -blocking _pnp2_3:5,field,active,metal1 -blocking _pnp5:5,field,active,metal1 -blocking _pnp5_3:5,field,active,metal1 -blocking _pnp10:5,field,active,metal1 -blocking _pnp10_3:5,field,active,metal1 -blocking _rnod_m:1,field,active,metal1 -blocking _rnodrpo_m:1,field,active,metal1 -blocking _rnodw_m:1,field,active,metal1 -blocking _rnwod_m:1,field,active,metal1 -blocking _rpod_m:1,field,active,metal1 -blocking _rpodrpo_m:1,field,active,metal1 -blocking _rpodw_m:1,field,active,metal1 -blocking _rppoly_rf:1,field,active,poly,metal1 -blocking _rppolyhri_rf:1,field,active,poly,metal1 -blocking _rppolywo_rf:1,field,active,poly,metal1 -blocking _spiral_s2_std6:1,field,active,metal1,metal5,metal6 -blocking _spiral_s3_std6:1,field,active,metal1,metal5,metal6 -blocking _spiral_s2_sym6:1,field,active,metal1,metal5,metal6 -blocking _spiral_s3_sym6:1,field,active,metal1,metal5,metal6 -blocking _spiral_s2_sym_ct6:1,field,active,metal1,metal4,metal5,metal6 -blocking _spiral_s3_sym_ct6:1,field,active,metal1,metal4,metal5,metal6 -blocking _xjvar_nr36:3,field,active,metal1 -blocking _xjvar_w40:3,field,active,metal1 -lvs lvsfile -p2lvs p2lvsfile -length_units meters -p poly,paxgate,active ."
#
# END: Initializations
#------------------------------------------
