// Seed: 2604244294
module module_0 (
    output wand id_0,
    output uwire id_1,
    output wire id_2,
    output wor id_3,
    output uwire id_4,
    input wire id_5,
    output tri1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output supply1 id_9,
    output tri id_10,
    input tri id_11,
    input supply1 id_12,
    output tri0 id_13
);
  wire id_15;
  wire id_16 = id_6++;
  wor  id_17;
  wire id_18;
  assign module_1.id_2 = 0;
  wire id_19;
  wire id_20;
  logic [7:0] id_21, id_22;
  assign id_22[1] = id_5;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    output tri0 id_2
    , id_7,
    input  wor  id_3,
    output tri  id_4,
    input  tri0 id_5
);
  wire id_8, id_9, id_10;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_4,
      id_1,
      id_4,
      id_5,
      id_1,
      id_5,
      id_0,
      id_1,
      id_1,
      id_0,
      id_5,
      id_1
  );
endmodule
