5 14 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (sbit_sel2.1.vcd) 2 -o (sbit_sel2.1.cdd) 2 -v (sbit_sel2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 sbit_sel2.1.v 9 30 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 11 107000a 1 0 4 1 4 17 0 f 0 0 0 0
1 b 2 12 107000a 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 14
3 1 main.u$0 "main.u$0" 0 sbit_sel2.1.v 14 19 1
2 2 15 8000b 1 0 61008 0 0 4 16 f 0
2 3 15 10001 0 1 1410 0 0 4 1 a
2 4 15 1000b 1 37 1a 2 3
2 5 16 f0012 1 0 21008 0 0 1 16 1 0
2 6 16 80008 0 1 1410 0 0 1 1 b
2 7 16 80012 1 37 1a 5 6
2 8 17 8000b 1 0 21004 0 0 1 16 0 0
2 9 17 30003 1 0 1404 0 0 32 48 0 0
2 10 17 10004 0 23 1410 0 9 1 18 0 1 0 0 0 0 a
2 11 17 1000b 1 37 6 8 10
2 12 18 110011 1 0 1004 0 0 32 48 0 0
2 13 18 f0012 1 23 1000 0 12 1 18 0 1 0 0 0 0 a
2 14 18 80008 0 1 1410 0 0 1 1 b
2 15 18 80012 1 37 12 13 14
4 15 0 0 0 18
4 11 0 15 15 17
4 7 0 11 11 16
4 4 11 7 7 15
3 1 main.u$1 "main.u$1" 0 sbit_sel2.1.v 21 28 1
