```verilog
module top_module (
    input clk,
    input [7:0] in,
    output reg [7:0] pedge
);

    reg [7:0] in_delayed;

    always @(posedge clk) begin
        // Detect 0 to 1 transition
        pedge <= (~in_delayed) & in;
        // Store the input state for the next clock cycle
        in_delayed <= in;
    end

endmodule
```