
XploreAvionics_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b818  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000360  0810bab8  0810bab8  0001bab8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810be18  0810be18  0001be18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810be20  0810be20  0001be20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0810be24  0810be24  0001be24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f8  10000000  0810be28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005304  100001f8  0810c020  000201f8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  100054fc  0810c020  000254fc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003fc1b  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000065e9  00000000  00000000  0005fe43  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00002280  00000000  00000000  00066430  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001fe8  00000000  00000000  000686b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00041bfb  00000000  00000000  0006a698  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00024447  00000000  00000000  000ac293  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    001a45ad  00000000  00000000  000d06da  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  00274c87  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009a68  00000000  00000000  00274d04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	100001f8 	.word	0x100001f8
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810baa0 	.word	0x0810baa0

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	100001fc 	.word	0x100001fc
 81002dc:	0810baa0 	.word	0x0810baa0

081002e0 <strlen>:
 81002e0:	4603      	mov	r3, r0
 81002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 81002e6:	2a00      	cmp	r2, #0
 81002e8:	d1fb      	bne.n	81002e2 <strlen+0x2>
 81002ea:	1a18      	subs	r0, r3, r0
 81002ec:	3801      	subs	r0, #1
 81002ee:	4770      	bx	lr

081002f0 <__aeabi_drsub>:
 81002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 81002f4:	e002      	b.n	81002fc <__adddf3>
 81002f6:	bf00      	nop

081002f8 <__aeabi_dsub>:
 81002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

081002fc <__adddf3>:
 81002fc:	b530      	push	{r4, r5, lr}
 81002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8100302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8100306:	ea94 0f05 	teq	r4, r5
 810030a:	bf08      	it	eq
 810030c:	ea90 0f02 	teqeq	r0, r2
 8100310:	bf1f      	itttt	ne
 8100312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8100316:	ea55 0c02 	orrsne.w	ip, r5, r2
 810031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 810031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100322:	f000 80e2 	beq.w	81004ea <__adddf3+0x1ee>
 8100326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 810032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 810032e:	bfb8      	it	lt
 8100330:	426d      	neglt	r5, r5
 8100332:	dd0c      	ble.n	810034e <__adddf3+0x52>
 8100334:	442c      	add	r4, r5
 8100336:	ea80 0202 	eor.w	r2, r0, r2
 810033a:	ea81 0303 	eor.w	r3, r1, r3
 810033e:	ea82 0000 	eor.w	r0, r2, r0
 8100342:	ea83 0101 	eor.w	r1, r3, r1
 8100346:	ea80 0202 	eor.w	r2, r0, r2
 810034a:	ea81 0303 	eor.w	r3, r1, r3
 810034e:	2d36      	cmp	r5, #54	; 0x36
 8100350:	bf88      	it	hi
 8100352:	bd30      	pophi	{r4, r5, pc}
 8100354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100364:	d002      	beq.n	810036c <__adddf3+0x70>
 8100366:	4240      	negs	r0, r0
 8100368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100378:	d002      	beq.n	8100380 <__adddf3+0x84>
 810037a:	4252      	negs	r2, r2
 810037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100380:	ea94 0f05 	teq	r4, r5
 8100384:	f000 80a7 	beq.w	81004d6 <__adddf3+0x1da>
 8100388:	f1a4 0401 	sub.w	r4, r4, #1
 810038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100390:	db0d      	blt.n	81003ae <__adddf3+0xb2>
 8100392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100396:	fa22 f205 	lsr.w	r2, r2, r5
 810039a:	1880      	adds	r0, r0, r2
 810039c:	f141 0100 	adc.w	r1, r1, #0
 81003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 81003a4:	1880      	adds	r0, r0, r2
 81003a6:	fa43 f305 	asr.w	r3, r3, r5
 81003aa:	4159      	adcs	r1, r3
 81003ac:	e00e      	b.n	81003cc <__adddf3+0xd0>
 81003ae:	f1a5 0520 	sub.w	r5, r5, #32
 81003b2:	f10e 0e20 	add.w	lr, lr, #32
 81003b6:	2a01      	cmp	r2, #1
 81003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 81003bc:	bf28      	it	cs
 81003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 81003c2:	fa43 f305 	asr.w	r3, r3, r5
 81003c6:	18c0      	adds	r0, r0, r3
 81003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 81003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81003d0:	d507      	bpl.n	81003e2 <__adddf3+0xe6>
 81003d2:	f04f 0e00 	mov.w	lr, #0
 81003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 81003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 81003de:	eb6e 0101 	sbc.w	r1, lr, r1
 81003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 81003e6:	d31b      	bcc.n	8100420 <__adddf3+0x124>
 81003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 81003ec:	d30c      	bcc.n	8100408 <__adddf3+0x10c>
 81003ee:	0849      	lsrs	r1, r1, #1
 81003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 81003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 81003f8:	f104 0401 	add.w	r4, r4, #1
 81003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8100400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8100404:	f080 809a 	bcs.w	810053c <__adddf3+0x240>
 8100408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 810040c:	bf08      	it	eq
 810040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100412:	f150 0000 	adcs.w	r0, r0, #0
 8100416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 810041a:	ea41 0105 	orr.w	r1, r1, r5
 810041e:	bd30      	pop	{r4, r5, pc}
 8100420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8100424:	4140      	adcs	r0, r0
 8100426:	eb41 0101 	adc.w	r1, r1, r1
 810042a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 810042e:	f1a4 0401 	sub.w	r4, r4, #1
 8100432:	d1e9      	bne.n	8100408 <__adddf3+0x10c>
 8100434:	f091 0f00 	teq	r1, #0
 8100438:	bf04      	itt	eq
 810043a:	4601      	moveq	r1, r0
 810043c:	2000      	moveq	r0, #0
 810043e:	fab1 f381 	clz	r3, r1
 8100442:	bf08      	it	eq
 8100444:	3320      	addeq	r3, #32
 8100446:	f1a3 030b 	sub.w	r3, r3, #11
 810044a:	f1b3 0220 	subs.w	r2, r3, #32
 810044e:	da0c      	bge.n	810046a <__adddf3+0x16e>
 8100450:	320c      	adds	r2, #12
 8100452:	dd08      	ble.n	8100466 <__adddf3+0x16a>
 8100454:	f102 0c14 	add.w	ip, r2, #20
 8100458:	f1c2 020c 	rsb	r2, r2, #12
 810045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8100460:	fa21 f102 	lsr.w	r1, r1, r2
 8100464:	e00c      	b.n	8100480 <__adddf3+0x184>
 8100466:	f102 0214 	add.w	r2, r2, #20
 810046a:	bfd8      	it	le
 810046c:	f1c2 0c20 	rsble	ip, r2, #32
 8100470:	fa01 f102 	lsl.w	r1, r1, r2
 8100474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100478:	bfdc      	itt	le
 810047a:	ea41 010c 	orrle.w	r1, r1, ip
 810047e:	4090      	lslle	r0, r2
 8100480:	1ae4      	subs	r4, r4, r3
 8100482:	bfa2      	ittt	ge
 8100484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100488:	4329      	orrge	r1, r5
 810048a:	bd30      	popge	{r4, r5, pc}
 810048c:	ea6f 0404 	mvn.w	r4, r4
 8100490:	3c1f      	subs	r4, #31
 8100492:	da1c      	bge.n	81004ce <__adddf3+0x1d2>
 8100494:	340c      	adds	r4, #12
 8100496:	dc0e      	bgt.n	81004b6 <__adddf3+0x1ba>
 8100498:	f104 0414 	add.w	r4, r4, #20
 810049c:	f1c4 0220 	rsb	r2, r4, #32
 81004a0:	fa20 f004 	lsr.w	r0, r0, r4
 81004a4:	fa01 f302 	lsl.w	r3, r1, r2
 81004a8:	ea40 0003 	orr.w	r0, r0, r3
 81004ac:	fa21 f304 	lsr.w	r3, r1, r4
 81004b0:	ea45 0103 	orr.w	r1, r5, r3
 81004b4:	bd30      	pop	{r4, r5, pc}
 81004b6:	f1c4 040c 	rsb	r4, r4, #12
 81004ba:	f1c4 0220 	rsb	r2, r4, #32
 81004be:	fa20 f002 	lsr.w	r0, r0, r2
 81004c2:	fa01 f304 	lsl.w	r3, r1, r4
 81004c6:	ea40 0003 	orr.w	r0, r0, r3
 81004ca:	4629      	mov	r1, r5
 81004cc:	bd30      	pop	{r4, r5, pc}
 81004ce:	fa21 f004 	lsr.w	r0, r1, r4
 81004d2:	4629      	mov	r1, r5
 81004d4:	bd30      	pop	{r4, r5, pc}
 81004d6:	f094 0f00 	teq	r4, #0
 81004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 81004de:	bf06      	itte	eq
 81004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 81004e4:	3401      	addeq	r4, #1
 81004e6:	3d01      	subne	r5, #1
 81004e8:	e74e      	b.n	8100388 <__adddf3+0x8c>
 81004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81004ee:	bf18      	it	ne
 81004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81004f4:	d029      	beq.n	810054a <__adddf3+0x24e>
 81004f6:	ea94 0f05 	teq	r4, r5
 81004fa:	bf08      	it	eq
 81004fc:	ea90 0f02 	teqeq	r0, r2
 8100500:	d005      	beq.n	810050e <__adddf3+0x212>
 8100502:	ea54 0c00 	orrs.w	ip, r4, r0
 8100506:	bf04      	itt	eq
 8100508:	4619      	moveq	r1, r3
 810050a:	4610      	moveq	r0, r2
 810050c:	bd30      	pop	{r4, r5, pc}
 810050e:	ea91 0f03 	teq	r1, r3
 8100512:	bf1e      	ittt	ne
 8100514:	2100      	movne	r1, #0
 8100516:	2000      	movne	r0, #0
 8100518:	bd30      	popne	{r4, r5, pc}
 810051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 810051e:	d105      	bne.n	810052c <__adddf3+0x230>
 8100520:	0040      	lsls	r0, r0, #1
 8100522:	4149      	adcs	r1, r1
 8100524:	bf28      	it	cs
 8100526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 810052a:	bd30      	pop	{r4, r5, pc}
 810052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8100530:	bf3c      	itt	cc
 8100532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8100536:	bd30      	popcc	{r4, r5, pc}
 8100538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 810053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8100540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8100544:	f04f 0000 	mov.w	r0, #0
 8100548:	bd30      	pop	{r4, r5, pc}
 810054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810054e:	bf1a      	itte	ne
 8100550:	4619      	movne	r1, r3
 8100552:	4610      	movne	r0, r2
 8100554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8100558:	bf1c      	itt	ne
 810055a:	460b      	movne	r3, r1
 810055c:	4602      	movne	r2, r0
 810055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100562:	bf06      	itte	eq
 8100564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100568:	ea91 0f03 	teqeq	r1, r3
 810056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100570:	bd30      	pop	{r4, r5, pc}
 8100572:	bf00      	nop

08100574 <__aeabi_ui2d>:
 8100574:	f090 0f00 	teq	r0, #0
 8100578:	bf04      	itt	eq
 810057a:	2100      	moveq	r1, #0
 810057c:	4770      	bxeq	lr
 810057e:	b530      	push	{r4, r5, lr}
 8100580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100588:	f04f 0500 	mov.w	r5, #0
 810058c:	f04f 0100 	mov.w	r1, #0
 8100590:	e750      	b.n	8100434 <__adddf3+0x138>
 8100592:	bf00      	nop

08100594 <__aeabi_i2d>:
 8100594:	f090 0f00 	teq	r0, #0
 8100598:	bf04      	itt	eq
 810059a:	2100      	moveq	r1, #0
 810059c:	4770      	bxeq	lr
 810059e:	b530      	push	{r4, r5, lr}
 81005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 81005ac:	bf48      	it	mi
 81005ae:	4240      	negmi	r0, r0
 81005b0:	f04f 0100 	mov.w	r1, #0
 81005b4:	e73e      	b.n	8100434 <__adddf3+0x138>
 81005b6:	bf00      	nop

081005b8 <__aeabi_f2d>:
 81005b8:	0042      	lsls	r2, r0, #1
 81005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 81005be:	ea4f 0131 	mov.w	r1, r1, rrx
 81005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 81005c6:	bf1f      	itttt	ne
 81005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 81005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 81005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 81005d4:	4770      	bxne	lr
 81005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 81005da:	bf08      	it	eq
 81005dc:	4770      	bxeq	lr
 81005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 81005e2:	bf04      	itt	eq
 81005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 81005e8:	4770      	bxeq	lr
 81005ea:	b530      	push	{r4, r5, lr}
 81005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 81005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 81005f8:	e71c      	b.n	8100434 <__adddf3+0x138>
 81005fa:	bf00      	nop

081005fc <__aeabi_ul2d>:
 81005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8100600:	bf08      	it	eq
 8100602:	4770      	bxeq	lr
 8100604:	b530      	push	{r4, r5, lr}
 8100606:	f04f 0500 	mov.w	r5, #0
 810060a:	e00a      	b.n	8100622 <__aeabi_l2d+0x16>

0810060c <__aeabi_l2d>:
 810060c:	ea50 0201 	orrs.w	r2, r0, r1
 8100610:	bf08      	it	eq
 8100612:	4770      	bxeq	lr
 8100614:	b530      	push	{r4, r5, lr}
 8100616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 810061a:	d502      	bpl.n	8100622 <__aeabi_l2d+0x16>
 810061c:	4240      	negs	r0, r0
 810061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 810062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 810062e:	f43f aed8 	beq.w	81003e2 <__adddf3+0xe6>
 8100632:	f04f 0203 	mov.w	r2, #3
 8100636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 810063a:	bf18      	it	ne
 810063c:	3203      	addne	r2, #3
 810063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8100642:	bf18      	it	ne
 8100644:	3203      	addne	r2, #3
 8100646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 810064a:	f1c2 0320 	rsb	r3, r2, #32
 810064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8100652:	fa20 f002 	lsr.w	r0, r0, r2
 8100656:	fa01 fe03 	lsl.w	lr, r1, r3
 810065a:	ea40 000e 	orr.w	r0, r0, lr
 810065e:	fa21 f102 	lsr.w	r1, r1, r2
 8100662:	4414      	add	r4, r2
 8100664:	e6bd      	b.n	81003e2 <__adddf3+0xe6>
 8100666:	bf00      	nop

08100668 <__aeabi_dmul>:
 8100668:	b570      	push	{r4, r5, r6, lr}
 810066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100676:	bf1d      	ittte	ne
 8100678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810067c:	ea94 0f0c 	teqne	r4, ip
 8100680:	ea95 0f0c 	teqne	r5, ip
 8100684:	f000 f8de 	bleq	8100844 <__aeabi_dmul+0x1dc>
 8100688:	442c      	add	r4, r5
 810068a:	ea81 0603 	eor.w	r6, r1, r3
 810068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810069a:	bf18      	it	ne
 810069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 81006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 81006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 81006a8:	d038      	beq.n	810071c <__aeabi_dmul+0xb4>
 81006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 81006ae:	f04f 0500 	mov.w	r5, #0
 81006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 81006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 81006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 81006be:	f04f 0600 	mov.w	r6, #0
 81006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 81006c6:	f09c 0f00 	teq	ip, #0
 81006ca:	bf18      	it	ne
 81006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 81006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 81006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 81006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 81006dc:	d204      	bcs.n	81006e8 <__aeabi_dmul+0x80>
 81006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 81006e2:	416d      	adcs	r5, r5
 81006e4:	eb46 0606 	adc.w	r6, r6, r6
 81006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 81006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 81006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 81006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 81006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 81006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100700:	bf88      	it	hi
 8100702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100706:	d81e      	bhi.n	8100746 <__aeabi_dmul+0xde>
 8100708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 810070c:	bf08      	it	eq
 810070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8100712:	f150 0000 	adcs.w	r0, r0, #0
 8100716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 810071a:	bd70      	pop	{r4, r5, r6, pc}
 810071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8100720:	ea46 0101 	orr.w	r1, r6, r1
 8100724:	ea40 0002 	orr.w	r0, r0, r2
 8100728:	ea81 0103 	eor.w	r1, r1, r3
 810072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8100730:	bfc2      	ittt	gt
 8100732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 810073a:	bd70      	popgt	{r4, r5, r6, pc}
 810073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100740:	f04f 0e00 	mov.w	lr, #0
 8100744:	3c01      	subs	r4, #1
 8100746:	f300 80ab 	bgt.w	81008a0 <__aeabi_dmul+0x238>
 810074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 810074e:	bfde      	ittt	le
 8100750:	2000      	movle	r0, #0
 8100752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8100756:	bd70      	pople	{r4, r5, r6, pc}
 8100758:	f1c4 0400 	rsb	r4, r4, #0
 810075c:	3c20      	subs	r4, #32
 810075e:	da35      	bge.n	81007cc <__aeabi_dmul+0x164>
 8100760:	340c      	adds	r4, #12
 8100762:	dc1b      	bgt.n	810079c <__aeabi_dmul+0x134>
 8100764:	f104 0414 	add.w	r4, r4, #20
 8100768:	f1c4 0520 	rsb	r5, r4, #32
 810076c:	fa00 f305 	lsl.w	r3, r0, r5
 8100770:	fa20 f004 	lsr.w	r0, r0, r4
 8100774:	fa01 f205 	lsl.w	r2, r1, r5
 8100778:	ea40 0002 	orr.w	r0, r0, r2
 810077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100788:	fa21 f604 	lsr.w	r6, r1, r4
 810078c:	eb42 0106 	adc.w	r1, r2, r6
 8100790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100794:	bf08      	it	eq
 8100796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810079a:	bd70      	pop	{r4, r5, r6, pc}
 810079c:	f1c4 040c 	rsb	r4, r4, #12
 81007a0:	f1c4 0520 	rsb	r5, r4, #32
 81007a4:	fa00 f304 	lsl.w	r3, r0, r4
 81007a8:	fa20 f005 	lsr.w	r0, r0, r5
 81007ac:	fa01 f204 	lsl.w	r2, r1, r4
 81007b0:	ea40 0002 	orr.w	r0, r0, r2
 81007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 81007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 81007bc:	f141 0100 	adc.w	r1, r1, #0
 81007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 81007c4:	bf08      	it	eq
 81007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81007ca:	bd70      	pop	{r4, r5, r6, pc}
 81007cc:	f1c4 0520 	rsb	r5, r4, #32
 81007d0:	fa00 f205 	lsl.w	r2, r0, r5
 81007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 81007d8:	fa20 f304 	lsr.w	r3, r0, r4
 81007dc:	fa01 f205 	lsl.w	r2, r1, r5
 81007e0:	ea43 0302 	orr.w	r3, r3, r2
 81007e4:	fa21 f004 	lsr.w	r0, r1, r4
 81007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 81007ec:	fa21 f204 	lsr.w	r2, r1, r4
 81007f0:	ea20 0002 	bic.w	r0, r0, r2
 81007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 81007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 81007fc:	bf08      	it	eq
 81007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8100802:	bd70      	pop	{r4, r5, r6, pc}
 8100804:	f094 0f00 	teq	r4, #0
 8100808:	d10f      	bne.n	810082a <__aeabi_dmul+0x1c2>
 810080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 810080e:	0040      	lsls	r0, r0, #1
 8100810:	eb41 0101 	adc.w	r1, r1, r1
 8100814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100818:	bf08      	it	eq
 810081a:	3c01      	subeq	r4, #1
 810081c:	d0f7      	beq.n	810080e <__aeabi_dmul+0x1a6>
 810081e:	ea41 0106 	orr.w	r1, r1, r6
 8100822:	f095 0f00 	teq	r5, #0
 8100826:	bf18      	it	ne
 8100828:	4770      	bxne	lr
 810082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 810082e:	0052      	lsls	r2, r2, #1
 8100830:	eb43 0303 	adc.w	r3, r3, r3
 8100834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8100838:	bf08      	it	eq
 810083a:	3d01      	subeq	r5, #1
 810083c:	d0f7      	beq.n	810082e <__aeabi_dmul+0x1c6>
 810083e:	ea43 0306 	orr.w	r3, r3, r6
 8100842:	4770      	bx	lr
 8100844:	ea94 0f0c 	teq	r4, ip
 8100848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 810084c:	bf18      	it	ne
 810084e:	ea95 0f0c 	teqne	r5, ip
 8100852:	d00c      	beq.n	810086e <__aeabi_dmul+0x206>
 8100854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100858:	bf18      	it	ne
 810085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810085e:	d1d1      	bne.n	8100804 <__aeabi_dmul+0x19c>
 8100860:	ea81 0103 	eor.w	r1, r1, r3
 8100864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100868:	f04f 0000 	mov.w	r0, #0
 810086c:	bd70      	pop	{r4, r5, r6, pc}
 810086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100872:	bf06      	itte	eq
 8100874:	4610      	moveq	r0, r2
 8100876:	4619      	moveq	r1, r3
 8100878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810087c:	d019      	beq.n	81008b2 <__aeabi_dmul+0x24a>
 810087e:	ea94 0f0c 	teq	r4, ip
 8100882:	d102      	bne.n	810088a <__aeabi_dmul+0x222>
 8100884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100888:	d113      	bne.n	81008b2 <__aeabi_dmul+0x24a>
 810088a:	ea95 0f0c 	teq	r5, ip
 810088e:	d105      	bne.n	810089c <__aeabi_dmul+0x234>
 8100890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100894:	bf1c      	itt	ne
 8100896:	4610      	movne	r0, r2
 8100898:	4619      	movne	r1, r3
 810089a:	d10a      	bne.n	81008b2 <__aeabi_dmul+0x24a>
 810089c:	ea81 0103 	eor.w	r1, r1, r3
 81008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 81008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 81008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 81008ac:	f04f 0000 	mov.w	r0, #0
 81008b0:	bd70      	pop	{r4, r5, r6, pc}
 81008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 81008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 81008ba:	bd70      	pop	{r4, r5, r6, pc}

081008bc <__aeabi_ddiv>:
 81008bc:	b570      	push	{r4, r5, r6, lr}
 81008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 81008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 81008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 81008ca:	bf1d      	ittte	ne
 81008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 81008d0:	ea94 0f0c 	teqne	r4, ip
 81008d4:	ea95 0f0c 	teqne	r5, ip
 81008d8:	f000 f8a7 	bleq	8100a2a <__aeabi_ddiv+0x16e>
 81008dc:	eba4 0405 	sub.w	r4, r4, r5
 81008e0:	ea81 0e03 	eor.w	lr, r1, r3
 81008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 81008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81008ec:	f000 8088 	beq.w	8100a00 <__aeabi_ddiv+0x144>
 81008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 81008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 81008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 81008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8100900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8100904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8100908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 810090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8100910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8100914:	429d      	cmp	r5, r3
 8100916:	bf08      	it	eq
 8100918:	4296      	cmpeq	r6, r2
 810091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 810091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8100922:	d202      	bcs.n	810092a <__aeabi_ddiv+0x6e>
 8100924:	085b      	lsrs	r3, r3, #1
 8100926:	ea4f 0232 	mov.w	r2, r2, rrx
 810092a:	1ab6      	subs	r6, r6, r2
 810092c:	eb65 0503 	sbc.w	r5, r5, r3
 8100930:	085b      	lsrs	r3, r3, #1
 8100932:	ea4f 0232 	mov.w	r2, r2, rrx
 8100936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 810093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 810093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100946:	bf22      	ittt	cs
 8100948:	1ab6      	subcs	r6, r6, r2
 810094a:	4675      	movcs	r5, lr
 810094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8100950:	085b      	lsrs	r3, r3, #1
 8100952:	ea4f 0232 	mov.w	r2, r2, rrx
 8100956:	ebb6 0e02 	subs.w	lr, r6, r2
 810095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 810095e:	bf22      	ittt	cs
 8100960:	1ab6      	subcs	r6, r6, r2
 8100962:	4675      	movcs	r5, lr
 8100964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100968:	085b      	lsrs	r3, r3, #1
 810096a:	ea4f 0232 	mov.w	r2, r2, rrx
 810096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100976:	bf22      	ittt	cs
 8100978:	1ab6      	subcs	r6, r6, r2
 810097a:	4675      	movcs	r5, lr
 810097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100980:	085b      	lsrs	r3, r3, #1
 8100982:	ea4f 0232 	mov.w	r2, r2, rrx
 8100986:	ebb6 0e02 	subs.w	lr, r6, r2
 810098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 810098e:	bf22      	ittt	cs
 8100990:	1ab6      	subcs	r6, r6, r2
 8100992:	4675      	movcs	r5, lr
 8100994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100998:	ea55 0e06 	orrs.w	lr, r5, r6
 810099c:	d018      	beq.n	81009d0 <__aeabi_ddiv+0x114>
 810099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 81009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 81009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 81009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 81009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 81009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 81009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 81009ba:	d1c0      	bne.n	810093e <__aeabi_ddiv+0x82>
 81009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81009c0:	d10b      	bne.n	81009da <__aeabi_ddiv+0x11e>
 81009c2:	ea41 0100 	orr.w	r1, r1, r0
 81009c6:	f04f 0000 	mov.w	r0, #0
 81009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 81009ce:	e7b6      	b.n	810093e <__aeabi_ddiv+0x82>
 81009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81009d4:	bf04      	itt	eq
 81009d6:	4301      	orreq	r1, r0
 81009d8:	2000      	moveq	r0, #0
 81009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81009de:	bf88      	it	hi
 81009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81009e4:	f63f aeaf 	bhi.w	8100746 <__aeabi_dmul+0xde>
 81009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 81009ec:	bf04      	itt	eq
 81009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 81009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81009f6:	f150 0000 	adcs.w	r0, r0, #0
 81009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81009fe:	bd70      	pop	{r4, r5, r6, pc}
 8100a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100a0c:	bfc2      	ittt	gt
 8100a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100a16:	bd70      	popgt	{r4, r5, r6, pc}
 8100a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100a1c:	f04f 0e00 	mov.w	lr, #0
 8100a20:	3c01      	subs	r4, #1
 8100a22:	e690      	b.n	8100746 <__aeabi_dmul+0xde>
 8100a24:	ea45 0e06 	orr.w	lr, r5, r6
 8100a28:	e68d      	b.n	8100746 <__aeabi_dmul+0xde>
 8100a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100a2e:	ea94 0f0c 	teq	r4, ip
 8100a32:	bf08      	it	eq
 8100a34:	ea95 0f0c 	teqeq	r5, ip
 8100a38:	f43f af3b 	beq.w	81008b2 <__aeabi_dmul+0x24a>
 8100a3c:	ea94 0f0c 	teq	r4, ip
 8100a40:	d10a      	bne.n	8100a58 <__aeabi_ddiv+0x19c>
 8100a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100a46:	f47f af34 	bne.w	81008b2 <__aeabi_dmul+0x24a>
 8100a4a:	ea95 0f0c 	teq	r5, ip
 8100a4e:	f47f af25 	bne.w	810089c <__aeabi_dmul+0x234>
 8100a52:	4610      	mov	r0, r2
 8100a54:	4619      	mov	r1, r3
 8100a56:	e72c      	b.n	81008b2 <__aeabi_dmul+0x24a>
 8100a58:	ea95 0f0c 	teq	r5, ip
 8100a5c:	d106      	bne.n	8100a6c <__aeabi_ddiv+0x1b0>
 8100a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100a62:	f43f aefd 	beq.w	8100860 <__aeabi_dmul+0x1f8>
 8100a66:	4610      	mov	r0, r2
 8100a68:	4619      	mov	r1, r3
 8100a6a:	e722      	b.n	81008b2 <__aeabi_dmul+0x24a>
 8100a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100a70:	bf18      	it	ne
 8100a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100a76:	f47f aec5 	bne.w	8100804 <__aeabi_dmul+0x19c>
 8100a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100a7e:	f47f af0d 	bne.w	810089c <__aeabi_dmul+0x234>
 8100a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100a86:	f47f aeeb 	bne.w	8100860 <__aeabi_dmul+0x1f8>
 8100a8a:	e712      	b.n	81008b2 <__aeabi_dmul+0x24a>

08100a8c <__gedf2>:
 8100a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8100a90:	e006      	b.n	8100aa0 <__cmpdf2+0x4>
 8100a92:	bf00      	nop

08100a94 <__ledf2>:
 8100a94:	f04f 0c01 	mov.w	ip, #1
 8100a98:	e002      	b.n	8100aa0 <__cmpdf2+0x4>
 8100a9a:	bf00      	nop

08100a9c <__cmpdf2>:
 8100a9c:	f04f 0c01 	mov.w	ip, #1
 8100aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ab0:	bf18      	it	ne
 8100ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100ab6:	d01b      	beq.n	8100af0 <__cmpdf2+0x54>
 8100ab8:	b001      	add	sp, #4
 8100aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100abe:	bf0c      	ite	eq
 8100ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100ac4:	ea91 0f03 	teqne	r1, r3
 8100ac8:	bf02      	ittt	eq
 8100aca:	ea90 0f02 	teqeq	r0, r2
 8100ace:	2000      	moveq	r0, #0
 8100ad0:	4770      	bxeq	lr
 8100ad2:	f110 0f00 	cmn.w	r0, #0
 8100ad6:	ea91 0f03 	teq	r1, r3
 8100ada:	bf58      	it	pl
 8100adc:	4299      	cmppl	r1, r3
 8100ade:	bf08      	it	eq
 8100ae0:	4290      	cmpeq	r0, r2
 8100ae2:	bf2c      	ite	cs
 8100ae4:	17d8      	asrcs	r0, r3, #31
 8100ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100aea:	f040 0001 	orr.w	r0, r0, #1
 8100aee:	4770      	bx	lr
 8100af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100af8:	d102      	bne.n	8100b00 <__cmpdf2+0x64>
 8100afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100afe:	d107      	bne.n	8100b10 <__cmpdf2+0x74>
 8100b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b08:	d1d6      	bne.n	8100ab8 <__cmpdf2+0x1c>
 8100b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100b0e:	d0d3      	beq.n	8100ab8 <__cmpdf2+0x1c>
 8100b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100b14:	4770      	bx	lr
 8100b16:	bf00      	nop

08100b18 <__aeabi_cdrcmple>:
 8100b18:	4684      	mov	ip, r0
 8100b1a:	4610      	mov	r0, r2
 8100b1c:	4662      	mov	r2, ip
 8100b1e:	468c      	mov	ip, r1
 8100b20:	4619      	mov	r1, r3
 8100b22:	4663      	mov	r3, ip
 8100b24:	e000      	b.n	8100b28 <__aeabi_cdcmpeq>
 8100b26:	bf00      	nop

08100b28 <__aeabi_cdcmpeq>:
 8100b28:	b501      	push	{r0, lr}
 8100b2a:	f7ff ffb7 	bl	8100a9c <__cmpdf2>
 8100b2e:	2800      	cmp	r0, #0
 8100b30:	bf48      	it	mi
 8100b32:	f110 0f00 	cmnmi.w	r0, #0
 8100b36:	bd01      	pop	{r0, pc}

08100b38 <__aeabi_dcmpeq>:
 8100b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b3c:	f7ff fff4 	bl	8100b28 <__aeabi_cdcmpeq>
 8100b40:	bf0c      	ite	eq
 8100b42:	2001      	moveq	r0, #1
 8100b44:	2000      	movne	r0, #0
 8100b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b4a:	bf00      	nop

08100b4c <__aeabi_dcmplt>:
 8100b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b50:	f7ff ffea 	bl	8100b28 <__aeabi_cdcmpeq>
 8100b54:	bf34      	ite	cc
 8100b56:	2001      	movcc	r0, #1
 8100b58:	2000      	movcs	r0, #0
 8100b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b5e:	bf00      	nop

08100b60 <__aeabi_dcmple>:
 8100b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b64:	f7ff ffe0 	bl	8100b28 <__aeabi_cdcmpeq>
 8100b68:	bf94      	ite	ls
 8100b6a:	2001      	movls	r0, #1
 8100b6c:	2000      	movhi	r0, #0
 8100b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b72:	bf00      	nop

08100b74 <__aeabi_dcmpge>:
 8100b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b78:	f7ff ffce 	bl	8100b18 <__aeabi_cdrcmple>
 8100b7c:	bf94      	ite	ls
 8100b7e:	2001      	movls	r0, #1
 8100b80:	2000      	movhi	r0, #0
 8100b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b86:	bf00      	nop

08100b88 <__aeabi_dcmpgt>:
 8100b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b8c:	f7ff ffc4 	bl	8100b18 <__aeabi_cdrcmple>
 8100b90:	bf34      	ite	cc
 8100b92:	2001      	movcc	r0, #1
 8100b94:	2000      	movcs	r0, #0
 8100b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b9a:	bf00      	nop

08100b9c <__aeabi_dcmpun>:
 8100b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba4:	d102      	bne.n	8100bac <__aeabi_dcmpun+0x10>
 8100ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100baa:	d10a      	bne.n	8100bc2 <__aeabi_dcmpun+0x26>
 8100bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100bb4:	d102      	bne.n	8100bbc <__aeabi_dcmpun+0x20>
 8100bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bba:	d102      	bne.n	8100bc2 <__aeabi_dcmpun+0x26>
 8100bbc:	f04f 0000 	mov.w	r0, #0
 8100bc0:	4770      	bx	lr
 8100bc2:	f04f 0001 	mov.w	r0, #1
 8100bc6:	4770      	bx	lr

08100bc8 <__aeabi_d2iz>:
 8100bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100bd0:	d215      	bcs.n	8100bfe <__aeabi_d2iz+0x36>
 8100bd2:	d511      	bpl.n	8100bf8 <__aeabi_d2iz+0x30>
 8100bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100bdc:	d912      	bls.n	8100c04 <__aeabi_d2iz+0x3c>
 8100bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100bee:	fa23 f002 	lsr.w	r0, r3, r2
 8100bf2:	bf18      	it	ne
 8100bf4:	4240      	negne	r0, r0
 8100bf6:	4770      	bx	lr
 8100bf8:	f04f 0000 	mov.w	r0, #0
 8100bfc:	4770      	bx	lr
 8100bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100c02:	d105      	bne.n	8100c10 <__aeabi_d2iz+0x48>
 8100c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100c08:	bf08      	it	eq
 8100c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100c0e:	4770      	bx	lr
 8100c10:	f04f 0000 	mov.w	r0, #0
 8100c14:	4770      	bx	lr
 8100c16:	bf00      	nop

08100c18 <__aeabi_uldivmod>:
 8100c18:	b953      	cbnz	r3, 8100c30 <__aeabi_uldivmod+0x18>
 8100c1a:	b94a      	cbnz	r2, 8100c30 <__aeabi_uldivmod+0x18>
 8100c1c:	2900      	cmp	r1, #0
 8100c1e:	bf08      	it	eq
 8100c20:	2800      	cmpeq	r0, #0
 8100c22:	bf1c      	itt	ne
 8100c24:	f04f 31ff 	movne.w	r1, #4294967295
 8100c28:	f04f 30ff 	movne.w	r0, #4294967295
 8100c2c:	f000 b972 	b.w	8100f14 <__aeabi_idiv0>
 8100c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8100c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100c38:	f000 f806 	bl	8100c48 <__udivmoddi4>
 8100c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100c44:	b004      	add	sp, #16
 8100c46:	4770      	bx	lr

08100c48 <__udivmoddi4>:
 8100c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100c4c:	9e08      	ldr	r6, [sp, #32]
 8100c4e:	4604      	mov	r4, r0
 8100c50:	4688      	mov	r8, r1
 8100c52:	2b00      	cmp	r3, #0
 8100c54:	d14b      	bne.n	8100cee <__udivmoddi4+0xa6>
 8100c56:	428a      	cmp	r2, r1
 8100c58:	4615      	mov	r5, r2
 8100c5a:	d967      	bls.n	8100d2c <__udivmoddi4+0xe4>
 8100c5c:	fab2 f282 	clz	r2, r2
 8100c60:	b14a      	cbz	r2, 8100c76 <__udivmoddi4+0x2e>
 8100c62:	f1c2 0720 	rsb	r7, r2, #32
 8100c66:	fa01 f302 	lsl.w	r3, r1, r2
 8100c6a:	fa20 f707 	lsr.w	r7, r0, r7
 8100c6e:	4095      	lsls	r5, r2
 8100c70:	ea47 0803 	orr.w	r8, r7, r3
 8100c74:	4094      	lsls	r4, r2
 8100c76:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8100c7a:	0c23      	lsrs	r3, r4, #16
 8100c7c:	fbb8 f7fe 	udiv	r7, r8, lr
 8100c80:	fa1f fc85 	uxth.w	ip, r5
 8100c84:	fb0e 8817 	mls	r8, lr, r7, r8
 8100c88:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8100c8c:	fb07 f10c 	mul.w	r1, r7, ip
 8100c90:	4299      	cmp	r1, r3
 8100c92:	d909      	bls.n	8100ca8 <__udivmoddi4+0x60>
 8100c94:	18eb      	adds	r3, r5, r3
 8100c96:	f107 30ff 	add.w	r0, r7, #4294967295
 8100c9a:	f080 811b 	bcs.w	8100ed4 <__udivmoddi4+0x28c>
 8100c9e:	4299      	cmp	r1, r3
 8100ca0:	f240 8118 	bls.w	8100ed4 <__udivmoddi4+0x28c>
 8100ca4:	3f02      	subs	r7, #2
 8100ca6:	442b      	add	r3, r5
 8100ca8:	1a5b      	subs	r3, r3, r1
 8100caa:	b2a4      	uxth	r4, r4
 8100cac:	fbb3 f0fe 	udiv	r0, r3, lr
 8100cb0:	fb0e 3310 	mls	r3, lr, r0, r3
 8100cb4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100cb8:	fb00 fc0c 	mul.w	ip, r0, ip
 8100cbc:	45a4      	cmp	ip, r4
 8100cbe:	d909      	bls.n	8100cd4 <__udivmoddi4+0x8c>
 8100cc0:	192c      	adds	r4, r5, r4
 8100cc2:	f100 33ff 	add.w	r3, r0, #4294967295
 8100cc6:	f080 8107 	bcs.w	8100ed8 <__udivmoddi4+0x290>
 8100cca:	45a4      	cmp	ip, r4
 8100ccc:	f240 8104 	bls.w	8100ed8 <__udivmoddi4+0x290>
 8100cd0:	3802      	subs	r0, #2
 8100cd2:	442c      	add	r4, r5
 8100cd4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8100cd8:	eba4 040c 	sub.w	r4, r4, ip
 8100cdc:	2700      	movs	r7, #0
 8100cde:	b11e      	cbz	r6, 8100ce8 <__udivmoddi4+0xa0>
 8100ce0:	40d4      	lsrs	r4, r2
 8100ce2:	2300      	movs	r3, #0
 8100ce4:	e9c6 4300 	strd	r4, r3, [r6]
 8100ce8:	4639      	mov	r1, r7
 8100cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100cee:	428b      	cmp	r3, r1
 8100cf0:	d909      	bls.n	8100d06 <__udivmoddi4+0xbe>
 8100cf2:	2e00      	cmp	r6, #0
 8100cf4:	f000 80eb 	beq.w	8100ece <__udivmoddi4+0x286>
 8100cf8:	2700      	movs	r7, #0
 8100cfa:	e9c6 0100 	strd	r0, r1, [r6]
 8100cfe:	4638      	mov	r0, r7
 8100d00:	4639      	mov	r1, r7
 8100d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100d06:	fab3 f783 	clz	r7, r3
 8100d0a:	2f00      	cmp	r7, #0
 8100d0c:	d147      	bne.n	8100d9e <__udivmoddi4+0x156>
 8100d0e:	428b      	cmp	r3, r1
 8100d10:	d302      	bcc.n	8100d18 <__udivmoddi4+0xd0>
 8100d12:	4282      	cmp	r2, r0
 8100d14:	f200 80fa 	bhi.w	8100f0c <__udivmoddi4+0x2c4>
 8100d18:	1a84      	subs	r4, r0, r2
 8100d1a:	eb61 0303 	sbc.w	r3, r1, r3
 8100d1e:	2001      	movs	r0, #1
 8100d20:	4698      	mov	r8, r3
 8100d22:	2e00      	cmp	r6, #0
 8100d24:	d0e0      	beq.n	8100ce8 <__udivmoddi4+0xa0>
 8100d26:	e9c6 4800 	strd	r4, r8, [r6]
 8100d2a:	e7dd      	b.n	8100ce8 <__udivmoddi4+0xa0>
 8100d2c:	b902      	cbnz	r2, 8100d30 <__udivmoddi4+0xe8>
 8100d2e:	deff      	udf	#255	; 0xff
 8100d30:	fab2 f282 	clz	r2, r2
 8100d34:	2a00      	cmp	r2, #0
 8100d36:	f040 808f 	bne.w	8100e58 <__udivmoddi4+0x210>
 8100d3a:	1b49      	subs	r1, r1, r5
 8100d3c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8100d40:	fa1f f885 	uxth.w	r8, r5
 8100d44:	2701      	movs	r7, #1
 8100d46:	fbb1 fcfe 	udiv	ip, r1, lr
 8100d4a:	0c23      	lsrs	r3, r4, #16
 8100d4c:	fb0e 111c 	mls	r1, lr, ip, r1
 8100d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100d54:	fb08 f10c 	mul.w	r1, r8, ip
 8100d58:	4299      	cmp	r1, r3
 8100d5a:	d907      	bls.n	8100d6c <__udivmoddi4+0x124>
 8100d5c:	18eb      	adds	r3, r5, r3
 8100d5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8100d62:	d202      	bcs.n	8100d6a <__udivmoddi4+0x122>
 8100d64:	4299      	cmp	r1, r3
 8100d66:	f200 80cd 	bhi.w	8100f04 <__udivmoddi4+0x2bc>
 8100d6a:	4684      	mov	ip, r0
 8100d6c:	1a59      	subs	r1, r3, r1
 8100d6e:	b2a3      	uxth	r3, r4
 8100d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8100d74:	fb0e 1410 	mls	r4, lr, r0, r1
 8100d78:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8100d7c:	fb08 f800 	mul.w	r8, r8, r0
 8100d80:	45a0      	cmp	r8, r4
 8100d82:	d907      	bls.n	8100d94 <__udivmoddi4+0x14c>
 8100d84:	192c      	adds	r4, r5, r4
 8100d86:	f100 33ff 	add.w	r3, r0, #4294967295
 8100d8a:	d202      	bcs.n	8100d92 <__udivmoddi4+0x14a>
 8100d8c:	45a0      	cmp	r8, r4
 8100d8e:	f200 80b6 	bhi.w	8100efe <__udivmoddi4+0x2b6>
 8100d92:	4618      	mov	r0, r3
 8100d94:	eba4 0408 	sub.w	r4, r4, r8
 8100d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8100d9c:	e79f      	b.n	8100cde <__udivmoddi4+0x96>
 8100d9e:	f1c7 0c20 	rsb	ip, r7, #32
 8100da2:	40bb      	lsls	r3, r7
 8100da4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8100da8:	ea4e 0e03 	orr.w	lr, lr, r3
 8100dac:	fa01 f407 	lsl.w	r4, r1, r7
 8100db0:	fa20 f50c 	lsr.w	r5, r0, ip
 8100db4:	fa21 f30c 	lsr.w	r3, r1, ip
 8100db8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8100dbc:	4325      	orrs	r5, r4
 8100dbe:	fbb3 f9f8 	udiv	r9, r3, r8
 8100dc2:	0c2c      	lsrs	r4, r5, #16
 8100dc4:	fb08 3319 	mls	r3, r8, r9, r3
 8100dc8:	fa1f fa8e 	uxth.w	sl, lr
 8100dcc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8100dd0:	fb09 f40a 	mul.w	r4, r9, sl
 8100dd4:	429c      	cmp	r4, r3
 8100dd6:	fa02 f207 	lsl.w	r2, r2, r7
 8100dda:	fa00 f107 	lsl.w	r1, r0, r7
 8100dde:	d90b      	bls.n	8100df8 <__udivmoddi4+0x1b0>
 8100de0:	eb1e 0303 	adds.w	r3, lr, r3
 8100de4:	f109 30ff 	add.w	r0, r9, #4294967295
 8100de8:	f080 8087 	bcs.w	8100efa <__udivmoddi4+0x2b2>
 8100dec:	429c      	cmp	r4, r3
 8100dee:	f240 8084 	bls.w	8100efa <__udivmoddi4+0x2b2>
 8100df2:	f1a9 0902 	sub.w	r9, r9, #2
 8100df6:	4473      	add	r3, lr
 8100df8:	1b1b      	subs	r3, r3, r4
 8100dfa:	b2ad      	uxth	r5, r5
 8100dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8100e00:	fb08 3310 	mls	r3, r8, r0, r3
 8100e04:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8100e08:	fb00 fa0a 	mul.w	sl, r0, sl
 8100e0c:	45a2      	cmp	sl, r4
 8100e0e:	d908      	bls.n	8100e22 <__udivmoddi4+0x1da>
 8100e10:	eb1e 0404 	adds.w	r4, lr, r4
 8100e14:	f100 33ff 	add.w	r3, r0, #4294967295
 8100e18:	d26b      	bcs.n	8100ef2 <__udivmoddi4+0x2aa>
 8100e1a:	45a2      	cmp	sl, r4
 8100e1c:	d969      	bls.n	8100ef2 <__udivmoddi4+0x2aa>
 8100e1e:	3802      	subs	r0, #2
 8100e20:	4474      	add	r4, lr
 8100e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8100e26:	fba0 8902 	umull	r8, r9, r0, r2
 8100e2a:	eba4 040a 	sub.w	r4, r4, sl
 8100e2e:	454c      	cmp	r4, r9
 8100e30:	46c2      	mov	sl, r8
 8100e32:	464b      	mov	r3, r9
 8100e34:	d354      	bcc.n	8100ee0 <__udivmoddi4+0x298>
 8100e36:	d051      	beq.n	8100edc <__udivmoddi4+0x294>
 8100e38:	2e00      	cmp	r6, #0
 8100e3a:	d069      	beq.n	8100f10 <__udivmoddi4+0x2c8>
 8100e3c:	ebb1 050a 	subs.w	r5, r1, sl
 8100e40:	eb64 0403 	sbc.w	r4, r4, r3
 8100e44:	fa04 fc0c 	lsl.w	ip, r4, ip
 8100e48:	40fd      	lsrs	r5, r7
 8100e4a:	40fc      	lsrs	r4, r7
 8100e4c:	ea4c 0505 	orr.w	r5, ip, r5
 8100e50:	e9c6 5400 	strd	r5, r4, [r6]
 8100e54:	2700      	movs	r7, #0
 8100e56:	e747      	b.n	8100ce8 <__udivmoddi4+0xa0>
 8100e58:	f1c2 0320 	rsb	r3, r2, #32
 8100e5c:	fa20 f703 	lsr.w	r7, r0, r3
 8100e60:	4095      	lsls	r5, r2
 8100e62:	fa01 f002 	lsl.w	r0, r1, r2
 8100e66:	fa21 f303 	lsr.w	r3, r1, r3
 8100e6a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8100e6e:	4338      	orrs	r0, r7
 8100e70:	0c01      	lsrs	r1, r0, #16
 8100e72:	fbb3 f7fe 	udiv	r7, r3, lr
 8100e76:	fa1f f885 	uxth.w	r8, r5
 8100e7a:	fb0e 3317 	mls	r3, lr, r7, r3
 8100e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100e82:	fb07 f308 	mul.w	r3, r7, r8
 8100e86:	428b      	cmp	r3, r1
 8100e88:	fa04 f402 	lsl.w	r4, r4, r2
 8100e8c:	d907      	bls.n	8100e9e <__udivmoddi4+0x256>
 8100e8e:	1869      	adds	r1, r5, r1
 8100e90:	f107 3cff 	add.w	ip, r7, #4294967295
 8100e94:	d22f      	bcs.n	8100ef6 <__udivmoddi4+0x2ae>
 8100e96:	428b      	cmp	r3, r1
 8100e98:	d92d      	bls.n	8100ef6 <__udivmoddi4+0x2ae>
 8100e9a:	3f02      	subs	r7, #2
 8100e9c:	4429      	add	r1, r5
 8100e9e:	1acb      	subs	r3, r1, r3
 8100ea0:	b281      	uxth	r1, r0
 8100ea2:	fbb3 f0fe 	udiv	r0, r3, lr
 8100ea6:	fb0e 3310 	mls	r3, lr, r0, r3
 8100eaa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100eae:	fb00 f308 	mul.w	r3, r0, r8
 8100eb2:	428b      	cmp	r3, r1
 8100eb4:	d907      	bls.n	8100ec6 <__udivmoddi4+0x27e>
 8100eb6:	1869      	adds	r1, r5, r1
 8100eb8:	f100 3cff 	add.w	ip, r0, #4294967295
 8100ebc:	d217      	bcs.n	8100eee <__udivmoddi4+0x2a6>
 8100ebe:	428b      	cmp	r3, r1
 8100ec0:	d915      	bls.n	8100eee <__udivmoddi4+0x2a6>
 8100ec2:	3802      	subs	r0, #2
 8100ec4:	4429      	add	r1, r5
 8100ec6:	1ac9      	subs	r1, r1, r3
 8100ec8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8100ecc:	e73b      	b.n	8100d46 <__udivmoddi4+0xfe>
 8100ece:	4637      	mov	r7, r6
 8100ed0:	4630      	mov	r0, r6
 8100ed2:	e709      	b.n	8100ce8 <__udivmoddi4+0xa0>
 8100ed4:	4607      	mov	r7, r0
 8100ed6:	e6e7      	b.n	8100ca8 <__udivmoddi4+0x60>
 8100ed8:	4618      	mov	r0, r3
 8100eda:	e6fb      	b.n	8100cd4 <__udivmoddi4+0x8c>
 8100edc:	4541      	cmp	r1, r8
 8100ede:	d2ab      	bcs.n	8100e38 <__udivmoddi4+0x1f0>
 8100ee0:	ebb8 0a02 	subs.w	sl, r8, r2
 8100ee4:	eb69 020e 	sbc.w	r2, r9, lr
 8100ee8:	3801      	subs	r0, #1
 8100eea:	4613      	mov	r3, r2
 8100eec:	e7a4      	b.n	8100e38 <__udivmoddi4+0x1f0>
 8100eee:	4660      	mov	r0, ip
 8100ef0:	e7e9      	b.n	8100ec6 <__udivmoddi4+0x27e>
 8100ef2:	4618      	mov	r0, r3
 8100ef4:	e795      	b.n	8100e22 <__udivmoddi4+0x1da>
 8100ef6:	4667      	mov	r7, ip
 8100ef8:	e7d1      	b.n	8100e9e <__udivmoddi4+0x256>
 8100efa:	4681      	mov	r9, r0
 8100efc:	e77c      	b.n	8100df8 <__udivmoddi4+0x1b0>
 8100efe:	3802      	subs	r0, #2
 8100f00:	442c      	add	r4, r5
 8100f02:	e747      	b.n	8100d94 <__udivmoddi4+0x14c>
 8100f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8100f08:	442b      	add	r3, r5
 8100f0a:	e72f      	b.n	8100d6c <__udivmoddi4+0x124>
 8100f0c:	4638      	mov	r0, r7
 8100f0e:	e708      	b.n	8100d22 <__udivmoddi4+0xda>
 8100f10:	4637      	mov	r7, r6
 8100f12:	e6e9      	b.n	8100ce8 <__udivmoddi4+0xa0>

08100f14 <__aeabi_idiv0>:
 8100f14:	4770      	bx	lr
 8100f16:	bf00      	nop

08100f18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100f18:	b480      	push	{r7}
 8100f1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100f1c:	4b0b      	ldr	r3, [pc, #44]	; (8100f4c <SystemInit+0x34>)
 8100f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8100f22:	4a0a      	ldr	r2, [pc, #40]	; (8100f4c <SystemInit+0x34>)
 8100f24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8100f28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100f2c:	4b07      	ldr	r3, [pc, #28]	; (8100f4c <SystemInit+0x34>)
 8100f2e:	691b      	ldr	r3, [r3, #16]
 8100f30:	4a06      	ldr	r2, [pc, #24]	; (8100f4c <SystemInit+0x34>)
 8100f32:	f043 0310 	orr.w	r3, r3, #16
 8100f36:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8100f38:	4b04      	ldr	r3, [pc, #16]	; (8100f4c <SystemInit+0x34>)
 8100f3a:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 8100f3e:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8100f40:	bf00      	nop
 8100f42:	46bd      	mov	sp, r7
 8100f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f48:	4770      	bx	lr
 8100f4a:	bf00      	nop
 8100f4c:	e000ed00 	.word	0xe000ed00

08100f50 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8100f50:	b580      	push	{r7, lr}
 8100f52:	b082      	sub	sp, #8
 8100f54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8100f56:	4b21      	ldr	r3, [pc, #132]	; (8100fdc <MX_DMA_Init+0x8c>)
 8100f58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100f5c:	4a1f      	ldr	r2, [pc, #124]	; (8100fdc <MX_DMA_Init+0x8c>)
 8100f5e:	f043 0301 	orr.w	r3, r3, #1
 8100f62:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8100f66:	4b1d      	ldr	r3, [pc, #116]	; (8100fdc <MX_DMA_Init+0x8c>)
 8100f68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100f6c:	f003 0301 	and.w	r3, r3, #1
 8100f70:	607b      	str	r3, [r7, #4]
 8100f72:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8100f74:	4b19      	ldr	r3, [pc, #100]	; (8100fdc <MX_DMA_Init+0x8c>)
 8100f76:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100f7a:	4a18      	ldr	r2, [pc, #96]	; (8100fdc <MX_DMA_Init+0x8c>)
 8100f7c:	f043 0302 	orr.w	r3, r3, #2
 8100f80:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8100f84:	4b15      	ldr	r3, [pc, #84]	; (8100fdc <MX_DMA_Init+0x8c>)
 8100f86:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100f8a:	f003 0302 	and.w	r3, r3, #2
 8100f8e:	603b      	str	r3, [r7, #0]
 8100f90:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8100f92:	2200      	movs	r2, #0
 8100f94:	2105      	movs	r1, #5
 8100f96:	200b      	movs	r0, #11
 8100f98:	f000 ffe4 	bl	8101f64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8100f9c:	200b      	movs	r0, #11
 8100f9e:	f000 fffb 	bl	8101f98 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8100fa2:	2200      	movs	r2, #0
 8100fa4:	2105      	movs	r1, #5
 8100fa6:	200c      	movs	r0, #12
 8100fa8:	f000 ffdc 	bl	8101f64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8100fac:	200c      	movs	r0, #12
 8100fae:	f000 fff3 	bl	8101f98 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8100fb2:	2200      	movs	r2, #0
 8100fb4:	2105      	movs	r1, #5
 8100fb6:	203a      	movs	r0, #58	; 0x3a
 8100fb8:	f000 ffd4 	bl	8101f64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8100fbc:	203a      	movs	r0, #58	; 0x3a
 8100fbe:	f000 ffeb 	bl	8101f98 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8100fc2:	2200      	movs	r2, #0
 8100fc4:	2105      	movs	r1, #5
 8100fc6:	203b      	movs	r0, #59	; 0x3b
 8100fc8:	f000 ffcc 	bl	8101f64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8100fcc:	203b      	movs	r0, #59	; 0x3b
 8100fce:	f000 ffe3 	bl	8101f98 <HAL_NVIC_EnableIRQ>

}
 8100fd2:	bf00      	nop
 8100fd4:	3708      	adds	r7, #8
 8100fd6:	46bd      	mov	sp, r7
 8100fd8:	bd80      	pop	{r7, pc}
 8100fda:	bf00      	nop
 8100fdc:	58024400 	.word	0x58024400

08100fe0 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8100fe0:	b580      	push	{r7, lr}
 8100fe2:	af00      	add	r7, sp, #0

  hfdcan1.Instance = FDCAN1;
 8100fe4:	4b2e      	ldr	r3, [pc, #184]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8100fe6:	4a2f      	ldr	r2, [pc, #188]	; (81010a4 <MX_FDCAN1_Init+0xc4>)
 8100fe8:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8100fea:	4b2d      	ldr	r3, [pc, #180]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8100fec:	2200      	movs	r2, #0
 8100fee:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8100ff0:	4b2b      	ldr	r3, [pc, #172]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8100ff2:	2200      	movs	r2, #0
 8100ff4:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8100ff6:	4b2a      	ldr	r3, [pc, #168]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8100ff8:	2200      	movs	r2, #0
 8100ffa:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8100ffc:	4b28      	ldr	r3, [pc, #160]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8100ffe:	2200      	movs	r2, #0
 8101000:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8101002:	4b27      	ldr	r3, [pc, #156]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101004:	2200      	movs	r2, #0
 8101006:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8101008:	4b25      	ldr	r3, [pc, #148]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 810100a:	2201      	movs	r2, #1
 810100c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 810100e:	4b24      	ldr	r3, [pc, #144]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101010:	2201      	movs	r2, #1
 8101012:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8101014:	4b22      	ldr	r3, [pc, #136]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101016:	2202      	movs	r2, #2
 8101018:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 810101a:	4b21      	ldr	r3, [pc, #132]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 810101c:	2202      	movs	r2, #2
 810101e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8101020:	4b1f      	ldr	r3, [pc, #124]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101022:	2201      	movs	r2, #1
 8101024:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8101026:	4b1e      	ldr	r3, [pc, #120]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101028:	2201      	movs	r2, #1
 810102a:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 810102c:	4b1c      	ldr	r3, [pc, #112]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 810102e:	2201      	movs	r2, #1
 8101030:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8101032:	4b1b      	ldr	r3, [pc, #108]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101034:	2201      	movs	r2, #1
 8101036:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8101038:	4b19      	ldr	r3, [pc, #100]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 810103a:	2200      	movs	r2, #0
 810103c:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 810103e:	4b18      	ldr	r3, [pc, #96]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101040:	2200      	movs	r2, #0
 8101042:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8101044:	4b16      	ldr	r3, [pc, #88]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101046:	2200      	movs	r2, #0
 8101048:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 810104a:	4b15      	ldr	r3, [pc, #84]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 810104c:	2200      	movs	r2, #0
 810104e:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8101050:	4b13      	ldr	r3, [pc, #76]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101052:	2204      	movs	r2, #4
 8101054:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8101056:	4b12      	ldr	r3, [pc, #72]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101058:	2200      	movs	r2, #0
 810105a:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 810105c:	4b10      	ldr	r3, [pc, #64]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 810105e:	2204      	movs	r2, #4
 8101060:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8101062:	4b0f      	ldr	r3, [pc, #60]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101064:	2200      	movs	r2, #0
 8101066:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8101068:	4b0d      	ldr	r3, [pc, #52]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 810106a:	2204      	movs	r2, #4
 810106c:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 810106e:	4b0c      	ldr	r3, [pc, #48]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101070:	2200      	movs	r2, #0
 8101072:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8101074:	4b0a      	ldr	r3, [pc, #40]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101076:	2200      	movs	r2, #0
 8101078:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 810107a:	4b09      	ldr	r3, [pc, #36]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 810107c:	2200      	movs	r2, #0
 810107e:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8101080:	4b07      	ldr	r3, [pc, #28]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101082:	2200      	movs	r2, #0
 8101084:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8101086:	4b06      	ldr	r3, [pc, #24]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 8101088:	2204      	movs	r2, #4
 810108a:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 810108c:	4804      	ldr	r0, [pc, #16]	; (81010a0 <MX_FDCAN1_Init+0xc0>)
 810108e:	f002 fea9 	bl	8103de4 <HAL_FDCAN_Init>
 8101092:	4603      	mov	r3, r0
 8101094:	2b00      	cmp	r3, #0
 8101096:	d001      	beq.n	810109c <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8101098:	f000 fa40 	bl	810151c <Error_Handler>
  }

}
 810109c:	bf00      	nop
 810109e:	bd80      	pop	{r7, pc}
 81010a0:	10004b34 	.word	0x10004b34
 81010a4:	4000a000 	.word	0x4000a000

081010a8 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 81010a8:	b580      	push	{r7, lr}
 81010aa:	b08a      	sub	sp, #40	; 0x28
 81010ac:	af00      	add	r7, sp, #0
 81010ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81010b0:	f107 0314 	add.w	r3, r7, #20
 81010b4:	2200      	movs	r2, #0
 81010b6:	601a      	str	r2, [r3, #0]
 81010b8:	605a      	str	r2, [r3, #4]
 81010ba:	609a      	str	r2, [r3, #8]
 81010bc:	60da      	str	r2, [r3, #12]
 81010be:	611a      	str	r2, [r3, #16]
  if(fdcanHandle->Instance==FDCAN1)
 81010c0:	687b      	ldr	r3, [r7, #4]
 81010c2:	681b      	ldr	r3, [r3, #0]
 81010c4:	4a1a      	ldr	r2, [pc, #104]	; (8101130 <HAL_FDCAN_MspInit+0x88>)
 81010c6:	4293      	cmp	r3, r2
 81010c8:	d12e      	bne.n	8101128 <HAL_FDCAN_MspInit+0x80>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 81010ca:	4b1a      	ldr	r3, [pc, #104]	; (8101134 <HAL_FDCAN_MspInit+0x8c>)
 81010cc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 81010d0:	4a18      	ldr	r2, [pc, #96]	; (8101134 <HAL_FDCAN_MspInit+0x8c>)
 81010d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81010d6:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 81010da:	4b16      	ldr	r3, [pc, #88]	; (8101134 <HAL_FDCAN_MspInit+0x8c>)
 81010dc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 81010e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81010e4:	613b      	str	r3, [r7, #16]
 81010e6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 81010e8:	4b12      	ldr	r3, [pc, #72]	; (8101134 <HAL_FDCAN_MspInit+0x8c>)
 81010ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81010ee:	4a11      	ldr	r2, [pc, #68]	; (8101134 <HAL_FDCAN_MspInit+0x8c>)
 81010f0:	f043 0301 	orr.w	r3, r3, #1
 81010f4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81010f8:	4b0e      	ldr	r3, [pc, #56]	; (8101134 <HAL_FDCAN_MspInit+0x8c>)
 81010fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81010fe:	f003 0301 	and.w	r3, r3, #1
 8101102:	60fb      	str	r3, [r7, #12]
 8101104:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8101106:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 810110a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810110c:	2302      	movs	r3, #2
 810110e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101110:	2300      	movs	r3, #0
 8101112:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101114:	2303      	movs	r3, #3
 8101116:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8101118:	2309      	movs	r3, #9
 810111a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810111c:	f107 0314 	add.w	r3, r7, #20
 8101120:	4619      	mov	r1, r3
 8101122:	4805      	ldr	r0, [pc, #20]	; (8101138 <HAL_FDCAN_MspInit+0x90>)
 8101124:	f003 f9d0 	bl	81044c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8101128:	bf00      	nop
 810112a:	3728      	adds	r7, #40	; 0x28
 810112c:	46bd      	mov	sp, r7
 810112e:	bd80      	pop	{r7, pc}
 8101130:	4000a000 	.word	0x4000a000
 8101134:	58024400 	.word	0x58024400
 8101138:	58020000 	.word	0x58020000

0810113c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 810113c:	b580      	push	{r7, lr}
 810113e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of watchdog */
  watchdogHandle = osThreadNew(watchdogTask, NULL, &watchdog_attributes);
 8101140:	4a04      	ldr	r2, [pc, #16]	; (8101154 <MX_FREERTOS_Init+0x18>)
 8101142:	2100      	movs	r1, #0
 8101144:	4804      	ldr	r0, [pc, #16]	; (8101158 <MX_FREERTOS_Init+0x1c>)
 8101146:	f006 fa81 	bl	810764c <osThreadNew>
 810114a:	4602      	mov	r2, r0
 810114c:	4b03      	ldr	r3, [pc, #12]	; (810115c <MX_FREERTOS_Init+0x20>)
 810114e:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8101150:	bf00      	nop
 8101152:	bd80      	pop	{r7, pc}
 8101154:	0810bb48 	.word	0x0810bb48
 8101158:	08101161 	.word	0x08101161
 810115c:	10004bd4 	.word	0x10004bd4

08101160 <watchdogTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_watchdogTask */
void watchdogTask(void *argument)
{
 8101160:	b580      	push	{r7, lr}
 8101162:	b082      	sub	sp, #8
 8101164:	af00      	add	r7, sp, #0
 8101166:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN watchdogTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8101168:	2001      	movs	r0, #1
 810116a:	f006 fb15 	bl	8107798 <osDelay>
 810116e:	e7fb      	b.n	8101168 <watchdogTask+0x8>

08101170 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8101170:	b480      	push	{r7}
 8101172:	b085      	sub	sp, #20
 8101174:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8101176:	4b21      	ldr	r3, [pc, #132]	; (81011fc <MX_GPIO_Init+0x8c>)
 8101178:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810117c:	4a1f      	ldr	r2, [pc, #124]	; (81011fc <MX_GPIO_Init+0x8c>)
 810117e:	f043 0320 	orr.w	r3, r3, #32
 8101182:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101186:	4b1d      	ldr	r3, [pc, #116]	; (81011fc <MX_GPIO_Init+0x8c>)
 8101188:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810118c:	f003 0320 	and.w	r3, r3, #32
 8101190:	60fb      	str	r3, [r7, #12]
 8101192:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101194:	4b19      	ldr	r3, [pc, #100]	; (81011fc <MX_GPIO_Init+0x8c>)
 8101196:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810119a:	4a18      	ldr	r2, [pc, #96]	; (81011fc <MX_GPIO_Init+0x8c>)
 810119c:	f043 0301 	orr.w	r3, r3, #1
 81011a0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81011a4:	4b15      	ldr	r3, [pc, #84]	; (81011fc <MX_GPIO_Init+0x8c>)
 81011a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011aa:	f003 0301 	and.w	r3, r3, #1
 81011ae:	60bb      	str	r3, [r7, #8]
 81011b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 81011b2:	4b12      	ldr	r3, [pc, #72]	; (81011fc <MX_GPIO_Init+0x8c>)
 81011b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011b8:	4a10      	ldr	r2, [pc, #64]	; (81011fc <MX_GPIO_Init+0x8c>)
 81011ba:	f043 0308 	orr.w	r3, r3, #8
 81011be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81011c2:	4b0e      	ldr	r3, [pc, #56]	; (81011fc <MX_GPIO_Init+0x8c>)
 81011c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011c8:	f003 0308 	and.w	r3, r3, #8
 81011cc:	607b      	str	r3, [r7, #4]
 81011ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 81011d0:	4b0a      	ldr	r3, [pc, #40]	; (81011fc <MX_GPIO_Init+0x8c>)
 81011d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011d6:	4a09      	ldr	r2, [pc, #36]	; (81011fc <MX_GPIO_Init+0x8c>)
 81011d8:	f043 0302 	orr.w	r3, r3, #2
 81011dc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81011e0:	4b06      	ldr	r3, [pc, #24]	; (81011fc <MX_GPIO_Init+0x8c>)
 81011e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011e6:	f003 0302 	and.w	r3, r3, #2
 81011ea:	603b      	str	r3, [r7, #0]
 81011ec:	683b      	ldr	r3, [r7, #0]

}
 81011ee:	bf00      	nop
 81011f0:	3714      	adds	r7, #20
 81011f2:	46bd      	mov	sp, r7
 81011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011f8:	4770      	bx	lr
 81011fa:	bf00      	nop
 81011fc:	58024400 	.word	0x58024400

08101200 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c4;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8101200:	b580      	push	{r7, lr}
 8101202:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8101204:	4b1c      	ldr	r3, [pc, #112]	; (8101278 <MX_I2C1_Init+0x78>)
 8101206:	4a1d      	ldr	r2, [pc, #116]	; (810127c <MX_I2C1_Init+0x7c>)
 8101208:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00401242;
 810120a:	4b1b      	ldr	r3, [pc, #108]	; (8101278 <MX_I2C1_Init+0x78>)
 810120c:	4a1c      	ldr	r2, [pc, #112]	; (8101280 <MX_I2C1_Init+0x80>)
 810120e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8101210:	4b19      	ldr	r3, [pc, #100]	; (8101278 <MX_I2C1_Init+0x78>)
 8101212:	2200      	movs	r2, #0
 8101214:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8101216:	4b18      	ldr	r3, [pc, #96]	; (8101278 <MX_I2C1_Init+0x78>)
 8101218:	2201      	movs	r2, #1
 810121a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 810121c:	4b16      	ldr	r3, [pc, #88]	; (8101278 <MX_I2C1_Init+0x78>)
 810121e:	2200      	movs	r2, #0
 8101220:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8101222:	4b15      	ldr	r3, [pc, #84]	; (8101278 <MX_I2C1_Init+0x78>)
 8101224:	2200      	movs	r2, #0
 8101226:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8101228:	4b13      	ldr	r3, [pc, #76]	; (8101278 <MX_I2C1_Init+0x78>)
 810122a:	2200      	movs	r2, #0
 810122c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 810122e:	4b12      	ldr	r3, [pc, #72]	; (8101278 <MX_I2C1_Init+0x78>)
 8101230:	2200      	movs	r2, #0
 8101232:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8101234:	4b10      	ldr	r3, [pc, #64]	; (8101278 <MX_I2C1_Init+0x78>)
 8101236:	2200      	movs	r2, #0
 8101238:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 810123a:	480f      	ldr	r0, [pc, #60]	; (8101278 <MX_I2C1_Init+0x78>)
 810123c:	f003 fb06 	bl	810484c <HAL_I2C_Init>
 8101240:	4603      	mov	r3, r0
 8101242:	2b00      	cmp	r3, #0
 8101244:	d001      	beq.n	810124a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8101246:	f000 f969 	bl	810151c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 810124a:	2100      	movs	r1, #0
 810124c:	480a      	ldr	r0, [pc, #40]	; (8101278 <MX_I2C1_Init+0x78>)
 810124e:	f003 fb8c 	bl	810496a <HAL_I2CEx_ConfigAnalogFilter>
 8101252:	4603      	mov	r3, r0
 8101254:	2b00      	cmp	r3, #0
 8101256:	d001      	beq.n	810125c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8101258:	f000 f960 	bl	810151c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 810125c:	2100      	movs	r1, #0
 810125e:	4806      	ldr	r0, [pc, #24]	; (8101278 <MX_I2C1_Init+0x78>)
 8101260:	f003 fbce 	bl	8104a00 <HAL_I2CEx_ConfigDigitalFilter>
 8101264:	4603      	mov	r3, r0
 8101266:	2b00      	cmp	r3, #0
 8101268:	d001      	beq.n	810126e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 810126a:	f000 f957 	bl	810151c <Error_Handler>
  }
  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 810126e:	2001      	movs	r0, #1
 8101270:	f003 fc12 	bl	8104a98 <HAL_I2CEx_EnableFastModePlus>

}
 8101274:	bf00      	nop
 8101276:	bd80      	pop	{r7, pc}
 8101278:	10004c24 	.word	0x10004c24
 810127c:	40005400 	.word	0x40005400
 8101280:	00401242 	.word	0x00401242

08101284 <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8101284:	b580      	push	{r7, lr}
 8101286:	af00      	add	r7, sp, #0

  hi2c4.Instance = I2C4;
 8101288:	4b1b      	ldr	r3, [pc, #108]	; (81012f8 <MX_I2C4_Init+0x74>)
 810128a:	4a1c      	ldr	r2, [pc, #112]	; (81012fc <MX_I2C4_Init+0x78>)
 810128c:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x10C0ECFF;
 810128e:	4b1a      	ldr	r3, [pc, #104]	; (81012f8 <MX_I2C4_Init+0x74>)
 8101290:	4a1b      	ldr	r2, [pc, #108]	; (8101300 <MX_I2C4_Init+0x7c>)
 8101292:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8101294:	4b18      	ldr	r3, [pc, #96]	; (81012f8 <MX_I2C4_Init+0x74>)
 8101296:	2200      	movs	r2, #0
 8101298:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 810129a:	4b17      	ldr	r3, [pc, #92]	; (81012f8 <MX_I2C4_Init+0x74>)
 810129c:	2201      	movs	r2, #1
 810129e:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 81012a0:	4b15      	ldr	r3, [pc, #84]	; (81012f8 <MX_I2C4_Init+0x74>)
 81012a2:	2200      	movs	r2, #0
 81012a4:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 81012a6:	4b14      	ldr	r3, [pc, #80]	; (81012f8 <MX_I2C4_Init+0x74>)
 81012a8:	2200      	movs	r2, #0
 81012aa:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 81012ac:	4b12      	ldr	r3, [pc, #72]	; (81012f8 <MX_I2C4_Init+0x74>)
 81012ae:	2200      	movs	r2, #0
 81012b0:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 81012b2:	4b11      	ldr	r3, [pc, #68]	; (81012f8 <MX_I2C4_Init+0x74>)
 81012b4:	2200      	movs	r2, #0
 81012b6:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 81012b8:	4b0f      	ldr	r3, [pc, #60]	; (81012f8 <MX_I2C4_Init+0x74>)
 81012ba:	2200      	movs	r2, #0
 81012bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 81012be:	480e      	ldr	r0, [pc, #56]	; (81012f8 <MX_I2C4_Init+0x74>)
 81012c0:	f003 fac4 	bl	810484c <HAL_I2C_Init>
 81012c4:	4603      	mov	r3, r0
 81012c6:	2b00      	cmp	r3, #0
 81012c8:	d001      	beq.n	81012ce <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 81012ca:	f000 f927 	bl	810151c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 81012ce:	2100      	movs	r1, #0
 81012d0:	4809      	ldr	r0, [pc, #36]	; (81012f8 <MX_I2C4_Init+0x74>)
 81012d2:	f003 fb4a 	bl	810496a <HAL_I2CEx_ConfigAnalogFilter>
 81012d6:	4603      	mov	r3, r0
 81012d8:	2b00      	cmp	r3, #0
 81012da:	d001      	beq.n	81012e0 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 81012dc:	f000 f91e 	bl	810151c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 81012e0:	2100      	movs	r1, #0
 81012e2:	4805      	ldr	r0, [pc, #20]	; (81012f8 <MX_I2C4_Init+0x74>)
 81012e4:	f003 fb8c 	bl	8104a00 <HAL_I2CEx_ConfigDigitalFilter>
 81012e8:	4603      	mov	r3, r0
 81012ea:	2b00      	cmp	r3, #0
 81012ec:	d001      	beq.n	81012f2 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 81012ee:	f000 f915 	bl	810151c <Error_Handler>
  }

}
 81012f2:	bf00      	nop
 81012f4:	bd80      	pop	{r7, pc}
 81012f6:	bf00      	nop
 81012f8:	10004bd8 	.word	0x10004bd8
 81012fc:	58001c00 	.word	0x58001c00
 8101300:	10c0ecff 	.word	0x10c0ecff

08101304 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8101304:	b580      	push	{r7, lr}
 8101306:	b08c      	sub	sp, #48	; 0x30
 8101308:	af00      	add	r7, sp, #0
 810130a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810130c:	f107 031c 	add.w	r3, r7, #28
 8101310:	2200      	movs	r2, #0
 8101312:	601a      	str	r2, [r3, #0]
 8101314:	605a      	str	r2, [r3, #4]
 8101316:	609a      	str	r2, [r3, #8]
 8101318:	60da      	str	r2, [r3, #12]
 810131a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 810131c:	687b      	ldr	r3, [r7, #4]
 810131e:	681b      	ldr	r3, [r3, #0]
 8101320:	4a35      	ldr	r2, [pc, #212]	; (81013f8 <HAL_I2C_MspInit+0xf4>)
 8101322:	4293      	cmp	r3, r2
 8101324:	d12f      	bne.n	8101386 <HAL_I2C_MspInit+0x82>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101326:	4b35      	ldr	r3, [pc, #212]	; (81013fc <HAL_I2C_MspInit+0xf8>)
 8101328:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810132c:	4a33      	ldr	r2, [pc, #204]	; (81013fc <HAL_I2C_MspInit+0xf8>)
 810132e:	f043 0302 	orr.w	r3, r3, #2
 8101332:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101336:	4b31      	ldr	r3, [pc, #196]	; (81013fc <HAL_I2C_MspInit+0xf8>)
 8101338:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810133c:	f003 0302 	and.w	r3, r3, #2
 8101340:	61bb      	str	r3, [r7, #24]
 8101342:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8101344:	f44f 7310 	mov.w	r3, #576	; 0x240
 8101348:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 810134a:	2312      	movs	r3, #18
 810134c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810134e:	2300      	movs	r3, #0
 8101350:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101352:	2300      	movs	r3, #0
 8101354:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8101356:	2304      	movs	r3, #4
 8101358:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810135a:	f107 031c 	add.w	r3, r7, #28
 810135e:	4619      	mov	r1, r3
 8101360:	4827      	ldr	r0, [pc, #156]	; (8101400 <HAL_I2C_MspInit+0xfc>)
 8101362:	f003 f8b1 	bl	81044c8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8101366:	4b25      	ldr	r3, [pc, #148]	; (81013fc <HAL_I2C_MspInit+0xf8>)
 8101368:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810136c:	4a23      	ldr	r2, [pc, #140]	; (81013fc <HAL_I2C_MspInit+0xf8>)
 810136e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8101372:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101376:	4b21      	ldr	r3, [pc, #132]	; (81013fc <HAL_I2C_MspInit+0xf8>)
 8101378:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810137c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8101380:	617b      	str	r3, [r7, #20]
 8101382:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C4_CLK_ENABLE();
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8101384:	e033      	b.n	81013ee <HAL_I2C_MspInit+0xea>
  else if(i2cHandle->Instance==I2C4)
 8101386:	687b      	ldr	r3, [r7, #4]
 8101388:	681b      	ldr	r3, [r3, #0]
 810138a:	4a1e      	ldr	r2, [pc, #120]	; (8101404 <HAL_I2C_MspInit+0x100>)
 810138c:	4293      	cmp	r3, r2
 810138e:	d12e      	bne.n	81013ee <HAL_I2C_MspInit+0xea>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8101390:	4b1a      	ldr	r3, [pc, #104]	; (81013fc <HAL_I2C_MspInit+0xf8>)
 8101392:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101396:	4a19      	ldr	r2, [pc, #100]	; (81013fc <HAL_I2C_MspInit+0xf8>)
 8101398:	f043 0320 	orr.w	r3, r3, #32
 810139c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81013a0:	4b16      	ldr	r3, [pc, #88]	; (81013fc <HAL_I2C_MspInit+0xf8>)
 81013a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81013a6:	f003 0320 	and.w	r3, r3, #32
 81013aa:	613b      	str	r3, [r7, #16]
 81013ac:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 81013ae:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 81013b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 81013b4:	2312      	movs	r3, #18
 81013b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81013b8:	2300      	movs	r3, #0
 81013ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81013bc:	2300      	movs	r3, #0
 81013be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 81013c0:	2304      	movs	r3, #4
 81013c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 81013c4:	f107 031c 	add.w	r3, r7, #28
 81013c8:	4619      	mov	r1, r3
 81013ca:	480f      	ldr	r0, [pc, #60]	; (8101408 <HAL_I2C_MspInit+0x104>)
 81013cc:	f003 f87c 	bl	81044c8 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 81013d0:	4b0a      	ldr	r3, [pc, #40]	; (81013fc <HAL_I2C_MspInit+0xf8>)
 81013d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81013d6:	4a09      	ldr	r2, [pc, #36]	; (81013fc <HAL_I2C_MspInit+0xf8>)
 81013d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 81013dc:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81013e0:	4b06      	ldr	r3, [pc, #24]	; (81013fc <HAL_I2C_MspInit+0xf8>)
 81013e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81013e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81013ea:	60fb      	str	r3, [r7, #12]
 81013ec:	68fb      	ldr	r3, [r7, #12]
}
 81013ee:	bf00      	nop
 81013f0:	3730      	adds	r7, #48	; 0x30
 81013f2:	46bd      	mov	sp, r7
 81013f4:	bd80      	pop	{r7, pc}
 81013f6:	bf00      	nop
 81013f8:	40005400 	.word	0x40005400
 81013fc:	58024400 	.word	0x58024400
 8101400:	58020400 	.word	0x58020400
 8101404:	58001c00 	.word	0x58001c00
 8101408:	58021400 	.word	0x58021400

0810140c <MX_IWDG2_Init>:

IWDG_HandleTypeDef hiwdg2;

/* IWDG2 init function */
void MX_IWDG2_Init(void)
{
 810140c:	b580      	push	{r7, lr}
 810140e:	af00      	add	r7, sp, #0

  hiwdg2.Instance = IWDG2;
 8101410:	4b0b      	ldr	r3, [pc, #44]	; (8101440 <MX_IWDG2_Init+0x34>)
 8101412:	4a0c      	ldr	r2, [pc, #48]	; (8101444 <MX_IWDG2_Init+0x38>)
 8101414:	601a      	str	r2, [r3, #0]
  hiwdg2.Init.Prescaler = IWDG_PRESCALER_4;
 8101416:	4b0a      	ldr	r3, [pc, #40]	; (8101440 <MX_IWDG2_Init+0x34>)
 8101418:	2200      	movs	r2, #0
 810141a:	605a      	str	r2, [r3, #4]
  hiwdg2.Init.Window = 4095;
 810141c:	4b08      	ldr	r3, [pc, #32]	; (8101440 <MX_IWDG2_Init+0x34>)
 810141e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8101422:	60da      	str	r2, [r3, #12]
  hiwdg2.Init.Reload = 4095;
 8101424:	4b06      	ldr	r3, [pc, #24]	; (8101440 <MX_IWDG2_Init+0x34>)
 8101426:	f640 72ff 	movw	r2, #4095	; 0xfff
 810142a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg2) != HAL_OK)
 810142c:	4804      	ldr	r0, [pc, #16]	; (8101440 <MX_IWDG2_Init+0x34>)
 810142e:	f003 fb57 	bl	8104ae0 <HAL_IWDG_Init>
 8101432:	4603      	mov	r3, r0
 8101434:	2b00      	cmp	r3, #0
 8101436:	d001      	beq.n	810143c <MX_IWDG2_Init+0x30>
  {
    Error_Handler();
 8101438:	f000 f870 	bl	810151c <Error_Handler>
  }

}
 810143c:	bf00      	nop
 810143e:	bd80      	pop	{r7, pc}
 8101440:	10004c70 	.word	0x10004c70
 8101444:	58004c00 	.word	0x58004c00

08101448 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8101448:	b580      	push	{r7, lr}
 810144a:	b082      	sub	sp, #8
 810144c:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810144e:	4b27      	ldr	r3, [pc, #156]	; (81014ec <main+0xa4>)
 8101450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101454:	4a25      	ldr	r2, [pc, #148]	; (81014ec <main+0xa4>)
 8101456:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810145a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810145e:	4b23      	ldr	r3, [pc, #140]	; (81014ec <main+0xa4>)
 8101460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101464:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101468:	607b      	str	r3, [r7, #4]
 810146a:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810146c:	2001      	movs	r0, #1
 810146e:	f003 f9db 	bl	8104828 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8101472:	f003 fbf1 	bl	8104c58 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101476:	2201      	movs	r2, #1
 8101478:	2102      	movs	r1, #2
 810147a:	2000      	movs	r0, #0
 810147c:	f003 fb76 	bl	8104b6c <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101480:	4b1b      	ldr	r3, [pc, #108]	; (81014f0 <main+0xa8>)
 8101482:	681b      	ldr	r3, [r3, #0]
 8101484:	091b      	lsrs	r3, r3, #4
 8101486:	f003 030f 	and.w	r3, r3, #15
 810148a:	2b07      	cmp	r3, #7
 810148c:	d108      	bne.n	81014a0 <main+0x58>
 810148e:	4b19      	ldr	r3, [pc, #100]	; (81014f4 <main+0xac>)
 8101490:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8101494:	4a17      	ldr	r2, [pc, #92]	; (81014f4 <main+0xac>)
 8101496:	f043 0301 	orr.w	r3, r3, #1
 810149a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810149e:	e007      	b.n	81014b0 <main+0x68>
 81014a0:	4b14      	ldr	r3, [pc, #80]	; (81014f4 <main+0xac>)
 81014a2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 81014a6:	4a13      	ldr	r2, [pc, #76]	; (81014f4 <main+0xac>)
 81014a8:	f043 0301 	orr.w	r3, r3, #1
 81014ac:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81014b0:	f000 fc22 	bl	8101cf8 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81014b4:	f7ff fe5c 	bl	8101170 <MX_GPIO_Init>
  MX_DMA_Init();
 81014b8:	f7ff fd4a 	bl	8100f50 <MX_DMA_Init>
  MX_FDCAN1_Init();
 81014bc:	f7ff fd90 	bl	8100fe0 <MX_FDCAN1_Init>
  MX_IWDG2_Init();
 81014c0:	f7ff ffa4 	bl	810140c <MX_IWDG2_Init>
  MX_SPI5_Init();
 81014c4:	f000 f884 	bl	81015d0 <MX_SPI5_Init>
  MX_FATFS_Init();
 81014c8:	f005 ff8a 	bl	81073e0 <MX_FATFS_Init>
  MX_I2C1_Init();
 81014cc:	f7ff fe98 	bl	8101200 <MX_I2C1_Init>
  MX_I2C4_Init();
 81014d0:	f7ff fed8 	bl	8101284 <MX_I2C4_Init>
  MX_SPI1_Init();
 81014d4:	f000 f826 	bl	8101524 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 81014d8:	f000 fae8 	bl	8101aac <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 81014dc:	f006 f84c 	bl	8107578 <osKernelInitialize>
  MX_FREERTOS_Init();
 81014e0:	f7ff fe2c 	bl	810113c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 81014e4:	f006 f87c 	bl	81075e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 81014e8:	e7fe      	b.n	81014e8 <main+0xa0>
 81014ea:	bf00      	nop
 81014ec:	58024400 	.word	0x58024400
 81014f0:	e000ed00 	.word	0xe000ed00
 81014f4:	58026400 	.word	0x58026400

081014f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 81014f8:	b580      	push	{r7, lr}
 81014fa:	b082      	sub	sp, #8
 81014fc:	af00      	add	r7, sp, #0
 81014fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM8) {
 8101500:	687b      	ldr	r3, [r7, #4]
 8101502:	681b      	ldr	r3, [r3, #0]
 8101504:	4a04      	ldr	r2, [pc, #16]	; (8101518 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8101506:	4293      	cmp	r3, r2
 8101508:	d101      	bne.n	810150e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 810150a:	f000 fc53 	bl	8101db4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 810150e:	bf00      	nop
 8101510:	3708      	adds	r7, #8
 8101512:	46bd      	mov	sp, r7
 8101514:	bd80      	pop	{r7, pc}
 8101516:	bf00      	nop
 8101518:	40010400 	.word	0x40010400

0810151c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 810151c:	b480      	push	{r7}
 810151e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8101520:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8101522:	e7fe      	b.n	8101522 <Error_Handler+0x6>

08101524 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8101524:	b580      	push	{r7, lr}
 8101526:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8101528:	4b27      	ldr	r3, [pc, #156]	; (81015c8 <MX_SPI1_Init+0xa4>)
 810152a:	4a28      	ldr	r2, [pc, #160]	; (81015cc <MX_SPI1_Init+0xa8>)
 810152c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 810152e:	4b26      	ldr	r3, [pc, #152]	; (81015c8 <MX_SPI1_Init+0xa4>)
 8101530:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8101534:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8101536:	4b24      	ldr	r3, [pc, #144]	; (81015c8 <MX_SPI1_Init+0xa4>)
 8101538:	2200      	movs	r2, #0
 810153a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 810153c:	4b22      	ldr	r3, [pc, #136]	; (81015c8 <MX_SPI1_Init+0xa4>)
 810153e:	2203      	movs	r2, #3
 8101540:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8101542:	4b21      	ldr	r3, [pc, #132]	; (81015c8 <MX_SPI1_Init+0xa4>)
 8101544:	2200      	movs	r2, #0
 8101546:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8101548:	4b1f      	ldr	r3, [pc, #124]	; (81015c8 <MX_SPI1_Init+0xa4>)
 810154a:	2200      	movs	r2, #0
 810154c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 810154e:	4b1e      	ldr	r3, [pc, #120]	; (81015c8 <MX_SPI1_Init+0xa4>)
 8101550:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8101554:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8101556:	4b1c      	ldr	r3, [pc, #112]	; (81015c8 <MX_SPI1_Init+0xa4>)
 8101558:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810155c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 810155e:	4b1a      	ldr	r3, [pc, #104]	; (81015c8 <MX_SPI1_Init+0xa4>)
 8101560:	2200      	movs	r2, #0
 8101562:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8101564:	4b18      	ldr	r3, [pc, #96]	; (81015c8 <MX_SPI1_Init+0xa4>)
 8101566:	2200      	movs	r2, #0
 8101568:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 810156a:	4b17      	ldr	r3, [pc, #92]	; (81015c8 <MX_SPI1_Init+0xa4>)
 810156c:	2200      	movs	r2, #0
 810156e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8101570:	4b15      	ldr	r3, [pc, #84]	; (81015c8 <MX_SPI1_Init+0xa4>)
 8101572:	2200      	movs	r2, #0
 8101574:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8101576:	4b14      	ldr	r3, [pc, #80]	; (81015c8 <MX_SPI1_Init+0xa4>)
 8101578:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 810157c:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 810157e:	4b12      	ldr	r3, [pc, #72]	; (81015c8 <MX_SPI1_Init+0xa4>)
 8101580:	2200      	movs	r2, #0
 8101582:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8101584:	4b10      	ldr	r3, [pc, #64]	; (81015c8 <MX_SPI1_Init+0xa4>)
 8101586:	2200      	movs	r2, #0
 8101588:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 810158a:	4b0f      	ldr	r3, [pc, #60]	; (81015c8 <MX_SPI1_Init+0xa4>)
 810158c:	2200      	movs	r2, #0
 810158e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8101590:	4b0d      	ldr	r3, [pc, #52]	; (81015c8 <MX_SPI1_Init+0xa4>)
 8101592:	2200      	movs	r2, #0
 8101594:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8101596:	4b0c      	ldr	r3, [pc, #48]	; (81015c8 <MX_SPI1_Init+0xa4>)
 8101598:	2200      	movs	r2, #0
 810159a:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 810159c:	4b0a      	ldr	r3, [pc, #40]	; (81015c8 <MX_SPI1_Init+0xa4>)
 810159e:	2200      	movs	r2, #0
 81015a0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 81015a2:	4b09      	ldr	r3, [pc, #36]	; (81015c8 <MX_SPI1_Init+0xa4>)
 81015a4:	2200      	movs	r2, #0
 81015a6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 81015a8:	4b07      	ldr	r3, [pc, #28]	; (81015c8 <MX_SPI1_Init+0xa4>)
 81015aa:	2200      	movs	r2, #0
 81015ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 81015ae:	4b06      	ldr	r3, [pc, #24]	; (81015c8 <MX_SPI1_Init+0xa4>)
 81015b0:	2200      	movs	r2, #0
 81015b2:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 81015b4:	4804      	ldr	r0, [pc, #16]	; (81015c8 <MX_SPI1_Init+0xa4>)
 81015b6:	f004 f81d 	bl	81055f4 <HAL_SPI_Init>
 81015ba:	4603      	mov	r3, r0
 81015bc:	2b00      	cmp	r3, #0
 81015be:	d001      	beq.n	81015c4 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 81015c0:	f7ff ffac 	bl	810151c <Error_Handler>
  }

}
 81015c4:	bf00      	nop
 81015c6:	bd80      	pop	{r7, pc}
 81015c8:	10004d08 	.word	0x10004d08
 81015cc:	40013000 	.word	0x40013000

081015d0 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 81015d0:	b580      	push	{r7, lr}
 81015d2:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 81015d4:	4b27      	ldr	r3, [pc, #156]	; (8101674 <MX_SPI5_Init+0xa4>)
 81015d6:	4a28      	ldr	r2, [pc, #160]	; (8101678 <MX_SPI5_Init+0xa8>)
 81015d8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 81015da:	4b26      	ldr	r3, [pc, #152]	; (8101674 <MX_SPI5_Init+0xa4>)
 81015dc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 81015e0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 81015e2:	4b24      	ldr	r3, [pc, #144]	; (8101674 <MX_SPI5_Init+0xa4>)
 81015e4:	2200      	movs	r2, #0
 81015e6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_4BIT;
 81015e8:	4b22      	ldr	r3, [pc, #136]	; (8101674 <MX_SPI5_Init+0xa4>)
 81015ea:	2203      	movs	r2, #3
 81015ec:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 81015ee:	4b21      	ldr	r3, [pc, #132]	; (8101674 <MX_SPI5_Init+0xa4>)
 81015f0:	2200      	movs	r2, #0
 81015f2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 81015f4:	4b1f      	ldr	r3, [pc, #124]	; (8101674 <MX_SPI5_Init+0xa4>)
 81015f6:	2200      	movs	r2, #0
 81015f8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 81015fa:	4b1e      	ldr	r3, [pc, #120]	; (8101674 <MX_SPI5_Init+0xa4>)
 81015fc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8101600:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8101602:	4b1c      	ldr	r3, [pc, #112]	; (8101674 <MX_SPI5_Init+0xa4>)
 8101604:	2200      	movs	r2, #0
 8101606:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8101608:	4b1a      	ldr	r3, [pc, #104]	; (8101674 <MX_SPI5_Init+0xa4>)
 810160a:	2200      	movs	r2, #0
 810160c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 810160e:	4b19      	ldr	r3, [pc, #100]	; (8101674 <MX_SPI5_Init+0xa4>)
 8101610:	2200      	movs	r2, #0
 8101612:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8101614:	4b17      	ldr	r3, [pc, #92]	; (8101674 <MX_SPI5_Init+0xa4>)
 8101616:	2200      	movs	r2, #0
 8101618:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 810161a:	4b16      	ldr	r3, [pc, #88]	; (8101674 <MX_SPI5_Init+0xa4>)
 810161c:	2200      	movs	r2, #0
 810161e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8101620:	4b14      	ldr	r3, [pc, #80]	; (8101674 <MX_SPI5_Init+0xa4>)
 8101622:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8101626:	635a      	str	r2, [r3, #52]	; 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8101628:	4b12      	ldr	r3, [pc, #72]	; (8101674 <MX_SPI5_Init+0xa4>)
 810162a:	2200      	movs	r2, #0
 810162c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 810162e:	4b11      	ldr	r3, [pc, #68]	; (8101674 <MX_SPI5_Init+0xa4>)
 8101630:	2200      	movs	r2, #0
 8101632:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8101634:	4b0f      	ldr	r3, [pc, #60]	; (8101674 <MX_SPI5_Init+0xa4>)
 8101636:	2200      	movs	r2, #0
 8101638:	641a      	str	r2, [r3, #64]	; 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 810163a:	4b0e      	ldr	r3, [pc, #56]	; (8101674 <MX_SPI5_Init+0xa4>)
 810163c:	2200      	movs	r2, #0
 810163e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8101640:	4b0c      	ldr	r3, [pc, #48]	; (8101674 <MX_SPI5_Init+0xa4>)
 8101642:	2200      	movs	r2, #0
 8101644:	649a      	str	r2, [r3, #72]	; 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8101646:	4b0b      	ldr	r3, [pc, #44]	; (8101674 <MX_SPI5_Init+0xa4>)
 8101648:	2200      	movs	r2, #0
 810164a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 810164c:	4b09      	ldr	r3, [pc, #36]	; (8101674 <MX_SPI5_Init+0xa4>)
 810164e:	2200      	movs	r2, #0
 8101650:	651a      	str	r2, [r3, #80]	; 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8101652:	4b08      	ldr	r3, [pc, #32]	; (8101674 <MX_SPI5_Init+0xa4>)
 8101654:	2200      	movs	r2, #0
 8101656:	655a      	str	r2, [r3, #84]	; 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8101658:	4b06      	ldr	r3, [pc, #24]	; (8101674 <MX_SPI5_Init+0xa4>)
 810165a:	2200      	movs	r2, #0
 810165c:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 810165e:	4805      	ldr	r0, [pc, #20]	; (8101674 <MX_SPI5_Init+0xa4>)
 8101660:	f003 ffc8 	bl	81055f4 <HAL_SPI_Init>
 8101664:	4603      	mov	r3, r0
 8101666:	2b00      	cmp	r3, #0
 8101668:	d001      	beq.n	810166e <MX_SPI5_Init+0x9e>
  {
    Error_Handler();
 810166a:	f7ff ff57 	bl	810151c <Error_Handler>
  }

}
 810166e:	bf00      	nop
 8101670:	bd80      	pop	{r7, pc}
 8101672:	bf00      	nop
 8101674:	10004c80 	.word	0x10004c80
 8101678:	40015000 	.word	0x40015000

0810167c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 810167c:	b580      	push	{r7, lr}
 810167e:	b08c      	sub	sp, #48	; 0x30
 8101680:	af00      	add	r7, sp, #0
 8101682:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101684:	f107 031c 	add.w	r3, r7, #28
 8101688:	2200      	movs	r2, #0
 810168a:	601a      	str	r2, [r3, #0]
 810168c:	605a      	str	r2, [r3, #4]
 810168e:	609a      	str	r2, [r3, #8]
 8101690:	60da      	str	r2, [r3, #12]
 8101692:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8101694:	687b      	ldr	r3, [r7, #4]
 8101696:	681b      	ldr	r3, [r3, #0]
 8101698:	4a76      	ldr	r2, [pc, #472]	; (8101874 <HAL_SPI_MspInit+0x1f8>)
 810169a:	4293      	cmp	r3, r2
 810169c:	f040 80b2 	bne.w	8101804 <HAL_SPI_MspInit+0x188>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 81016a0:	4b75      	ldr	r3, [pc, #468]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 81016a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81016a6:	4a74      	ldr	r2, [pc, #464]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 81016a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 81016ac:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 81016b0:	4b71      	ldr	r3, [pc, #452]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 81016b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81016b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81016ba:	61bb      	str	r3, [r7, #24]
 81016bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 81016be:	4b6e      	ldr	r3, [pc, #440]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 81016c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81016c4:	4a6c      	ldr	r2, [pc, #432]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 81016c6:	f043 0301 	orr.w	r3, r3, #1
 81016ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81016ce:	4b6a      	ldr	r3, [pc, #424]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 81016d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81016d4:	f003 0301 	and.w	r3, r3, #1
 81016d8:	617b      	str	r3, [r7, #20]
 81016da:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 81016dc:	4b66      	ldr	r3, [pc, #408]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 81016de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81016e2:	4a65      	ldr	r2, [pc, #404]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 81016e4:	f043 0308 	orr.w	r3, r3, #8
 81016e8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81016ec:	4b62      	ldr	r3, [pc, #392]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 81016ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81016f2:	f003 0308 	and.w	r3, r3, #8
 81016f6:	613b      	str	r3, [r7, #16]
 81016f8:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 81016fa:	2360      	movs	r3, #96	; 0x60
 81016fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81016fe:	2302      	movs	r3, #2
 8101700:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101702:	2300      	movs	r3, #0
 8101704:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101706:	2300      	movs	r3, #0
 8101708:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 810170a:	2305      	movs	r3, #5
 810170c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810170e:	f107 031c 	add.w	r3, r7, #28
 8101712:	4619      	mov	r1, r3
 8101714:	4859      	ldr	r0, [pc, #356]	; (810187c <HAL_SPI_MspInit+0x200>)
 8101716:	f002 fed7 	bl	81044c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 810171a:	2380      	movs	r3, #128	; 0x80
 810171c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810171e:	2302      	movs	r3, #2
 8101720:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101722:	2300      	movs	r3, #0
 8101724:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101726:	2300      	movs	r3, #0
 8101728:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 810172a:	2305      	movs	r3, #5
 810172c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 810172e:	f107 031c 	add.w	r3, r7, #28
 8101732:	4619      	mov	r1, r3
 8101734:	4852      	ldr	r0, [pc, #328]	; (8101880 <HAL_SPI_MspInit+0x204>)
 8101736:	f002 fec7 	bl	81044c8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 810173a:	4b52      	ldr	r3, [pc, #328]	; (8101884 <HAL_SPI_MspInit+0x208>)
 810173c:	4a52      	ldr	r2, [pc, #328]	; (8101888 <HAL_SPI_MspInit+0x20c>)
 810173e:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8101740:	4b50      	ldr	r3, [pc, #320]	; (8101884 <HAL_SPI_MspInit+0x208>)
 8101742:	2225      	movs	r2, #37	; 0x25
 8101744:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8101746:	4b4f      	ldr	r3, [pc, #316]	; (8101884 <HAL_SPI_MspInit+0x208>)
 8101748:	2200      	movs	r2, #0
 810174a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 810174c:	4b4d      	ldr	r3, [pc, #308]	; (8101884 <HAL_SPI_MspInit+0x208>)
 810174e:	2200      	movs	r2, #0
 8101750:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8101752:	4b4c      	ldr	r3, [pc, #304]	; (8101884 <HAL_SPI_MspInit+0x208>)
 8101754:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8101758:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 810175a:	4b4a      	ldr	r3, [pc, #296]	; (8101884 <HAL_SPI_MspInit+0x208>)
 810175c:	2200      	movs	r2, #0
 810175e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8101760:	4b48      	ldr	r3, [pc, #288]	; (8101884 <HAL_SPI_MspInit+0x208>)
 8101762:	2200      	movs	r2, #0
 8101764:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8101766:	4b47      	ldr	r3, [pc, #284]	; (8101884 <HAL_SPI_MspInit+0x208>)
 8101768:	2200      	movs	r2, #0
 810176a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 810176c:	4b45      	ldr	r3, [pc, #276]	; (8101884 <HAL_SPI_MspInit+0x208>)
 810176e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8101772:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8101774:	4b43      	ldr	r3, [pc, #268]	; (8101884 <HAL_SPI_MspInit+0x208>)
 8101776:	2200      	movs	r2, #0
 8101778:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 810177a:	4842      	ldr	r0, [pc, #264]	; (8101884 <HAL_SPI_MspInit+0x208>)
 810177c:	f000 fc2e 	bl	8101fdc <HAL_DMA_Init>
 8101780:	4603      	mov	r3, r0
 8101782:	2b00      	cmp	r3, #0
 8101784:	d001      	beq.n	810178a <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 8101786:	f7ff fec9 	bl	810151c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 810178a:	687b      	ldr	r3, [r7, #4]
 810178c:	4a3d      	ldr	r2, [pc, #244]	; (8101884 <HAL_SPI_MspInit+0x208>)
 810178e:	67da      	str	r2, [r3, #124]	; 0x7c
 8101790:	4a3c      	ldr	r2, [pc, #240]	; (8101884 <HAL_SPI_MspInit+0x208>)
 8101792:	687b      	ldr	r3, [r7, #4]
 8101794:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream1;
 8101796:	4b3d      	ldr	r3, [pc, #244]	; (810188c <HAL_SPI_MspInit+0x210>)
 8101798:	4a3d      	ldr	r2, [pc, #244]	; (8101890 <HAL_SPI_MspInit+0x214>)
 810179a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 810179c:	4b3b      	ldr	r3, [pc, #236]	; (810188c <HAL_SPI_MspInit+0x210>)
 810179e:	2226      	movs	r2, #38	; 0x26
 81017a0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 81017a2:	4b3a      	ldr	r3, [pc, #232]	; (810188c <HAL_SPI_MspInit+0x210>)
 81017a4:	2240      	movs	r2, #64	; 0x40
 81017a6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 81017a8:	4b38      	ldr	r3, [pc, #224]	; (810188c <HAL_SPI_MspInit+0x210>)
 81017aa:	2200      	movs	r2, #0
 81017ac:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 81017ae:	4b37      	ldr	r3, [pc, #220]	; (810188c <HAL_SPI_MspInit+0x210>)
 81017b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 81017b4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 81017b6:	4b35      	ldr	r3, [pc, #212]	; (810188c <HAL_SPI_MspInit+0x210>)
 81017b8:	2200      	movs	r2, #0
 81017ba:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 81017bc:	4b33      	ldr	r3, [pc, #204]	; (810188c <HAL_SPI_MspInit+0x210>)
 81017be:	2200      	movs	r2, #0
 81017c0:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 81017c2:	4b32      	ldr	r3, [pc, #200]	; (810188c <HAL_SPI_MspInit+0x210>)
 81017c4:	2200      	movs	r2, #0
 81017c6:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 81017c8:	4b30      	ldr	r3, [pc, #192]	; (810188c <HAL_SPI_MspInit+0x210>)
 81017ca:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 81017ce:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 81017d0:	4b2e      	ldr	r3, [pc, #184]	; (810188c <HAL_SPI_MspInit+0x210>)
 81017d2:	2200      	movs	r2, #0
 81017d4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 81017d6:	482d      	ldr	r0, [pc, #180]	; (810188c <HAL_SPI_MspInit+0x210>)
 81017d8:	f000 fc00 	bl	8101fdc <HAL_DMA_Init>
 81017dc:	4603      	mov	r3, r0
 81017de:	2b00      	cmp	r3, #0
 81017e0:	d001      	beq.n	81017e6 <HAL_SPI_MspInit+0x16a>
    {
      Error_Handler();
 81017e2:	f7ff fe9b 	bl	810151c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 81017e6:	687b      	ldr	r3, [r7, #4]
 81017e8:	4a28      	ldr	r2, [pc, #160]	; (810188c <HAL_SPI_MspInit+0x210>)
 81017ea:	679a      	str	r2, [r3, #120]	; 0x78
 81017ec:	4a27      	ldr	r2, [pc, #156]	; (810188c <HAL_SPI_MspInit+0x210>)
 81017ee:	687b      	ldr	r3, [r7, #4]
 81017f0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 81017f2:	2200      	movs	r2, #0
 81017f4:	2105      	movs	r1, #5
 81017f6:	2023      	movs	r0, #35	; 0x23
 81017f8:	f000 fbb4 	bl	8101f64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 81017fc:	2023      	movs	r0, #35	; 0x23
 81017fe:	f000 fbcb 	bl	8101f98 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8101802:	e033      	b.n	810186c <HAL_SPI_MspInit+0x1f0>
  else if(spiHandle->Instance==SPI5)
 8101804:	687b      	ldr	r3, [r7, #4]
 8101806:	681b      	ldr	r3, [r3, #0]
 8101808:	4a22      	ldr	r2, [pc, #136]	; (8101894 <HAL_SPI_MspInit+0x218>)
 810180a:	4293      	cmp	r3, r2
 810180c:	d12e      	bne.n	810186c <HAL_SPI_MspInit+0x1f0>
    __HAL_RCC_SPI5_CLK_ENABLE();
 810180e:	4b1a      	ldr	r3, [pc, #104]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 8101810:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101814:	4a18      	ldr	r2, [pc, #96]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 8101816:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810181a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 810181e:	4b16      	ldr	r3, [pc, #88]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 8101820:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101824:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8101828:	60fb      	str	r3, [r7, #12]
 810182a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 810182c:	4b12      	ldr	r3, [pc, #72]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 810182e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101832:	4a11      	ldr	r2, [pc, #68]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 8101834:	f043 0320 	orr.w	r3, r3, #32
 8101838:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810183c:	4b0e      	ldr	r3, [pc, #56]	; (8101878 <HAL_SPI_MspInit+0x1fc>)
 810183e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101842:	f003 0320 	and.w	r3, r3, #32
 8101846:	60bb      	str	r3, [r7, #8]
 8101848:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11;
 810184a:	f44f 6318 	mov.w	r3, #2432	; 0x980
 810184e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101850:	2302      	movs	r3, #2
 8101852:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101854:	2300      	movs	r3, #0
 8101856:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101858:	2300      	movs	r3, #0
 810185a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 810185c:	2305      	movs	r3, #5
 810185e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8101860:	f107 031c 	add.w	r3, r7, #28
 8101864:	4619      	mov	r1, r3
 8101866:	480c      	ldr	r0, [pc, #48]	; (8101898 <HAL_SPI_MspInit+0x21c>)
 8101868:	f002 fe2e 	bl	81044c8 <HAL_GPIO_Init>
}
 810186c:	bf00      	nop
 810186e:	3730      	adds	r7, #48	; 0x30
 8101870:	46bd      	mov	sp, r7
 8101872:	bd80      	pop	{r7, pc}
 8101874:	40013000 	.word	0x40013000
 8101878:	58024400 	.word	0x58024400
 810187c:	58020000 	.word	0x58020000
 8101880:	58020c00 	.word	0x58020c00
 8101884:	10004d90 	.word	0x10004d90
 8101888:	40020010 	.word	0x40020010
 810188c:	10004e08 	.word	0x10004e08
 8101890:	40020028 	.word	0x40020028
 8101894:	40015000 	.word	0x40015000
 8101898:	58021400 	.word	0x58021400

0810189c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 810189c:	b580      	push	{r7, lr}
 810189e:	b082      	sub	sp, #8
 81018a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81018a2:	4b0c      	ldr	r3, [pc, #48]	; (81018d4 <HAL_MspInit+0x38>)
 81018a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81018a8:	4a0a      	ldr	r2, [pc, #40]	; (81018d4 <HAL_MspInit+0x38>)
 81018aa:	f043 0302 	orr.w	r3, r3, #2
 81018ae:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81018b2:	4b08      	ldr	r3, [pc, #32]	; (81018d4 <HAL_MspInit+0x38>)
 81018b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81018b8:	f003 0302 	and.w	r3, r3, #2
 81018bc:	607b      	str	r3, [r7, #4]
 81018be:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 81018c0:	2200      	movs	r2, #0
 81018c2:	210f      	movs	r1, #15
 81018c4:	f06f 0001 	mvn.w	r0, #1
 81018c8:	f000 fb4c 	bl	8101f64 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81018cc:	bf00      	nop
 81018ce:	3708      	adds	r7, #8
 81018d0:	46bd      	mov	sp, r7
 81018d2:	bd80      	pop	{r7, pc}
 81018d4:	58024400 	.word	0x58024400

081018d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81018d8:	b580      	push	{r7, lr}
 81018da:	b08e      	sub	sp, #56	; 0x38
 81018dc:	af00      	add	r7, sp, #0
 81018de:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM8 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81018e0:	687b      	ldr	r3, [r7, #4]
 81018e2:	2b0f      	cmp	r3, #15
 81018e4:	d844      	bhi.n	8101970 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, TickPriority ,0U);
 81018e6:	2200      	movs	r2, #0
 81018e8:	6879      	ldr	r1, [r7, #4]
 81018ea:	202c      	movs	r0, #44	; 0x2c
 81018ec:	f000 fb3a 	bl	8101f64 <HAL_NVIC_SetPriority>

  /* Enable the TIM8 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 81018f0:	202c      	movs	r0, #44	; 0x2c
 81018f2:	f000 fb51 	bl	8101f98 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 81018f6:	4a24      	ldr	r2, [pc, #144]	; (8101988 <HAL_InitTick+0xb0>)
 81018f8:	687b      	ldr	r3, [r7, #4]
 81018fa:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM8 clock */
  __HAL_RCC_TIM8_CLK_ENABLE();
 81018fc:	4b23      	ldr	r3, [pc, #140]	; (810198c <HAL_InitTick+0xb4>)
 81018fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101902:	4a22      	ldr	r2, [pc, #136]	; (810198c <HAL_InitTick+0xb4>)
 8101904:	f043 0302 	orr.w	r3, r3, #2
 8101908:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 810190c:	4b1f      	ldr	r3, [pc, #124]	; (810198c <HAL_InitTick+0xb4>)
 810190e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101912:	f003 0302 	and.w	r3, r3, #2
 8101916:	60bb      	str	r3, [r7, #8]
 8101918:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 810191a:	f107 020c 	add.w	r2, r7, #12
 810191e:	f107 0310 	add.w	r3, r7, #16
 8101922:	4611      	mov	r1, r2
 8101924:	4618      	mov	r0, r3
 8101926:	f003 fb75 	bl	8105014 <HAL_RCC_GetClockConfig>

  /* Compute TIM8 clock */

  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 810192a:	f003 fb5d 	bl	8104fe8 <HAL_RCC_GetPCLK2Freq>
 810192e:	4603      	mov	r3, r0
 8101930:	005b      	lsls	r3, r3, #1
 8101932:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM8 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8101934:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8101936:	4a16      	ldr	r2, [pc, #88]	; (8101990 <HAL_InitTick+0xb8>)
 8101938:	fba2 2303 	umull	r2, r3, r2, r3
 810193c:	0c9b      	lsrs	r3, r3, #18
 810193e:	3b01      	subs	r3, #1
 8101940:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM8 */
  htim8.Instance = TIM8;
 8101942:	4b14      	ldr	r3, [pc, #80]	; (8101994 <HAL_InitTick+0xbc>)
 8101944:	4a14      	ldr	r2, [pc, #80]	; (8101998 <HAL_InitTick+0xc0>)
 8101946:	601a      	str	r2, [r3, #0]
  + Period = [(TIM8CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim8.Init.Period = (1000000U / 1000U) - 1U;
 8101948:	4b12      	ldr	r3, [pc, #72]	; (8101994 <HAL_InitTick+0xbc>)
 810194a:	f240 32e7 	movw	r2, #999	; 0x3e7
 810194e:	60da      	str	r2, [r3, #12]
  htim8.Init.Prescaler = uwPrescalerValue;
 8101950:	4a10      	ldr	r2, [pc, #64]	; (8101994 <HAL_InitTick+0xbc>)
 8101952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8101954:	6053      	str	r3, [r2, #4]
  htim8.Init.ClockDivision = 0;
 8101956:	4b0f      	ldr	r3, [pc, #60]	; (8101994 <HAL_InitTick+0xbc>)
 8101958:	2200      	movs	r2, #0
 810195a:	611a      	str	r2, [r3, #16]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 810195c:	4b0d      	ldr	r3, [pc, #52]	; (8101994 <HAL_InitTick+0xbc>)
 810195e:	2200      	movs	r2, #0
 8101960:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim8) == HAL_OK)
 8101962:	480c      	ldr	r0, [pc, #48]	; (8101994 <HAL_InitTick+0xbc>)
 8101964:	f004 fa1d 	bl	8105da2 <HAL_TIM_Base_Init>
 8101968:	4603      	mov	r3, r0
 810196a:	2b00      	cmp	r3, #0
 810196c:	d107      	bne.n	810197e <HAL_InitTick+0xa6>
 810196e:	e001      	b.n	8101974 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8101970:	2301      	movs	r3, #1
 8101972:	e005      	b.n	8101980 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim8);
 8101974:	4807      	ldr	r0, [pc, #28]	; (8101994 <HAL_InitTick+0xbc>)
 8101976:	f004 fa75 	bl	8105e64 <HAL_TIM_Base_Start_IT>
 810197a:	4603      	mov	r3, r0
 810197c:	e000      	b.n	8101980 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 810197e:	2301      	movs	r3, #1
}
 8101980:	4618      	mov	r0, r3
 8101982:	3738      	adds	r7, #56	; 0x38
 8101984:	46bd      	mov	sp, r7
 8101986:	bd80      	pop	{r7, pc}
 8101988:	10000008 	.word	0x10000008
 810198c:	58024400 	.word	0x58024400
 8101990:	431bde83 	.word	0x431bde83
 8101994:	10004e80 	.word	0x10004e80
 8101998:	40010400 	.word	0x40010400

0810199c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 810199c:	b480      	push	{r7}
 810199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 81019a0:	e7fe      	b.n	81019a0 <NMI_Handler+0x4>

081019a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 81019a2:	b480      	push	{r7}
 81019a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 81019a6:	e7fe      	b.n	81019a6 <HardFault_Handler+0x4>

081019a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 81019a8:	b480      	push	{r7}
 81019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81019ac:	e7fe      	b.n	81019ac <MemManage_Handler+0x4>

081019ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 81019ae:	b480      	push	{r7}
 81019b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81019b2:	e7fe      	b.n	81019b2 <BusFault_Handler+0x4>

081019b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81019b4:	b480      	push	{r7}
 81019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81019b8:	e7fe      	b.n	81019b8 <UsageFault_Handler+0x4>

081019ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81019ba:	b480      	push	{r7}
 81019bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81019be:	bf00      	nop
 81019c0:	46bd      	mov	sp, r7
 81019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81019c6:	4770      	bx	lr

081019c8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 81019c8:	b580      	push	{r7, lr}
 81019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 81019cc:	4802      	ldr	r0, [pc, #8]	; (81019d8 <DMA1_Stream0_IRQHandler+0x10>)
 81019ce:	f001 f8a3 	bl	8102b18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 81019d2:	bf00      	nop
 81019d4:	bd80      	pop	{r7, pc}
 81019d6:	bf00      	nop
 81019d8:	10004d90 	.word	0x10004d90

081019dc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 81019dc:	b580      	push	{r7, lr}
 81019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 81019e0:	4802      	ldr	r0, [pc, #8]	; (81019ec <DMA1_Stream1_IRQHandler+0x10>)
 81019e2:	f001 f899 	bl	8102b18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 81019e6:	bf00      	nop
 81019e8:	bd80      	pop	{r7, pc}
 81019ea:	bf00      	nop
 81019ec:	10004e08 	.word	0x10004e08

081019f0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 81019f0:	b580      	push	{r7, lr}
 81019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 81019f4:	4802      	ldr	r0, [pc, #8]	; (8101a00 <SPI1_IRQHandler+0x10>)
 81019f6:	f003 fef5 	bl	81057e4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 81019fa:	bf00      	nop
 81019fc:	bd80      	pop	{r7, pc}
 81019fe:	bf00      	nop
 8101a00:	10004d08 	.word	0x10004d08

08101a04 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8101a04:	b580      	push	{r7, lr}
 8101a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8101a08:	4802      	ldr	r0, [pc, #8]	; (8101a14 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8101a0a:	f004 fa61 	bl	8105ed0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8101a0e:	bf00      	nop
 8101a10:	bd80      	pop	{r7, pc}
 8101a12:	bf00      	nop
 8101a14:	10004e80 	.word	0x10004e80

08101a18 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8101a18:	b580      	push	{r7, lr}
 8101a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8101a1c:	4802      	ldr	r0, [pc, #8]	; (8101a28 <DMA2_Stream2_IRQHandler+0x10>)
 8101a1e:	f001 f87b 	bl	8102b18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8101a22:	bf00      	nop
 8101a24:	bd80      	pop	{r7, pc}
 8101a26:	bf00      	nop
 8101a28:	10004ecc 	.word	0x10004ecc

08101a2c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8101a2c:	b580      	push	{r7, lr}
 8101a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8101a30:	4802      	ldr	r0, [pc, #8]	; (8101a3c <DMA2_Stream3_IRQHandler+0x10>)
 8101a32:	f001 f871 	bl	8102b18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8101a36:	bf00      	nop
 8101a38:	bd80      	pop	{r7, pc}
 8101a3a:	bf00      	nop
 8101a3c:	10004fd0 	.word	0x10004fd0

08101a40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8101a40:	b580      	push	{r7, lr}
 8101a42:	b086      	sub	sp, #24
 8101a44:	af00      	add	r7, sp, #0
 8101a46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8101a48:	4a14      	ldr	r2, [pc, #80]	; (8101a9c <_sbrk+0x5c>)
 8101a4a:	4b15      	ldr	r3, [pc, #84]	; (8101aa0 <_sbrk+0x60>)
 8101a4c:	1ad3      	subs	r3, r2, r3
 8101a4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8101a50:	697b      	ldr	r3, [r7, #20]
 8101a52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8101a54:	4b13      	ldr	r3, [pc, #76]	; (8101aa4 <_sbrk+0x64>)
 8101a56:	681b      	ldr	r3, [r3, #0]
 8101a58:	2b00      	cmp	r3, #0
 8101a5a:	d102      	bne.n	8101a62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8101a5c:	4b11      	ldr	r3, [pc, #68]	; (8101aa4 <_sbrk+0x64>)
 8101a5e:	4a12      	ldr	r2, [pc, #72]	; (8101aa8 <_sbrk+0x68>)
 8101a60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8101a62:	4b10      	ldr	r3, [pc, #64]	; (8101aa4 <_sbrk+0x64>)
 8101a64:	681a      	ldr	r2, [r3, #0]
 8101a66:	687b      	ldr	r3, [r7, #4]
 8101a68:	4413      	add	r3, r2
 8101a6a:	693a      	ldr	r2, [r7, #16]
 8101a6c:	429a      	cmp	r2, r3
 8101a6e:	d207      	bcs.n	8101a80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8101a70:	f008 fabe 	bl	8109ff0 <__errno>
 8101a74:	4602      	mov	r2, r0
 8101a76:	230c      	movs	r3, #12
 8101a78:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8101a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8101a7e:	e009      	b.n	8101a94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8101a80:	4b08      	ldr	r3, [pc, #32]	; (8101aa4 <_sbrk+0x64>)
 8101a82:	681b      	ldr	r3, [r3, #0]
 8101a84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8101a86:	4b07      	ldr	r3, [pc, #28]	; (8101aa4 <_sbrk+0x64>)
 8101a88:	681a      	ldr	r2, [r3, #0]
 8101a8a:	687b      	ldr	r3, [r7, #4]
 8101a8c:	4413      	add	r3, r2
 8101a8e:	4a05      	ldr	r2, [pc, #20]	; (8101aa4 <_sbrk+0x64>)
 8101a90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8101a92:	68fb      	ldr	r3, [r7, #12]
}
 8101a94:	4618      	mov	r0, r3
 8101a96:	3718      	adds	r7, #24
 8101a98:	46bd      	mov	sp, r7
 8101a9a:	bd80      	pop	{r7, pc}
 8101a9c:	10048000 	.word	0x10048000
 8101aa0:	00000400 	.word	0x00000400
 8101aa4:	10000214 	.word	0x10000214
 8101aa8:	10005500 	.word	0x10005500

08101aac <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8101aac:	b580      	push	{r7, lr}
 8101aae:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8101ab0:	4b22      	ldr	r3, [pc, #136]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101ab2:	4a23      	ldr	r2, [pc, #140]	; (8101b40 <MX_USART3_UART_Init+0x94>)
 8101ab4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8101ab6:	4b21      	ldr	r3, [pc, #132]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101ab8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8101abc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8101abe:	4b1f      	ldr	r3, [pc, #124]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101ac0:	2200      	movs	r2, #0
 8101ac2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8101ac4:	4b1d      	ldr	r3, [pc, #116]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101ac6:	2200      	movs	r2, #0
 8101ac8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8101aca:	4b1c      	ldr	r3, [pc, #112]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101acc:	2200      	movs	r2, #0
 8101ace:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8101ad0:	4b1a      	ldr	r3, [pc, #104]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101ad2:	220c      	movs	r2, #12
 8101ad4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8101ad6:	4b19      	ldr	r3, [pc, #100]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101ad8:	2200      	movs	r2, #0
 8101ada:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8101adc:	4b17      	ldr	r3, [pc, #92]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101ade:	2200      	movs	r2, #0
 8101ae0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8101ae2:	4b16      	ldr	r3, [pc, #88]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101ae4:	2200      	movs	r2, #0
 8101ae6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8101ae8:	4b14      	ldr	r3, [pc, #80]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101aea:	2200      	movs	r2, #0
 8101aec:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8101aee:	4b13      	ldr	r3, [pc, #76]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101af0:	2200      	movs	r2, #0
 8101af2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8101af4:	4811      	ldr	r0, [pc, #68]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101af6:	f004 fbeb 	bl	81062d0 <HAL_UART_Init>
 8101afa:	4603      	mov	r3, r0
 8101afc:	2b00      	cmp	r3, #0
 8101afe:	d001      	beq.n	8101b04 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8101b00:	f7ff fd0c 	bl	810151c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101b04:	2100      	movs	r1, #0
 8101b06:	480d      	ldr	r0, [pc, #52]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101b08:	f005 fb85 	bl	8107216 <HAL_UARTEx_SetTxFifoThreshold>
 8101b0c:	4603      	mov	r3, r0
 8101b0e:	2b00      	cmp	r3, #0
 8101b10:	d001      	beq.n	8101b16 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8101b12:	f7ff fd03 	bl	810151c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101b16:	2100      	movs	r1, #0
 8101b18:	4808      	ldr	r0, [pc, #32]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101b1a:	f005 fbba 	bl	8107292 <HAL_UARTEx_SetRxFifoThreshold>
 8101b1e:	4603      	mov	r3, r0
 8101b20:	2b00      	cmp	r3, #0
 8101b22:	d001      	beq.n	8101b28 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8101b24:	f7ff fcfa 	bl	810151c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8101b28:	4804      	ldr	r0, [pc, #16]	; (8101b3c <MX_USART3_UART_Init+0x90>)
 8101b2a:	f005 fb3b 	bl	81071a4 <HAL_UARTEx_DisableFifoMode>
 8101b2e:	4603      	mov	r3, r0
 8101b30:	2b00      	cmp	r3, #0
 8101b32:	d001      	beq.n	8101b38 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8101b34:	f7ff fcf2 	bl	810151c <Error_Handler>
  }

}
 8101b38:	bf00      	nop
 8101b3a:	bd80      	pop	{r7, pc}
 8101b3c:	10004f44 	.word	0x10004f44
 8101b40:	40004800 	.word	0x40004800

08101b44 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8101b44:	b580      	push	{r7, lr}
 8101b46:	b08a      	sub	sp, #40	; 0x28
 8101b48:	af00      	add	r7, sp, #0
 8101b4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101b4c:	f107 0314 	add.w	r3, r7, #20
 8101b50:	2200      	movs	r2, #0
 8101b52:	601a      	str	r2, [r3, #0]
 8101b54:	605a      	str	r2, [r3, #4]
 8101b56:	609a      	str	r2, [r3, #8]
 8101b58:	60da      	str	r2, [r3, #12]
 8101b5a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8101b5c:	687b      	ldr	r3, [r7, #4]
 8101b5e:	681b      	ldr	r3, [r3, #0]
 8101b60:	4a49      	ldr	r2, [pc, #292]	; (8101c88 <HAL_UART_MspInit+0x144>)
 8101b62:	4293      	cmp	r3, r2
 8101b64:	f040 808b 	bne.w	8101c7e <HAL_UART_MspInit+0x13a>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8101b68:	4b48      	ldr	r3, [pc, #288]	; (8101c8c <HAL_UART_MspInit+0x148>)
 8101b6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101b6e:	4a47      	ldr	r2, [pc, #284]	; (8101c8c <HAL_UART_MspInit+0x148>)
 8101b70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8101b74:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101b78:	4b44      	ldr	r3, [pc, #272]	; (8101c8c <HAL_UART_MspInit+0x148>)
 8101b7a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101b7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8101b82:	613b      	str	r3, [r7, #16]
 8101b84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101b86:	4b41      	ldr	r3, [pc, #260]	; (8101c8c <HAL_UART_MspInit+0x148>)
 8101b88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b8c:	4a3f      	ldr	r2, [pc, #252]	; (8101c8c <HAL_UART_MspInit+0x148>)
 8101b8e:	f043 0308 	orr.w	r3, r3, #8
 8101b92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101b96:	4b3d      	ldr	r3, [pc, #244]	; (8101c8c <HAL_UART_MspInit+0x148>)
 8101b98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b9c:	f003 0308 	and.w	r3, r3, #8
 8101ba0:	60fb      	str	r3, [r7, #12]
 8101ba2:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8101ba4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8101ba8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101baa:	2302      	movs	r3, #2
 8101bac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101bae:	2300      	movs	r3, #0
 8101bb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101bb2:	2300      	movs	r3, #0
 8101bb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8101bb6:	2307      	movs	r3, #7
 8101bb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101bba:	f107 0314 	add.w	r3, r7, #20
 8101bbe:	4619      	mov	r1, r3
 8101bc0:	4833      	ldr	r0, [pc, #204]	; (8101c90 <HAL_UART_MspInit+0x14c>)
 8101bc2:	f002 fc81 	bl	81044c8 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA2_Stream2;
 8101bc6:	4b33      	ldr	r3, [pc, #204]	; (8101c94 <HAL_UART_MspInit+0x150>)
 8101bc8:	4a33      	ldr	r2, [pc, #204]	; (8101c98 <HAL_UART_MspInit+0x154>)
 8101bca:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8101bcc:	4b31      	ldr	r3, [pc, #196]	; (8101c94 <HAL_UART_MspInit+0x150>)
 8101bce:	222d      	movs	r2, #45	; 0x2d
 8101bd0:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8101bd2:	4b30      	ldr	r3, [pc, #192]	; (8101c94 <HAL_UART_MspInit+0x150>)
 8101bd4:	2200      	movs	r2, #0
 8101bd6:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8101bd8:	4b2e      	ldr	r3, [pc, #184]	; (8101c94 <HAL_UART_MspInit+0x150>)
 8101bda:	2200      	movs	r2, #0
 8101bdc:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8101bde:	4b2d      	ldr	r3, [pc, #180]	; (8101c94 <HAL_UART_MspInit+0x150>)
 8101be0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8101be4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8101be6:	4b2b      	ldr	r3, [pc, #172]	; (8101c94 <HAL_UART_MspInit+0x150>)
 8101be8:	2200      	movs	r2, #0
 8101bea:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8101bec:	4b29      	ldr	r3, [pc, #164]	; (8101c94 <HAL_UART_MspInit+0x150>)
 8101bee:	2200      	movs	r2, #0
 8101bf0:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8101bf2:	4b28      	ldr	r3, [pc, #160]	; (8101c94 <HAL_UART_MspInit+0x150>)
 8101bf4:	2200      	movs	r2, #0
 8101bf6:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8101bf8:	4b26      	ldr	r3, [pc, #152]	; (8101c94 <HAL_UART_MspInit+0x150>)
 8101bfa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8101bfe:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8101c00:	4b24      	ldr	r3, [pc, #144]	; (8101c94 <HAL_UART_MspInit+0x150>)
 8101c02:	2200      	movs	r2, #0
 8101c04:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8101c06:	4823      	ldr	r0, [pc, #140]	; (8101c94 <HAL_UART_MspInit+0x150>)
 8101c08:	f000 f9e8 	bl	8101fdc <HAL_DMA_Init>
 8101c0c:	4603      	mov	r3, r0
 8101c0e:	2b00      	cmp	r3, #0
 8101c10:	d001      	beq.n	8101c16 <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 8101c12:	f7ff fc83 	bl	810151c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8101c16:	687b      	ldr	r3, [r7, #4]
 8101c18:	4a1e      	ldr	r2, [pc, #120]	; (8101c94 <HAL_UART_MspInit+0x150>)
 8101c1a:	679a      	str	r2, [r3, #120]	; 0x78
 8101c1c:	4a1d      	ldr	r2, [pc, #116]	; (8101c94 <HAL_UART_MspInit+0x150>)
 8101c1e:	687b      	ldr	r3, [r7, #4]
 8101c20:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA2_Stream3;
 8101c22:	4b1e      	ldr	r3, [pc, #120]	; (8101c9c <HAL_UART_MspInit+0x158>)
 8101c24:	4a1e      	ldr	r2, [pc, #120]	; (8101ca0 <HAL_UART_MspInit+0x15c>)
 8101c26:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8101c28:	4b1c      	ldr	r3, [pc, #112]	; (8101c9c <HAL_UART_MspInit+0x158>)
 8101c2a:	222e      	movs	r2, #46	; 0x2e
 8101c2c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8101c2e:	4b1b      	ldr	r3, [pc, #108]	; (8101c9c <HAL_UART_MspInit+0x158>)
 8101c30:	2240      	movs	r2, #64	; 0x40
 8101c32:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8101c34:	4b19      	ldr	r3, [pc, #100]	; (8101c9c <HAL_UART_MspInit+0x158>)
 8101c36:	2200      	movs	r2, #0
 8101c38:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8101c3a:	4b18      	ldr	r3, [pc, #96]	; (8101c9c <HAL_UART_MspInit+0x158>)
 8101c3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8101c40:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8101c42:	4b16      	ldr	r3, [pc, #88]	; (8101c9c <HAL_UART_MspInit+0x158>)
 8101c44:	2200      	movs	r2, #0
 8101c46:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8101c48:	4b14      	ldr	r3, [pc, #80]	; (8101c9c <HAL_UART_MspInit+0x158>)
 8101c4a:	2200      	movs	r2, #0
 8101c4c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8101c4e:	4b13      	ldr	r3, [pc, #76]	; (8101c9c <HAL_UART_MspInit+0x158>)
 8101c50:	2200      	movs	r2, #0
 8101c52:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8101c54:	4b11      	ldr	r3, [pc, #68]	; (8101c9c <HAL_UART_MspInit+0x158>)
 8101c56:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8101c5a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8101c5c:	4b0f      	ldr	r3, [pc, #60]	; (8101c9c <HAL_UART_MspInit+0x158>)
 8101c5e:	2200      	movs	r2, #0
 8101c60:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8101c62:	480e      	ldr	r0, [pc, #56]	; (8101c9c <HAL_UART_MspInit+0x158>)
 8101c64:	f000 f9ba 	bl	8101fdc <HAL_DMA_Init>
 8101c68:	4603      	mov	r3, r0
 8101c6a:	2b00      	cmp	r3, #0
 8101c6c:	d001      	beq.n	8101c72 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8101c6e:	f7ff fc55 	bl	810151c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8101c72:	687b      	ldr	r3, [r7, #4]
 8101c74:	4a09      	ldr	r2, [pc, #36]	; (8101c9c <HAL_UART_MspInit+0x158>)
 8101c76:	675a      	str	r2, [r3, #116]	; 0x74
 8101c78:	4a08      	ldr	r2, [pc, #32]	; (8101c9c <HAL_UART_MspInit+0x158>)
 8101c7a:	687b      	ldr	r3, [r7, #4]
 8101c7c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8101c7e:	bf00      	nop
 8101c80:	3728      	adds	r7, #40	; 0x28
 8101c82:	46bd      	mov	sp, r7
 8101c84:	bd80      	pop	{r7, pc}
 8101c86:	bf00      	nop
 8101c88:	40004800 	.word	0x40004800
 8101c8c:	58024400 	.word	0x58024400
 8101c90:	58020c00 	.word	0x58020c00
 8101c94:	10004ecc 	.word	0x10004ecc
 8101c98:	40020440 	.word	0x40020440
 8101c9c:	10004fd0 	.word	0x10004fd0
 8101ca0:	40020458 	.word	0x40020458

08101ca4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8101ca4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8101cdc <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8101ca8:	f7ff f936 	bl	8100f18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8101cac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8101cae:	e003      	b.n	8101cb8 <LoopCopyDataInit>

08101cb0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8101cb0:	4b0b      	ldr	r3, [pc, #44]	; (8101ce0 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8101cb2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8101cb4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8101cb6:	3104      	adds	r1, #4

08101cb8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8101cb8:	480a      	ldr	r0, [pc, #40]	; (8101ce4 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8101cba:	4b0b      	ldr	r3, [pc, #44]	; (8101ce8 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8101cbc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8101cbe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8101cc0:	d3f6      	bcc.n	8101cb0 <CopyDataInit>
  ldr  r2, =_sbss
 8101cc2:	4a0a      	ldr	r2, [pc, #40]	; (8101cec <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8101cc4:	e002      	b.n	8101ccc <LoopFillZerobss>

08101cc6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8101cc6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8101cc8:	f842 3b04 	str.w	r3, [r2], #4

08101ccc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8101ccc:	4b08      	ldr	r3, [pc, #32]	; (8101cf0 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8101cce:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8101cd0:	d3f9      	bcc.n	8101cc6 <FillZerobss>
   
/* Call static constructors */
    bl __libc_init_array
 8101cd2:	f008 f993 	bl	8109ffc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8101cd6:	f7ff fbb7 	bl	8101448 <main>
  bx  lr    
 8101cda:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8101cdc:	10048000 	.word	0x10048000
  ldr  r3, =_sidata
 8101ce0:	0810be28 	.word	0x0810be28
  ldr  r0, =_sdata
 8101ce4:	10000000 	.word	0x10000000
  ldr  r3, =_edata
 8101ce8:	100001f8 	.word	0x100001f8
  ldr  r2, =_sbss
 8101cec:	100001f8 	.word	0x100001f8
  ldr  r3, = _ebss
 8101cf0:	100054fc 	.word	0x100054fc

08101cf4 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8101cf4:	e7fe      	b.n	8101cf4 <ADC3_IRQHandler>
	...

08101cf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8101cf8:	b580      	push	{r7, lr}
 8101cfa:	b082      	sub	sp, #8
 8101cfc:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8101cfe:	4b28      	ldr	r3, [pc, #160]	; (8101da0 <HAL_Init+0xa8>)
 8101d00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101d04:	4a26      	ldr	r2, [pc, #152]	; (8101da0 <HAL_Init+0xa8>)
 8101d06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8101d0a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101d0e:	4b24      	ldr	r3, [pc, #144]	; (8101da0 <HAL_Init+0xa8>)
 8101d10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101d14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8101d18:	603b      	str	r3, [r7, #0]
 8101d1a:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101d1c:	4b21      	ldr	r3, [pc, #132]	; (8101da4 <HAL_Init+0xac>)
 8101d1e:	681b      	ldr	r3, [r3, #0]
 8101d20:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8101d24:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8101d28:	4a1e      	ldr	r2, [pc, #120]	; (8101da4 <HAL_Init+0xac>)
 8101d2a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8101d2e:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101d30:	4b1c      	ldr	r3, [pc, #112]	; (8101da4 <HAL_Init+0xac>)
 8101d32:	681b      	ldr	r3, [r3, #0]
 8101d34:	4a1b      	ldr	r2, [pc, #108]	; (8101da4 <HAL_Init+0xac>)
 8101d36:	f043 0301 	orr.w	r3, r3, #1
 8101d3a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101d3c:	2003      	movs	r0, #3
 8101d3e:	f000 f906 	bl	8101f4e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8101d42:	f002 ff97 	bl	8104c74 <HAL_RCC_GetSysClockFreq>
 8101d46:	4601      	mov	r1, r0
 8101d48:	4b15      	ldr	r3, [pc, #84]	; (8101da0 <HAL_Init+0xa8>)
 8101d4a:	699b      	ldr	r3, [r3, #24]
 8101d4c:	0a1b      	lsrs	r3, r3, #8
 8101d4e:	f003 030f 	and.w	r3, r3, #15
 8101d52:	4a15      	ldr	r2, [pc, #84]	; (8101da8 <HAL_Init+0xb0>)
 8101d54:	5cd3      	ldrb	r3, [r2, r3]
 8101d56:	f003 031f 	and.w	r3, r3, #31
 8101d5a:	fa21 f303 	lsr.w	r3, r1, r3
 8101d5e:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101d60:	4b0f      	ldr	r3, [pc, #60]	; (8101da0 <HAL_Init+0xa8>)
 8101d62:	699b      	ldr	r3, [r3, #24]
 8101d64:	f003 030f 	and.w	r3, r3, #15
 8101d68:	4a0f      	ldr	r2, [pc, #60]	; (8101da8 <HAL_Init+0xb0>)
 8101d6a:	5cd3      	ldrb	r3, [r2, r3]
 8101d6c:	f003 031f 	and.w	r3, r3, #31
 8101d70:	687a      	ldr	r2, [r7, #4]
 8101d72:	fa22 f303 	lsr.w	r3, r2, r3
 8101d76:	4a0d      	ldr	r2, [pc, #52]	; (8101dac <HAL_Init+0xb4>)
 8101d78:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101d7a:	4b0c      	ldr	r3, [pc, #48]	; (8101dac <HAL_Init+0xb4>)
 8101d7c:	681b      	ldr	r3, [r3, #0]
 8101d7e:	4a0c      	ldr	r2, [pc, #48]	; (8101db0 <HAL_Init+0xb8>)
 8101d80:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8101d82:	2000      	movs	r0, #0
 8101d84:	f7ff fda8 	bl	81018d8 <HAL_InitTick>
 8101d88:	4603      	mov	r3, r0
 8101d8a:	2b00      	cmp	r3, #0
 8101d8c:	d001      	beq.n	8101d92 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8101d8e:	2301      	movs	r3, #1
 8101d90:	e002      	b.n	8101d98 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8101d92:	f7ff fd83 	bl	810189c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8101d96:	2300      	movs	r3, #0
}
 8101d98:	4618      	mov	r0, r3
 8101d9a:	3708      	adds	r7, #8
 8101d9c:	46bd      	mov	sp, r7
 8101d9e:	bd80      	pop	{r7, pc}
 8101da0:	58024400 	.word	0x58024400
 8101da4:	40024400 	.word	0x40024400
 8101da8:	0810bb38 	.word	0x0810bb38
 8101dac:	10000004 	.word	0x10000004
 8101db0:	10000000 	.word	0x10000000

08101db4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101db4:	b480      	push	{r7}
 8101db6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101db8:	4b06      	ldr	r3, [pc, #24]	; (8101dd4 <HAL_IncTick+0x20>)
 8101dba:	781b      	ldrb	r3, [r3, #0]
 8101dbc:	461a      	mov	r2, r3
 8101dbe:	4b06      	ldr	r3, [pc, #24]	; (8101dd8 <HAL_IncTick+0x24>)
 8101dc0:	681b      	ldr	r3, [r3, #0]
 8101dc2:	4413      	add	r3, r2
 8101dc4:	4a04      	ldr	r2, [pc, #16]	; (8101dd8 <HAL_IncTick+0x24>)
 8101dc6:	6013      	str	r3, [r2, #0]
}
 8101dc8:	bf00      	nop
 8101dca:	46bd      	mov	sp, r7
 8101dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101dd0:	4770      	bx	lr
 8101dd2:	bf00      	nop
 8101dd4:	1000000c 	.word	0x1000000c
 8101dd8:	10005048 	.word	0x10005048

08101ddc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101ddc:	b480      	push	{r7}
 8101dde:	af00      	add	r7, sp, #0
  return uwTick;
 8101de0:	4b03      	ldr	r3, [pc, #12]	; (8101df0 <HAL_GetTick+0x14>)
 8101de2:	681b      	ldr	r3, [r3, #0]
}
 8101de4:	4618      	mov	r0, r3
 8101de6:	46bd      	mov	sp, r7
 8101de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101dec:	4770      	bx	lr
 8101dee:	bf00      	nop
 8101df0:	10005048 	.word	0x10005048

08101df4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101df4:	b480      	push	{r7}
 8101df6:	b085      	sub	sp, #20
 8101df8:	af00      	add	r7, sp, #0
 8101dfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8101dfc:	687b      	ldr	r3, [r7, #4]
 8101dfe:	f003 0307 	and.w	r3, r3, #7
 8101e02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8101e04:	4b0c      	ldr	r3, [pc, #48]	; (8101e38 <__NVIC_SetPriorityGrouping+0x44>)
 8101e06:	68db      	ldr	r3, [r3, #12]
 8101e08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8101e0a:	68ba      	ldr	r2, [r7, #8]
 8101e0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8101e10:	4013      	ands	r3, r2
 8101e12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8101e14:	68fb      	ldr	r3, [r7, #12]
 8101e16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8101e18:	68bb      	ldr	r3, [r7, #8]
 8101e1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8101e1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8101e20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101e24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8101e26:	4a04      	ldr	r2, [pc, #16]	; (8101e38 <__NVIC_SetPriorityGrouping+0x44>)
 8101e28:	68bb      	ldr	r3, [r7, #8]
 8101e2a:	60d3      	str	r3, [r2, #12]
}
 8101e2c:	bf00      	nop
 8101e2e:	3714      	adds	r7, #20
 8101e30:	46bd      	mov	sp, r7
 8101e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e36:	4770      	bx	lr
 8101e38:	e000ed00 	.word	0xe000ed00

08101e3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8101e3c:	b480      	push	{r7}
 8101e3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8101e40:	4b04      	ldr	r3, [pc, #16]	; (8101e54 <__NVIC_GetPriorityGrouping+0x18>)
 8101e42:	68db      	ldr	r3, [r3, #12]
 8101e44:	0a1b      	lsrs	r3, r3, #8
 8101e46:	f003 0307 	and.w	r3, r3, #7
}
 8101e4a:	4618      	mov	r0, r3
 8101e4c:	46bd      	mov	sp, r7
 8101e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e52:	4770      	bx	lr
 8101e54:	e000ed00 	.word	0xe000ed00

08101e58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8101e58:	b480      	push	{r7}
 8101e5a:	b083      	sub	sp, #12
 8101e5c:	af00      	add	r7, sp, #0
 8101e5e:	4603      	mov	r3, r0
 8101e60:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101e62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101e66:	2b00      	cmp	r3, #0
 8101e68:	db0b      	blt.n	8101e82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8101e6a:	88fb      	ldrh	r3, [r7, #6]
 8101e6c:	f003 021f 	and.w	r2, r3, #31
 8101e70:	4907      	ldr	r1, [pc, #28]	; (8101e90 <__NVIC_EnableIRQ+0x38>)
 8101e72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101e76:	095b      	lsrs	r3, r3, #5
 8101e78:	2001      	movs	r0, #1
 8101e7a:	fa00 f202 	lsl.w	r2, r0, r2
 8101e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8101e82:	bf00      	nop
 8101e84:	370c      	adds	r7, #12
 8101e86:	46bd      	mov	sp, r7
 8101e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e8c:	4770      	bx	lr
 8101e8e:	bf00      	nop
 8101e90:	e000e100 	.word	0xe000e100

08101e94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101e94:	b480      	push	{r7}
 8101e96:	b083      	sub	sp, #12
 8101e98:	af00      	add	r7, sp, #0
 8101e9a:	4603      	mov	r3, r0
 8101e9c:	6039      	str	r1, [r7, #0]
 8101e9e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101ea0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101ea4:	2b00      	cmp	r3, #0
 8101ea6:	db0a      	blt.n	8101ebe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101ea8:	683b      	ldr	r3, [r7, #0]
 8101eaa:	b2da      	uxtb	r2, r3
 8101eac:	490c      	ldr	r1, [pc, #48]	; (8101ee0 <__NVIC_SetPriority+0x4c>)
 8101eae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101eb2:	0112      	lsls	r2, r2, #4
 8101eb4:	b2d2      	uxtb	r2, r2
 8101eb6:	440b      	add	r3, r1
 8101eb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101ebc:	e00a      	b.n	8101ed4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101ebe:	683b      	ldr	r3, [r7, #0]
 8101ec0:	b2da      	uxtb	r2, r3
 8101ec2:	4908      	ldr	r1, [pc, #32]	; (8101ee4 <__NVIC_SetPriority+0x50>)
 8101ec4:	88fb      	ldrh	r3, [r7, #6]
 8101ec6:	f003 030f 	and.w	r3, r3, #15
 8101eca:	3b04      	subs	r3, #4
 8101ecc:	0112      	lsls	r2, r2, #4
 8101ece:	b2d2      	uxtb	r2, r2
 8101ed0:	440b      	add	r3, r1
 8101ed2:	761a      	strb	r2, [r3, #24]
}
 8101ed4:	bf00      	nop
 8101ed6:	370c      	adds	r7, #12
 8101ed8:	46bd      	mov	sp, r7
 8101eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ede:	4770      	bx	lr
 8101ee0:	e000e100 	.word	0xe000e100
 8101ee4:	e000ed00 	.word	0xe000ed00

08101ee8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101ee8:	b480      	push	{r7}
 8101eea:	b089      	sub	sp, #36	; 0x24
 8101eec:	af00      	add	r7, sp, #0
 8101eee:	60f8      	str	r0, [r7, #12]
 8101ef0:	60b9      	str	r1, [r7, #8]
 8101ef2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8101ef4:	68fb      	ldr	r3, [r7, #12]
 8101ef6:	f003 0307 	and.w	r3, r3, #7
 8101efa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8101efc:	69fb      	ldr	r3, [r7, #28]
 8101efe:	f1c3 0307 	rsb	r3, r3, #7
 8101f02:	2b04      	cmp	r3, #4
 8101f04:	bf28      	it	cs
 8101f06:	2304      	movcs	r3, #4
 8101f08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8101f0a:	69fb      	ldr	r3, [r7, #28]
 8101f0c:	3304      	adds	r3, #4
 8101f0e:	2b06      	cmp	r3, #6
 8101f10:	d902      	bls.n	8101f18 <NVIC_EncodePriority+0x30>
 8101f12:	69fb      	ldr	r3, [r7, #28]
 8101f14:	3b03      	subs	r3, #3
 8101f16:	e000      	b.n	8101f1a <NVIC_EncodePriority+0x32>
 8101f18:	2300      	movs	r3, #0
 8101f1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8101f20:	69bb      	ldr	r3, [r7, #24]
 8101f22:	fa02 f303 	lsl.w	r3, r2, r3
 8101f26:	43da      	mvns	r2, r3
 8101f28:	68bb      	ldr	r3, [r7, #8]
 8101f2a:	401a      	ands	r2, r3
 8101f2c:	697b      	ldr	r3, [r7, #20]
 8101f2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8101f30:	f04f 31ff 	mov.w	r1, #4294967295
 8101f34:	697b      	ldr	r3, [r7, #20]
 8101f36:	fa01 f303 	lsl.w	r3, r1, r3
 8101f3a:	43d9      	mvns	r1, r3
 8101f3c:	687b      	ldr	r3, [r7, #4]
 8101f3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101f40:	4313      	orrs	r3, r2
         );
}
 8101f42:	4618      	mov	r0, r3
 8101f44:	3724      	adds	r7, #36	; 0x24
 8101f46:	46bd      	mov	sp, r7
 8101f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f4c:	4770      	bx	lr

08101f4e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101f4e:	b580      	push	{r7, lr}
 8101f50:	b082      	sub	sp, #8
 8101f52:	af00      	add	r7, sp, #0
 8101f54:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8101f56:	6878      	ldr	r0, [r7, #4]
 8101f58:	f7ff ff4c 	bl	8101df4 <__NVIC_SetPriorityGrouping>
}
 8101f5c:	bf00      	nop
 8101f5e:	3708      	adds	r7, #8
 8101f60:	46bd      	mov	sp, r7
 8101f62:	bd80      	pop	{r7, pc}

08101f64 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101f64:	b580      	push	{r7, lr}
 8101f66:	b086      	sub	sp, #24
 8101f68:	af00      	add	r7, sp, #0
 8101f6a:	4603      	mov	r3, r0
 8101f6c:	60b9      	str	r1, [r7, #8]
 8101f6e:	607a      	str	r2, [r7, #4]
 8101f70:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8101f72:	f7ff ff63 	bl	8101e3c <__NVIC_GetPriorityGrouping>
 8101f76:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8101f78:	687a      	ldr	r2, [r7, #4]
 8101f7a:	68b9      	ldr	r1, [r7, #8]
 8101f7c:	6978      	ldr	r0, [r7, #20]
 8101f7e:	f7ff ffb3 	bl	8101ee8 <NVIC_EncodePriority>
 8101f82:	4602      	mov	r2, r0
 8101f84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8101f88:	4611      	mov	r1, r2
 8101f8a:	4618      	mov	r0, r3
 8101f8c:	f7ff ff82 	bl	8101e94 <__NVIC_SetPriority>
}
 8101f90:	bf00      	nop
 8101f92:	3718      	adds	r7, #24
 8101f94:	46bd      	mov	sp, r7
 8101f96:	bd80      	pop	{r7, pc}

08101f98 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8101f98:	b580      	push	{r7, lr}
 8101f9a:	b082      	sub	sp, #8
 8101f9c:	af00      	add	r7, sp, #0
 8101f9e:	4603      	mov	r3, r0
 8101fa0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8101fa2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101fa6:	4618      	mov	r0, r3
 8101fa8:	f7ff ff56 	bl	8101e58 <__NVIC_EnableIRQ>
}
 8101fac:	bf00      	nop
 8101fae:	3708      	adds	r7, #8
 8101fb0:	46bd      	mov	sp, r7
 8101fb2:	bd80      	pop	{r7, pc}

08101fb4 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8101fb4:	b480      	push	{r7}
 8101fb6:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8101fb8:	4b07      	ldr	r3, [pc, #28]	; (8101fd8 <HAL_GetCurrentCPUID+0x24>)
 8101fba:	681b      	ldr	r3, [r3, #0]
 8101fbc:	091b      	lsrs	r3, r3, #4
 8101fbe:	f003 030f 	and.w	r3, r3, #15
 8101fc2:	2b07      	cmp	r3, #7
 8101fc4:	d101      	bne.n	8101fca <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8101fc6:	2303      	movs	r3, #3
 8101fc8:	e000      	b.n	8101fcc <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8101fca:	2301      	movs	r3, #1
  }
}
 8101fcc:	4618      	mov	r0, r3
 8101fce:	46bd      	mov	sp, r7
 8101fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101fd4:	4770      	bx	lr
 8101fd6:	bf00      	nop
 8101fd8:	e000ed00 	.word	0xe000ed00

08101fdc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8101fdc:	b580      	push	{r7, lr}
 8101fde:	b086      	sub	sp, #24
 8101fe0:	af00      	add	r7, sp, #0
 8101fe2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8101fe4:	f7ff fefa 	bl	8101ddc <HAL_GetTick>
 8101fe8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8101fea:	687b      	ldr	r3, [r7, #4]
 8101fec:	2b00      	cmp	r3, #0
 8101fee:	d101      	bne.n	8101ff4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8101ff0:	2301      	movs	r3, #1
 8101ff2:	e314      	b.n	810261e <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8101ff4:	687b      	ldr	r3, [r7, #4]
 8101ff6:	681b      	ldr	r3, [r3, #0]
 8101ff8:	4a66      	ldr	r2, [pc, #408]	; (8102194 <HAL_DMA_Init+0x1b8>)
 8101ffa:	4293      	cmp	r3, r2
 8101ffc:	d04a      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 8101ffe:	687b      	ldr	r3, [r7, #4]
 8102000:	681b      	ldr	r3, [r3, #0]
 8102002:	4a65      	ldr	r2, [pc, #404]	; (8102198 <HAL_DMA_Init+0x1bc>)
 8102004:	4293      	cmp	r3, r2
 8102006:	d045      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 8102008:	687b      	ldr	r3, [r7, #4]
 810200a:	681b      	ldr	r3, [r3, #0]
 810200c:	4a63      	ldr	r2, [pc, #396]	; (810219c <HAL_DMA_Init+0x1c0>)
 810200e:	4293      	cmp	r3, r2
 8102010:	d040      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 8102012:	687b      	ldr	r3, [r7, #4]
 8102014:	681b      	ldr	r3, [r3, #0]
 8102016:	4a62      	ldr	r2, [pc, #392]	; (81021a0 <HAL_DMA_Init+0x1c4>)
 8102018:	4293      	cmp	r3, r2
 810201a:	d03b      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 810201c:	687b      	ldr	r3, [r7, #4]
 810201e:	681b      	ldr	r3, [r3, #0]
 8102020:	4a60      	ldr	r2, [pc, #384]	; (81021a4 <HAL_DMA_Init+0x1c8>)
 8102022:	4293      	cmp	r3, r2
 8102024:	d036      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 8102026:	687b      	ldr	r3, [r7, #4]
 8102028:	681b      	ldr	r3, [r3, #0]
 810202a:	4a5f      	ldr	r2, [pc, #380]	; (81021a8 <HAL_DMA_Init+0x1cc>)
 810202c:	4293      	cmp	r3, r2
 810202e:	d031      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 8102030:	687b      	ldr	r3, [r7, #4]
 8102032:	681b      	ldr	r3, [r3, #0]
 8102034:	4a5d      	ldr	r2, [pc, #372]	; (81021ac <HAL_DMA_Init+0x1d0>)
 8102036:	4293      	cmp	r3, r2
 8102038:	d02c      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 810203a:	687b      	ldr	r3, [r7, #4]
 810203c:	681b      	ldr	r3, [r3, #0]
 810203e:	4a5c      	ldr	r2, [pc, #368]	; (81021b0 <HAL_DMA_Init+0x1d4>)
 8102040:	4293      	cmp	r3, r2
 8102042:	d027      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 8102044:	687b      	ldr	r3, [r7, #4]
 8102046:	681b      	ldr	r3, [r3, #0]
 8102048:	4a5a      	ldr	r2, [pc, #360]	; (81021b4 <HAL_DMA_Init+0x1d8>)
 810204a:	4293      	cmp	r3, r2
 810204c:	d022      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 810204e:	687b      	ldr	r3, [r7, #4]
 8102050:	681b      	ldr	r3, [r3, #0]
 8102052:	4a59      	ldr	r2, [pc, #356]	; (81021b8 <HAL_DMA_Init+0x1dc>)
 8102054:	4293      	cmp	r3, r2
 8102056:	d01d      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 8102058:	687b      	ldr	r3, [r7, #4]
 810205a:	681b      	ldr	r3, [r3, #0]
 810205c:	4a57      	ldr	r2, [pc, #348]	; (81021bc <HAL_DMA_Init+0x1e0>)
 810205e:	4293      	cmp	r3, r2
 8102060:	d018      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 8102062:	687b      	ldr	r3, [r7, #4]
 8102064:	681b      	ldr	r3, [r3, #0]
 8102066:	4a56      	ldr	r2, [pc, #344]	; (81021c0 <HAL_DMA_Init+0x1e4>)
 8102068:	4293      	cmp	r3, r2
 810206a:	d013      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 810206c:	687b      	ldr	r3, [r7, #4]
 810206e:	681b      	ldr	r3, [r3, #0]
 8102070:	4a54      	ldr	r2, [pc, #336]	; (81021c4 <HAL_DMA_Init+0x1e8>)
 8102072:	4293      	cmp	r3, r2
 8102074:	d00e      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 8102076:	687b      	ldr	r3, [r7, #4]
 8102078:	681b      	ldr	r3, [r3, #0]
 810207a:	4a53      	ldr	r2, [pc, #332]	; (81021c8 <HAL_DMA_Init+0x1ec>)
 810207c:	4293      	cmp	r3, r2
 810207e:	d009      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 8102080:	687b      	ldr	r3, [r7, #4]
 8102082:	681b      	ldr	r3, [r3, #0]
 8102084:	4a51      	ldr	r2, [pc, #324]	; (81021cc <HAL_DMA_Init+0x1f0>)
 8102086:	4293      	cmp	r3, r2
 8102088:	d004      	beq.n	8102094 <HAL_DMA_Init+0xb8>
 810208a:	687b      	ldr	r3, [r7, #4]
 810208c:	681b      	ldr	r3, [r3, #0]
 810208e:	4a50      	ldr	r2, [pc, #320]	; (81021d0 <HAL_DMA_Init+0x1f4>)
 8102090:	4293      	cmp	r3, r2
 8102092:	d101      	bne.n	8102098 <HAL_DMA_Init+0xbc>
 8102094:	2301      	movs	r3, #1
 8102096:	e000      	b.n	810209a <HAL_DMA_Init+0xbe>
 8102098:	2300      	movs	r3, #0
 810209a:	2b00      	cmp	r3, #0
 810209c:	f000 813b 	beq.w	8102316 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 81020a0:	687b      	ldr	r3, [r7, #4]
 81020a2:	2200      	movs	r2, #0
 81020a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 81020a8:	687b      	ldr	r3, [r7, #4]
 81020aa:	2202      	movs	r2, #2
 81020ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 81020b0:	687b      	ldr	r3, [r7, #4]
 81020b2:	681b      	ldr	r3, [r3, #0]
 81020b4:	4a37      	ldr	r2, [pc, #220]	; (8102194 <HAL_DMA_Init+0x1b8>)
 81020b6:	4293      	cmp	r3, r2
 81020b8:	d04a      	beq.n	8102150 <HAL_DMA_Init+0x174>
 81020ba:	687b      	ldr	r3, [r7, #4]
 81020bc:	681b      	ldr	r3, [r3, #0]
 81020be:	4a36      	ldr	r2, [pc, #216]	; (8102198 <HAL_DMA_Init+0x1bc>)
 81020c0:	4293      	cmp	r3, r2
 81020c2:	d045      	beq.n	8102150 <HAL_DMA_Init+0x174>
 81020c4:	687b      	ldr	r3, [r7, #4]
 81020c6:	681b      	ldr	r3, [r3, #0]
 81020c8:	4a34      	ldr	r2, [pc, #208]	; (810219c <HAL_DMA_Init+0x1c0>)
 81020ca:	4293      	cmp	r3, r2
 81020cc:	d040      	beq.n	8102150 <HAL_DMA_Init+0x174>
 81020ce:	687b      	ldr	r3, [r7, #4]
 81020d0:	681b      	ldr	r3, [r3, #0]
 81020d2:	4a33      	ldr	r2, [pc, #204]	; (81021a0 <HAL_DMA_Init+0x1c4>)
 81020d4:	4293      	cmp	r3, r2
 81020d6:	d03b      	beq.n	8102150 <HAL_DMA_Init+0x174>
 81020d8:	687b      	ldr	r3, [r7, #4]
 81020da:	681b      	ldr	r3, [r3, #0]
 81020dc:	4a31      	ldr	r2, [pc, #196]	; (81021a4 <HAL_DMA_Init+0x1c8>)
 81020de:	4293      	cmp	r3, r2
 81020e0:	d036      	beq.n	8102150 <HAL_DMA_Init+0x174>
 81020e2:	687b      	ldr	r3, [r7, #4]
 81020e4:	681b      	ldr	r3, [r3, #0]
 81020e6:	4a30      	ldr	r2, [pc, #192]	; (81021a8 <HAL_DMA_Init+0x1cc>)
 81020e8:	4293      	cmp	r3, r2
 81020ea:	d031      	beq.n	8102150 <HAL_DMA_Init+0x174>
 81020ec:	687b      	ldr	r3, [r7, #4]
 81020ee:	681b      	ldr	r3, [r3, #0]
 81020f0:	4a2e      	ldr	r2, [pc, #184]	; (81021ac <HAL_DMA_Init+0x1d0>)
 81020f2:	4293      	cmp	r3, r2
 81020f4:	d02c      	beq.n	8102150 <HAL_DMA_Init+0x174>
 81020f6:	687b      	ldr	r3, [r7, #4]
 81020f8:	681b      	ldr	r3, [r3, #0]
 81020fa:	4a2d      	ldr	r2, [pc, #180]	; (81021b0 <HAL_DMA_Init+0x1d4>)
 81020fc:	4293      	cmp	r3, r2
 81020fe:	d027      	beq.n	8102150 <HAL_DMA_Init+0x174>
 8102100:	687b      	ldr	r3, [r7, #4]
 8102102:	681b      	ldr	r3, [r3, #0]
 8102104:	4a2b      	ldr	r2, [pc, #172]	; (81021b4 <HAL_DMA_Init+0x1d8>)
 8102106:	4293      	cmp	r3, r2
 8102108:	d022      	beq.n	8102150 <HAL_DMA_Init+0x174>
 810210a:	687b      	ldr	r3, [r7, #4]
 810210c:	681b      	ldr	r3, [r3, #0]
 810210e:	4a2a      	ldr	r2, [pc, #168]	; (81021b8 <HAL_DMA_Init+0x1dc>)
 8102110:	4293      	cmp	r3, r2
 8102112:	d01d      	beq.n	8102150 <HAL_DMA_Init+0x174>
 8102114:	687b      	ldr	r3, [r7, #4]
 8102116:	681b      	ldr	r3, [r3, #0]
 8102118:	4a28      	ldr	r2, [pc, #160]	; (81021bc <HAL_DMA_Init+0x1e0>)
 810211a:	4293      	cmp	r3, r2
 810211c:	d018      	beq.n	8102150 <HAL_DMA_Init+0x174>
 810211e:	687b      	ldr	r3, [r7, #4]
 8102120:	681b      	ldr	r3, [r3, #0]
 8102122:	4a27      	ldr	r2, [pc, #156]	; (81021c0 <HAL_DMA_Init+0x1e4>)
 8102124:	4293      	cmp	r3, r2
 8102126:	d013      	beq.n	8102150 <HAL_DMA_Init+0x174>
 8102128:	687b      	ldr	r3, [r7, #4]
 810212a:	681b      	ldr	r3, [r3, #0]
 810212c:	4a25      	ldr	r2, [pc, #148]	; (81021c4 <HAL_DMA_Init+0x1e8>)
 810212e:	4293      	cmp	r3, r2
 8102130:	d00e      	beq.n	8102150 <HAL_DMA_Init+0x174>
 8102132:	687b      	ldr	r3, [r7, #4]
 8102134:	681b      	ldr	r3, [r3, #0]
 8102136:	4a24      	ldr	r2, [pc, #144]	; (81021c8 <HAL_DMA_Init+0x1ec>)
 8102138:	4293      	cmp	r3, r2
 810213a:	d009      	beq.n	8102150 <HAL_DMA_Init+0x174>
 810213c:	687b      	ldr	r3, [r7, #4]
 810213e:	681b      	ldr	r3, [r3, #0]
 8102140:	4a22      	ldr	r2, [pc, #136]	; (81021cc <HAL_DMA_Init+0x1f0>)
 8102142:	4293      	cmp	r3, r2
 8102144:	d004      	beq.n	8102150 <HAL_DMA_Init+0x174>
 8102146:	687b      	ldr	r3, [r7, #4]
 8102148:	681b      	ldr	r3, [r3, #0]
 810214a:	4a21      	ldr	r2, [pc, #132]	; (81021d0 <HAL_DMA_Init+0x1f4>)
 810214c:	4293      	cmp	r3, r2
 810214e:	d108      	bne.n	8102162 <HAL_DMA_Init+0x186>
 8102150:	687b      	ldr	r3, [r7, #4]
 8102152:	681b      	ldr	r3, [r3, #0]
 8102154:	681a      	ldr	r2, [r3, #0]
 8102156:	687b      	ldr	r3, [r7, #4]
 8102158:	681b      	ldr	r3, [r3, #0]
 810215a:	f022 0201 	bic.w	r2, r2, #1
 810215e:	601a      	str	r2, [r3, #0]
 8102160:	e007      	b.n	8102172 <HAL_DMA_Init+0x196>
 8102162:	687b      	ldr	r3, [r7, #4]
 8102164:	681b      	ldr	r3, [r3, #0]
 8102166:	681a      	ldr	r2, [r3, #0]
 8102168:	687b      	ldr	r3, [r7, #4]
 810216a:	681b      	ldr	r3, [r3, #0]
 810216c:	f022 0201 	bic.w	r2, r2, #1
 8102170:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8102172:	e02f      	b.n	81021d4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8102174:	f7ff fe32 	bl	8101ddc <HAL_GetTick>
 8102178:	4602      	mov	r2, r0
 810217a:	693b      	ldr	r3, [r7, #16]
 810217c:	1ad3      	subs	r3, r2, r3
 810217e:	2b05      	cmp	r3, #5
 8102180:	d928      	bls.n	81021d4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8102182:	687b      	ldr	r3, [r7, #4]
 8102184:	2220      	movs	r2, #32
 8102186:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8102188:	687b      	ldr	r3, [r7, #4]
 810218a:	2203      	movs	r2, #3
 810218c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8102190:	2301      	movs	r3, #1
 8102192:	e244      	b.n	810261e <HAL_DMA_Init+0x642>
 8102194:	40020010 	.word	0x40020010
 8102198:	40020028 	.word	0x40020028
 810219c:	40020040 	.word	0x40020040
 81021a0:	40020058 	.word	0x40020058
 81021a4:	40020070 	.word	0x40020070
 81021a8:	40020088 	.word	0x40020088
 81021ac:	400200a0 	.word	0x400200a0
 81021b0:	400200b8 	.word	0x400200b8
 81021b4:	40020410 	.word	0x40020410
 81021b8:	40020428 	.word	0x40020428
 81021bc:	40020440 	.word	0x40020440
 81021c0:	40020458 	.word	0x40020458
 81021c4:	40020470 	.word	0x40020470
 81021c8:	40020488 	.word	0x40020488
 81021cc:	400204a0 	.word	0x400204a0
 81021d0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 81021d4:	687b      	ldr	r3, [r7, #4]
 81021d6:	681b      	ldr	r3, [r3, #0]
 81021d8:	681b      	ldr	r3, [r3, #0]
 81021da:	f003 0301 	and.w	r3, r3, #1
 81021de:	2b00      	cmp	r3, #0
 81021e0:	d1c8      	bne.n	8102174 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 81021e2:	687b      	ldr	r3, [r7, #4]
 81021e4:	681b      	ldr	r3, [r3, #0]
 81021e6:	681b      	ldr	r3, [r3, #0]
 81021e8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 81021ea:	697a      	ldr	r2, [r7, #20]
 81021ec:	4b84      	ldr	r3, [pc, #528]	; (8102400 <HAL_DMA_Init+0x424>)
 81021ee:	4013      	ands	r3, r2
 81021f0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 81021f2:	687b      	ldr	r3, [r7, #4]
 81021f4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 81021f6:	687b      	ldr	r3, [r7, #4]
 81021f8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 81021fa:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 81021fc:	687b      	ldr	r3, [r7, #4]
 81021fe:	691b      	ldr	r3, [r3, #16]
 8102200:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8102202:	687b      	ldr	r3, [r7, #4]
 8102204:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8102206:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8102208:	687b      	ldr	r3, [r7, #4]
 810220a:	699b      	ldr	r3, [r3, #24]
 810220c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 810220e:	687b      	ldr	r3, [r7, #4]
 8102210:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8102212:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8102214:	687b      	ldr	r3, [r7, #4]
 8102216:	6a1b      	ldr	r3, [r3, #32]
 8102218:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 810221a:	697a      	ldr	r2, [r7, #20]
 810221c:	4313      	orrs	r3, r2
 810221e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8102220:	687b      	ldr	r3, [r7, #4]
 8102222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102224:	2b04      	cmp	r3, #4
 8102226:	d107      	bne.n	8102238 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8102228:	687b      	ldr	r3, [r7, #4]
 810222a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810222c:	687b      	ldr	r3, [r7, #4]
 810222e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102230:	4313      	orrs	r3, r2
 8102232:	697a      	ldr	r2, [r7, #20]
 8102234:	4313      	orrs	r3, r2
 8102236:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transfering data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8102238:	4b72      	ldr	r3, [pc, #456]	; (8102404 <HAL_DMA_Init+0x428>)
 810223a:	681b      	ldr	r3, [r3, #0]
 810223c:	0c1b      	lsrs	r3, r3, #16
 810223e:	041b      	lsls	r3, r3, #16
 8102240:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102244:	d328      	bcc.n	8102298 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8102246:	687b      	ldr	r3, [r7, #4]
 8102248:	685b      	ldr	r3, [r3, #4]
 810224a:	2b28      	cmp	r3, #40	; 0x28
 810224c:	d903      	bls.n	8102256 <HAL_DMA_Init+0x27a>
 810224e:	687b      	ldr	r3, [r7, #4]
 8102250:	685b      	ldr	r3, [r3, #4]
 8102252:	2b2e      	cmp	r3, #46	; 0x2e
 8102254:	d917      	bls.n	8102286 <HAL_DMA_Init+0x2aa>
 8102256:	687b      	ldr	r3, [r7, #4]
 8102258:	685b      	ldr	r3, [r3, #4]
 810225a:	2b3e      	cmp	r3, #62	; 0x3e
 810225c:	d903      	bls.n	8102266 <HAL_DMA_Init+0x28a>
 810225e:	687b      	ldr	r3, [r7, #4]
 8102260:	685b      	ldr	r3, [r3, #4]
 8102262:	2b42      	cmp	r3, #66	; 0x42
 8102264:	d90f      	bls.n	8102286 <HAL_DMA_Init+0x2aa>
 8102266:	687b      	ldr	r3, [r7, #4]
 8102268:	685b      	ldr	r3, [r3, #4]
 810226a:	2b46      	cmp	r3, #70	; 0x46
 810226c:	d903      	bls.n	8102276 <HAL_DMA_Init+0x29a>
 810226e:	687b      	ldr	r3, [r7, #4]
 8102270:	685b      	ldr	r3, [r3, #4]
 8102272:	2b48      	cmp	r3, #72	; 0x48
 8102274:	d907      	bls.n	8102286 <HAL_DMA_Init+0x2aa>
 8102276:	687b      	ldr	r3, [r7, #4]
 8102278:	685b      	ldr	r3, [r3, #4]
 810227a:	2b4e      	cmp	r3, #78	; 0x4e
 810227c:	d905      	bls.n	810228a <HAL_DMA_Init+0x2ae>
 810227e:	687b      	ldr	r3, [r7, #4]
 8102280:	685b      	ldr	r3, [r3, #4]
 8102282:	2b52      	cmp	r3, #82	; 0x52
 8102284:	d801      	bhi.n	810228a <HAL_DMA_Init+0x2ae>
 8102286:	2301      	movs	r3, #1
 8102288:	e000      	b.n	810228c <HAL_DMA_Init+0x2b0>
 810228a:	2300      	movs	r3, #0
 810228c:	2b00      	cmp	r3, #0
 810228e:	d003      	beq.n	8102298 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8102290:	697b      	ldr	r3, [r7, #20]
 8102292:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8102296:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8102298:	687b      	ldr	r3, [r7, #4]
 810229a:	681b      	ldr	r3, [r3, #0]
 810229c:	697a      	ldr	r2, [r7, #20]
 810229e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 81022a0:	687b      	ldr	r3, [r7, #4]
 81022a2:	681b      	ldr	r3, [r3, #0]
 81022a4:	695b      	ldr	r3, [r3, #20]
 81022a6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 81022a8:	697b      	ldr	r3, [r7, #20]
 81022aa:	f023 0307 	bic.w	r3, r3, #7
 81022ae:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 81022b0:	687b      	ldr	r3, [r7, #4]
 81022b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81022b4:	697a      	ldr	r2, [r7, #20]
 81022b6:	4313      	orrs	r3, r2
 81022b8:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 81022ba:	687b      	ldr	r3, [r7, #4]
 81022bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81022be:	2b04      	cmp	r3, #4
 81022c0:	d117      	bne.n	81022f2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 81022c2:	687b      	ldr	r3, [r7, #4]
 81022c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81022c6:	697a      	ldr	r2, [r7, #20]
 81022c8:	4313      	orrs	r3, r2
 81022ca:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 81022cc:	687b      	ldr	r3, [r7, #4]
 81022ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81022d0:	2b00      	cmp	r3, #0
 81022d2:	d00e      	beq.n	81022f2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 81022d4:	6878      	ldr	r0, [r7, #4]
 81022d6:	f001 fbfb 	bl	8103ad0 <DMA_CheckFifoParam>
 81022da:	4603      	mov	r3, r0
 81022dc:	2b00      	cmp	r3, #0
 81022de:	d008      	beq.n	81022f2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 81022e0:	687b      	ldr	r3, [r7, #4]
 81022e2:	2240      	movs	r2, #64	; 0x40
 81022e4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 81022e6:	687b      	ldr	r3, [r7, #4]
 81022e8:	2201      	movs	r2, #1
 81022ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 81022ee:	2301      	movs	r3, #1
 81022f0:	e195      	b.n	810261e <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 81022f2:	687b      	ldr	r3, [r7, #4]
 81022f4:	681b      	ldr	r3, [r3, #0]
 81022f6:	697a      	ldr	r2, [r7, #20]
 81022f8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 81022fa:	6878      	ldr	r0, [r7, #4]
 81022fc:	f001 fb36 	bl	810396c <DMA_CalcBaseAndBitshift>
 8102300:	4603      	mov	r3, r0
 8102302:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8102304:	687b      	ldr	r3, [r7, #4]
 8102306:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102308:	f003 031f 	and.w	r3, r3, #31
 810230c:	223f      	movs	r2, #63	; 0x3f
 810230e:	409a      	lsls	r2, r3
 8102310:	68bb      	ldr	r3, [r7, #8]
 8102312:	609a      	str	r2, [r3, #8]
 8102314:	e0cb      	b.n	81024ae <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8102316:	687b      	ldr	r3, [r7, #4]
 8102318:	681b      	ldr	r3, [r3, #0]
 810231a:	4a3b      	ldr	r2, [pc, #236]	; (8102408 <HAL_DMA_Init+0x42c>)
 810231c:	4293      	cmp	r3, r2
 810231e:	d022      	beq.n	8102366 <HAL_DMA_Init+0x38a>
 8102320:	687b      	ldr	r3, [r7, #4]
 8102322:	681b      	ldr	r3, [r3, #0]
 8102324:	4a39      	ldr	r2, [pc, #228]	; (810240c <HAL_DMA_Init+0x430>)
 8102326:	4293      	cmp	r3, r2
 8102328:	d01d      	beq.n	8102366 <HAL_DMA_Init+0x38a>
 810232a:	687b      	ldr	r3, [r7, #4]
 810232c:	681b      	ldr	r3, [r3, #0]
 810232e:	4a38      	ldr	r2, [pc, #224]	; (8102410 <HAL_DMA_Init+0x434>)
 8102330:	4293      	cmp	r3, r2
 8102332:	d018      	beq.n	8102366 <HAL_DMA_Init+0x38a>
 8102334:	687b      	ldr	r3, [r7, #4]
 8102336:	681b      	ldr	r3, [r3, #0]
 8102338:	4a36      	ldr	r2, [pc, #216]	; (8102414 <HAL_DMA_Init+0x438>)
 810233a:	4293      	cmp	r3, r2
 810233c:	d013      	beq.n	8102366 <HAL_DMA_Init+0x38a>
 810233e:	687b      	ldr	r3, [r7, #4]
 8102340:	681b      	ldr	r3, [r3, #0]
 8102342:	4a35      	ldr	r2, [pc, #212]	; (8102418 <HAL_DMA_Init+0x43c>)
 8102344:	4293      	cmp	r3, r2
 8102346:	d00e      	beq.n	8102366 <HAL_DMA_Init+0x38a>
 8102348:	687b      	ldr	r3, [r7, #4]
 810234a:	681b      	ldr	r3, [r3, #0]
 810234c:	4a33      	ldr	r2, [pc, #204]	; (810241c <HAL_DMA_Init+0x440>)
 810234e:	4293      	cmp	r3, r2
 8102350:	d009      	beq.n	8102366 <HAL_DMA_Init+0x38a>
 8102352:	687b      	ldr	r3, [r7, #4]
 8102354:	681b      	ldr	r3, [r3, #0]
 8102356:	4a32      	ldr	r2, [pc, #200]	; (8102420 <HAL_DMA_Init+0x444>)
 8102358:	4293      	cmp	r3, r2
 810235a:	d004      	beq.n	8102366 <HAL_DMA_Init+0x38a>
 810235c:	687b      	ldr	r3, [r7, #4]
 810235e:	681b      	ldr	r3, [r3, #0]
 8102360:	4a30      	ldr	r2, [pc, #192]	; (8102424 <HAL_DMA_Init+0x448>)
 8102362:	4293      	cmp	r3, r2
 8102364:	d101      	bne.n	810236a <HAL_DMA_Init+0x38e>
 8102366:	2301      	movs	r3, #1
 8102368:	e000      	b.n	810236c <HAL_DMA_Init+0x390>
 810236a:	2300      	movs	r3, #0
 810236c:	2b00      	cmp	r3, #0
 810236e:	f000 8095 	beq.w	810249c <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8102372:	687b      	ldr	r3, [r7, #4]
 8102374:	681b      	ldr	r3, [r3, #0]
 8102376:	4a24      	ldr	r2, [pc, #144]	; (8102408 <HAL_DMA_Init+0x42c>)
 8102378:	4293      	cmp	r3, r2
 810237a:	d021      	beq.n	81023c0 <HAL_DMA_Init+0x3e4>
 810237c:	687b      	ldr	r3, [r7, #4]
 810237e:	681b      	ldr	r3, [r3, #0]
 8102380:	4a22      	ldr	r2, [pc, #136]	; (810240c <HAL_DMA_Init+0x430>)
 8102382:	4293      	cmp	r3, r2
 8102384:	d01c      	beq.n	81023c0 <HAL_DMA_Init+0x3e4>
 8102386:	687b      	ldr	r3, [r7, #4]
 8102388:	681b      	ldr	r3, [r3, #0]
 810238a:	4a21      	ldr	r2, [pc, #132]	; (8102410 <HAL_DMA_Init+0x434>)
 810238c:	4293      	cmp	r3, r2
 810238e:	d017      	beq.n	81023c0 <HAL_DMA_Init+0x3e4>
 8102390:	687b      	ldr	r3, [r7, #4]
 8102392:	681b      	ldr	r3, [r3, #0]
 8102394:	4a1f      	ldr	r2, [pc, #124]	; (8102414 <HAL_DMA_Init+0x438>)
 8102396:	4293      	cmp	r3, r2
 8102398:	d012      	beq.n	81023c0 <HAL_DMA_Init+0x3e4>
 810239a:	687b      	ldr	r3, [r7, #4]
 810239c:	681b      	ldr	r3, [r3, #0]
 810239e:	4a1e      	ldr	r2, [pc, #120]	; (8102418 <HAL_DMA_Init+0x43c>)
 81023a0:	4293      	cmp	r3, r2
 81023a2:	d00d      	beq.n	81023c0 <HAL_DMA_Init+0x3e4>
 81023a4:	687b      	ldr	r3, [r7, #4]
 81023a6:	681b      	ldr	r3, [r3, #0]
 81023a8:	4a1c      	ldr	r2, [pc, #112]	; (810241c <HAL_DMA_Init+0x440>)
 81023aa:	4293      	cmp	r3, r2
 81023ac:	d008      	beq.n	81023c0 <HAL_DMA_Init+0x3e4>
 81023ae:	687b      	ldr	r3, [r7, #4]
 81023b0:	681b      	ldr	r3, [r3, #0]
 81023b2:	4a1b      	ldr	r2, [pc, #108]	; (8102420 <HAL_DMA_Init+0x444>)
 81023b4:	4293      	cmp	r3, r2
 81023b6:	d003      	beq.n	81023c0 <HAL_DMA_Init+0x3e4>
 81023b8:	687b      	ldr	r3, [r7, #4]
 81023ba:	681b      	ldr	r3, [r3, #0]
 81023bc:	4a19      	ldr	r2, [pc, #100]	; (8102424 <HAL_DMA_Init+0x448>)
 81023be:	4293      	cmp	r3, r2
 81023c0:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 81023c2:	687b      	ldr	r3, [r7, #4]
 81023c4:	2200      	movs	r2, #0
 81023c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 81023ca:	687b      	ldr	r3, [r7, #4]
 81023cc:	2202      	movs	r2, #2
 81023ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 81023d2:	687b      	ldr	r3, [r7, #4]
 81023d4:	681b      	ldr	r3, [r3, #0]
 81023d6:	681b      	ldr	r3, [r3, #0]
 81023d8:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 81023da:	697b      	ldr	r3, [r7, #20]
 81023dc:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 81023e0:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 81023e4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 81023e6:	687b      	ldr	r3, [r7, #4]
 81023e8:	689b      	ldr	r3, [r3, #8]
 81023ea:	2b40      	cmp	r3, #64	; 0x40
 81023ec:	d01c      	beq.n	8102428 <HAL_DMA_Init+0x44c>
 81023ee:	687b      	ldr	r3, [r7, #4]
 81023f0:	689b      	ldr	r3, [r3, #8]
 81023f2:	2b80      	cmp	r3, #128	; 0x80
 81023f4:	d102      	bne.n	81023fc <HAL_DMA_Init+0x420>
 81023f6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 81023fa:	e016      	b.n	810242a <HAL_DMA_Init+0x44e>
 81023fc:	2300      	movs	r3, #0
 81023fe:	e014      	b.n	810242a <HAL_DMA_Init+0x44e>
 8102400:	fe10803f 	.word	0xfe10803f
 8102404:	5c001000 	.word	0x5c001000
 8102408:	58025408 	.word	0x58025408
 810240c:	5802541c 	.word	0x5802541c
 8102410:	58025430 	.word	0x58025430
 8102414:	58025444 	.word	0x58025444
 8102418:	58025458 	.word	0x58025458
 810241c:	5802546c 	.word	0x5802546c
 8102420:	58025480 	.word	0x58025480
 8102424:	58025494 	.word	0x58025494
 8102428:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 810242a:	687a      	ldr	r2, [r7, #4]
 810242c:	68d2      	ldr	r2, [r2, #12]
 810242e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8102430:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8102432:	687b      	ldr	r3, [r7, #4]
 8102434:	691b      	ldr	r3, [r3, #16]
 8102436:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8102438:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 810243a:	687b      	ldr	r3, [r7, #4]
 810243c:	695b      	ldr	r3, [r3, #20]
 810243e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8102440:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8102442:	687b      	ldr	r3, [r7, #4]
 8102444:	699b      	ldr	r3, [r3, #24]
 8102446:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8102448:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 810244a:	687b      	ldr	r3, [r7, #4]
 810244c:	69db      	ldr	r3, [r3, #28]
 810244e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8102450:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8102452:	687b      	ldr	r3, [r7, #4]
 8102454:	6a1b      	ldr	r3, [r3, #32]
 8102456:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8102458:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 810245a:	697a      	ldr	r2, [r7, #20]
 810245c:	4313      	orrs	r3, r2
 810245e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8102460:	687b      	ldr	r3, [r7, #4]
 8102462:	681b      	ldr	r3, [r3, #0]
 8102464:	697a      	ldr	r2, [r7, #20]
 8102466:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8102468:	687b      	ldr	r3, [r7, #4]
 810246a:	681b      	ldr	r3, [r3, #0]
 810246c:	461a      	mov	r2, r3
 810246e:	4b6e      	ldr	r3, [pc, #440]	; (8102628 <HAL_DMA_Init+0x64c>)
 8102470:	4413      	add	r3, r2
 8102472:	4a6e      	ldr	r2, [pc, #440]	; (810262c <HAL_DMA_Init+0x650>)
 8102474:	fba2 2303 	umull	r2, r3, r2, r3
 8102478:	091b      	lsrs	r3, r3, #4
 810247a:	009a      	lsls	r2, r3, #2
 810247c:	687b      	ldr	r3, [r7, #4]
 810247e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8102480:	6878      	ldr	r0, [r7, #4]
 8102482:	f001 fa73 	bl	810396c <DMA_CalcBaseAndBitshift>
 8102486:	4603      	mov	r3, r0
 8102488:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 810248a:	687b      	ldr	r3, [r7, #4]
 810248c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810248e:	f003 031f 	and.w	r3, r3, #31
 8102492:	2201      	movs	r2, #1
 8102494:	409a      	lsls	r2, r3
 8102496:	68fb      	ldr	r3, [r7, #12]
 8102498:	605a      	str	r2, [r3, #4]
 810249a:	e008      	b.n	81024ae <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 810249c:	687b      	ldr	r3, [r7, #4]
 810249e:	2240      	movs	r2, #64	; 0x40
 81024a0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 81024a2:	687b      	ldr	r3, [r7, #4]
 81024a4:	2203      	movs	r2, #3
 81024a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 81024aa:	2301      	movs	r3, #1
 81024ac:	e0b7      	b.n	810261e <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81024ae:	687b      	ldr	r3, [r7, #4]
 81024b0:	681b      	ldr	r3, [r3, #0]
 81024b2:	4a5f      	ldr	r2, [pc, #380]	; (8102630 <HAL_DMA_Init+0x654>)
 81024b4:	4293      	cmp	r3, r2
 81024b6:	d072      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 81024b8:	687b      	ldr	r3, [r7, #4]
 81024ba:	681b      	ldr	r3, [r3, #0]
 81024bc:	4a5d      	ldr	r2, [pc, #372]	; (8102634 <HAL_DMA_Init+0x658>)
 81024be:	4293      	cmp	r3, r2
 81024c0:	d06d      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 81024c2:	687b      	ldr	r3, [r7, #4]
 81024c4:	681b      	ldr	r3, [r3, #0]
 81024c6:	4a5c      	ldr	r2, [pc, #368]	; (8102638 <HAL_DMA_Init+0x65c>)
 81024c8:	4293      	cmp	r3, r2
 81024ca:	d068      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 81024cc:	687b      	ldr	r3, [r7, #4]
 81024ce:	681b      	ldr	r3, [r3, #0]
 81024d0:	4a5a      	ldr	r2, [pc, #360]	; (810263c <HAL_DMA_Init+0x660>)
 81024d2:	4293      	cmp	r3, r2
 81024d4:	d063      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 81024d6:	687b      	ldr	r3, [r7, #4]
 81024d8:	681b      	ldr	r3, [r3, #0]
 81024da:	4a59      	ldr	r2, [pc, #356]	; (8102640 <HAL_DMA_Init+0x664>)
 81024dc:	4293      	cmp	r3, r2
 81024de:	d05e      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 81024e0:	687b      	ldr	r3, [r7, #4]
 81024e2:	681b      	ldr	r3, [r3, #0]
 81024e4:	4a57      	ldr	r2, [pc, #348]	; (8102644 <HAL_DMA_Init+0x668>)
 81024e6:	4293      	cmp	r3, r2
 81024e8:	d059      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 81024ea:	687b      	ldr	r3, [r7, #4]
 81024ec:	681b      	ldr	r3, [r3, #0]
 81024ee:	4a56      	ldr	r2, [pc, #344]	; (8102648 <HAL_DMA_Init+0x66c>)
 81024f0:	4293      	cmp	r3, r2
 81024f2:	d054      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 81024f4:	687b      	ldr	r3, [r7, #4]
 81024f6:	681b      	ldr	r3, [r3, #0]
 81024f8:	4a54      	ldr	r2, [pc, #336]	; (810264c <HAL_DMA_Init+0x670>)
 81024fa:	4293      	cmp	r3, r2
 81024fc:	d04f      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 81024fe:	687b      	ldr	r3, [r7, #4]
 8102500:	681b      	ldr	r3, [r3, #0]
 8102502:	4a53      	ldr	r2, [pc, #332]	; (8102650 <HAL_DMA_Init+0x674>)
 8102504:	4293      	cmp	r3, r2
 8102506:	d04a      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 8102508:	687b      	ldr	r3, [r7, #4]
 810250a:	681b      	ldr	r3, [r3, #0]
 810250c:	4a51      	ldr	r2, [pc, #324]	; (8102654 <HAL_DMA_Init+0x678>)
 810250e:	4293      	cmp	r3, r2
 8102510:	d045      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 8102512:	687b      	ldr	r3, [r7, #4]
 8102514:	681b      	ldr	r3, [r3, #0]
 8102516:	4a50      	ldr	r2, [pc, #320]	; (8102658 <HAL_DMA_Init+0x67c>)
 8102518:	4293      	cmp	r3, r2
 810251a:	d040      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 810251c:	687b      	ldr	r3, [r7, #4]
 810251e:	681b      	ldr	r3, [r3, #0]
 8102520:	4a4e      	ldr	r2, [pc, #312]	; (810265c <HAL_DMA_Init+0x680>)
 8102522:	4293      	cmp	r3, r2
 8102524:	d03b      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 8102526:	687b      	ldr	r3, [r7, #4]
 8102528:	681b      	ldr	r3, [r3, #0]
 810252a:	4a4d      	ldr	r2, [pc, #308]	; (8102660 <HAL_DMA_Init+0x684>)
 810252c:	4293      	cmp	r3, r2
 810252e:	d036      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 8102530:	687b      	ldr	r3, [r7, #4]
 8102532:	681b      	ldr	r3, [r3, #0]
 8102534:	4a4b      	ldr	r2, [pc, #300]	; (8102664 <HAL_DMA_Init+0x688>)
 8102536:	4293      	cmp	r3, r2
 8102538:	d031      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 810253a:	687b      	ldr	r3, [r7, #4]
 810253c:	681b      	ldr	r3, [r3, #0]
 810253e:	4a4a      	ldr	r2, [pc, #296]	; (8102668 <HAL_DMA_Init+0x68c>)
 8102540:	4293      	cmp	r3, r2
 8102542:	d02c      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 8102544:	687b      	ldr	r3, [r7, #4]
 8102546:	681b      	ldr	r3, [r3, #0]
 8102548:	4a48      	ldr	r2, [pc, #288]	; (810266c <HAL_DMA_Init+0x690>)
 810254a:	4293      	cmp	r3, r2
 810254c:	d027      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 810254e:	687b      	ldr	r3, [r7, #4]
 8102550:	681b      	ldr	r3, [r3, #0]
 8102552:	4a47      	ldr	r2, [pc, #284]	; (8102670 <HAL_DMA_Init+0x694>)
 8102554:	4293      	cmp	r3, r2
 8102556:	d022      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 8102558:	687b      	ldr	r3, [r7, #4]
 810255a:	681b      	ldr	r3, [r3, #0]
 810255c:	4a45      	ldr	r2, [pc, #276]	; (8102674 <HAL_DMA_Init+0x698>)
 810255e:	4293      	cmp	r3, r2
 8102560:	d01d      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 8102562:	687b      	ldr	r3, [r7, #4]
 8102564:	681b      	ldr	r3, [r3, #0]
 8102566:	4a44      	ldr	r2, [pc, #272]	; (8102678 <HAL_DMA_Init+0x69c>)
 8102568:	4293      	cmp	r3, r2
 810256a:	d018      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 810256c:	687b      	ldr	r3, [r7, #4]
 810256e:	681b      	ldr	r3, [r3, #0]
 8102570:	4a42      	ldr	r2, [pc, #264]	; (810267c <HAL_DMA_Init+0x6a0>)
 8102572:	4293      	cmp	r3, r2
 8102574:	d013      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 8102576:	687b      	ldr	r3, [r7, #4]
 8102578:	681b      	ldr	r3, [r3, #0]
 810257a:	4a41      	ldr	r2, [pc, #260]	; (8102680 <HAL_DMA_Init+0x6a4>)
 810257c:	4293      	cmp	r3, r2
 810257e:	d00e      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 8102580:	687b      	ldr	r3, [r7, #4]
 8102582:	681b      	ldr	r3, [r3, #0]
 8102584:	4a3f      	ldr	r2, [pc, #252]	; (8102684 <HAL_DMA_Init+0x6a8>)
 8102586:	4293      	cmp	r3, r2
 8102588:	d009      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 810258a:	687b      	ldr	r3, [r7, #4]
 810258c:	681b      	ldr	r3, [r3, #0]
 810258e:	4a3e      	ldr	r2, [pc, #248]	; (8102688 <HAL_DMA_Init+0x6ac>)
 8102590:	4293      	cmp	r3, r2
 8102592:	d004      	beq.n	810259e <HAL_DMA_Init+0x5c2>
 8102594:	687b      	ldr	r3, [r7, #4]
 8102596:	681b      	ldr	r3, [r3, #0]
 8102598:	4a3c      	ldr	r2, [pc, #240]	; (810268c <HAL_DMA_Init+0x6b0>)
 810259a:	4293      	cmp	r3, r2
 810259c:	d101      	bne.n	81025a2 <HAL_DMA_Init+0x5c6>
 810259e:	2301      	movs	r3, #1
 81025a0:	e000      	b.n	81025a4 <HAL_DMA_Init+0x5c8>
 81025a2:	2300      	movs	r3, #0
 81025a4:	2b00      	cmp	r3, #0
 81025a6:	d032      	beq.n	810260e <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 81025a8:	6878      	ldr	r0, [r7, #4]
 81025aa:	f001 fb0d 	bl	8103bc8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 81025ae:	687b      	ldr	r3, [r7, #4]
 81025b0:	689b      	ldr	r3, [r3, #8]
 81025b2:	2b80      	cmp	r3, #128	; 0x80
 81025b4:	d102      	bne.n	81025bc <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 81025b6:	687b      	ldr	r3, [r7, #4]
 81025b8:	2200      	movs	r2, #0
 81025ba:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 81025bc:	687b      	ldr	r3, [r7, #4]
 81025be:	685a      	ldr	r2, [r3, #4]
 81025c0:	687b      	ldr	r3, [r7, #4]
 81025c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81025c4:	b2d2      	uxtb	r2, r2
 81025c6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 81025c8:	687b      	ldr	r3, [r7, #4]
 81025ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81025cc:	687a      	ldr	r2, [r7, #4]
 81025ce:	6e92      	ldr	r2, [r2, #104]	; 0x68
 81025d0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 81025d2:	687b      	ldr	r3, [r7, #4]
 81025d4:	685b      	ldr	r3, [r3, #4]
 81025d6:	2b00      	cmp	r3, #0
 81025d8:	d010      	beq.n	81025fc <HAL_DMA_Init+0x620>
 81025da:	687b      	ldr	r3, [r7, #4]
 81025dc:	685b      	ldr	r3, [r3, #4]
 81025de:	2b08      	cmp	r3, #8
 81025e0:	d80c      	bhi.n	81025fc <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 81025e2:	6878      	ldr	r0, [r7, #4]
 81025e4:	f001 fb8a 	bl	8103cfc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 81025e8:	687b      	ldr	r3, [r7, #4]
 81025ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81025ec:	2200      	movs	r2, #0
 81025ee:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 81025f0:	687b      	ldr	r3, [r7, #4]
 81025f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81025f4:	687a      	ldr	r2, [r7, #4]
 81025f6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 81025f8:	605a      	str	r2, [r3, #4]
 81025fa:	e008      	b.n	810260e <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 81025fc:	687b      	ldr	r3, [r7, #4]
 81025fe:	2200      	movs	r2, #0
 8102600:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8102602:	687b      	ldr	r3, [r7, #4]
 8102604:	2200      	movs	r2, #0
 8102606:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8102608:	687b      	ldr	r3, [r7, #4]
 810260a:	2200      	movs	r2, #0
 810260c:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 810260e:	687b      	ldr	r3, [r7, #4]
 8102610:	2200      	movs	r2, #0
 8102612:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8102614:	687b      	ldr	r3, [r7, #4]
 8102616:	2201      	movs	r2, #1
 8102618:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 810261c:	2300      	movs	r3, #0
}
 810261e:	4618      	mov	r0, r3
 8102620:	3718      	adds	r7, #24
 8102622:	46bd      	mov	sp, r7
 8102624:	bd80      	pop	{r7, pc}
 8102626:	bf00      	nop
 8102628:	a7fdabf8 	.word	0xa7fdabf8
 810262c:	cccccccd 	.word	0xcccccccd
 8102630:	40020010 	.word	0x40020010
 8102634:	40020028 	.word	0x40020028
 8102638:	40020040 	.word	0x40020040
 810263c:	40020058 	.word	0x40020058
 8102640:	40020070 	.word	0x40020070
 8102644:	40020088 	.word	0x40020088
 8102648:	400200a0 	.word	0x400200a0
 810264c:	400200b8 	.word	0x400200b8
 8102650:	40020410 	.word	0x40020410
 8102654:	40020428 	.word	0x40020428
 8102658:	40020440 	.word	0x40020440
 810265c:	40020458 	.word	0x40020458
 8102660:	40020470 	.word	0x40020470
 8102664:	40020488 	.word	0x40020488
 8102668:	400204a0 	.word	0x400204a0
 810266c:	400204b8 	.word	0x400204b8
 8102670:	58025408 	.word	0x58025408
 8102674:	5802541c 	.word	0x5802541c
 8102678:	58025430 	.word	0x58025430
 810267c:	58025444 	.word	0x58025444
 8102680:	58025458 	.word	0x58025458
 8102684:	5802546c 	.word	0x5802546c
 8102688:	58025480 	.word	0x58025480
 810268c:	58025494 	.word	0x58025494

08102690 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8102690:	b580      	push	{r7, lr}
 8102692:	b084      	sub	sp, #16
 8102694:	af00      	add	r7, sp, #0
 8102696:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8102698:	687b      	ldr	r3, [r7, #4]
 810269a:	2b00      	cmp	r3, #0
 810269c:	d101      	bne.n	81026a2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 810269e:	2301      	movs	r3, #1
 81026a0:	e205      	b.n	8102aae <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 81026a2:	687b      	ldr	r3, [r7, #4]
 81026a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 81026a8:	b2db      	uxtb	r3, r3
 81026aa:	2b02      	cmp	r3, #2
 81026ac:	d004      	beq.n	81026b8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 81026ae:	687b      	ldr	r3, [r7, #4]
 81026b0:	2280      	movs	r2, #128	; 0x80
 81026b2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 81026b4:	2301      	movs	r3, #1
 81026b6:	e1fa      	b.n	8102aae <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81026b8:	687b      	ldr	r3, [r7, #4]
 81026ba:	681b      	ldr	r3, [r3, #0]
 81026bc:	4a8c      	ldr	r2, [pc, #560]	; (81028f0 <HAL_DMA_Abort_IT+0x260>)
 81026be:	4293      	cmp	r3, r2
 81026c0:	d04a      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 81026c2:	687b      	ldr	r3, [r7, #4]
 81026c4:	681b      	ldr	r3, [r3, #0]
 81026c6:	4a8b      	ldr	r2, [pc, #556]	; (81028f4 <HAL_DMA_Abort_IT+0x264>)
 81026c8:	4293      	cmp	r3, r2
 81026ca:	d045      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 81026cc:	687b      	ldr	r3, [r7, #4]
 81026ce:	681b      	ldr	r3, [r3, #0]
 81026d0:	4a89      	ldr	r2, [pc, #548]	; (81028f8 <HAL_DMA_Abort_IT+0x268>)
 81026d2:	4293      	cmp	r3, r2
 81026d4:	d040      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 81026d6:	687b      	ldr	r3, [r7, #4]
 81026d8:	681b      	ldr	r3, [r3, #0]
 81026da:	4a88      	ldr	r2, [pc, #544]	; (81028fc <HAL_DMA_Abort_IT+0x26c>)
 81026dc:	4293      	cmp	r3, r2
 81026de:	d03b      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 81026e0:	687b      	ldr	r3, [r7, #4]
 81026e2:	681b      	ldr	r3, [r3, #0]
 81026e4:	4a86      	ldr	r2, [pc, #536]	; (8102900 <HAL_DMA_Abort_IT+0x270>)
 81026e6:	4293      	cmp	r3, r2
 81026e8:	d036      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 81026ea:	687b      	ldr	r3, [r7, #4]
 81026ec:	681b      	ldr	r3, [r3, #0]
 81026ee:	4a85      	ldr	r2, [pc, #532]	; (8102904 <HAL_DMA_Abort_IT+0x274>)
 81026f0:	4293      	cmp	r3, r2
 81026f2:	d031      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 81026f4:	687b      	ldr	r3, [r7, #4]
 81026f6:	681b      	ldr	r3, [r3, #0]
 81026f8:	4a83      	ldr	r2, [pc, #524]	; (8102908 <HAL_DMA_Abort_IT+0x278>)
 81026fa:	4293      	cmp	r3, r2
 81026fc:	d02c      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 81026fe:	687b      	ldr	r3, [r7, #4]
 8102700:	681b      	ldr	r3, [r3, #0]
 8102702:	4a82      	ldr	r2, [pc, #520]	; (810290c <HAL_DMA_Abort_IT+0x27c>)
 8102704:	4293      	cmp	r3, r2
 8102706:	d027      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 8102708:	687b      	ldr	r3, [r7, #4]
 810270a:	681b      	ldr	r3, [r3, #0]
 810270c:	4a80      	ldr	r2, [pc, #512]	; (8102910 <HAL_DMA_Abort_IT+0x280>)
 810270e:	4293      	cmp	r3, r2
 8102710:	d022      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 8102712:	687b      	ldr	r3, [r7, #4]
 8102714:	681b      	ldr	r3, [r3, #0]
 8102716:	4a7f      	ldr	r2, [pc, #508]	; (8102914 <HAL_DMA_Abort_IT+0x284>)
 8102718:	4293      	cmp	r3, r2
 810271a:	d01d      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 810271c:	687b      	ldr	r3, [r7, #4]
 810271e:	681b      	ldr	r3, [r3, #0]
 8102720:	4a7d      	ldr	r2, [pc, #500]	; (8102918 <HAL_DMA_Abort_IT+0x288>)
 8102722:	4293      	cmp	r3, r2
 8102724:	d018      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 8102726:	687b      	ldr	r3, [r7, #4]
 8102728:	681b      	ldr	r3, [r3, #0]
 810272a:	4a7c      	ldr	r2, [pc, #496]	; (810291c <HAL_DMA_Abort_IT+0x28c>)
 810272c:	4293      	cmp	r3, r2
 810272e:	d013      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 8102730:	687b      	ldr	r3, [r7, #4]
 8102732:	681b      	ldr	r3, [r3, #0]
 8102734:	4a7a      	ldr	r2, [pc, #488]	; (8102920 <HAL_DMA_Abort_IT+0x290>)
 8102736:	4293      	cmp	r3, r2
 8102738:	d00e      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 810273a:	687b      	ldr	r3, [r7, #4]
 810273c:	681b      	ldr	r3, [r3, #0]
 810273e:	4a79      	ldr	r2, [pc, #484]	; (8102924 <HAL_DMA_Abort_IT+0x294>)
 8102740:	4293      	cmp	r3, r2
 8102742:	d009      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 8102744:	687b      	ldr	r3, [r7, #4]
 8102746:	681b      	ldr	r3, [r3, #0]
 8102748:	4a77      	ldr	r2, [pc, #476]	; (8102928 <HAL_DMA_Abort_IT+0x298>)
 810274a:	4293      	cmp	r3, r2
 810274c:	d004      	beq.n	8102758 <HAL_DMA_Abort_IT+0xc8>
 810274e:	687b      	ldr	r3, [r7, #4]
 8102750:	681b      	ldr	r3, [r3, #0]
 8102752:	4a76      	ldr	r2, [pc, #472]	; (810292c <HAL_DMA_Abort_IT+0x29c>)
 8102754:	4293      	cmp	r3, r2
 8102756:	d101      	bne.n	810275c <HAL_DMA_Abort_IT+0xcc>
 8102758:	2301      	movs	r3, #1
 810275a:	e000      	b.n	810275e <HAL_DMA_Abort_IT+0xce>
 810275c:	2300      	movs	r3, #0
 810275e:	2b00      	cmp	r3, #0
 8102760:	d065      	beq.n	810282e <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8102762:	687b      	ldr	r3, [r7, #4]
 8102764:	2204      	movs	r2, #4
 8102766:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 810276a:	687b      	ldr	r3, [r7, #4]
 810276c:	681b      	ldr	r3, [r3, #0]
 810276e:	4a60      	ldr	r2, [pc, #384]	; (81028f0 <HAL_DMA_Abort_IT+0x260>)
 8102770:	4293      	cmp	r3, r2
 8102772:	d04a      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 8102774:	687b      	ldr	r3, [r7, #4]
 8102776:	681b      	ldr	r3, [r3, #0]
 8102778:	4a5e      	ldr	r2, [pc, #376]	; (81028f4 <HAL_DMA_Abort_IT+0x264>)
 810277a:	4293      	cmp	r3, r2
 810277c:	d045      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 810277e:	687b      	ldr	r3, [r7, #4]
 8102780:	681b      	ldr	r3, [r3, #0]
 8102782:	4a5d      	ldr	r2, [pc, #372]	; (81028f8 <HAL_DMA_Abort_IT+0x268>)
 8102784:	4293      	cmp	r3, r2
 8102786:	d040      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 8102788:	687b      	ldr	r3, [r7, #4]
 810278a:	681b      	ldr	r3, [r3, #0]
 810278c:	4a5b      	ldr	r2, [pc, #364]	; (81028fc <HAL_DMA_Abort_IT+0x26c>)
 810278e:	4293      	cmp	r3, r2
 8102790:	d03b      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 8102792:	687b      	ldr	r3, [r7, #4]
 8102794:	681b      	ldr	r3, [r3, #0]
 8102796:	4a5a      	ldr	r2, [pc, #360]	; (8102900 <HAL_DMA_Abort_IT+0x270>)
 8102798:	4293      	cmp	r3, r2
 810279a:	d036      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 810279c:	687b      	ldr	r3, [r7, #4]
 810279e:	681b      	ldr	r3, [r3, #0]
 81027a0:	4a58      	ldr	r2, [pc, #352]	; (8102904 <HAL_DMA_Abort_IT+0x274>)
 81027a2:	4293      	cmp	r3, r2
 81027a4:	d031      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 81027a6:	687b      	ldr	r3, [r7, #4]
 81027a8:	681b      	ldr	r3, [r3, #0]
 81027aa:	4a57      	ldr	r2, [pc, #348]	; (8102908 <HAL_DMA_Abort_IT+0x278>)
 81027ac:	4293      	cmp	r3, r2
 81027ae:	d02c      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 81027b0:	687b      	ldr	r3, [r7, #4]
 81027b2:	681b      	ldr	r3, [r3, #0]
 81027b4:	4a55      	ldr	r2, [pc, #340]	; (810290c <HAL_DMA_Abort_IT+0x27c>)
 81027b6:	4293      	cmp	r3, r2
 81027b8:	d027      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 81027ba:	687b      	ldr	r3, [r7, #4]
 81027bc:	681b      	ldr	r3, [r3, #0]
 81027be:	4a54      	ldr	r2, [pc, #336]	; (8102910 <HAL_DMA_Abort_IT+0x280>)
 81027c0:	4293      	cmp	r3, r2
 81027c2:	d022      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 81027c4:	687b      	ldr	r3, [r7, #4]
 81027c6:	681b      	ldr	r3, [r3, #0]
 81027c8:	4a52      	ldr	r2, [pc, #328]	; (8102914 <HAL_DMA_Abort_IT+0x284>)
 81027ca:	4293      	cmp	r3, r2
 81027cc:	d01d      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 81027ce:	687b      	ldr	r3, [r7, #4]
 81027d0:	681b      	ldr	r3, [r3, #0]
 81027d2:	4a51      	ldr	r2, [pc, #324]	; (8102918 <HAL_DMA_Abort_IT+0x288>)
 81027d4:	4293      	cmp	r3, r2
 81027d6:	d018      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 81027d8:	687b      	ldr	r3, [r7, #4]
 81027da:	681b      	ldr	r3, [r3, #0]
 81027dc:	4a4f      	ldr	r2, [pc, #316]	; (810291c <HAL_DMA_Abort_IT+0x28c>)
 81027de:	4293      	cmp	r3, r2
 81027e0:	d013      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 81027e2:	687b      	ldr	r3, [r7, #4]
 81027e4:	681b      	ldr	r3, [r3, #0]
 81027e6:	4a4e      	ldr	r2, [pc, #312]	; (8102920 <HAL_DMA_Abort_IT+0x290>)
 81027e8:	4293      	cmp	r3, r2
 81027ea:	d00e      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 81027ec:	687b      	ldr	r3, [r7, #4]
 81027ee:	681b      	ldr	r3, [r3, #0]
 81027f0:	4a4c      	ldr	r2, [pc, #304]	; (8102924 <HAL_DMA_Abort_IT+0x294>)
 81027f2:	4293      	cmp	r3, r2
 81027f4:	d009      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 81027f6:	687b      	ldr	r3, [r7, #4]
 81027f8:	681b      	ldr	r3, [r3, #0]
 81027fa:	4a4b      	ldr	r2, [pc, #300]	; (8102928 <HAL_DMA_Abort_IT+0x298>)
 81027fc:	4293      	cmp	r3, r2
 81027fe:	d004      	beq.n	810280a <HAL_DMA_Abort_IT+0x17a>
 8102800:	687b      	ldr	r3, [r7, #4]
 8102802:	681b      	ldr	r3, [r3, #0]
 8102804:	4a49      	ldr	r2, [pc, #292]	; (810292c <HAL_DMA_Abort_IT+0x29c>)
 8102806:	4293      	cmp	r3, r2
 8102808:	d108      	bne.n	810281c <HAL_DMA_Abort_IT+0x18c>
 810280a:	687b      	ldr	r3, [r7, #4]
 810280c:	681b      	ldr	r3, [r3, #0]
 810280e:	681a      	ldr	r2, [r3, #0]
 8102810:	687b      	ldr	r3, [r7, #4]
 8102812:	681b      	ldr	r3, [r3, #0]
 8102814:	f022 0201 	bic.w	r2, r2, #1
 8102818:	601a      	str	r2, [r3, #0]
 810281a:	e147      	b.n	8102aac <HAL_DMA_Abort_IT+0x41c>
 810281c:	687b      	ldr	r3, [r7, #4]
 810281e:	681b      	ldr	r3, [r3, #0]
 8102820:	681a      	ldr	r2, [r3, #0]
 8102822:	687b      	ldr	r3, [r7, #4]
 8102824:	681b      	ldr	r3, [r3, #0]
 8102826:	f022 0201 	bic.w	r2, r2, #1
 810282a:	601a      	str	r2, [r3, #0]
 810282c:	e13e      	b.n	8102aac <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 810282e:	687b      	ldr	r3, [r7, #4]
 8102830:	681b      	ldr	r3, [r3, #0]
 8102832:	681a      	ldr	r2, [r3, #0]
 8102834:	687b      	ldr	r3, [r7, #4]
 8102836:	681b      	ldr	r3, [r3, #0]
 8102838:	f022 020e 	bic.w	r2, r2, #14
 810283c:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 810283e:	687b      	ldr	r3, [r7, #4]
 8102840:	681b      	ldr	r3, [r3, #0]
 8102842:	4a2b      	ldr	r2, [pc, #172]	; (81028f0 <HAL_DMA_Abort_IT+0x260>)
 8102844:	4293      	cmp	r3, r2
 8102846:	d04a      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 8102848:	687b      	ldr	r3, [r7, #4]
 810284a:	681b      	ldr	r3, [r3, #0]
 810284c:	4a29      	ldr	r2, [pc, #164]	; (81028f4 <HAL_DMA_Abort_IT+0x264>)
 810284e:	4293      	cmp	r3, r2
 8102850:	d045      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 8102852:	687b      	ldr	r3, [r7, #4]
 8102854:	681b      	ldr	r3, [r3, #0]
 8102856:	4a28      	ldr	r2, [pc, #160]	; (81028f8 <HAL_DMA_Abort_IT+0x268>)
 8102858:	4293      	cmp	r3, r2
 810285a:	d040      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 810285c:	687b      	ldr	r3, [r7, #4]
 810285e:	681b      	ldr	r3, [r3, #0]
 8102860:	4a26      	ldr	r2, [pc, #152]	; (81028fc <HAL_DMA_Abort_IT+0x26c>)
 8102862:	4293      	cmp	r3, r2
 8102864:	d03b      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 8102866:	687b      	ldr	r3, [r7, #4]
 8102868:	681b      	ldr	r3, [r3, #0]
 810286a:	4a25      	ldr	r2, [pc, #148]	; (8102900 <HAL_DMA_Abort_IT+0x270>)
 810286c:	4293      	cmp	r3, r2
 810286e:	d036      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 8102870:	687b      	ldr	r3, [r7, #4]
 8102872:	681b      	ldr	r3, [r3, #0]
 8102874:	4a23      	ldr	r2, [pc, #140]	; (8102904 <HAL_DMA_Abort_IT+0x274>)
 8102876:	4293      	cmp	r3, r2
 8102878:	d031      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 810287a:	687b      	ldr	r3, [r7, #4]
 810287c:	681b      	ldr	r3, [r3, #0]
 810287e:	4a22      	ldr	r2, [pc, #136]	; (8102908 <HAL_DMA_Abort_IT+0x278>)
 8102880:	4293      	cmp	r3, r2
 8102882:	d02c      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 8102884:	687b      	ldr	r3, [r7, #4]
 8102886:	681b      	ldr	r3, [r3, #0]
 8102888:	4a20      	ldr	r2, [pc, #128]	; (810290c <HAL_DMA_Abort_IT+0x27c>)
 810288a:	4293      	cmp	r3, r2
 810288c:	d027      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 810288e:	687b      	ldr	r3, [r7, #4]
 8102890:	681b      	ldr	r3, [r3, #0]
 8102892:	4a1f      	ldr	r2, [pc, #124]	; (8102910 <HAL_DMA_Abort_IT+0x280>)
 8102894:	4293      	cmp	r3, r2
 8102896:	d022      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 8102898:	687b      	ldr	r3, [r7, #4]
 810289a:	681b      	ldr	r3, [r3, #0]
 810289c:	4a1d      	ldr	r2, [pc, #116]	; (8102914 <HAL_DMA_Abort_IT+0x284>)
 810289e:	4293      	cmp	r3, r2
 81028a0:	d01d      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 81028a2:	687b      	ldr	r3, [r7, #4]
 81028a4:	681b      	ldr	r3, [r3, #0]
 81028a6:	4a1c      	ldr	r2, [pc, #112]	; (8102918 <HAL_DMA_Abort_IT+0x288>)
 81028a8:	4293      	cmp	r3, r2
 81028aa:	d018      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 81028ac:	687b      	ldr	r3, [r7, #4]
 81028ae:	681b      	ldr	r3, [r3, #0]
 81028b0:	4a1a      	ldr	r2, [pc, #104]	; (810291c <HAL_DMA_Abort_IT+0x28c>)
 81028b2:	4293      	cmp	r3, r2
 81028b4:	d013      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 81028b6:	687b      	ldr	r3, [r7, #4]
 81028b8:	681b      	ldr	r3, [r3, #0]
 81028ba:	4a19      	ldr	r2, [pc, #100]	; (8102920 <HAL_DMA_Abort_IT+0x290>)
 81028bc:	4293      	cmp	r3, r2
 81028be:	d00e      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 81028c0:	687b      	ldr	r3, [r7, #4]
 81028c2:	681b      	ldr	r3, [r3, #0]
 81028c4:	4a17      	ldr	r2, [pc, #92]	; (8102924 <HAL_DMA_Abort_IT+0x294>)
 81028c6:	4293      	cmp	r3, r2
 81028c8:	d009      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 81028ca:	687b      	ldr	r3, [r7, #4]
 81028cc:	681b      	ldr	r3, [r3, #0]
 81028ce:	4a16      	ldr	r2, [pc, #88]	; (8102928 <HAL_DMA_Abort_IT+0x298>)
 81028d0:	4293      	cmp	r3, r2
 81028d2:	d004      	beq.n	81028de <HAL_DMA_Abort_IT+0x24e>
 81028d4:	687b      	ldr	r3, [r7, #4]
 81028d6:	681b      	ldr	r3, [r3, #0]
 81028d8:	4a14      	ldr	r2, [pc, #80]	; (810292c <HAL_DMA_Abort_IT+0x29c>)
 81028da:	4293      	cmp	r3, r2
 81028dc:	d128      	bne.n	8102930 <HAL_DMA_Abort_IT+0x2a0>
 81028de:	687b      	ldr	r3, [r7, #4]
 81028e0:	681b      	ldr	r3, [r3, #0]
 81028e2:	681a      	ldr	r2, [r3, #0]
 81028e4:	687b      	ldr	r3, [r7, #4]
 81028e6:	681b      	ldr	r3, [r3, #0]
 81028e8:	f022 0201 	bic.w	r2, r2, #1
 81028ec:	601a      	str	r2, [r3, #0]
 81028ee:	e027      	b.n	8102940 <HAL_DMA_Abort_IT+0x2b0>
 81028f0:	40020010 	.word	0x40020010
 81028f4:	40020028 	.word	0x40020028
 81028f8:	40020040 	.word	0x40020040
 81028fc:	40020058 	.word	0x40020058
 8102900:	40020070 	.word	0x40020070
 8102904:	40020088 	.word	0x40020088
 8102908:	400200a0 	.word	0x400200a0
 810290c:	400200b8 	.word	0x400200b8
 8102910:	40020410 	.word	0x40020410
 8102914:	40020428 	.word	0x40020428
 8102918:	40020440 	.word	0x40020440
 810291c:	40020458 	.word	0x40020458
 8102920:	40020470 	.word	0x40020470
 8102924:	40020488 	.word	0x40020488
 8102928:	400204a0 	.word	0x400204a0
 810292c:	400204b8 	.word	0x400204b8
 8102930:	687b      	ldr	r3, [r7, #4]
 8102932:	681b      	ldr	r3, [r3, #0]
 8102934:	681a      	ldr	r2, [r3, #0]
 8102936:	687b      	ldr	r3, [r7, #4]
 8102938:	681b      	ldr	r3, [r3, #0]
 810293a:	f022 0201 	bic.w	r2, r2, #1
 810293e:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8102940:	687b      	ldr	r3, [r7, #4]
 8102942:	681b      	ldr	r3, [r3, #0]
 8102944:	4a5c      	ldr	r2, [pc, #368]	; (8102ab8 <HAL_DMA_Abort_IT+0x428>)
 8102946:	4293      	cmp	r3, r2
 8102948:	d072      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 810294a:	687b      	ldr	r3, [r7, #4]
 810294c:	681b      	ldr	r3, [r3, #0]
 810294e:	4a5b      	ldr	r2, [pc, #364]	; (8102abc <HAL_DMA_Abort_IT+0x42c>)
 8102950:	4293      	cmp	r3, r2
 8102952:	d06d      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 8102954:	687b      	ldr	r3, [r7, #4]
 8102956:	681b      	ldr	r3, [r3, #0]
 8102958:	4a59      	ldr	r2, [pc, #356]	; (8102ac0 <HAL_DMA_Abort_IT+0x430>)
 810295a:	4293      	cmp	r3, r2
 810295c:	d068      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 810295e:	687b      	ldr	r3, [r7, #4]
 8102960:	681b      	ldr	r3, [r3, #0]
 8102962:	4a58      	ldr	r2, [pc, #352]	; (8102ac4 <HAL_DMA_Abort_IT+0x434>)
 8102964:	4293      	cmp	r3, r2
 8102966:	d063      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 8102968:	687b      	ldr	r3, [r7, #4]
 810296a:	681b      	ldr	r3, [r3, #0]
 810296c:	4a56      	ldr	r2, [pc, #344]	; (8102ac8 <HAL_DMA_Abort_IT+0x438>)
 810296e:	4293      	cmp	r3, r2
 8102970:	d05e      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 8102972:	687b      	ldr	r3, [r7, #4]
 8102974:	681b      	ldr	r3, [r3, #0]
 8102976:	4a55      	ldr	r2, [pc, #340]	; (8102acc <HAL_DMA_Abort_IT+0x43c>)
 8102978:	4293      	cmp	r3, r2
 810297a:	d059      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 810297c:	687b      	ldr	r3, [r7, #4]
 810297e:	681b      	ldr	r3, [r3, #0]
 8102980:	4a53      	ldr	r2, [pc, #332]	; (8102ad0 <HAL_DMA_Abort_IT+0x440>)
 8102982:	4293      	cmp	r3, r2
 8102984:	d054      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 8102986:	687b      	ldr	r3, [r7, #4]
 8102988:	681b      	ldr	r3, [r3, #0]
 810298a:	4a52      	ldr	r2, [pc, #328]	; (8102ad4 <HAL_DMA_Abort_IT+0x444>)
 810298c:	4293      	cmp	r3, r2
 810298e:	d04f      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 8102990:	687b      	ldr	r3, [r7, #4]
 8102992:	681b      	ldr	r3, [r3, #0]
 8102994:	4a50      	ldr	r2, [pc, #320]	; (8102ad8 <HAL_DMA_Abort_IT+0x448>)
 8102996:	4293      	cmp	r3, r2
 8102998:	d04a      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 810299a:	687b      	ldr	r3, [r7, #4]
 810299c:	681b      	ldr	r3, [r3, #0]
 810299e:	4a4f      	ldr	r2, [pc, #316]	; (8102adc <HAL_DMA_Abort_IT+0x44c>)
 81029a0:	4293      	cmp	r3, r2
 81029a2:	d045      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 81029a4:	687b      	ldr	r3, [r7, #4]
 81029a6:	681b      	ldr	r3, [r3, #0]
 81029a8:	4a4d      	ldr	r2, [pc, #308]	; (8102ae0 <HAL_DMA_Abort_IT+0x450>)
 81029aa:	4293      	cmp	r3, r2
 81029ac:	d040      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 81029ae:	687b      	ldr	r3, [r7, #4]
 81029b0:	681b      	ldr	r3, [r3, #0]
 81029b2:	4a4c      	ldr	r2, [pc, #304]	; (8102ae4 <HAL_DMA_Abort_IT+0x454>)
 81029b4:	4293      	cmp	r3, r2
 81029b6:	d03b      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 81029b8:	687b      	ldr	r3, [r7, #4]
 81029ba:	681b      	ldr	r3, [r3, #0]
 81029bc:	4a4a      	ldr	r2, [pc, #296]	; (8102ae8 <HAL_DMA_Abort_IT+0x458>)
 81029be:	4293      	cmp	r3, r2
 81029c0:	d036      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 81029c2:	687b      	ldr	r3, [r7, #4]
 81029c4:	681b      	ldr	r3, [r3, #0]
 81029c6:	4a49      	ldr	r2, [pc, #292]	; (8102aec <HAL_DMA_Abort_IT+0x45c>)
 81029c8:	4293      	cmp	r3, r2
 81029ca:	d031      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 81029cc:	687b      	ldr	r3, [r7, #4]
 81029ce:	681b      	ldr	r3, [r3, #0]
 81029d0:	4a47      	ldr	r2, [pc, #284]	; (8102af0 <HAL_DMA_Abort_IT+0x460>)
 81029d2:	4293      	cmp	r3, r2
 81029d4:	d02c      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 81029d6:	687b      	ldr	r3, [r7, #4]
 81029d8:	681b      	ldr	r3, [r3, #0]
 81029da:	4a46      	ldr	r2, [pc, #280]	; (8102af4 <HAL_DMA_Abort_IT+0x464>)
 81029dc:	4293      	cmp	r3, r2
 81029de:	d027      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 81029e0:	687b      	ldr	r3, [r7, #4]
 81029e2:	681b      	ldr	r3, [r3, #0]
 81029e4:	4a44      	ldr	r2, [pc, #272]	; (8102af8 <HAL_DMA_Abort_IT+0x468>)
 81029e6:	4293      	cmp	r3, r2
 81029e8:	d022      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 81029ea:	687b      	ldr	r3, [r7, #4]
 81029ec:	681b      	ldr	r3, [r3, #0]
 81029ee:	4a43      	ldr	r2, [pc, #268]	; (8102afc <HAL_DMA_Abort_IT+0x46c>)
 81029f0:	4293      	cmp	r3, r2
 81029f2:	d01d      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 81029f4:	687b      	ldr	r3, [r7, #4]
 81029f6:	681b      	ldr	r3, [r3, #0]
 81029f8:	4a41      	ldr	r2, [pc, #260]	; (8102b00 <HAL_DMA_Abort_IT+0x470>)
 81029fa:	4293      	cmp	r3, r2
 81029fc:	d018      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 81029fe:	687b      	ldr	r3, [r7, #4]
 8102a00:	681b      	ldr	r3, [r3, #0]
 8102a02:	4a40      	ldr	r2, [pc, #256]	; (8102b04 <HAL_DMA_Abort_IT+0x474>)
 8102a04:	4293      	cmp	r3, r2
 8102a06:	d013      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 8102a08:	687b      	ldr	r3, [r7, #4]
 8102a0a:	681b      	ldr	r3, [r3, #0]
 8102a0c:	4a3e      	ldr	r2, [pc, #248]	; (8102b08 <HAL_DMA_Abort_IT+0x478>)
 8102a0e:	4293      	cmp	r3, r2
 8102a10:	d00e      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 8102a12:	687b      	ldr	r3, [r7, #4]
 8102a14:	681b      	ldr	r3, [r3, #0]
 8102a16:	4a3d      	ldr	r2, [pc, #244]	; (8102b0c <HAL_DMA_Abort_IT+0x47c>)
 8102a18:	4293      	cmp	r3, r2
 8102a1a:	d009      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 8102a1c:	687b      	ldr	r3, [r7, #4]
 8102a1e:	681b      	ldr	r3, [r3, #0]
 8102a20:	4a3b      	ldr	r2, [pc, #236]	; (8102b10 <HAL_DMA_Abort_IT+0x480>)
 8102a22:	4293      	cmp	r3, r2
 8102a24:	d004      	beq.n	8102a30 <HAL_DMA_Abort_IT+0x3a0>
 8102a26:	687b      	ldr	r3, [r7, #4]
 8102a28:	681b      	ldr	r3, [r3, #0]
 8102a2a:	4a3a      	ldr	r2, [pc, #232]	; (8102b14 <HAL_DMA_Abort_IT+0x484>)
 8102a2c:	4293      	cmp	r3, r2
 8102a2e:	d101      	bne.n	8102a34 <HAL_DMA_Abort_IT+0x3a4>
 8102a30:	2301      	movs	r3, #1
 8102a32:	e000      	b.n	8102a36 <HAL_DMA_Abort_IT+0x3a6>
 8102a34:	2300      	movs	r3, #0
 8102a36:	2b00      	cmp	r3, #0
 8102a38:	d028      	beq.n	8102a8c <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8102a3a:	687b      	ldr	r3, [r7, #4]
 8102a3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102a3e:	681a      	ldr	r2, [r3, #0]
 8102a40:	687b      	ldr	r3, [r7, #4]
 8102a42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102a44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8102a48:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8102a4a:	687b      	ldr	r3, [r7, #4]
 8102a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102a4e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8102a50:	687b      	ldr	r3, [r7, #4]
 8102a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102a54:	f003 031f 	and.w	r3, r3, #31
 8102a58:	2201      	movs	r2, #1
 8102a5a:	409a      	lsls	r2, r3
 8102a5c:	68fb      	ldr	r3, [r7, #12]
 8102a5e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8102a60:	687b      	ldr	r3, [r7, #4]
 8102a62:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102a64:	687a      	ldr	r2, [r7, #4]
 8102a66:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8102a68:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8102a6a:	687b      	ldr	r3, [r7, #4]
 8102a6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102a6e:	2b00      	cmp	r3, #0
 8102a70:	d00c      	beq.n	8102a8c <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8102a72:	687b      	ldr	r3, [r7, #4]
 8102a74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102a76:	681a      	ldr	r2, [r3, #0]
 8102a78:	687b      	ldr	r3, [r7, #4]
 8102a7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102a7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8102a80:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8102a82:	687b      	ldr	r3, [r7, #4]
 8102a84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102a86:	687a      	ldr	r2, [r7, #4]
 8102a88:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8102a8a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8102a8c:	687b      	ldr	r3, [r7, #4]
 8102a8e:	2200      	movs	r2, #0
 8102a90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8102a94:	687b      	ldr	r3, [r7, #4]
 8102a96:	2201      	movs	r2, #1
 8102a98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8102a9c:	687b      	ldr	r3, [r7, #4]
 8102a9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102aa0:	2b00      	cmp	r3, #0
 8102aa2:	d003      	beq.n	8102aac <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8102aa4:	687b      	ldr	r3, [r7, #4]
 8102aa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102aa8:	6878      	ldr	r0, [r7, #4]
 8102aaa:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8102aac:	2300      	movs	r3, #0
}
 8102aae:	4618      	mov	r0, r3
 8102ab0:	3710      	adds	r7, #16
 8102ab2:	46bd      	mov	sp, r7
 8102ab4:	bd80      	pop	{r7, pc}
 8102ab6:	bf00      	nop
 8102ab8:	40020010 	.word	0x40020010
 8102abc:	40020028 	.word	0x40020028
 8102ac0:	40020040 	.word	0x40020040
 8102ac4:	40020058 	.word	0x40020058
 8102ac8:	40020070 	.word	0x40020070
 8102acc:	40020088 	.word	0x40020088
 8102ad0:	400200a0 	.word	0x400200a0
 8102ad4:	400200b8 	.word	0x400200b8
 8102ad8:	40020410 	.word	0x40020410
 8102adc:	40020428 	.word	0x40020428
 8102ae0:	40020440 	.word	0x40020440
 8102ae4:	40020458 	.word	0x40020458
 8102ae8:	40020470 	.word	0x40020470
 8102aec:	40020488 	.word	0x40020488
 8102af0:	400204a0 	.word	0x400204a0
 8102af4:	400204b8 	.word	0x400204b8
 8102af8:	58025408 	.word	0x58025408
 8102afc:	5802541c 	.word	0x5802541c
 8102b00:	58025430 	.word	0x58025430
 8102b04:	58025444 	.word	0x58025444
 8102b08:	58025458 	.word	0x58025458
 8102b0c:	5802546c 	.word	0x5802546c
 8102b10:	58025480 	.word	0x58025480
 8102b14:	58025494 	.word	0x58025494

08102b18 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8102b18:	b580      	push	{r7, lr}
 8102b1a:	b08a      	sub	sp, #40	; 0x28
 8102b1c:	af00      	add	r7, sp, #0
 8102b1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8102b20:	2300      	movs	r3, #0
 8102b22:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8102b24:	4b67      	ldr	r3, [pc, #412]	; (8102cc4 <HAL_DMA_IRQHandler+0x1ac>)
 8102b26:	681b      	ldr	r3, [r3, #0]
 8102b28:	4a67      	ldr	r2, [pc, #412]	; (8102cc8 <HAL_DMA_IRQHandler+0x1b0>)
 8102b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8102b2e:	0a9b      	lsrs	r3, r3, #10
 8102b30:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8102b32:	687b      	ldr	r3, [r7, #4]
 8102b34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102b36:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8102b38:	687b      	ldr	r3, [r7, #4]
 8102b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102b3c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8102b3e:	6a3b      	ldr	r3, [r7, #32]
 8102b40:	681b      	ldr	r3, [r3, #0]
 8102b42:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8102b44:	69fb      	ldr	r3, [r7, #28]
 8102b46:	681b      	ldr	r3, [r3, #0]
 8102b48:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8102b4a:	687b      	ldr	r3, [r7, #4]
 8102b4c:	681b      	ldr	r3, [r3, #0]
 8102b4e:	4a5f      	ldr	r2, [pc, #380]	; (8102ccc <HAL_DMA_IRQHandler+0x1b4>)
 8102b50:	4293      	cmp	r3, r2
 8102b52:	d04a      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102b54:	687b      	ldr	r3, [r7, #4]
 8102b56:	681b      	ldr	r3, [r3, #0]
 8102b58:	4a5d      	ldr	r2, [pc, #372]	; (8102cd0 <HAL_DMA_IRQHandler+0x1b8>)
 8102b5a:	4293      	cmp	r3, r2
 8102b5c:	d045      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102b5e:	687b      	ldr	r3, [r7, #4]
 8102b60:	681b      	ldr	r3, [r3, #0]
 8102b62:	4a5c      	ldr	r2, [pc, #368]	; (8102cd4 <HAL_DMA_IRQHandler+0x1bc>)
 8102b64:	4293      	cmp	r3, r2
 8102b66:	d040      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102b68:	687b      	ldr	r3, [r7, #4]
 8102b6a:	681b      	ldr	r3, [r3, #0]
 8102b6c:	4a5a      	ldr	r2, [pc, #360]	; (8102cd8 <HAL_DMA_IRQHandler+0x1c0>)
 8102b6e:	4293      	cmp	r3, r2
 8102b70:	d03b      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102b72:	687b      	ldr	r3, [r7, #4]
 8102b74:	681b      	ldr	r3, [r3, #0]
 8102b76:	4a59      	ldr	r2, [pc, #356]	; (8102cdc <HAL_DMA_IRQHandler+0x1c4>)
 8102b78:	4293      	cmp	r3, r2
 8102b7a:	d036      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102b7c:	687b      	ldr	r3, [r7, #4]
 8102b7e:	681b      	ldr	r3, [r3, #0]
 8102b80:	4a57      	ldr	r2, [pc, #348]	; (8102ce0 <HAL_DMA_IRQHandler+0x1c8>)
 8102b82:	4293      	cmp	r3, r2
 8102b84:	d031      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102b86:	687b      	ldr	r3, [r7, #4]
 8102b88:	681b      	ldr	r3, [r3, #0]
 8102b8a:	4a56      	ldr	r2, [pc, #344]	; (8102ce4 <HAL_DMA_IRQHandler+0x1cc>)
 8102b8c:	4293      	cmp	r3, r2
 8102b8e:	d02c      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102b90:	687b      	ldr	r3, [r7, #4]
 8102b92:	681b      	ldr	r3, [r3, #0]
 8102b94:	4a54      	ldr	r2, [pc, #336]	; (8102ce8 <HAL_DMA_IRQHandler+0x1d0>)
 8102b96:	4293      	cmp	r3, r2
 8102b98:	d027      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102b9a:	687b      	ldr	r3, [r7, #4]
 8102b9c:	681b      	ldr	r3, [r3, #0]
 8102b9e:	4a53      	ldr	r2, [pc, #332]	; (8102cec <HAL_DMA_IRQHandler+0x1d4>)
 8102ba0:	4293      	cmp	r3, r2
 8102ba2:	d022      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102ba4:	687b      	ldr	r3, [r7, #4]
 8102ba6:	681b      	ldr	r3, [r3, #0]
 8102ba8:	4a51      	ldr	r2, [pc, #324]	; (8102cf0 <HAL_DMA_IRQHandler+0x1d8>)
 8102baa:	4293      	cmp	r3, r2
 8102bac:	d01d      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102bae:	687b      	ldr	r3, [r7, #4]
 8102bb0:	681b      	ldr	r3, [r3, #0]
 8102bb2:	4a50      	ldr	r2, [pc, #320]	; (8102cf4 <HAL_DMA_IRQHandler+0x1dc>)
 8102bb4:	4293      	cmp	r3, r2
 8102bb6:	d018      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102bb8:	687b      	ldr	r3, [r7, #4]
 8102bba:	681b      	ldr	r3, [r3, #0]
 8102bbc:	4a4e      	ldr	r2, [pc, #312]	; (8102cf8 <HAL_DMA_IRQHandler+0x1e0>)
 8102bbe:	4293      	cmp	r3, r2
 8102bc0:	d013      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102bc2:	687b      	ldr	r3, [r7, #4]
 8102bc4:	681b      	ldr	r3, [r3, #0]
 8102bc6:	4a4d      	ldr	r2, [pc, #308]	; (8102cfc <HAL_DMA_IRQHandler+0x1e4>)
 8102bc8:	4293      	cmp	r3, r2
 8102bca:	d00e      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102bcc:	687b      	ldr	r3, [r7, #4]
 8102bce:	681b      	ldr	r3, [r3, #0]
 8102bd0:	4a4b      	ldr	r2, [pc, #300]	; (8102d00 <HAL_DMA_IRQHandler+0x1e8>)
 8102bd2:	4293      	cmp	r3, r2
 8102bd4:	d009      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102bd6:	687b      	ldr	r3, [r7, #4]
 8102bd8:	681b      	ldr	r3, [r3, #0]
 8102bda:	4a4a      	ldr	r2, [pc, #296]	; (8102d04 <HAL_DMA_IRQHandler+0x1ec>)
 8102bdc:	4293      	cmp	r3, r2
 8102bde:	d004      	beq.n	8102bea <HAL_DMA_IRQHandler+0xd2>
 8102be0:	687b      	ldr	r3, [r7, #4]
 8102be2:	681b      	ldr	r3, [r3, #0]
 8102be4:	4a48      	ldr	r2, [pc, #288]	; (8102d08 <HAL_DMA_IRQHandler+0x1f0>)
 8102be6:	4293      	cmp	r3, r2
 8102be8:	d101      	bne.n	8102bee <HAL_DMA_IRQHandler+0xd6>
 8102bea:	2301      	movs	r3, #1
 8102bec:	e000      	b.n	8102bf0 <HAL_DMA_IRQHandler+0xd8>
 8102bee:	2300      	movs	r3, #0
 8102bf0:	2b00      	cmp	r3, #0
 8102bf2:	f000 842b 	beq.w	810344c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8102bf6:	687b      	ldr	r3, [r7, #4]
 8102bf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102bfa:	f003 031f 	and.w	r3, r3, #31
 8102bfe:	2208      	movs	r2, #8
 8102c00:	409a      	lsls	r2, r3
 8102c02:	69bb      	ldr	r3, [r7, #24]
 8102c04:	4013      	ands	r3, r2
 8102c06:	2b00      	cmp	r3, #0
 8102c08:	f000 80a2 	beq.w	8102d50 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8102c0c:	687b      	ldr	r3, [r7, #4]
 8102c0e:	681b      	ldr	r3, [r3, #0]
 8102c10:	4a2e      	ldr	r2, [pc, #184]	; (8102ccc <HAL_DMA_IRQHandler+0x1b4>)
 8102c12:	4293      	cmp	r3, r2
 8102c14:	d04a      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102c16:	687b      	ldr	r3, [r7, #4]
 8102c18:	681b      	ldr	r3, [r3, #0]
 8102c1a:	4a2d      	ldr	r2, [pc, #180]	; (8102cd0 <HAL_DMA_IRQHandler+0x1b8>)
 8102c1c:	4293      	cmp	r3, r2
 8102c1e:	d045      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102c20:	687b      	ldr	r3, [r7, #4]
 8102c22:	681b      	ldr	r3, [r3, #0]
 8102c24:	4a2b      	ldr	r2, [pc, #172]	; (8102cd4 <HAL_DMA_IRQHandler+0x1bc>)
 8102c26:	4293      	cmp	r3, r2
 8102c28:	d040      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102c2a:	687b      	ldr	r3, [r7, #4]
 8102c2c:	681b      	ldr	r3, [r3, #0]
 8102c2e:	4a2a      	ldr	r2, [pc, #168]	; (8102cd8 <HAL_DMA_IRQHandler+0x1c0>)
 8102c30:	4293      	cmp	r3, r2
 8102c32:	d03b      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102c34:	687b      	ldr	r3, [r7, #4]
 8102c36:	681b      	ldr	r3, [r3, #0]
 8102c38:	4a28      	ldr	r2, [pc, #160]	; (8102cdc <HAL_DMA_IRQHandler+0x1c4>)
 8102c3a:	4293      	cmp	r3, r2
 8102c3c:	d036      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102c3e:	687b      	ldr	r3, [r7, #4]
 8102c40:	681b      	ldr	r3, [r3, #0]
 8102c42:	4a27      	ldr	r2, [pc, #156]	; (8102ce0 <HAL_DMA_IRQHandler+0x1c8>)
 8102c44:	4293      	cmp	r3, r2
 8102c46:	d031      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102c48:	687b      	ldr	r3, [r7, #4]
 8102c4a:	681b      	ldr	r3, [r3, #0]
 8102c4c:	4a25      	ldr	r2, [pc, #148]	; (8102ce4 <HAL_DMA_IRQHandler+0x1cc>)
 8102c4e:	4293      	cmp	r3, r2
 8102c50:	d02c      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102c52:	687b      	ldr	r3, [r7, #4]
 8102c54:	681b      	ldr	r3, [r3, #0]
 8102c56:	4a24      	ldr	r2, [pc, #144]	; (8102ce8 <HAL_DMA_IRQHandler+0x1d0>)
 8102c58:	4293      	cmp	r3, r2
 8102c5a:	d027      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102c5c:	687b      	ldr	r3, [r7, #4]
 8102c5e:	681b      	ldr	r3, [r3, #0]
 8102c60:	4a22      	ldr	r2, [pc, #136]	; (8102cec <HAL_DMA_IRQHandler+0x1d4>)
 8102c62:	4293      	cmp	r3, r2
 8102c64:	d022      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102c66:	687b      	ldr	r3, [r7, #4]
 8102c68:	681b      	ldr	r3, [r3, #0]
 8102c6a:	4a21      	ldr	r2, [pc, #132]	; (8102cf0 <HAL_DMA_IRQHandler+0x1d8>)
 8102c6c:	4293      	cmp	r3, r2
 8102c6e:	d01d      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102c70:	687b      	ldr	r3, [r7, #4]
 8102c72:	681b      	ldr	r3, [r3, #0]
 8102c74:	4a1f      	ldr	r2, [pc, #124]	; (8102cf4 <HAL_DMA_IRQHandler+0x1dc>)
 8102c76:	4293      	cmp	r3, r2
 8102c78:	d018      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102c7a:	687b      	ldr	r3, [r7, #4]
 8102c7c:	681b      	ldr	r3, [r3, #0]
 8102c7e:	4a1e      	ldr	r2, [pc, #120]	; (8102cf8 <HAL_DMA_IRQHandler+0x1e0>)
 8102c80:	4293      	cmp	r3, r2
 8102c82:	d013      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102c84:	687b      	ldr	r3, [r7, #4]
 8102c86:	681b      	ldr	r3, [r3, #0]
 8102c88:	4a1c      	ldr	r2, [pc, #112]	; (8102cfc <HAL_DMA_IRQHandler+0x1e4>)
 8102c8a:	4293      	cmp	r3, r2
 8102c8c:	d00e      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102c8e:	687b      	ldr	r3, [r7, #4]
 8102c90:	681b      	ldr	r3, [r3, #0]
 8102c92:	4a1b      	ldr	r2, [pc, #108]	; (8102d00 <HAL_DMA_IRQHandler+0x1e8>)
 8102c94:	4293      	cmp	r3, r2
 8102c96:	d009      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102c98:	687b      	ldr	r3, [r7, #4]
 8102c9a:	681b      	ldr	r3, [r3, #0]
 8102c9c:	4a19      	ldr	r2, [pc, #100]	; (8102d04 <HAL_DMA_IRQHandler+0x1ec>)
 8102c9e:	4293      	cmp	r3, r2
 8102ca0:	d004      	beq.n	8102cac <HAL_DMA_IRQHandler+0x194>
 8102ca2:	687b      	ldr	r3, [r7, #4]
 8102ca4:	681b      	ldr	r3, [r3, #0]
 8102ca6:	4a18      	ldr	r2, [pc, #96]	; (8102d08 <HAL_DMA_IRQHandler+0x1f0>)
 8102ca8:	4293      	cmp	r3, r2
 8102caa:	d12f      	bne.n	8102d0c <HAL_DMA_IRQHandler+0x1f4>
 8102cac:	687b      	ldr	r3, [r7, #4]
 8102cae:	681b      	ldr	r3, [r3, #0]
 8102cb0:	681b      	ldr	r3, [r3, #0]
 8102cb2:	f003 0304 	and.w	r3, r3, #4
 8102cb6:	2b00      	cmp	r3, #0
 8102cb8:	bf14      	ite	ne
 8102cba:	2301      	movne	r3, #1
 8102cbc:	2300      	moveq	r3, #0
 8102cbe:	b2db      	uxtb	r3, r3
 8102cc0:	e02e      	b.n	8102d20 <HAL_DMA_IRQHandler+0x208>
 8102cc2:	bf00      	nop
 8102cc4:	10000000 	.word	0x10000000
 8102cc8:	1b4e81b5 	.word	0x1b4e81b5
 8102ccc:	40020010 	.word	0x40020010
 8102cd0:	40020028 	.word	0x40020028
 8102cd4:	40020040 	.word	0x40020040
 8102cd8:	40020058 	.word	0x40020058
 8102cdc:	40020070 	.word	0x40020070
 8102ce0:	40020088 	.word	0x40020088
 8102ce4:	400200a0 	.word	0x400200a0
 8102ce8:	400200b8 	.word	0x400200b8
 8102cec:	40020410 	.word	0x40020410
 8102cf0:	40020428 	.word	0x40020428
 8102cf4:	40020440 	.word	0x40020440
 8102cf8:	40020458 	.word	0x40020458
 8102cfc:	40020470 	.word	0x40020470
 8102d00:	40020488 	.word	0x40020488
 8102d04:	400204a0 	.word	0x400204a0
 8102d08:	400204b8 	.word	0x400204b8
 8102d0c:	687b      	ldr	r3, [r7, #4]
 8102d0e:	681b      	ldr	r3, [r3, #0]
 8102d10:	681b      	ldr	r3, [r3, #0]
 8102d12:	f003 0308 	and.w	r3, r3, #8
 8102d16:	2b00      	cmp	r3, #0
 8102d18:	bf14      	ite	ne
 8102d1a:	2301      	movne	r3, #1
 8102d1c:	2300      	moveq	r3, #0
 8102d1e:	b2db      	uxtb	r3, r3
 8102d20:	2b00      	cmp	r3, #0
 8102d22:	d015      	beq.n	8102d50 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8102d24:	687b      	ldr	r3, [r7, #4]
 8102d26:	681b      	ldr	r3, [r3, #0]
 8102d28:	681a      	ldr	r2, [r3, #0]
 8102d2a:	687b      	ldr	r3, [r7, #4]
 8102d2c:	681b      	ldr	r3, [r3, #0]
 8102d2e:	f022 0204 	bic.w	r2, r2, #4
 8102d32:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8102d34:	687b      	ldr	r3, [r7, #4]
 8102d36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102d38:	f003 031f 	and.w	r3, r3, #31
 8102d3c:	2208      	movs	r2, #8
 8102d3e:	409a      	lsls	r2, r3
 8102d40:	6a3b      	ldr	r3, [r7, #32]
 8102d42:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8102d44:	687b      	ldr	r3, [r7, #4]
 8102d46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102d48:	f043 0201 	orr.w	r2, r3, #1
 8102d4c:	687b      	ldr	r3, [r7, #4]
 8102d4e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8102d50:	687b      	ldr	r3, [r7, #4]
 8102d52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102d54:	f003 031f 	and.w	r3, r3, #31
 8102d58:	69ba      	ldr	r2, [r7, #24]
 8102d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8102d5e:	f003 0301 	and.w	r3, r3, #1
 8102d62:	2b00      	cmp	r3, #0
 8102d64:	d06e      	beq.n	8102e44 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8102d66:	687b      	ldr	r3, [r7, #4]
 8102d68:	681b      	ldr	r3, [r3, #0]
 8102d6a:	4a69      	ldr	r2, [pc, #420]	; (8102f10 <HAL_DMA_IRQHandler+0x3f8>)
 8102d6c:	4293      	cmp	r3, r2
 8102d6e:	d04a      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102d70:	687b      	ldr	r3, [r7, #4]
 8102d72:	681b      	ldr	r3, [r3, #0]
 8102d74:	4a67      	ldr	r2, [pc, #412]	; (8102f14 <HAL_DMA_IRQHandler+0x3fc>)
 8102d76:	4293      	cmp	r3, r2
 8102d78:	d045      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102d7a:	687b      	ldr	r3, [r7, #4]
 8102d7c:	681b      	ldr	r3, [r3, #0]
 8102d7e:	4a66      	ldr	r2, [pc, #408]	; (8102f18 <HAL_DMA_IRQHandler+0x400>)
 8102d80:	4293      	cmp	r3, r2
 8102d82:	d040      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102d84:	687b      	ldr	r3, [r7, #4]
 8102d86:	681b      	ldr	r3, [r3, #0]
 8102d88:	4a64      	ldr	r2, [pc, #400]	; (8102f1c <HAL_DMA_IRQHandler+0x404>)
 8102d8a:	4293      	cmp	r3, r2
 8102d8c:	d03b      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102d8e:	687b      	ldr	r3, [r7, #4]
 8102d90:	681b      	ldr	r3, [r3, #0]
 8102d92:	4a63      	ldr	r2, [pc, #396]	; (8102f20 <HAL_DMA_IRQHandler+0x408>)
 8102d94:	4293      	cmp	r3, r2
 8102d96:	d036      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102d98:	687b      	ldr	r3, [r7, #4]
 8102d9a:	681b      	ldr	r3, [r3, #0]
 8102d9c:	4a61      	ldr	r2, [pc, #388]	; (8102f24 <HAL_DMA_IRQHandler+0x40c>)
 8102d9e:	4293      	cmp	r3, r2
 8102da0:	d031      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102da2:	687b      	ldr	r3, [r7, #4]
 8102da4:	681b      	ldr	r3, [r3, #0]
 8102da6:	4a60      	ldr	r2, [pc, #384]	; (8102f28 <HAL_DMA_IRQHandler+0x410>)
 8102da8:	4293      	cmp	r3, r2
 8102daa:	d02c      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102dac:	687b      	ldr	r3, [r7, #4]
 8102dae:	681b      	ldr	r3, [r3, #0]
 8102db0:	4a5e      	ldr	r2, [pc, #376]	; (8102f2c <HAL_DMA_IRQHandler+0x414>)
 8102db2:	4293      	cmp	r3, r2
 8102db4:	d027      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102db6:	687b      	ldr	r3, [r7, #4]
 8102db8:	681b      	ldr	r3, [r3, #0]
 8102dba:	4a5d      	ldr	r2, [pc, #372]	; (8102f30 <HAL_DMA_IRQHandler+0x418>)
 8102dbc:	4293      	cmp	r3, r2
 8102dbe:	d022      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102dc0:	687b      	ldr	r3, [r7, #4]
 8102dc2:	681b      	ldr	r3, [r3, #0]
 8102dc4:	4a5b      	ldr	r2, [pc, #364]	; (8102f34 <HAL_DMA_IRQHandler+0x41c>)
 8102dc6:	4293      	cmp	r3, r2
 8102dc8:	d01d      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102dca:	687b      	ldr	r3, [r7, #4]
 8102dcc:	681b      	ldr	r3, [r3, #0]
 8102dce:	4a5a      	ldr	r2, [pc, #360]	; (8102f38 <HAL_DMA_IRQHandler+0x420>)
 8102dd0:	4293      	cmp	r3, r2
 8102dd2:	d018      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102dd4:	687b      	ldr	r3, [r7, #4]
 8102dd6:	681b      	ldr	r3, [r3, #0]
 8102dd8:	4a58      	ldr	r2, [pc, #352]	; (8102f3c <HAL_DMA_IRQHandler+0x424>)
 8102dda:	4293      	cmp	r3, r2
 8102ddc:	d013      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102dde:	687b      	ldr	r3, [r7, #4]
 8102de0:	681b      	ldr	r3, [r3, #0]
 8102de2:	4a57      	ldr	r2, [pc, #348]	; (8102f40 <HAL_DMA_IRQHandler+0x428>)
 8102de4:	4293      	cmp	r3, r2
 8102de6:	d00e      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102de8:	687b      	ldr	r3, [r7, #4]
 8102dea:	681b      	ldr	r3, [r3, #0]
 8102dec:	4a55      	ldr	r2, [pc, #340]	; (8102f44 <HAL_DMA_IRQHandler+0x42c>)
 8102dee:	4293      	cmp	r3, r2
 8102df0:	d009      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102df2:	687b      	ldr	r3, [r7, #4]
 8102df4:	681b      	ldr	r3, [r3, #0]
 8102df6:	4a54      	ldr	r2, [pc, #336]	; (8102f48 <HAL_DMA_IRQHandler+0x430>)
 8102df8:	4293      	cmp	r3, r2
 8102dfa:	d004      	beq.n	8102e06 <HAL_DMA_IRQHandler+0x2ee>
 8102dfc:	687b      	ldr	r3, [r7, #4]
 8102dfe:	681b      	ldr	r3, [r3, #0]
 8102e00:	4a52      	ldr	r2, [pc, #328]	; (8102f4c <HAL_DMA_IRQHandler+0x434>)
 8102e02:	4293      	cmp	r3, r2
 8102e04:	d10a      	bne.n	8102e1c <HAL_DMA_IRQHandler+0x304>
 8102e06:	687b      	ldr	r3, [r7, #4]
 8102e08:	681b      	ldr	r3, [r3, #0]
 8102e0a:	695b      	ldr	r3, [r3, #20]
 8102e0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8102e10:	2b00      	cmp	r3, #0
 8102e12:	bf14      	ite	ne
 8102e14:	2301      	movne	r3, #1
 8102e16:	2300      	moveq	r3, #0
 8102e18:	b2db      	uxtb	r3, r3
 8102e1a:	e003      	b.n	8102e24 <HAL_DMA_IRQHandler+0x30c>
 8102e1c:	687b      	ldr	r3, [r7, #4]
 8102e1e:	681b      	ldr	r3, [r3, #0]
 8102e20:	681b      	ldr	r3, [r3, #0]
 8102e22:	2300      	movs	r3, #0
 8102e24:	2b00      	cmp	r3, #0
 8102e26:	d00d      	beq.n	8102e44 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8102e28:	687b      	ldr	r3, [r7, #4]
 8102e2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102e2c:	f003 031f 	and.w	r3, r3, #31
 8102e30:	2201      	movs	r2, #1
 8102e32:	409a      	lsls	r2, r3
 8102e34:	6a3b      	ldr	r3, [r7, #32]
 8102e36:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8102e38:	687b      	ldr	r3, [r7, #4]
 8102e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102e3c:	f043 0202 	orr.w	r2, r3, #2
 8102e40:	687b      	ldr	r3, [r7, #4]
 8102e42:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8102e44:	687b      	ldr	r3, [r7, #4]
 8102e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102e48:	f003 031f 	and.w	r3, r3, #31
 8102e4c:	2204      	movs	r2, #4
 8102e4e:	409a      	lsls	r2, r3
 8102e50:	69bb      	ldr	r3, [r7, #24]
 8102e52:	4013      	ands	r3, r2
 8102e54:	2b00      	cmp	r3, #0
 8102e56:	f000 808f 	beq.w	8102f78 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8102e5a:	687b      	ldr	r3, [r7, #4]
 8102e5c:	681b      	ldr	r3, [r3, #0]
 8102e5e:	4a2c      	ldr	r2, [pc, #176]	; (8102f10 <HAL_DMA_IRQHandler+0x3f8>)
 8102e60:	4293      	cmp	r3, r2
 8102e62:	d04a      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102e64:	687b      	ldr	r3, [r7, #4]
 8102e66:	681b      	ldr	r3, [r3, #0]
 8102e68:	4a2a      	ldr	r2, [pc, #168]	; (8102f14 <HAL_DMA_IRQHandler+0x3fc>)
 8102e6a:	4293      	cmp	r3, r2
 8102e6c:	d045      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102e6e:	687b      	ldr	r3, [r7, #4]
 8102e70:	681b      	ldr	r3, [r3, #0]
 8102e72:	4a29      	ldr	r2, [pc, #164]	; (8102f18 <HAL_DMA_IRQHandler+0x400>)
 8102e74:	4293      	cmp	r3, r2
 8102e76:	d040      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102e78:	687b      	ldr	r3, [r7, #4]
 8102e7a:	681b      	ldr	r3, [r3, #0]
 8102e7c:	4a27      	ldr	r2, [pc, #156]	; (8102f1c <HAL_DMA_IRQHandler+0x404>)
 8102e7e:	4293      	cmp	r3, r2
 8102e80:	d03b      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102e82:	687b      	ldr	r3, [r7, #4]
 8102e84:	681b      	ldr	r3, [r3, #0]
 8102e86:	4a26      	ldr	r2, [pc, #152]	; (8102f20 <HAL_DMA_IRQHandler+0x408>)
 8102e88:	4293      	cmp	r3, r2
 8102e8a:	d036      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102e8c:	687b      	ldr	r3, [r7, #4]
 8102e8e:	681b      	ldr	r3, [r3, #0]
 8102e90:	4a24      	ldr	r2, [pc, #144]	; (8102f24 <HAL_DMA_IRQHandler+0x40c>)
 8102e92:	4293      	cmp	r3, r2
 8102e94:	d031      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102e96:	687b      	ldr	r3, [r7, #4]
 8102e98:	681b      	ldr	r3, [r3, #0]
 8102e9a:	4a23      	ldr	r2, [pc, #140]	; (8102f28 <HAL_DMA_IRQHandler+0x410>)
 8102e9c:	4293      	cmp	r3, r2
 8102e9e:	d02c      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102ea0:	687b      	ldr	r3, [r7, #4]
 8102ea2:	681b      	ldr	r3, [r3, #0]
 8102ea4:	4a21      	ldr	r2, [pc, #132]	; (8102f2c <HAL_DMA_IRQHandler+0x414>)
 8102ea6:	4293      	cmp	r3, r2
 8102ea8:	d027      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102eaa:	687b      	ldr	r3, [r7, #4]
 8102eac:	681b      	ldr	r3, [r3, #0]
 8102eae:	4a20      	ldr	r2, [pc, #128]	; (8102f30 <HAL_DMA_IRQHandler+0x418>)
 8102eb0:	4293      	cmp	r3, r2
 8102eb2:	d022      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102eb4:	687b      	ldr	r3, [r7, #4]
 8102eb6:	681b      	ldr	r3, [r3, #0]
 8102eb8:	4a1e      	ldr	r2, [pc, #120]	; (8102f34 <HAL_DMA_IRQHandler+0x41c>)
 8102eba:	4293      	cmp	r3, r2
 8102ebc:	d01d      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102ebe:	687b      	ldr	r3, [r7, #4]
 8102ec0:	681b      	ldr	r3, [r3, #0]
 8102ec2:	4a1d      	ldr	r2, [pc, #116]	; (8102f38 <HAL_DMA_IRQHandler+0x420>)
 8102ec4:	4293      	cmp	r3, r2
 8102ec6:	d018      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102ec8:	687b      	ldr	r3, [r7, #4]
 8102eca:	681b      	ldr	r3, [r3, #0]
 8102ecc:	4a1b      	ldr	r2, [pc, #108]	; (8102f3c <HAL_DMA_IRQHandler+0x424>)
 8102ece:	4293      	cmp	r3, r2
 8102ed0:	d013      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102ed2:	687b      	ldr	r3, [r7, #4]
 8102ed4:	681b      	ldr	r3, [r3, #0]
 8102ed6:	4a1a      	ldr	r2, [pc, #104]	; (8102f40 <HAL_DMA_IRQHandler+0x428>)
 8102ed8:	4293      	cmp	r3, r2
 8102eda:	d00e      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102edc:	687b      	ldr	r3, [r7, #4]
 8102ede:	681b      	ldr	r3, [r3, #0]
 8102ee0:	4a18      	ldr	r2, [pc, #96]	; (8102f44 <HAL_DMA_IRQHandler+0x42c>)
 8102ee2:	4293      	cmp	r3, r2
 8102ee4:	d009      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102ee6:	687b      	ldr	r3, [r7, #4]
 8102ee8:	681b      	ldr	r3, [r3, #0]
 8102eea:	4a17      	ldr	r2, [pc, #92]	; (8102f48 <HAL_DMA_IRQHandler+0x430>)
 8102eec:	4293      	cmp	r3, r2
 8102eee:	d004      	beq.n	8102efa <HAL_DMA_IRQHandler+0x3e2>
 8102ef0:	687b      	ldr	r3, [r7, #4]
 8102ef2:	681b      	ldr	r3, [r3, #0]
 8102ef4:	4a15      	ldr	r2, [pc, #84]	; (8102f4c <HAL_DMA_IRQHandler+0x434>)
 8102ef6:	4293      	cmp	r3, r2
 8102ef8:	d12a      	bne.n	8102f50 <HAL_DMA_IRQHandler+0x438>
 8102efa:	687b      	ldr	r3, [r7, #4]
 8102efc:	681b      	ldr	r3, [r3, #0]
 8102efe:	681b      	ldr	r3, [r3, #0]
 8102f00:	f003 0302 	and.w	r3, r3, #2
 8102f04:	2b00      	cmp	r3, #0
 8102f06:	bf14      	ite	ne
 8102f08:	2301      	movne	r3, #1
 8102f0a:	2300      	moveq	r3, #0
 8102f0c:	b2db      	uxtb	r3, r3
 8102f0e:	e023      	b.n	8102f58 <HAL_DMA_IRQHandler+0x440>
 8102f10:	40020010 	.word	0x40020010
 8102f14:	40020028 	.word	0x40020028
 8102f18:	40020040 	.word	0x40020040
 8102f1c:	40020058 	.word	0x40020058
 8102f20:	40020070 	.word	0x40020070
 8102f24:	40020088 	.word	0x40020088
 8102f28:	400200a0 	.word	0x400200a0
 8102f2c:	400200b8 	.word	0x400200b8
 8102f30:	40020410 	.word	0x40020410
 8102f34:	40020428 	.word	0x40020428
 8102f38:	40020440 	.word	0x40020440
 8102f3c:	40020458 	.word	0x40020458
 8102f40:	40020470 	.word	0x40020470
 8102f44:	40020488 	.word	0x40020488
 8102f48:	400204a0 	.word	0x400204a0
 8102f4c:	400204b8 	.word	0x400204b8
 8102f50:	687b      	ldr	r3, [r7, #4]
 8102f52:	681b      	ldr	r3, [r3, #0]
 8102f54:	681b      	ldr	r3, [r3, #0]
 8102f56:	2300      	movs	r3, #0
 8102f58:	2b00      	cmp	r3, #0
 8102f5a:	d00d      	beq.n	8102f78 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8102f5c:	687b      	ldr	r3, [r7, #4]
 8102f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102f60:	f003 031f 	and.w	r3, r3, #31
 8102f64:	2204      	movs	r2, #4
 8102f66:	409a      	lsls	r2, r3
 8102f68:	6a3b      	ldr	r3, [r7, #32]
 8102f6a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8102f6c:	687b      	ldr	r3, [r7, #4]
 8102f6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102f70:	f043 0204 	orr.w	r2, r3, #4
 8102f74:	687b      	ldr	r3, [r7, #4]
 8102f76:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8102f78:	687b      	ldr	r3, [r7, #4]
 8102f7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102f7c:	f003 031f 	and.w	r3, r3, #31
 8102f80:	2210      	movs	r2, #16
 8102f82:	409a      	lsls	r2, r3
 8102f84:	69bb      	ldr	r3, [r7, #24]
 8102f86:	4013      	ands	r3, r2
 8102f88:	2b00      	cmp	r3, #0
 8102f8a:	f000 80a6 	beq.w	81030da <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8102f8e:	687b      	ldr	r3, [r7, #4]
 8102f90:	681b      	ldr	r3, [r3, #0]
 8102f92:	4a85      	ldr	r2, [pc, #532]	; (81031a8 <HAL_DMA_IRQHandler+0x690>)
 8102f94:	4293      	cmp	r3, r2
 8102f96:	d04a      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 8102f98:	687b      	ldr	r3, [r7, #4]
 8102f9a:	681b      	ldr	r3, [r3, #0]
 8102f9c:	4a83      	ldr	r2, [pc, #524]	; (81031ac <HAL_DMA_IRQHandler+0x694>)
 8102f9e:	4293      	cmp	r3, r2
 8102fa0:	d045      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 8102fa2:	687b      	ldr	r3, [r7, #4]
 8102fa4:	681b      	ldr	r3, [r3, #0]
 8102fa6:	4a82      	ldr	r2, [pc, #520]	; (81031b0 <HAL_DMA_IRQHandler+0x698>)
 8102fa8:	4293      	cmp	r3, r2
 8102faa:	d040      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 8102fac:	687b      	ldr	r3, [r7, #4]
 8102fae:	681b      	ldr	r3, [r3, #0]
 8102fb0:	4a80      	ldr	r2, [pc, #512]	; (81031b4 <HAL_DMA_IRQHandler+0x69c>)
 8102fb2:	4293      	cmp	r3, r2
 8102fb4:	d03b      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 8102fb6:	687b      	ldr	r3, [r7, #4]
 8102fb8:	681b      	ldr	r3, [r3, #0]
 8102fba:	4a7f      	ldr	r2, [pc, #508]	; (81031b8 <HAL_DMA_IRQHandler+0x6a0>)
 8102fbc:	4293      	cmp	r3, r2
 8102fbe:	d036      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 8102fc0:	687b      	ldr	r3, [r7, #4]
 8102fc2:	681b      	ldr	r3, [r3, #0]
 8102fc4:	4a7d      	ldr	r2, [pc, #500]	; (81031bc <HAL_DMA_IRQHandler+0x6a4>)
 8102fc6:	4293      	cmp	r3, r2
 8102fc8:	d031      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 8102fca:	687b      	ldr	r3, [r7, #4]
 8102fcc:	681b      	ldr	r3, [r3, #0]
 8102fce:	4a7c      	ldr	r2, [pc, #496]	; (81031c0 <HAL_DMA_IRQHandler+0x6a8>)
 8102fd0:	4293      	cmp	r3, r2
 8102fd2:	d02c      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 8102fd4:	687b      	ldr	r3, [r7, #4]
 8102fd6:	681b      	ldr	r3, [r3, #0]
 8102fd8:	4a7a      	ldr	r2, [pc, #488]	; (81031c4 <HAL_DMA_IRQHandler+0x6ac>)
 8102fda:	4293      	cmp	r3, r2
 8102fdc:	d027      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 8102fde:	687b      	ldr	r3, [r7, #4]
 8102fe0:	681b      	ldr	r3, [r3, #0]
 8102fe2:	4a79      	ldr	r2, [pc, #484]	; (81031c8 <HAL_DMA_IRQHandler+0x6b0>)
 8102fe4:	4293      	cmp	r3, r2
 8102fe6:	d022      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 8102fe8:	687b      	ldr	r3, [r7, #4]
 8102fea:	681b      	ldr	r3, [r3, #0]
 8102fec:	4a77      	ldr	r2, [pc, #476]	; (81031cc <HAL_DMA_IRQHandler+0x6b4>)
 8102fee:	4293      	cmp	r3, r2
 8102ff0:	d01d      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 8102ff2:	687b      	ldr	r3, [r7, #4]
 8102ff4:	681b      	ldr	r3, [r3, #0]
 8102ff6:	4a76      	ldr	r2, [pc, #472]	; (81031d0 <HAL_DMA_IRQHandler+0x6b8>)
 8102ff8:	4293      	cmp	r3, r2
 8102ffa:	d018      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 8102ffc:	687b      	ldr	r3, [r7, #4]
 8102ffe:	681b      	ldr	r3, [r3, #0]
 8103000:	4a74      	ldr	r2, [pc, #464]	; (81031d4 <HAL_DMA_IRQHandler+0x6bc>)
 8103002:	4293      	cmp	r3, r2
 8103004:	d013      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 8103006:	687b      	ldr	r3, [r7, #4]
 8103008:	681b      	ldr	r3, [r3, #0]
 810300a:	4a73      	ldr	r2, [pc, #460]	; (81031d8 <HAL_DMA_IRQHandler+0x6c0>)
 810300c:	4293      	cmp	r3, r2
 810300e:	d00e      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 8103010:	687b      	ldr	r3, [r7, #4]
 8103012:	681b      	ldr	r3, [r3, #0]
 8103014:	4a71      	ldr	r2, [pc, #452]	; (81031dc <HAL_DMA_IRQHandler+0x6c4>)
 8103016:	4293      	cmp	r3, r2
 8103018:	d009      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 810301a:	687b      	ldr	r3, [r7, #4]
 810301c:	681b      	ldr	r3, [r3, #0]
 810301e:	4a70      	ldr	r2, [pc, #448]	; (81031e0 <HAL_DMA_IRQHandler+0x6c8>)
 8103020:	4293      	cmp	r3, r2
 8103022:	d004      	beq.n	810302e <HAL_DMA_IRQHandler+0x516>
 8103024:	687b      	ldr	r3, [r7, #4]
 8103026:	681b      	ldr	r3, [r3, #0]
 8103028:	4a6e      	ldr	r2, [pc, #440]	; (81031e4 <HAL_DMA_IRQHandler+0x6cc>)
 810302a:	4293      	cmp	r3, r2
 810302c:	d10a      	bne.n	8103044 <HAL_DMA_IRQHandler+0x52c>
 810302e:	687b      	ldr	r3, [r7, #4]
 8103030:	681b      	ldr	r3, [r3, #0]
 8103032:	681b      	ldr	r3, [r3, #0]
 8103034:	f003 0308 	and.w	r3, r3, #8
 8103038:	2b00      	cmp	r3, #0
 810303a:	bf14      	ite	ne
 810303c:	2301      	movne	r3, #1
 810303e:	2300      	moveq	r3, #0
 8103040:	b2db      	uxtb	r3, r3
 8103042:	e009      	b.n	8103058 <HAL_DMA_IRQHandler+0x540>
 8103044:	687b      	ldr	r3, [r7, #4]
 8103046:	681b      	ldr	r3, [r3, #0]
 8103048:	681b      	ldr	r3, [r3, #0]
 810304a:	f003 0304 	and.w	r3, r3, #4
 810304e:	2b00      	cmp	r3, #0
 8103050:	bf14      	ite	ne
 8103052:	2301      	movne	r3, #1
 8103054:	2300      	moveq	r3, #0
 8103056:	b2db      	uxtb	r3, r3
 8103058:	2b00      	cmp	r3, #0
 810305a:	d03e      	beq.n	81030da <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 810305c:	687b      	ldr	r3, [r7, #4]
 810305e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103060:	f003 031f 	and.w	r3, r3, #31
 8103064:	2210      	movs	r2, #16
 8103066:	409a      	lsls	r2, r3
 8103068:	6a3b      	ldr	r3, [r7, #32]
 810306a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 810306c:	687b      	ldr	r3, [r7, #4]
 810306e:	681b      	ldr	r3, [r3, #0]
 8103070:	681b      	ldr	r3, [r3, #0]
 8103072:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8103076:	2b00      	cmp	r3, #0
 8103078:	d018      	beq.n	81030ac <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 810307a:	687b      	ldr	r3, [r7, #4]
 810307c:	681b      	ldr	r3, [r3, #0]
 810307e:	681b      	ldr	r3, [r3, #0]
 8103080:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8103084:	2b00      	cmp	r3, #0
 8103086:	d108      	bne.n	810309a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8103088:	687b      	ldr	r3, [r7, #4]
 810308a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810308c:	2b00      	cmp	r3, #0
 810308e:	d024      	beq.n	81030da <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8103090:	687b      	ldr	r3, [r7, #4]
 8103092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103094:	6878      	ldr	r0, [r7, #4]
 8103096:	4798      	blx	r3
 8103098:	e01f      	b.n	81030da <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 810309a:	687b      	ldr	r3, [r7, #4]
 810309c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810309e:	2b00      	cmp	r3, #0
 81030a0:	d01b      	beq.n	81030da <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 81030a2:	687b      	ldr	r3, [r7, #4]
 81030a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81030a6:	6878      	ldr	r0, [r7, #4]
 81030a8:	4798      	blx	r3
 81030aa:	e016      	b.n	81030da <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 81030ac:	687b      	ldr	r3, [r7, #4]
 81030ae:	681b      	ldr	r3, [r3, #0]
 81030b0:	681b      	ldr	r3, [r3, #0]
 81030b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81030b6:	2b00      	cmp	r3, #0
 81030b8:	d107      	bne.n	81030ca <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 81030ba:	687b      	ldr	r3, [r7, #4]
 81030bc:	681b      	ldr	r3, [r3, #0]
 81030be:	681a      	ldr	r2, [r3, #0]
 81030c0:	687b      	ldr	r3, [r7, #4]
 81030c2:	681b      	ldr	r3, [r3, #0]
 81030c4:	f022 0208 	bic.w	r2, r2, #8
 81030c8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 81030ca:	687b      	ldr	r3, [r7, #4]
 81030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81030ce:	2b00      	cmp	r3, #0
 81030d0:	d003      	beq.n	81030da <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 81030d2:	687b      	ldr	r3, [r7, #4]
 81030d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81030d6:	6878      	ldr	r0, [r7, #4]
 81030d8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 81030da:	687b      	ldr	r3, [r7, #4]
 81030dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81030de:	f003 031f 	and.w	r3, r3, #31
 81030e2:	2220      	movs	r2, #32
 81030e4:	409a      	lsls	r2, r3
 81030e6:	69bb      	ldr	r3, [r7, #24]
 81030e8:	4013      	ands	r3, r2
 81030ea:	2b00      	cmp	r3, #0
 81030ec:	f000 8110 	beq.w	8103310 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 81030f0:	687b      	ldr	r3, [r7, #4]
 81030f2:	681b      	ldr	r3, [r3, #0]
 81030f4:	4a2c      	ldr	r2, [pc, #176]	; (81031a8 <HAL_DMA_IRQHandler+0x690>)
 81030f6:	4293      	cmp	r3, r2
 81030f8:	d04a      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 81030fa:	687b      	ldr	r3, [r7, #4]
 81030fc:	681b      	ldr	r3, [r3, #0]
 81030fe:	4a2b      	ldr	r2, [pc, #172]	; (81031ac <HAL_DMA_IRQHandler+0x694>)
 8103100:	4293      	cmp	r3, r2
 8103102:	d045      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 8103104:	687b      	ldr	r3, [r7, #4]
 8103106:	681b      	ldr	r3, [r3, #0]
 8103108:	4a29      	ldr	r2, [pc, #164]	; (81031b0 <HAL_DMA_IRQHandler+0x698>)
 810310a:	4293      	cmp	r3, r2
 810310c:	d040      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 810310e:	687b      	ldr	r3, [r7, #4]
 8103110:	681b      	ldr	r3, [r3, #0]
 8103112:	4a28      	ldr	r2, [pc, #160]	; (81031b4 <HAL_DMA_IRQHandler+0x69c>)
 8103114:	4293      	cmp	r3, r2
 8103116:	d03b      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 8103118:	687b      	ldr	r3, [r7, #4]
 810311a:	681b      	ldr	r3, [r3, #0]
 810311c:	4a26      	ldr	r2, [pc, #152]	; (81031b8 <HAL_DMA_IRQHandler+0x6a0>)
 810311e:	4293      	cmp	r3, r2
 8103120:	d036      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 8103122:	687b      	ldr	r3, [r7, #4]
 8103124:	681b      	ldr	r3, [r3, #0]
 8103126:	4a25      	ldr	r2, [pc, #148]	; (81031bc <HAL_DMA_IRQHandler+0x6a4>)
 8103128:	4293      	cmp	r3, r2
 810312a:	d031      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 810312c:	687b      	ldr	r3, [r7, #4]
 810312e:	681b      	ldr	r3, [r3, #0]
 8103130:	4a23      	ldr	r2, [pc, #140]	; (81031c0 <HAL_DMA_IRQHandler+0x6a8>)
 8103132:	4293      	cmp	r3, r2
 8103134:	d02c      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 8103136:	687b      	ldr	r3, [r7, #4]
 8103138:	681b      	ldr	r3, [r3, #0]
 810313a:	4a22      	ldr	r2, [pc, #136]	; (81031c4 <HAL_DMA_IRQHandler+0x6ac>)
 810313c:	4293      	cmp	r3, r2
 810313e:	d027      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 8103140:	687b      	ldr	r3, [r7, #4]
 8103142:	681b      	ldr	r3, [r3, #0]
 8103144:	4a20      	ldr	r2, [pc, #128]	; (81031c8 <HAL_DMA_IRQHandler+0x6b0>)
 8103146:	4293      	cmp	r3, r2
 8103148:	d022      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 810314a:	687b      	ldr	r3, [r7, #4]
 810314c:	681b      	ldr	r3, [r3, #0]
 810314e:	4a1f      	ldr	r2, [pc, #124]	; (81031cc <HAL_DMA_IRQHandler+0x6b4>)
 8103150:	4293      	cmp	r3, r2
 8103152:	d01d      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 8103154:	687b      	ldr	r3, [r7, #4]
 8103156:	681b      	ldr	r3, [r3, #0]
 8103158:	4a1d      	ldr	r2, [pc, #116]	; (81031d0 <HAL_DMA_IRQHandler+0x6b8>)
 810315a:	4293      	cmp	r3, r2
 810315c:	d018      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 810315e:	687b      	ldr	r3, [r7, #4]
 8103160:	681b      	ldr	r3, [r3, #0]
 8103162:	4a1c      	ldr	r2, [pc, #112]	; (81031d4 <HAL_DMA_IRQHandler+0x6bc>)
 8103164:	4293      	cmp	r3, r2
 8103166:	d013      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 8103168:	687b      	ldr	r3, [r7, #4]
 810316a:	681b      	ldr	r3, [r3, #0]
 810316c:	4a1a      	ldr	r2, [pc, #104]	; (81031d8 <HAL_DMA_IRQHandler+0x6c0>)
 810316e:	4293      	cmp	r3, r2
 8103170:	d00e      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 8103172:	687b      	ldr	r3, [r7, #4]
 8103174:	681b      	ldr	r3, [r3, #0]
 8103176:	4a19      	ldr	r2, [pc, #100]	; (81031dc <HAL_DMA_IRQHandler+0x6c4>)
 8103178:	4293      	cmp	r3, r2
 810317a:	d009      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 810317c:	687b      	ldr	r3, [r7, #4]
 810317e:	681b      	ldr	r3, [r3, #0]
 8103180:	4a17      	ldr	r2, [pc, #92]	; (81031e0 <HAL_DMA_IRQHandler+0x6c8>)
 8103182:	4293      	cmp	r3, r2
 8103184:	d004      	beq.n	8103190 <HAL_DMA_IRQHandler+0x678>
 8103186:	687b      	ldr	r3, [r7, #4]
 8103188:	681b      	ldr	r3, [r3, #0]
 810318a:	4a16      	ldr	r2, [pc, #88]	; (81031e4 <HAL_DMA_IRQHandler+0x6cc>)
 810318c:	4293      	cmp	r3, r2
 810318e:	d12b      	bne.n	81031e8 <HAL_DMA_IRQHandler+0x6d0>
 8103190:	687b      	ldr	r3, [r7, #4]
 8103192:	681b      	ldr	r3, [r3, #0]
 8103194:	681b      	ldr	r3, [r3, #0]
 8103196:	f003 0310 	and.w	r3, r3, #16
 810319a:	2b00      	cmp	r3, #0
 810319c:	bf14      	ite	ne
 810319e:	2301      	movne	r3, #1
 81031a0:	2300      	moveq	r3, #0
 81031a2:	b2db      	uxtb	r3, r3
 81031a4:	e02a      	b.n	81031fc <HAL_DMA_IRQHandler+0x6e4>
 81031a6:	bf00      	nop
 81031a8:	40020010 	.word	0x40020010
 81031ac:	40020028 	.word	0x40020028
 81031b0:	40020040 	.word	0x40020040
 81031b4:	40020058 	.word	0x40020058
 81031b8:	40020070 	.word	0x40020070
 81031bc:	40020088 	.word	0x40020088
 81031c0:	400200a0 	.word	0x400200a0
 81031c4:	400200b8 	.word	0x400200b8
 81031c8:	40020410 	.word	0x40020410
 81031cc:	40020428 	.word	0x40020428
 81031d0:	40020440 	.word	0x40020440
 81031d4:	40020458 	.word	0x40020458
 81031d8:	40020470 	.word	0x40020470
 81031dc:	40020488 	.word	0x40020488
 81031e0:	400204a0 	.word	0x400204a0
 81031e4:	400204b8 	.word	0x400204b8
 81031e8:	687b      	ldr	r3, [r7, #4]
 81031ea:	681b      	ldr	r3, [r3, #0]
 81031ec:	681b      	ldr	r3, [r3, #0]
 81031ee:	f003 0302 	and.w	r3, r3, #2
 81031f2:	2b00      	cmp	r3, #0
 81031f4:	bf14      	ite	ne
 81031f6:	2301      	movne	r3, #1
 81031f8:	2300      	moveq	r3, #0
 81031fa:	b2db      	uxtb	r3, r3
 81031fc:	2b00      	cmp	r3, #0
 81031fe:	f000 8087 	beq.w	8103310 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103202:	687b      	ldr	r3, [r7, #4]
 8103204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103206:	f003 031f 	and.w	r3, r3, #31
 810320a:	2220      	movs	r2, #32
 810320c:	409a      	lsls	r2, r3
 810320e:	6a3b      	ldr	r3, [r7, #32]
 8103210:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8103212:	687b      	ldr	r3, [r7, #4]
 8103214:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8103218:	b2db      	uxtb	r3, r3
 810321a:	2b04      	cmp	r3, #4
 810321c:	d139      	bne.n	8103292 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 810321e:	687b      	ldr	r3, [r7, #4]
 8103220:	681b      	ldr	r3, [r3, #0]
 8103222:	681a      	ldr	r2, [r3, #0]
 8103224:	687b      	ldr	r3, [r7, #4]
 8103226:	681b      	ldr	r3, [r3, #0]
 8103228:	f022 0216 	bic.w	r2, r2, #22
 810322c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 810322e:	687b      	ldr	r3, [r7, #4]
 8103230:	681b      	ldr	r3, [r3, #0]
 8103232:	695a      	ldr	r2, [r3, #20]
 8103234:	687b      	ldr	r3, [r7, #4]
 8103236:	681b      	ldr	r3, [r3, #0]
 8103238:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 810323c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 810323e:	687b      	ldr	r3, [r7, #4]
 8103240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103242:	2b00      	cmp	r3, #0
 8103244:	d103      	bne.n	810324e <HAL_DMA_IRQHandler+0x736>
 8103246:	687b      	ldr	r3, [r7, #4]
 8103248:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810324a:	2b00      	cmp	r3, #0
 810324c:	d007      	beq.n	810325e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 810324e:	687b      	ldr	r3, [r7, #4]
 8103250:	681b      	ldr	r3, [r3, #0]
 8103252:	681a      	ldr	r2, [r3, #0]
 8103254:	687b      	ldr	r3, [r7, #4]
 8103256:	681b      	ldr	r3, [r3, #0]
 8103258:	f022 0208 	bic.w	r2, r2, #8
 810325c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 810325e:	687b      	ldr	r3, [r7, #4]
 8103260:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103262:	f003 031f 	and.w	r3, r3, #31
 8103266:	223f      	movs	r2, #63	; 0x3f
 8103268:	409a      	lsls	r2, r3
 810326a:	6a3b      	ldr	r3, [r7, #32]
 810326c:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 810326e:	687b      	ldr	r3, [r7, #4]
 8103270:	2200      	movs	r2, #0
 8103272:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8103276:	687b      	ldr	r3, [r7, #4]
 8103278:	2201      	movs	r2, #1
 810327a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 810327e:	687b      	ldr	r3, [r7, #4]
 8103280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103282:	2b00      	cmp	r3, #0
 8103284:	f000 834a 	beq.w	810391c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8103288:	687b      	ldr	r3, [r7, #4]
 810328a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810328c:	6878      	ldr	r0, [r7, #4]
 810328e:	4798      	blx	r3
          }
          return;
 8103290:	e344      	b.n	810391c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8103292:	687b      	ldr	r3, [r7, #4]
 8103294:	681b      	ldr	r3, [r3, #0]
 8103296:	681b      	ldr	r3, [r3, #0]
 8103298:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 810329c:	2b00      	cmp	r3, #0
 810329e:	d018      	beq.n	81032d2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 81032a0:	687b      	ldr	r3, [r7, #4]
 81032a2:	681b      	ldr	r3, [r3, #0]
 81032a4:	681b      	ldr	r3, [r3, #0]
 81032a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 81032aa:	2b00      	cmp	r3, #0
 81032ac:	d108      	bne.n	81032c0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 81032ae:	687b      	ldr	r3, [r7, #4]
 81032b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81032b2:	2b00      	cmp	r3, #0
 81032b4:	d02c      	beq.n	8103310 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 81032b6:	687b      	ldr	r3, [r7, #4]
 81032b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81032ba:	6878      	ldr	r0, [r7, #4]
 81032bc:	4798      	blx	r3
 81032be:	e027      	b.n	8103310 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 81032c0:	687b      	ldr	r3, [r7, #4]
 81032c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81032c4:	2b00      	cmp	r3, #0
 81032c6:	d023      	beq.n	8103310 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 81032c8:	687b      	ldr	r3, [r7, #4]
 81032ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81032cc:	6878      	ldr	r0, [r7, #4]
 81032ce:	4798      	blx	r3
 81032d0:	e01e      	b.n	8103310 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 81032d2:	687b      	ldr	r3, [r7, #4]
 81032d4:	681b      	ldr	r3, [r3, #0]
 81032d6:	681b      	ldr	r3, [r3, #0]
 81032d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81032dc:	2b00      	cmp	r3, #0
 81032de:	d10f      	bne.n	8103300 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 81032e0:	687b      	ldr	r3, [r7, #4]
 81032e2:	681b      	ldr	r3, [r3, #0]
 81032e4:	681a      	ldr	r2, [r3, #0]
 81032e6:	687b      	ldr	r3, [r7, #4]
 81032e8:	681b      	ldr	r3, [r3, #0]
 81032ea:	f022 0210 	bic.w	r2, r2, #16
 81032ee:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 81032f0:	687b      	ldr	r3, [r7, #4]
 81032f2:	2200      	movs	r2, #0
 81032f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 81032f8:	687b      	ldr	r3, [r7, #4]
 81032fa:	2201      	movs	r2, #1
 81032fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8103300:	687b      	ldr	r3, [r7, #4]
 8103302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103304:	2b00      	cmp	r3, #0
 8103306:	d003      	beq.n	8103310 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8103308:	687b      	ldr	r3, [r7, #4]
 810330a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810330c:	6878      	ldr	r0, [r7, #4]
 810330e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8103310:	687b      	ldr	r3, [r7, #4]
 8103312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103314:	2b00      	cmp	r3, #0
 8103316:	f000 8306 	beq.w	8103926 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 810331a:	687b      	ldr	r3, [r7, #4]
 810331c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810331e:	f003 0301 	and.w	r3, r3, #1
 8103322:	2b00      	cmp	r3, #0
 8103324:	f000 8088 	beq.w	8103438 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8103328:	687b      	ldr	r3, [r7, #4]
 810332a:	2204      	movs	r2, #4
 810332c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8103330:	687b      	ldr	r3, [r7, #4]
 8103332:	681b      	ldr	r3, [r3, #0]
 8103334:	4a7a      	ldr	r2, [pc, #488]	; (8103520 <HAL_DMA_IRQHandler+0xa08>)
 8103336:	4293      	cmp	r3, r2
 8103338:	d04a      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 810333a:	687b      	ldr	r3, [r7, #4]
 810333c:	681b      	ldr	r3, [r3, #0]
 810333e:	4a79      	ldr	r2, [pc, #484]	; (8103524 <HAL_DMA_IRQHandler+0xa0c>)
 8103340:	4293      	cmp	r3, r2
 8103342:	d045      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 8103344:	687b      	ldr	r3, [r7, #4]
 8103346:	681b      	ldr	r3, [r3, #0]
 8103348:	4a77      	ldr	r2, [pc, #476]	; (8103528 <HAL_DMA_IRQHandler+0xa10>)
 810334a:	4293      	cmp	r3, r2
 810334c:	d040      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 810334e:	687b      	ldr	r3, [r7, #4]
 8103350:	681b      	ldr	r3, [r3, #0]
 8103352:	4a76      	ldr	r2, [pc, #472]	; (810352c <HAL_DMA_IRQHandler+0xa14>)
 8103354:	4293      	cmp	r3, r2
 8103356:	d03b      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 8103358:	687b      	ldr	r3, [r7, #4]
 810335a:	681b      	ldr	r3, [r3, #0]
 810335c:	4a74      	ldr	r2, [pc, #464]	; (8103530 <HAL_DMA_IRQHandler+0xa18>)
 810335e:	4293      	cmp	r3, r2
 8103360:	d036      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 8103362:	687b      	ldr	r3, [r7, #4]
 8103364:	681b      	ldr	r3, [r3, #0]
 8103366:	4a73      	ldr	r2, [pc, #460]	; (8103534 <HAL_DMA_IRQHandler+0xa1c>)
 8103368:	4293      	cmp	r3, r2
 810336a:	d031      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 810336c:	687b      	ldr	r3, [r7, #4]
 810336e:	681b      	ldr	r3, [r3, #0]
 8103370:	4a71      	ldr	r2, [pc, #452]	; (8103538 <HAL_DMA_IRQHandler+0xa20>)
 8103372:	4293      	cmp	r3, r2
 8103374:	d02c      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 8103376:	687b      	ldr	r3, [r7, #4]
 8103378:	681b      	ldr	r3, [r3, #0]
 810337a:	4a70      	ldr	r2, [pc, #448]	; (810353c <HAL_DMA_IRQHandler+0xa24>)
 810337c:	4293      	cmp	r3, r2
 810337e:	d027      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 8103380:	687b      	ldr	r3, [r7, #4]
 8103382:	681b      	ldr	r3, [r3, #0]
 8103384:	4a6e      	ldr	r2, [pc, #440]	; (8103540 <HAL_DMA_IRQHandler+0xa28>)
 8103386:	4293      	cmp	r3, r2
 8103388:	d022      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 810338a:	687b      	ldr	r3, [r7, #4]
 810338c:	681b      	ldr	r3, [r3, #0]
 810338e:	4a6d      	ldr	r2, [pc, #436]	; (8103544 <HAL_DMA_IRQHandler+0xa2c>)
 8103390:	4293      	cmp	r3, r2
 8103392:	d01d      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 8103394:	687b      	ldr	r3, [r7, #4]
 8103396:	681b      	ldr	r3, [r3, #0]
 8103398:	4a6b      	ldr	r2, [pc, #428]	; (8103548 <HAL_DMA_IRQHandler+0xa30>)
 810339a:	4293      	cmp	r3, r2
 810339c:	d018      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 810339e:	687b      	ldr	r3, [r7, #4]
 81033a0:	681b      	ldr	r3, [r3, #0]
 81033a2:	4a6a      	ldr	r2, [pc, #424]	; (810354c <HAL_DMA_IRQHandler+0xa34>)
 81033a4:	4293      	cmp	r3, r2
 81033a6:	d013      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 81033a8:	687b      	ldr	r3, [r7, #4]
 81033aa:	681b      	ldr	r3, [r3, #0]
 81033ac:	4a68      	ldr	r2, [pc, #416]	; (8103550 <HAL_DMA_IRQHandler+0xa38>)
 81033ae:	4293      	cmp	r3, r2
 81033b0:	d00e      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 81033b2:	687b      	ldr	r3, [r7, #4]
 81033b4:	681b      	ldr	r3, [r3, #0]
 81033b6:	4a67      	ldr	r2, [pc, #412]	; (8103554 <HAL_DMA_IRQHandler+0xa3c>)
 81033b8:	4293      	cmp	r3, r2
 81033ba:	d009      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 81033bc:	687b      	ldr	r3, [r7, #4]
 81033be:	681b      	ldr	r3, [r3, #0]
 81033c0:	4a65      	ldr	r2, [pc, #404]	; (8103558 <HAL_DMA_IRQHandler+0xa40>)
 81033c2:	4293      	cmp	r3, r2
 81033c4:	d004      	beq.n	81033d0 <HAL_DMA_IRQHandler+0x8b8>
 81033c6:	687b      	ldr	r3, [r7, #4]
 81033c8:	681b      	ldr	r3, [r3, #0]
 81033ca:	4a64      	ldr	r2, [pc, #400]	; (810355c <HAL_DMA_IRQHandler+0xa44>)
 81033cc:	4293      	cmp	r3, r2
 81033ce:	d108      	bne.n	81033e2 <HAL_DMA_IRQHandler+0x8ca>
 81033d0:	687b      	ldr	r3, [r7, #4]
 81033d2:	681b      	ldr	r3, [r3, #0]
 81033d4:	681a      	ldr	r2, [r3, #0]
 81033d6:	687b      	ldr	r3, [r7, #4]
 81033d8:	681b      	ldr	r3, [r3, #0]
 81033da:	f022 0201 	bic.w	r2, r2, #1
 81033de:	601a      	str	r2, [r3, #0]
 81033e0:	e007      	b.n	81033f2 <HAL_DMA_IRQHandler+0x8da>
 81033e2:	687b      	ldr	r3, [r7, #4]
 81033e4:	681b      	ldr	r3, [r3, #0]
 81033e6:	681a      	ldr	r2, [r3, #0]
 81033e8:	687b      	ldr	r3, [r7, #4]
 81033ea:	681b      	ldr	r3, [r3, #0]
 81033ec:	f022 0201 	bic.w	r2, r2, #1
 81033f0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 81033f2:	68fb      	ldr	r3, [r7, #12]
 81033f4:	3301      	adds	r3, #1
 81033f6:	60fb      	str	r3, [r7, #12]
 81033f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 81033fa:	429a      	cmp	r2, r3
 81033fc:	d307      	bcc.n	810340e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 81033fe:	687b      	ldr	r3, [r7, #4]
 8103400:	681b      	ldr	r3, [r3, #0]
 8103402:	681b      	ldr	r3, [r3, #0]
 8103404:	f003 0301 	and.w	r3, r3, #1
 8103408:	2b00      	cmp	r3, #0
 810340a:	d1f2      	bne.n	81033f2 <HAL_DMA_IRQHandler+0x8da>
 810340c:	e000      	b.n	8103410 <HAL_DMA_IRQHandler+0x8f8>
            break;
 810340e:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8103410:	687b      	ldr	r3, [r7, #4]
 8103412:	2200      	movs	r2, #0
 8103414:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8103418:	687b      	ldr	r3, [r7, #4]
 810341a:	681b      	ldr	r3, [r3, #0]
 810341c:	681b      	ldr	r3, [r3, #0]
 810341e:	f003 0301 	and.w	r3, r3, #1
 8103422:	2b00      	cmp	r3, #0
 8103424:	d004      	beq.n	8103430 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8103426:	687b      	ldr	r3, [r7, #4]
 8103428:	2203      	movs	r2, #3
 810342a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 810342e:	e003      	b.n	8103438 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8103430:	687b      	ldr	r3, [r7, #4]
 8103432:	2201      	movs	r2, #1
 8103434:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8103438:	687b      	ldr	r3, [r7, #4]
 810343a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810343c:	2b00      	cmp	r3, #0
 810343e:	f000 8272 	beq.w	8103926 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8103442:	687b      	ldr	r3, [r7, #4]
 8103444:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103446:	6878      	ldr	r0, [r7, #4]
 8103448:	4798      	blx	r3
 810344a:	e26c      	b.n	8103926 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 810344c:	687b      	ldr	r3, [r7, #4]
 810344e:	681b      	ldr	r3, [r3, #0]
 8103450:	4a43      	ldr	r2, [pc, #268]	; (8103560 <HAL_DMA_IRQHandler+0xa48>)
 8103452:	4293      	cmp	r3, r2
 8103454:	d022      	beq.n	810349c <HAL_DMA_IRQHandler+0x984>
 8103456:	687b      	ldr	r3, [r7, #4]
 8103458:	681b      	ldr	r3, [r3, #0]
 810345a:	4a42      	ldr	r2, [pc, #264]	; (8103564 <HAL_DMA_IRQHandler+0xa4c>)
 810345c:	4293      	cmp	r3, r2
 810345e:	d01d      	beq.n	810349c <HAL_DMA_IRQHandler+0x984>
 8103460:	687b      	ldr	r3, [r7, #4]
 8103462:	681b      	ldr	r3, [r3, #0]
 8103464:	4a40      	ldr	r2, [pc, #256]	; (8103568 <HAL_DMA_IRQHandler+0xa50>)
 8103466:	4293      	cmp	r3, r2
 8103468:	d018      	beq.n	810349c <HAL_DMA_IRQHandler+0x984>
 810346a:	687b      	ldr	r3, [r7, #4]
 810346c:	681b      	ldr	r3, [r3, #0]
 810346e:	4a3f      	ldr	r2, [pc, #252]	; (810356c <HAL_DMA_IRQHandler+0xa54>)
 8103470:	4293      	cmp	r3, r2
 8103472:	d013      	beq.n	810349c <HAL_DMA_IRQHandler+0x984>
 8103474:	687b      	ldr	r3, [r7, #4]
 8103476:	681b      	ldr	r3, [r3, #0]
 8103478:	4a3d      	ldr	r2, [pc, #244]	; (8103570 <HAL_DMA_IRQHandler+0xa58>)
 810347a:	4293      	cmp	r3, r2
 810347c:	d00e      	beq.n	810349c <HAL_DMA_IRQHandler+0x984>
 810347e:	687b      	ldr	r3, [r7, #4]
 8103480:	681b      	ldr	r3, [r3, #0]
 8103482:	4a3c      	ldr	r2, [pc, #240]	; (8103574 <HAL_DMA_IRQHandler+0xa5c>)
 8103484:	4293      	cmp	r3, r2
 8103486:	d009      	beq.n	810349c <HAL_DMA_IRQHandler+0x984>
 8103488:	687b      	ldr	r3, [r7, #4]
 810348a:	681b      	ldr	r3, [r3, #0]
 810348c:	4a3a      	ldr	r2, [pc, #232]	; (8103578 <HAL_DMA_IRQHandler+0xa60>)
 810348e:	4293      	cmp	r3, r2
 8103490:	d004      	beq.n	810349c <HAL_DMA_IRQHandler+0x984>
 8103492:	687b      	ldr	r3, [r7, #4]
 8103494:	681b      	ldr	r3, [r3, #0]
 8103496:	4a39      	ldr	r2, [pc, #228]	; (810357c <HAL_DMA_IRQHandler+0xa64>)
 8103498:	4293      	cmp	r3, r2
 810349a:	d101      	bne.n	81034a0 <HAL_DMA_IRQHandler+0x988>
 810349c:	2301      	movs	r3, #1
 810349e:	e000      	b.n	81034a2 <HAL_DMA_IRQHandler+0x98a>
 81034a0:	2300      	movs	r3, #0
 81034a2:	2b00      	cmp	r3, #0
 81034a4:	f000 823f 	beq.w	8103926 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 81034a8:	687b      	ldr	r3, [r7, #4]
 81034aa:	681b      	ldr	r3, [r3, #0]
 81034ac:	681b      	ldr	r3, [r3, #0]
 81034ae:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 81034b0:	687b      	ldr	r3, [r7, #4]
 81034b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81034b4:	f003 031f 	and.w	r3, r3, #31
 81034b8:	2204      	movs	r2, #4
 81034ba:	409a      	lsls	r2, r3
 81034bc:	697b      	ldr	r3, [r7, #20]
 81034be:	4013      	ands	r3, r2
 81034c0:	2b00      	cmp	r3, #0
 81034c2:	f000 80cd 	beq.w	8103660 <HAL_DMA_IRQHandler+0xb48>
 81034c6:	693b      	ldr	r3, [r7, #16]
 81034c8:	f003 0304 	and.w	r3, r3, #4
 81034cc:	2b00      	cmp	r3, #0
 81034ce:	f000 80c7 	beq.w	8103660 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 81034d2:	687b      	ldr	r3, [r7, #4]
 81034d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81034d6:	f003 031f 	and.w	r3, r3, #31
 81034da:	2204      	movs	r2, #4
 81034dc:	409a      	lsls	r2, r3
 81034de:	69fb      	ldr	r3, [r7, #28]
 81034e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81034e2:	693b      	ldr	r3, [r7, #16]
 81034e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 81034e8:	2b00      	cmp	r3, #0
 81034ea:	d049      	beq.n	8103580 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 81034ec:	693b      	ldr	r3, [r7, #16]
 81034ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81034f2:	2b00      	cmp	r3, #0
 81034f4:	d109      	bne.n	810350a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 81034f6:	687b      	ldr	r3, [r7, #4]
 81034f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81034fa:	2b00      	cmp	r3, #0
 81034fc:	f000 8210 	beq.w	8103920 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8103500:	687b      	ldr	r3, [r7, #4]
 8103502:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103504:	6878      	ldr	r0, [r7, #4]
 8103506:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103508:	e20a      	b.n	8103920 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 810350a:	687b      	ldr	r3, [r7, #4]
 810350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810350e:	2b00      	cmp	r3, #0
 8103510:	f000 8206 	beq.w	8103920 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8103514:	687b      	ldr	r3, [r7, #4]
 8103516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103518:	6878      	ldr	r0, [r7, #4]
 810351a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810351c:	e200      	b.n	8103920 <HAL_DMA_IRQHandler+0xe08>
 810351e:	bf00      	nop
 8103520:	40020010 	.word	0x40020010
 8103524:	40020028 	.word	0x40020028
 8103528:	40020040 	.word	0x40020040
 810352c:	40020058 	.word	0x40020058
 8103530:	40020070 	.word	0x40020070
 8103534:	40020088 	.word	0x40020088
 8103538:	400200a0 	.word	0x400200a0
 810353c:	400200b8 	.word	0x400200b8
 8103540:	40020410 	.word	0x40020410
 8103544:	40020428 	.word	0x40020428
 8103548:	40020440 	.word	0x40020440
 810354c:	40020458 	.word	0x40020458
 8103550:	40020470 	.word	0x40020470
 8103554:	40020488 	.word	0x40020488
 8103558:	400204a0 	.word	0x400204a0
 810355c:	400204b8 	.word	0x400204b8
 8103560:	58025408 	.word	0x58025408
 8103564:	5802541c 	.word	0x5802541c
 8103568:	58025430 	.word	0x58025430
 810356c:	58025444 	.word	0x58025444
 8103570:	58025458 	.word	0x58025458
 8103574:	5802546c 	.word	0x5802546c
 8103578:	58025480 	.word	0x58025480
 810357c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8103580:	693b      	ldr	r3, [r7, #16]
 8103582:	f003 0320 	and.w	r3, r3, #32
 8103586:	2b00      	cmp	r3, #0
 8103588:	d160      	bne.n	810364c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 810358a:	687b      	ldr	r3, [r7, #4]
 810358c:	681b      	ldr	r3, [r3, #0]
 810358e:	4a8c      	ldr	r2, [pc, #560]	; (81037c0 <HAL_DMA_IRQHandler+0xca8>)
 8103590:	4293      	cmp	r3, r2
 8103592:	d04a      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 8103594:	687b      	ldr	r3, [r7, #4]
 8103596:	681b      	ldr	r3, [r3, #0]
 8103598:	4a8a      	ldr	r2, [pc, #552]	; (81037c4 <HAL_DMA_IRQHandler+0xcac>)
 810359a:	4293      	cmp	r3, r2
 810359c:	d045      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 810359e:	687b      	ldr	r3, [r7, #4]
 81035a0:	681b      	ldr	r3, [r3, #0]
 81035a2:	4a89      	ldr	r2, [pc, #548]	; (81037c8 <HAL_DMA_IRQHandler+0xcb0>)
 81035a4:	4293      	cmp	r3, r2
 81035a6:	d040      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 81035a8:	687b      	ldr	r3, [r7, #4]
 81035aa:	681b      	ldr	r3, [r3, #0]
 81035ac:	4a87      	ldr	r2, [pc, #540]	; (81037cc <HAL_DMA_IRQHandler+0xcb4>)
 81035ae:	4293      	cmp	r3, r2
 81035b0:	d03b      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 81035b2:	687b      	ldr	r3, [r7, #4]
 81035b4:	681b      	ldr	r3, [r3, #0]
 81035b6:	4a86      	ldr	r2, [pc, #536]	; (81037d0 <HAL_DMA_IRQHandler+0xcb8>)
 81035b8:	4293      	cmp	r3, r2
 81035ba:	d036      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 81035bc:	687b      	ldr	r3, [r7, #4]
 81035be:	681b      	ldr	r3, [r3, #0]
 81035c0:	4a84      	ldr	r2, [pc, #528]	; (81037d4 <HAL_DMA_IRQHandler+0xcbc>)
 81035c2:	4293      	cmp	r3, r2
 81035c4:	d031      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 81035c6:	687b      	ldr	r3, [r7, #4]
 81035c8:	681b      	ldr	r3, [r3, #0]
 81035ca:	4a83      	ldr	r2, [pc, #524]	; (81037d8 <HAL_DMA_IRQHandler+0xcc0>)
 81035cc:	4293      	cmp	r3, r2
 81035ce:	d02c      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 81035d0:	687b      	ldr	r3, [r7, #4]
 81035d2:	681b      	ldr	r3, [r3, #0]
 81035d4:	4a81      	ldr	r2, [pc, #516]	; (81037dc <HAL_DMA_IRQHandler+0xcc4>)
 81035d6:	4293      	cmp	r3, r2
 81035d8:	d027      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 81035da:	687b      	ldr	r3, [r7, #4]
 81035dc:	681b      	ldr	r3, [r3, #0]
 81035de:	4a80      	ldr	r2, [pc, #512]	; (81037e0 <HAL_DMA_IRQHandler+0xcc8>)
 81035e0:	4293      	cmp	r3, r2
 81035e2:	d022      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 81035e4:	687b      	ldr	r3, [r7, #4]
 81035e6:	681b      	ldr	r3, [r3, #0]
 81035e8:	4a7e      	ldr	r2, [pc, #504]	; (81037e4 <HAL_DMA_IRQHandler+0xccc>)
 81035ea:	4293      	cmp	r3, r2
 81035ec:	d01d      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 81035ee:	687b      	ldr	r3, [r7, #4]
 81035f0:	681b      	ldr	r3, [r3, #0]
 81035f2:	4a7d      	ldr	r2, [pc, #500]	; (81037e8 <HAL_DMA_IRQHandler+0xcd0>)
 81035f4:	4293      	cmp	r3, r2
 81035f6:	d018      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 81035f8:	687b      	ldr	r3, [r7, #4]
 81035fa:	681b      	ldr	r3, [r3, #0]
 81035fc:	4a7b      	ldr	r2, [pc, #492]	; (81037ec <HAL_DMA_IRQHandler+0xcd4>)
 81035fe:	4293      	cmp	r3, r2
 8103600:	d013      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 8103602:	687b      	ldr	r3, [r7, #4]
 8103604:	681b      	ldr	r3, [r3, #0]
 8103606:	4a7a      	ldr	r2, [pc, #488]	; (81037f0 <HAL_DMA_IRQHandler+0xcd8>)
 8103608:	4293      	cmp	r3, r2
 810360a:	d00e      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 810360c:	687b      	ldr	r3, [r7, #4]
 810360e:	681b      	ldr	r3, [r3, #0]
 8103610:	4a78      	ldr	r2, [pc, #480]	; (81037f4 <HAL_DMA_IRQHandler+0xcdc>)
 8103612:	4293      	cmp	r3, r2
 8103614:	d009      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 8103616:	687b      	ldr	r3, [r7, #4]
 8103618:	681b      	ldr	r3, [r3, #0]
 810361a:	4a77      	ldr	r2, [pc, #476]	; (81037f8 <HAL_DMA_IRQHandler+0xce0>)
 810361c:	4293      	cmp	r3, r2
 810361e:	d004      	beq.n	810362a <HAL_DMA_IRQHandler+0xb12>
 8103620:	687b      	ldr	r3, [r7, #4]
 8103622:	681b      	ldr	r3, [r3, #0]
 8103624:	4a75      	ldr	r2, [pc, #468]	; (81037fc <HAL_DMA_IRQHandler+0xce4>)
 8103626:	4293      	cmp	r3, r2
 8103628:	d108      	bne.n	810363c <HAL_DMA_IRQHandler+0xb24>
 810362a:	687b      	ldr	r3, [r7, #4]
 810362c:	681b      	ldr	r3, [r3, #0]
 810362e:	681a      	ldr	r2, [r3, #0]
 8103630:	687b      	ldr	r3, [r7, #4]
 8103632:	681b      	ldr	r3, [r3, #0]
 8103634:	f022 0208 	bic.w	r2, r2, #8
 8103638:	601a      	str	r2, [r3, #0]
 810363a:	e007      	b.n	810364c <HAL_DMA_IRQHandler+0xb34>
 810363c:	687b      	ldr	r3, [r7, #4]
 810363e:	681b      	ldr	r3, [r3, #0]
 8103640:	681a      	ldr	r2, [r3, #0]
 8103642:	687b      	ldr	r3, [r7, #4]
 8103644:	681b      	ldr	r3, [r3, #0]
 8103646:	f022 0204 	bic.w	r2, r2, #4
 810364a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 810364c:	687b      	ldr	r3, [r7, #4]
 810364e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103650:	2b00      	cmp	r3, #0
 8103652:	f000 8165 	beq.w	8103920 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8103656:	687b      	ldr	r3, [r7, #4]
 8103658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810365a:	6878      	ldr	r0, [r7, #4]
 810365c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810365e:	e15f      	b.n	8103920 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8103660:	687b      	ldr	r3, [r7, #4]
 8103662:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103664:	f003 031f 	and.w	r3, r3, #31
 8103668:	2202      	movs	r2, #2
 810366a:	409a      	lsls	r2, r3
 810366c:	697b      	ldr	r3, [r7, #20]
 810366e:	4013      	ands	r3, r2
 8103670:	2b00      	cmp	r3, #0
 8103672:	f000 80c5 	beq.w	8103800 <HAL_DMA_IRQHandler+0xce8>
 8103676:	693b      	ldr	r3, [r7, #16]
 8103678:	f003 0302 	and.w	r3, r3, #2
 810367c:	2b00      	cmp	r3, #0
 810367e:	f000 80bf 	beq.w	8103800 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8103682:	687b      	ldr	r3, [r7, #4]
 8103684:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103686:	f003 031f 	and.w	r3, r3, #31
 810368a:	2202      	movs	r2, #2
 810368c:	409a      	lsls	r2, r3
 810368e:	69fb      	ldr	r3, [r7, #28]
 8103690:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103692:	693b      	ldr	r3, [r7, #16]
 8103694:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103698:	2b00      	cmp	r3, #0
 810369a:	d018      	beq.n	81036ce <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 810369c:	693b      	ldr	r3, [r7, #16]
 810369e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81036a2:	2b00      	cmp	r3, #0
 81036a4:	d109      	bne.n	81036ba <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 81036a6:	687b      	ldr	r3, [r7, #4]
 81036a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81036aa:	2b00      	cmp	r3, #0
 81036ac:	f000 813a 	beq.w	8103924 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 81036b0:	687b      	ldr	r3, [r7, #4]
 81036b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81036b4:	6878      	ldr	r0, [r7, #4]
 81036b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81036b8:	e134      	b.n	8103924 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 81036ba:	687b      	ldr	r3, [r7, #4]
 81036bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81036be:	2b00      	cmp	r3, #0
 81036c0:	f000 8130 	beq.w	8103924 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 81036c4:	687b      	ldr	r3, [r7, #4]
 81036c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81036c8:	6878      	ldr	r0, [r7, #4]
 81036ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81036cc:	e12a      	b.n	8103924 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 81036ce:	693b      	ldr	r3, [r7, #16]
 81036d0:	f003 0320 	and.w	r3, r3, #32
 81036d4:	2b00      	cmp	r3, #0
 81036d6:	d168      	bne.n	81037aa <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 81036d8:	687b      	ldr	r3, [r7, #4]
 81036da:	681b      	ldr	r3, [r3, #0]
 81036dc:	4a38      	ldr	r2, [pc, #224]	; (81037c0 <HAL_DMA_IRQHandler+0xca8>)
 81036de:	4293      	cmp	r3, r2
 81036e0:	d04a      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 81036e2:	687b      	ldr	r3, [r7, #4]
 81036e4:	681b      	ldr	r3, [r3, #0]
 81036e6:	4a37      	ldr	r2, [pc, #220]	; (81037c4 <HAL_DMA_IRQHandler+0xcac>)
 81036e8:	4293      	cmp	r3, r2
 81036ea:	d045      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 81036ec:	687b      	ldr	r3, [r7, #4]
 81036ee:	681b      	ldr	r3, [r3, #0]
 81036f0:	4a35      	ldr	r2, [pc, #212]	; (81037c8 <HAL_DMA_IRQHandler+0xcb0>)
 81036f2:	4293      	cmp	r3, r2
 81036f4:	d040      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 81036f6:	687b      	ldr	r3, [r7, #4]
 81036f8:	681b      	ldr	r3, [r3, #0]
 81036fa:	4a34      	ldr	r2, [pc, #208]	; (81037cc <HAL_DMA_IRQHandler+0xcb4>)
 81036fc:	4293      	cmp	r3, r2
 81036fe:	d03b      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 8103700:	687b      	ldr	r3, [r7, #4]
 8103702:	681b      	ldr	r3, [r3, #0]
 8103704:	4a32      	ldr	r2, [pc, #200]	; (81037d0 <HAL_DMA_IRQHandler+0xcb8>)
 8103706:	4293      	cmp	r3, r2
 8103708:	d036      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 810370a:	687b      	ldr	r3, [r7, #4]
 810370c:	681b      	ldr	r3, [r3, #0]
 810370e:	4a31      	ldr	r2, [pc, #196]	; (81037d4 <HAL_DMA_IRQHandler+0xcbc>)
 8103710:	4293      	cmp	r3, r2
 8103712:	d031      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 8103714:	687b      	ldr	r3, [r7, #4]
 8103716:	681b      	ldr	r3, [r3, #0]
 8103718:	4a2f      	ldr	r2, [pc, #188]	; (81037d8 <HAL_DMA_IRQHandler+0xcc0>)
 810371a:	4293      	cmp	r3, r2
 810371c:	d02c      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 810371e:	687b      	ldr	r3, [r7, #4]
 8103720:	681b      	ldr	r3, [r3, #0]
 8103722:	4a2e      	ldr	r2, [pc, #184]	; (81037dc <HAL_DMA_IRQHandler+0xcc4>)
 8103724:	4293      	cmp	r3, r2
 8103726:	d027      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 8103728:	687b      	ldr	r3, [r7, #4]
 810372a:	681b      	ldr	r3, [r3, #0]
 810372c:	4a2c      	ldr	r2, [pc, #176]	; (81037e0 <HAL_DMA_IRQHandler+0xcc8>)
 810372e:	4293      	cmp	r3, r2
 8103730:	d022      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 8103732:	687b      	ldr	r3, [r7, #4]
 8103734:	681b      	ldr	r3, [r3, #0]
 8103736:	4a2b      	ldr	r2, [pc, #172]	; (81037e4 <HAL_DMA_IRQHandler+0xccc>)
 8103738:	4293      	cmp	r3, r2
 810373a:	d01d      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 810373c:	687b      	ldr	r3, [r7, #4]
 810373e:	681b      	ldr	r3, [r3, #0]
 8103740:	4a29      	ldr	r2, [pc, #164]	; (81037e8 <HAL_DMA_IRQHandler+0xcd0>)
 8103742:	4293      	cmp	r3, r2
 8103744:	d018      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 8103746:	687b      	ldr	r3, [r7, #4]
 8103748:	681b      	ldr	r3, [r3, #0]
 810374a:	4a28      	ldr	r2, [pc, #160]	; (81037ec <HAL_DMA_IRQHandler+0xcd4>)
 810374c:	4293      	cmp	r3, r2
 810374e:	d013      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 8103750:	687b      	ldr	r3, [r7, #4]
 8103752:	681b      	ldr	r3, [r3, #0]
 8103754:	4a26      	ldr	r2, [pc, #152]	; (81037f0 <HAL_DMA_IRQHandler+0xcd8>)
 8103756:	4293      	cmp	r3, r2
 8103758:	d00e      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 810375a:	687b      	ldr	r3, [r7, #4]
 810375c:	681b      	ldr	r3, [r3, #0]
 810375e:	4a25      	ldr	r2, [pc, #148]	; (81037f4 <HAL_DMA_IRQHandler+0xcdc>)
 8103760:	4293      	cmp	r3, r2
 8103762:	d009      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 8103764:	687b      	ldr	r3, [r7, #4]
 8103766:	681b      	ldr	r3, [r3, #0]
 8103768:	4a23      	ldr	r2, [pc, #140]	; (81037f8 <HAL_DMA_IRQHandler+0xce0>)
 810376a:	4293      	cmp	r3, r2
 810376c:	d004      	beq.n	8103778 <HAL_DMA_IRQHandler+0xc60>
 810376e:	687b      	ldr	r3, [r7, #4]
 8103770:	681b      	ldr	r3, [r3, #0]
 8103772:	4a22      	ldr	r2, [pc, #136]	; (81037fc <HAL_DMA_IRQHandler+0xce4>)
 8103774:	4293      	cmp	r3, r2
 8103776:	d108      	bne.n	810378a <HAL_DMA_IRQHandler+0xc72>
 8103778:	687b      	ldr	r3, [r7, #4]
 810377a:	681b      	ldr	r3, [r3, #0]
 810377c:	681a      	ldr	r2, [r3, #0]
 810377e:	687b      	ldr	r3, [r7, #4]
 8103780:	681b      	ldr	r3, [r3, #0]
 8103782:	f022 0214 	bic.w	r2, r2, #20
 8103786:	601a      	str	r2, [r3, #0]
 8103788:	e007      	b.n	810379a <HAL_DMA_IRQHandler+0xc82>
 810378a:	687b      	ldr	r3, [r7, #4]
 810378c:	681b      	ldr	r3, [r3, #0]
 810378e:	681a      	ldr	r2, [r3, #0]
 8103790:	687b      	ldr	r3, [r7, #4]
 8103792:	681b      	ldr	r3, [r3, #0]
 8103794:	f022 020a 	bic.w	r2, r2, #10
 8103798:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 810379a:	687b      	ldr	r3, [r7, #4]
 810379c:	2200      	movs	r2, #0
 810379e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 81037a2:	687b      	ldr	r3, [r7, #4]
 81037a4:	2201      	movs	r2, #1
 81037a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 81037aa:	687b      	ldr	r3, [r7, #4]
 81037ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81037ae:	2b00      	cmp	r3, #0
 81037b0:	f000 80b8 	beq.w	8103924 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 81037b4:	687b      	ldr	r3, [r7, #4]
 81037b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81037b8:	6878      	ldr	r0, [r7, #4]
 81037ba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81037bc:	e0b2      	b.n	8103924 <HAL_DMA_IRQHandler+0xe0c>
 81037be:	bf00      	nop
 81037c0:	40020010 	.word	0x40020010
 81037c4:	40020028 	.word	0x40020028
 81037c8:	40020040 	.word	0x40020040
 81037cc:	40020058 	.word	0x40020058
 81037d0:	40020070 	.word	0x40020070
 81037d4:	40020088 	.word	0x40020088
 81037d8:	400200a0 	.word	0x400200a0
 81037dc:	400200b8 	.word	0x400200b8
 81037e0:	40020410 	.word	0x40020410
 81037e4:	40020428 	.word	0x40020428
 81037e8:	40020440 	.word	0x40020440
 81037ec:	40020458 	.word	0x40020458
 81037f0:	40020470 	.word	0x40020470
 81037f4:	40020488 	.word	0x40020488
 81037f8:	400204a0 	.word	0x400204a0
 81037fc:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8103800:	687b      	ldr	r3, [r7, #4]
 8103802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103804:	f003 031f 	and.w	r3, r3, #31
 8103808:	2208      	movs	r2, #8
 810380a:	409a      	lsls	r2, r3
 810380c:	697b      	ldr	r3, [r7, #20]
 810380e:	4013      	ands	r3, r2
 8103810:	2b00      	cmp	r3, #0
 8103812:	f000 8088 	beq.w	8103926 <HAL_DMA_IRQHandler+0xe0e>
 8103816:	693b      	ldr	r3, [r7, #16]
 8103818:	f003 0308 	and.w	r3, r3, #8
 810381c:	2b00      	cmp	r3, #0
 810381e:	f000 8082 	beq.w	8103926 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8103822:	687b      	ldr	r3, [r7, #4]
 8103824:	681b      	ldr	r3, [r3, #0]
 8103826:	4a41      	ldr	r2, [pc, #260]	; (810392c <HAL_DMA_IRQHandler+0xe14>)
 8103828:	4293      	cmp	r3, r2
 810382a:	d04a      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 810382c:	687b      	ldr	r3, [r7, #4]
 810382e:	681b      	ldr	r3, [r3, #0]
 8103830:	4a3f      	ldr	r2, [pc, #252]	; (8103930 <HAL_DMA_IRQHandler+0xe18>)
 8103832:	4293      	cmp	r3, r2
 8103834:	d045      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 8103836:	687b      	ldr	r3, [r7, #4]
 8103838:	681b      	ldr	r3, [r3, #0]
 810383a:	4a3e      	ldr	r2, [pc, #248]	; (8103934 <HAL_DMA_IRQHandler+0xe1c>)
 810383c:	4293      	cmp	r3, r2
 810383e:	d040      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 8103840:	687b      	ldr	r3, [r7, #4]
 8103842:	681b      	ldr	r3, [r3, #0]
 8103844:	4a3c      	ldr	r2, [pc, #240]	; (8103938 <HAL_DMA_IRQHandler+0xe20>)
 8103846:	4293      	cmp	r3, r2
 8103848:	d03b      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 810384a:	687b      	ldr	r3, [r7, #4]
 810384c:	681b      	ldr	r3, [r3, #0]
 810384e:	4a3b      	ldr	r2, [pc, #236]	; (810393c <HAL_DMA_IRQHandler+0xe24>)
 8103850:	4293      	cmp	r3, r2
 8103852:	d036      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 8103854:	687b      	ldr	r3, [r7, #4]
 8103856:	681b      	ldr	r3, [r3, #0]
 8103858:	4a39      	ldr	r2, [pc, #228]	; (8103940 <HAL_DMA_IRQHandler+0xe28>)
 810385a:	4293      	cmp	r3, r2
 810385c:	d031      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 810385e:	687b      	ldr	r3, [r7, #4]
 8103860:	681b      	ldr	r3, [r3, #0]
 8103862:	4a38      	ldr	r2, [pc, #224]	; (8103944 <HAL_DMA_IRQHandler+0xe2c>)
 8103864:	4293      	cmp	r3, r2
 8103866:	d02c      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 8103868:	687b      	ldr	r3, [r7, #4]
 810386a:	681b      	ldr	r3, [r3, #0]
 810386c:	4a36      	ldr	r2, [pc, #216]	; (8103948 <HAL_DMA_IRQHandler+0xe30>)
 810386e:	4293      	cmp	r3, r2
 8103870:	d027      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 8103872:	687b      	ldr	r3, [r7, #4]
 8103874:	681b      	ldr	r3, [r3, #0]
 8103876:	4a35      	ldr	r2, [pc, #212]	; (810394c <HAL_DMA_IRQHandler+0xe34>)
 8103878:	4293      	cmp	r3, r2
 810387a:	d022      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 810387c:	687b      	ldr	r3, [r7, #4]
 810387e:	681b      	ldr	r3, [r3, #0]
 8103880:	4a33      	ldr	r2, [pc, #204]	; (8103950 <HAL_DMA_IRQHandler+0xe38>)
 8103882:	4293      	cmp	r3, r2
 8103884:	d01d      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 8103886:	687b      	ldr	r3, [r7, #4]
 8103888:	681b      	ldr	r3, [r3, #0]
 810388a:	4a32      	ldr	r2, [pc, #200]	; (8103954 <HAL_DMA_IRQHandler+0xe3c>)
 810388c:	4293      	cmp	r3, r2
 810388e:	d018      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 8103890:	687b      	ldr	r3, [r7, #4]
 8103892:	681b      	ldr	r3, [r3, #0]
 8103894:	4a30      	ldr	r2, [pc, #192]	; (8103958 <HAL_DMA_IRQHandler+0xe40>)
 8103896:	4293      	cmp	r3, r2
 8103898:	d013      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 810389a:	687b      	ldr	r3, [r7, #4]
 810389c:	681b      	ldr	r3, [r3, #0]
 810389e:	4a2f      	ldr	r2, [pc, #188]	; (810395c <HAL_DMA_IRQHandler+0xe44>)
 81038a0:	4293      	cmp	r3, r2
 81038a2:	d00e      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 81038a4:	687b      	ldr	r3, [r7, #4]
 81038a6:	681b      	ldr	r3, [r3, #0]
 81038a8:	4a2d      	ldr	r2, [pc, #180]	; (8103960 <HAL_DMA_IRQHandler+0xe48>)
 81038aa:	4293      	cmp	r3, r2
 81038ac:	d009      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 81038ae:	687b      	ldr	r3, [r7, #4]
 81038b0:	681b      	ldr	r3, [r3, #0]
 81038b2:	4a2c      	ldr	r2, [pc, #176]	; (8103964 <HAL_DMA_IRQHandler+0xe4c>)
 81038b4:	4293      	cmp	r3, r2
 81038b6:	d004      	beq.n	81038c2 <HAL_DMA_IRQHandler+0xdaa>
 81038b8:	687b      	ldr	r3, [r7, #4]
 81038ba:	681b      	ldr	r3, [r3, #0]
 81038bc:	4a2a      	ldr	r2, [pc, #168]	; (8103968 <HAL_DMA_IRQHandler+0xe50>)
 81038be:	4293      	cmp	r3, r2
 81038c0:	d108      	bne.n	81038d4 <HAL_DMA_IRQHandler+0xdbc>
 81038c2:	687b      	ldr	r3, [r7, #4]
 81038c4:	681b      	ldr	r3, [r3, #0]
 81038c6:	681a      	ldr	r2, [r3, #0]
 81038c8:	687b      	ldr	r3, [r7, #4]
 81038ca:	681b      	ldr	r3, [r3, #0]
 81038cc:	f022 021c 	bic.w	r2, r2, #28
 81038d0:	601a      	str	r2, [r3, #0]
 81038d2:	e007      	b.n	81038e4 <HAL_DMA_IRQHandler+0xdcc>
 81038d4:	687b      	ldr	r3, [r7, #4]
 81038d6:	681b      	ldr	r3, [r3, #0]
 81038d8:	681a      	ldr	r2, [r3, #0]
 81038da:	687b      	ldr	r3, [r7, #4]
 81038dc:	681b      	ldr	r3, [r3, #0]
 81038de:	f022 020e 	bic.w	r2, r2, #14
 81038e2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 81038e4:	687b      	ldr	r3, [r7, #4]
 81038e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81038e8:	f003 031f 	and.w	r3, r3, #31
 81038ec:	2201      	movs	r2, #1
 81038ee:	409a      	lsls	r2, r3
 81038f0:	69fb      	ldr	r3, [r7, #28]
 81038f2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 81038f4:	687b      	ldr	r3, [r7, #4]
 81038f6:	2201      	movs	r2, #1
 81038f8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 81038fa:	687b      	ldr	r3, [r7, #4]
 81038fc:	2200      	movs	r2, #0
 81038fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8103902:	687b      	ldr	r3, [r7, #4]
 8103904:	2201      	movs	r2, #1
 8103906:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 810390a:	687b      	ldr	r3, [r7, #4]
 810390c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810390e:	2b00      	cmp	r3, #0
 8103910:	d009      	beq.n	8103926 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8103912:	687b      	ldr	r3, [r7, #4]
 8103914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103916:	6878      	ldr	r0, [r7, #4]
 8103918:	4798      	blx	r3
 810391a:	e004      	b.n	8103926 <HAL_DMA_IRQHandler+0xe0e>
          return;
 810391c:	bf00      	nop
 810391e:	e002      	b.n	8103926 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103920:	bf00      	nop
 8103922:	e000      	b.n	8103926 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103924:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8103926:	3728      	adds	r7, #40	; 0x28
 8103928:	46bd      	mov	sp, r7
 810392a:	bd80      	pop	{r7, pc}
 810392c:	40020010 	.word	0x40020010
 8103930:	40020028 	.word	0x40020028
 8103934:	40020040 	.word	0x40020040
 8103938:	40020058 	.word	0x40020058
 810393c:	40020070 	.word	0x40020070
 8103940:	40020088 	.word	0x40020088
 8103944:	400200a0 	.word	0x400200a0
 8103948:	400200b8 	.word	0x400200b8
 810394c:	40020410 	.word	0x40020410
 8103950:	40020428 	.word	0x40020428
 8103954:	40020440 	.word	0x40020440
 8103958:	40020458 	.word	0x40020458
 810395c:	40020470 	.word	0x40020470
 8103960:	40020488 	.word	0x40020488
 8103964:	400204a0 	.word	0x400204a0
 8103968:	400204b8 	.word	0x400204b8

0810396c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 810396c:	b480      	push	{r7}
 810396e:	b085      	sub	sp, #20
 8103970:	af00      	add	r7, sp, #0
 8103972:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103974:	687b      	ldr	r3, [r7, #4]
 8103976:	681b      	ldr	r3, [r3, #0]
 8103978:	4a43      	ldr	r2, [pc, #268]	; (8103a88 <DMA_CalcBaseAndBitshift+0x11c>)
 810397a:	4293      	cmp	r3, r2
 810397c:	d04a      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 810397e:	687b      	ldr	r3, [r7, #4]
 8103980:	681b      	ldr	r3, [r3, #0]
 8103982:	4a42      	ldr	r2, [pc, #264]	; (8103a8c <DMA_CalcBaseAndBitshift+0x120>)
 8103984:	4293      	cmp	r3, r2
 8103986:	d045      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 8103988:	687b      	ldr	r3, [r7, #4]
 810398a:	681b      	ldr	r3, [r3, #0]
 810398c:	4a40      	ldr	r2, [pc, #256]	; (8103a90 <DMA_CalcBaseAndBitshift+0x124>)
 810398e:	4293      	cmp	r3, r2
 8103990:	d040      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 8103992:	687b      	ldr	r3, [r7, #4]
 8103994:	681b      	ldr	r3, [r3, #0]
 8103996:	4a3f      	ldr	r2, [pc, #252]	; (8103a94 <DMA_CalcBaseAndBitshift+0x128>)
 8103998:	4293      	cmp	r3, r2
 810399a:	d03b      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 810399c:	687b      	ldr	r3, [r7, #4]
 810399e:	681b      	ldr	r3, [r3, #0]
 81039a0:	4a3d      	ldr	r2, [pc, #244]	; (8103a98 <DMA_CalcBaseAndBitshift+0x12c>)
 81039a2:	4293      	cmp	r3, r2
 81039a4:	d036      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 81039a6:	687b      	ldr	r3, [r7, #4]
 81039a8:	681b      	ldr	r3, [r3, #0]
 81039aa:	4a3c      	ldr	r2, [pc, #240]	; (8103a9c <DMA_CalcBaseAndBitshift+0x130>)
 81039ac:	4293      	cmp	r3, r2
 81039ae:	d031      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 81039b0:	687b      	ldr	r3, [r7, #4]
 81039b2:	681b      	ldr	r3, [r3, #0]
 81039b4:	4a3a      	ldr	r2, [pc, #232]	; (8103aa0 <DMA_CalcBaseAndBitshift+0x134>)
 81039b6:	4293      	cmp	r3, r2
 81039b8:	d02c      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 81039ba:	687b      	ldr	r3, [r7, #4]
 81039bc:	681b      	ldr	r3, [r3, #0]
 81039be:	4a39      	ldr	r2, [pc, #228]	; (8103aa4 <DMA_CalcBaseAndBitshift+0x138>)
 81039c0:	4293      	cmp	r3, r2
 81039c2:	d027      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 81039c4:	687b      	ldr	r3, [r7, #4]
 81039c6:	681b      	ldr	r3, [r3, #0]
 81039c8:	4a37      	ldr	r2, [pc, #220]	; (8103aa8 <DMA_CalcBaseAndBitshift+0x13c>)
 81039ca:	4293      	cmp	r3, r2
 81039cc:	d022      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 81039ce:	687b      	ldr	r3, [r7, #4]
 81039d0:	681b      	ldr	r3, [r3, #0]
 81039d2:	4a36      	ldr	r2, [pc, #216]	; (8103aac <DMA_CalcBaseAndBitshift+0x140>)
 81039d4:	4293      	cmp	r3, r2
 81039d6:	d01d      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 81039d8:	687b      	ldr	r3, [r7, #4]
 81039da:	681b      	ldr	r3, [r3, #0]
 81039dc:	4a34      	ldr	r2, [pc, #208]	; (8103ab0 <DMA_CalcBaseAndBitshift+0x144>)
 81039de:	4293      	cmp	r3, r2
 81039e0:	d018      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 81039e2:	687b      	ldr	r3, [r7, #4]
 81039e4:	681b      	ldr	r3, [r3, #0]
 81039e6:	4a33      	ldr	r2, [pc, #204]	; (8103ab4 <DMA_CalcBaseAndBitshift+0x148>)
 81039e8:	4293      	cmp	r3, r2
 81039ea:	d013      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 81039ec:	687b      	ldr	r3, [r7, #4]
 81039ee:	681b      	ldr	r3, [r3, #0]
 81039f0:	4a31      	ldr	r2, [pc, #196]	; (8103ab8 <DMA_CalcBaseAndBitshift+0x14c>)
 81039f2:	4293      	cmp	r3, r2
 81039f4:	d00e      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 81039f6:	687b      	ldr	r3, [r7, #4]
 81039f8:	681b      	ldr	r3, [r3, #0]
 81039fa:	4a30      	ldr	r2, [pc, #192]	; (8103abc <DMA_CalcBaseAndBitshift+0x150>)
 81039fc:	4293      	cmp	r3, r2
 81039fe:	d009      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 8103a00:	687b      	ldr	r3, [r7, #4]
 8103a02:	681b      	ldr	r3, [r3, #0]
 8103a04:	4a2e      	ldr	r2, [pc, #184]	; (8103ac0 <DMA_CalcBaseAndBitshift+0x154>)
 8103a06:	4293      	cmp	r3, r2
 8103a08:	d004      	beq.n	8103a14 <DMA_CalcBaseAndBitshift+0xa8>
 8103a0a:	687b      	ldr	r3, [r7, #4]
 8103a0c:	681b      	ldr	r3, [r3, #0]
 8103a0e:	4a2d      	ldr	r2, [pc, #180]	; (8103ac4 <DMA_CalcBaseAndBitshift+0x158>)
 8103a10:	4293      	cmp	r3, r2
 8103a12:	d101      	bne.n	8103a18 <DMA_CalcBaseAndBitshift+0xac>
 8103a14:	2301      	movs	r3, #1
 8103a16:	e000      	b.n	8103a1a <DMA_CalcBaseAndBitshift+0xae>
 8103a18:	2300      	movs	r3, #0
 8103a1a:	2b00      	cmp	r3, #0
 8103a1c:	d026      	beq.n	8103a6c <DMA_CalcBaseAndBitshift+0x100>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8103a1e:	687b      	ldr	r3, [r7, #4]
 8103a20:	681b      	ldr	r3, [r3, #0]
 8103a22:	b2db      	uxtb	r3, r3
 8103a24:	3b10      	subs	r3, #16
 8103a26:	4a28      	ldr	r2, [pc, #160]	; (8103ac8 <DMA_CalcBaseAndBitshift+0x15c>)
 8103a28:	fba2 2303 	umull	r2, r3, r2, r3
 8103a2c:	091b      	lsrs	r3, r3, #4
 8103a2e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8103a30:	68fb      	ldr	r3, [r7, #12]
 8103a32:	f003 0307 	and.w	r3, r3, #7
 8103a36:	4a25      	ldr	r2, [pc, #148]	; (8103acc <DMA_CalcBaseAndBitshift+0x160>)
 8103a38:	5cd3      	ldrb	r3, [r2, r3]
 8103a3a:	461a      	mov	r2, r3
 8103a3c:	687b      	ldr	r3, [r7, #4]
 8103a3e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8103a40:	68fb      	ldr	r3, [r7, #12]
 8103a42:	2b03      	cmp	r3, #3
 8103a44:	d909      	bls.n	8103a5a <DMA_CalcBaseAndBitshift+0xee>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8103a46:	687b      	ldr	r3, [r7, #4]
 8103a48:	681b      	ldr	r3, [r3, #0]
 8103a4a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8103a4e:	f023 0303 	bic.w	r3, r3, #3
 8103a52:	1d1a      	adds	r2, r3, #4
 8103a54:	687b      	ldr	r3, [r7, #4]
 8103a56:	659a      	str	r2, [r3, #88]	; 0x58
 8103a58:	e00e      	b.n	8103a78 <DMA_CalcBaseAndBitshift+0x10c>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8103a5a:	687b      	ldr	r3, [r7, #4]
 8103a5c:	681b      	ldr	r3, [r3, #0]
 8103a5e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8103a62:	f023 0303 	bic.w	r3, r3, #3
 8103a66:	687a      	ldr	r2, [r7, #4]
 8103a68:	6593      	str	r3, [r2, #88]	; 0x58
 8103a6a:	e005      	b.n	8103a78 <DMA_CalcBaseAndBitshift+0x10c>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8103a6c:	687b      	ldr	r3, [r7, #4]
 8103a6e:	681b      	ldr	r3, [r3, #0]
 8103a70:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8103a74:	687b      	ldr	r3, [r7, #4]
 8103a76:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8103a78:	687b      	ldr	r3, [r7, #4]
 8103a7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8103a7c:	4618      	mov	r0, r3
 8103a7e:	3714      	adds	r7, #20
 8103a80:	46bd      	mov	sp, r7
 8103a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a86:	4770      	bx	lr
 8103a88:	40020010 	.word	0x40020010
 8103a8c:	40020028 	.word	0x40020028
 8103a90:	40020040 	.word	0x40020040
 8103a94:	40020058 	.word	0x40020058
 8103a98:	40020070 	.word	0x40020070
 8103a9c:	40020088 	.word	0x40020088
 8103aa0:	400200a0 	.word	0x400200a0
 8103aa4:	400200b8 	.word	0x400200b8
 8103aa8:	40020410 	.word	0x40020410
 8103aac:	40020428 	.word	0x40020428
 8103ab0:	40020440 	.word	0x40020440
 8103ab4:	40020458 	.word	0x40020458
 8103ab8:	40020470 	.word	0x40020470
 8103abc:	40020488 	.word	0x40020488
 8103ac0:	400204a0 	.word	0x400204a0
 8103ac4:	400204b8 	.word	0x400204b8
 8103ac8:	aaaaaaab 	.word	0xaaaaaaab
 8103acc:	0810bb6c 	.word	0x0810bb6c

08103ad0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8103ad0:	b480      	push	{r7}
 8103ad2:	b085      	sub	sp, #20
 8103ad4:	af00      	add	r7, sp, #0
 8103ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8103ad8:	2300      	movs	r3, #0
 8103ada:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8103adc:	687b      	ldr	r3, [r7, #4]
 8103ade:	699b      	ldr	r3, [r3, #24]
 8103ae0:	2b00      	cmp	r3, #0
 8103ae2:	d120      	bne.n	8103b26 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8103ae4:	687b      	ldr	r3, [r7, #4]
 8103ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103ae8:	2b03      	cmp	r3, #3
 8103aea:	d858      	bhi.n	8103b9e <DMA_CheckFifoParam+0xce>
 8103aec:	a201      	add	r2, pc, #4	; (adr r2, 8103af4 <DMA_CheckFifoParam+0x24>)
 8103aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103af2:	bf00      	nop
 8103af4:	08103b05 	.word	0x08103b05
 8103af8:	08103b17 	.word	0x08103b17
 8103afc:	08103b05 	.word	0x08103b05
 8103b00:	08103b9f 	.word	0x08103b9f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8103b04:	687b      	ldr	r3, [r7, #4]
 8103b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103b08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8103b0c:	2b00      	cmp	r3, #0
 8103b0e:	d048      	beq.n	8103ba2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8103b10:	2301      	movs	r3, #1
 8103b12:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8103b14:	e045      	b.n	8103ba2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8103b16:	687b      	ldr	r3, [r7, #4]
 8103b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103b1a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8103b1e:	d142      	bne.n	8103ba6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8103b20:	2301      	movs	r3, #1
 8103b22:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8103b24:	e03f      	b.n	8103ba6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8103b26:	687b      	ldr	r3, [r7, #4]
 8103b28:	699b      	ldr	r3, [r3, #24]
 8103b2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103b2e:	d123      	bne.n	8103b78 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8103b30:	687b      	ldr	r3, [r7, #4]
 8103b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103b34:	2b03      	cmp	r3, #3
 8103b36:	d838      	bhi.n	8103baa <DMA_CheckFifoParam+0xda>
 8103b38:	a201      	add	r2, pc, #4	; (adr r2, 8103b40 <DMA_CheckFifoParam+0x70>)
 8103b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103b3e:	bf00      	nop
 8103b40:	08103b51 	.word	0x08103b51
 8103b44:	08103b57 	.word	0x08103b57
 8103b48:	08103b51 	.word	0x08103b51
 8103b4c:	08103b69 	.word	0x08103b69
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8103b50:	2301      	movs	r3, #1
 8103b52:	73fb      	strb	r3, [r7, #15]
        break;
 8103b54:	e030      	b.n	8103bb8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8103b56:	687b      	ldr	r3, [r7, #4]
 8103b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103b5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8103b5e:	2b00      	cmp	r3, #0
 8103b60:	d025      	beq.n	8103bae <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8103b62:	2301      	movs	r3, #1
 8103b64:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8103b66:	e022      	b.n	8103bae <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8103b68:	687b      	ldr	r3, [r7, #4]
 8103b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103b6c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8103b70:	d11f      	bne.n	8103bb2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8103b72:	2301      	movs	r3, #1
 8103b74:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8103b76:	e01c      	b.n	8103bb2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8103b78:	687b      	ldr	r3, [r7, #4]
 8103b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103b7c:	2b02      	cmp	r3, #2
 8103b7e:	d902      	bls.n	8103b86 <DMA_CheckFifoParam+0xb6>
 8103b80:	2b03      	cmp	r3, #3
 8103b82:	d003      	beq.n	8103b8c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8103b84:	e018      	b.n	8103bb8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8103b86:	2301      	movs	r3, #1
 8103b88:	73fb      	strb	r3, [r7, #15]
        break;
 8103b8a:	e015      	b.n	8103bb8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8103b8c:	687b      	ldr	r3, [r7, #4]
 8103b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103b90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8103b94:	2b00      	cmp	r3, #0
 8103b96:	d00e      	beq.n	8103bb6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8103b98:	2301      	movs	r3, #1
 8103b9a:	73fb      	strb	r3, [r7, #15]
    break;
 8103b9c:	e00b      	b.n	8103bb6 <DMA_CheckFifoParam+0xe6>
        break;
 8103b9e:	bf00      	nop
 8103ba0:	e00a      	b.n	8103bb8 <DMA_CheckFifoParam+0xe8>
        break;
 8103ba2:	bf00      	nop
 8103ba4:	e008      	b.n	8103bb8 <DMA_CheckFifoParam+0xe8>
        break;
 8103ba6:	bf00      	nop
 8103ba8:	e006      	b.n	8103bb8 <DMA_CheckFifoParam+0xe8>
        break;
 8103baa:	bf00      	nop
 8103bac:	e004      	b.n	8103bb8 <DMA_CheckFifoParam+0xe8>
        break;
 8103bae:	bf00      	nop
 8103bb0:	e002      	b.n	8103bb8 <DMA_CheckFifoParam+0xe8>
        break;
 8103bb2:	bf00      	nop
 8103bb4:	e000      	b.n	8103bb8 <DMA_CheckFifoParam+0xe8>
    break;
 8103bb6:	bf00      	nop
    }
  }

  return status;
 8103bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8103bba:	4618      	mov	r0, r3
 8103bbc:	3714      	adds	r7, #20
 8103bbe:	46bd      	mov	sp, r7
 8103bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103bc4:	4770      	bx	lr
 8103bc6:	bf00      	nop

08103bc8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8103bc8:	b480      	push	{r7}
 8103bca:	b085      	sub	sp, #20
 8103bcc:	af00      	add	r7, sp, #0
 8103bce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8103bd0:	687b      	ldr	r3, [r7, #4]
 8103bd2:	681b      	ldr	r3, [r3, #0]
 8103bd4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8103bd6:	687b      	ldr	r3, [r7, #4]
 8103bd8:	681b      	ldr	r3, [r3, #0]
 8103bda:	4a3a      	ldr	r2, [pc, #232]	; (8103cc4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8103bdc:	4293      	cmp	r3, r2
 8103bde:	d022      	beq.n	8103c26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103be0:	687b      	ldr	r3, [r7, #4]
 8103be2:	681b      	ldr	r3, [r3, #0]
 8103be4:	4a38      	ldr	r2, [pc, #224]	; (8103cc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8103be6:	4293      	cmp	r3, r2
 8103be8:	d01d      	beq.n	8103c26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103bea:	687b      	ldr	r3, [r7, #4]
 8103bec:	681b      	ldr	r3, [r3, #0]
 8103bee:	4a37      	ldr	r2, [pc, #220]	; (8103ccc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8103bf0:	4293      	cmp	r3, r2
 8103bf2:	d018      	beq.n	8103c26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103bf4:	687b      	ldr	r3, [r7, #4]
 8103bf6:	681b      	ldr	r3, [r3, #0]
 8103bf8:	4a35      	ldr	r2, [pc, #212]	; (8103cd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8103bfa:	4293      	cmp	r3, r2
 8103bfc:	d013      	beq.n	8103c26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103bfe:	687b      	ldr	r3, [r7, #4]
 8103c00:	681b      	ldr	r3, [r3, #0]
 8103c02:	4a34      	ldr	r2, [pc, #208]	; (8103cd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8103c04:	4293      	cmp	r3, r2
 8103c06:	d00e      	beq.n	8103c26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103c08:	687b      	ldr	r3, [r7, #4]
 8103c0a:	681b      	ldr	r3, [r3, #0]
 8103c0c:	4a32      	ldr	r2, [pc, #200]	; (8103cd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8103c0e:	4293      	cmp	r3, r2
 8103c10:	d009      	beq.n	8103c26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103c12:	687b      	ldr	r3, [r7, #4]
 8103c14:	681b      	ldr	r3, [r3, #0]
 8103c16:	4a31      	ldr	r2, [pc, #196]	; (8103cdc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8103c18:	4293      	cmp	r3, r2
 8103c1a:	d004      	beq.n	8103c26 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103c1c:	687b      	ldr	r3, [r7, #4]
 8103c1e:	681b      	ldr	r3, [r3, #0]
 8103c20:	4a2f      	ldr	r2, [pc, #188]	; (8103ce0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8103c22:	4293      	cmp	r3, r2
 8103c24:	d101      	bne.n	8103c2a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8103c26:	2301      	movs	r3, #1
 8103c28:	e000      	b.n	8103c2c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8103c2a:	2300      	movs	r3, #0
 8103c2c:	2b00      	cmp	r3, #0
 8103c2e:	d01c      	beq.n	8103c6a <DMA_CalcDMAMUXChannelBaseAndMask+0xa2>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8103c30:	687b      	ldr	r3, [r7, #4]
 8103c32:	681b      	ldr	r3, [r3, #0]
 8103c34:	b2db      	uxtb	r3, r3
 8103c36:	3b08      	subs	r3, #8
 8103c38:	4a2a      	ldr	r2, [pc, #168]	; (8103ce4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8103c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8103c3e:	091b      	lsrs	r3, r3, #4
 8103c40:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8103c42:	68fb      	ldr	r3, [r7, #12]
 8103c44:	f103 53b0 	add.w	r3, r3, #369098752	; 0x16000000
 8103c48:	f503 4316 	add.w	r3, r3, #38400	; 0x9600
 8103c4c:	009b      	lsls	r3, r3, #2
 8103c4e:	461a      	mov	r2, r3
 8103c50:	687b      	ldr	r3, [r7, #4]
 8103c52:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8103c54:	687b      	ldr	r3, [r7, #4]
 8103c56:	4a24      	ldr	r2, [pc, #144]	; (8103ce8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8103c58:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8103c5a:	68fb      	ldr	r3, [r7, #12]
 8103c5c:	f003 031f 	and.w	r3, r3, #31
 8103c60:	2201      	movs	r2, #1
 8103c62:	409a      	lsls	r2, r3
 8103c64:	687b      	ldr	r3, [r7, #4]
 8103c66:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8103c68:	e026      	b.n	8103cb8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf0>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8103c6a:	687b      	ldr	r3, [r7, #4]
 8103c6c:	681b      	ldr	r3, [r3, #0]
 8103c6e:	b2db      	uxtb	r3, r3
 8103c70:	3b10      	subs	r3, #16
 8103c72:	4a1e      	ldr	r2, [pc, #120]	; (8103cec <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8103c74:	fba2 2303 	umull	r2, r3, r2, r3
 8103c78:	091b      	lsrs	r3, r3, #4
 8103c7a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8103c7c:	68bb      	ldr	r3, [r7, #8]
 8103c7e:	4a1c      	ldr	r2, [pc, #112]	; (8103cf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8103c80:	4293      	cmp	r3, r2
 8103c82:	d806      	bhi.n	8103c92 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
 8103c84:	68bb      	ldr	r3, [r7, #8]
 8103c86:	4a1b      	ldr	r2, [pc, #108]	; (8103cf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8103c88:	4293      	cmp	r3, r2
 8103c8a:	d902      	bls.n	8103c92 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
      stream_number += 8U;
 8103c8c:	68fb      	ldr	r3, [r7, #12]
 8103c8e:	3308      	adds	r3, #8
 8103c90:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8103c92:	68fb      	ldr	r3, [r7, #12]
 8103c94:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8103c98:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8103c9c:	009b      	lsls	r3, r3, #2
 8103c9e:	461a      	mov	r2, r3
 8103ca0:	687b      	ldr	r3, [r7, #4]
 8103ca2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8103ca4:	687b      	ldr	r3, [r7, #4]
 8103ca6:	4a14      	ldr	r2, [pc, #80]	; (8103cf8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8103ca8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8103caa:	68fb      	ldr	r3, [r7, #12]
 8103cac:	f003 031f 	and.w	r3, r3, #31
 8103cb0:	2201      	movs	r2, #1
 8103cb2:	409a      	lsls	r2, r3
 8103cb4:	687b      	ldr	r3, [r7, #4]
 8103cb6:	669a      	str	r2, [r3, #104]	; 0x68
}
 8103cb8:	bf00      	nop
 8103cba:	3714      	adds	r7, #20
 8103cbc:	46bd      	mov	sp, r7
 8103cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103cc2:	4770      	bx	lr
 8103cc4:	58025408 	.word	0x58025408
 8103cc8:	5802541c 	.word	0x5802541c
 8103ccc:	58025430 	.word	0x58025430
 8103cd0:	58025444 	.word	0x58025444
 8103cd4:	58025458 	.word	0x58025458
 8103cd8:	5802546c 	.word	0x5802546c
 8103cdc:	58025480 	.word	0x58025480
 8103ce0:	58025494 	.word	0x58025494
 8103ce4:	cccccccd 	.word	0xcccccccd
 8103ce8:	58025880 	.word	0x58025880
 8103cec:	aaaaaaab 	.word	0xaaaaaaab
 8103cf0:	400204b8 	.word	0x400204b8
 8103cf4:	4002040f 	.word	0x4002040f
 8103cf8:	40020880 	.word	0x40020880

08103cfc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8103cfc:	b480      	push	{r7}
 8103cfe:	b085      	sub	sp, #20
 8103d00:	af00      	add	r7, sp, #0
 8103d02:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8103d04:	687b      	ldr	r3, [r7, #4]
 8103d06:	685b      	ldr	r3, [r3, #4]
 8103d08:	b2db      	uxtb	r3, r3
 8103d0a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8103d0c:	68fb      	ldr	r3, [r7, #12]
 8103d0e:	2b00      	cmp	r3, #0
 8103d10:	d04a      	beq.n	8103da8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8103d12:	68fb      	ldr	r3, [r7, #12]
 8103d14:	2b08      	cmp	r3, #8
 8103d16:	d847      	bhi.n	8103da8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8103d18:	687b      	ldr	r3, [r7, #4]
 8103d1a:	681b      	ldr	r3, [r3, #0]
 8103d1c:	4a25      	ldr	r2, [pc, #148]	; (8103db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8103d1e:	4293      	cmp	r3, r2
 8103d20:	d022      	beq.n	8103d68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103d22:	687b      	ldr	r3, [r7, #4]
 8103d24:	681b      	ldr	r3, [r3, #0]
 8103d26:	4a24      	ldr	r2, [pc, #144]	; (8103db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8103d28:	4293      	cmp	r3, r2
 8103d2a:	d01d      	beq.n	8103d68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103d2c:	687b      	ldr	r3, [r7, #4]
 8103d2e:	681b      	ldr	r3, [r3, #0]
 8103d30:	4a22      	ldr	r2, [pc, #136]	; (8103dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8103d32:	4293      	cmp	r3, r2
 8103d34:	d018      	beq.n	8103d68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103d36:	687b      	ldr	r3, [r7, #4]
 8103d38:	681b      	ldr	r3, [r3, #0]
 8103d3a:	4a21      	ldr	r2, [pc, #132]	; (8103dc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8103d3c:	4293      	cmp	r3, r2
 8103d3e:	d013      	beq.n	8103d68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103d40:	687b      	ldr	r3, [r7, #4]
 8103d42:	681b      	ldr	r3, [r3, #0]
 8103d44:	4a1f      	ldr	r2, [pc, #124]	; (8103dc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8103d46:	4293      	cmp	r3, r2
 8103d48:	d00e      	beq.n	8103d68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103d4a:	687b      	ldr	r3, [r7, #4]
 8103d4c:	681b      	ldr	r3, [r3, #0]
 8103d4e:	4a1e      	ldr	r2, [pc, #120]	; (8103dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8103d50:	4293      	cmp	r3, r2
 8103d52:	d009      	beq.n	8103d68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103d54:	687b      	ldr	r3, [r7, #4]
 8103d56:	681b      	ldr	r3, [r3, #0]
 8103d58:	4a1c      	ldr	r2, [pc, #112]	; (8103dcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8103d5a:	4293      	cmp	r3, r2
 8103d5c:	d004      	beq.n	8103d68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103d5e:	687b      	ldr	r3, [r7, #4]
 8103d60:	681b      	ldr	r3, [r3, #0]
 8103d62:	4a1b      	ldr	r2, [pc, #108]	; (8103dd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8103d64:	4293      	cmp	r3, r2
 8103d66:	d101      	bne.n	8103d6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8103d68:	2301      	movs	r3, #1
 8103d6a:	e000      	b.n	8103d6e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8103d6c:	2300      	movs	r3, #0
 8103d6e:	2b00      	cmp	r3, #0
 8103d70:	d00a      	beq.n	8103d88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8103d72:	68fa      	ldr	r2, [r7, #12]
 8103d74:	4b17      	ldr	r3, [pc, #92]	; (8103dd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8103d76:	4413      	add	r3, r2
 8103d78:	009b      	lsls	r3, r3, #2
 8103d7a:	461a      	mov	r2, r3
 8103d7c:	687b      	ldr	r3, [r7, #4]
 8103d7e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8103d80:	687b      	ldr	r3, [r7, #4]
 8103d82:	4a15      	ldr	r2, [pc, #84]	; (8103dd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8103d84:	671a      	str	r2, [r3, #112]	; 0x70
 8103d86:	e009      	b.n	8103d9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8103d88:	68fa      	ldr	r2, [r7, #12]
 8103d8a:	4b14      	ldr	r3, [pc, #80]	; (8103ddc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8103d8c:	4413      	add	r3, r2
 8103d8e:	009b      	lsls	r3, r3, #2
 8103d90:	461a      	mov	r2, r3
 8103d92:	687b      	ldr	r3, [r7, #4]
 8103d94:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8103d96:	687b      	ldr	r3, [r7, #4]
 8103d98:	4a11      	ldr	r2, [pc, #68]	; (8103de0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8103d9a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8103d9c:	68fb      	ldr	r3, [r7, #12]
 8103d9e:	3b01      	subs	r3, #1
 8103da0:	2201      	movs	r2, #1
 8103da2:	409a      	lsls	r2, r3
 8103da4:	687b      	ldr	r3, [r7, #4]
 8103da6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8103da8:	bf00      	nop
 8103daa:	3714      	adds	r7, #20
 8103dac:	46bd      	mov	sp, r7
 8103dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103db2:	4770      	bx	lr
 8103db4:	58025408 	.word	0x58025408
 8103db8:	5802541c 	.word	0x5802541c
 8103dbc:	58025430 	.word	0x58025430
 8103dc0:	58025444 	.word	0x58025444
 8103dc4:	58025458 	.word	0x58025458
 8103dc8:	5802546c 	.word	0x5802546c
 8103dcc:	58025480 	.word	0x58025480
 8103dd0:	58025494 	.word	0x58025494
 8103dd4:	1600963f 	.word	0x1600963f
 8103dd8:	58025940 	.word	0x58025940
 8103ddc:	1000823f 	.word	0x1000823f
 8103de0:	40020940 	.word	0x40020940

08103de4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8103de4:	b580      	push	{r7, lr}
 8103de6:	b098      	sub	sp, #96	; 0x60
 8103de8:	af00      	add	r7, sp, #0
 8103dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8103dec:	4a84      	ldr	r2, [pc, #528]	; (8104000 <HAL_FDCAN_Init+0x21c>)
 8103dee:	f107 030c 	add.w	r3, r7, #12
 8103df2:	4611      	mov	r1, r2
 8103df4:	224c      	movs	r2, #76	; 0x4c
 8103df6:	4618      	mov	r0, r3
 8103df8:	f006 f924 	bl	810a044 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8103dfc:	687b      	ldr	r3, [r7, #4]
 8103dfe:	2b00      	cmp	r3, #0
 8103e00:	d101      	bne.n	8103e06 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8103e02:	2301      	movs	r3, #1
 8103e04:	e1ca      	b.n	810419c <HAL_FDCAN_Init+0x3b8>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8103e06:	687b      	ldr	r3, [r7, #4]
 8103e08:	681b      	ldr	r3, [r3, #0]
 8103e0a:	4a7e      	ldr	r2, [pc, #504]	; (8104004 <HAL_FDCAN_Init+0x220>)
 8103e0c:	4293      	cmp	r3, r2
 8103e0e:	d106      	bne.n	8103e1e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8103e10:	687b      	ldr	r3, [r7, #4]
 8103e12:	681b      	ldr	r3, [r3, #0]
 8103e14:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8103e18:	461a      	mov	r2, r3
 8103e1a:	687b      	ldr	r3, [r7, #4]
 8103e1c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8103e1e:	687b      	ldr	r3, [r7, #4]
 8103e20:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8103e24:	b2db      	uxtb	r3, r3
 8103e26:	2b00      	cmp	r3, #0
 8103e28:	d106      	bne.n	8103e38 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8103e2a:	687b      	ldr	r3, [r7, #4]
 8103e2c:	2200      	movs	r2, #0
 8103e2e:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8103e32:	6878      	ldr	r0, [r7, #4]
 8103e34:	f7fd f938 	bl	81010a8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8103e38:	687b      	ldr	r3, [r7, #4]
 8103e3a:	681b      	ldr	r3, [r3, #0]
 8103e3c:	699a      	ldr	r2, [r3, #24]
 8103e3e:	687b      	ldr	r3, [r7, #4]
 8103e40:	681b      	ldr	r3, [r3, #0]
 8103e42:	f022 0210 	bic.w	r2, r2, #16
 8103e46:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8103e48:	f7fd ffc8 	bl	8101ddc <HAL_GetTick>
 8103e4c:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8103e4e:	e014      	b.n	8103e7a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8103e50:	f7fd ffc4 	bl	8101ddc <HAL_GetTick>
 8103e54:	4602      	mov	r2, r0
 8103e56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8103e58:	1ad3      	subs	r3, r2, r3
 8103e5a:	2b0a      	cmp	r3, #10
 8103e5c:	d90d      	bls.n	8103e7a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8103e5e:	687b      	ldr	r3, [r7, #4]
 8103e60:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8103e64:	f043 0201 	orr.w	r2, r3, #1
 8103e68:	687b      	ldr	r3, [r7, #4]
 8103e6a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8103e6e:	687b      	ldr	r3, [r7, #4]
 8103e70:	2203      	movs	r2, #3
 8103e72:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8103e76:	2301      	movs	r3, #1
 8103e78:	e190      	b.n	810419c <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8103e7a:	687b      	ldr	r3, [r7, #4]
 8103e7c:	681b      	ldr	r3, [r3, #0]
 8103e7e:	699b      	ldr	r3, [r3, #24]
 8103e80:	f003 0308 	and.w	r3, r3, #8
 8103e84:	2b08      	cmp	r3, #8
 8103e86:	d0e3      	beq.n	8103e50 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8103e88:	687b      	ldr	r3, [r7, #4]
 8103e8a:	681b      	ldr	r3, [r3, #0]
 8103e8c:	699a      	ldr	r2, [r3, #24]
 8103e8e:	687b      	ldr	r3, [r7, #4]
 8103e90:	681b      	ldr	r3, [r3, #0]
 8103e92:	f042 0201 	orr.w	r2, r2, #1
 8103e96:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8103e98:	f7fd ffa0 	bl	8101ddc <HAL_GetTick>
 8103e9c:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8103e9e:	e014      	b.n	8103eca <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8103ea0:	f7fd ff9c 	bl	8101ddc <HAL_GetTick>
 8103ea4:	4602      	mov	r2, r0
 8103ea6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8103ea8:	1ad3      	subs	r3, r2, r3
 8103eaa:	2b0a      	cmp	r3, #10
 8103eac:	d90d      	bls.n	8103eca <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8103eae:	687b      	ldr	r3, [r7, #4]
 8103eb0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8103eb4:	f043 0201 	orr.w	r2, r3, #1
 8103eb8:	687b      	ldr	r3, [r7, #4]
 8103eba:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8103ebe:	687b      	ldr	r3, [r7, #4]
 8103ec0:	2203      	movs	r2, #3
 8103ec2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8103ec6:	2301      	movs	r3, #1
 8103ec8:	e168      	b.n	810419c <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8103eca:	687b      	ldr	r3, [r7, #4]
 8103ecc:	681b      	ldr	r3, [r3, #0]
 8103ece:	699b      	ldr	r3, [r3, #24]
 8103ed0:	f003 0301 	and.w	r3, r3, #1
 8103ed4:	2b00      	cmp	r3, #0
 8103ed6:	d0e3      	beq.n	8103ea0 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8103ed8:	687b      	ldr	r3, [r7, #4]
 8103eda:	681b      	ldr	r3, [r3, #0]
 8103edc:	699a      	ldr	r2, [r3, #24]
 8103ede:	687b      	ldr	r3, [r7, #4]
 8103ee0:	681b      	ldr	r3, [r3, #0]
 8103ee2:	f042 0202 	orr.w	r2, r2, #2
 8103ee6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8103ee8:	687b      	ldr	r3, [r7, #4]
 8103eea:	7c1b      	ldrb	r3, [r3, #16]
 8103eec:	2b01      	cmp	r3, #1
 8103eee:	d108      	bne.n	8103f02 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8103ef0:	687b      	ldr	r3, [r7, #4]
 8103ef2:	681b      	ldr	r3, [r3, #0]
 8103ef4:	699a      	ldr	r2, [r3, #24]
 8103ef6:	687b      	ldr	r3, [r7, #4]
 8103ef8:	681b      	ldr	r3, [r3, #0]
 8103efa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8103efe:	619a      	str	r2, [r3, #24]
 8103f00:	e007      	b.n	8103f12 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8103f02:	687b      	ldr	r3, [r7, #4]
 8103f04:	681b      	ldr	r3, [r3, #0]
 8103f06:	699a      	ldr	r2, [r3, #24]
 8103f08:	687b      	ldr	r3, [r7, #4]
 8103f0a:	681b      	ldr	r3, [r3, #0]
 8103f0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8103f10:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8103f12:	687b      	ldr	r3, [r7, #4]
 8103f14:	7c5b      	ldrb	r3, [r3, #17]
 8103f16:	2b01      	cmp	r3, #1
 8103f18:	d108      	bne.n	8103f2c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8103f1a:	687b      	ldr	r3, [r7, #4]
 8103f1c:	681b      	ldr	r3, [r3, #0]
 8103f1e:	699a      	ldr	r2, [r3, #24]
 8103f20:	687b      	ldr	r3, [r7, #4]
 8103f22:	681b      	ldr	r3, [r3, #0]
 8103f24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8103f28:	619a      	str	r2, [r3, #24]
 8103f2a:	e007      	b.n	8103f3c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8103f2c:	687b      	ldr	r3, [r7, #4]
 8103f2e:	681b      	ldr	r3, [r3, #0]
 8103f30:	699a      	ldr	r2, [r3, #24]
 8103f32:	687b      	ldr	r3, [r7, #4]
 8103f34:	681b      	ldr	r3, [r3, #0]
 8103f36:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8103f3a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8103f3c:	687b      	ldr	r3, [r7, #4]
 8103f3e:	7c9b      	ldrb	r3, [r3, #18]
 8103f40:	2b01      	cmp	r3, #1
 8103f42:	d108      	bne.n	8103f56 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8103f44:	687b      	ldr	r3, [r7, #4]
 8103f46:	681b      	ldr	r3, [r3, #0]
 8103f48:	699a      	ldr	r2, [r3, #24]
 8103f4a:	687b      	ldr	r3, [r7, #4]
 8103f4c:	681b      	ldr	r3, [r3, #0]
 8103f4e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8103f52:	619a      	str	r2, [r3, #24]
 8103f54:	e007      	b.n	8103f66 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8103f56:	687b      	ldr	r3, [r7, #4]
 8103f58:	681b      	ldr	r3, [r3, #0]
 8103f5a:	699a      	ldr	r2, [r3, #24]
 8103f5c:	687b      	ldr	r3, [r7, #4]
 8103f5e:	681b      	ldr	r3, [r3, #0]
 8103f60:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8103f64:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8103f66:	687b      	ldr	r3, [r7, #4]
 8103f68:	681b      	ldr	r3, [r3, #0]
 8103f6a:	699b      	ldr	r3, [r3, #24]
 8103f6c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8103f70:	687b      	ldr	r3, [r7, #4]
 8103f72:	689a      	ldr	r2, [r3, #8]
 8103f74:	687b      	ldr	r3, [r7, #4]
 8103f76:	681b      	ldr	r3, [r3, #0]
 8103f78:	430a      	orrs	r2, r1
 8103f7a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8103f7c:	687b      	ldr	r3, [r7, #4]
 8103f7e:	681b      	ldr	r3, [r3, #0]
 8103f80:	699a      	ldr	r2, [r3, #24]
 8103f82:	687b      	ldr	r3, [r7, #4]
 8103f84:	681b      	ldr	r3, [r3, #0]
 8103f86:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8103f8a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8103f8c:	687b      	ldr	r3, [r7, #4]
 8103f8e:	681b      	ldr	r3, [r3, #0]
 8103f90:	691a      	ldr	r2, [r3, #16]
 8103f92:	687b      	ldr	r3, [r7, #4]
 8103f94:	681b      	ldr	r3, [r3, #0]
 8103f96:	f022 0210 	bic.w	r2, r2, #16
 8103f9a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8103f9c:	687b      	ldr	r3, [r7, #4]
 8103f9e:	68db      	ldr	r3, [r3, #12]
 8103fa0:	2b01      	cmp	r3, #1
 8103fa2:	d108      	bne.n	8103fb6 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8103fa4:	687b      	ldr	r3, [r7, #4]
 8103fa6:	681b      	ldr	r3, [r3, #0]
 8103fa8:	699a      	ldr	r2, [r3, #24]
 8103faa:	687b      	ldr	r3, [r7, #4]
 8103fac:	681b      	ldr	r3, [r3, #0]
 8103fae:	f042 0204 	orr.w	r2, r2, #4
 8103fb2:	619a      	str	r2, [r3, #24]
 8103fb4:	e030      	b.n	8104018 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8103fb6:	687b      	ldr	r3, [r7, #4]
 8103fb8:	68db      	ldr	r3, [r3, #12]
 8103fba:	2b00      	cmp	r3, #0
 8103fbc:	d02c      	beq.n	8104018 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8103fbe:	687b      	ldr	r3, [r7, #4]
 8103fc0:	68db      	ldr	r3, [r3, #12]
 8103fc2:	2b02      	cmp	r3, #2
 8103fc4:	d020      	beq.n	8104008 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8103fc6:	687b      	ldr	r3, [r7, #4]
 8103fc8:	681b      	ldr	r3, [r3, #0]
 8103fca:	699a      	ldr	r2, [r3, #24]
 8103fcc:	687b      	ldr	r3, [r7, #4]
 8103fce:	681b      	ldr	r3, [r3, #0]
 8103fd0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8103fd4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8103fd6:	687b      	ldr	r3, [r7, #4]
 8103fd8:	681b      	ldr	r3, [r3, #0]
 8103fda:	691a      	ldr	r2, [r3, #16]
 8103fdc:	687b      	ldr	r3, [r7, #4]
 8103fde:	681b      	ldr	r3, [r3, #0]
 8103fe0:	f042 0210 	orr.w	r2, r2, #16
 8103fe4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8103fe6:	687b      	ldr	r3, [r7, #4]
 8103fe8:	68db      	ldr	r3, [r3, #12]
 8103fea:	2b03      	cmp	r3, #3
 8103fec:	d114      	bne.n	8104018 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8103fee:	687b      	ldr	r3, [r7, #4]
 8103ff0:	681b      	ldr	r3, [r3, #0]
 8103ff2:	699a      	ldr	r2, [r3, #24]
 8103ff4:	687b      	ldr	r3, [r7, #4]
 8103ff6:	681b      	ldr	r3, [r3, #0]
 8103ff8:	f042 0220 	orr.w	r2, r2, #32
 8103ffc:	619a      	str	r2, [r3, #24]
 8103ffe:	e00b      	b.n	8104018 <HAL_FDCAN_Init+0x234>
 8104000:	0810bac4 	.word	0x0810bac4
 8104004:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8104008:	687b      	ldr	r3, [r7, #4]
 810400a:	681b      	ldr	r3, [r3, #0]
 810400c:	699a      	ldr	r2, [r3, #24]
 810400e:	687b      	ldr	r3, [r7, #4]
 8104010:	681b      	ldr	r3, [r3, #0]
 8104012:	f042 0220 	orr.w	r2, r2, #32
 8104016:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8104018:	687b      	ldr	r3, [r7, #4]
 810401a:	699b      	ldr	r3, [r3, #24]
 810401c:	3b01      	subs	r3, #1
 810401e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8104020:	687b      	ldr	r3, [r7, #4]
 8104022:	69db      	ldr	r3, [r3, #28]
 8104024:	3b01      	subs	r3, #1
 8104026:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8104028:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 810402a:	687b      	ldr	r3, [r7, #4]
 810402c:	6a1b      	ldr	r3, [r3, #32]
 810402e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8104030:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8104034:	687b      	ldr	r3, [r7, #4]
 8104036:	695b      	ldr	r3, [r3, #20]
 8104038:	3b01      	subs	r3, #1
 810403a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 810403c:	687b      	ldr	r3, [r7, #4]
 810403e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8104040:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8104042:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8104044:	687b      	ldr	r3, [r7, #4]
 8104046:	689b      	ldr	r3, [r3, #8]
 8104048:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810404c:	d115      	bne.n	810407a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 810404e:	687b      	ldr	r3, [r7, #4]
 8104050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104052:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8104054:	687b      	ldr	r3, [r7, #4]
 8104056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104058:	3b01      	subs	r3, #1
 810405a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 810405c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 810405e:	687b      	ldr	r3, [r7, #4]
 8104060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104062:	3b01      	subs	r3, #1
 8104064:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8104066:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 810406a:	687b      	ldr	r3, [r7, #4]
 810406c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810406e:	3b01      	subs	r3, #1
 8104070:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8104072:	687b      	ldr	r3, [r7, #4]
 8104074:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8104076:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8104078:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 810407a:	687b      	ldr	r3, [r7, #4]
 810407c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810407e:	2b00      	cmp	r3, #0
 8104080:	d00a      	beq.n	8104098 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8104082:	687b      	ldr	r3, [r7, #4]
 8104084:	681b      	ldr	r3, [r3, #0]
 8104086:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 810408a:	687b      	ldr	r3, [r7, #4]
 810408c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 810408e:	687b      	ldr	r3, [r7, #4]
 8104090:	681b      	ldr	r3, [r3, #0]
 8104092:	430a      	orrs	r2, r1
 8104094:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8104098:	687b      	ldr	r3, [r7, #4]
 810409a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 810409c:	687b      	ldr	r3, [r7, #4]
 810409e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81040a0:	4413      	add	r3, r2
 81040a2:	2b00      	cmp	r3, #0
 81040a4:	d012      	beq.n	81040cc <HAL_FDCAN_Init+0x2e8>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 81040a6:	687b      	ldr	r3, [r7, #4]
 81040a8:	681b      	ldr	r3, [r3, #0]
 81040aa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 81040ae:	f023 0107 	bic.w	r1, r3, #7
 81040b2:	687b      	ldr	r3, [r7, #4]
 81040b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81040b6:	009b      	lsls	r3, r3, #2
 81040b8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 81040bc:	4413      	add	r3, r2
 81040be:	f853 2c54 	ldr.w	r2, [r3, #-84]
 81040c2:	687b      	ldr	r3, [r7, #4]
 81040c4:	681b      	ldr	r3, [r3, #0]
 81040c6:	430a      	orrs	r2, r1
 81040c8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 81040cc:	687b      	ldr	r3, [r7, #4]
 81040ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81040d0:	2b00      	cmp	r3, #0
 81040d2:	d012      	beq.n	81040fa <HAL_FDCAN_Init+0x316>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 81040d4:	687b      	ldr	r3, [r7, #4]
 81040d6:	681b      	ldr	r3, [r3, #0]
 81040d8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 81040dc:	f023 0107 	bic.w	r1, r3, #7
 81040e0:	687b      	ldr	r3, [r7, #4]
 81040e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81040e4:	009b      	lsls	r3, r3, #2
 81040e6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 81040ea:	4413      	add	r3, r2
 81040ec:	f853 2c54 	ldr.w	r2, [r3, #-84]
 81040f0:	687b      	ldr	r3, [r7, #4]
 81040f2:	681b      	ldr	r3, [r3, #0]
 81040f4:	430a      	orrs	r2, r1
 81040f6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 81040fa:	687b      	ldr	r3, [r7, #4]
 81040fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81040fe:	2b00      	cmp	r3, #0
 8104100:	d013      	beq.n	810412a <HAL_FDCAN_Init+0x346>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 8104102:	687b      	ldr	r3, [r7, #4]
 8104104:	681b      	ldr	r3, [r3, #0]
 8104106:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 810410a:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 810410e:	687b      	ldr	r3, [r7, #4]
 8104110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104112:	009b      	lsls	r3, r3, #2
 8104114:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8104118:	4413      	add	r3, r2
 810411a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 810411e:	011a      	lsls	r2, r3, #4
 8104120:	687b      	ldr	r3, [r7, #4]
 8104122:	681b      	ldr	r3, [r3, #0]
 8104124:	430a      	orrs	r2, r1
 8104126:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 810412a:	687b      	ldr	r3, [r7, #4]
 810412c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810412e:	2b00      	cmp	r3, #0
 8104130:	d013      	beq.n	810415a <HAL_FDCAN_Init+0x376>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8104132:	687b      	ldr	r3, [r7, #4]
 8104134:	681b      	ldr	r3, [r3, #0]
 8104136:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 810413a:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 810413e:	687b      	ldr	r3, [r7, #4]
 8104140:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104142:	009b      	lsls	r3, r3, #2
 8104144:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8104148:	4413      	add	r3, r2
 810414a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 810414e:	021a      	lsls	r2, r3, #8
 8104150:	687b      	ldr	r3, [r7, #4]
 8104152:	681b      	ldr	r3, [r3, #0]
 8104154:	430a      	orrs	r2, r1
 8104156:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 810415a:	687b      	ldr	r3, [r7, #4]
 810415c:	681b      	ldr	r3, [r3, #0]
 810415e:	4a11      	ldr	r2, [pc, #68]	; (81041a4 <HAL_FDCAN_Init+0x3c0>)
 8104160:	4293      	cmp	r3, r2
 8104162:	d107      	bne.n	8104174 <HAL_FDCAN_Init+0x390>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8104164:	687b      	ldr	r3, [r7, #4]
 8104166:	685b      	ldr	r3, [r3, #4]
 8104168:	689a      	ldr	r2, [r3, #8]
 810416a:	687b      	ldr	r3, [r7, #4]
 810416c:	685b      	ldr	r3, [r3, #4]
 810416e:	f022 0203 	bic.w	r2, r2, #3
 8104172:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8104174:	687b      	ldr	r3, [r7, #4]
 8104176:	2200      	movs	r2, #0
 8104178:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 810417c:	687b      	ldr	r3, [r7, #4]
 810417e:	2200      	movs	r2, #0
 8104180:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8104184:	687b      	ldr	r3, [r7, #4]
 8104186:	2201      	movs	r2, #1
 8104188:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 810418c:	6878      	ldr	r0, [r7, #4]
 810418e:	f000 f80b 	bl	81041a8 <FDCAN_CalcultateRamBlockAddresses>
 8104192:	4603      	mov	r3, r0
 8104194:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8104198:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 810419c:	4618      	mov	r0, r3
 810419e:	3760      	adds	r7, #96	; 0x60
 81041a0:	46bd      	mov	sp, r7
 81041a2:	bd80      	pop	{r7, pc}
 81041a4:	4000a000 	.word	0x4000a000

081041a8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 81041a8:	b480      	push	{r7}
 81041aa:	b085      	sub	sp, #20
 81041ac:	af00      	add	r7, sp, #0
 81041ae:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 81041b0:	687b      	ldr	r3, [r7, #4]
 81041b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81041b4:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 81041b6:	687b      	ldr	r3, [r7, #4]
 81041b8:	681b      	ldr	r3, [r3, #0]
 81041ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81041be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81041c2:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 81041c6:	68ba      	ldr	r2, [r7, #8]
 81041c8:	0091      	lsls	r1, r2, #2
 81041ca:	687a      	ldr	r2, [r7, #4]
 81041cc:	6812      	ldr	r2, [r2, #0]
 81041ce:	430b      	orrs	r3, r1
 81041d0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 81041d4:	687b      	ldr	r3, [r7, #4]
 81041d6:	681b      	ldr	r3, [r3, #0]
 81041d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81041dc:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 81041e0:	687b      	ldr	r3, [r7, #4]
 81041e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81041e4:	041a      	lsls	r2, r3, #16
 81041e6:	687b      	ldr	r3, [r7, #4]
 81041e8:	681b      	ldr	r3, [r3, #0]
 81041ea:	430a      	orrs	r2, r1
 81041ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 81041f0:	687b      	ldr	r3, [r7, #4]
 81041f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81041f4:	68ba      	ldr	r2, [r7, #8]
 81041f6:	4413      	add	r3, r2
 81041f8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 81041fa:	687b      	ldr	r3, [r7, #4]
 81041fc:	681b      	ldr	r3, [r3, #0]
 81041fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8104202:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8104206:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 810420a:	68ba      	ldr	r2, [r7, #8]
 810420c:	0091      	lsls	r1, r2, #2
 810420e:	687a      	ldr	r2, [r7, #4]
 8104210:	6812      	ldr	r2, [r2, #0]
 8104212:	430b      	orrs	r3, r1
 8104214:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8104218:	687b      	ldr	r3, [r7, #4]
 810421a:	681b      	ldr	r3, [r3, #0]
 810421c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8104220:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8104224:	687b      	ldr	r3, [r7, #4]
 8104226:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104228:	041a      	lsls	r2, r3, #16
 810422a:	687b      	ldr	r3, [r7, #4]
 810422c:	681b      	ldr	r3, [r3, #0]
 810422e:	430a      	orrs	r2, r1
 8104230:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8104234:	687b      	ldr	r3, [r7, #4]
 8104236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104238:	005b      	lsls	r3, r3, #1
 810423a:	68ba      	ldr	r2, [r7, #8]
 810423c:	4413      	add	r3, r2
 810423e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8104240:	687b      	ldr	r3, [r7, #4]
 8104242:	681b      	ldr	r3, [r3, #0]
 8104244:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8104248:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810424c:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8104250:	68ba      	ldr	r2, [r7, #8]
 8104252:	0091      	lsls	r1, r2, #2
 8104254:	687a      	ldr	r2, [r7, #4]
 8104256:	6812      	ldr	r2, [r2, #0]
 8104258:	430b      	orrs	r3, r1
 810425a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 810425e:	687b      	ldr	r3, [r7, #4]
 8104260:	681b      	ldr	r3, [r3, #0]
 8104262:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8104266:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 810426a:	687b      	ldr	r3, [r7, #4]
 810426c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810426e:	041a      	lsls	r2, r3, #16
 8104270:	687b      	ldr	r3, [r7, #4]
 8104272:	681b      	ldr	r3, [r3, #0]
 8104274:	430a      	orrs	r2, r1
 8104276:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 810427a:	687b      	ldr	r3, [r7, #4]
 810427c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810427e:	687a      	ldr	r2, [r7, #4]
 8104280:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8104282:	fb02 f303 	mul.w	r3, r2, r3
 8104286:	68ba      	ldr	r2, [r7, #8]
 8104288:	4413      	add	r3, r2
 810428a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 810428c:	687b      	ldr	r3, [r7, #4]
 810428e:	681b      	ldr	r3, [r3, #0]
 8104290:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104294:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8104298:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 810429c:	68ba      	ldr	r2, [r7, #8]
 810429e:	0091      	lsls	r1, r2, #2
 81042a0:	687a      	ldr	r2, [r7, #4]
 81042a2:	6812      	ldr	r2, [r2, #0]
 81042a4:	430b      	orrs	r3, r1
 81042a6:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 81042aa:	687b      	ldr	r3, [r7, #4]
 81042ac:	681b      	ldr	r3, [r3, #0]
 81042ae:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81042b2:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 81042b6:	687b      	ldr	r3, [r7, #4]
 81042b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81042ba:	041a      	lsls	r2, r3, #16
 81042bc:	687b      	ldr	r3, [r7, #4]
 81042be:	681b      	ldr	r3, [r3, #0]
 81042c0:	430a      	orrs	r2, r1
 81042c2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 81042c6:	687b      	ldr	r3, [r7, #4]
 81042c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81042ca:	687a      	ldr	r2, [r7, #4]
 81042cc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 81042ce:	fb02 f303 	mul.w	r3, r2, r3
 81042d2:	68ba      	ldr	r2, [r7, #8]
 81042d4:	4413      	add	r3, r2
 81042d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 81042d8:	687b      	ldr	r3, [r7, #4]
 81042da:	681b      	ldr	r3, [r3, #0]
 81042dc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81042e0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81042e4:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 81042e8:	68ba      	ldr	r2, [r7, #8]
 81042ea:	0091      	lsls	r1, r2, #2
 81042ec:	687a      	ldr	r2, [r7, #4]
 81042ee:	6812      	ldr	r2, [r2, #0]
 81042f0:	430b      	orrs	r3, r1
 81042f2:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 81042f6:	687b      	ldr	r3, [r7, #4]
 81042f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81042fa:	687a      	ldr	r2, [r7, #4]
 81042fc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 81042fe:	fb02 f303 	mul.w	r3, r2, r3
 8104302:	68ba      	ldr	r2, [r7, #8]
 8104304:	4413      	add	r3, r2
 8104306:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8104308:	687b      	ldr	r3, [r7, #4]
 810430a:	681b      	ldr	r3, [r3, #0]
 810430c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8104310:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8104314:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8104318:	68ba      	ldr	r2, [r7, #8]
 810431a:	0091      	lsls	r1, r2, #2
 810431c:	687a      	ldr	r2, [r7, #4]
 810431e:	6812      	ldr	r2, [r2, #0]
 8104320:	430b      	orrs	r3, r1
 8104322:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8104326:	687b      	ldr	r3, [r7, #4]
 8104328:	681b      	ldr	r3, [r3, #0]
 810432a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 810432e:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8104332:	687b      	ldr	r3, [r7, #4]
 8104334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104336:	041a      	lsls	r2, r3, #16
 8104338:	687b      	ldr	r3, [r7, #4]
 810433a:	681b      	ldr	r3, [r3, #0]
 810433c:	430a      	orrs	r2, r1
 810433e:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8104342:	687b      	ldr	r3, [r7, #4]
 8104344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104346:	005b      	lsls	r3, r3, #1
 8104348:	68ba      	ldr	r2, [r7, #8]
 810434a:	4413      	add	r3, r2
 810434c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 810434e:	687b      	ldr	r3, [r7, #4]
 8104350:	681b      	ldr	r3, [r3, #0]
 8104352:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8104356:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810435a:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 810435e:	68ba      	ldr	r2, [r7, #8]
 8104360:	0091      	lsls	r1, r2, #2
 8104362:	687a      	ldr	r2, [r7, #4]
 8104364:	6812      	ldr	r2, [r2, #0]
 8104366:	430b      	orrs	r3, r1
 8104368:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 810436c:	687b      	ldr	r3, [r7, #4]
 810436e:	681b      	ldr	r3, [r3, #0]
 8104370:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8104374:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8104378:	687b      	ldr	r3, [r7, #4]
 810437a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810437c:	041a      	lsls	r2, r3, #16
 810437e:	687b      	ldr	r3, [r7, #4]
 8104380:	681b      	ldr	r3, [r3, #0]
 8104382:	430a      	orrs	r2, r1
 8104384:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8104388:	687b      	ldr	r3, [r7, #4]
 810438a:	681b      	ldr	r3, [r3, #0]
 810438c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8104390:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8104394:	687b      	ldr	r3, [r7, #4]
 8104396:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8104398:	061a      	lsls	r2, r3, #24
 810439a:	687b      	ldr	r3, [r7, #4]
 810439c:	681b      	ldr	r3, [r3, #0]
 810439e:	430a      	orrs	r2, r1
 81043a0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 81043a4:	687b      	ldr	r3, [r7, #4]
 81043a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81043a8:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 81043ac:	f503 532c 	add.w	r3, r3, #11008	; 0x2b00
 81043b0:	009a      	lsls	r2, r3, #2
 81043b2:	687b      	ldr	r3, [r7, #4]
 81043b4:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 81043b6:	687b      	ldr	r3, [r7, #4]
 81043b8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 81043ba:	687b      	ldr	r3, [r7, #4]
 81043bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81043be:	009b      	lsls	r3, r3, #2
 81043c0:	441a      	add	r2, r3
 81043c2:	687b      	ldr	r3, [r7, #4]
 81043c4:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 81043c6:	687b      	ldr	r3, [r7, #4]
 81043c8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 81043ca:	687b      	ldr	r3, [r7, #4]
 81043cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81043ce:	00db      	lsls	r3, r3, #3
 81043d0:	441a      	add	r2, r3
 81043d2:	687b      	ldr	r3, [r7, #4]
 81043d4:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 81043d6:	687b      	ldr	r3, [r7, #4]
 81043d8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 81043da:	687b      	ldr	r3, [r7, #4]
 81043dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81043de:	6879      	ldr	r1, [r7, #4]
 81043e0:	6c49      	ldr	r1, [r1, #68]	; 0x44
 81043e2:	fb01 f303 	mul.w	r3, r1, r3
 81043e6:	009b      	lsls	r3, r3, #2
 81043e8:	441a      	add	r2, r3
 81043ea:	687b      	ldr	r3, [r7, #4]
 81043ec:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 81043ee:	687b      	ldr	r3, [r7, #4]
 81043f0:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 81043f2:	687b      	ldr	r3, [r7, #4]
 81043f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81043f6:	6879      	ldr	r1, [r7, #4]
 81043f8:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 81043fa:	fb01 f303 	mul.w	r3, r1, r3
 81043fe:	009b      	lsls	r3, r3, #2
 8104400:	441a      	add	r2, r3
 8104402:	687b      	ldr	r3, [r7, #4]
 8104404:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8104406:	687b      	ldr	r3, [r7, #4]
 8104408:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 810440a:	687b      	ldr	r3, [r7, #4]
 810440c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810440e:	6879      	ldr	r1, [r7, #4]
 8104410:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8104412:	fb01 f303 	mul.w	r3, r1, r3
 8104416:	009b      	lsls	r3, r3, #2
 8104418:	441a      	add	r2, r3
 810441a:	687b      	ldr	r3, [r7, #4]
 810441c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8104420:	687b      	ldr	r3, [r7, #4]
 8104422:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8104426:	687b      	ldr	r3, [r7, #4]
 8104428:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810442a:	00db      	lsls	r3, r3, #3
 810442c:	441a      	add	r2, r3
 810442e:	687b      	ldr	r3, [r7, #4]
 8104430:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8104434:	687b      	ldr	r3, [r7, #4]
 8104436:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 810443a:	687b      	ldr	r3, [r7, #4]
 810443c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810443e:	6879      	ldr	r1, [r7, #4]
 8104440:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8104442:	fb01 f303 	mul.w	r3, r1, r3
 8104446:	009b      	lsls	r3, r3, #2
 8104448:	441a      	add	r2, r3
 810444a:	687b      	ldr	r3, [r7, #4]
 810444c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8104450:	687b      	ldr	r3, [r7, #4]
 8104452:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8104456:	687b      	ldr	r3, [r7, #4]
 8104458:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810445a:	6879      	ldr	r1, [r7, #4]
 810445c:	6e89      	ldr	r1, [r1, #104]	; 0x68
 810445e:	fb01 f303 	mul.w	r3, r1, r3
 8104462:	009b      	lsls	r3, r3, #2
 8104464:	441a      	add	r2, r3
 8104466:	687b      	ldr	r3, [r7, #4]
 8104468:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 810446c:	687b      	ldr	r3, [r7, #4]
 810446e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8104472:	4a14      	ldr	r2, [pc, #80]	; (81044c4 <FDCAN_CalcultateRamBlockAddresses+0x31c>)
 8104474:	4293      	cmp	r3, r2
 8104476:	d90d      	bls.n	8104494 <FDCAN_CalcultateRamBlockAddresses+0x2ec>
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8104478:	687b      	ldr	r3, [r7, #4]
 810447a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 810447e:	f043 0220 	orr.w	r2, r3, #32
 8104482:	687b      	ldr	r3, [r7, #4]
 8104484:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8104488:	687b      	ldr	r3, [r7, #4]
 810448a:	2203      	movs	r2, #3
 810448c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8104490:	2301      	movs	r3, #1
 8104492:	e010      	b.n	81044b6 <FDCAN_CalcultateRamBlockAddresses+0x30e>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8104494:	687b      	ldr	r3, [r7, #4]
 8104496:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8104498:	60fb      	str	r3, [r7, #12]
 810449a:	e005      	b.n	81044a8 <FDCAN_CalcultateRamBlockAddresses+0x300>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 810449c:	68fb      	ldr	r3, [r7, #12]
 810449e:	2200      	movs	r2, #0
 81044a0:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 81044a2:	68fb      	ldr	r3, [r7, #12]
 81044a4:	3304      	adds	r3, #4
 81044a6:	60fb      	str	r3, [r7, #12]
 81044a8:	687b      	ldr	r3, [r7, #4]
 81044aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81044ae:	68fa      	ldr	r2, [r7, #12]
 81044b0:	429a      	cmp	r2, r3
 81044b2:	d3f3      	bcc.n	810449c <FDCAN_CalcultateRamBlockAddresses+0x2f4>
    }
  }

  /* Return function status */
  return HAL_OK;
 81044b4:	2300      	movs	r3, #0
}
 81044b6:	4618      	mov	r0, r3
 81044b8:	3714      	adds	r7, #20
 81044ba:	46bd      	mov	sp, r7
 81044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81044c0:	4770      	bx	lr
 81044c2:	bf00      	nop
 81044c4:	4000d3fc 	.word	0x4000d3fc

081044c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 81044c8:	b480      	push	{r7}
 81044ca:	b089      	sub	sp, #36	; 0x24
 81044cc:	af00      	add	r7, sp, #0
 81044ce:	6078      	str	r0, [r7, #4]
 81044d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 81044d2:	2300      	movs	r3, #0
 81044d4:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 81044d6:	4b89      	ldr	r3, [pc, #548]	; (81046fc <HAL_GPIO_Init+0x234>)
 81044d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81044da:	e194      	b.n	8104806 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 81044dc:	683b      	ldr	r3, [r7, #0]
 81044de:	681a      	ldr	r2, [r3, #0]
 81044e0:	2101      	movs	r1, #1
 81044e2:	69fb      	ldr	r3, [r7, #28]
 81044e4:	fa01 f303 	lsl.w	r3, r1, r3
 81044e8:	4013      	ands	r3, r2
 81044ea:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 81044ec:	693b      	ldr	r3, [r7, #16]
 81044ee:	2b00      	cmp	r3, #0
 81044f0:	f000 8186 	beq.w	8104800 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 81044f4:	683b      	ldr	r3, [r7, #0]
 81044f6:	685b      	ldr	r3, [r3, #4]
 81044f8:	2b01      	cmp	r3, #1
 81044fa:	d00b      	beq.n	8104514 <HAL_GPIO_Init+0x4c>
 81044fc:	683b      	ldr	r3, [r7, #0]
 81044fe:	685b      	ldr	r3, [r3, #4]
 8104500:	2b02      	cmp	r3, #2
 8104502:	d007      	beq.n	8104514 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8104504:	683b      	ldr	r3, [r7, #0]
 8104506:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8104508:	2b11      	cmp	r3, #17
 810450a:	d003      	beq.n	8104514 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 810450c:	683b      	ldr	r3, [r7, #0]
 810450e:	685b      	ldr	r3, [r3, #4]
 8104510:	2b12      	cmp	r3, #18
 8104512:	d130      	bne.n	8104576 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8104514:	687b      	ldr	r3, [r7, #4]
 8104516:	689b      	ldr	r3, [r3, #8]
 8104518:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 810451a:	69fb      	ldr	r3, [r7, #28]
 810451c:	005b      	lsls	r3, r3, #1
 810451e:	2203      	movs	r2, #3
 8104520:	fa02 f303 	lsl.w	r3, r2, r3
 8104524:	43db      	mvns	r3, r3
 8104526:	69ba      	ldr	r2, [r7, #24]
 8104528:	4013      	ands	r3, r2
 810452a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 810452c:	683b      	ldr	r3, [r7, #0]
 810452e:	68da      	ldr	r2, [r3, #12]
 8104530:	69fb      	ldr	r3, [r7, #28]
 8104532:	005b      	lsls	r3, r3, #1
 8104534:	fa02 f303 	lsl.w	r3, r2, r3
 8104538:	69ba      	ldr	r2, [r7, #24]
 810453a:	4313      	orrs	r3, r2
 810453c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 810453e:	687b      	ldr	r3, [r7, #4]
 8104540:	69ba      	ldr	r2, [r7, #24]
 8104542:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8104544:	687b      	ldr	r3, [r7, #4]
 8104546:	685b      	ldr	r3, [r3, #4]
 8104548:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 810454a:	2201      	movs	r2, #1
 810454c:	69fb      	ldr	r3, [r7, #28]
 810454e:	fa02 f303 	lsl.w	r3, r2, r3
 8104552:	43db      	mvns	r3, r3
 8104554:	69ba      	ldr	r2, [r7, #24]
 8104556:	4013      	ands	r3, r2
 8104558:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 810455a:	683b      	ldr	r3, [r7, #0]
 810455c:	685b      	ldr	r3, [r3, #4]
 810455e:	091b      	lsrs	r3, r3, #4
 8104560:	f003 0201 	and.w	r2, r3, #1
 8104564:	69fb      	ldr	r3, [r7, #28]
 8104566:	fa02 f303 	lsl.w	r3, r2, r3
 810456a:	69ba      	ldr	r2, [r7, #24]
 810456c:	4313      	orrs	r3, r2
 810456e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8104570:	687b      	ldr	r3, [r7, #4]
 8104572:	69ba      	ldr	r2, [r7, #24]
 8104574:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8104576:	687b      	ldr	r3, [r7, #4]
 8104578:	68db      	ldr	r3, [r3, #12]
 810457a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 810457c:	69fb      	ldr	r3, [r7, #28]
 810457e:	005b      	lsls	r3, r3, #1
 8104580:	2203      	movs	r2, #3
 8104582:	fa02 f303 	lsl.w	r3, r2, r3
 8104586:	43db      	mvns	r3, r3
 8104588:	69ba      	ldr	r2, [r7, #24]
 810458a:	4013      	ands	r3, r2
 810458c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 810458e:	683b      	ldr	r3, [r7, #0]
 8104590:	689a      	ldr	r2, [r3, #8]
 8104592:	69fb      	ldr	r3, [r7, #28]
 8104594:	005b      	lsls	r3, r3, #1
 8104596:	fa02 f303 	lsl.w	r3, r2, r3
 810459a:	69ba      	ldr	r2, [r7, #24]
 810459c:	4313      	orrs	r3, r2
 810459e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 81045a0:	687b      	ldr	r3, [r7, #4]
 81045a2:	69ba      	ldr	r2, [r7, #24]
 81045a4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 81045a6:	683b      	ldr	r3, [r7, #0]
 81045a8:	685b      	ldr	r3, [r3, #4]
 81045aa:	2b02      	cmp	r3, #2
 81045ac:	d003      	beq.n	81045b6 <HAL_GPIO_Init+0xee>
 81045ae:	683b      	ldr	r3, [r7, #0]
 81045b0:	685b      	ldr	r3, [r3, #4]
 81045b2:	2b12      	cmp	r3, #18
 81045b4:	d123      	bne.n	81045fe <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 81045b6:	69fb      	ldr	r3, [r7, #28]
 81045b8:	08da      	lsrs	r2, r3, #3
 81045ba:	687b      	ldr	r3, [r7, #4]
 81045bc:	3208      	adds	r2, #8
 81045be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81045c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81045c4:	69fb      	ldr	r3, [r7, #28]
 81045c6:	f003 0307 	and.w	r3, r3, #7
 81045ca:	009b      	lsls	r3, r3, #2
 81045cc:	220f      	movs	r2, #15
 81045ce:	fa02 f303 	lsl.w	r3, r2, r3
 81045d2:	43db      	mvns	r3, r3
 81045d4:	69ba      	ldr	r2, [r7, #24]
 81045d6:	4013      	ands	r3, r2
 81045d8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 81045da:	683b      	ldr	r3, [r7, #0]
 81045dc:	691a      	ldr	r2, [r3, #16]
 81045de:	69fb      	ldr	r3, [r7, #28]
 81045e0:	f003 0307 	and.w	r3, r3, #7
 81045e4:	009b      	lsls	r3, r3, #2
 81045e6:	fa02 f303 	lsl.w	r3, r2, r3
 81045ea:	69ba      	ldr	r2, [r7, #24]
 81045ec:	4313      	orrs	r3, r2
 81045ee:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 81045f0:	69fb      	ldr	r3, [r7, #28]
 81045f2:	08da      	lsrs	r2, r3, #3
 81045f4:	687b      	ldr	r3, [r7, #4]
 81045f6:	3208      	adds	r2, #8
 81045f8:	69b9      	ldr	r1, [r7, #24]
 81045fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 81045fe:	687b      	ldr	r3, [r7, #4]
 8104600:	681b      	ldr	r3, [r3, #0]
 8104602:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8104604:	69fb      	ldr	r3, [r7, #28]
 8104606:	005b      	lsls	r3, r3, #1
 8104608:	2203      	movs	r2, #3
 810460a:	fa02 f303 	lsl.w	r3, r2, r3
 810460e:	43db      	mvns	r3, r3
 8104610:	69ba      	ldr	r2, [r7, #24]
 8104612:	4013      	ands	r3, r2
 8104614:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8104616:	683b      	ldr	r3, [r7, #0]
 8104618:	685b      	ldr	r3, [r3, #4]
 810461a:	f003 0203 	and.w	r2, r3, #3
 810461e:	69fb      	ldr	r3, [r7, #28]
 8104620:	005b      	lsls	r3, r3, #1
 8104622:	fa02 f303 	lsl.w	r3, r2, r3
 8104626:	69ba      	ldr	r2, [r7, #24]
 8104628:	4313      	orrs	r3, r2
 810462a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 810462c:	687b      	ldr	r3, [r7, #4]
 810462e:	69ba      	ldr	r2, [r7, #24]
 8104630:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8104632:	683b      	ldr	r3, [r7, #0]
 8104634:	685b      	ldr	r3, [r3, #4]
 8104636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 810463a:	2b00      	cmp	r3, #0
 810463c:	f000 80e0 	beq.w	8104800 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8104640:	4b2f      	ldr	r3, [pc, #188]	; (8104700 <HAL_GPIO_Init+0x238>)
 8104642:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8104646:	4a2e      	ldr	r2, [pc, #184]	; (8104700 <HAL_GPIO_Init+0x238>)
 8104648:	f043 0302 	orr.w	r3, r3, #2
 810464c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8104650:	4b2b      	ldr	r3, [pc, #172]	; (8104700 <HAL_GPIO_Init+0x238>)
 8104652:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8104656:	f003 0302 	and.w	r3, r3, #2
 810465a:	60fb      	str	r3, [r7, #12]
 810465c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 810465e:	4a29      	ldr	r2, [pc, #164]	; (8104704 <HAL_GPIO_Init+0x23c>)
 8104660:	69fb      	ldr	r3, [r7, #28]
 8104662:	089b      	lsrs	r3, r3, #2
 8104664:	3302      	adds	r3, #2
 8104666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 810466a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 810466c:	69fb      	ldr	r3, [r7, #28]
 810466e:	f003 0303 	and.w	r3, r3, #3
 8104672:	009b      	lsls	r3, r3, #2
 8104674:	220f      	movs	r2, #15
 8104676:	fa02 f303 	lsl.w	r3, r2, r3
 810467a:	43db      	mvns	r3, r3
 810467c:	69ba      	ldr	r2, [r7, #24]
 810467e:	4013      	ands	r3, r2
 8104680:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8104682:	687b      	ldr	r3, [r7, #4]
 8104684:	4a20      	ldr	r2, [pc, #128]	; (8104708 <HAL_GPIO_Init+0x240>)
 8104686:	4293      	cmp	r3, r2
 8104688:	d052      	beq.n	8104730 <HAL_GPIO_Init+0x268>
 810468a:	687b      	ldr	r3, [r7, #4]
 810468c:	4a1f      	ldr	r2, [pc, #124]	; (810470c <HAL_GPIO_Init+0x244>)
 810468e:	4293      	cmp	r3, r2
 8104690:	d031      	beq.n	81046f6 <HAL_GPIO_Init+0x22e>
 8104692:	687b      	ldr	r3, [r7, #4]
 8104694:	4a1e      	ldr	r2, [pc, #120]	; (8104710 <HAL_GPIO_Init+0x248>)
 8104696:	4293      	cmp	r3, r2
 8104698:	d02b      	beq.n	81046f2 <HAL_GPIO_Init+0x22a>
 810469a:	687b      	ldr	r3, [r7, #4]
 810469c:	4a1d      	ldr	r2, [pc, #116]	; (8104714 <HAL_GPIO_Init+0x24c>)
 810469e:	4293      	cmp	r3, r2
 81046a0:	d025      	beq.n	81046ee <HAL_GPIO_Init+0x226>
 81046a2:	687b      	ldr	r3, [r7, #4]
 81046a4:	4a1c      	ldr	r2, [pc, #112]	; (8104718 <HAL_GPIO_Init+0x250>)
 81046a6:	4293      	cmp	r3, r2
 81046a8:	d01f      	beq.n	81046ea <HAL_GPIO_Init+0x222>
 81046aa:	687b      	ldr	r3, [r7, #4]
 81046ac:	4a1b      	ldr	r2, [pc, #108]	; (810471c <HAL_GPIO_Init+0x254>)
 81046ae:	4293      	cmp	r3, r2
 81046b0:	d019      	beq.n	81046e6 <HAL_GPIO_Init+0x21e>
 81046b2:	687b      	ldr	r3, [r7, #4]
 81046b4:	4a1a      	ldr	r2, [pc, #104]	; (8104720 <HAL_GPIO_Init+0x258>)
 81046b6:	4293      	cmp	r3, r2
 81046b8:	d013      	beq.n	81046e2 <HAL_GPIO_Init+0x21a>
 81046ba:	687b      	ldr	r3, [r7, #4]
 81046bc:	4a19      	ldr	r2, [pc, #100]	; (8104724 <HAL_GPIO_Init+0x25c>)
 81046be:	4293      	cmp	r3, r2
 81046c0:	d00d      	beq.n	81046de <HAL_GPIO_Init+0x216>
 81046c2:	687b      	ldr	r3, [r7, #4]
 81046c4:	4a18      	ldr	r2, [pc, #96]	; (8104728 <HAL_GPIO_Init+0x260>)
 81046c6:	4293      	cmp	r3, r2
 81046c8:	d007      	beq.n	81046da <HAL_GPIO_Init+0x212>
 81046ca:	687b      	ldr	r3, [r7, #4]
 81046cc:	4a17      	ldr	r2, [pc, #92]	; (810472c <HAL_GPIO_Init+0x264>)
 81046ce:	4293      	cmp	r3, r2
 81046d0:	d101      	bne.n	81046d6 <HAL_GPIO_Init+0x20e>
 81046d2:	2309      	movs	r3, #9
 81046d4:	e02d      	b.n	8104732 <HAL_GPIO_Init+0x26a>
 81046d6:	230a      	movs	r3, #10
 81046d8:	e02b      	b.n	8104732 <HAL_GPIO_Init+0x26a>
 81046da:	2308      	movs	r3, #8
 81046dc:	e029      	b.n	8104732 <HAL_GPIO_Init+0x26a>
 81046de:	2307      	movs	r3, #7
 81046e0:	e027      	b.n	8104732 <HAL_GPIO_Init+0x26a>
 81046e2:	2306      	movs	r3, #6
 81046e4:	e025      	b.n	8104732 <HAL_GPIO_Init+0x26a>
 81046e6:	2305      	movs	r3, #5
 81046e8:	e023      	b.n	8104732 <HAL_GPIO_Init+0x26a>
 81046ea:	2304      	movs	r3, #4
 81046ec:	e021      	b.n	8104732 <HAL_GPIO_Init+0x26a>
 81046ee:	2303      	movs	r3, #3
 81046f0:	e01f      	b.n	8104732 <HAL_GPIO_Init+0x26a>
 81046f2:	2302      	movs	r3, #2
 81046f4:	e01d      	b.n	8104732 <HAL_GPIO_Init+0x26a>
 81046f6:	2301      	movs	r3, #1
 81046f8:	e01b      	b.n	8104732 <HAL_GPIO_Init+0x26a>
 81046fa:	bf00      	nop
 81046fc:	580000c0 	.word	0x580000c0
 8104700:	58024400 	.word	0x58024400
 8104704:	58000400 	.word	0x58000400
 8104708:	58020000 	.word	0x58020000
 810470c:	58020400 	.word	0x58020400
 8104710:	58020800 	.word	0x58020800
 8104714:	58020c00 	.word	0x58020c00
 8104718:	58021000 	.word	0x58021000
 810471c:	58021400 	.word	0x58021400
 8104720:	58021800 	.word	0x58021800
 8104724:	58021c00 	.word	0x58021c00
 8104728:	58022000 	.word	0x58022000
 810472c:	58022400 	.word	0x58022400
 8104730:	2300      	movs	r3, #0
 8104732:	69fa      	ldr	r2, [r7, #28]
 8104734:	f002 0203 	and.w	r2, r2, #3
 8104738:	0092      	lsls	r2, r2, #2
 810473a:	4093      	lsls	r3, r2
 810473c:	69ba      	ldr	r2, [r7, #24]
 810473e:	4313      	orrs	r3, r2
 8104740:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8104742:	4938      	ldr	r1, [pc, #224]	; (8104824 <HAL_GPIO_Init+0x35c>)
 8104744:	69fb      	ldr	r3, [r7, #28]
 8104746:	089b      	lsrs	r3, r3, #2
 8104748:	3302      	adds	r3, #2
 810474a:	69ba      	ldr	r2, [r7, #24]
 810474c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8104750:	697b      	ldr	r3, [r7, #20]
 8104752:	681b      	ldr	r3, [r3, #0]
 8104754:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104756:	693b      	ldr	r3, [r7, #16]
 8104758:	43db      	mvns	r3, r3
 810475a:	69ba      	ldr	r2, [r7, #24]
 810475c:	4013      	ands	r3, r2
 810475e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8104760:	683b      	ldr	r3, [r7, #0]
 8104762:	685b      	ldr	r3, [r3, #4]
 8104764:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8104768:	2b00      	cmp	r3, #0
 810476a:	d003      	beq.n	8104774 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 810476c:	69ba      	ldr	r2, [r7, #24]
 810476e:	693b      	ldr	r3, [r7, #16]
 8104770:	4313      	orrs	r3, r2
 8104772:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8104774:	697b      	ldr	r3, [r7, #20]
 8104776:	69ba      	ldr	r2, [r7, #24]
 8104778:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 810477a:	697b      	ldr	r3, [r7, #20]
 810477c:	685b      	ldr	r3, [r3, #4]
 810477e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104780:	693b      	ldr	r3, [r7, #16]
 8104782:	43db      	mvns	r3, r3
 8104784:	69ba      	ldr	r2, [r7, #24]
 8104786:	4013      	ands	r3, r2
 8104788:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 810478a:	683b      	ldr	r3, [r7, #0]
 810478c:	685b      	ldr	r3, [r3, #4]
 810478e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8104792:	2b00      	cmp	r3, #0
 8104794:	d003      	beq.n	810479e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8104796:	69ba      	ldr	r2, [r7, #24]
 8104798:	693b      	ldr	r3, [r7, #16]
 810479a:	4313      	orrs	r3, r2
 810479c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 810479e:	697b      	ldr	r3, [r7, #20]
 81047a0:	69ba      	ldr	r2, [r7, #24]
 81047a2:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81047a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81047a8:	681b      	ldr	r3, [r3, #0]
 81047aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81047ac:	693b      	ldr	r3, [r7, #16]
 81047ae:	43db      	mvns	r3, r3
 81047b0:	69ba      	ldr	r2, [r7, #24]
 81047b2:	4013      	ands	r3, r2
 81047b4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 81047b6:	683b      	ldr	r3, [r7, #0]
 81047b8:	685b      	ldr	r3, [r3, #4]
 81047ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 81047be:	2b00      	cmp	r3, #0
 81047c0:	d003      	beq.n	81047ca <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 81047c2:	69ba      	ldr	r2, [r7, #24]
 81047c4:	693b      	ldr	r3, [r7, #16]
 81047c6:	4313      	orrs	r3, r2
 81047c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 81047ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 81047ce:	69bb      	ldr	r3, [r7, #24]
 81047d0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 81047d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81047d6:	685b      	ldr	r3, [r3, #4]
 81047d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81047da:	693b      	ldr	r3, [r7, #16]
 81047dc:	43db      	mvns	r3, r3
 81047de:	69ba      	ldr	r2, [r7, #24]
 81047e0:	4013      	ands	r3, r2
 81047e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 81047e4:	683b      	ldr	r3, [r7, #0]
 81047e6:	685b      	ldr	r3, [r3, #4]
 81047e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81047ec:	2b00      	cmp	r3, #0
 81047ee:	d003      	beq.n	81047f8 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 81047f0:	69ba      	ldr	r2, [r7, #24]
 81047f2:	693b      	ldr	r3, [r7, #16]
 81047f4:	4313      	orrs	r3, r2
 81047f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 81047f8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 81047fc:	69bb      	ldr	r3, [r7, #24]
 81047fe:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8104800:	69fb      	ldr	r3, [r7, #28]
 8104802:	3301      	adds	r3, #1
 8104804:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8104806:	683b      	ldr	r3, [r7, #0]
 8104808:	681a      	ldr	r2, [r3, #0]
 810480a:	69fb      	ldr	r3, [r7, #28]
 810480c:	fa22 f303 	lsr.w	r3, r2, r3
 8104810:	2b00      	cmp	r3, #0
 8104812:	f47f ae63 	bne.w	81044dc <HAL_GPIO_Init+0x14>
  }
}
 8104816:	bf00      	nop
 8104818:	3724      	adds	r7, #36	; 0x24
 810481a:	46bd      	mov	sp, r7
 810481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104820:	4770      	bx	lr
 8104822:	bf00      	nop
 8104824:	58000400 	.word	0x58000400

08104828 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8104828:	b480      	push	{r7}
 810482a:	b083      	sub	sp, #12
 810482c:	af00      	add	r7, sp, #0
 810482e:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8104830:	4b05      	ldr	r3, [pc, #20]	; (8104848 <HAL_HSEM_ActivateNotification+0x20>)
 8104832:	681a      	ldr	r2, [r3, #0]
 8104834:	4904      	ldr	r1, [pc, #16]	; (8104848 <HAL_HSEM_ActivateNotification+0x20>)
 8104836:	687b      	ldr	r3, [r7, #4]
 8104838:	4313      	orrs	r3, r2
 810483a:	600b      	str	r3, [r1, #0]
#endif
}
 810483c:	bf00      	nop
 810483e:	370c      	adds	r7, #12
 8104840:	46bd      	mov	sp, r7
 8104842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104846:	4770      	bx	lr
 8104848:	58026510 	.word	0x58026510

0810484c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 810484c:	b580      	push	{r7, lr}
 810484e:	b082      	sub	sp, #8
 8104850:	af00      	add	r7, sp, #0
 8104852:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8104854:	687b      	ldr	r3, [r7, #4]
 8104856:	2b00      	cmp	r3, #0
 8104858:	d101      	bne.n	810485e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 810485a:	2301      	movs	r3, #1
 810485c:	e081      	b.n	8104962 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 810485e:	687b      	ldr	r3, [r7, #4]
 8104860:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8104864:	b2db      	uxtb	r3, r3
 8104866:	2b00      	cmp	r3, #0
 8104868:	d106      	bne.n	8104878 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 810486a:	687b      	ldr	r3, [r7, #4]
 810486c:	2200      	movs	r2, #0
 810486e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8104872:	6878      	ldr	r0, [r7, #4]
 8104874:	f7fc fd46 	bl	8101304 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8104878:	687b      	ldr	r3, [r7, #4]
 810487a:	2224      	movs	r2, #36	; 0x24
 810487c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8104880:	687b      	ldr	r3, [r7, #4]
 8104882:	681b      	ldr	r3, [r3, #0]
 8104884:	681a      	ldr	r2, [r3, #0]
 8104886:	687b      	ldr	r3, [r7, #4]
 8104888:	681b      	ldr	r3, [r3, #0]
 810488a:	f022 0201 	bic.w	r2, r2, #1
 810488e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8104890:	687b      	ldr	r3, [r7, #4]
 8104892:	685a      	ldr	r2, [r3, #4]
 8104894:	687b      	ldr	r3, [r7, #4]
 8104896:	681b      	ldr	r3, [r3, #0]
 8104898:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 810489c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 810489e:	687b      	ldr	r3, [r7, #4]
 81048a0:	681b      	ldr	r3, [r3, #0]
 81048a2:	689a      	ldr	r2, [r3, #8]
 81048a4:	687b      	ldr	r3, [r7, #4]
 81048a6:	681b      	ldr	r3, [r3, #0]
 81048a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 81048ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 81048ae:	687b      	ldr	r3, [r7, #4]
 81048b0:	68db      	ldr	r3, [r3, #12]
 81048b2:	2b01      	cmp	r3, #1
 81048b4:	d107      	bne.n	81048c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 81048b6:	687b      	ldr	r3, [r7, #4]
 81048b8:	689a      	ldr	r2, [r3, #8]
 81048ba:	687b      	ldr	r3, [r7, #4]
 81048bc:	681b      	ldr	r3, [r3, #0]
 81048be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 81048c2:	609a      	str	r2, [r3, #8]
 81048c4:	e006      	b.n	81048d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 81048c6:	687b      	ldr	r3, [r7, #4]
 81048c8:	689a      	ldr	r2, [r3, #8]
 81048ca:	687b      	ldr	r3, [r7, #4]
 81048cc:	681b      	ldr	r3, [r3, #0]
 81048ce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 81048d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 81048d4:	687b      	ldr	r3, [r7, #4]
 81048d6:	68db      	ldr	r3, [r3, #12]
 81048d8:	2b02      	cmp	r3, #2
 81048da:	d104      	bne.n	81048e6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 81048dc:	687b      	ldr	r3, [r7, #4]
 81048de:	681b      	ldr	r3, [r3, #0]
 81048e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 81048e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 81048e6:	687b      	ldr	r3, [r7, #4]
 81048e8:	681b      	ldr	r3, [r3, #0]
 81048ea:	685b      	ldr	r3, [r3, #4]
 81048ec:	687a      	ldr	r2, [r7, #4]
 81048ee:	6812      	ldr	r2, [r2, #0]
 81048f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81048f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 81048f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 81048fa:	687b      	ldr	r3, [r7, #4]
 81048fc:	681b      	ldr	r3, [r3, #0]
 81048fe:	68da      	ldr	r2, [r3, #12]
 8104900:	687b      	ldr	r3, [r7, #4]
 8104902:	681b      	ldr	r3, [r3, #0]
 8104904:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8104908:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 810490a:	687b      	ldr	r3, [r7, #4]
 810490c:	691a      	ldr	r2, [r3, #16]
 810490e:	687b      	ldr	r3, [r7, #4]
 8104910:	695b      	ldr	r3, [r3, #20]
 8104912:	ea42 0103 	orr.w	r1, r2, r3
 8104916:	687b      	ldr	r3, [r7, #4]
 8104918:	699b      	ldr	r3, [r3, #24]
 810491a:	021a      	lsls	r2, r3, #8
 810491c:	687b      	ldr	r3, [r7, #4]
 810491e:	681b      	ldr	r3, [r3, #0]
 8104920:	430a      	orrs	r2, r1
 8104922:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8104924:	687b      	ldr	r3, [r7, #4]
 8104926:	69d9      	ldr	r1, [r3, #28]
 8104928:	687b      	ldr	r3, [r7, #4]
 810492a:	6a1a      	ldr	r2, [r3, #32]
 810492c:	687b      	ldr	r3, [r7, #4]
 810492e:	681b      	ldr	r3, [r3, #0]
 8104930:	430a      	orrs	r2, r1
 8104932:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8104934:	687b      	ldr	r3, [r7, #4]
 8104936:	681b      	ldr	r3, [r3, #0]
 8104938:	681a      	ldr	r2, [r3, #0]
 810493a:	687b      	ldr	r3, [r7, #4]
 810493c:	681b      	ldr	r3, [r3, #0]
 810493e:	f042 0201 	orr.w	r2, r2, #1
 8104942:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8104944:	687b      	ldr	r3, [r7, #4]
 8104946:	2200      	movs	r2, #0
 8104948:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 810494a:	687b      	ldr	r3, [r7, #4]
 810494c:	2220      	movs	r2, #32
 810494e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8104952:	687b      	ldr	r3, [r7, #4]
 8104954:	2200      	movs	r2, #0
 8104956:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8104958:	687b      	ldr	r3, [r7, #4]
 810495a:	2200      	movs	r2, #0
 810495c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8104960:	2300      	movs	r3, #0
}
 8104962:	4618      	mov	r0, r3
 8104964:	3708      	adds	r7, #8
 8104966:	46bd      	mov	sp, r7
 8104968:	bd80      	pop	{r7, pc}

0810496a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 810496a:	b480      	push	{r7}
 810496c:	b083      	sub	sp, #12
 810496e:	af00      	add	r7, sp, #0
 8104970:	6078      	str	r0, [r7, #4]
 8104972:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8104974:	687b      	ldr	r3, [r7, #4]
 8104976:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 810497a:	b2db      	uxtb	r3, r3
 810497c:	2b20      	cmp	r3, #32
 810497e:	d138      	bne.n	81049f2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8104980:	687b      	ldr	r3, [r7, #4]
 8104982:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8104986:	2b01      	cmp	r3, #1
 8104988:	d101      	bne.n	810498e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 810498a:	2302      	movs	r3, #2
 810498c:	e032      	b.n	81049f4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 810498e:	687b      	ldr	r3, [r7, #4]
 8104990:	2201      	movs	r2, #1
 8104992:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8104996:	687b      	ldr	r3, [r7, #4]
 8104998:	2224      	movs	r2, #36	; 0x24
 810499a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 810499e:	687b      	ldr	r3, [r7, #4]
 81049a0:	681b      	ldr	r3, [r3, #0]
 81049a2:	681a      	ldr	r2, [r3, #0]
 81049a4:	687b      	ldr	r3, [r7, #4]
 81049a6:	681b      	ldr	r3, [r3, #0]
 81049a8:	f022 0201 	bic.w	r2, r2, #1
 81049ac:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 81049ae:	687b      	ldr	r3, [r7, #4]
 81049b0:	681b      	ldr	r3, [r3, #0]
 81049b2:	681a      	ldr	r2, [r3, #0]
 81049b4:	687b      	ldr	r3, [r7, #4]
 81049b6:	681b      	ldr	r3, [r3, #0]
 81049b8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 81049bc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 81049be:	687b      	ldr	r3, [r7, #4]
 81049c0:	681b      	ldr	r3, [r3, #0]
 81049c2:	6819      	ldr	r1, [r3, #0]
 81049c4:	687b      	ldr	r3, [r7, #4]
 81049c6:	681b      	ldr	r3, [r3, #0]
 81049c8:	683a      	ldr	r2, [r7, #0]
 81049ca:	430a      	orrs	r2, r1
 81049cc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 81049ce:	687b      	ldr	r3, [r7, #4]
 81049d0:	681b      	ldr	r3, [r3, #0]
 81049d2:	681a      	ldr	r2, [r3, #0]
 81049d4:	687b      	ldr	r3, [r7, #4]
 81049d6:	681b      	ldr	r3, [r3, #0]
 81049d8:	f042 0201 	orr.w	r2, r2, #1
 81049dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 81049de:	687b      	ldr	r3, [r7, #4]
 81049e0:	2220      	movs	r2, #32
 81049e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81049e6:	687b      	ldr	r3, [r7, #4]
 81049e8:	2200      	movs	r2, #0
 81049ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 81049ee:	2300      	movs	r3, #0
 81049f0:	e000      	b.n	81049f4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 81049f2:	2302      	movs	r3, #2
  }
}
 81049f4:	4618      	mov	r0, r3
 81049f6:	370c      	adds	r7, #12
 81049f8:	46bd      	mov	sp, r7
 81049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81049fe:	4770      	bx	lr

08104a00 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8104a00:	b480      	push	{r7}
 8104a02:	b085      	sub	sp, #20
 8104a04:	af00      	add	r7, sp, #0
 8104a06:	6078      	str	r0, [r7, #4]
 8104a08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8104a0a:	687b      	ldr	r3, [r7, #4]
 8104a0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8104a10:	b2db      	uxtb	r3, r3
 8104a12:	2b20      	cmp	r3, #32
 8104a14:	d139      	bne.n	8104a8a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8104a16:	687b      	ldr	r3, [r7, #4]
 8104a18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8104a1c:	2b01      	cmp	r3, #1
 8104a1e:	d101      	bne.n	8104a24 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8104a20:	2302      	movs	r3, #2
 8104a22:	e033      	b.n	8104a8c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8104a24:	687b      	ldr	r3, [r7, #4]
 8104a26:	2201      	movs	r2, #1
 8104a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8104a2c:	687b      	ldr	r3, [r7, #4]
 8104a2e:	2224      	movs	r2, #36	; 0x24
 8104a30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8104a34:	687b      	ldr	r3, [r7, #4]
 8104a36:	681b      	ldr	r3, [r3, #0]
 8104a38:	681a      	ldr	r2, [r3, #0]
 8104a3a:	687b      	ldr	r3, [r7, #4]
 8104a3c:	681b      	ldr	r3, [r3, #0]
 8104a3e:	f022 0201 	bic.w	r2, r2, #1
 8104a42:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8104a44:	687b      	ldr	r3, [r7, #4]
 8104a46:	681b      	ldr	r3, [r3, #0]
 8104a48:	681b      	ldr	r3, [r3, #0]
 8104a4a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8104a4c:	68fb      	ldr	r3, [r7, #12]
 8104a4e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8104a52:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8104a54:	683b      	ldr	r3, [r7, #0]
 8104a56:	021b      	lsls	r3, r3, #8
 8104a58:	68fa      	ldr	r2, [r7, #12]
 8104a5a:	4313      	orrs	r3, r2
 8104a5c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8104a5e:	687b      	ldr	r3, [r7, #4]
 8104a60:	681b      	ldr	r3, [r3, #0]
 8104a62:	68fa      	ldr	r2, [r7, #12]
 8104a64:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8104a66:	687b      	ldr	r3, [r7, #4]
 8104a68:	681b      	ldr	r3, [r3, #0]
 8104a6a:	681a      	ldr	r2, [r3, #0]
 8104a6c:	687b      	ldr	r3, [r7, #4]
 8104a6e:	681b      	ldr	r3, [r3, #0]
 8104a70:	f042 0201 	orr.w	r2, r2, #1
 8104a74:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8104a76:	687b      	ldr	r3, [r7, #4]
 8104a78:	2220      	movs	r2, #32
 8104a7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8104a7e:	687b      	ldr	r3, [r7, #4]
 8104a80:	2200      	movs	r2, #0
 8104a82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8104a86:	2300      	movs	r3, #0
 8104a88:	e000      	b.n	8104a8c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8104a8a:	2302      	movs	r3, #2
  }
}
 8104a8c:	4618      	mov	r0, r3
 8104a8e:	3714      	adds	r7, #20
 8104a90:	46bd      	mov	sp, r7
 8104a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104a96:	4770      	bx	lr

08104a98 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8104a98:	b480      	push	{r7}
 8104a9a:	b085      	sub	sp, #20
 8104a9c:	af00      	add	r7, sp, #0
 8104a9e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8104aa0:	4b0d      	ldr	r3, [pc, #52]	; (8104ad8 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8104aa2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8104aa6:	4a0c      	ldr	r2, [pc, #48]	; (8104ad8 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8104aa8:	f043 0302 	orr.w	r3, r3, #2
 8104aac:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8104ab0:	4b09      	ldr	r3, [pc, #36]	; (8104ad8 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8104ab2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8104ab6:	f003 0302 	and.w	r3, r3, #2
 8104aba:	60fb      	str	r3, [r7, #12]
 8104abc:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8104abe:	4b07      	ldr	r3, [pc, #28]	; (8104adc <HAL_I2CEx_EnableFastModePlus+0x44>)
 8104ac0:	685a      	ldr	r2, [r3, #4]
 8104ac2:	4906      	ldr	r1, [pc, #24]	; (8104adc <HAL_I2CEx_EnableFastModePlus+0x44>)
 8104ac4:	687b      	ldr	r3, [r7, #4]
 8104ac6:	4313      	orrs	r3, r2
 8104ac8:	604b      	str	r3, [r1, #4]
}
 8104aca:	bf00      	nop
 8104acc:	3714      	adds	r7, #20
 8104ace:	46bd      	mov	sp, r7
 8104ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104ad4:	4770      	bx	lr
 8104ad6:	bf00      	nop
 8104ad8:	58024400 	.word	0x58024400
 8104adc:	58000400 	.word	0x58000400

08104ae0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8104ae0:	b580      	push	{r7, lr}
 8104ae2:	b084      	sub	sp, #16
 8104ae4:	af00      	add	r7, sp, #0
 8104ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8104ae8:	687b      	ldr	r3, [r7, #4]
 8104aea:	2b00      	cmp	r3, #0
 8104aec:	d101      	bne.n	8104af2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8104aee:	2301      	movs	r3, #1
 8104af0:	e038      	b.n	8104b64 <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8104af2:	687b      	ldr	r3, [r7, #4]
 8104af4:	681b      	ldr	r3, [r3, #0]
 8104af6:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8104afa:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8104afc:	687b      	ldr	r3, [r7, #4]
 8104afe:	681b      	ldr	r3, [r3, #0]
 8104b00:	f245 5255 	movw	r2, #21845	; 0x5555
 8104b04:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8104b06:	687b      	ldr	r3, [r7, #4]
 8104b08:	681b      	ldr	r3, [r3, #0]
 8104b0a:	687a      	ldr	r2, [r7, #4]
 8104b0c:	6852      	ldr	r2, [r2, #4]
 8104b0e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8104b10:	687b      	ldr	r3, [r7, #4]
 8104b12:	681b      	ldr	r3, [r3, #0]
 8104b14:	687a      	ldr	r2, [r7, #4]
 8104b16:	6892      	ldr	r2, [r2, #8]
 8104b18:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8104b1a:	f7fd f95f 	bl	8101ddc <HAL_GetTick>
 8104b1e:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8104b20:	e008      	b.n	8104b34 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8104b22:	f7fd f95b 	bl	8101ddc <HAL_GetTick>
 8104b26:	4602      	mov	r2, r0
 8104b28:	68fb      	ldr	r3, [r7, #12]
 8104b2a:	1ad3      	subs	r3, r2, r3
 8104b2c:	2b30      	cmp	r3, #48	; 0x30
 8104b2e:	d901      	bls.n	8104b34 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8104b30:	2303      	movs	r3, #3
 8104b32:	e017      	b.n	8104b64 <HAL_IWDG_Init+0x84>
  while (hiwdg->Instance->SR != 0x00u)
 8104b34:	687b      	ldr	r3, [r7, #4]
 8104b36:	681b      	ldr	r3, [r3, #0]
 8104b38:	68db      	ldr	r3, [r3, #12]
 8104b3a:	2b00      	cmp	r3, #0
 8104b3c:	d1f1      	bne.n	8104b22 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8104b3e:	687b      	ldr	r3, [r7, #4]
 8104b40:	681b      	ldr	r3, [r3, #0]
 8104b42:	691a      	ldr	r2, [r3, #16]
 8104b44:	687b      	ldr	r3, [r7, #4]
 8104b46:	68db      	ldr	r3, [r3, #12]
 8104b48:	429a      	cmp	r2, r3
 8104b4a:	d005      	beq.n	8104b58 <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8104b4c:	687b      	ldr	r3, [r7, #4]
 8104b4e:	681b      	ldr	r3, [r3, #0]
 8104b50:	687a      	ldr	r2, [r7, #4]
 8104b52:	68d2      	ldr	r2, [r2, #12]
 8104b54:	611a      	str	r2, [r3, #16]
 8104b56:	e004      	b.n	8104b62 <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8104b58:	687b      	ldr	r3, [r7, #4]
 8104b5a:	681b      	ldr	r3, [r3, #0]
 8104b5c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8104b60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8104b62:	2300      	movs	r3, #0
}
 8104b64:	4618      	mov	r0, r3
 8104b66:	3710      	adds	r7, #16
 8104b68:	46bd      	mov	sp, r7
 8104b6a:	bd80      	pop	{r7, pc}

08104b6c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8104b6c:	b580      	push	{r7, lr}
 8104b6e:	b084      	sub	sp, #16
 8104b70:	af00      	add	r7, sp, #0
 8104b72:	60f8      	str	r0, [r7, #12]
 8104b74:	460b      	mov	r3, r1
 8104b76:	607a      	str	r2, [r7, #4]
 8104b78:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8104b7a:	4b35      	ldr	r3, [pc, #212]	; (8104c50 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8104b7c:	681b      	ldr	r3, [r3, #0]
 8104b7e:	f023 0201 	bic.w	r2, r3, #1
 8104b82:	4933      	ldr	r1, [pc, #204]	; (8104c50 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8104b84:	68fb      	ldr	r3, [r7, #12]
 8104b86:	4313      	orrs	r3, r2
 8104b88:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8104b8a:	687b      	ldr	r3, [r7, #4]
 8104b8c:	2b00      	cmp	r3, #0
 8104b8e:	d121      	bne.n	8104bd4 <HAL_PWREx_EnterSTOPMode+0x68>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8104b90:	f7fd fa10 	bl	8101fb4 <HAL_GetCurrentCPUID>
 8104b94:	4603      	mov	r3, r0
 8104b96:	2b03      	cmp	r3, #3
 8104b98:	d154      	bne.n	8104c44 <HAL_PWREx_EnterSTOPMode+0xd8>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8104b9a:	4b2d      	ldr	r3, [pc, #180]	; (8104c50 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8104b9c:	691b      	ldr	r3, [r3, #16]
 8104b9e:	4a2c      	ldr	r2, [pc, #176]	; (8104c50 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8104ba0:	f023 0301 	bic.w	r3, r3, #1
 8104ba4:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104ba6:	4b2b      	ldr	r3, [pc, #172]	; (8104c54 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8104ba8:	691b      	ldr	r3, [r3, #16]
 8104baa:	4a2a      	ldr	r2, [pc, #168]	; (8104c54 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8104bac:	f043 0304 	orr.w	r3, r3, #4
 8104bb0:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8104bb2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8104bb6:	f3bf 8f6f 	isb	sy
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8104bba:	7afb      	ldrb	r3, [r7, #11]
 8104bbc:	2b01      	cmp	r3, #1
 8104bbe:	d101      	bne.n	8104bc4 <HAL_PWREx_EnterSTOPMode+0x58>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8104bc0:	bf30      	wfi
 8104bc2:	e000      	b.n	8104bc6 <HAL_PWREx_EnterSTOPMode+0x5a>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8104bc4:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104bc6:	4b23      	ldr	r3, [pc, #140]	; (8104c54 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8104bc8:	691b      	ldr	r3, [r3, #16]
 8104bca:	4a22      	ldr	r2, [pc, #136]	; (8104c54 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8104bcc:	f023 0304 	bic.w	r3, r3, #4
 8104bd0:	6113      	str	r3, [r2, #16]
 8104bd2:	e03a      	b.n	8104c4a <HAL_PWREx_EnterSTOPMode+0xde>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8104bd4:	687b      	ldr	r3, [r7, #4]
 8104bd6:	2b01      	cmp	r3, #1
 8104bd8:	d121      	bne.n	8104c1e <HAL_PWREx_EnterSTOPMode+0xb2>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8104bda:	f7fd f9eb 	bl	8101fb4 <HAL_GetCurrentCPUID>
 8104bde:	4603      	mov	r3, r0
 8104be0:	2b01      	cmp	r3, #1
 8104be2:	d131      	bne.n	8104c48 <HAL_PWREx_EnterSTOPMode+0xdc>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8104be4:	4b1a      	ldr	r3, [pc, #104]	; (8104c50 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8104be6:	695b      	ldr	r3, [r3, #20]
 8104be8:	4a19      	ldr	r2, [pc, #100]	; (8104c50 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8104bea:	f023 0302 	bic.w	r3, r3, #2
 8104bee:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104bf0:	4b18      	ldr	r3, [pc, #96]	; (8104c54 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8104bf2:	691b      	ldr	r3, [r3, #16]
 8104bf4:	4a17      	ldr	r2, [pc, #92]	; (8104c54 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8104bf6:	f043 0304 	orr.w	r3, r3, #4
 8104bfa:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8104bfc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8104c00:	f3bf 8f6f 	isb	sy
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8104c04:	7afb      	ldrb	r3, [r7, #11]
 8104c06:	2b01      	cmp	r3, #1
 8104c08:	d101      	bne.n	8104c0e <HAL_PWREx_EnterSTOPMode+0xa2>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8104c0a:	bf30      	wfi
 8104c0c:	e000      	b.n	8104c10 <HAL_PWREx_EnterSTOPMode+0xa4>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8104c0e:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104c10:	4b10      	ldr	r3, [pc, #64]	; (8104c54 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8104c12:	691b      	ldr	r3, [r3, #16]
 8104c14:	4a0f      	ldr	r2, [pc, #60]	; (8104c54 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8104c16:	f023 0304 	bic.w	r3, r3, #4
 8104c1a:	6113      	str	r3, [r2, #16]
 8104c1c:	e015      	b.n	8104c4a <HAL_PWREx_EnterSTOPMode+0xde>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8104c1e:	f7fd f9c9 	bl	8101fb4 <HAL_GetCurrentCPUID>
 8104c22:	4603      	mov	r3, r0
 8104c24:	2b03      	cmp	r3, #3
 8104c26:	d106      	bne.n	8104c36 <HAL_PWREx_EnterSTOPMode+0xca>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8104c28:	4b09      	ldr	r3, [pc, #36]	; (8104c50 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8104c2a:	691b      	ldr	r3, [r3, #16]
 8104c2c:	4a08      	ldr	r2, [pc, #32]	; (8104c50 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8104c2e:	f023 0304 	bic.w	r3, r3, #4
 8104c32:	6113      	str	r3, [r2, #16]
 8104c34:	e009      	b.n	8104c4a <HAL_PWREx_EnterSTOPMode+0xde>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8104c36:	4b06      	ldr	r3, [pc, #24]	; (8104c50 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8104c38:	695b      	ldr	r3, [r3, #20]
 8104c3a:	4a05      	ldr	r2, [pc, #20]	; (8104c50 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8104c3c:	f023 0304 	bic.w	r3, r3, #4
 8104c40:	6153      	str	r3, [r2, #20]
 8104c42:	e002      	b.n	8104c4a <HAL_PWREx_EnterSTOPMode+0xde>
      return;
 8104c44:	bf00      	nop
 8104c46:	e000      	b.n	8104c4a <HAL_PWREx_EnterSTOPMode+0xde>
      return;
 8104c48:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8104c4a:	3710      	adds	r7, #16
 8104c4c:	46bd      	mov	sp, r7
 8104c4e:	bd80      	pop	{r7, pc}
 8104c50:	58024800 	.word	0x58024800
 8104c54:	e000ed00 	.word	0xe000ed00

08104c58 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8104c58:	b580      	push	{r7, lr}
 8104c5a:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8104c5c:	f7fd f9aa 	bl	8101fb4 <HAL_GetCurrentCPUID>
 8104c60:	4603      	mov	r3, r0
 8104c62:	2b03      	cmp	r3, #3
 8104c64:	d101      	bne.n	8104c6a <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8104c66:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8104c68:	e001      	b.n	8104c6e <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8104c6a:	bf40      	sev
    __WFE ();
 8104c6c:	bf20      	wfe
}
 8104c6e:	bf00      	nop
 8104c70:	bd80      	pop	{r7, pc}
	...

08104c74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8104c74:	b480      	push	{r7}
 8104c76:	b089      	sub	sp, #36	; 0x24
 8104c78:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8104c7a:	4baf      	ldr	r3, [pc, #700]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104c7c:	691b      	ldr	r3, [r3, #16]
 8104c7e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8104c82:	2b18      	cmp	r3, #24
 8104c84:	f200 814e 	bhi.w	8104f24 <HAL_RCC_GetSysClockFreq+0x2b0>
 8104c88:	a201      	add	r2, pc, #4	; (adr r2, 8104c90 <HAL_RCC_GetSysClockFreq+0x1c>)
 8104c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104c8e:	bf00      	nop
 8104c90:	08104cf5 	.word	0x08104cf5
 8104c94:	08104f25 	.word	0x08104f25
 8104c98:	08104f25 	.word	0x08104f25
 8104c9c:	08104f25 	.word	0x08104f25
 8104ca0:	08104f25 	.word	0x08104f25
 8104ca4:	08104f25 	.word	0x08104f25
 8104ca8:	08104f25 	.word	0x08104f25
 8104cac:	08104f25 	.word	0x08104f25
 8104cb0:	08104d1b 	.word	0x08104d1b
 8104cb4:	08104f25 	.word	0x08104f25
 8104cb8:	08104f25 	.word	0x08104f25
 8104cbc:	08104f25 	.word	0x08104f25
 8104cc0:	08104f25 	.word	0x08104f25
 8104cc4:	08104f25 	.word	0x08104f25
 8104cc8:	08104f25 	.word	0x08104f25
 8104ccc:	08104f25 	.word	0x08104f25
 8104cd0:	08104d21 	.word	0x08104d21
 8104cd4:	08104f25 	.word	0x08104f25
 8104cd8:	08104f25 	.word	0x08104f25
 8104cdc:	08104f25 	.word	0x08104f25
 8104ce0:	08104f25 	.word	0x08104f25
 8104ce4:	08104f25 	.word	0x08104f25
 8104ce8:	08104f25 	.word	0x08104f25
 8104cec:	08104f25 	.word	0x08104f25
 8104cf0:	08104d27 	.word	0x08104d27
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104cf4:	4b90      	ldr	r3, [pc, #576]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104cf6:	681b      	ldr	r3, [r3, #0]
 8104cf8:	f003 0320 	and.w	r3, r3, #32
 8104cfc:	2b00      	cmp	r3, #0
 8104cfe:	d009      	beq.n	8104d14 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8104d00:	4b8d      	ldr	r3, [pc, #564]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104d02:	681b      	ldr	r3, [r3, #0]
 8104d04:	08db      	lsrs	r3, r3, #3
 8104d06:	f003 0303 	and.w	r3, r3, #3
 8104d0a:	4a8c      	ldr	r2, [pc, #560]	; (8104f3c <HAL_RCC_GetSysClockFreq+0x2c8>)
 8104d0c:	fa22 f303 	lsr.w	r3, r2, r3
 8104d10:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8104d12:	e10a      	b.n	8104f2a <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8104d14:	4b89      	ldr	r3, [pc, #548]	; (8104f3c <HAL_RCC_GetSysClockFreq+0x2c8>)
 8104d16:	61bb      	str	r3, [r7, #24]
    break;
 8104d18:	e107      	b.n	8104f2a <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8104d1a:	4b89      	ldr	r3, [pc, #548]	; (8104f40 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8104d1c:	61bb      	str	r3, [r7, #24]
    break;
 8104d1e:	e104      	b.n	8104f2a <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8104d20:	4b88      	ldr	r3, [pc, #544]	; (8104f44 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8104d22:	61bb      	str	r3, [r7, #24]
    break;
 8104d24:	e101      	b.n	8104f2a <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104d26:	4b84      	ldr	r3, [pc, #528]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104d2a:	f003 0303 	and.w	r3, r3, #3
 8104d2e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8104d30:	4b81      	ldr	r3, [pc, #516]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104d34:	091b      	lsrs	r3, r3, #4
 8104d36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8104d3a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8104d3c:	4b7e      	ldr	r3, [pc, #504]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104d40:	f003 0301 	and.w	r3, r3, #1
 8104d44:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8104d46:	4b7c      	ldr	r3, [pc, #496]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8104d4a:	08db      	lsrs	r3, r3, #3
 8104d4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104d50:	68fa      	ldr	r2, [r7, #12]
 8104d52:	fb02 f303 	mul.w	r3, r2, r3
 8104d56:	ee07 3a90 	vmov	s15, r3
 8104d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104d5e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8104d62:	693b      	ldr	r3, [r7, #16]
 8104d64:	2b00      	cmp	r3, #0
 8104d66:	f000 80da 	beq.w	8104f1e <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8104d6a:	697b      	ldr	r3, [r7, #20]
 8104d6c:	2b01      	cmp	r3, #1
 8104d6e:	d05a      	beq.n	8104e26 <HAL_RCC_GetSysClockFreq+0x1b2>
 8104d70:	2b01      	cmp	r3, #1
 8104d72:	d302      	bcc.n	8104d7a <HAL_RCC_GetSysClockFreq+0x106>
 8104d74:	2b02      	cmp	r3, #2
 8104d76:	d078      	beq.n	8104e6a <HAL_RCC_GetSysClockFreq+0x1f6>
 8104d78:	e099      	b.n	8104eae <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104d7a:	4b6f      	ldr	r3, [pc, #444]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104d7c:	681b      	ldr	r3, [r3, #0]
 8104d7e:	f003 0320 	and.w	r3, r3, #32
 8104d82:	2b00      	cmp	r3, #0
 8104d84:	d02d      	beq.n	8104de2 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8104d86:	4b6c      	ldr	r3, [pc, #432]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104d88:	681b      	ldr	r3, [r3, #0]
 8104d8a:	08db      	lsrs	r3, r3, #3
 8104d8c:	f003 0303 	and.w	r3, r3, #3
 8104d90:	4a6a      	ldr	r2, [pc, #424]	; (8104f3c <HAL_RCC_GetSysClockFreq+0x2c8>)
 8104d92:	fa22 f303 	lsr.w	r3, r2, r3
 8104d96:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104d98:	687b      	ldr	r3, [r7, #4]
 8104d9a:	ee07 3a90 	vmov	s15, r3
 8104d9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104da2:	693b      	ldr	r3, [r7, #16]
 8104da4:	ee07 3a90 	vmov	s15, r3
 8104da8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104dac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104db0:	4b61      	ldr	r3, [pc, #388]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104db4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104db8:	ee07 3a90 	vmov	s15, r3
 8104dbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104dc0:	ed97 6a02 	vldr	s12, [r7, #8]
 8104dc4:	eddf 5a60 	vldr	s11, [pc, #384]	; 8104f48 <HAL_RCC_GetSysClockFreq+0x2d4>
 8104dc8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104dcc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104dd0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104dd4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104dd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104ddc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8104de0:	e087      	b.n	8104ef2 <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104de2:	693b      	ldr	r3, [r7, #16]
 8104de4:	ee07 3a90 	vmov	s15, r3
 8104de8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104dec:	eddf 6a57 	vldr	s13, [pc, #348]	; 8104f4c <HAL_RCC_GetSysClockFreq+0x2d8>
 8104df0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104df4:	4b50      	ldr	r3, [pc, #320]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104df8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104dfc:	ee07 3a90 	vmov	s15, r3
 8104e00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104e04:	ed97 6a02 	vldr	s12, [r7, #8]
 8104e08:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8104f48 <HAL_RCC_GetSysClockFreq+0x2d4>
 8104e0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104e10:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104e14:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104e18:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104e1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104e20:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104e24:	e065      	b.n	8104ef2 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104e26:	693b      	ldr	r3, [r7, #16]
 8104e28:	ee07 3a90 	vmov	s15, r3
 8104e2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104e30:	eddf 6a47 	vldr	s13, [pc, #284]	; 8104f50 <HAL_RCC_GetSysClockFreq+0x2dc>
 8104e34:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104e38:	4b3f      	ldr	r3, [pc, #252]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104e3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104e40:	ee07 3a90 	vmov	s15, r3
 8104e44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104e48:	ed97 6a02 	vldr	s12, [r7, #8]
 8104e4c:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8104f48 <HAL_RCC_GetSysClockFreq+0x2d4>
 8104e50:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104e54:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104e58:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104e5c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104e60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104e64:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104e68:	e043      	b.n	8104ef2 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104e6a:	693b      	ldr	r3, [r7, #16]
 8104e6c:	ee07 3a90 	vmov	s15, r3
 8104e70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104e74:	eddf 6a37 	vldr	s13, [pc, #220]	; 8104f54 <HAL_RCC_GetSysClockFreq+0x2e0>
 8104e78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104e7c:	4b2e      	ldr	r3, [pc, #184]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104e80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104e84:	ee07 3a90 	vmov	s15, r3
 8104e88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104e8c:	ed97 6a02 	vldr	s12, [r7, #8]
 8104e90:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8104f48 <HAL_RCC_GetSysClockFreq+0x2d4>
 8104e94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104e98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104e9c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104ea0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104ea4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104ea8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104eac:	e021      	b.n	8104ef2 <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104eae:	693b      	ldr	r3, [r7, #16]
 8104eb0:	ee07 3a90 	vmov	s15, r3
 8104eb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104eb8:	eddf 6a25 	vldr	s13, [pc, #148]	; 8104f50 <HAL_RCC_GetSysClockFreq+0x2dc>
 8104ebc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104ec0:	4b1d      	ldr	r3, [pc, #116]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104ec4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104ec8:	ee07 3a90 	vmov	s15, r3
 8104ecc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104ed0:	ed97 6a02 	vldr	s12, [r7, #8]
 8104ed4:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8104f48 <HAL_RCC_GetSysClockFreq+0x2d4>
 8104ed8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104edc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104ee0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104ee4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104ee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104eec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104ef0:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8104ef2:	4b11      	ldr	r3, [pc, #68]	; (8104f38 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8104ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104ef6:	0a5b      	lsrs	r3, r3, #9
 8104ef8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104efc:	3301      	adds	r3, #1
 8104efe:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8104f00:	683b      	ldr	r3, [r7, #0]
 8104f02:	ee07 3a90 	vmov	s15, r3
 8104f06:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8104f0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8104f0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104f12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104f16:	ee17 3a90 	vmov	r3, s15
 8104f1a:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8104f1c:	e005      	b.n	8104f2a <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8104f1e:	2300      	movs	r3, #0
 8104f20:	61bb      	str	r3, [r7, #24]
    break;
 8104f22:	e002      	b.n	8104f2a <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8104f24:	4b06      	ldr	r3, [pc, #24]	; (8104f40 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8104f26:	61bb      	str	r3, [r7, #24]
    break;
 8104f28:	bf00      	nop
  }

  return sysclockfreq;
 8104f2a:	69bb      	ldr	r3, [r7, #24]
}
 8104f2c:	4618      	mov	r0, r3
 8104f2e:	3724      	adds	r7, #36	; 0x24
 8104f30:	46bd      	mov	sp, r7
 8104f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104f36:	4770      	bx	lr
 8104f38:	58024400 	.word	0x58024400
 8104f3c:	03d09000 	.word	0x03d09000
 8104f40:	003d0900 	.word	0x003d0900
 8104f44:	017d7840 	.word	0x017d7840
 8104f48:	46000000 	.word	0x46000000
 8104f4c:	4c742400 	.word	0x4c742400
 8104f50:	4a742400 	.word	0x4a742400
 8104f54:	4bbebc20 	.word	0x4bbebc20

08104f58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8104f58:	b580      	push	{r7, lr}
 8104f5a:	b082      	sub	sp, #8
 8104f5c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8104f5e:	f7ff fe89 	bl	8104c74 <HAL_RCC_GetSysClockFreq>
 8104f62:	4601      	mov	r1, r0
 8104f64:	4b11      	ldr	r3, [pc, #68]	; (8104fac <HAL_RCC_GetHCLKFreq+0x54>)
 8104f66:	699b      	ldr	r3, [r3, #24]
 8104f68:	0a1b      	lsrs	r3, r3, #8
 8104f6a:	f003 030f 	and.w	r3, r3, #15
 8104f6e:	4a10      	ldr	r2, [pc, #64]	; (8104fb0 <HAL_RCC_GetHCLKFreq+0x58>)
 8104f70:	5cd3      	ldrb	r3, [r2, r3]
 8104f72:	f003 031f 	and.w	r3, r3, #31
 8104f76:	fa21 f303 	lsr.w	r3, r1, r3
 8104f7a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8104f7c:	4b0b      	ldr	r3, [pc, #44]	; (8104fac <HAL_RCC_GetHCLKFreq+0x54>)
 8104f7e:	699b      	ldr	r3, [r3, #24]
 8104f80:	f003 030f 	and.w	r3, r3, #15
 8104f84:	4a0a      	ldr	r2, [pc, #40]	; (8104fb0 <HAL_RCC_GetHCLKFreq+0x58>)
 8104f86:	5cd3      	ldrb	r3, [r2, r3]
 8104f88:	f003 031f 	and.w	r3, r3, #31
 8104f8c:	687a      	ldr	r2, [r7, #4]
 8104f8e:	fa22 f303 	lsr.w	r3, r2, r3
 8104f92:	4a08      	ldr	r2, [pc, #32]	; (8104fb4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104f94:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8104f96:	4b07      	ldr	r3, [pc, #28]	; (8104fb4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104f98:	681b      	ldr	r3, [r3, #0]
 8104f9a:	4a07      	ldr	r2, [pc, #28]	; (8104fb8 <HAL_RCC_GetHCLKFreq+0x60>)
 8104f9c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8104f9e:	4b05      	ldr	r3, [pc, #20]	; (8104fb4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104fa0:	681b      	ldr	r3, [r3, #0]
}
 8104fa2:	4618      	mov	r0, r3
 8104fa4:	3708      	adds	r7, #8
 8104fa6:	46bd      	mov	sp, r7
 8104fa8:	bd80      	pop	{r7, pc}
 8104faa:	bf00      	nop
 8104fac:	58024400 	.word	0x58024400
 8104fb0:	0810bb38 	.word	0x0810bb38
 8104fb4:	10000004 	.word	0x10000004
 8104fb8:	10000000 	.word	0x10000000

08104fbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8104fbc:	b580      	push	{r7, lr}
 8104fbe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8104fc0:	f7ff ffca 	bl	8104f58 <HAL_RCC_GetHCLKFreq>
 8104fc4:	4601      	mov	r1, r0
 8104fc6:	4b06      	ldr	r3, [pc, #24]	; (8104fe0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8104fc8:	69db      	ldr	r3, [r3, #28]
 8104fca:	091b      	lsrs	r3, r3, #4
 8104fcc:	f003 0307 	and.w	r3, r3, #7
 8104fd0:	4a04      	ldr	r2, [pc, #16]	; (8104fe4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8104fd2:	5cd3      	ldrb	r3, [r2, r3]
 8104fd4:	f003 031f 	and.w	r3, r3, #31
 8104fd8:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8104fdc:	4618      	mov	r0, r3
 8104fde:	bd80      	pop	{r7, pc}
 8104fe0:	58024400 	.word	0x58024400
 8104fe4:	0810bb38 	.word	0x0810bb38

08104fe8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8104fe8:	b580      	push	{r7, lr}
 8104fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8104fec:	f7ff ffb4 	bl	8104f58 <HAL_RCC_GetHCLKFreq>
 8104ff0:	4601      	mov	r1, r0
 8104ff2:	4b06      	ldr	r3, [pc, #24]	; (810500c <HAL_RCC_GetPCLK2Freq+0x24>)
 8104ff4:	69db      	ldr	r3, [r3, #28]
 8104ff6:	0a1b      	lsrs	r3, r3, #8
 8104ff8:	f003 0307 	and.w	r3, r3, #7
 8104ffc:	4a04      	ldr	r2, [pc, #16]	; (8105010 <HAL_RCC_GetPCLK2Freq+0x28>)
 8104ffe:	5cd3      	ldrb	r3, [r2, r3]
 8105000:	f003 031f 	and.w	r3, r3, #31
 8105004:	fa21 f303 	lsr.w	r3, r1, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8105008:	4618      	mov	r0, r3
 810500a:	bd80      	pop	{r7, pc}
 810500c:	58024400 	.word	0x58024400
 8105010:	0810bb38 	.word	0x0810bb38

08105014 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8105014:	b480      	push	{r7}
 8105016:	b083      	sub	sp, #12
 8105018:	af00      	add	r7, sp, #0
 810501a:	6078      	str	r0, [r7, #4]
 810501c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 810501e:	687b      	ldr	r3, [r7, #4]
 8105020:	223f      	movs	r2, #63	; 0x3f
 8105022:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8105024:	4b1a      	ldr	r3, [pc, #104]	; (8105090 <HAL_RCC_GetClockConfig+0x7c>)
 8105026:	691b      	ldr	r3, [r3, #16]
 8105028:	f003 0207 	and.w	r2, r3, #7
 810502c:	687b      	ldr	r3, [r7, #4]
 810502e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8105030:	4b17      	ldr	r3, [pc, #92]	; (8105090 <HAL_RCC_GetClockConfig+0x7c>)
 8105032:	699b      	ldr	r3, [r3, #24]
 8105034:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8105038:	687b      	ldr	r3, [r7, #4]
 810503a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 810503c:	4b14      	ldr	r3, [pc, #80]	; (8105090 <HAL_RCC_GetClockConfig+0x7c>)
 810503e:	699b      	ldr	r3, [r3, #24]
 8105040:	f003 020f 	and.w	r2, r3, #15
 8105044:	687b      	ldr	r3, [r7, #4]
 8105046:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8105048:	4b11      	ldr	r3, [pc, #68]	; (8105090 <HAL_RCC_GetClockConfig+0x7c>)
 810504a:	699b      	ldr	r3, [r3, #24]
 810504c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8105050:	687b      	ldr	r3, [r7, #4]
 8105052:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8105054:	4b0e      	ldr	r3, [pc, #56]	; (8105090 <HAL_RCC_GetClockConfig+0x7c>)
 8105056:	69db      	ldr	r3, [r3, #28]
 8105058:	f003 0270 	and.w	r2, r3, #112	; 0x70
 810505c:	687b      	ldr	r3, [r7, #4]
 810505e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8105060:	4b0b      	ldr	r3, [pc, #44]	; (8105090 <HAL_RCC_GetClockConfig+0x7c>)
 8105062:	69db      	ldr	r3, [r3, #28]
 8105064:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8105068:	687b      	ldr	r3, [r7, #4]
 810506a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 810506c:	4b08      	ldr	r3, [pc, #32]	; (8105090 <HAL_RCC_GetClockConfig+0x7c>)
 810506e:	6a1b      	ldr	r3, [r3, #32]
 8105070:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8105074:	687b      	ldr	r3, [r7, #4]
 8105076:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8105078:	4b06      	ldr	r3, [pc, #24]	; (8105094 <HAL_RCC_GetClockConfig+0x80>)
 810507a:	681b      	ldr	r3, [r3, #0]
 810507c:	f003 020f 	and.w	r2, r3, #15
 8105080:	683b      	ldr	r3, [r7, #0]
 8105082:	601a      	str	r2, [r3, #0]
}
 8105084:	bf00      	nop
 8105086:	370c      	adds	r7, #12
 8105088:	46bd      	mov	sp, r7
 810508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810508e:	4770      	bx	lr
 8105090:	58024400 	.word	0x58024400
 8105094:	52002000 	.word	0x52002000

08105098 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8105098:	b580      	push	{r7, lr}
 810509a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 810509c:	f7ff ff5c 	bl	8104f58 <HAL_RCC_GetHCLKFreq>
 81050a0:	4601      	mov	r1, r0
 81050a2:	4b06      	ldr	r3, [pc, #24]	; (81050bc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 81050a4:	6a1b      	ldr	r3, [r3, #32]
 81050a6:	091b      	lsrs	r3, r3, #4
 81050a8:	f003 0307 	and.w	r3, r3, #7
 81050ac:	4a04      	ldr	r2, [pc, #16]	; (81050c0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 81050ae:	5cd3      	ldrb	r3, [r2, r3]
 81050b0:	f003 031f 	and.w	r3, r3, #31
 81050b4:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 81050b8:	4618      	mov	r0, r3
 81050ba:	bd80      	pop	{r7, pc}
 81050bc:	58024400 	.word	0x58024400
 81050c0:	0810bb38 	.word	0x0810bb38

081050c4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 81050c4:	b480      	push	{r7}
 81050c6:	b089      	sub	sp, #36	; 0x24
 81050c8:	af00      	add	r7, sp, #0
 81050ca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81050cc:	4b9d      	ldr	r3, [pc, #628]	; (8105344 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 81050ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81050d0:	f003 0303 	and.w	r3, r3, #3
 81050d4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 81050d6:	4b9b      	ldr	r3, [pc, #620]	; (8105344 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 81050d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81050da:	0b1b      	lsrs	r3, r3, #12
 81050dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81050e0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 81050e2:	4b98      	ldr	r3, [pc, #608]	; (8105344 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 81050e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81050e6:	091b      	lsrs	r3, r3, #4
 81050e8:	f003 0301 	and.w	r3, r3, #1
 81050ec:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 81050ee:	4b95      	ldr	r3, [pc, #596]	; (8105344 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 81050f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81050f2:	08db      	lsrs	r3, r3, #3
 81050f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81050f8:	693a      	ldr	r2, [r7, #16]
 81050fa:	fb02 f303 	mul.w	r3, r2, r3
 81050fe:	ee07 3a90 	vmov	s15, r3
 8105102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105106:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 810510a:	697b      	ldr	r3, [r7, #20]
 810510c:	2b00      	cmp	r3, #0
 810510e:	f000 810a 	beq.w	8105326 <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 8105112:	69bb      	ldr	r3, [r7, #24]
 8105114:	2b01      	cmp	r3, #1
 8105116:	d05a      	beq.n	81051ce <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8105118:	2b01      	cmp	r3, #1
 810511a:	d302      	bcc.n	8105122 <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 810511c:	2b02      	cmp	r3, #2
 810511e:	d078      	beq.n	8105212 <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8105120:	e099      	b.n	8105256 <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105122:	4b88      	ldr	r3, [pc, #544]	; (8105344 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8105124:	681b      	ldr	r3, [r3, #0]
 8105126:	f003 0320 	and.w	r3, r3, #32
 810512a:	2b00      	cmp	r3, #0
 810512c:	d02d      	beq.n	810518a <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810512e:	4b85      	ldr	r3, [pc, #532]	; (8105344 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8105130:	681b      	ldr	r3, [r3, #0]
 8105132:	08db      	lsrs	r3, r3, #3
 8105134:	f003 0303 	and.w	r3, r3, #3
 8105138:	4a83      	ldr	r2, [pc, #524]	; (8105348 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 810513a:	fa22 f303 	lsr.w	r3, r2, r3
 810513e:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105140:	68bb      	ldr	r3, [r7, #8]
 8105142:	ee07 3a90 	vmov	s15, r3
 8105146:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810514a:	697b      	ldr	r3, [r7, #20]
 810514c:	ee07 3a90 	vmov	s15, r3
 8105150:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105154:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105158:	4b7a      	ldr	r3, [pc, #488]	; (8105344 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 810515a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810515c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105160:	ee07 3a90 	vmov	s15, r3
 8105164:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105168:	ed97 6a03 	vldr	s12, [r7, #12]
 810516c:	eddf 5a77 	vldr	s11, [pc, #476]	; 810534c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8105170:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105174:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105178:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810517c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105180:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105184:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8105188:	e087      	b.n	810529a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 810518a:	697b      	ldr	r3, [r7, #20]
 810518c:	ee07 3a90 	vmov	s15, r3
 8105190:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105194:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8105350 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8105198:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810519c:	4b69      	ldr	r3, [pc, #420]	; (8105344 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 810519e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81051a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81051a4:	ee07 3a90 	vmov	s15, r3
 81051a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81051ac:	ed97 6a03 	vldr	s12, [r7, #12]
 81051b0:	eddf 5a66 	vldr	s11, [pc, #408]	; 810534c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 81051b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81051b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81051bc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81051c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81051c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 81051c8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81051cc:	e065      	b.n	810529a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81051ce:	697b      	ldr	r3, [r7, #20]
 81051d0:	ee07 3a90 	vmov	s15, r3
 81051d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81051d8:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8105354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 81051dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81051e0:	4b58      	ldr	r3, [pc, #352]	; (8105344 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 81051e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81051e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81051e8:	ee07 3a90 	vmov	s15, r3
 81051ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81051f0:	ed97 6a03 	vldr	s12, [r7, #12]
 81051f4:	eddf 5a55 	vldr	s11, [pc, #340]	; 810534c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 81051f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81051fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105200:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105204:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105208:	ee67 7a27 	vmul.f32	s15, s14, s15
 810520c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105210:	e043      	b.n	810529a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105212:	697b      	ldr	r3, [r7, #20]
 8105214:	ee07 3a90 	vmov	s15, r3
 8105218:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810521c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8105358 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8105220:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105224:	4b47      	ldr	r3, [pc, #284]	; (8105344 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8105226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105228:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810522c:	ee07 3a90 	vmov	s15, r3
 8105230:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105234:	ed97 6a03 	vldr	s12, [r7, #12]
 8105238:	eddf 5a44 	vldr	s11, [pc, #272]	; 810534c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 810523c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105240:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105244:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105248:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810524c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105250:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105254:	e021      	b.n	810529a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105256:	697b      	ldr	r3, [r7, #20]
 8105258:	ee07 3a90 	vmov	s15, r3
 810525c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105260:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8105354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8105264:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105268:	4b36      	ldr	r3, [pc, #216]	; (8105344 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 810526a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810526c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105270:	ee07 3a90 	vmov	s15, r3
 8105274:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105278:	ed97 6a03 	vldr	s12, [r7, #12]
 810527c:	eddf 5a33 	vldr	s11, [pc, #204]	; 810534c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8105280:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105284:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105288:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810528c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105290:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105294:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105298:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 810529a:	4b2a      	ldr	r3, [pc, #168]	; (8105344 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 810529c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810529e:	0a5b      	lsrs	r3, r3, #9
 81052a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81052a4:	ee07 3a90 	vmov	s15, r3
 81052a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81052ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81052b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 81052b4:	edd7 6a07 	vldr	s13, [r7, #28]
 81052b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81052bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81052c0:	ee17 2a90 	vmov	r2, s15
 81052c4:	687b      	ldr	r3, [r7, #4]
 81052c6:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 81052c8:	4b1e      	ldr	r3, [pc, #120]	; (8105344 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 81052ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81052cc:	0c1b      	lsrs	r3, r3, #16
 81052ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81052d2:	ee07 3a90 	vmov	s15, r3
 81052d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81052da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81052de:	ee37 7a87 	vadd.f32	s14, s15, s14
 81052e2:	edd7 6a07 	vldr	s13, [r7, #28]
 81052e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81052ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81052ee:	ee17 2a90 	vmov	r2, s15
 81052f2:	687b      	ldr	r3, [r7, #4]
 81052f4:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 81052f6:	4b13      	ldr	r3, [pc, #76]	; (8105344 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 81052f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81052fa:	0e1b      	lsrs	r3, r3, #24
 81052fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105300:	ee07 3a90 	vmov	s15, r3
 8105304:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105308:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810530c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105310:	edd7 6a07 	vldr	s13, [r7, #28]
 8105314:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105318:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810531c:	ee17 2a90 	vmov	r2, s15
 8105320:	687b      	ldr	r3, [r7, #4]
 8105322:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8105324:	e008      	b.n	8105338 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8105326:	687b      	ldr	r3, [r7, #4]
 8105328:	2200      	movs	r2, #0
 810532a:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 810532c:	687b      	ldr	r3, [r7, #4]
 810532e:	2200      	movs	r2, #0
 8105330:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8105332:	687b      	ldr	r3, [r7, #4]
 8105334:	2200      	movs	r2, #0
 8105336:	609a      	str	r2, [r3, #8]
}
 8105338:	bf00      	nop
 810533a:	3724      	adds	r7, #36	; 0x24
 810533c:	46bd      	mov	sp, r7
 810533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105342:	4770      	bx	lr
 8105344:	58024400 	.word	0x58024400
 8105348:	03d09000 	.word	0x03d09000
 810534c:	46000000 	.word	0x46000000
 8105350:	4c742400 	.word	0x4c742400
 8105354:	4a742400 	.word	0x4a742400
 8105358:	4bbebc20 	.word	0x4bbebc20

0810535c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 810535c:	b480      	push	{r7}
 810535e:	b089      	sub	sp, #36	; 0x24
 8105360:	af00      	add	r7, sp, #0
 8105362:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105364:	4b9d      	ldr	r3, [pc, #628]	; (81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8105366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105368:	f003 0303 	and.w	r3, r3, #3
 810536c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 810536e:	4b9b      	ldr	r3, [pc, #620]	; (81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8105370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105372:	0d1b      	lsrs	r3, r3, #20
 8105374:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8105378:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 810537a:	4b98      	ldr	r3, [pc, #608]	; (81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 810537c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810537e:	0a1b      	lsrs	r3, r3, #8
 8105380:	f003 0301 	and.w	r3, r3, #1
 8105384:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8105386:	4b95      	ldr	r3, [pc, #596]	; (81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8105388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810538a:	08db      	lsrs	r3, r3, #3
 810538c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105390:	693a      	ldr	r2, [r7, #16]
 8105392:	fb02 f303 	mul.w	r3, r2, r3
 8105396:	ee07 3a90 	vmov	s15, r3
 810539a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810539e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 81053a2:	697b      	ldr	r3, [r7, #20]
 81053a4:	2b00      	cmp	r3, #0
 81053a6:	f000 810a 	beq.w	81055be <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 81053aa:	69bb      	ldr	r3, [r7, #24]
 81053ac:	2b01      	cmp	r3, #1
 81053ae:	d05a      	beq.n	8105466 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 81053b0:	2b01      	cmp	r3, #1
 81053b2:	d302      	bcc.n	81053ba <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 81053b4:	2b02      	cmp	r3, #2
 81053b6:	d078      	beq.n	81054aa <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 81053b8:	e099      	b.n	81054ee <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81053ba:	4b88      	ldr	r3, [pc, #544]	; (81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 81053bc:	681b      	ldr	r3, [r3, #0]
 81053be:	f003 0320 	and.w	r3, r3, #32
 81053c2:	2b00      	cmp	r3, #0
 81053c4:	d02d      	beq.n	8105422 <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81053c6:	4b85      	ldr	r3, [pc, #532]	; (81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 81053c8:	681b      	ldr	r3, [r3, #0]
 81053ca:	08db      	lsrs	r3, r3, #3
 81053cc:	f003 0303 	and.w	r3, r3, #3
 81053d0:	4a83      	ldr	r2, [pc, #524]	; (81055e0 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 81053d2:	fa22 f303 	lsr.w	r3, r2, r3
 81053d6:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81053d8:	68bb      	ldr	r3, [r7, #8]
 81053da:	ee07 3a90 	vmov	s15, r3
 81053de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81053e2:	697b      	ldr	r3, [r7, #20]
 81053e4:	ee07 3a90 	vmov	s15, r3
 81053e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81053ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81053f0:	4b7a      	ldr	r3, [pc, #488]	; (81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 81053f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81053f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81053f8:	ee07 3a90 	vmov	s15, r3
 81053fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105400:	ed97 6a03 	vldr	s12, [r7, #12]
 8105404:	eddf 5a77 	vldr	s11, [pc, #476]	; 81055e4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8105408:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810540c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105410:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105414:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105418:	ee67 7a27 	vmul.f32	s15, s14, s15
 810541c:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8105420:	e087      	b.n	8105532 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105422:	697b      	ldr	r3, [r7, #20]
 8105424:	ee07 3a90 	vmov	s15, r3
 8105428:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810542c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 81055e8 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8105430:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105434:	4b69      	ldr	r3, [pc, #420]	; (81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8105436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105438:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810543c:	ee07 3a90 	vmov	s15, r3
 8105440:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105444:	ed97 6a03 	vldr	s12, [r7, #12]
 8105448:	eddf 5a66 	vldr	s11, [pc, #408]	; 81055e4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 810544c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105450:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105454:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105458:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810545c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105460:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105464:	e065      	b.n	8105532 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105466:	697b      	ldr	r3, [r7, #20]
 8105468:	ee07 3a90 	vmov	s15, r3
 810546c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105470:	eddf 6a5e 	vldr	s13, [pc, #376]	; 81055ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8105474:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105478:	4b58      	ldr	r3, [pc, #352]	; (81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 810547a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810547c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105480:	ee07 3a90 	vmov	s15, r3
 8105484:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105488:	ed97 6a03 	vldr	s12, [r7, #12]
 810548c:	eddf 5a55 	vldr	s11, [pc, #340]	; 81055e4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8105490:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105494:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105498:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810549c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81054a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81054a4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81054a8:	e043      	b.n	8105532 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81054aa:	697b      	ldr	r3, [r7, #20]
 81054ac:	ee07 3a90 	vmov	s15, r3
 81054b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81054b4:	eddf 6a4e 	vldr	s13, [pc, #312]	; 81055f0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 81054b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81054bc:	4b47      	ldr	r3, [pc, #284]	; (81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 81054be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81054c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81054c4:	ee07 3a90 	vmov	s15, r3
 81054c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81054cc:	ed97 6a03 	vldr	s12, [r7, #12]
 81054d0:	eddf 5a44 	vldr	s11, [pc, #272]	; 81055e4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 81054d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81054d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81054dc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81054e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81054e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 81054e8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81054ec:	e021      	b.n	8105532 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81054ee:	697b      	ldr	r3, [r7, #20]
 81054f0:	ee07 3a90 	vmov	s15, r3
 81054f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81054f8:	eddf 6a3c 	vldr	s13, [pc, #240]	; 81055ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 81054fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105500:	4b36      	ldr	r3, [pc, #216]	; (81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8105502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105504:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105508:	ee07 3a90 	vmov	s15, r3
 810550c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105510:	ed97 6a03 	vldr	s12, [r7, #12]
 8105514:	eddf 5a33 	vldr	s11, [pc, #204]	; 81055e4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8105518:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810551c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105520:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105524:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105528:	ee67 7a27 	vmul.f32	s15, s14, s15
 810552c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105530:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8105532:	4b2a      	ldr	r3, [pc, #168]	; (81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8105534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105536:	0a5b      	lsrs	r3, r3, #9
 8105538:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810553c:	ee07 3a90 	vmov	s15, r3
 8105540:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105544:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105548:	ee37 7a87 	vadd.f32	s14, s15, s14
 810554c:	edd7 6a07 	vldr	s13, [r7, #28]
 8105550:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105554:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105558:	ee17 2a90 	vmov	r2, s15
 810555c:	687b      	ldr	r3, [r7, #4]
 810555e:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8105560:	4b1e      	ldr	r3, [pc, #120]	; (81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8105562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105564:	0c1b      	lsrs	r3, r3, #16
 8105566:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810556a:	ee07 3a90 	vmov	s15, r3
 810556e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105572:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105576:	ee37 7a87 	vadd.f32	s14, s15, s14
 810557a:	edd7 6a07 	vldr	s13, [r7, #28]
 810557e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105582:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105586:	ee17 2a90 	vmov	r2, s15
 810558a:	687b      	ldr	r3, [r7, #4]
 810558c:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 810558e:	4b13      	ldr	r3, [pc, #76]	; (81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8105590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105592:	0e1b      	lsrs	r3, r3, #24
 8105594:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105598:	ee07 3a90 	vmov	s15, r3
 810559c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81055a0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81055a4:	ee37 7a87 	vadd.f32	s14, s15, s14
 81055a8:	edd7 6a07 	vldr	s13, [r7, #28]
 81055ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81055b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81055b4:	ee17 2a90 	vmov	r2, s15
 81055b8:	687b      	ldr	r3, [r7, #4]
 81055ba:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 81055bc:	e008      	b.n	81055d0 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 81055be:	687b      	ldr	r3, [r7, #4]
 81055c0:	2200      	movs	r2, #0
 81055c2:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 81055c4:	687b      	ldr	r3, [r7, #4]
 81055c6:	2200      	movs	r2, #0
 81055c8:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 81055ca:	687b      	ldr	r3, [r7, #4]
 81055cc:	2200      	movs	r2, #0
 81055ce:	609a      	str	r2, [r3, #8]
}
 81055d0:	bf00      	nop
 81055d2:	3724      	adds	r7, #36	; 0x24
 81055d4:	46bd      	mov	sp, r7
 81055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81055da:	4770      	bx	lr
 81055dc:	58024400 	.word	0x58024400
 81055e0:	03d09000 	.word	0x03d09000
 81055e4:	46000000 	.word	0x46000000
 81055e8:	4c742400 	.word	0x4c742400
 81055ec:	4a742400 	.word	0x4a742400
 81055f0:	4bbebc20 	.word	0x4bbebc20

081055f4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 81055f4:	b580      	push	{r7, lr}
 81055f6:	b084      	sub	sp, #16
 81055f8:	af00      	add	r7, sp, #0
 81055fa:	6078      	str	r0, [r7, #4]
  uint32_t crc_length = 0UL;
 81055fc:	2300      	movs	r3, #0
 81055fe:	60fb      	str	r3, [r7, #12]
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8105600:	687b      	ldr	r3, [r7, #4]
 8105602:	2b00      	cmp	r3, #0
 8105604:	d101      	bne.n	810560a <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 8105606:	2301      	movs	r3, #1
 8105608:	e0e2      	b.n	81057d0 <HAL_SPI_Init+0x1dc>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 810560a:	687b      	ldr	r3, [r7, #4]
 810560c:	2200      	movs	r2, #0
 810560e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8105610:	687b      	ldr	r3, [r7, #4]
 8105612:	681b      	ldr	r3, [r3, #0]
 8105614:	4a70      	ldr	r2, [pc, #448]	; (81057d8 <HAL_SPI_Init+0x1e4>)
 8105616:	4293      	cmp	r3, r2
 8105618:	d00f      	beq.n	810563a <HAL_SPI_Init+0x46>
 810561a:	687b      	ldr	r3, [r7, #4]
 810561c:	681b      	ldr	r3, [r3, #0]
 810561e:	4a6f      	ldr	r2, [pc, #444]	; (81057dc <HAL_SPI_Init+0x1e8>)
 8105620:	4293      	cmp	r3, r2
 8105622:	d00a      	beq.n	810563a <HAL_SPI_Init+0x46>
 8105624:	687b      	ldr	r3, [r7, #4]
 8105626:	681b      	ldr	r3, [r3, #0]
 8105628:	4a6d      	ldr	r2, [pc, #436]	; (81057e0 <HAL_SPI_Init+0x1ec>)
 810562a:	4293      	cmp	r3, r2
 810562c:	d005      	beq.n	810563a <HAL_SPI_Init+0x46>
 810562e:	687b      	ldr	r3, [r7, #4]
 8105630:	68db      	ldr	r3, [r3, #12]
 8105632:	2b0f      	cmp	r3, #15
 8105634:	d901      	bls.n	810563a <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 8105636:	2301      	movs	r3, #1
 8105638:	e0ca      	b.n	81057d0 <HAL_SPI_Init+0x1dc>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 810563a:	6878      	ldr	r0, [r7, #4]
 810563c:	f000 fb96 	bl	8105d6c <SPI_GetPacketSize>
 8105640:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8105642:	687b      	ldr	r3, [r7, #4]
 8105644:	681b      	ldr	r3, [r3, #0]
 8105646:	4a64      	ldr	r2, [pc, #400]	; (81057d8 <HAL_SPI_Init+0x1e4>)
 8105648:	4293      	cmp	r3, r2
 810564a:	d00c      	beq.n	8105666 <HAL_SPI_Init+0x72>
 810564c:	687b      	ldr	r3, [r7, #4]
 810564e:	681b      	ldr	r3, [r3, #0]
 8105650:	4a62      	ldr	r2, [pc, #392]	; (81057dc <HAL_SPI_Init+0x1e8>)
 8105652:	4293      	cmp	r3, r2
 8105654:	d007      	beq.n	8105666 <HAL_SPI_Init+0x72>
 8105656:	687b      	ldr	r3, [r7, #4]
 8105658:	681b      	ldr	r3, [r3, #0]
 810565a:	4a61      	ldr	r2, [pc, #388]	; (81057e0 <HAL_SPI_Init+0x1ec>)
 810565c:	4293      	cmp	r3, r2
 810565e:	d002      	beq.n	8105666 <HAL_SPI_Init+0x72>
 8105660:	68bb      	ldr	r3, [r7, #8]
 8105662:	2b08      	cmp	r3, #8
 8105664:	d811      	bhi.n	810568a <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8105666:	687b      	ldr	r3, [r7, #4]
 8105668:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 810566a:	4a5b      	ldr	r2, [pc, #364]	; (81057d8 <HAL_SPI_Init+0x1e4>)
 810566c:	4293      	cmp	r3, r2
 810566e:	d009      	beq.n	8105684 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8105670:	687b      	ldr	r3, [r7, #4]
 8105672:	681b      	ldr	r3, [r3, #0]
 8105674:	4a59      	ldr	r2, [pc, #356]	; (81057dc <HAL_SPI_Init+0x1e8>)
 8105676:	4293      	cmp	r3, r2
 8105678:	d004      	beq.n	8105684 <HAL_SPI_Init+0x90>
 810567a:	687b      	ldr	r3, [r7, #4]
 810567c:	681b      	ldr	r3, [r3, #0]
 810567e:	4a58      	ldr	r2, [pc, #352]	; (81057e0 <HAL_SPI_Init+0x1ec>)
 8105680:	4293      	cmp	r3, r2
 8105682:	d104      	bne.n	810568e <HAL_SPI_Init+0x9a>
 8105684:	68bb      	ldr	r3, [r7, #8]
 8105686:	2b10      	cmp	r3, #16
 8105688:	d901      	bls.n	810568e <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 810568a:	2301      	movs	r3, #1
 810568c:	e0a0      	b.n	81057d0 <HAL_SPI_Init+0x1dc>
      return HAL_ERROR;
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 810568e:	687b      	ldr	r3, [r7, #4]
 8105690:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8105694:	b2db      	uxtb	r3, r3
 8105696:	2b00      	cmp	r3, #0
 8105698:	d106      	bne.n	81056a8 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 810569a:	687b      	ldr	r3, [r7, #4]
 810569c:	2200      	movs	r2, #0
 810569e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 81056a2:	6878      	ldr	r0, [r7, #4]
 81056a4:	f7fb ffea 	bl	810167c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 81056a8:	687b      	ldr	r3, [r7, #4]
 81056aa:	2202      	movs	r2, #2
 81056ac:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 81056b0:	687b      	ldr	r3, [r7, #4]
 81056b2:	681b      	ldr	r3, [r3, #0]
 81056b4:	681a      	ldr	r2, [r3, #0]
 81056b6:	687b      	ldr	r3, [r7, #4]
 81056b8:	681b      	ldr	r3, [r3, #0]
 81056ba:	f022 0201 	bic.w	r2, r2, #1
 81056be:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 81056c0:	687b      	ldr	r3, [r7, #4]
 81056c2:	699b      	ldr	r3, [r3, #24]
 81056c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81056c8:	d110      	bne.n	81056ec <HAL_SPI_Init+0xf8>
 81056ca:	687b      	ldr	r3, [r7, #4]
 81056cc:	685b      	ldr	r3, [r3, #4]
 81056ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81056d2:	d10b      	bne.n	81056ec <HAL_SPI_Init+0xf8>
 81056d4:	687b      	ldr	r3, [r7, #4]
 81056d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81056d8:	2b00      	cmp	r3, #0
 81056da:	d107      	bne.n	81056ec <HAL_SPI_Init+0xf8>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 81056dc:	687b      	ldr	r3, [r7, #4]
 81056de:	681b      	ldr	r3, [r3, #0]
 81056e0:	681a      	ldr	r2, [r3, #0]
 81056e2:	687b      	ldr	r3, [r7, #4]
 81056e4:	681b      	ldr	r3, [r3, #0]
 81056e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 81056ea:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 81056ec:	687b      	ldr	r3, [r7, #4]
 81056ee:	69da      	ldr	r2, [r3, #28]
 81056f0:	687b      	ldr	r3, [r7, #4]
 81056f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81056f4:	431a      	orrs	r2, r3
 81056f6:	68fb      	ldr	r3, [r7, #12]
 81056f8:	431a      	orrs	r2, r3
 81056fa:	687b      	ldr	r3, [r7, #4]
 81056fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81056fe:	ea42 0103 	orr.w	r1, r2, r3
 8105702:	687b      	ldr	r3, [r7, #4]
 8105704:	68da      	ldr	r2, [r3, #12]
 8105706:	687b      	ldr	r3, [r7, #4]
 8105708:	681b      	ldr	r3, [r3, #0]
 810570a:	430a      	orrs	r2, r1
 810570c:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 810570e:	687b      	ldr	r3, [r7, #4]
 8105710:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8105712:	687b      	ldr	r3, [r7, #4]
 8105714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105716:	431a      	orrs	r2, r3
 8105718:	687b      	ldr	r3, [r7, #4]
 810571a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810571c:	431a      	orrs	r2, r3
 810571e:	687b      	ldr	r3, [r7, #4]
 8105720:	699b      	ldr	r3, [r3, #24]
 8105722:	431a      	orrs	r2, r3
 8105724:	687b      	ldr	r3, [r7, #4]
 8105726:	691b      	ldr	r3, [r3, #16]
 8105728:	431a      	orrs	r2, r3
 810572a:	687b      	ldr	r3, [r7, #4]
 810572c:	695b      	ldr	r3, [r3, #20]
 810572e:	431a      	orrs	r2, r3
 8105730:	687b      	ldr	r3, [r7, #4]
 8105732:	6a1b      	ldr	r3, [r3, #32]
 8105734:	431a      	orrs	r2, r3
 8105736:	687b      	ldr	r3, [r7, #4]
 8105738:	685b      	ldr	r3, [r3, #4]
 810573a:	431a      	orrs	r2, r3
 810573c:	687b      	ldr	r3, [r7, #4]
 810573e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105740:	431a      	orrs	r2, r3
 8105742:	687b      	ldr	r3, [r7, #4]
 8105744:	689b      	ldr	r3, [r3, #8]
 8105746:	431a      	orrs	r2, r3
 8105748:	687b      	ldr	r3, [r7, #4]
 810574a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810574c:	ea42 0103 	orr.w	r1, r2, r3
 8105750:	687b      	ldr	r3, [r7, #4]
 8105752:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8105754:	687b      	ldr	r3, [r7, #4]
 8105756:	681b      	ldr	r3, [r3, #0]
 8105758:	430a      	orrs	r2, r1
 810575a:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 810575c:	687b      	ldr	r3, [r7, #4]
 810575e:	685b      	ldr	r3, [r3, #4]
 8105760:	2b00      	cmp	r3, #0
 8105762:	d113      	bne.n	810578c <HAL_SPI_Init+0x198>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8105764:	687b      	ldr	r3, [r7, #4]
 8105766:	681b      	ldr	r3, [r3, #0]
 8105768:	689b      	ldr	r3, [r3, #8]
 810576a:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 810576e:	687b      	ldr	r3, [r7, #4]
 8105770:	681b      	ldr	r3, [r3, #0]
 8105772:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8105776:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8105778:	687b      	ldr	r3, [r7, #4]
 810577a:	681b      	ldr	r3, [r3, #0]
 810577c:	689b      	ldr	r3, [r3, #8]
 810577e:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8105782:	687b      	ldr	r3, [r7, #4]
 8105784:	681b      	ldr	r3, [r3, #0]
 8105786:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 810578a:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 810578c:	687b      	ldr	r3, [r7, #4]
 810578e:	681b      	ldr	r3, [r3, #0]
 8105790:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8105792:	687b      	ldr	r3, [r7, #4]
 8105794:	681b      	ldr	r3, [r3, #0]
 8105796:	f022 0201 	bic.w	r2, r2, #1
 810579a:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 810579c:	687b      	ldr	r3, [r7, #4]
 810579e:	685b      	ldr	r3, [r3, #4]
 81057a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81057a4:	2b00      	cmp	r3, #0
 81057a6:	d00a      	beq.n	81057be <HAL_SPI_Init+0x1ca>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 81057a8:	687b      	ldr	r3, [r7, #4]
 81057aa:	681b      	ldr	r3, [r3, #0]
 81057ac:	68db      	ldr	r3, [r3, #12]
 81057ae:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 81057b2:	687b      	ldr	r3, [r7, #4]
 81057b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 81057b6:	687b      	ldr	r3, [r7, #4]
 81057b8:	681b      	ldr	r3, [r3, #0]
 81057ba:	430a      	orrs	r2, r1
 81057bc:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 81057be:	687b      	ldr	r3, [r7, #4]
 81057c0:	2200      	movs	r2, #0
 81057c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 81057c6:	687b      	ldr	r3, [r7, #4]
 81057c8:	2201      	movs	r2, #1
 81057ca:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 81057ce:	2300      	movs	r3, #0
}
 81057d0:	4618      	mov	r0, r3
 81057d2:	3710      	adds	r7, #16
 81057d4:	46bd      	mov	sp, r7
 81057d6:	bd80      	pop	{r7, pc}
 81057d8:	40013000 	.word	0x40013000
 81057dc:	40003800 	.word	0x40003800
 81057e0:	40003c00 	.word	0x40003c00

081057e4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 81057e4:	b580      	push	{r7, lr}
 81057e6:	b08a      	sub	sp, #40	; 0x28
 81057e8:	af00      	add	r7, sp, #0
 81057ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 81057ec:	687b      	ldr	r3, [r7, #4]
 81057ee:	681b      	ldr	r3, [r3, #0]
 81057f0:	691b      	ldr	r3, [r3, #16]
 81057f2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 81057f4:	687b      	ldr	r3, [r7, #4]
 81057f6:	681b      	ldr	r3, [r3, #0]
 81057f8:	695b      	ldr	r3, [r3, #20]
 81057fa:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 81057fc:	6a3a      	ldr	r2, [r7, #32]
 81057fe:	69fb      	ldr	r3, [r7, #28]
 8105800:	4013      	ands	r3, r2
 8105802:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8105804:	687b      	ldr	r3, [r7, #4]
 8105806:	681b      	ldr	r3, [r3, #0]
 8105808:	689b      	ldr	r3, [r3, #8]
 810580a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 810580c:	2300      	movs	r3, #0
 810580e:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8105810:	687b      	ldr	r3, [r7, #4]
 8105812:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8105816:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8105818:	687b      	ldr	r3, [r7, #4]
 810581a:	681b      	ldr	r3, [r3, #0]
 810581c:	3330      	adds	r3, #48	; 0x30
 810581e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */


  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8105820:	69bb      	ldr	r3, [r7, #24]
 8105822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8105826:	2b00      	cmp	r3, #0
 8105828:	d113      	bne.n	8105852 <HAL_SPI_IRQHandler+0x6e>
 810582a:	69bb      	ldr	r3, [r7, #24]
 810582c:	f003 0320 	and.w	r3, r3, #32
 8105830:	2b00      	cmp	r3, #0
 8105832:	d10e      	bne.n	8105852 <HAL_SPI_IRQHandler+0x6e>
 8105834:	69bb      	ldr	r3, [r7, #24]
 8105836:	f003 0304 	and.w	r3, r3, #4
 810583a:	2b00      	cmp	r3, #0
 810583c:	d009      	beq.n	8105852 <HAL_SPI_IRQHandler+0x6e>
  {
    hspi->TxISR(hspi);
 810583e:	687b      	ldr	r3, [r7, #4]
 8105840:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8105842:	6878      	ldr	r0, [r7, #4]
 8105844:	4798      	blx	r3
    hspi->RxISR(hspi);
 8105846:	687b      	ldr	r3, [r7, #4]
 8105848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810584a:	6878      	ldr	r0, [r7, #4]
 810584c:	4798      	blx	r3
    handled = 1UL;
 810584e:	2301      	movs	r3, #1
 8105850:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8105852:	69bb      	ldr	r3, [r7, #24]
 8105854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8105858:	2b00      	cmp	r3, #0
 810585a:	d10f      	bne.n	810587c <HAL_SPI_IRQHandler+0x98>
 810585c:	69bb      	ldr	r3, [r7, #24]
 810585e:	f003 0301 	and.w	r3, r3, #1
 8105862:	2b00      	cmp	r3, #0
 8105864:	d00a      	beq.n	810587c <HAL_SPI_IRQHandler+0x98>
 8105866:	69bb      	ldr	r3, [r7, #24]
 8105868:	f003 0304 	and.w	r3, r3, #4
 810586c:	2b00      	cmp	r3, #0
 810586e:	d105      	bne.n	810587c <HAL_SPI_IRQHandler+0x98>
  {
    hspi->RxISR(hspi);
 8105870:	687b      	ldr	r3, [r7, #4]
 8105872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105874:	6878      	ldr	r0, [r7, #4]
 8105876:	4798      	blx	r3
    handled = 1UL;
 8105878:	2301      	movs	r3, #1
 810587a:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 810587c:	69bb      	ldr	r3, [r7, #24]
 810587e:	f003 0320 	and.w	r3, r3, #32
 8105882:	2b00      	cmp	r3, #0
 8105884:	d10f      	bne.n	81058a6 <HAL_SPI_IRQHandler+0xc2>
 8105886:	69bb      	ldr	r3, [r7, #24]
 8105888:	f003 0302 	and.w	r3, r3, #2
 810588c:	2b00      	cmp	r3, #0
 810588e:	d00a      	beq.n	81058a6 <HAL_SPI_IRQHandler+0xc2>
 8105890:	69bb      	ldr	r3, [r7, #24]
 8105892:	f003 0304 	and.w	r3, r3, #4
 8105896:	2b00      	cmp	r3, #0
 8105898:	d105      	bne.n	81058a6 <HAL_SPI_IRQHandler+0xc2>
  {
    hspi->TxISR(hspi);
 810589a:	687b      	ldr	r3, [r7, #4]
 810589c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 810589e:	6878      	ldr	r0, [r7, #4]
 81058a0:	4798      	blx	r3
    handled = 1UL;
 81058a2:	2301      	movs	r3, #1
 81058a4:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_HSPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 81058a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81058a8:	2b00      	cmp	r3, #0
 81058aa:	f040 8172 	bne.w	8105b92 <HAL_SPI_IRQHandler+0x3ae>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 81058ae:	69bb      	ldr	r3, [r7, #24]
 81058b0:	f003 0308 	and.w	r3, r3, #8
 81058b4:	2b00      	cmp	r3, #0
 81058b6:	f000 80a0 	beq.w	81059fa <HAL_SPI_IRQHandler+0x216>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 81058ba:	687b      	ldr	r3, [r7, #4]
 81058bc:	681b      	ldr	r3, [r3, #0]
 81058be:	699a      	ldr	r2, [r3, #24]
 81058c0:	687b      	ldr	r3, [r7, #4]
 81058c2:	681b      	ldr	r3, [r3, #0]
 81058c4:	f042 0208 	orr.w	r2, r2, #8
 81058c8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 81058ca:	687b      	ldr	r3, [r7, #4]
 81058cc:	681b      	ldr	r3, [r3, #0]
 81058ce:	699a      	ldr	r2, [r3, #24]
 81058d0:	687b      	ldr	r3, [r7, #4]
 81058d2:	681b      	ldr	r3, [r3, #0]
 81058d4:	f042 0210 	orr.w	r2, r2, #16
 81058d8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 81058da:	687b      	ldr	r3, [r7, #4]
 81058dc:	681b      	ldr	r3, [r3, #0]
 81058de:	699a      	ldr	r2, [r3, #24]
 81058e0:	687b      	ldr	r3, [r7, #4]
 81058e2:	681b      	ldr	r3, [r3, #0]
 81058e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81058e8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 81058ea:	687b      	ldr	r3, [r7, #4]
 81058ec:	681b      	ldr	r3, [r3, #0]
 81058ee:	691a      	ldr	r2, [r3, #16]
 81058f0:	687b      	ldr	r3, [r7, #4]
 81058f2:	681b      	ldr	r3, [r3, #0]
 81058f4:	f022 0208 	bic.w	r2, r2, #8
 81058f8:	611a      	str	r2, [r3, #16]

    /* DMA Normal Mode */
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 81058fa:	697b      	ldr	r3, [r7, #20]
 81058fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8105900:	2b00      	cmp	r3, #0
 8105902:	d00f      	beq.n	8105924 <HAL_SPI_IRQHandler+0x140>
 8105904:	7cfb      	ldrb	r3, [r7, #19]
 8105906:	2b04      	cmp	r3, #4
 8105908:	d004      	beq.n	8105914 <HAL_SPI_IRQHandler+0x130>
      ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 810590a:	687b      	ldr	r3, [r7, #4]
 810590c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810590e:	69db      	ldr	r3, [r3, #28]
 8105910:	2b00      	cmp	r3, #0
 8105912:	d007      	beq.n	8105924 <HAL_SPI_IRQHandler+0x140>
 8105914:	7cfb      	ldrb	r3, [r7, #19]
 8105916:	2b03      	cmp	r3, #3
 8105918:	d059      	beq.n	81059ce <HAL_SPI_IRQHandler+0x1ea>
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 810591a:	687b      	ldr	r3, [r7, #4]
 810591c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 810591e:	69db      	ldr	r3, [r3, #28]
 8105920:	2b00      	cmp	r3, #0
 8105922:	d154      	bne.n	81059ce <HAL_SPI_IRQHandler+0x1ea>
    {
      /* For the IT based receive extra polling maybe required for last packet */
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8105924:	687b      	ldr	r3, [r7, #4]
 8105926:	681b      	ldr	r3, [r3, #0]
 8105928:	689b      	ldr	r3, [r3, #8]
 810592a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 810592e:	2b00      	cmp	r3, #0
 8105930:	d13d      	bne.n	81059ae <HAL_SPI_IRQHandler+0x1ca>
      {
        /* Pooling remaining data */
        while (hspi->RxXferCount != 0UL)
 8105932:	e036      	b.n	81059a2 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Receive data in 32 Bit mode */
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8105934:	687b      	ldr	r3, [r7, #4]
 8105936:	68db      	ldr	r3, [r3, #12]
 8105938:	2b0f      	cmp	r3, #15
 810593a:	d90b      	bls.n	8105954 <HAL_SPI_IRQHandler+0x170>
          {
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 810593c:	687b      	ldr	r3, [r7, #4]
 810593e:	681a      	ldr	r2, [r3, #0]
 8105940:	687b      	ldr	r3, [r7, #4]
 8105942:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105944:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8105946:	601a      	str	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint32_t);
 8105948:	687b      	ldr	r3, [r7, #4]
 810594a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810594c:	1d1a      	adds	r2, r3, #4
 810594e:	687b      	ldr	r3, [r7, #4]
 8105950:	665a      	str	r2, [r3, #100]	; 0x64
 8105952:	e01d      	b.n	8105990 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 16 Bit mode */
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8105954:	687b      	ldr	r3, [r7, #4]
 8105956:	68db      	ldr	r3, [r3, #12]
 8105958:	2b07      	cmp	r3, #7
 810595a:	d90b      	bls.n	8105974 <HAL_SPI_IRQHandler+0x190>
          {
#if defined (__GNUC__)
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 810595c:	687b      	ldr	r3, [r7, #4]
 810595e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105960:	68fa      	ldr	r2, [r7, #12]
 8105962:	8812      	ldrh	r2, [r2, #0]
 8105964:	b292      	uxth	r2, r2
 8105966:	801a      	strh	r2, [r3, #0]
#else
            *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
            hspi->pRxBuffPtr += sizeof(uint16_t);
 8105968:	687b      	ldr	r3, [r7, #4]
 810596a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810596c:	1c9a      	adds	r2, r3, #2
 810596e:	687b      	ldr	r3, [r7, #4]
 8105970:	665a      	str	r2, [r3, #100]	; 0x64
 8105972:	e00d      	b.n	8105990 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 8 Bit mode */
          else
          {
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8105974:	687b      	ldr	r3, [r7, #4]
 8105976:	681b      	ldr	r3, [r3, #0]
 8105978:	f103 0230 	add.w	r2, r3, #48	; 0x30
 810597c:	687b      	ldr	r3, [r7, #4]
 810597e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105980:	7812      	ldrb	r2, [r2, #0]
 8105982:	b2d2      	uxtb	r2, r2
 8105984:	701a      	strb	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 8105986:	687b      	ldr	r3, [r7, #4]
 8105988:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810598a:	1c5a      	adds	r2, r3, #1
 810598c:	687b      	ldr	r3, [r7, #4]
 810598e:	665a      	str	r2, [r3, #100]	; 0x64
          }

          hspi->RxXferCount--;
 8105990:	687b      	ldr	r3, [r7, #4]
 8105992:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105996:	b29b      	uxth	r3, r3
 8105998:	3b01      	subs	r3, #1
 810599a:	b29a      	uxth	r2, r3
 810599c:	687b      	ldr	r3, [r7, #4]
 810599e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        while (hspi->RxXferCount != 0UL)
 81059a2:	687b      	ldr	r3, [r7, #4]
 81059a4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81059a8:	b29b      	uxth	r3, r3
 81059aa:	2b00      	cmp	r3, #0
 81059ac:	d1c2      	bne.n	8105934 <HAL_SPI_IRQHandler+0x150>
        }
      }

      /* Call SPI Standard close procedure */
      SPI_CloseTransfer(hspi);
 81059ae:	6878      	ldr	r0, [r7, #4]
 81059b0:	f000 f93c 	bl	8105c2c <SPI_CloseTransfer>

      hspi->State = HAL_SPI_STATE_READY;
 81059b4:	687b      	ldr	r3, [r7, #4]
 81059b6:	2201      	movs	r2, #1
 81059b8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 81059bc:	687b      	ldr	r3, [r7, #4]
 81059be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81059c2:	2b00      	cmp	r3, #0
 81059c4:	d003      	beq.n	81059ce <HAL_SPI_IRQHandler+0x1ea>
      {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 81059c6:	6878      	ldr	r0, [r7, #4]
 81059c8:	f000 f90c 	bl	8105be4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
        return;
 81059cc:	e0e6      	b.n	8105b9c <HAL_SPI_IRQHandler+0x3b8>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 81059ce:	7cfb      	ldrb	r3, [r7, #19]
 81059d0:	2b05      	cmp	r3, #5
 81059d2:	d103      	bne.n	81059dc <HAL_SPI_IRQHandler+0x1f8>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 81059d4:	6878      	ldr	r0, [r7, #4]
 81059d6:	f000 f8fb 	bl	8105bd0 <HAL_SPI_TxRxCpltCallback>
    {
      /* end of the appropriate call */
    }
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

    return;
 81059da:	e0dc      	b.n	8105b96 <HAL_SPI_IRQHandler+0x3b2>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 81059dc:	7cfb      	ldrb	r3, [r7, #19]
 81059de:	2b04      	cmp	r3, #4
 81059e0:	d103      	bne.n	81059ea <HAL_SPI_IRQHandler+0x206>
      HAL_SPI_RxCpltCallback(hspi);
 81059e2:	6878      	ldr	r0, [r7, #4]
 81059e4:	f000 f8ea 	bl	8105bbc <HAL_SPI_RxCpltCallback>
    return;
 81059e8:	e0d5      	b.n	8105b96 <HAL_SPI_IRQHandler+0x3b2>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 81059ea:	7cfb      	ldrb	r3, [r7, #19]
 81059ec:	2b03      	cmp	r3, #3
 81059ee:	f040 80d2 	bne.w	8105b96 <HAL_SPI_IRQHandler+0x3b2>
      HAL_SPI_TxCpltCallback(hspi);
 81059f2:	6878      	ldr	r0, [r7, #4]
 81059f4:	f000 f8d8 	bl	8105ba8 <HAL_SPI_TxCpltCallback>
    return;
 81059f8:	e0cd      	b.n	8105b96 <HAL_SPI_IRQHandler+0x3b2>
  }

  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 81059fa:	69fb      	ldr	r3, [r7, #28]
 81059fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8105a00:	2b00      	cmp	r3, #0
 8105a02:	d00d      	beq.n	8105a20 <HAL_SPI_IRQHandler+0x23c>
 8105a04:	6a3b      	ldr	r3, [r7, #32]
 8105a06:	f003 0308 	and.w	r3, r3, #8
 8105a0a:	2b00      	cmp	r3, #0
 8105a0c:	d008      	beq.n	8105a20 <HAL_SPI_IRQHandler+0x23c>
  {
    /* Abort on going, clear SUSP flag to avoid infinite looping */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8105a0e:	687b      	ldr	r3, [r7, #4]
 8105a10:	681b      	ldr	r3, [r3, #0]
 8105a12:	699a      	ldr	r2, [r3, #24]
 8105a14:	687b      	ldr	r3, [r7, #4]
 8105a16:	681b      	ldr	r3, [r3, #0]
 8105a18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8105a1c:	619a      	str	r2, [r3, #24]

    return;
 8105a1e:	e0bd      	b.n	8105b9c <HAL_SPI_IRQHandler+0x3b8>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8105a20:	69bb      	ldr	r3, [r7, #24]
 8105a22:	f403 7358 	and.w	r3, r3, #864	; 0x360
 8105a26:	2b00      	cmp	r3, #0
 8105a28:	f000 80b8 	beq.w	8105b9c <HAL_SPI_IRQHandler+0x3b8>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8105a2c:	69bb      	ldr	r3, [r7, #24]
 8105a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8105a32:	2b00      	cmp	r3, #0
 8105a34:	d00f      	beq.n	8105a56 <HAL_SPI_IRQHandler+0x272>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8105a36:	687b      	ldr	r3, [r7, #4]
 8105a38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105a3c:	f043 0204 	orr.w	r2, r3, #4
 8105a40:	687b      	ldr	r3, [r7, #4]
 8105a42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8105a46:	687b      	ldr	r3, [r7, #4]
 8105a48:	681b      	ldr	r3, [r3, #0]
 8105a4a:	699a      	ldr	r2, [r3, #24]
 8105a4c:	687b      	ldr	r3, [r7, #4]
 8105a4e:	681b      	ldr	r3, [r3, #0]
 8105a50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8105a54:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8105a56:	69bb      	ldr	r3, [r7, #24]
 8105a58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8105a5c:	2b00      	cmp	r3, #0
 8105a5e:	d00f      	beq.n	8105a80 <HAL_SPI_IRQHandler+0x29c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8105a60:	687b      	ldr	r3, [r7, #4]
 8105a62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105a66:	f043 0201 	orr.w	r2, r3, #1
 8105a6a:	687b      	ldr	r3, [r7, #4]
 8105a6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8105a70:	687b      	ldr	r3, [r7, #4]
 8105a72:	681b      	ldr	r3, [r3, #0]
 8105a74:	699a      	ldr	r2, [r3, #24]
 8105a76:	687b      	ldr	r3, [r7, #4]
 8105a78:	681b      	ldr	r3, [r3, #0]
 8105a7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8105a7e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8105a80:	69bb      	ldr	r3, [r7, #24]
 8105a82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105a86:	2b00      	cmp	r3, #0
 8105a88:	d00f      	beq.n	8105aaa <HAL_SPI_IRQHandler+0x2c6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8105a8a:	687b      	ldr	r3, [r7, #4]
 8105a8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105a90:	f043 0208 	orr.w	r2, r3, #8
 8105a94:	687b      	ldr	r3, [r7, #4]
 8105a96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8105a9a:	687b      	ldr	r3, [r7, #4]
 8105a9c:	681b      	ldr	r3, [r3, #0]
 8105a9e:	699a      	ldr	r2, [r3, #24]
 8105aa0:	687b      	ldr	r3, [r7, #4]
 8105aa2:	681b      	ldr	r3, [r3, #0]
 8105aa4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8105aa8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8105aaa:	69bb      	ldr	r3, [r7, #24]
 8105aac:	f003 0320 	and.w	r3, r3, #32
 8105ab0:	2b00      	cmp	r3, #0
 8105ab2:	d00f      	beq.n	8105ad4 <HAL_SPI_IRQHandler+0x2f0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8105ab4:	687b      	ldr	r3, [r7, #4]
 8105ab6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105aba:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8105abe:	687b      	ldr	r3, [r7, #4]
 8105ac0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8105ac4:	687b      	ldr	r3, [r7, #4]
 8105ac6:	681b      	ldr	r3, [r3, #0]
 8105ac8:	699a      	ldr	r2, [r3, #24]
 8105aca:	687b      	ldr	r3, [r7, #4]
 8105acc:	681b      	ldr	r3, [r3, #0]
 8105ace:	f042 0220 	orr.w	r2, r2, #32
 8105ad2:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8105ad4:	687b      	ldr	r3, [r7, #4]
 8105ad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105ada:	2b00      	cmp	r3, #0
 8105adc:	d05d      	beq.n	8105b9a <HAL_SPI_IRQHandler+0x3b6>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8105ade:	687b      	ldr	r3, [r7, #4]
 8105ae0:	681b      	ldr	r3, [r3, #0]
 8105ae2:	681a      	ldr	r2, [r3, #0]
 8105ae4:	687b      	ldr	r3, [r7, #4]
 8105ae6:	681b      	ldr	r3, [r3, #0]
 8105ae8:	f022 0201 	bic.w	r2, r2, #1
 8105aec:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 8105aee:	687b      	ldr	r3, [r7, #4]
 8105af0:	681b      	ldr	r3, [r3, #0]
 8105af2:	691b      	ldr	r3, [r3, #16]
 8105af4:	687a      	ldr	r2, [r7, #4]
 8105af6:	6812      	ldr	r2, [r2, #0]
 8105af8:	f423 735a 	bic.w	r3, r3, #872	; 0x368
 8105afc:	f023 0303 	bic.w	r3, r3, #3
 8105b00:	6113      	str	r3, [r2, #16]

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8105b02:	697b      	ldr	r3, [r7, #20]
 8105b04:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8105b08:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8105b0c:	d138      	bne.n	8105b80 <HAL_SPI_IRQHandler+0x39c>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8105b0e:	687b      	ldr	r3, [r7, #4]
 8105b10:	681b      	ldr	r3, [r3, #0]
 8105b12:	689a      	ldr	r2, [r3, #8]
 8105b14:	687b      	ldr	r3, [r7, #4]
 8105b16:	681b      	ldr	r3, [r3, #0]
 8105b18:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8105b1c:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8105b1e:	687b      	ldr	r3, [r7, #4]
 8105b20:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8105b22:	2b00      	cmp	r3, #0
 8105b24:	d013      	beq.n	8105b4e <HAL_SPI_IRQHandler+0x36a>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8105b26:	687b      	ldr	r3, [r7, #4]
 8105b28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8105b2a:	4a1e      	ldr	r2, [pc, #120]	; (8105ba4 <HAL_SPI_IRQHandler+0x3c0>)
 8105b2c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8105b2e:	687b      	ldr	r3, [r7, #4]
 8105b30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8105b32:	4618      	mov	r0, r3
 8105b34:	f7fc fdac 	bl	8102690 <HAL_DMA_Abort_IT>
 8105b38:	4603      	mov	r3, r0
 8105b3a:	2b00      	cmp	r3, #0
 8105b3c:	d007      	beq.n	8105b4e <HAL_SPI_IRQHandler+0x36a>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8105b3e:	687b      	ldr	r3, [r7, #4]
 8105b40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105b44:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8105b48:	687b      	ldr	r3, [r7, #4]
 8105b4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8105b4e:	687b      	ldr	r3, [r7, #4]
 8105b50:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8105b52:	2b00      	cmp	r3, #0
 8105b54:	d021      	beq.n	8105b9a <HAL_SPI_IRQHandler+0x3b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8105b56:	687b      	ldr	r3, [r7, #4]
 8105b58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8105b5a:	4a12      	ldr	r2, [pc, #72]	; (8105ba4 <HAL_SPI_IRQHandler+0x3c0>)
 8105b5c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8105b5e:	687b      	ldr	r3, [r7, #4]
 8105b60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8105b62:	4618      	mov	r0, r3
 8105b64:	f7fc fd94 	bl	8102690 <HAL_DMA_Abort_IT>
 8105b68:	4603      	mov	r3, r0
 8105b6a:	2b00      	cmp	r3, #0
 8105b6c:	d015      	beq.n	8105b9a <HAL_SPI_IRQHandler+0x3b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8105b6e:	687b      	ldr	r3, [r7, #4]
 8105b70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105b74:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8105b78:	687b      	ldr	r3, [r7, #4]
 8105b7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8105b7e:	e00c      	b.n	8105b9a <HAL_SPI_IRQHandler+0x3b6>
        hspi->State = HAL_SPI_STATE_READY;
 8105b80:	687b      	ldr	r3, [r7, #4]
 8105b82:	2201      	movs	r2, #1
 8105b84:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 8105b88:	6878      	ldr	r0, [r7, #4]
 8105b8a:	f000 f82b 	bl	8105be4 <HAL_SPI_ErrorCallback>
    return;
 8105b8e:	bf00      	nop
 8105b90:	e003      	b.n	8105b9a <HAL_SPI_IRQHandler+0x3b6>
    return;
 8105b92:	bf00      	nop
 8105b94:	e002      	b.n	8105b9c <HAL_SPI_IRQHandler+0x3b8>
    return;
 8105b96:	bf00      	nop
 8105b98:	e000      	b.n	8105b9c <HAL_SPI_IRQHandler+0x3b8>
    return;
 8105b9a:	bf00      	nop
  }
}
 8105b9c:	3728      	adds	r7, #40	; 0x28
 8105b9e:	46bd      	mov	sp, r7
 8105ba0:	bd80      	pop	{r7, pc}
 8105ba2:	bf00      	nop
 8105ba4:	08105bf9 	.word	0x08105bf9

08105ba8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8105ba8:	b480      	push	{r7}
 8105baa:	b083      	sub	sp, #12
 8105bac:	af00      	add	r7, sp, #0
 8105bae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8105bb0:	bf00      	nop
 8105bb2:	370c      	adds	r7, #12
 8105bb4:	46bd      	mov	sp, r7
 8105bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105bba:	4770      	bx	lr

08105bbc <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8105bbc:	b480      	push	{r7}
 8105bbe:	b083      	sub	sp, #12
 8105bc0:	af00      	add	r7, sp, #0
 8105bc2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8105bc4:	bf00      	nop
 8105bc6:	370c      	adds	r7, #12
 8105bc8:	46bd      	mov	sp, r7
 8105bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105bce:	4770      	bx	lr

08105bd0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8105bd0:	b480      	push	{r7}
 8105bd2:	b083      	sub	sp, #12
 8105bd4:	af00      	add	r7, sp, #0
 8105bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8105bd8:	bf00      	nop
 8105bda:	370c      	adds	r7, #12
 8105bdc:	46bd      	mov	sp, r7
 8105bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105be2:	4770      	bx	lr

08105be4 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8105be4:	b480      	push	{r7}
 8105be6:	b083      	sub	sp, #12
 8105be8:	af00      	add	r7, sp, #0
 8105bea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8105bec:	bf00      	nop
 8105bee:	370c      	adds	r7, #12
 8105bf0:	46bd      	mov	sp, r7
 8105bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105bf6:	4770      	bx	lr

08105bf8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8105bf8:	b580      	push	{r7, lr}
 8105bfa:	b084      	sub	sp, #16
 8105bfc:	af00      	add	r7, sp, #0
 8105bfe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8105c00:	687b      	ldr	r3, [r7, #4]
 8105c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105c04:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8105c06:	68fb      	ldr	r3, [r7, #12]
 8105c08:	2200      	movs	r2, #0
 8105c0a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8105c0e:	68fb      	ldr	r3, [r7, #12]
 8105c10:	2200      	movs	r2, #0
 8105c12:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8105c16:	68fb      	ldr	r3, [r7, #12]
 8105c18:	2201      	movs	r2, #1
 8105c1a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8105c1e:	68f8      	ldr	r0, [r7, #12]
 8105c20:	f7ff ffe0 	bl	8105be4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8105c24:	bf00      	nop
 8105c26:	3710      	adds	r7, #16
 8105c28:	46bd      	mov	sp, r7
 8105c2a:	bd80      	pop	{r7, pc}

08105c2c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8105c2c:	b480      	push	{r7}
 8105c2e:	b085      	sub	sp, #20
 8105c30:	af00      	add	r7, sp, #0
 8105c32:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8105c34:	687b      	ldr	r3, [r7, #4]
 8105c36:	681b      	ldr	r3, [r3, #0]
 8105c38:	695b      	ldr	r3, [r3, #20]
 8105c3a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8105c3c:	687b      	ldr	r3, [r7, #4]
 8105c3e:	681b      	ldr	r3, [r3, #0]
 8105c40:	699a      	ldr	r2, [r3, #24]
 8105c42:	687b      	ldr	r3, [r7, #4]
 8105c44:	681b      	ldr	r3, [r3, #0]
 8105c46:	f042 0208 	orr.w	r2, r2, #8
 8105c4a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8105c4c:	687b      	ldr	r3, [r7, #4]
 8105c4e:	681b      	ldr	r3, [r3, #0]
 8105c50:	699a      	ldr	r2, [r3, #24]
 8105c52:	687b      	ldr	r3, [r7, #4]
 8105c54:	681b      	ldr	r3, [r3, #0]
 8105c56:	f042 0210 	orr.w	r2, r2, #16
 8105c5a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8105c5c:	687b      	ldr	r3, [r7, #4]
 8105c5e:	681b      	ldr	r3, [r3, #0]
 8105c60:	681a      	ldr	r2, [r3, #0]
 8105c62:	687b      	ldr	r3, [r7, #4]
 8105c64:	681b      	ldr	r3, [r3, #0]
 8105c66:	f022 0201 	bic.w	r2, r2, #1
 8105c6a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8105c6c:	687b      	ldr	r3, [r7, #4]
 8105c6e:	681b      	ldr	r3, [r3, #0]
 8105c70:	691b      	ldr	r3, [r3, #16]
 8105c72:	687a      	ldr	r2, [r7, #4]
 8105c74:	6812      	ldr	r2, [r2, #0]
 8105c76:	f423 735b 	bic.w	r3, r3, #876	; 0x36c
 8105c7a:	f023 0303 	bic.w	r3, r3, #3
 8105c7e:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8105c80:	687b      	ldr	r3, [r7, #4]
 8105c82:	681b      	ldr	r3, [r3, #0]
 8105c84:	689a      	ldr	r2, [r3, #8]
 8105c86:	687b      	ldr	r3, [r7, #4]
 8105c88:	681b      	ldr	r3, [r3, #0]
 8105c8a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8105c8e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8105c90:	687b      	ldr	r3, [r7, #4]
 8105c92:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8105c96:	b2db      	uxtb	r3, r3
 8105c98:	2b04      	cmp	r3, #4
 8105c9a:	d014      	beq.n	8105cc6 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8105c9c:	68fb      	ldr	r3, [r7, #12]
 8105c9e:	f003 0320 	and.w	r3, r3, #32
 8105ca2:	2b00      	cmp	r3, #0
 8105ca4:	d00f      	beq.n	8105cc6 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8105ca6:	687b      	ldr	r3, [r7, #4]
 8105ca8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105cac:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8105cb0:	687b      	ldr	r3, [r7, #4]
 8105cb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8105cb6:	687b      	ldr	r3, [r7, #4]
 8105cb8:	681b      	ldr	r3, [r3, #0]
 8105cba:	699a      	ldr	r2, [r3, #24]
 8105cbc:	687b      	ldr	r3, [r7, #4]
 8105cbe:	681b      	ldr	r3, [r3, #0]
 8105cc0:	f042 0220 	orr.w	r2, r2, #32
 8105cc4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8105cc6:	687b      	ldr	r3, [r7, #4]
 8105cc8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8105ccc:	b2db      	uxtb	r3, r3
 8105cce:	2b03      	cmp	r3, #3
 8105cd0:	d014      	beq.n	8105cfc <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8105cd2:	68fb      	ldr	r3, [r7, #12]
 8105cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8105cd8:	2b00      	cmp	r3, #0
 8105cda:	d00f      	beq.n	8105cfc <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8105cdc:	687b      	ldr	r3, [r7, #4]
 8105cde:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105ce2:	f043 0204 	orr.w	r2, r3, #4
 8105ce6:	687b      	ldr	r3, [r7, #4]
 8105ce8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8105cec:	687b      	ldr	r3, [r7, #4]
 8105cee:	681b      	ldr	r3, [r3, #0]
 8105cf0:	699a      	ldr	r2, [r3, #24]
 8105cf2:	687b      	ldr	r3, [r7, #4]
 8105cf4:	681b      	ldr	r3, [r3, #0]
 8105cf6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8105cfa:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8105cfc:	68fb      	ldr	r3, [r7, #12]
 8105cfe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8105d02:	2b00      	cmp	r3, #0
 8105d04:	d00f      	beq.n	8105d26 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8105d06:	687b      	ldr	r3, [r7, #4]
 8105d08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105d0c:	f043 0201 	orr.w	r2, r3, #1
 8105d10:	687b      	ldr	r3, [r7, #4]
 8105d12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8105d16:	687b      	ldr	r3, [r7, #4]
 8105d18:	681b      	ldr	r3, [r3, #0]
 8105d1a:	699a      	ldr	r2, [r3, #24]
 8105d1c:	687b      	ldr	r3, [r7, #4]
 8105d1e:	681b      	ldr	r3, [r3, #0]
 8105d20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8105d24:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8105d26:	68fb      	ldr	r3, [r7, #12]
 8105d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105d2c:	2b00      	cmp	r3, #0
 8105d2e:	d00f      	beq.n	8105d50 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8105d30:	687b      	ldr	r3, [r7, #4]
 8105d32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105d36:	f043 0208 	orr.w	r2, r3, #8
 8105d3a:	687b      	ldr	r3, [r7, #4]
 8105d3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8105d40:	687b      	ldr	r3, [r7, #4]
 8105d42:	681b      	ldr	r3, [r3, #0]
 8105d44:	699a      	ldr	r2, [r3, #24]
 8105d46:	687b      	ldr	r3, [r7, #4]
 8105d48:	681b      	ldr	r3, [r3, #0]
 8105d4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8105d4e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8105d50:	687b      	ldr	r3, [r7, #4]
 8105d52:	2200      	movs	r2, #0
 8105d54:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8105d58:	687b      	ldr	r3, [r7, #4]
 8105d5a:	2200      	movs	r2, #0
 8105d5c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8105d60:	bf00      	nop
 8105d62:	3714      	adds	r7, #20
 8105d64:	46bd      	mov	sp, r7
 8105d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105d6a:	4770      	bx	lr

08105d6c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8105d6c:	b480      	push	{r7}
 8105d6e:	b085      	sub	sp, #20
 8105d70:	af00      	add	r7, sp, #0
 8105d72:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8105d74:	687b      	ldr	r3, [r7, #4]
 8105d76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105d78:	095b      	lsrs	r3, r3, #5
 8105d7a:	3301      	adds	r3, #1
 8105d7c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8105d7e:	687b      	ldr	r3, [r7, #4]
 8105d80:	68db      	ldr	r3, [r3, #12]
 8105d82:	3301      	adds	r3, #1
 8105d84:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8105d86:	68bb      	ldr	r3, [r7, #8]
 8105d88:	3307      	adds	r3, #7
 8105d8a:	08db      	lsrs	r3, r3, #3
 8105d8c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8105d8e:	68bb      	ldr	r3, [r7, #8]
 8105d90:	68fa      	ldr	r2, [r7, #12]
 8105d92:	fb02 f303 	mul.w	r3, r2, r3
}
 8105d96:	4618      	mov	r0, r3
 8105d98:	3714      	adds	r7, #20
 8105d9a:	46bd      	mov	sp, r7
 8105d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105da0:	4770      	bx	lr

08105da2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8105da2:	b580      	push	{r7, lr}
 8105da4:	b082      	sub	sp, #8
 8105da6:	af00      	add	r7, sp, #0
 8105da8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8105daa:	687b      	ldr	r3, [r7, #4]
 8105dac:	2b00      	cmp	r3, #0
 8105dae:	d101      	bne.n	8105db4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8105db0:	2301      	movs	r3, #1
 8105db2:	e049      	b.n	8105e48 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8105db4:	687b      	ldr	r3, [r7, #4]
 8105db6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8105dba:	b2db      	uxtb	r3, r3
 8105dbc:	2b00      	cmp	r3, #0
 8105dbe:	d106      	bne.n	8105dce <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8105dc0:	687b      	ldr	r3, [r7, #4]
 8105dc2:	2200      	movs	r2, #0
 8105dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8105dc8:	6878      	ldr	r0, [r7, #4]
 8105dca:	f000 f841 	bl	8105e50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8105dce:	687b      	ldr	r3, [r7, #4]
 8105dd0:	2202      	movs	r2, #2
 8105dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8105dd6:	687b      	ldr	r3, [r7, #4]
 8105dd8:	681a      	ldr	r2, [r3, #0]
 8105dda:	687b      	ldr	r3, [r7, #4]
 8105ddc:	3304      	adds	r3, #4
 8105dde:	4619      	mov	r1, r3
 8105de0:	4610      	mov	r0, r2
 8105de2:	f000 f9bd 	bl	8106160 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8105de6:	687b      	ldr	r3, [r7, #4]
 8105de8:	2201      	movs	r2, #1
 8105dea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105dee:	687b      	ldr	r3, [r7, #4]
 8105df0:	2201      	movs	r2, #1
 8105df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8105df6:	687b      	ldr	r3, [r7, #4]
 8105df8:	2201      	movs	r2, #1
 8105dfa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8105dfe:	687b      	ldr	r3, [r7, #4]
 8105e00:	2201      	movs	r2, #1
 8105e02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8105e06:	687b      	ldr	r3, [r7, #4]
 8105e08:	2201      	movs	r2, #1
 8105e0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8105e0e:	687b      	ldr	r3, [r7, #4]
 8105e10:	2201      	movs	r2, #1
 8105e12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8105e16:	687b      	ldr	r3, [r7, #4]
 8105e18:	2201      	movs	r2, #1
 8105e1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105e1e:	687b      	ldr	r3, [r7, #4]
 8105e20:	2201      	movs	r2, #1
 8105e22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8105e26:	687b      	ldr	r3, [r7, #4]
 8105e28:	2201      	movs	r2, #1
 8105e2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8105e2e:	687b      	ldr	r3, [r7, #4]
 8105e30:	2201      	movs	r2, #1
 8105e32:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8105e36:	687b      	ldr	r3, [r7, #4]
 8105e38:	2201      	movs	r2, #1
 8105e3a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8105e3e:	687b      	ldr	r3, [r7, #4]
 8105e40:	2201      	movs	r2, #1
 8105e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8105e46:	2300      	movs	r3, #0
}
 8105e48:	4618      	mov	r0, r3
 8105e4a:	3708      	adds	r7, #8
 8105e4c:	46bd      	mov	sp, r7
 8105e4e:	bd80      	pop	{r7, pc}

08105e50 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8105e50:	b480      	push	{r7}
 8105e52:	b083      	sub	sp, #12
 8105e54:	af00      	add	r7, sp, #0
 8105e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8105e58:	bf00      	nop
 8105e5a:	370c      	adds	r7, #12
 8105e5c:	46bd      	mov	sp, r7
 8105e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105e62:	4770      	bx	lr

08105e64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8105e64:	b480      	push	{r7}
 8105e66:	b085      	sub	sp, #20
 8105e68:	af00      	add	r7, sp, #0
 8105e6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8105e6c:	687b      	ldr	r3, [r7, #4]
 8105e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8105e72:	b2db      	uxtb	r3, r3
 8105e74:	2b01      	cmp	r3, #1
 8105e76:	d001      	beq.n	8105e7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8105e78:	2301      	movs	r3, #1
 8105e7a:	e021      	b.n	8105ec0 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8105e7c:	687b      	ldr	r3, [r7, #4]
 8105e7e:	2202      	movs	r2, #2
 8105e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8105e84:	687b      	ldr	r3, [r7, #4]
 8105e86:	681b      	ldr	r3, [r3, #0]
 8105e88:	68da      	ldr	r2, [r3, #12]
 8105e8a:	687b      	ldr	r3, [r7, #4]
 8105e8c:	681b      	ldr	r3, [r3, #0]
 8105e8e:	f042 0201 	orr.w	r2, r2, #1
 8105e92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8105e94:	687b      	ldr	r3, [r7, #4]
 8105e96:	681b      	ldr	r3, [r3, #0]
 8105e98:	689a      	ldr	r2, [r3, #8]
 8105e9a:	4b0c      	ldr	r3, [pc, #48]	; (8105ecc <HAL_TIM_Base_Start_IT+0x68>)
 8105e9c:	4013      	ands	r3, r2
 8105e9e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8105ea0:	68fb      	ldr	r3, [r7, #12]
 8105ea2:	2b06      	cmp	r3, #6
 8105ea4:	d00b      	beq.n	8105ebe <HAL_TIM_Base_Start_IT+0x5a>
 8105ea6:	68fb      	ldr	r3, [r7, #12]
 8105ea8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105eac:	d007      	beq.n	8105ebe <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 8105eae:	687b      	ldr	r3, [r7, #4]
 8105eb0:	681b      	ldr	r3, [r3, #0]
 8105eb2:	681a      	ldr	r2, [r3, #0]
 8105eb4:	687b      	ldr	r3, [r7, #4]
 8105eb6:	681b      	ldr	r3, [r3, #0]
 8105eb8:	f042 0201 	orr.w	r2, r2, #1
 8105ebc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8105ebe:	2300      	movs	r3, #0
}
 8105ec0:	4618      	mov	r0, r3
 8105ec2:	3714      	adds	r7, #20
 8105ec4:	46bd      	mov	sp, r7
 8105ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105eca:	4770      	bx	lr
 8105ecc:	00010007 	.word	0x00010007

08105ed0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8105ed0:	b580      	push	{r7, lr}
 8105ed2:	b082      	sub	sp, #8
 8105ed4:	af00      	add	r7, sp, #0
 8105ed6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8105ed8:	687b      	ldr	r3, [r7, #4]
 8105eda:	681b      	ldr	r3, [r3, #0]
 8105edc:	691b      	ldr	r3, [r3, #16]
 8105ede:	f003 0302 	and.w	r3, r3, #2
 8105ee2:	2b02      	cmp	r3, #2
 8105ee4:	d122      	bne.n	8105f2c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8105ee6:	687b      	ldr	r3, [r7, #4]
 8105ee8:	681b      	ldr	r3, [r3, #0]
 8105eea:	68db      	ldr	r3, [r3, #12]
 8105eec:	f003 0302 	and.w	r3, r3, #2
 8105ef0:	2b02      	cmp	r3, #2
 8105ef2:	d11b      	bne.n	8105f2c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8105ef4:	687b      	ldr	r3, [r7, #4]
 8105ef6:	681b      	ldr	r3, [r3, #0]
 8105ef8:	f06f 0202 	mvn.w	r2, #2
 8105efc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8105efe:	687b      	ldr	r3, [r7, #4]
 8105f00:	2201      	movs	r2, #1
 8105f02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8105f04:	687b      	ldr	r3, [r7, #4]
 8105f06:	681b      	ldr	r3, [r3, #0]
 8105f08:	699b      	ldr	r3, [r3, #24]
 8105f0a:	f003 0303 	and.w	r3, r3, #3
 8105f0e:	2b00      	cmp	r3, #0
 8105f10:	d003      	beq.n	8105f1a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8105f12:	6878      	ldr	r0, [r7, #4]
 8105f14:	f000 f905 	bl	8106122 <HAL_TIM_IC_CaptureCallback>
 8105f18:	e005      	b.n	8105f26 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8105f1a:	6878      	ldr	r0, [r7, #4]
 8105f1c:	f000 f8f7 	bl	810610e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8105f20:	6878      	ldr	r0, [r7, #4]
 8105f22:	f000 f908 	bl	8106136 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8105f26:	687b      	ldr	r3, [r7, #4]
 8105f28:	2200      	movs	r2, #0
 8105f2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8105f2c:	687b      	ldr	r3, [r7, #4]
 8105f2e:	681b      	ldr	r3, [r3, #0]
 8105f30:	691b      	ldr	r3, [r3, #16]
 8105f32:	f003 0304 	and.w	r3, r3, #4
 8105f36:	2b04      	cmp	r3, #4
 8105f38:	d122      	bne.n	8105f80 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8105f3a:	687b      	ldr	r3, [r7, #4]
 8105f3c:	681b      	ldr	r3, [r3, #0]
 8105f3e:	68db      	ldr	r3, [r3, #12]
 8105f40:	f003 0304 	and.w	r3, r3, #4
 8105f44:	2b04      	cmp	r3, #4
 8105f46:	d11b      	bne.n	8105f80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8105f48:	687b      	ldr	r3, [r7, #4]
 8105f4a:	681b      	ldr	r3, [r3, #0]
 8105f4c:	f06f 0204 	mvn.w	r2, #4
 8105f50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8105f52:	687b      	ldr	r3, [r7, #4]
 8105f54:	2202      	movs	r2, #2
 8105f56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8105f58:	687b      	ldr	r3, [r7, #4]
 8105f5a:	681b      	ldr	r3, [r3, #0]
 8105f5c:	699b      	ldr	r3, [r3, #24]
 8105f5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8105f62:	2b00      	cmp	r3, #0
 8105f64:	d003      	beq.n	8105f6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8105f66:	6878      	ldr	r0, [r7, #4]
 8105f68:	f000 f8db 	bl	8106122 <HAL_TIM_IC_CaptureCallback>
 8105f6c:	e005      	b.n	8105f7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8105f6e:	6878      	ldr	r0, [r7, #4]
 8105f70:	f000 f8cd 	bl	810610e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8105f74:	6878      	ldr	r0, [r7, #4]
 8105f76:	f000 f8de 	bl	8106136 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8105f7a:	687b      	ldr	r3, [r7, #4]
 8105f7c:	2200      	movs	r2, #0
 8105f7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8105f80:	687b      	ldr	r3, [r7, #4]
 8105f82:	681b      	ldr	r3, [r3, #0]
 8105f84:	691b      	ldr	r3, [r3, #16]
 8105f86:	f003 0308 	and.w	r3, r3, #8
 8105f8a:	2b08      	cmp	r3, #8
 8105f8c:	d122      	bne.n	8105fd4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8105f8e:	687b      	ldr	r3, [r7, #4]
 8105f90:	681b      	ldr	r3, [r3, #0]
 8105f92:	68db      	ldr	r3, [r3, #12]
 8105f94:	f003 0308 	and.w	r3, r3, #8
 8105f98:	2b08      	cmp	r3, #8
 8105f9a:	d11b      	bne.n	8105fd4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8105f9c:	687b      	ldr	r3, [r7, #4]
 8105f9e:	681b      	ldr	r3, [r3, #0]
 8105fa0:	f06f 0208 	mvn.w	r2, #8
 8105fa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8105fa6:	687b      	ldr	r3, [r7, #4]
 8105fa8:	2204      	movs	r2, #4
 8105faa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8105fac:	687b      	ldr	r3, [r7, #4]
 8105fae:	681b      	ldr	r3, [r3, #0]
 8105fb0:	69db      	ldr	r3, [r3, #28]
 8105fb2:	f003 0303 	and.w	r3, r3, #3
 8105fb6:	2b00      	cmp	r3, #0
 8105fb8:	d003      	beq.n	8105fc2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8105fba:	6878      	ldr	r0, [r7, #4]
 8105fbc:	f000 f8b1 	bl	8106122 <HAL_TIM_IC_CaptureCallback>
 8105fc0:	e005      	b.n	8105fce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8105fc2:	6878      	ldr	r0, [r7, #4]
 8105fc4:	f000 f8a3 	bl	810610e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8105fc8:	6878      	ldr	r0, [r7, #4]
 8105fca:	f000 f8b4 	bl	8106136 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8105fce:	687b      	ldr	r3, [r7, #4]
 8105fd0:	2200      	movs	r2, #0
 8105fd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8105fd4:	687b      	ldr	r3, [r7, #4]
 8105fd6:	681b      	ldr	r3, [r3, #0]
 8105fd8:	691b      	ldr	r3, [r3, #16]
 8105fda:	f003 0310 	and.w	r3, r3, #16
 8105fde:	2b10      	cmp	r3, #16
 8105fe0:	d122      	bne.n	8106028 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8105fe2:	687b      	ldr	r3, [r7, #4]
 8105fe4:	681b      	ldr	r3, [r3, #0]
 8105fe6:	68db      	ldr	r3, [r3, #12]
 8105fe8:	f003 0310 	and.w	r3, r3, #16
 8105fec:	2b10      	cmp	r3, #16
 8105fee:	d11b      	bne.n	8106028 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8105ff0:	687b      	ldr	r3, [r7, #4]
 8105ff2:	681b      	ldr	r3, [r3, #0]
 8105ff4:	f06f 0210 	mvn.w	r2, #16
 8105ff8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8105ffa:	687b      	ldr	r3, [r7, #4]
 8105ffc:	2208      	movs	r2, #8
 8105ffe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8106000:	687b      	ldr	r3, [r7, #4]
 8106002:	681b      	ldr	r3, [r3, #0]
 8106004:	69db      	ldr	r3, [r3, #28]
 8106006:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810600a:	2b00      	cmp	r3, #0
 810600c:	d003      	beq.n	8106016 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810600e:	6878      	ldr	r0, [r7, #4]
 8106010:	f000 f887 	bl	8106122 <HAL_TIM_IC_CaptureCallback>
 8106014:	e005      	b.n	8106022 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8106016:	6878      	ldr	r0, [r7, #4]
 8106018:	f000 f879 	bl	810610e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 810601c:	6878      	ldr	r0, [r7, #4]
 810601e:	f000 f88a 	bl	8106136 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8106022:	687b      	ldr	r3, [r7, #4]
 8106024:	2200      	movs	r2, #0
 8106026:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8106028:	687b      	ldr	r3, [r7, #4]
 810602a:	681b      	ldr	r3, [r3, #0]
 810602c:	691b      	ldr	r3, [r3, #16]
 810602e:	f003 0301 	and.w	r3, r3, #1
 8106032:	2b01      	cmp	r3, #1
 8106034:	d10e      	bne.n	8106054 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8106036:	687b      	ldr	r3, [r7, #4]
 8106038:	681b      	ldr	r3, [r3, #0]
 810603a:	68db      	ldr	r3, [r3, #12]
 810603c:	f003 0301 	and.w	r3, r3, #1
 8106040:	2b01      	cmp	r3, #1
 8106042:	d107      	bne.n	8106054 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8106044:	687b      	ldr	r3, [r7, #4]
 8106046:	681b      	ldr	r3, [r3, #0]
 8106048:	f06f 0201 	mvn.w	r2, #1
 810604c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 810604e:	6878      	ldr	r0, [r7, #4]
 8106050:	f7fb fa52 	bl	81014f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8106054:	687b      	ldr	r3, [r7, #4]
 8106056:	681b      	ldr	r3, [r3, #0]
 8106058:	691b      	ldr	r3, [r3, #16]
 810605a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810605e:	2b80      	cmp	r3, #128	; 0x80
 8106060:	d10e      	bne.n	8106080 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8106062:	687b      	ldr	r3, [r7, #4]
 8106064:	681b      	ldr	r3, [r3, #0]
 8106066:	68db      	ldr	r3, [r3, #12]
 8106068:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810606c:	2b80      	cmp	r3, #128	; 0x80
 810606e:	d107      	bne.n	8106080 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8106070:	687b      	ldr	r3, [r7, #4]
 8106072:	681b      	ldr	r3, [r3, #0]
 8106074:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8106078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 810607a:	6878      	ldr	r0, [r7, #4]
 810607c:	f000 f914 	bl	81062a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8106080:	687b      	ldr	r3, [r7, #4]
 8106082:	681b      	ldr	r3, [r3, #0]
 8106084:	691b      	ldr	r3, [r3, #16]
 8106086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810608a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810608e:	d10e      	bne.n	81060ae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8106090:	687b      	ldr	r3, [r7, #4]
 8106092:	681b      	ldr	r3, [r3, #0]
 8106094:	68db      	ldr	r3, [r3, #12]
 8106096:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810609a:	2b80      	cmp	r3, #128	; 0x80
 810609c:	d107      	bne.n	81060ae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 810609e:	687b      	ldr	r3, [r7, #4]
 81060a0:	681b      	ldr	r3, [r3, #0]
 81060a2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 81060a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 81060a8:	6878      	ldr	r0, [r7, #4]
 81060aa:	f000 f907 	bl	81062bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 81060ae:	687b      	ldr	r3, [r7, #4]
 81060b0:	681b      	ldr	r3, [r3, #0]
 81060b2:	691b      	ldr	r3, [r3, #16]
 81060b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81060b8:	2b40      	cmp	r3, #64	; 0x40
 81060ba:	d10e      	bne.n	81060da <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 81060bc:	687b      	ldr	r3, [r7, #4]
 81060be:	681b      	ldr	r3, [r3, #0]
 81060c0:	68db      	ldr	r3, [r3, #12]
 81060c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81060c6:	2b40      	cmp	r3, #64	; 0x40
 81060c8:	d107      	bne.n	81060da <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 81060ca:	687b      	ldr	r3, [r7, #4]
 81060cc:	681b      	ldr	r3, [r3, #0]
 81060ce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 81060d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 81060d4:	6878      	ldr	r0, [r7, #4]
 81060d6:	f000 f838 	bl	810614a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 81060da:	687b      	ldr	r3, [r7, #4]
 81060dc:	681b      	ldr	r3, [r3, #0]
 81060de:	691b      	ldr	r3, [r3, #16]
 81060e0:	f003 0320 	and.w	r3, r3, #32
 81060e4:	2b20      	cmp	r3, #32
 81060e6:	d10e      	bne.n	8106106 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 81060e8:	687b      	ldr	r3, [r7, #4]
 81060ea:	681b      	ldr	r3, [r3, #0]
 81060ec:	68db      	ldr	r3, [r3, #12]
 81060ee:	f003 0320 	and.w	r3, r3, #32
 81060f2:	2b20      	cmp	r3, #32
 81060f4:	d107      	bne.n	8106106 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 81060f6:	687b      	ldr	r3, [r7, #4]
 81060f8:	681b      	ldr	r3, [r3, #0]
 81060fa:	f06f 0220 	mvn.w	r2, #32
 81060fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8106100:	6878      	ldr	r0, [r7, #4]
 8106102:	f000 f8c7 	bl	8106294 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8106106:	bf00      	nop
 8106108:	3708      	adds	r7, #8
 810610a:	46bd      	mov	sp, r7
 810610c:	bd80      	pop	{r7, pc}

0810610e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 810610e:	b480      	push	{r7}
 8106110:	b083      	sub	sp, #12
 8106112:	af00      	add	r7, sp, #0
 8106114:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8106116:	bf00      	nop
 8106118:	370c      	adds	r7, #12
 810611a:	46bd      	mov	sp, r7
 810611c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106120:	4770      	bx	lr

08106122 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8106122:	b480      	push	{r7}
 8106124:	b083      	sub	sp, #12
 8106126:	af00      	add	r7, sp, #0
 8106128:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 810612a:	bf00      	nop
 810612c:	370c      	adds	r7, #12
 810612e:	46bd      	mov	sp, r7
 8106130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106134:	4770      	bx	lr

08106136 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8106136:	b480      	push	{r7}
 8106138:	b083      	sub	sp, #12
 810613a:	af00      	add	r7, sp, #0
 810613c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 810613e:	bf00      	nop
 8106140:	370c      	adds	r7, #12
 8106142:	46bd      	mov	sp, r7
 8106144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106148:	4770      	bx	lr

0810614a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 810614a:	b480      	push	{r7}
 810614c:	b083      	sub	sp, #12
 810614e:	af00      	add	r7, sp, #0
 8106150:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8106152:	bf00      	nop
 8106154:	370c      	adds	r7, #12
 8106156:	46bd      	mov	sp, r7
 8106158:	f85d 7b04 	ldr.w	r7, [sp], #4
 810615c:	4770      	bx	lr
	...

08106160 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8106160:	b480      	push	{r7}
 8106162:	b085      	sub	sp, #20
 8106164:	af00      	add	r7, sp, #0
 8106166:	6078      	str	r0, [r7, #4]
 8106168:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 810616a:	687b      	ldr	r3, [r7, #4]
 810616c:	681b      	ldr	r3, [r3, #0]
 810616e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8106170:	687b      	ldr	r3, [r7, #4]
 8106172:	4a40      	ldr	r2, [pc, #256]	; (8106274 <TIM_Base_SetConfig+0x114>)
 8106174:	4293      	cmp	r3, r2
 8106176:	d013      	beq.n	81061a0 <TIM_Base_SetConfig+0x40>
 8106178:	687b      	ldr	r3, [r7, #4]
 810617a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810617e:	d00f      	beq.n	81061a0 <TIM_Base_SetConfig+0x40>
 8106180:	687b      	ldr	r3, [r7, #4]
 8106182:	4a3d      	ldr	r2, [pc, #244]	; (8106278 <TIM_Base_SetConfig+0x118>)
 8106184:	4293      	cmp	r3, r2
 8106186:	d00b      	beq.n	81061a0 <TIM_Base_SetConfig+0x40>
 8106188:	687b      	ldr	r3, [r7, #4]
 810618a:	4a3c      	ldr	r2, [pc, #240]	; (810627c <TIM_Base_SetConfig+0x11c>)
 810618c:	4293      	cmp	r3, r2
 810618e:	d007      	beq.n	81061a0 <TIM_Base_SetConfig+0x40>
 8106190:	687b      	ldr	r3, [r7, #4]
 8106192:	4a3b      	ldr	r2, [pc, #236]	; (8106280 <TIM_Base_SetConfig+0x120>)
 8106194:	4293      	cmp	r3, r2
 8106196:	d003      	beq.n	81061a0 <TIM_Base_SetConfig+0x40>
 8106198:	687b      	ldr	r3, [r7, #4]
 810619a:	4a3a      	ldr	r2, [pc, #232]	; (8106284 <TIM_Base_SetConfig+0x124>)
 810619c:	4293      	cmp	r3, r2
 810619e:	d108      	bne.n	81061b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 81061a0:	68fb      	ldr	r3, [r7, #12]
 81061a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81061a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 81061a8:	683b      	ldr	r3, [r7, #0]
 81061aa:	685b      	ldr	r3, [r3, #4]
 81061ac:	68fa      	ldr	r2, [r7, #12]
 81061ae:	4313      	orrs	r3, r2
 81061b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 81061b2:	687b      	ldr	r3, [r7, #4]
 81061b4:	4a2f      	ldr	r2, [pc, #188]	; (8106274 <TIM_Base_SetConfig+0x114>)
 81061b6:	4293      	cmp	r3, r2
 81061b8:	d01f      	beq.n	81061fa <TIM_Base_SetConfig+0x9a>
 81061ba:	687b      	ldr	r3, [r7, #4]
 81061bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81061c0:	d01b      	beq.n	81061fa <TIM_Base_SetConfig+0x9a>
 81061c2:	687b      	ldr	r3, [r7, #4]
 81061c4:	4a2c      	ldr	r2, [pc, #176]	; (8106278 <TIM_Base_SetConfig+0x118>)
 81061c6:	4293      	cmp	r3, r2
 81061c8:	d017      	beq.n	81061fa <TIM_Base_SetConfig+0x9a>
 81061ca:	687b      	ldr	r3, [r7, #4]
 81061cc:	4a2b      	ldr	r2, [pc, #172]	; (810627c <TIM_Base_SetConfig+0x11c>)
 81061ce:	4293      	cmp	r3, r2
 81061d0:	d013      	beq.n	81061fa <TIM_Base_SetConfig+0x9a>
 81061d2:	687b      	ldr	r3, [r7, #4]
 81061d4:	4a2a      	ldr	r2, [pc, #168]	; (8106280 <TIM_Base_SetConfig+0x120>)
 81061d6:	4293      	cmp	r3, r2
 81061d8:	d00f      	beq.n	81061fa <TIM_Base_SetConfig+0x9a>
 81061da:	687b      	ldr	r3, [r7, #4]
 81061dc:	4a29      	ldr	r2, [pc, #164]	; (8106284 <TIM_Base_SetConfig+0x124>)
 81061de:	4293      	cmp	r3, r2
 81061e0:	d00b      	beq.n	81061fa <TIM_Base_SetConfig+0x9a>
 81061e2:	687b      	ldr	r3, [r7, #4]
 81061e4:	4a28      	ldr	r2, [pc, #160]	; (8106288 <TIM_Base_SetConfig+0x128>)
 81061e6:	4293      	cmp	r3, r2
 81061e8:	d007      	beq.n	81061fa <TIM_Base_SetConfig+0x9a>
 81061ea:	687b      	ldr	r3, [r7, #4]
 81061ec:	4a27      	ldr	r2, [pc, #156]	; (810628c <TIM_Base_SetConfig+0x12c>)
 81061ee:	4293      	cmp	r3, r2
 81061f0:	d003      	beq.n	81061fa <TIM_Base_SetConfig+0x9a>
 81061f2:	687b      	ldr	r3, [r7, #4]
 81061f4:	4a26      	ldr	r2, [pc, #152]	; (8106290 <TIM_Base_SetConfig+0x130>)
 81061f6:	4293      	cmp	r3, r2
 81061f8:	d108      	bne.n	810620c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 81061fa:	68fb      	ldr	r3, [r7, #12]
 81061fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8106200:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8106202:	683b      	ldr	r3, [r7, #0]
 8106204:	68db      	ldr	r3, [r3, #12]
 8106206:	68fa      	ldr	r2, [r7, #12]
 8106208:	4313      	orrs	r3, r2
 810620a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 810620c:	68fb      	ldr	r3, [r7, #12]
 810620e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8106212:	683b      	ldr	r3, [r7, #0]
 8106214:	695b      	ldr	r3, [r3, #20]
 8106216:	4313      	orrs	r3, r2
 8106218:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 810621a:	687b      	ldr	r3, [r7, #4]
 810621c:	68fa      	ldr	r2, [r7, #12]
 810621e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8106220:	683b      	ldr	r3, [r7, #0]
 8106222:	689a      	ldr	r2, [r3, #8]
 8106224:	687b      	ldr	r3, [r7, #4]
 8106226:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8106228:	683b      	ldr	r3, [r7, #0]
 810622a:	681a      	ldr	r2, [r3, #0]
 810622c:	687b      	ldr	r3, [r7, #4]
 810622e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8106230:	687b      	ldr	r3, [r7, #4]
 8106232:	4a10      	ldr	r2, [pc, #64]	; (8106274 <TIM_Base_SetConfig+0x114>)
 8106234:	4293      	cmp	r3, r2
 8106236:	d00f      	beq.n	8106258 <TIM_Base_SetConfig+0xf8>
 8106238:	687b      	ldr	r3, [r7, #4]
 810623a:	4a12      	ldr	r2, [pc, #72]	; (8106284 <TIM_Base_SetConfig+0x124>)
 810623c:	4293      	cmp	r3, r2
 810623e:	d00b      	beq.n	8106258 <TIM_Base_SetConfig+0xf8>
 8106240:	687b      	ldr	r3, [r7, #4]
 8106242:	4a11      	ldr	r2, [pc, #68]	; (8106288 <TIM_Base_SetConfig+0x128>)
 8106244:	4293      	cmp	r3, r2
 8106246:	d007      	beq.n	8106258 <TIM_Base_SetConfig+0xf8>
 8106248:	687b      	ldr	r3, [r7, #4]
 810624a:	4a10      	ldr	r2, [pc, #64]	; (810628c <TIM_Base_SetConfig+0x12c>)
 810624c:	4293      	cmp	r3, r2
 810624e:	d003      	beq.n	8106258 <TIM_Base_SetConfig+0xf8>
 8106250:	687b      	ldr	r3, [r7, #4]
 8106252:	4a0f      	ldr	r2, [pc, #60]	; (8106290 <TIM_Base_SetConfig+0x130>)
 8106254:	4293      	cmp	r3, r2
 8106256:	d103      	bne.n	8106260 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8106258:	683b      	ldr	r3, [r7, #0]
 810625a:	691a      	ldr	r2, [r3, #16]
 810625c:	687b      	ldr	r3, [r7, #4]
 810625e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8106260:	687b      	ldr	r3, [r7, #4]
 8106262:	2201      	movs	r2, #1
 8106264:	615a      	str	r2, [r3, #20]
}
 8106266:	bf00      	nop
 8106268:	3714      	adds	r7, #20
 810626a:	46bd      	mov	sp, r7
 810626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106270:	4770      	bx	lr
 8106272:	bf00      	nop
 8106274:	40010000 	.word	0x40010000
 8106278:	40000400 	.word	0x40000400
 810627c:	40000800 	.word	0x40000800
 8106280:	40000c00 	.word	0x40000c00
 8106284:	40010400 	.word	0x40010400
 8106288:	40014000 	.word	0x40014000
 810628c:	40014400 	.word	0x40014400
 8106290:	40014800 	.word	0x40014800

08106294 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8106294:	b480      	push	{r7}
 8106296:	b083      	sub	sp, #12
 8106298:	af00      	add	r7, sp, #0
 810629a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 810629c:	bf00      	nop
 810629e:	370c      	adds	r7, #12
 81062a0:	46bd      	mov	sp, r7
 81062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81062a6:	4770      	bx	lr

081062a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 81062a8:	b480      	push	{r7}
 81062aa:	b083      	sub	sp, #12
 81062ac:	af00      	add	r7, sp, #0
 81062ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 81062b0:	bf00      	nop
 81062b2:	370c      	adds	r7, #12
 81062b4:	46bd      	mov	sp, r7
 81062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81062ba:	4770      	bx	lr

081062bc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 81062bc:	b480      	push	{r7}
 81062be:	b083      	sub	sp, #12
 81062c0:	af00      	add	r7, sp, #0
 81062c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 81062c4:	bf00      	nop
 81062c6:	370c      	adds	r7, #12
 81062c8:	46bd      	mov	sp, r7
 81062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81062ce:	4770      	bx	lr

081062d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 81062d0:	b580      	push	{r7, lr}
 81062d2:	b082      	sub	sp, #8
 81062d4:	af00      	add	r7, sp, #0
 81062d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 81062d8:	687b      	ldr	r3, [r7, #4]
 81062da:	2b00      	cmp	r3, #0
 81062dc:	d101      	bne.n	81062e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 81062de:	2301      	movs	r3, #1
 81062e0:	e042      	b.n	8106368 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 81062e2:	687b      	ldr	r3, [r7, #4]
 81062e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81062e8:	2b00      	cmp	r3, #0
 81062ea:	d106      	bne.n	81062fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 81062ec:	687b      	ldr	r3, [r7, #4]
 81062ee:	2200      	movs	r2, #0
 81062f0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 81062f4:	6878      	ldr	r0, [r7, #4]
 81062f6:	f7fb fc25 	bl	8101b44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 81062fa:	687b      	ldr	r3, [r7, #4]
 81062fc:	2224      	movs	r2, #36	; 0x24
 81062fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8106302:	687b      	ldr	r3, [r7, #4]
 8106304:	681b      	ldr	r3, [r3, #0]
 8106306:	681a      	ldr	r2, [r3, #0]
 8106308:	687b      	ldr	r3, [r7, #4]
 810630a:	681b      	ldr	r3, [r3, #0]
 810630c:	f022 0201 	bic.w	r2, r2, #1
 8106310:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8106312:	6878      	ldr	r0, [r7, #4]
 8106314:	f000 f82c 	bl	8106370 <UART_SetConfig>
 8106318:	4603      	mov	r3, r0
 810631a:	2b01      	cmp	r3, #1
 810631c:	d101      	bne.n	8106322 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 810631e:	2301      	movs	r3, #1
 8106320:	e022      	b.n	8106368 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8106322:	687b      	ldr	r3, [r7, #4]
 8106324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106326:	2b00      	cmp	r3, #0
 8106328:	d002      	beq.n	8106330 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 810632a:	6878      	ldr	r0, [r7, #4]
 810632c:	f000 fdd0 	bl	8106ed0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8106330:	687b      	ldr	r3, [r7, #4]
 8106332:	681b      	ldr	r3, [r3, #0]
 8106334:	685a      	ldr	r2, [r3, #4]
 8106336:	687b      	ldr	r3, [r7, #4]
 8106338:	681b      	ldr	r3, [r3, #0]
 810633a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 810633e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8106340:	687b      	ldr	r3, [r7, #4]
 8106342:	681b      	ldr	r3, [r3, #0]
 8106344:	689a      	ldr	r2, [r3, #8]
 8106346:	687b      	ldr	r3, [r7, #4]
 8106348:	681b      	ldr	r3, [r3, #0]
 810634a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 810634e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8106350:	687b      	ldr	r3, [r7, #4]
 8106352:	681b      	ldr	r3, [r3, #0]
 8106354:	681a      	ldr	r2, [r3, #0]
 8106356:	687b      	ldr	r3, [r7, #4]
 8106358:	681b      	ldr	r3, [r3, #0]
 810635a:	f042 0201 	orr.w	r2, r2, #1
 810635e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8106360:	6878      	ldr	r0, [r7, #4]
 8106362:	f000 fe57 	bl	8107014 <UART_CheckIdleState>
 8106366:	4603      	mov	r3, r0
}
 8106368:	4618      	mov	r0, r3
 810636a:	3708      	adds	r7, #8
 810636c:	46bd      	mov	sp, r7
 810636e:	bd80      	pop	{r7, pc}

08106370 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8106370:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8106374:	b08e      	sub	sp, #56	; 0x38
 8106376:	af00      	add	r7, sp, #0
 8106378:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 810637a:	2300      	movs	r3, #0
 810637c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8106380:	687b      	ldr	r3, [r7, #4]
 8106382:	689a      	ldr	r2, [r3, #8]
 8106384:	687b      	ldr	r3, [r7, #4]
 8106386:	691b      	ldr	r3, [r3, #16]
 8106388:	431a      	orrs	r2, r3
 810638a:	687b      	ldr	r3, [r7, #4]
 810638c:	695b      	ldr	r3, [r3, #20]
 810638e:	431a      	orrs	r2, r3
 8106390:	687b      	ldr	r3, [r7, #4]
 8106392:	69db      	ldr	r3, [r3, #28]
 8106394:	4313      	orrs	r3, r2
 8106396:	637b      	str	r3, [r7, #52]	; 0x34
  tmpreg |= (uint32_t)huart->FifoMode;
 8106398:	687b      	ldr	r3, [r7, #4]
 810639a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810639c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810639e:	4313      	orrs	r3, r2
 81063a0:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 81063a2:	687b      	ldr	r3, [r7, #4]
 81063a4:	681b      	ldr	r3, [r3, #0]
 81063a6:	681a      	ldr	r2, [r3, #0]
 81063a8:	4bc2      	ldr	r3, [pc, #776]	; (81066b4 <UART_SetConfig+0x344>)
 81063aa:	4013      	ands	r3, r2
 81063ac:	687a      	ldr	r2, [r7, #4]
 81063ae:	6812      	ldr	r2, [r2, #0]
 81063b0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 81063b2:	430b      	orrs	r3, r1
 81063b4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 81063b6:	687b      	ldr	r3, [r7, #4]
 81063b8:	681b      	ldr	r3, [r3, #0]
 81063ba:	685b      	ldr	r3, [r3, #4]
 81063bc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 81063c0:	687b      	ldr	r3, [r7, #4]
 81063c2:	68da      	ldr	r2, [r3, #12]
 81063c4:	687b      	ldr	r3, [r7, #4]
 81063c6:	681b      	ldr	r3, [r3, #0]
 81063c8:	430a      	orrs	r2, r1
 81063ca:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 81063cc:	687b      	ldr	r3, [r7, #4]
 81063ce:	699b      	ldr	r3, [r3, #24]
 81063d0:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 81063d2:	687b      	ldr	r3, [r7, #4]
 81063d4:	681b      	ldr	r3, [r3, #0]
 81063d6:	4ab8      	ldr	r2, [pc, #736]	; (81066b8 <UART_SetConfig+0x348>)
 81063d8:	4293      	cmp	r3, r2
 81063da:	d004      	beq.n	81063e6 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 81063dc:	687b      	ldr	r3, [r7, #4]
 81063de:	6a1b      	ldr	r3, [r3, #32]
 81063e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81063e2:	4313      	orrs	r3, r2
 81063e4:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 81063e6:	687b      	ldr	r3, [r7, #4]
 81063e8:	681b      	ldr	r3, [r3, #0]
 81063ea:	689b      	ldr	r3, [r3, #8]
 81063ec:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 81063f0:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 81063f4:	687a      	ldr	r2, [r7, #4]
 81063f6:	6812      	ldr	r2, [r2, #0]
 81063f8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 81063fa:	430b      	orrs	r3, r1
 81063fc:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 81063fe:	687b      	ldr	r3, [r7, #4]
 8106400:	681b      	ldr	r3, [r3, #0]
 8106402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106404:	f023 010f 	bic.w	r1, r3, #15
 8106408:	687b      	ldr	r3, [r7, #4]
 810640a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 810640c:	687b      	ldr	r3, [r7, #4]
 810640e:	681b      	ldr	r3, [r3, #0]
 8106410:	430a      	orrs	r2, r1
 8106412:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8106414:	687b      	ldr	r3, [r7, #4]
 8106416:	681b      	ldr	r3, [r3, #0]
 8106418:	4aa8      	ldr	r2, [pc, #672]	; (81066bc <UART_SetConfig+0x34c>)
 810641a:	4293      	cmp	r3, r2
 810641c:	d177      	bne.n	810650e <UART_SetConfig+0x19e>
 810641e:	4ba8      	ldr	r3, [pc, #672]	; (81066c0 <UART_SetConfig+0x350>)
 8106420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106422:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8106426:	2b28      	cmp	r3, #40	; 0x28
 8106428:	d86c      	bhi.n	8106504 <UART_SetConfig+0x194>
 810642a:	a201      	add	r2, pc, #4	; (adr r2, 8106430 <UART_SetConfig+0xc0>)
 810642c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106430:	081064d5 	.word	0x081064d5
 8106434:	08106505 	.word	0x08106505
 8106438:	08106505 	.word	0x08106505
 810643c:	08106505 	.word	0x08106505
 8106440:	08106505 	.word	0x08106505
 8106444:	08106505 	.word	0x08106505
 8106448:	08106505 	.word	0x08106505
 810644c:	08106505 	.word	0x08106505
 8106450:	081064dd 	.word	0x081064dd
 8106454:	08106505 	.word	0x08106505
 8106458:	08106505 	.word	0x08106505
 810645c:	08106505 	.word	0x08106505
 8106460:	08106505 	.word	0x08106505
 8106464:	08106505 	.word	0x08106505
 8106468:	08106505 	.word	0x08106505
 810646c:	08106505 	.word	0x08106505
 8106470:	081064e5 	.word	0x081064e5
 8106474:	08106505 	.word	0x08106505
 8106478:	08106505 	.word	0x08106505
 810647c:	08106505 	.word	0x08106505
 8106480:	08106505 	.word	0x08106505
 8106484:	08106505 	.word	0x08106505
 8106488:	08106505 	.word	0x08106505
 810648c:	08106505 	.word	0x08106505
 8106490:	081064ed 	.word	0x081064ed
 8106494:	08106505 	.word	0x08106505
 8106498:	08106505 	.word	0x08106505
 810649c:	08106505 	.word	0x08106505
 81064a0:	08106505 	.word	0x08106505
 81064a4:	08106505 	.word	0x08106505
 81064a8:	08106505 	.word	0x08106505
 81064ac:	08106505 	.word	0x08106505
 81064b0:	081064f5 	.word	0x081064f5
 81064b4:	08106505 	.word	0x08106505
 81064b8:	08106505 	.word	0x08106505
 81064bc:	08106505 	.word	0x08106505
 81064c0:	08106505 	.word	0x08106505
 81064c4:	08106505 	.word	0x08106505
 81064c8:	08106505 	.word	0x08106505
 81064cc:	08106505 	.word	0x08106505
 81064d0:	081064fd 	.word	0x081064fd
 81064d4:	2301      	movs	r3, #1
 81064d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81064da:	e231      	b.n	8106940 <UART_SetConfig+0x5d0>
 81064dc:	2304      	movs	r3, #4
 81064de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81064e2:	e22d      	b.n	8106940 <UART_SetConfig+0x5d0>
 81064e4:	2308      	movs	r3, #8
 81064e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81064ea:	e229      	b.n	8106940 <UART_SetConfig+0x5d0>
 81064ec:	2310      	movs	r3, #16
 81064ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81064f2:	e225      	b.n	8106940 <UART_SetConfig+0x5d0>
 81064f4:	2320      	movs	r3, #32
 81064f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81064fa:	e221      	b.n	8106940 <UART_SetConfig+0x5d0>
 81064fc:	2340      	movs	r3, #64	; 0x40
 81064fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106502:	e21d      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106504:	2380      	movs	r3, #128	; 0x80
 8106506:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810650a:	bf00      	nop
 810650c:	e218      	b.n	8106940 <UART_SetConfig+0x5d0>
 810650e:	687b      	ldr	r3, [r7, #4]
 8106510:	681b      	ldr	r3, [r3, #0]
 8106512:	4a6c      	ldr	r2, [pc, #432]	; (81066c4 <UART_SetConfig+0x354>)
 8106514:	4293      	cmp	r3, r2
 8106516:	d132      	bne.n	810657e <UART_SetConfig+0x20e>
 8106518:	4b69      	ldr	r3, [pc, #420]	; (81066c0 <UART_SetConfig+0x350>)
 810651a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810651c:	f003 0307 	and.w	r3, r3, #7
 8106520:	2b05      	cmp	r3, #5
 8106522:	d827      	bhi.n	8106574 <UART_SetConfig+0x204>
 8106524:	a201      	add	r2, pc, #4	; (adr r2, 810652c <UART_SetConfig+0x1bc>)
 8106526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810652a:	bf00      	nop
 810652c:	08106545 	.word	0x08106545
 8106530:	0810654d 	.word	0x0810654d
 8106534:	08106555 	.word	0x08106555
 8106538:	0810655d 	.word	0x0810655d
 810653c:	08106565 	.word	0x08106565
 8106540:	0810656d 	.word	0x0810656d
 8106544:	2300      	movs	r3, #0
 8106546:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810654a:	e1f9      	b.n	8106940 <UART_SetConfig+0x5d0>
 810654c:	2304      	movs	r3, #4
 810654e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106552:	e1f5      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106554:	2308      	movs	r3, #8
 8106556:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810655a:	e1f1      	b.n	8106940 <UART_SetConfig+0x5d0>
 810655c:	2310      	movs	r3, #16
 810655e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106562:	e1ed      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106564:	2320      	movs	r3, #32
 8106566:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810656a:	e1e9      	b.n	8106940 <UART_SetConfig+0x5d0>
 810656c:	2340      	movs	r3, #64	; 0x40
 810656e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106572:	e1e5      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106574:	2380      	movs	r3, #128	; 0x80
 8106576:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810657a:	bf00      	nop
 810657c:	e1e0      	b.n	8106940 <UART_SetConfig+0x5d0>
 810657e:	687b      	ldr	r3, [r7, #4]
 8106580:	681b      	ldr	r3, [r3, #0]
 8106582:	4a51      	ldr	r2, [pc, #324]	; (81066c8 <UART_SetConfig+0x358>)
 8106584:	4293      	cmp	r3, r2
 8106586:	d132      	bne.n	81065ee <UART_SetConfig+0x27e>
 8106588:	4b4d      	ldr	r3, [pc, #308]	; (81066c0 <UART_SetConfig+0x350>)
 810658a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810658c:	f003 0307 	and.w	r3, r3, #7
 8106590:	2b05      	cmp	r3, #5
 8106592:	d827      	bhi.n	81065e4 <UART_SetConfig+0x274>
 8106594:	a201      	add	r2, pc, #4	; (adr r2, 810659c <UART_SetConfig+0x22c>)
 8106596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810659a:	bf00      	nop
 810659c:	081065b5 	.word	0x081065b5
 81065a0:	081065bd 	.word	0x081065bd
 81065a4:	081065c5 	.word	0x081065c5
 81065a8:	081065cd 	.word	0x081065cd
 81065ac:	081065d5 	.word	0x081065d5
 81065b0:	081065dd 	.word	0x081065dd
 81065b4:	2300      	movs	r3, #0
 81065b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81065ba:	e1c1      	b.n	8106940 <UART_SetConfig+0x5d0>
 81065bc:	2304      	movs	r3, #4
 81065be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81065c2:	e1bd      	b.n	8106940 <UART_SetConfig+0x5d0>
 81065c4:	2308      	movs	r3, #8
 81065c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81065ca:	e1b9      	b.n	8106940 <UART_SetConfig+0x5d0>
 81065cc:	2310      	movs	r3, #16
 81065ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81065d2:	e1b5      	b.n	8106940 <UART_SetConfig+0x5d0>
 81065d4:	2320      	movs	r3, #32
 81065d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81065da:	e1b1      	b.n	8106940 <UART_SetConfig+0x5d0>
 81065dc:	2340      	movs	r3, #64	; 0x40
 81065de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81065e2:	e1ad      	b.n	8106940 <UART_SetConfig+0x5d0>
 81065e4:	2380      	movs	r3, #128	; 0x80
 81065e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81065ea:	bf00      	nop
 81065ec:	e1a8      	b.n	8106940 <UART_SetConfig+0x5d0>
 81065ee:	687b      	ldr	r3, [r7, #4]
 81065f0:	681b      	ldr	r3, [r3, #0]
 81065f2:	4a36      	ldr	r2, [pc, #216]	; (81066cc <UART_SetConfig+0x35c>)
 81065f4:	4293      	cmp	r3, r2
 81065f6:	d132      	bne.n	810665e <UART_SetConfig+0x2ee>
 81065f8:	4b31      	ldr	r3, [pc, #196]	; (81066c0 <UART_SetConfig+0x350>)
 81065fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81065fc:	f003 0307 	and.w	r3, r3, #7
 8106600:	2b05      	cmp	r3, #5
 8106602:	d827      	bhi.n	8106654 <UART_SetConfig+0x2e4>
 8106604:	a201      	add	r2, pc, #4	; (adr r2, 810660c <UART_SetConfig+0x29c>)
 8106606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810660a:	bf00      	nop
 810660c:	08106625 	.word	0x08106625
 8106610:	0810662d 	.word	0x0810662d
 8106614:	08106635 	.word	0x08106635
 8106618:	0810663d 	.word	0x0810663d
 810661c:	08106645 	.word	0x08106645
 8106620:	0810664d 	.word	0x0810664d
 8106624:	2300      	movs	r3, #0
 8106626:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810662a:	e189      	b.n	8106940 <UART_SetConfig+0x5d0>
 810662c:	2304      	movs	r3, #4
 810662e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106632:	e185      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106634:	2308      	movs	r3, #8
 8106636:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810663a:	e181      	b.n	8106940 <UART_SetConfig+0x5d0>
 810663c:	2310      	movs	r3, #16
 810663e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106642:	e17d      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106644:	2320      	movs	r3, #32
 8106646:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810664a:	e179      	b.n	8106940 <UART_SetConfig+0x5d0>
 810664c:	2340      	movs	r3, #64	; 0x40
 810664e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106652:	e175      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106654:	2380      	movs	r3, #128	; 0x80
 8106656:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810665a:	bf00      	nop
 810665c:	e170      	b.n	8106940 <UART_SetConfig+0x5d0>
 810665e:	687b      	ldr	r3, [r7, #4]
 8106660:	681b      	ldr	r3, [r3, #0]
 8106662:	4a1b      	ldr	r2, [pc, #108]	; (81066d0 <UART_SetConfig+0x360>)
 8106664:	4293      	cmp	r3, r2
 8106666:	d142      	bne.n	81066ee <UART_SetConfig+0x37e>
 8106668:	4b15      	ldr	r3, [pc, #84]	; (81066c0 <UART_SetConfig+0x350>)
 810666a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810666c:	f003 0307 	and.w	r3, r3, #7
 8106670:	2b05      	cmp	r3, #5
 8106672:	d837      	bhi.n	81066e4 <UART_SetConfig+0x374>
 8106674:	a201      	add	r2, pc, #4	; (adr r2, 810667c <UART_SetConfig+0x30c>)
 8106676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810667a:	bf00      	nop
 810667c:	08106695 	.word	0x08106695
 8106680:	0810669d 	.word	0x0810669d
 8106684:	081066a5 	.word	0x081066a5
 8106688:	081066ad 	.word	0x081066ad
 810668c:	081066d5 	.word	0x081066d5
 8106690:	081066dd 	.word	0x081066dd
 8106694:	2300      	movs	r3, #0
 8106696:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810669a:	e151      	b.n	8106940 <UART_SetConfig+0x5d0>
 810669c:	2304      	movs	r3, #4
 810669e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81066a2:	e14d      	b.n	8106940 <UART_SetConfig+0x5d0>
 81066a4:	2308      	movs	r3, #8
 81066a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81066aa:	e149      	b.n	8106940 <UART_SetConfig+0x5d0>
 81066ac:	2310      	movs	r3, #16
 81066ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81066b2:	e145      	b.n	8106940 <UART_SetConfig+0x5d0>
 81066b4:	cfff69f3 	.word	0xcfff69f3
 81066b8:	58000c00 	.word	0x58000c00
 81066bc:	40011000 	.word	0x40011000
 81066c0:	58024400 	.word	0x58024400
 81066c4:	40004400 	.word	0x40004400
 81066c8:	40004800 	.word	0x40004800
 81066cc:	40004c00 	.word	0x40004c00
 81066d0:	40005000 	.word	0x40005000
 81066d4:	2320      	movs	r3, #32
 81066d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81066da:	e131      	b.n	8106940 <UART_SetConfig+0x5d0>
 81066dc:	2340      	movs	r3, #64	; 0x40
 81066de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81066e2:	e12d      	b.n	8106940 <UART_SetConfig+0x5d0>
 81066e4:	2380      	movs	r3, #128	; 0x80
 81066e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81066ea:	bf00      	nop
 81066ec:	e128      	b.n	8106940 <UART_SetConfig+0x5d0>
 81066ee:	687b      	ldr	r3, [r7, #4]
 81066f0:	681b      	ldr	r3, [r3, #0]
 81066f2:	4ab6      	ldr	r2, [pc, #728]	; (81069cc <UART_SetConfig+0x65c>)
 81066f4:	4293      	cmp	r3, r2
 81066f6:	d178      	bne.n	81067ea <UART_SetConfig+0x47a>
 81066f8:	4bb5      	ldr	r3, [pc, #724]	; (81069d0 <UART_SetConfig+0x660>)
 81066fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81066fc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8106700:	2b28      	cmp	r3, #40	; 0x28
 8106702:	d86d      	bhi.n	81067e0 <UART_SetConfig+0x470>
 8106704:	a201      	add	r2, pc, #4	; (adr r2, 810670c <UART_SetConfig+0x39c>)
 8106706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810670a:	bf00      	nop
 810670c:	081067b1 	.word	0x081067b1
 8106710:	081067e1 	.word	0x081067e1
 8106714:	081067e1 	.word	0x081067e1
 8106718:	081067e1 	.word	0x081067e1
 810671c:	081067e1 	.word	0x081067e1
 8106720:	081067e1 	.word	0x081067e1
 8106724:	081067e1 	.word	0x081067e1
 8106728:	081067e1 	.word	0x081067e1
 810672c:	081067b9 	.word	0x081067b9
 8106730:	081067e1 	.word	0x081067e1
 8106734:	081067e1 	.word	0x081067e1
 8106738:	081067e1 	.word	0x081067e1
 810673c:	081067e1 	.word	0x081067e1
 8106740:	081067e1 	.word	0x081067e1
 8106744:	081067e1 	.word	0x081067e1
 8106748:	081067e1 	.word	0x081067e1
 810674c:	081067c1 	.word	0x081067c1
 8106750:	081067e1 	.word	0x081067e1
 8106754:	081067e1 	.word	0x081067e1
 8106758:	081067e1 	.word	0x081067e1
 810675c:	081067e1 	.word	0x081067e1
 8106760:	081067e1 	.word	0x081067e1
 8106764:	081067e1 	.word	0x081067e1
 8106768:	081067e1 	.word	0x081067e1
 810676c:	081067c9 	.word	0x081067c9
 8106770:	081067e1 	.word	0x081067e1
 8106774:	081067e1 	.word	0x081067e1
 8106778:	081067e1 	.word	0x081067e1
 810677c:	081067e1 	.word	0x081067e1
 8106780:	081067e1 	.word	0x081067e1
 8106784:	081067e1 	.word	0x081067e1
 8106788:	081067e1 	.word	0x081067e1
 810678c:	081067d1 	.word	0x081067d1
 8106790:	081067e1 	.word	0x081067e1
 8106794:	081067e1 	.word	0x081067e1
 8106798:	081067e1 	.word	0x081067e1
 810679c:	081067e1 	.word	0x081067e1
 81067a0:	081067e1 	.word	0x081067e1
 81067a4:	081067e1 	.word	0x081067e1
 81067a8:	081067e1 	.word	0x081067e1
 81067ac:	081067d9 	.word	0x081067d9
 81067b0:	2301      	movs	r3, #1
 81067b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81067b6:	e0c3      	b.n	8106940 <UART_SetConfig+0x5d0>
 81067b8:	2304      	movs	r3, #4
 81067ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81067be:	e0bf      	b.n	8106940 <UART_SetConfig+0x5d0>
 81067c0:	2308      	movs	r3, #8
 81067c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81067c6:	e0bb      	b.n	8106940 <UART_SetConfig+0x5d0>
 81067c8:	2310      	movs	r3, #16
 81067ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81067ce:	e0b7      	b.n	8106940 <UART_SetConfig+0x5d0>
 81067d0:	2320      	movs	r3, #32
 81067d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81067d6:	e0b3      	b.n	8106940 <UART_SetConfig+0x5d0>
 81067d8:	2340      	movs	r3, #64	; 0x40
 81067da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81067de:	e0af      	b.n	8106940 <UART_SetConfig+0x5d0>
 81067e0:	2380      	movs	r3, #128	; 0x80
 81067e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81067e6:	bf00      	nop
 81067e8:	e0aa      	b.n	8106940 <UART_SetConfig+0x5d0>
 81067ea:	687b      	ldr	r3, [r7, #4]
 81067ec:	681b      	ldr	r3, [r3, #0]
 81067ee:	4a79      	ldr	r2, [pc, #484]	; (81069d4 <UART_SetConfig+0x664>)
 81067f0:	4293      	cmp	r3, r2
 81067f2:	d132      	bne.n	810685a <UART_SetConfig+0x4ea>
 81067f4:	4b76      	ldr	r3, [pc, #472]	; (81069d0 <UART_SetConfig+0x660>)
 81067f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81067f8:	f003 0307 	and.w	r3, r3, #7
 81067fc:	2b05      	cmp	r3, #5
 81067fe:	d827      	bhi.n	8106850 <UART_SetConfig+0x4e0>
 8106800:	a201      	add	r2, pc, #4	; (adr r2, 8106808 <UART_SetConfig+0x498>)
 8106802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106806:	bf00      	nop
 8106808:	08106821 	.word	0x08106821
 810680c:	08106829 	.word	0x08106829
 8106810:	08106831 	.word	0x08106831
 8106814:	08106839 	.word	0x08106839
 8106818:	08106841 	.word	0x08106841
 810681c:	08106849 	.word	0x08106849
 8106820:	2300      	movs	r3, #0
 8106822:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106826:	e08b      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106828:	2304      	movs	r3, #4
 810682a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810682e:	e087      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106830:	2308      	movs	r3, #8
 8106832:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106836:	e083      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106838:	2310      	movs	r3, #16
 810683a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810683e:	e07f      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106840:	2320      	movs	r3, #32
 8106842:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106846:	e07b      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106848:	2340      	movs	r3, #64	; 0x40
 810684a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810684e:	e077      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106850:	2380      	movs	r3, #128	; 0x80
 8106852:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106856:	bf00      	nop
 8106858:	e072      	b.n	8106940 <UART_SetConfig+0x5d0>
 810685a:	687b      	ldr	r3, [r7, #4]
 810685c:	681b      	ldr	r3, [r3, #0]
 810685e:	4a5e      	ldr	r2, [pc, #376]	; (81069d8 <UART_SetConfig+0x668>)
 8106860:	4293      	cmp	r3, r2
 8106862:	d132      	bne.n	81068ca <UART_SetConfig+0x55a>
 8106864:	4b5a      	ldr	r3, [pc, #360]	; (81069d0 <UART_SetConfig+0x660>)
 8106866:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106868:	f003 0307 	and.w	r3, r3, #7
 810686c:	2b05      	cmp	r3, #5
 810686e:	d827      	bhi.n	81068c0 <UART_SetConfig+0x550>
 8106870:	a201      	add	r2, pc, #4	; (adr r2, 8106878 <UART_SetConfig+0x508>)
 8106872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106876:	bf00      	nop
 8106878:	08106891 	.word	0x08106891
 810687c:	08106899 	.word	0x08106899
 8106880:	081068a1 	.word	0x081068a1
 8106884:	081068a9 	.word	0x081068a9
 8106888:	081068b1 	.word	0x081068b1
 810688c:	081068b9 	.word	0x081068b9
 8106890:	2300      	movs	r3, #0
 8106892:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106896:	e053      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106898:	2304      	movs	r3, #4
 810689a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810689e:	e04f      	b.n	8106940 <UART_SetConfig+0x5d0>
 81068a0:	2308      	movs	r3, #8
 81068a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81068a6:	e04b      	b.n	8106940 <UART_SetConfig+0x5d0>
 81068a8:	2310      	movs	r3, #16
 81068aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81068ae:	e047      	b.n	8106940 <UART_SetConfig+0x5d0>
 81068b0:	2320      	movs	r3, #32
 81068b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81068b6:	e043      	b.n	8106940 <UART_SetConfig+0x5d0>
 81068b8:	2340      	movs	r3, #64	; 0x40
 81068ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81068be:	e03f      	b.n	8106940 <UART_SetConfig+0x5d0>
 81068c0:	2380      	movs	r3, #128	; 0x80
 81068c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81068c6:	bf00      	nop
 81068c8:	e03a      	b.n	8106940 <UART_SetConfig+0x5d0>
 81068ca:	687b      	ldr	r3, [r7, #4]
 81068cc:	681b      	ldr	r3, [r3, #0]
 81068ce:	4a43      	ldr	r2, [pc, #268]	; (81069dc <UART_SetConfig+0x66c>)
 81068d0:	4293      	cmp	r3, r2
 81068d2:	d132      	bne.n	810693a <UART_SetConfig+0x5ca>
 81068d4:	4b3e      	ldr	r3, [pc, #248]	; (81069d0 <UART_SetConfig+0x660>)
 81068d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81068d8:	f003 0307 	and.w	r3, r3, #7
 81068dc:	2b05      	cmp	r3, #5
 81068de:	d827      	bhi.n	8106930 <UART_SetConfig+0x5c0>
 81068e0:	a201      	add	r2, pc, #4	; (adr r2, 81068e8 <UART_SetConfig+0x578>)
 81068e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81068e6:	bf00      	nop
 81068e8:	08106901 	.word	0x08106901
 81068ec:	08106909 	.word	0x08106909
 81068f0:	08106911 	.word	0x08106911
 81068f4:	08106919 	.word	0x08106919
 81068f8:	08106921 	.word	0x08106921
 81068fc:	08106929 	.word	0x08106929
 8106900:	2302      	movs	r3, #2
 8106902:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106906:	e01b      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106908:	2304      	movs	r3, #4
 810690a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810690e:	e017      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106910:	2308      	movs	r3, #8
 8106912:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106916:	e013      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106918:	2310      	movs	r3, #16
 810691a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810691e:	e00f      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106920:	2320      	movs	r3, #32
 8106922:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106926:	e00b      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106928:	2340      	movs	r3, #64	; 0x40
 810692a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810692e:	e007      	b.n	8106940 <UART_SetConfig+0x5d0>
 8106930:	2380      	movs	r3, #128	; 0x80
 8106932:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106936:	bf00      	nop
 8106938:	e002      	b.n	8106940 <UART_SetConfig+0x5d0>
 810693a:	2380      	movs	r3, #128	; 0x80
 810693c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8106940:	687b      	ldr	r3, [r7, #4]
 8106942:	681b      	ldr	r3, [r3, #0]
 8106944:	4a25      	ldr	r2, [pc, #148]	; (81069dc <UART_SetConfig+0x66c>)
 8106946:	4293      	cmp	r3, r2
 8106948:	f040 80b8 	bne.w	8106abc <UART_SetConfig+0x74c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 810694c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8106950:	2b08      	cmp	r3, #8
 8106952:	d019      	beq.n	8106988 <UART_SetConfig+0x618>
 8106954:	2b08      	cmp	r3, #8
 8106956:	dc04      	bgt.n	8106962 <UART_SetConfig+0x5f2>
 8106958:	2b02      	cmp	r3, #2
 810695a:	d009      	beq.n	8106970 <UART_SetConfig+0x600>
 810695c:	2b04      	cmp	r3, #4
 810695e:	d00b      	beq.n	8106978 <UART_SetConfig+0x608>
 8106960:	e042      	b.n	81069e8 <UART_SetConfig+0x678>
 8106962:	2b20      	cmp	r3, #32
 8106964:	d02b      	beq.n	81069be <UART_SetConfig+0x64e>
 8106966:	2b40      	cmp	r3, #64	; 0x40
 8106968:	d02c      	beq.n	81069c4 <UART_SetConfig+0x654>
 810696a:	2b10      	cmp	r3, #16
 810696c:	d014      	beq.n	8106998 <UART_SetConfig+0x628>
 810696e:	e03b      	b.n	81069e8 <UART_SetConfig+0x678>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8106970:	f7fe fb92 	bl	8105098 <HAL_RCCEx_GetD3PCLK1Freq>
 8106974:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8106976:	e03d      	b.n	81069f4 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106978:	f107 0314 	add.w	r3, r7, #20
 810697c:	4618      	mov	r0, r3
 810697e:	f7fe fba1 	bl	81050c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106982:	69bb      	ldr	r3, [r7, #24]
 8106984:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106986:	e035      	b.n	81069f4 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106988:	f107 0308 	add.w	r3, r7, #8
 810698c:	4618      	mov	r0, r3
 810698e:	f7fe fce5 	bl	810535c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106992:	68fb      	ldr	r3, [r7, #12]
 8106994:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106996:	e02d      	b.n	81069f4 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106998:	4b0d      	ldr	r3, [pc, #52]	; (81069d0 <UART_SetConfig+0x660>)
 810699a:	681b      	ldr	r3, [r3, #0]
 810699c:	f003 0320 	and.w	r3, r3, #32
 81069a0:	2b00      	cmp	r3, #0
 81069a2:	d009      	beq.n	81069b8 <UART_SetConfig+0x648>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81069a4:	4b0a      	ldr	r3, [pc, #40]	; (81069d0 <UART_SetConfig+0x660>)
 81069a6:	681b      	ldr	r3, [r3, #0]
 81069a8:	08db      	lsrs	r3, r3, #3
 81069aa:	f003 0303 	and.w	r3, r3, #3
 81069ae:	4a0c      	ldr	r2, [pc, #48]	; (81069e0 <UART_SetConfig+0x670>)
 81069b0:	fa22 f303 	lsr.w	r3, r2, r3
 81069b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81069b6:	e01d      	b.n	81069f4 <UART_SetConfig+0x684>
          pclk = (uint32_t) HSI_VALUE;
 81069b8:	4b09      	ldr	r3, [pc, #36]	; (81069e0 <UART_SetConfig+0x670>)
 81069ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81069bc:	e01a      	b.n	81069f4 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81069be:	4b09      	ldr	r3, [pc, #36]	; (81069e4 <UART_SetConfig+0x674>)
 81069c0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81069c2:	e017      	b.n	81069f4 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81069c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81069c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81069ca:	e013      	b.n	81069f4 <UART_SetConfig+0x684>
 81069cc:	40011400 	.word	0x40011400
 81069d0:	58024400 	.word	0x58024400
 81069d4:	40007800 	.word	0x40007800
 81069d8:	40007c00 	.word	0x40007c00
 81069dc:	58000c00 	.word	0x58000c00
 81069e0:	03d09000 	.word	0x03d09000
 81069e4:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 81069e8:	2300      	movs	r3, #0
 81069ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 81069ec:	2301      	movs	r3, #1
 81069ee:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 81069f2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 81069f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81069f6:	2b00      	cmp	r3, #0
 81069f8:	f000 824d 	beq.w	8106e96 <UART_SetConfig+0xb26>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 81069fc:	687b      	ldr	r3, [r7, #4]
 81069fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106a00:	4aad      	ldr	r2, [pc, #692]	; (8106cb8 <UART_SetConfig+0x948>)
 8106a02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106a06:	461a      	mov	r2, r3
 8106a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106a0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8106a0e:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8106a10:	687b      	ldr	r3, [r7, #4]
 8106a12:	685a      	ldr	r2, [r3, #4]
 8106a14:	4613      	mov	r3, r2
 8106a16:	005b      	lsls	r3, r3, #1
 8106a18:	4413      	add	r3, r2
 8106a1a:	6a3a      	ldr	r2, [r7, #32]
 8106a1c:	429a      	cmp	r2, r3
 8106a1e:	d305      	bcc.n	8106a2c <UART_SetConfig+0x6bc>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8106a20:	687b      	ldr	r3, [r7, #4]
 8106a22:	685b      	ldr	r3, [r3, #4]
 8106a24:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8106a26:	6a3a      	ldr	r2, [r7, #32]
 8106a28:	429a      	cmp	r2, r3
 8106a2a:	d903      	bls.n	8106a34 <UART_SetConfig+0x6c4>
      {
        ret = HAL_ERROR;
 8106a2c:	2301      	movs	r3, #1
 8106a2e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8106a32:	e230      	b.n	8106e96 <UART_SetConfig+0xb26>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106a36:	4618      	mov	r0, r3
 8106a38:	f04f 0100 	mov.w	r1, #0
 8106a3c:	687b      	ldr	r3, [r7, #4]
 8106a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106a40:	4a9d      	ldr	r2, [pc, #628]	; (8106cb8 <UART_SetConfig+0x948>)
 8106a42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106a46:	b29b      	uxth	r3, r3
 8106a48:	f04f 0400 	mov.w	r4, #0
 8106a4c:	461a      	mov	r2, r3
 8106a4e:	4623      	mov	r3, r4
 8106a50:	f7fa f8e2 	bl	8100c18 <__aeabi_uldivmod>
 8106a54:	4603      	mov	r3, r0
 8106a56:	460c      	mov	r4, r1
 8106a58:	4619      	mov	r1, r3
 8106a5a:	4622      	mov	r2, r4
 8106a5c:	f04f 0300 	mov.w	r3, #0
 8106a60:	f04f 0400 	mov.w	r4, #0
 8106a64:	0214      	lsls	r4, r2, #8
 8106a66:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8106a6a:	020b      	lsls	r3, r1, #8
 8106a6c:	687a      	ldr	r2, [r7, #4]
 8106a6e:	6852      	ldr	r2, [r2, #4]
 8106a70:	0852      	lsrs	r2, r2, #1
 8106a72:	4611      	mov	r1, r2
 8106a74:	f04f 0200 	mov.w	r2, #0
 8106a78:	eb13 0b01 	adds.w	fp, r3, r1
 8106a7c:	eb44 0c02 	adc.w	ip, r4, r2
 8106a80:	4658      	mov	r0, fp
 8106a82:	4661      	mov	r1, ip
 8106a84:	687b      	ldr	r3, [r7, #4]
 8106a86:	685b      	ldr	r3, [r3, #4]
 8106a88:	f04f 0400 	mov.w	r4, #0
 8106a8c:	461a      	mov	r2, r3
 8106a8e:	4623      	mov	r3, r4
 8106a90:	f7fa f8c2 	bl	8100c18 <__aeabi_uldivmod>
 8106a94:	4603      	mov	r3, r0
 8106a96:	460c      	mov	r4, r1
 8106a98:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8106a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106a9c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8106aa0:	d308      	bcc.n	8106ab4 <UART_SetConfig+0x744>
 8106aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106aa4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8106aa8:	d204      	bcs.n	8106ab4 <UART_SetConfig+0x744>
        {
          huart->Instance->BRR = usartdiv;
 8106aaa:	687b      	ldr	r3, [r7, #4]
 8106aac:	681b      	ldr	r3, [r3, #0]
 8106aae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8106ab0:	60da      	str	r2, [r3, #12]
 8106ab2:	e1f0      	b.n	8106e96 <UART_SetConfig+0xb26>
        }
        else
        {
          ret = HAL_ERROR;
 8106ab4:	2301      	movs	r3, #1
 8106ab6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8106aba:	e1ec      	b.n	8106e96 <UART_SetConfig+0xb26>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8106abc:	687b      	ldr	r3, [r7, #4]
 8106abe:	69db      	ldr	r3, [r3, #28]
 8106ac0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8106ac4:	f040 8100 	bne.w	8106cc8 <UART_SetConfig+0x958>
  {
    switch (clocksource)
 8106ac8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8106acc:	2b40      	cmp	r3, #64	; 0x40
 8106ace:	f200 80b7 	bhi.w	8106c40 <UART_SetConfig+0x8d0>
 8106ad2:	a201      	add	r2, pc, #4	; (adr r2, 8106ad8 <UART_SetConfig+0x768>)
 8106ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106ad8:	08106bdd 	.word	0x08106bdd
 8106adc:	08106be5 	.word	0x08106be5
 8106ae0:	08106c41 	.word	0x08106c41
 8106ae4:	08106c41 	.word	0x08106c41
 8106ae8:	08106bed 	.word	0x08106bed
 8106aec:	08106c41 	.word	0x08106c41
 8106af0:	08106c41 	.word	0x08106c41
 8106af4:	08106c41 	.word	0x08106c41
 8106af8:	08106bfd 	.word	0x08106bfd
 8106afc:	08106c41 	.word	0x08106c41
 8106b00:	08106c41 	.word	0x08106c41
 8106b04:	08106c41 	.word	0x08106c41
 8106b08:	08106c41 	.word	0x08106c41
 8106b0c:	08106c41 	.word	0x08106c41
 8106b10:	08106c41 	.word	0x08106c41
 8106b14:	08106c41 	.word	0x08106c41
 8106b18:	08106c0d 	.word	0x08106c0d
 8106b1c:	08106c41 	.word	0x08106c41
 8106b20:	08106c41 	.word	0x08106c41
 8106b24:	08106c41 	.word	0x08106c41
 8106b28:	08106c41 	.word	0x08106c41
 8106b2c:	08106c41 	.word	0x08106c41
 8106b30:	08106c41 	.word	0x08106c41
 8106b34:	08106c41 	.word	0x08106c41
 8106b38:	08106c41 	.word	0x08106c41
 8106b3c:	08106c41 	.word	0x08106c41
 8106b40:	08106c41 	.word	0x08106c41
 8106b44:	08106c41 	.word	0x08106c41
 8106b48:	08106c41 	.word	0x08106c41
 8106b4c:	08106c41 	.word	0x08106c41
 8106b50:	08106c41 	.word	0x08106c41
 8106b54:	08106c41 	.word	0x08106c41
 8106b58:	08106c33 	.word	0x08106c33
 8106b5c:	08106c41 	.word	0x08106c41
 8106b60:	08106c41 	.word	0x08106c41
 8106b64:	08106c41 	.word	0x08106c41
 8106b68:	08106c41 	.word	0x08106c41
 8106b6c:	08106c41 	.word	0x08106c41
 8106b70:	08106c41 	.word	0x08106c41
 8106b74:	08106c41 	.word	0x08106c41
 8106b78:	08106c41 	.word	0x08106c41
 8106b7c:	08106c41 	.word	0x08106c41
 8106b80:	08106c41 	.word	0x08106c41
 8106b84:	08106c41 	.word	0x08106c41
 8106b88:	08106c41 	.word	0x08106c41
 8106b8c:	08106c41 	.word	0x08106c41
 8106b90:	08106c41 	.word	0x08106c41
 8106b94:	08106c41 	.word	0x08106c41
 8106b98:	08106c41 	.word	0x08106c41
 8106b9c:	08106c41 	.word	0x08106c41
 8106ba0:	08106c41 	.word	0x08106c41
 8106ba4:	08106c41 	.word	0x08106c41
 8106ba8:	08106c41 	.word	0x08106c41
 8106bac:	08106c41 	.word	0x08106c41
 8106bb0:	08106c41 	.word	0x08106c41
 8106bb4:	08106c41 	.word	0x08106c41
 8106bb8:	08106c41 	.word	0x08106c41
 8106bbc:	08106c41 	.word	0x08106c41
 8106bc0:	08106c41 	.word	0x08106c41
 8106bc4:	08106c41 	.word	0x08106c41
 8106bc8:	08106c41 	.word	0x08106c41
 8106bcc:	08106c41 	.word	0x08106c41
 8106bd0:	08106c41 	.word	0x08106c41
 8106bd4:	08106c41 	.word	0x08106c41
 8106bd8:	08106c39 	.word	0x08106c39
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8106bdc:	f7fe f9ee 	bl	8104fbc <HAL_RCC_GetPCLK1Freq>
 8106be0:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8106be2:	e033      	b.n	8106c4c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8106be4:	f7fe fa00 	bl	8104fe8 <HAL_RCC_GetPCLK2Freq>
 8106be8:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8106bea:	e02f      	b.n	8106c4c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106bec:	f107 0314 	add.w	r3, r7, #20
 8106bf0:	4618      	mov	r0, r3
 8106bf2:	f7fe fa67 	bl	81050c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106bf6:	69bb      	ldr	r3, [r7, #24]
 8106bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106bfa:	e027      	b.n	8106c4c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106bfc:	f107 0308 	add.w	r3, r7, #8
 8106c00:	4618      	mov	r0, r3
 8106c02:	f7fe fbab 	bl	810535c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106c06:	68fb      	ldr	r3, [r7, #12]
 8106c08:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106c0a:	e01f      	b.n	8106c4c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106c0c:	4b2b      	ldr	r3, [pc, #172]	; (8106cbc <UART_SetConfig+0x94c>)
 8106c0e:	681b      	ldr	r3, [r3, #0]
 8106c10:	f003 0320 	and.w	r3, r3, #32
 8106c14:	2b00      	cmp	r3, #0
 8106c16:	d009      	beq.n	8106c2c <UART_SetConfig+0x8bc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8106c18:	4b28      	ldr	r3, [pc, #160]	; (8106cbc <UART_SetConfig+0x94c>)
 8106c1a:	681b      	ldr	r3, [r3, #0]
 8106c1c:	08db      	lsrs	r3, r3, #3
 8106c1e:	f003 0303 	and.w	r3, r3, #3
 8106c22:	4a27      	ldr	r2, [pc, #156]	; (8106cc0 <UART_SetConfig+0x950>)
 8106c24:	fa22 f303 	lsr.w	r3, r2, r3
 8106c28:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8106c2a:	e00f      	b.n	8106c4c <UART_SetConfig+0x8dc>
          pclk = (uint32_t) HSI_VALUE;
 8106c2c:	4b24      	ldr	r3, [pc, #144]	; (8106cc0 <UART_SetConfig+0x950>)
 8106c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106c30:	e00c      	b.n	8106c4c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8106c32:	4b24      	ldr	r3, [pc, #144]	; (8106cc4 <UART_SetConfig+0x954>)
 8106c34:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106c36:	e009      	b.n	8106c4c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8106c38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8106c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106c3e:	e005      	b.n	8106c4c <UART_SetConfig+0x8dc>
      default:
        pclk = 0U;
 8106c40:	2300      	movs	r3, #0
 8106c42:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8106c44:	2301      	movs	r3, #1
 8106c46:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8106c4a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8106c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106c4e:	2b00      	cmp	r3, #0
 8106c50:	f000 8121 	beq.w	8106e96 <UART_SetConfig+0xb26>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106c54:	687b      	ldr	r3, [r7, #4]
 8106c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106c58:	4a17      	ldr	r2, [pc, #92]	; (8106cb8 <UART_SetConfig+0x948>)
 8106c5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106c5e:	461a      	mov	r2, r3
 8106c60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106c62:	fbb3 f3f2 	udiv	r3, r3, r2
 8106c66:	005a      	lsls	r2, r3, #1
 8106c68:	687b      	ldr	r3, [r7, #4]
 8106c6a:	685b      	ldr	r3, [r3, #4]
 8106c6c:	085b      	lsrs	r3, r3, #1
 8106c6e:	441a      	add	r2, r3
 8106c70:	687b      	ldr	r3, [r7, #4]
 8106c72:	685b      	ldr	r3, [r3, #4]
 8106c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8106c78:	b29b      	uxth	r3, r3
 8106c7a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8106c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106c7e:	2b0f      	cmp	r3, #15
 8106c80:	d916      	bls.n	8106cb0 <UART_SetConfig+0x940>
 8106c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106c84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106c88:	d212      	bcs.n	8106cb0 <UART_SetConfig+0x940>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8106c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106c8c:	b29b      	uxth	r3, r3
 8106c8e:	f023 030f 	bic.w	r3, r3, #15
 8106c92:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8106c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106c96:	085b      	lsrs	r3, r3, #1
 8106c98:	b29b      	uxth	r3, r3
 8106c9a:	f003 0307 	and.w	r3, r3, #7
 8106c9e:	b29a      	uxth	r2, r3
 8106ca0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8106ca2:	4313      	orrs	r3, r2
 8106ca4:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8106ca6:	687b      	ldr	r3, [r7, #4]
 8106ca8:	681b      	ldr	r3, [r3, #0]
 8106caa:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8106cac:	60da      	str	r2, [r3, #12]
 8106cae:	e0f2      	b.n	8106e96 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 8106cb0:	2301      	movs	r3, #1
 8106cb2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8106cb6:	e0ee      	b.n	8106e96 <UART_SetConfig+0xb26>
 8106cb8:	0810bb74 	.word	0x0810bb74
 8106cbc:	58024400 	.word	0x58024400
 8106cc0:	03d09000 	.word	0x03d09000
 8106cc4:	003d0900 	.word	0x003d0900
      }
    }
  }
  else
  {
    switch (clocksource)
 8106cc8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8106ccc:	2b40      	cmp	r3, #64	; 0x40
 8106cce:	f200 80b7 	bhi.w	8106e40 <UART_SetConfig+0xad0>
 8106cd2:	a201      	add	r2, pc, #4	; (adr r2, 8106cd8 <UART_SetConfig+0x968>)
 8106cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106cd8:	08106ddd 	.word	0x08106ddd
 8106cdc:	08106de5 	.word	0x08106de5
 8106ce0:	08106e41 	.word	0x08106e41
 8106ce4:	08106e41 	.word	0x08106e41
 8106ce8:	08106ded 	.word	0x08106ded
 8106cec:	08106e41 	.word	0x08106e41
 8106cf0:	08106e41 	.word	0x08106e41
 8106cf4:	08106e41 	.word	0x08106e41
 8106cf8:	08106dfd 	.word	0x08106dfd
 8106cfc:	08106e41 	.word	0x08106e41
 8106d00:	08106e41 	.word	0x08106e41
 8106d04:	08106e41 	.word	0x08106e41
 8106d08:	08106e41 	.word	0x08106e41
 8106d0c:	08106e41 	.word	0x08106e41
 8106d10:	08106e41 	.word	0x08106e41
 8106d14:	08106e41 	.word	0x08106e41
 8106d18:	08106e0d 	.word	0x08106e0d
 8106d1c:	08106e41 	.word	0x08106e41
 8106d20:	08106e41 	.word	0x08106e41
 8106d24:	08106e41 	.word	0x08106e41
 8106d28:	08106e41 	.word	0x08106e41
 8106d2c:	08106e41 	.word	0x08106e41
 8106d30:	08106e41 	.word	0x08106e41
 8106d34:	08106e41 	.word	0x08106e41
 8106d38:	08106e41 	.word	0x08106e41
 8106d3c:	08106e41 	.word	0x08106e41
 8106d40:	08106e41 	.word	0x08106e41
 8106d44:	08106e41 	.word	0x08106e41
 8106d48:	08106e41 	.word	0x08106e41
 8106d4c:	08106e41 	.word	0x08106e41
 8106d50:	08106e41 	.word	0x08106e41
 8106d54:	08106e41 	.word	0x08106e41
 8106d58:	08106e33 	.word	0x08106e33
 8106d5c:	08106e41 	.word	0x08106e41
 8106d60:	08106e41 	.word	0x08106e41
 8106d64:	08106e41 	.word	0x08106e41
 8106d68:	08106e41 	.word	0x08106e41
 8106d6c:	08106e41 	.word	0x08106e41
 8106d70:	08106e41 	.word	0x08106e41
 8106d74:	08106e41 	.word	0x08106e41
 8106d78:	08106e41 	.word	0x08106e41
 8106d7c:	08106e41 	.word	0x08106e41
 8106d80:	08106e41 	.word	0x08106e41
 8106d84:	08106e41 	.word	0x08106e41
 8106d88:	08106e41 	.word	0x08106e41
 8106d8c:	08106e41 	.word	0x08106e41
 8106d90:	08106e41 	.word	0x08106e41
 8106d94:	08106e41 	.word	0x08106e41
 8106d98:	08106e41 	.word	0x08106e41
 8106d9c:	08106e41 	.word	0x08106e41
 8106da0:	08106e41 	.word	0x08106e41
 8106da4:	08106e41 	.word	0x08106e41
 8106da8:	08106e41 	.word	0x08106e41
 8106dac:	08106e41 	.word	0x08106e41
 8106db0:	08106e41 	.word	0x08106e41
 8106db4:	08106e41 	.word	0x08106e41
 8106db8:	08106e41 	.word	0x08106e41
 8106dbc:	08106e41 	.word	0x08106e41
 8106dc0:	08106e41 	.word	0x08106e41
 8106dc4:	08106e41 	.word	0x08106e41
 8106dc8:	08106e41 	.word	0x08106e41
 8106dcc:	08106e41 	.word	0x08106e41
 8106dd0:	08106e41 	.word	0x08106e41
 8106dd4:	08106e41 	.word	0x08106e41
 8106dd8:	08106e39 	.word	0x08106e39
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8106ddc:	f7fe f8ee 	bl	8104fbc <HAL_RCC_GetPCLK1Freq>
 8106de0:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8106de2:	e033      	b.n	8106e4c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8106de4:	f7fe f900 	bl	8104fe8 <HAL_RCC_GetPCLK2Freq>
 8106de8:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8106dea:	e02f      	b.n	8106e4c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106dec:	f107 0314 	add.w	r3, r7, #20
 8106df0:	4618      	mov	r0, r3
 8106df2:	f7fe f967 	bl	81050c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106df6:	69bb      	ldr	r3, [r7, #24]
 8106df8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106dfa:	e027      	b.n	8106e4c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106dfc:	f107 0308 	add.w	r3, r7, #8
 8106e00:	4618      	mov	r0, r3
 8106e02:	f7fe faab 	bl	810535c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106e06:	68fb      	ldr	r3, [r7, #12]
 8106e08:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106e0a:	e01f      	b.n	8106e4c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106e0c:	4b2c      	ldr	r3, [pc, #176]	; (8106ec0 <UART_SetConfig+0xb50>)
 8106e0e:	681b      	ldr	r3, [r3, #0]
 8106e10:	f003 0320 	and.w	r3, r3, #32
 8106e14:	2b00      	cmp	r3, #0
 8106e16:	d009      	beq.n	8106e2c <UART_SetConfig+0xabc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8106e18:	4b29      	ldr	r3, [pc, #164]	; (8106ec0 <UART_SetConfig+0xb50>)
 8106e1a:	681b      	ldr	r3, [r3, #0]
 8106e1c:	08db      	lsrs	r3, r3, #3
 8106e1e:	f003 0303 	and.w	r3, r3, #3
 8106e22:	4a28      	ldr	r2, [pc, #160]	; (8106ec4 <UART_SetConfig+0xb54>)
 8106e24:	fa22 f303 	lsr.w	r3, r2, r3
 8106e28:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8106e2a:	e00f      	b.n	8106e4c <UART_SetConfig+0xadc>
          pclk = (uint32_t) HSI_VALUE;
 8106e2c:	4b25      	ldr	r3, [pc, #148]	; (8106ec4 <UART_SetConfig+0xb54>)
 8106e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106e30:	e00c      	b.n	8106e4c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8106e32:	4b25      	ldr	r3, [pc, #148]	; (8106ec8 <UART_SetConfig+0xb58>)
 8106e34:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106e36:	e009      	b.n	8106e4c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8106e38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8106e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106e3e:	e005      	b.n	8106e4c <UART_SetConfig+0xadc>
      default:
        pclk = 0U;
 8106e40:	2300      	movs	r3, #0
 8106e42:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8106e44:	2301      	movs	r3, #1
 8106e46:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8106e4a:	bf00      	nop
    }

    if (pclk != 0U)
 8106e4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106e4e:	2b00      	cmp	r3, #0
 8106e50:	d021      	beq.n	8106e96 <UART_SetConfig+0xb26>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106e52:	687b      	ldr	r3, [r7, #4]
 8106e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106e56:	4a1d      	ldr	r2, [pc, #116]	; (8106ecc <UART_SetConfig+0xb5c>)
 8106e58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106e5c:	461a      	mov	r2, r3
 8106e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106e60:	fbb3 f2f2 	udiv	r2, r3, r2
 8106e64:	687b      	ldr	r3, [r7, #4]
 8106e66:	685b      	ldr	r3, [r3, #4]
 8106e68:	085b      	lsrs	r3, r3, #1
 8106e6a:	441a      	add	r2, r3
 8106e6c:	687b      	ldr	r3, [r7, #4]
 8106e6e:	685b      	ldr	r3, [r3, #4]
 8106e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8106e74:	b29b      	uxth	r3, r3
 8106e76:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8106e78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106e7a:	2b0f      	cmp	r3, #15
 8106e7c:	d908      	bls.n	8106e90 <UART_SetConfig+0xb20>
 8106e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106e80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106e84:	d204      	bcs.n	8106e90 <UART_SetConfig+0xb20>
      {
        huart->Instance->BRR = usartdiv;
 8106e86:	687b      	ldr	r3, [r7, #4]
 8106e88:	681b      	ldr	r3, [r3, #0]
 8106e8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8106e8c:	60da      	str	r2, [r3, #12]
 8106e8e:	e002      	b.n	8106e96 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 8106e90:	2301      	movs	r3, #1
 8106e92:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8106e96:	687b      	ldr	r3, [r7, #4]
 8106e98:	2201      	movs	r2, #1
 8106e9a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8106e9e:	687b      	ldr	r3, [r7, #4]
 8106ea0:	2201      	movs	r2, #1
 8106ea2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8106ea6:	687b      	ldr	r3, [r7, #4]
 8106ea8:	2200      	movs	r2, #0
 8106eaa:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8106eac:	687b      	ldr	r3, [r7, #4]
 8106eae:	2200      	movs	r2, #0
 8106eb0:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8106eb2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8106eb6:	4618      	mov	r0, r3
 8106eb8:	3738      	adds	r7, #56	; 0x38
 8106eba:	46bd      	mov	sp, r7
 8106ebc:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8106ec0:	58024400 	.word	0x58024400
 8106ec4:	03d09000 	.word	0x03d09000
 8106ec8:	003d0900 	.word	0x003d0900
 8106ecc:	0810bb74 	.word	0x0810bb74

08106ed0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8106ed0:	b480      	push	{r7}
 8106ed2:	b083      	sub	sp, #12
 8106ed4:	af00      	add	r7, sp, #0
 8106ed6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8106ed8:	687b      	ldr	r3, [r7, #4]
 8106eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106edc:	f003 0301 	and.w	r3, r3, #1
 8106ee0:	2b00      	cmp	r3, #0
 8106ee2:	d00a      	beq.n	8106efa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8106ee4:	687b      	ldr	r3, [r7, #4]
 8106ee6:	681b      	ldr	r3, [r3, #0]
 8106ee8:	685b      	ldr	r3, [r3, #4]
 8106eea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8106eee:	687b      	ldr	r3, [r7, #4]
 8106ef0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8106ef2:	687b      	ldr	r3, [r7, #4]
 8106ef4:	681b      	ldr	r3, [r3, #0]
 8106ef6:	430a      	orrs	r2, r1
 8106ef8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8106efa:	687b      	ldr	r3, [r7, #4]
 8106efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106efe:	f003 0302 	and.w	r3, r3, #2
 8106f02:	2b00      	cmp	r3, #0
 8106f04:	d00a      	beq.n	8106f1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8106f06:	687b      	ldr	r3, [r7, #4]
 8106f08:	681b      	ldr	r3, [r3, #0]
 8106f0a:	685b      	ldr	r3, [r3, #4]
 8106f0c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8106f10:	687b      	ldr	r3, [r7, #4]
 8106f12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8106f14:	687b      	ldr	r3, [r7, #4]
 8106f16:	681b      	ldr	r3, [r3, #0]
 8106f18:	430a      	orrs	r2, r1
 8106f1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8106f1c:	687b      	ldr	r3, [r7, #4]
 8106f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106f20:	f003 0304 	and.w	r3, r3, #4
 8106f24:	2b00      	cmp	r3, #0
 8106f26:	d00a      	beq.n	8106f3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8106f28:	687b      	ldr	r3, [r7, #4]
 8106f2a:	681b      	ldr	r3, [r3, #0]
 8106f2c:	685b      	ldr	r3, [r3, #4]
 8106f2e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8106f32:	687b      	ldr	r3, [r7, #4]
 8106f34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8106f36:	687b      	ldr	r3, [r7, #4]
 8106f38:	681b      	ldr	r3, [r3, #0]
 8106f3a:	430a      	orrs	r2, r1
 8106f3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8106f3e:	687b      	ldr	r3, [r7, #4]
 8106f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106f42:	f003 0308 	and.w	r3, r3, #8
 8106f46:	2b00      	cmp	r3, #0
 8106f48:	d00a      	beq.n	8106f60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8106f4a:	687b      	ldr	r3, [r7, #4]
 8106f4c:	681b      	ldr	r3, [r3, #0]
 8106f4e:	685b      	ldr	r3, [r3, #4]
 8106f50:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8106f54:	687b      	ldr	r3, [r7, #4]
 8106f56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8106f58:	687b      	ldr	r3, [r7, #4]
 8106f5a:	681b      	ldr	r3, [r3, #0]
 8106f5c:	430a      	orrs	r2, r1
 8106f5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8106f60:	687b      	ldr	r3, [r7, #4]
 8106f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106f64:	f003 0310 	and.w	r3, r3, #16
 8106f68:	2b00      	cmp	r3, #0
 8106f6a:	d00a      	beq.n	8106f82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8106f6c:	687b      	ldr	r3, [r7, #4]
 8106f6e:	681b      	ldr	r3, [r3, #0]
 8106f70:	689b      	ldr	r3, [r3, #8]
 8106f72:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8106f76:	687b      	ldr	r3, [r7, #4]
 8106f78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8106f7a:	687b      	ldr	r3, [r7, #4]
 8106f7c:	681b      	ldr	r3, [r3, #0]
 8106f7e:	430a      	orrs	r2, r1
 8106f80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8106f82:	687b      	ldr	r3, [r7, #4]
 8106f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106f86:	f003 0320 	and.w	r3, r3, #32
 8106f8a:	2b00      	cmp	r3, #0
 8106f8c:	d00a      	beq.n	8106fa4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8106f8e:	687b      	ldr	r3, [r7, #4]
 8106f90:	681b      	ldr	r3, [r3, #0]
 8106f92:	689b      	ldr	r3, [r3, #8]
 8106f94:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8106f98:	687b      	ldr	r3, [r7, #4]
 8106f9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8106f9c:	687b      	ldr	r3, [r7, #4]
 8106f9e:	681b      	ldr	r3, [r3, #0]
 8106fa0:	430a      	orrs	r2, r1
 8106fa2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8106fa4:	687b      	ldr	r3, [r7, #4]
 8106fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106fa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8106fac:	2b00      	cmp	r3, #0
 8106fae:	d01a      	beq.n	8106fe6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8106fb0:	687b      	ldr	r3, [r7, #4]
 8106fb2:	681b      	ldr	r3, [r3, #0]
 8106fb4:	685b      	ldr	r3, [r3, #4]
 8106fb6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8106fba:	687b      	ldr	r3, [r7, #4]
 8106fbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8106fbe:	687b      	ldr	r3, [r7, #4]
 8106fc0:	681b      	ldr	r3, [r3, #0]
 8106fc2:	430a      	orrs	r2, r1
 8106fc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8106fc6:	687b      	ldr	r3, [r7, #4]
 8106fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8106fca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8106fce:	d10a      	bne.n	8106fe6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8106fd0:	687b      	ldr	r3, [r7, #4]
 8106fd2:	681b      	ldr	r3, [r3, #0]
 8106fd4:	685b      	ldr	r3, [r3, #4]
 8106fd6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8106fda:	687b      	ldr	r3, [r7, #4]
 8106fdc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8106fde:	687b      	ldr	r3, [r7, #4]
 8106fe0:	681b      	ldr	r3, [r3, #0]
 8106fe2:	430a      	orrs	r2, r1
 8106fe4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8106fe6:	687b      	ldr	r3, [r7, #4]
 8106fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106fea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8106fee:	2b00      	cmp	r3, #0
 8106ff0:	d00a      	beq.n	8107008 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8106ff2:	687b      	ldr	r3, [r7, #4]
 8106ff4:	681b      	ldr	r3, [r3, #0]
 8106ff6:	685b      	ldr	r3, [r3, #4]
 8106ff8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8106ffc:	687b      	ldr	r3, [r7, #4]
 8106ffe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8107000:	687b      	ldr	r3, [r7, #4]
 8107002:	681b      	ldr	r3, [r3, #0]
 8107004:	430a      	orrs	r2, r1
 8107006:	605a      	str	r2, [r3, #4]
  }
}
 8107008:	bf00      	nop
 810700a:	370c      	adds	r7, #12
 810700c:	46bd      	mov	sp, r7
 810700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107012:	4770      	bx	lr

08107014 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8107014:	b580      	push	{r7, lr}
 8107016:	b086      	sub	sp, #24
 8107018:	af02      	add	r7, sp, #8
 810701a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 810701c:	687b      	ldr	r3, [r7, #4]
 810701e:	2200      	movs	r2, #0
 8107020:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8107024:	f7fa feda 	bl	8101ddc <HAL_GetTick>
 8107028:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 810702a:	687b      	ldr	r3, [r7, #4]
 810702c:	681b      	ldr	r3, [r3, #0]
 810702e:	681b      	ldr	r3, [r3, #0]
 8107030:	f003 0308 	and.w	r3, r3, #8
 8107034:	2b08      	cmp	r3, #8
 8107036:	d10e      	bne.n	8107056 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8107038:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810703c:	9300      	str	r3, [sp, #0]
 810703e:	68fb      	ldr	r3, [r7, #12]
 8107040:	2200      	movs	r2, #0
 8107042:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8107046:	6878      	ldr	r0, [r7, #4]
 8107048:	f000 f82c 	bl	81070a4 <UART_WaitOnFlagUntilTimeout>
 810704c:	4603      	mov	r3, r0
 810704e:	2b00      	cmp	r3, #0
 8107050:	d001      	beq.n	8107056 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8107052:	2303      	movs	r3, #3
 8107054:	e022      	b.n	810709c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8107056:	687b      	ldr	r3, [r7, #4]
 8107058:	681b      	ldr	r3, [r3, #0]
 810705a:	681b      	ldr	r3, [r3, #0]
 810705c:	f003 0304 	and.w	r3, r3, #4
 8107060:	2b04      	cmp	r3, #4
 8107062:	d10e      	bne.n	8107082 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8107064:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8107068:	9300      	str	r3, [sp, #0]
 810706a:	68fb      	ldr	r3, [r7, #12]
 810706c:	2200      	movs	r2, #0
 810706e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8107072:	6878      	ldr	r0, [r7, #4]
 8107074:	f000 f816 	bl	81070a4 <UART_WaitOnFlagUntilTimeout>
 8107078:	4603      	mov	r3, r0
 810707a:	2b00      	cmp	r3, #0
 810707c:	d001      	beq.n	8107082 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 810707e:	2303      	movs	r3, #3
 8107080:	e00c      	b.n	810709c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8107082:	687b      	ldr	r3, [r7, #4]
 8107084:	2220      	movs	r2, #32
 8107086:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 810708a:	687b      	ldr	r3, [r7, #4]
 810708c:	2220      	movs	r2, #32
 810708e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8107092:	687b      	ldr	r3, [r7, #4]
 8107094:	2200      	movs	r2, #0
 8107096:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 810709a:	2300      	movs	r3, #0
}
 810709c:	4618      	mov	r0, r3
 810709e:	3710      	adds	r7, #16
 81070a0:	46bd      	mov	sp, r7
 81070a2:	bd80      	pop	{r7, pc}

081070a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 81070a4:	b580      	push	{r7, lr}
 81070a6:	b084      	sub	sp, #16
 81070a8:	af00      	add	r7, sp, #0
 81070aa:	60f8      	str	r0, [r7, #12]
 81070ac:	60b9      	str	r1, [r7, #8]
 81070ae:	603b      	str	r3, [r7, #0]
 81070b0:	4613      	mov	r3, r2
 81070b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81070b4:	e062      	b.n	810717c <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81070b6:	69bb      	ldr	r3, [r7, #24]
 81070b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 81070bc:	d05e      	beq.n	810717c <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81070be:	f7fa fe8d 	bl	8101ddc <HAL_GetTick>
 81070c2:	4602      	mov	r2, r0
 81070c4:	683b      	ldr	r3, [r7, #0]
 81070c6:	1ad3      	subs	r3, r2, r3
 81070c8:	69ba      	ldr	r2, [r7, #24]
 81070ca:	429a      	cmp	r2, r3
 81070cc:	d302      	bcc.n	81070d4 <UART_WaitOnFlagUntilTimeout+0x30>
 81070ce:	69bb      	ldr	r3, [r7, #24]
 81070d0:	2b00      	cmp	r3, #0
 81070d2:	d11d      	bne.n	8107110 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 81070d4:	68fb      	ldr	r3, [r7, #12]
 81070d6:	681b      	ldr	r3, [r3, #0]
 81070d8:	681a      	ldr	r2, [r3, #0]
 81070da:	68fb      	ldr	r3, [r7, #12]
 81070dc:	681b      	ldr	r3, [r3, #0]
 81070de:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 81070e2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81070e4:	68fb      	ldr	r3, [r7, #12]
 81070e6:	681b      	ldr	r3, [r3, #0]
 81070e8:	689a      	ldr	r2, [r3, #8]
 81070ea:	68fb      	ldr	r3, [r7, #12]
 81070ec:	681b      	ldr	r3, [r3, #0]
 81070ee:	f022 0201 	bic.w	r2, r2, #1
 81070f2:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 81070f4:	68fb      	ldr	r3, [r7, #12]
 81070f6:	2220      	movs	r2, #32
 81070f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 81070fc:	68fb      	ldr	r3, [r7, #12]
 81070fe:	2220      	movs	r2, #32
 8107100:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8107104:	68fb      	ldr	r3, [r7, #12]
 8107106:	2200      	movs	r2, #0
 8107108:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 810710c:	2303      	movs	r3, #3
 810710e:	e045      	b.n	810719c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8107110:	68fb      	ldr	r3, [r7, #12]
 8107112:	681b      	ldr	r3, [r3, #0]
 8107114:	681b      	ldr	r3, [r3, #0]
 8107116:	f003 0304 	and.w	r3, r3, #4
 810711a:	2b00      	cmp	r3, #0
 810711c:	d02e      	beq.n	810717c <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 810711e:	68fb      	ldr	r3, [r7, #12]
 8107120:	681b      	ldr	r3, [r3, #0]
 8107122:	69db      	ldr	r3, [r3, #28]
 8107124:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8107128:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810712c:	d126      	bne.n	810717c <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 810712e:	68fb      	ldr	r3, [r7, #12]
 8107130:	681b      	ldr	r3, [r3, #0]
 8107132:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8107136:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8107138:	68fb      	ldr	r3, [r7, #12]
 810713a:	681b      	ldr	r3, [r3, #0]
 810713c:	681a      	ldr	r2, [r3, #0]
 810713e:	68fb      	ldr	r3, [r7, #12]
 8107140:	681b      	ldr	r3, [r3, #0]
 8107142:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8107146:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8107148:	68fb      	ldr	r3, [r7, #12]
 810714a:	681b      	ldr	r3, [r3, #0]
 810714c:	689a      	ldr	r2, [r3, #8]
 810714e:	68fb      	ldr	r3, [r7, #12]
 8107150:	681b      	ldr	r3, [r3, #0]
 8107152:	f022 0201 	bic.w	r2, r2, #1
 8107156:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8107158:	68fb      	ldr	r3, [r7, #12]
 810715a:	2220      	movs	r2, #32
 810715c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8107160:	68fb      	ldr	r3, [r7, #12]
 8107162:	2220      	movs	r2, #32
 8107164:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8107168:	68fb      	ldr	r3, [r7, #12]
 810716a:	2220      	movs	r2, #32
 810716c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8107170:	68fb      	ldr	r3, [r7, #12]
 8107172:	2200      	movs	r2, #0
 8107174:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8107178:	2303      	movs	r3, #3
 810717a:	e00f      	b.n	810719c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810717c:	68fb      	ldr	r3, [r7, #12]
 810717e:	681b      	ldr	r3, [r3, #0]
 8107180:	69da      	ldr	r2, [r3, #28]
 8107182:	68bb      	ldr	r3, [r7, #8]
 8107184:	4013      	ands	r3, r2
 8107186:	68ba      	ldr	r2, [r7, #8]
 8107188:	429a      	cmp	r2, r3
 810718a:	bf0c      	ite	eq
 810718c:	2301      	moveq	r3, #1
 810718e:	2300      	movne	r3, #0
 8107190:	b2db      	uxtb	r3, r3
 8107192:	461a      	mov	r2, r3
 8107194:	79fb      	ldrb	r3, [r7, #7]
 8107196:	429a      	cmp	r2, r3
 8107198:	d08d      	beq.n	81070b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 810719a:	2300      	movs	r3, #0
}
 810719c:	4618      	mov	r0, r3
 810719e:	3710      	adds	r7, #16
 81071a0:	46bd      	mov	sp, r7
 81071a2:	bd80      	pop	{r7, pc}

081071a4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 81071a4:	b480      	push	{r7}
 81071a6:	b085      	sub	sp, #20
 81071a8:	af00      	add	r7, sp, #0
 81071aa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 81071ac:	687b      	ldr	r3, [r7, #4]
 81071ae:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 81071b2:	2b01      	cmp	r3, #1
 81071b4:	d101      	bne.n	81071ba <HAL_UARTEx_DisableFifoMode+0x16>
 81071b6:	2302      	movs	r3, #2
 81071b8:	e027      	b.n	810720a <HAL_UARTEx_DisableFifoMode+0x66>
 81071ba:	687b      	ldr	r3, [r7, #4]
 81071bc:	2201      	movs	r2, #1
 81071be:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 81071c2:	687b      	ldr	r3, [r7, #4]
 81071c4:	2224      	movs	r2, #36	; 0x24
 81071c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81071ca:	687b      	ldr	r3, [r7, #4]
 81071cc:	681b      	ldr	r3, [r3, #0]
 81071ce:	681b      	ldr	r3, [r3, #0]
 81071d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81071d2:	687b      	ldr	r3, [r7, #4]
 81071d4:	681b      	ldr	r3, [r3, #0]
 81071d6:	681a      	ldr	r2, [r3, #0]
 81071d8:	687b      	ldr	r3, [r7, #4]
 81071da:	681b      	ldr	r3, [r3, #0]
 81071dc:	f022 0201 	bic.w	r2, r2, #1
 81071e0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 81071e2:	68fb      	ldr	r3, [r7, #12]
 81071e4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 81071e8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 81071ea:	687b      	ldr	r3, [r7, #4]
 81071ec:	2200      	movs	r2, #0
 81071ee:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81071f0:	687b      	ldr	r3, [r7, #4]
 81071f2:	681b      	ldr	r3, [r3, #0]
 81071f4:	68fa      	ldr	r2, [r7, #12]
 81071f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81071f8:	687b      	ldr	r3, [r7, #4]
 81071fa:	2220      	movs	r2, #32
 81071fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8107200:	687b      	ldr	r3, [r7, #4]
 8107202:	2200      	movs	r2, #0
 8107204:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8107208:	2300      	movs	r3, #0
}
 810720a:	4618      	mov	r0, r3
 810720c:	3714      	adds	r7, #20
 810720e:	46bd      	mov	sp, r7
 8107210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107214:	4770      	bx	lr

08107216 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8107216:	b580      	push	{r7, lr}
 8107218:	b084      	sub	sp, #16
 810721a:	af00      	add	r7, sp, #0
 810721c:	6078      	str	r0, [r7, #4]
 810721e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8107220:	687b      	ldr	r3, [r7, #4]
 8107222:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8107226:	2b01      	cmp	r3, #1
 8107228:	d101      	bne.n	810722e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 810722a:	2302      	movs	r3, #2
 810722c:	e02d      	b.n	810728a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 810722e:	687b      	ldr	r3, [r7, #4]
 8107230:	2201      	movs	r2, #1
 8107232:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8107236:	687b      	ldr	r3, [r7, #4]
 8107238:	2224      	movs	r2, #36	; 0x24
 810723a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810723e:	687b      	ldr	r3, [r7, #4]
 8107240:	681b      	ldr	r3, [r3, #0]
 8107242:	681b      	ldr	r3, [r3, #0]
 8107244:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8107246:	687b      	ldr	r3, [r7, #4]
 8107248:	681b      	ldr	r3, [r3, #0]
 810724a:	681a      	ldr	r2, [r3, #0]
 810724c:	687b      	ldr	r3, [r7, #4]
 810724e:	681b      	ldr	r3, [r3, #0]
 8107250:	f022 0201 	bic.w	r2, r2, #1
 8107254:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8107256:	687b      	ldr	r3, [r7, #4]
 8107258:	681b      	ldr	r3, [r3, #0]
 810725a:	689b      	ldr	r3, [r3, #8]
 810725c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8107260:	687b      	ldr	r3, [r7, #4]
 8107262:	681b      	ldr	r3, [r3, #0]
 8107264:	683a      	ldr	r2, [r7, #0]
 8107266:	430a      	orrs	r2, r1
 8107268:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810726a:	6878      	ldr	r0, [r7, #4]
 810726c:	f000 f850 	bl	8107310 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8107270:	687b      	ldr	r3, [r7, #4]
 8107272:	681b      	ldr	r3, [r3, #0]
 8107274:	68fa      	ldr	r2, [r7, #12]
 8107276:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8107278:	687b      	ldr	r3, [r7, #4]
 810727a:	2220      	movs	r2, #32
 810727c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8107280:	687b      	ldr	r3, [r7, #4]
 8107282:	2200      	movs	r2, #0
 8107284:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8107288:	2300      	movs	r3, #0
}
 810728a:	4618      	mov	r0, r3
 810728c:	3710      	adds	r7, #16
 810728e:	46bd      	mov	sp, r7
 8107290:	bd80      	pop	{r7, pc}

08107292 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8107292:	b580      	push	{r7, lr}
 8107294:	b084      	sub	sp, #16
 8107296:	af00      	add	r7, sp, #0
 8107298:	6078      	str	r0, [r7, #4]
 810729a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810729c:	687b      	ldr	r3, [r7, #4]
 810729e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 81072a2:	2b01      	cmp	r3, #1
 81072a4:	d101      	bne.n	81072aa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 81072a6:	2302      	movs	r3, #2
 81072a8:	e02d      	b.n	8107306 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 81072aa:	687b      	ldr	r3, [r7, #4]
 81072ac:	2201      	movs	r2, #1
 81072ae:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 81072b2:	687b      	ldr	r3, [r7, #4]
 81072b4:	2224      	movs	r2, #36	; 0x24
 81072b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81072ba:	687b      	ldr	r3, [r7, #4]
 81072bc:	681b      	ldr	r3, [r3, #0]
 81072be:	681b      	ldr	r3, [r3, #0]
 81072c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81072c2:	687b      	ldr	r3, [r7, #4]
 81072c4:	681b      	ldr	r3, [r3, #0]
 81072c6:	681a      	ldr	r2, [r3, #0]
 81072c8:	687b      	ldr	r3, [r7, #4]
 81072ca:	681b      	ldr	r3, [r3, #0]
 81072cc:	f022 0201 	bic.w	r2, r2, #1
 81072d0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 81072d2:	687b      	ldr	r3, [r7, #4]
 81072d4:	681b      	ldr	r3, [r3, #0]
 81072d6:	689b      	ldr	r3, [r3, #8]
 81072d8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 81072dc:	687b      	ldr	r3, [r7, #4]
 81072de:	681b      	ldr	r3, [r3, #0]
 81072e0:	683a      	ldr	r2, [r7, #0]
 81072e2:	430a      	orrs	r2, r1
 81072e4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81072e6:	6878      	ldr	r0, [r7, #4]
 81072e8:	f000 f812 	bl	8107310 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81072ec:	687b      	ldr	r3, [r7, #4]
 81072ee:	681b      	ldr	r3, [r3, #0]
 81072f0:	68fa      	ldr	r2, [r7, #12]
 81072f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81072f4:	687b      	ldr	r3, [r7, #4]
 81072f6:	2220      	movs	r2, #32
 81072f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81072fc:	687b      	ldr	r3, [r7, #4]
 81072fe:	2200      	movs	r2, #0
 8107300:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8107304:	2300      	movs	r3, #0
}
 8107306:	4618      	mov	r0, r3
 8107308:	3710      	adds	r7, #16
 810730a:	46bd      	mov	sp, r7
 810730c:	bd80      	pop	{r7, pc}
	...

08107310 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8107310:	b480      	push	{r7}
 8107312:	b089      	sub	sp, #36	; 0x24
 8107314:	af00      	add	r7, sp, #0
 8107316:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8107318:	4a2f      	ldr	r2, [pc, #188]	; (81073d8 <UARTEx_SetNbDataToProcess+0xc8>)
 810731a:	f107 0314 	add.w	r3, r7, #20
 810731e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8107322:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8107326:	4a2d      	ldr	r2, [pc, #180]	; (81073dc <UARTEx_SetNbDataToProcess+0xcc>)
 8107328:	f107 030c 	add.w	r3, r7, #12
 810732c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8107330:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8107334:	687b      	ldr	r3, [r7, #4]
 8107336:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107338:	2b00      	cmp	r3, #0
 810733a:	d108      	bne.n	810734e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 810733c:	687b      	ldr	r3, [r7, #4]
 810733e:	2201      	movs	r2, #1
 8107340:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8107344:	687b      	ldr	r3, [r7, #4]
 8107346:	2201      	movs	r2, #1
 8107348:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 810734c:	e03d      	b.n	81073ca <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 810734e:	2310      	movs	r3, #16
 8107350:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8107352:	2310      	movs	r3, #16
 8107354:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8107356:	687b      	ldr	r3, [r7, #4]
 8107358:	681b      	ldr	r3, [r3, #0]
 810735a:	689b      	ldr	r3, [r3, #8]
 810735c:	0e5b      	lsrs	r3, r3, #25
 810735e:	b2db      	uxtb	r3, r3
 8107360:	f003 0307 	and.w	r3, r3, #7
 8107364:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8107366:	687b      	ldr	r3, [r7, #4]
 8107368:	681b      	ldr	r3, [r3, #0]
 810736a:	689b      	ldr	r3, [r3, #8]
 810736c:	0f5b      	lsrs	r3, r3, #29
 810736e:	b2db      	uxtb	r3, r3
 8107370:	f003 0307 	and.w	r3, r3, #7
 8107374:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8107376:	7fbb      	ldrb	r3, [r7, #30]
 8107378:	7f3a      	ldrb	r2, [r7, #28]
 810737a:	f107 0120 	add.w	r1, r7, #32
 810737e:	440a      	add	r2, r1
 8107380:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8107384:	fb02 f303 	mul.w	r3, r2, r3
 8107388:	7f3a      	ldrb	r2, [r7, #28]
 810738a:	f107 0120 	add.w	r1, r7, #32
 810738e:	440a      	add	r2, r1
 8107390:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8107394:	fb93 f3f2 	sdiv	r3, r3, r2
 8107398:	b29a      	uxth	r2, r3
 810739a:	687b      	ldr	r3, [r7, #4]
 810739c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 81073a0:	7ffb      	ldrb	r3, [r7, #31]
 81073a2:	7f7a      	ldrb	r2, [r7, #29]
 81073a4:	f107 0120 	add.w	r1, r7, #32
 81073a8:	440a      	add	r2, r1
 81073aa:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 81073ae:	fb02 f303 	mul.w	r3, r2, r3
 81073b2:	7f7a      	ldrb	r2, [r7, #29]
 81073b4:	f107 0120 	add.w	r1, r7, #32
 81073b8:	440a      	add	r2, r1
 81073ba:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 81073be:	fb93 f3f2 	sdiv	r3, r3, r2
 81073c2:	b29a      	uxth	r2, r3
 81073c4:	687b      	ldr	r3, [r7, #4]
 81073c6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 81073ca:	bf00      	nop
 81073cc:	3724      	adds	r7, #36	; 0x24
 81073ce:	46bd      	mov	sp, r7
 81073d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81073d4:	4770      	bx	lr
 81073d6:	bf00      	nop
 81073d8:	0810bb10 	.word	0x0810bb10
 81073dc:	0810bb18 	.word	0x0810bb18

081073e0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 81073e0:	b580      	push	{r7, lr}
 81073e2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 81073e4:	4904      	ldr	r1, [pc, #16]	; (81073f8 <MX_FATFS_Init+0x18>)
 81073e6:	4805      	ldr	r0, [pc, #20]	; (81073fc <MX_FATFS_Init+0x1c>)
 81073e8:	f000 f8b0 	bl	810754c <FATFS_LinkDriver>
 81073ec:	4603      	mov	r3, r0
 81073ee:	461a      	mov	r2, r3
 81073f0:	4b03      	ldr	r3, [pc, #12]	; (8107400 <MX_FATFS_Init+0x20>)
 81073f2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 81073f4:	bf00      	nop
 81073f6:	bd80      	pop	{r7, pc}
 81073f8:	1000504c 	.word	0x1000504c
 81073fc:	10000010 	.word	0x10000010
 8107400:	10005050 	.word	0x10005050

08107404 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8107404:	b480      	push	{r7}
 8107406:	b083      	sub	sp, #12
 8107408:	af00      	add	r7, sp, #0
 810740a:	4603      	mov	r3, r0
 810740c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 810740e:	4b06      	ldr	r3, [pc, #24]	; (8107428 <USER_initialize+0x24>)
 8107410:	2201      	movs	r2, #1
 8107412:	701a      	strb	r2, [r3, #0]
    return Stat;
 8107414:	4b04      	ldr	r3, [pc, #16]	; (8107428 <USER_initialize+0x24>)
 8107416:	781b      	ldrb	r3, [r3, #0]
 8107418:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 810741a:	4618      	mov	r0, r3
 810741c:	370c      	adds	r7, #12
 810741e:	46bd      	mov	sp, r7
 8107420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107424:	4770      	bx	lr
 8107426:	bf00      	nop
 8107428:	1000000d 	.word	0x1000000d

0810742c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 810742c:	b480      	push	{r7}
 810742e:	b083      	sub	sp, #12
 8107430:	af00      	add	r7, sp, #0
 8107432:	4603      	mov	r3, r0
 8107434:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8107436:	4b06      	ldr	r3, [pc, #24]	; (8107450 <USER_status+0x24>)
 8107438:	2201      	movs	r2, #1
 810743a:	701a      	strb	r2, [r3, #0]
    return Stat;
 810743c:	4b04      	ldr	r3, [pc, #16]	; (8107450 <USER_status+0x24>)
 810743e:	781b      	ldrb	r3, [r3, #0]
 8107440:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8107442:	4618      	mov	r0, r3
 8107444:	370c      	adds	r7, #12
 8107446:	46bd      	mov	sp, r7
 8107448:	f85d 7b04 	ldr.w	r7, [sp], #4
 810744c:	4770      	bx	lr
 810744e:	bf00      	nop
 8107450:	1000000d 	.word	0x1000000d

08107454 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8107454:	b480      	push	{r7}
 8107456:	b085      	sub	sp, #20
 8107458:	af00      	add	r7, sp, #0
 810745a:	60b9      	str	r1, [r7, #8]
 810745c:	607a      	str	r2, [r7, #4]
 810745e:	603b      	str	r3, [r7, #0]
 8107460:	4603      	mov	r3, r0
 8107462:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8107464:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8107466:	4618      	mov	r0, r3
 8107468:	3714      	adds	r7, #20
 810746a:	46bd      	mov	sp, r7
 810746c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107470:	4770      	bx	lr

08107472 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8107472:	b480      	push	{r7}
 8107474:	b085      	sub	sp, #20
 8107476:	af00      	add	r7, sp, #0
 8107478:	60b9      	str	r1, [r7, #8]
 810747a:	607a      	str	r2, [r7, #4]
 810747c:	603b      	str	r3, [r7, #0]
 810747e:	4603      	mov	r3, r0
 8107480:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8107482:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8107484:	4618      	mov	r0, r3
 8107486:	3714      	adds	r7, #20
 8107488:	46bd      	mov	sp, r7
 810748a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810748e:	4770      	bx	lr

08107490 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8107490:	b480      	push	{r7}
 8107492:	b085      	sub	sp, #20
 8107494:	af00      	add	r7, sp, #0
 8107496:	4603      	mov	r3, r0
 8107498:	603a      	str	r2, [r7, #0]
 810749a:	71fb      	strb	r3, [r7, #7]
 810749c:	460b      	mov	r3, r1
 810749e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 81074a0:	2301      	movs	r3, #1
 81074a2:	73fb      	strb	r3, [r7, #15]
    return res;
 81074a4:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 81074a6:	4618      	mov	r0, r3
 81074a8:	3714      	adds	r7, #20
 81074aa:	46bd      	mov	sp, r7
 81074ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81074b0:	4770      	bx	lr
	...

081074b4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 81074b4:	b480      	push	{r7}
 81074b6:	b087      	sub	sp, #28
 81074b8:	af00      	add	r7, sp, #0
 81074ba:	60f8      	str	r0, [r7, #12]
 81074bc:	60b9      	str	r1, [r7, #8]
 81074be:	4613      	mov	r3, r2
 81074c0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 81074c2:	2301      	movs	r3, #1
 81074c4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 81074c6:	2300      	movs	r3, #0
 81074c8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 81074ca:	4b1f      	ldr	r3, [pc, #124]	; (8107548 <FATFS_LinkDriverEx+0x94>)
 81074cc:	7a5b      	ldrb	r3, [r3, #9]
 81074ce:	b2db      	uxtb	r3, r3
 81074d0:	2b00      	cmp	r3, #0
 81074d2:	d131      	bne.n	8107538 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 81074d4:	4b1c      	ldr	r3, [pc, #112]	; (8107548 <FATFS_LinkDriverEx+0x94>)
 81074d6:	7a5b      	ldrb	r3, [r3, #9]
 81074d8:	b2db      	uxtb	r3, r3
 81074da:	461a      	mov	r2, r3
 81074dc:	4b1a      	ldr	r3, [pc, #104]	; (8107548 <FATFS_LinkDriverEx+0x94>)
 81074de:	2100      	movs	r1, #0
 81074e0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 81074e2:	4b19      	ldr	r3, [pc, #100]	; (8107548 <FATFS_LinkDriverEx+0x94>)
 81074e4:	7a5b      	ldrb	r3, [r3, #9]
 81074e6:	b2db      	uxtb	r3, r3
 81074e8:	4a17      	ldr	r2, [pc, #92]	; (8107548 <FATFS_LinkDriverEx+0x94>)
 81074ea:	009b      	lsls	r3, r3, #2
 81074ec:	4413      	add	r3, r2
 81074ee:	68fa      	ldr	r2, [r7, #12]
 81074f0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 81074f2:	4b15      	ldr	r3, [pc, #84]	; (8107548 <FATFS_LinkDriverEx+0x94>)
 81074f4:	7a5b      	ldrb	r3, [r3, #9]
 81074f6:	b2db      	uxtb	r3, r3
 81074f8:	461a      	mov	r2, r3
 81074fa:	4b13      	ldr	r3, [pc, #76]	; (8107548 <FATFS_LinkDriverEx+0x94>)
 81074fc:	4413      	add	r3, r2
 81074fe:	79fa      	ldrb	r2, [r7, #7]
 8107500:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8107502:	4b11      	ldr	r3, [pc, #68]	; (8107548 <FATFS_LinkDriverEx+0x94>)
 8107504:	7a5b      	ldrb	r3, [r3, #9]
 8107506:	b2db      	uxtb	r3, r3
 8107508:	1c5a      	adds	r2, r3, #1
 810750a:	b2d1      	uxtb	r1, r2
 810750c:	4a0e      	ldr	r2, [pc, #56]	; (8107548 <FATFS_LinkDriverEx+0x94>)
 810750e:	7251      	strb	r1, [r2, #9]
 8107510:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8107512:	7dbb      	ldrb	r3, [r7, #22]
 8107514:	3330      	adds	r3, #48	; 0x30
 8107516:	b2da      	uxtb	r2, r3
 8107518:	68bb      	ldr	r3, [r7, #8]
 810751a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 810751c:	68bb      	ldr	r3, [r7, #8]
 810751e:	3301      	adds	r3, #1
 8107520:	223a      	movs	r2, #58	; 0x3a
 8107522:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8107524:	68bb      	ldr	r3, [r7, #8]
 8107526:	3302      	adds	r3, #2
 8107528:	222f      	movs	r2, #47	; 0x2f
 810752a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 810752c:	68bb      	ldr	r3, [r7, #8]
 810752e:	3303      	adds	r3, #3
 8107530:	2200      	movs	r2, #0
 8107532:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8107534:	2300      	movs	r3, #0
 8107536:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8107538:	7dfb      	ldrb	r3, [r7, #23]
}
 810753a:	4618      	mov	r0, r3
 810753c:	371c      	adds	r7, #28
 810753e:	46bd      	mov	sp, r7
 8107540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107544:	4770      	bx	lr
 8107546:	bf00      	nop
 8107548:	10000218 	.word	0x10000218

0810754c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 810754c:	b580      	push	{r7, lr}
 810754e:	b082      	sub	sp, #8
 8107550:	af00      	add	r7, sp, #0
 8107552:	6078      	str	r0, [r7, #4]
 8107554:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8107556:	2200      	movs	r2, #0
 8107558:	6839      	ldr	r1, [r7, #0]
 810755a:	6878      	ldr	r0, [r7, #4]
 810755c:	f7ff ffaa 	bl	81074b4 <FATFS_LinkDriverEx>
 8107560:	4603      	mov	r3, r0
}
 8107562:	4618      	mov	r0, r3
 8107564:	3708      	adds	r7, #8
 8107566:	46bd      	mov	sp, r7
 8107568:	bd80      	pop	{r7, pc}

0810756a <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 810756a:	b480      	push	{r7}
 810756c:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 810756e:	bf00      	nop
 8107570:	46bd      	mov	sp, r7
 8107572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107576:	4770      	bx	lr

08107578 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8107578:	b480      	push	{r7}
 810757a:	b085      	sub	sp, #20
 810757c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 810757e:	f3ef 8305 	mrs	r3, IPSR
 8107582:	60bb      	str	r3, [r7, #8]
  return(result);
 8107584:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8107586:	2b00      	cmp	r3, #0
 8107588:	d10f      	bne.n	81075aa <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 810758a:	f3ef 8310 	mrs	r3, PRIMASK
 810758e:	607b      	str	r3, [r7, #4]
  return(result);
 8107590:	687b      	ldr	r3, [r7, #4]
 8107592:	2b00      	cmp	r3, #0
 8107594:	d105      	bne.n	81075a2 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8107596:	f3ef 8311 	mrs	r3, BASEPRI
 810759a:	603b      	str	r3, [r7, #0]
  return(result);
 810759c:	683b      	ldr	r3, [r7, #0]
 810759e:	2b00      	cmp	r3, #0
 81075a0:	d007      	beq.n	81075b2 <osKernelInitialize+0x3a>
 81075a2:	4b0e      	ldr	r3, [pc, #56]	; (81075dc <osKernelInitialize+0x64>)
 81075a4:	681b      	ldr	r3, [r3, #0]
 81075a6:	2b02      	cmp	r3, #2
 81075a8:	d103      	bne.n	81075b2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 81075aa:	f06f 0305 	mvn.w	r3, #5
 81075ae:	60fb      	str	r3, [r7, #12]
 81075b0:	e00c      	b.n	81075cc <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 81075b2:	4b0a      	ldr	r3, [pc, #40]	; (81075dc <osKernelInitialize+0x64>)
 81075b4:	681b      	ldr	r3, [r3, #0]
 81075b6:	2b00      	cmp	r3, #0
 81075b8:	d105      	bne.n	81075c6 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 81075ba:	4b08      	ldr	r3, [pc, #32]	; (81075dc <osKernelInitialize+0x64>)
 81075bc:	2201      	movs	r2, #1
 81075be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 81075c0:	2300      	movs	r3, #0
 81075c2:	60fb      	str	r3, [r7, #12]
 81075c4:	e002      	b.n	81075cc <osKernelInitialize+0x54>
    } else {
      stat = osError;
 81075c6:	f04f 33ff 	mov.w	r3, #4294967295
 81075ca:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 81075cc:	68fb      	ldr	r3, [r7, #12]
}
 81075ce:	4618      	mov	r0, r3
 81075d0:	3714      	adds	r7, #20
 81075d2:	46bd      	mov	sp, r7
 81075d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81075d8:	4770      	bx	lr
 81075da:	bf00      	nop
 81075dc:	10000224 	.word	0x10000224

081075e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 81075e0:	b580      	push	{r7, lr}
 81075e2:	b084      	sub	sp, #16
 81075e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 81075e6:	f3ef 8305 	mrs	r3, IPSR
 81075ea:	60bb      	str	r3, [r7, #8]
  return(result);
 81075ec:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 81075ee:	2b00      	cmp	r3, #0
 81075f0:	d10f      	bne.n	8107612 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 81075f2:	f3ef 8310 	mrs	r3, PRIMASK
 81075f6:	607b      	str	r3, [r7, #4]
  return(result);
 81075f8:	687b      	ldr	r3, [r7, #4]
 81075fa:	2b00      	cmp	r3, #0
 81075fc:	d105      	bne.n	810760a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 81075fe:	f3ef 8311 	mrs	r3, BASEPRI
 8107602:	603b      	str	r3, [r7, #0]
  return(result);
 8107604:	683b      	ldr	r3, [r7, #0]
 8107606:	2b00      	cmp	r3, #0
 8107608:	d007      	beq.n	810761a <osKernelStart+0x3a>
 810760a:	4b0f      	ldr	r3, [pc, #60]	; (8107648 <osKernelStart+0x68>)
 810760c:	681b      	ldr	r3, [r3, #0]
 810760e:	2b02      	cmp	r3, #2
 8107610:	d103      	bne.n	810761a <osKernelStart+0x3a>
    stat = osErrorISR;
 8107612:	f06f 0305 	mvn.w	r3, #5
 8107616:	60fb      	str	r3, [r7, #12]
 8107618:	e010      	b.n	810763c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 810761a:	4b0b      	ldr	r3, [pc, #44]	; (8107648 <osKernelStart+0x68>)
 810761c:	681b      	ldr	r3, [r3, #0]
 810761e:	2b01      	cmp	r3, #1
 8107620:	d109      	bne.n	8107636 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8107622:	f7ff ffa2 	bl	810756a <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8107626:	4b08      	ldr	r3, [pc, #32]	; (8107648 <osKernelStart+0x68>)
 8107628:	2202      	movs	r2, #2
 810762a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 810762c:	f001 fc86 	bl	8108f3c <vTaskStartScheduler>
      stat = osOK;
 8107630:	2300      	movs	r3, #0
 8107632:	60fb      	str	r3, [r7, #12]
 8107634:	e002      	b.n	810763c <osKernelStart+0x5c>
    } else {
      stat = osError;
 8107636:	f04f 33ff 	mov.w	r3, #4294967295
 810763a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 810763c:	68fb      	ldr	r3, [r7, #12]
}
 810763e:	4618      	mov	r0, r3
 8107640:	3710      	adds	r7, #16
 8107642:	46bd      	mov	sp, r7
 8107644:	bd80      	pop	{r7, pc}
 8107646:	bf00      	nop
 8107648:	10000224 	.word	0x10000224

0810764c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 810764c:	b580      	push	{r7, lr}
 810764e:	b090      	sub	sp, #64	; 0x40
 8107650:	af04      	add	r7, sp, #16
 8107652:	60f8      	str	r0, [r7, #12]
 8107654:	60b9      	str	r1, [r7, #8]
 8107656:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8107658:	2300      	movs	r3, #0
 810765a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 810765c:	f3ef 8305 	mrs	r3, IPSR
 8107660:	61fb      	str	r3, [r7, #28]
  return(result);
 8107662:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8107664:	2b00      	cmp	r3, #0
 8107666:	f040 808f 	bne.w	8107788 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 810766a:	f3ef 8310 	mrs	r3, PRIMASK
 810766e:	61bb      	str	r3, [r7, #24]
  return(result);
 8107670:	69bb      	ldr	r3, [r7, #24]
 8107672:	2b00      	cmp	r3, #0
 8107674:	d105      	bne.n	8107682 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8107676:	f3ef 8311 	mrs	r3, BASEPRI
 810767a:	617b      	str	r3, [r7, #20]
  return(result);
 810767c:	697b      	ldr	r3, [r7, #20]
 810767e:	2b00      	cmp	r3, #0
 8107680:	d003      	beq.n	810768a <osThreadNew+0x3e>
 8107682:	4b44      	ldr	r3, [pc, #272]	; (8107794 <osThreadNew+0x148>)
 8107684:	681b      	ldr	r3, [r3, #0]
 8107686:	2b02      	cmp	r3, #2
 8107688:	d07e      	beq.n	8107788 <osThreadNew+0x13c>
 810768a:	68fb      	ldr	r3, [r7, #12]
 810768c:	2b00      	cmp	r3, #0
 810768e:	d07b      	beq.n	8107788 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8107690:	2380      	movs	r3, #128	; 0x80
 8107692:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8107694:	2318      	movs	r3, #24
 8107696:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8107698:	2300      	movs	r3, #0
 810769a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 810769c:	f04f 33ff 	mov.w	r3, #4294967295
 81076a0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 81076a2:	687b      	ldr	r3, [r7, #4]
 81076a4:	2b00      	cmp	r3, #0
 81076a6:	d045      	beq.n	8107734 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 81076a8:	687b      	ldr	r3, [r7, #4]
 81076aa:	681b      	ldr	r3, [r3, #0]
 81076ac:	2b00      	cmp	r3, #0
 81076ae:	d002      	beq.n	81076b6 <osThreadNew+0x6a>
        name = attr->name;
 81076b0:	687b      	ldr	r3, [r7, #4]
 81076b2:	681b      	ldr	r3, [r3, #0]
 81076b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 81076b6:	687b      	ldr	r3, [r7, #4]
 81076b8:	699b      	ldr	r3, [r3, #24]
 81076ba:	2b00      	cmp	r3, #0
 81076bc:	d002      	beq.n	81076c4 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 81076be:	687b      	ldr	r3, [r7, #4]
 81076c0:	699b      	ldr	r3, [r3, #24]
 81076c2:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 81076c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81076c6:	2b00      	cmp	r3, #0
 81076c8:	d008      	beq.n	81076dc <osThreadNew+0x90>
 81076ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81076cc:	2b38      	cmp	r3, #56	; 0x38
 81076ce:	d805      	bhi.n	81076dc <osThreadNew+0x90>
 81076d0:	687b      	ldr	r3, [r7, #4]
 81076d2:	685b      	ldr	r3, [r3, #4]
 81076d4:	f003 0301 	and.w	r3, r3, #1
 81076d8:	2b00      	cmp	r3, #0
 81076da:	d001      	beq.n	81076e0 <osThreadNew+0x94>
        return (NULL);
 81076dc:	2300      	movs	r3, #0
 81076de:	e054      	b.n	810778a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 81076e0:	687b      	ldr	r3, [r7, #4]
 81076e2:	695b      	ldr	r3, [r3, #20]
 81076e4:	2b00      	cmp	r3, #0
 81076e6:	d003      	beq.n	81076f0 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 81076e8:	687b      	ldr	r3, [r7, #4]
 81076ea:	695b      	ldr	r3, [r3, #20]
 81076ec:	089b      	lsrs	r3, r3, #2
 81076ee:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 81076f0:	687b      	ldr	r3, [r7, #4]
 81076f2:	689b      	ldr	r3, [r3, #8]
 81076f4:	2b00      	cmp	r3, #0
 81076f6:	d00e      	beq.n	8107716 <osThreadNew+0xca>
 81076f8:	687b      	ldr	r3, [r7, #4]
 81076fa:	68db      	ldr	r3, [r3, #12]
 81076fc:	2b5b      	cmp	r3, #91	; 0x5b
 81076fe:	d90a      	bls.n	8107716 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8107700:	687b      	ldr	r3, [r7, #4]
 8107702:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8107704:	2b00      	cmp	r3, #0
 8107706:	d006      	beq.n	8107716 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8107708:	687b      	ldr	r3, [r7, #4]
 810770a:	695b      	ldr	r3, [r3, #20]
 810770c:	2b00      	cmp	r3, #0
 810770e:	d002      	beq.n	8107716 <osThreadNew+0xca>
        mem = 1;
 8107710:	2301      	movs	r3, #1
 8107712:	623b      	str	r3, [r7, #32]
 8107714:	e010      	b.n	8107738 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8107716:	687b      	ldr	r3, [r7, #4]
 8107718:	689b      	ldr	r3, [r3, #8]
 810771a:	2b00      	cmp	r3, #0
 810771c:	d10c      	bne.n	8107738 <osThreadNew+0xec>
 810771e:	687b      	ldr	r3, [r7, #4]
 8107720:	68db      	ldr	r3, [r3, #12]
 8107722:	2b00      	cmp	r3, #0
 8107724:	d108      	bne.n	8107738 <osThreadNew+0xec>
 8107726:	687b      	ldr	r3, [r7, #4]
 8107728:	691b      	ldr	r3, [r3, #16]
 810772a:	2b00      	cmp	r3, #0
 810772c:	d104      	bne.n	8107738 <osThreadNew+0xec>
          mem = 0;
 810772e:	2300      	movs	r3, #0
 8107730:	623b      	str	r3, [r7, #32]
 8107732:	e001      	b.n	8107738 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8107734:	2300      	movs	r3, #0
 8107736:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8107738:	6a3b      	ldr	r3, [r7, #32]
 810773a:	2b01      	cmp	r3, #1
 810773c:	d110      	bne.n	8107760 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 810773e:	687b      	ldr	r3, [r7, #4]
 8107740:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8107742:	687a      	ldr	r2, [r7, #4]
 8107744:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8107746:	9202      	str	r2, [sp, #8]
 8107748:	9301      	str	r3, [sp, #4]
 810774a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810774c:	9300      	str	r3, [sp, #0]
 810774e:	68bb      	ldr	r3, [r7, #8]
 8107750:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8107752:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8107754:	68f8      	ldr	r0, [r7, #12]
 8107756:	f001 fa1f 	bl	8108b98 <xTaskCreateStatic>
 810775a:	4603      	mov	r3, r0
 810775c:	613b      	str	r3, [r7, #16]
 810775e:	e013      	b.n	8107788 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8107760:	6a3b      	ldr	r3, [r7, #32]
 8107762:	2b00      	cmp	r3, #0
 8107764:	d110      	bne.n	8107788 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8107766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107768:	b29a      	uxth	r2, r3
 810776a:	f107 0310 	add.w	r3, r7, #16
 810776e:	9301      	str	r3, [sp, #4]
 8107770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107772:	9300      	str	r3, [sp, #0]
 8107774:	68bb      	ldr	r3, [r7, #8]
 8107776:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8107778:	68f8      	ldr	r0, [r7, #12]
 810777a:	f001 fa67 	bl	8108c4c <xTaskCreate>
 810777e:	4603      	mov	r3, r0
 8107780:	2b01      	cmp	r3, #1
 8107782:	d001      	beq.n	8107788 <osThreadNew+0x13c>
          hTask = NULL;
 8107784:	2300      	movs	r3, #0
 8107786:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8107788:	693b      	ldr	r3, [r7, #16]
}
 810778a:	4618      	mov	r0, r3
 810778c:	3730      	adds	r7, #48	; 0x30
 810778e:	46bd      	mov	sp, r7
 8107790:	bd80      	pop	{r7, pc}
 8107792:	bf00      	nop
 8107794:	10000224 	.word	0x10000224

08107798 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8107798:	b580      	push	{r7, lr}
 810779a:	b086      	sub	sp, #24
 810779c:	af00      	add	r7, sp, #0
 810779e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 81077a0:	f3ef 8305 	mrs	r3, IPSR
 81077a4:	613b      	str	r3, [r7, #16]
  return(result);
 81077a6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 81077a8:	2b00      	cmp	r3, #0
 81077aa:	d10f      	bne.n	81077cc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 81077ac:	f3ef 8310 	mrs	r3, PRIMASK
 81077b0:	60fb      	str	r3, [r7, #12]
  return(result);
 81077b2:	68fb      	ldr	r3, [r7, #12]
 81077b4:	2b00      	cmp	r3, #0
 81077b6:	d105      	bne.n	81077c4 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 81077b8:	f3ef 8311 	mrs	r3, BASEPRI
 81077bc:	60bb      	str	r3, [r7, #8]
  return(result);
 81077be:	68bb      	ldr	r3, [r7, #8]
 81077c0:	2b00      	cmp	r3, #0
 81077c2:	d007      	beq.n	81077d4 <osDelay+0x3c>
 81077c4:	4b0a      	ldr	r3, [pc, #40]	; (81077f0 <osDelay+0x58>)
 81077c6:	681b      	ldr	r3, [r3, #0]
 81077c8:	2b02      	cmp	r3, #2
 81077ca:	d103      	bne.n	81077d4 <osDelay+0x3c>
    stat = osErrorISR;
 81077cc:	f06f 0305 	mvn.w	r3, #5
 81077d0:	617b      	str	r3, [r7, #20]
 81077d2:	e007      	b.n	81077e4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 81077d4:	2300      	movs	r3, #0
 81077d6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 81077d8:	687b      	ldr	r3, [r7, #4]
 81077da:	2b00      	cmp	r3, #0
 81077dc:	d002      	beq.n	81077e4 <osDelay+0x4c>
      vTaskDelay(ticks);
 81077de:	6878      	ldr	r0, [r7, #4]
 81077e0:	f001 fb78 	bl	8108ed4 <vTaskDelay>
    }
  }

  return (stat);
 81077e4:	697b      	ldr	r3, [r7, #20]
}
 81077e6:	4618      	mov	r0, r3
 81077e8:	3718      	adds	r7, #24
 81077ea:	46bd      	mov	sp, r7
 81077ec:	bd80      	pop	{r7, pc}
 81077ee:	bf00      	nop
 81077f0:	10000224 	.word	0x10000224

081077f4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 81077f4:	b480      	push	{r7}
 81077f6:	b085      	sub	sp, #20
 81077f8:	af00      	add	r7, sp, #0
 81077fa:	60f8      	str	r0, [r7, #12]
 81077fc:	60b9      	str	r1, [r7, #8]
 81077fe:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8107800:	68fb      	ldr	r3, [r7, #12]
 8107802:	4a07      	ldr	r2, [pc, #28]	; (8107820 <vApplicationGetIdleTaskMemory+0x2c>)
 8107804:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8107806:	68bb      	ldr	r3, [r7, #8]
 8107808:	4a06      	ldr	r2, [pc, #24]	; (8107824 <vApplicationGetIdleTaskMemory+0x30>)
 810780a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 810780c:	687b      	ldr	r3, [r7, #4]
 810780e:	2280      	movs	r2, #128	; 0x80
 8107810:	601a      	str	r2, [r3, #0]
}
 8107812:	bf00      	nop
 8107814:	3714      	adds	r7, #20
 8107816:	46bd      	mov	sp, r7
 8107818:	f85d 7b04 	ldr.w	r7, [sp], #4
 810781c:	4770      	bx	lr
 810781e:	bf00      	nop
 8107820:	10000228 	.word	0x10000228
 8107824:	10000284 	.word	0x10000284

08107828 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8107828:	b480      	push	{r7}
 810782a:	b085      	sub	sp, #20
 810782c:	af00      	add	r7, sp, #0
 810782e:	60f8      	str	r0, [r7, #12]
 8107830:	60b9      	str	r1, [r7, #8]
 8107832:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8107834:	68fb      	ldr	r3, [r7, #12]
 8107836:	4a07      	ldr	r2, [pc, #28]	; (8107854 <vApplicationGetTimerTaskMemory+0x2c>)
 8107838:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 810783a:	68bb      	ldr	r3, [r7, #8]
 810783c:	4a06      	ldr	r2, [pc, #24]	; (8107858 <vApplicationGetTimerTaskMemory+0x30>)
 810783e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8107840:	687b      	ldr	r3, [r7, #4]
 8107842:	f44f 7280 	mov.w	r2, #256	; 0x100
 8107846:	601a      	str	r2, [r3, #0]
}
 8107848:	bf00      	nop
 810784a:	3714      	adds	r7, #20
 810784c:	46bd      	mov	sp, r7
 810784e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107852:	4770      	bx	lr
 8107854:	10000484 	.word	0x10000484
 8107858:	100004e0 	.word	0x100004e0

0810785c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 810785c:	b580      	push	{r7, lr}
 810785e:	b08a      	sub	sp, #40	; 0x28
 8107860:	af00      	add	r7, sp, #0
 8107862:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8107864:	2300      	movs	r3, #0
 8107866:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8107868:	f001 fbcc 	bl	8109004 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 810786c:	4b57      	ldr	r3, [pc, #348]	; (81079cc <pvPortMalloc+0x170>)
 810786e:	681b      	ldr	r3, [r3, #0]
 8107870:	2b00      	cmp	r3, #0
 8107872:	d101      	bne.n	8107878 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8107874:	f000 f90c 	bl	8107a90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8107878:	4b55      	ldr	r3, [pc, #340]	; (81079d0 <pvPortMalloc+0x174>)
 810787a:	681a      	ldr	r2, [r3, #0]
 810787c:	687b      	ldr	r3, [r7, #4]
 810787e:	4013      	ands	r3, r2
 8107880:	2b00      	cmp	r3, #0
 8107882:	f040 808c 	bne.w	810799e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8107886:	687b      	ldr	r3, [r7, #4]
 8107888:	2b00      	cmp	r3, #0
 810788a:	d01c      	beq.n	81078c6 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 810788c:	2208      	movs	r2, #8
 810788e:	687b      	ldr	r3, [r7, #4]
 8107890:	4413      	add	r3, r2
 8107892:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8107894:	687b      	ldr	r3, [r7, #4]
 8107896:	f003 0307 	and.w	r3, r3, #7
 810789a:	2b00      	cmp	r3, #0
 810789c:	d013      	beq.n	81078c6 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 810789e:	687b      	ldr	r3, [r7, #4]
 81078a0:	f023 0307 	bic.w	r3, r3, #7
 81078a4:	3308      	adds	r3, #8
 81078a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 81078a8:	687b      	ldr	r3, [r7, #4]
 81078aa:	f003 0307 	and.w	r3, r3, #7
 81078ae:	2b00      	cmp	r3, #0
 81078b0:	d009      	beq.n	81078c6 <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 81078b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 81078b6:	f383 8811 	msr	BASEPRI, r3
 81078ba:	f3bf 8f6f 	isb	sy
 81078be:	f3bf 8f4f 	dsb	sy
 81078c2:	617b      	str	r3, [r7, #20]
 81078c4:	e7fe      	b.n	81078c4 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 81078c6:	687b      	ldr	r3, [r7, #4]
 81078c8:	2b00      	cmp	r3, #0
 81078ca:	d068      	beq.n	810799e <pvPortMalloc+0x142>
 81078cc:	4b41      	ldr	r3, [pc, #260]	; (81079d4 <pvPortMalloc+0x178>)
 81078ce:	681b      	ldr	r3, [r3, #0]
 81078d0:	687a      	ldr	r2, [r7, #4]
 81078d2:	429a      	cmp	r2, r3
 81078d4:	d863      	bhi.n	810799e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 81078d6:	4b40      	ldr	r3, [pc, #256]	; (81079d8 <pvPortMalloc+0x17c>)
 81078d8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 81078da:	4b3f      	ldr	r3, [pc, #252]	; (81079d8 <pvPortMalloc+0x17c>)
 81078dc:	681b      	ldr	r3, [r3, #0]
 81078de:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 81078e0:	e004      	b.n	81078ec <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 81078e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81078e4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 81078e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81078e8:	681b      	ldr	r3, [r3, #0]
 81078ea:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 81078ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81078ee:	685b      	ldr	r3, [r3, #4]
 81078f0:	687a      	ldr	r2, [r7, #4]
 81078f2:	429a      	cmp	r2, r3
 81078f4:	d903      	bls.n	81078fe <pvPortMalloc+0xa2>
 81078f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81078f8:	681b      	ldr	r3, [r3, #0]
 81078fa:	2b00      	cmp	r3, #0
 81078fc:	d1f1      	bne.n	81078e2 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 81078fe:	4b33      	ldr	r3, [pc, #204]	; (81079cc <pvPortMalloc+0x170>)
 8107900:	681b      	ldr	r3, [r3, #0]
 8107902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8107904:	429a      	cmp	r2, r3
 8107906:	d04a      	beq.n	810799e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8107908:	6a3b      	ldr	r3, [r7, #32]
 810790a:	681b      	ldr	r3, [r3, #0]
 810790c:	2208      	movs	r2, #8
 810790e:	4413      	add	r3, r2
 8107910:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8107912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107914:	681a      	ldr	r2, [r3, #0]
 8107916:	6a3b      	ldr	r3, [r7, #32]
 8107918:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 810791a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810791c:	685a      	ldr	r2, [r3, #4]
 810791e:	687b      	ldr	r3, [r7, #4]
 8107920:	1ad2      	subs	r2, r2, r3
 8107922:	2308      	movs	r3, #8
 8107924:	005b      	lsls	r3, r3, #1
 8107926:	429a      	cmp	r2, r3
 8107928:	d91e      	bls.n	8107968 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 810792a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 810792c:	687b      	ldr	r3, [r7, #4]
 810792e:	4413      	add	r3, r2
 8107930:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8107932:	69bb      	ldr	r3, [r7, #24]
 8107934:	f003 0307 	and.w	r3, r3, #7
 8107938:	2b00      	cmp	r3, #0
 810793a:	d009      	beq.n	8107950 <pvPortMalloc+0xf4>
 810793c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8107940:	f383 8811 	msr	BASEPRI, r3
 8107944:	f3bf 8f6f 	isb	sy
 8107948:	f3bf 8f4f 	dsb	sy
 810794c:	613b      	str	r3, [r7, #16]
 810794e:	e7fe      	b.n	810794e <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8107950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107952:	685a      	ldr	r2, [r3, #4]
 8107954:	687b      	ldr	r3, [r7, #4]
 8107956:	1ad2      	subs	r2, r2, r3
 8107958:	69bb      	ldr	r3, [r7, #24]
 810795a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 810795c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810795e:	687a      	ldr	r2, [r7, #4]
 8107960:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8107962:	69b8      	ldr	r0, [r7, #24]
 8107964:	f000 f8f6 	bl	8107b54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8107968:	4b1a      	ldr	r3, [pc, #104]	; (81079d4 <pvPortMalloc+0x178>)
 810796a:	681a      	ldr	r2, [r3, #0]
 810796c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810796e:	685b      	ldr	r3, [r3, #4]
 8107970:	1ad3      	subs	r3, r2, r3
 8107972:	4a18      	ldr	r2, [pc, #96]	; (81079d4 <pvPortMalloc+0x178>)
 8107974:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8107976:	4b17      	ldr	r3, [pc, #92]	; (81079d4 <pvPortMalloc+0x178>)
 8107978:	681a      	ldr	r2, [r3, #0]
 810797a:	4b18      	ldr	r3, [pc, #96]	; (81079dc <pvPortMalloc+0x180>)
 810797c:	681b      	ldr	r3, [r3, #0]
 810797e:	429a      	cmp	r2, r3
 8107980:	d203      	bcs.n	810798a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8107982:	4b14      	ldr	r3, [pc, #80]	; (81079d4 <pvPortMalloc+0x178>)
 8107984:	681b      	ldr	r3, [r3, #0]
 8107986:	4a15      	ldr	r2, [pc, #84]	; (81079dc <pvPortMalloc+0x180>)
 8107988:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 810798a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810798c:	685a      	ldr	r2, [r3, #4]
 810798e:	4b10      	ldr	r3, [pc, #64]	; (81079d0 <pvPortMalloc+0x174>)
 8107990:	681b      	ldr	r3, [r3, #0]
 8107992:	431a      	orrs	r2, r3
 8107994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107996:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8107998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810799a:	2200      	movs	r2, #0
 810799c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 810799e:	f001 fb3f 	bl	8109020 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 81079a2:	69fb      	ldr	r3, [r7, #28]
 81079a4:	f003 0307 	and.w	r3, r3, #7
 81079a8:	2b00      	cmp	r3, #0
 81079aa:	d009      	beq.n	81079c0 <pvPortMalloc+0x164>
 81079ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 81079b0:	f383 8811 	msr	BASEPRI, r3
 81079b4:	f3bf 8f6f 	isb	sy
 81079b8:	f3bf 8f4f 	dsb	sy
 81079bc:	60fb      	str	r3, [r7, #12]
 81079be:	e7fe      	b.n	81079be <pvPortMalloc+0x162>
	return pvReturn;
 81079c0:	69fb      	ldr	r3, [r7, #28]
}
 81079c2:	4618      	mov	r0, r3
 81079c4:	3728      	adds	r7, #40	; 0x28
 81079c6:	46bd      	mov	sp, r7
 81079c8:	bd80      	pop	{r7, pc}
 81079ca:	bf00      	nop
 81079cc:	100044e8 	.word	0x100044e8
 81079d0:	100044f4 	.word	0x100044f4
 81079d4:	100044ec 	.word	0x100044ec
 81079d8:	100044e0 	.word	0x100044e0
 81079dc:	100044f0 	.word	0x100044f0

081079e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 81079e0:	b580      	push	{r7, lr}
 81079e2:	b086      	sub	sp, #24
 81079e4:	af00      	add	r7, sp, #0
 81079e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 81079e8:	687b      	ldr	r3, [r7, #4]
 81079ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 81079ec:	687b      	ldr	r3, [r7, #4]
 81079ee:	2b00      	cmp	r3, #0
 81079f0:	d046      	beq.n	8107a80 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 81079f2:	2308      	movs	r3, #8
 81079f4:	425b      	negs	r3, r3
 81079f6:	697a      	ldr	r2, [r7, #20]
 81079f8:	4413      	add	r3, r2
 81079fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 81079fc:	697b      	ldr	r3, [r7, #20]
 81079fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8107a00:	693b      	ldr	r3, [r7, #16]
 8107a02:	685a      	ldr	r2, [r3, #4]
 8107a04:	4b20      	ldr	r3, [pc, #128]	; (8107a88 <vPortFree+0xa8>)
 8107a06:	681b      	ldr	r3, [r3, #0]
 8107a08:	4013      	ands	r3, r2
 8107a0a:	2b00      	cmp	r3, #0
 8107a0c:	d109      	bne.n	8107a22 <vPortFree+0x42>
 8107a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8107a12:	f383 8811 	msr	BASEPRI, r3
 8107a16:	f3bf 8f6f 	isb	sy
 8107a1a:	f3bf 8f4f 	dsb	sy
 8107a1e:	60fb      	str	r3, [r7, #12]
 8107a20:	e7fe      	b.n	8107a20 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8107a22:	693b      	ldr	r3, [r7, #16]
 8107a24:	681b      	ldr	r3, [r3, #0]
 8107a26:	2b00      	cmp	r3, #0
 8107a28:	d009      	beq.n	8107a3e <vPortFree+0x5e>
 8107a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8107a2e:	f383 8811 	msr	BASEPRI, r3
 8107a32:	f3bf 8f6f 	isb	sy
 8107a36:	f3bf 8f4f 	dsb	sy
 8107a3a:	60bb      	str	r3, [r7, #8]
 8107a3c:	e7fe      	b.n	8107a3c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8107a3e:	693b      	ldr	r3, [r7, #16]
 8107a40:	685a      	ldr	r2, [r3, #4]
 8107a42:	4b11      	ldr	r3, [pc, #68]	; (8107a88 <vPortFree+0xa8>)
 8107a44:	681b      	ldr	r3, [r3, #0]
 8107a46:	4013      	ands	r3, r2
 8107a48:	2b00      	cmp	r3, #0
 8107a4a:	d019      	beq.n	8107a80 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8107a4c:	693b      	ldr	r3, [r7, #16]
 8107a4e:	681b      	ldr	r3, [r3, #0]
 8107a50:	2b00      	cmp	r3, #0
 8107a52:	d115      	bne.n	8107a80 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8107a54:	693b      	ldr	r3, [r7, #16]
 8107a56:	685a      	ldr	r2, [r3, #4]
 8107a58:	4b0b      	ldr	r3, [pc, #44]	; (8107a88 <vPortFree+0xa8>)
 8107a5a:	681b      	ldr	r3, [r3, #0]
 8107a5c:	43db      	mvns	r3, r3
 8107a5e:	401a      	ands	r2, r3
 8107a60:	693b      	ldr	r3, [r7, #16]
 8107a62:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8107a64:	f001 face 	bl	8109004 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8107a68:	693b      	ldr	r3, [r7, #16]
 8107a6a:	685a      	ldr	r2, [r3, #4]
 8107a6c:	4b07      	ldr	r3, [pc, #28]	; (8107a8c <vPortFree+0xac>)
 8107a6e:	681b      	ldr	r3, [r3, #0]
 8107a70:	4413      	add	r3, r2
 8107a72:	4a06      	ldr	r2, [pc, #24]	; (8107a8c <vPortFree+0xac>)
 8107a74:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8107a76:	6938      	ldr	r0, [r7, #16]
 8107a78:	f000 f86c 	bl	8107b54 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8107a7c:	f001 fad0 	bl	8109020 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8107a80:	bf00      	nop
 8107a82:	3718      	adds	r7, #24
 8107a84:	46bd      	mov	sp, r7
 8107a86:	bd80      	pop	{r7, pc}
 8107a88:	100044f4 	.word	0x100044f4
 8107a8c:	100044ec 	.word	0x100044ec

08107a90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8107a90:	b480      	push	{r7}
 8107a92:	b085      	sub	sp, #20
 8107a94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8107a96:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8107a9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8107a9c:	4b27      	ldr	r3, [pc, #156]	; (8107b3c <prvHeapInit+0xac>)
 8107a9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8107aa0:	68fb      	ldr	r3, [r7, #12]
 8107aa2:	f003 0307 	and.w	r3, r3, #7
 8107aa6:	2b00      	cmp	r3, #0
 8107aa8:	d00c      	beq.n	8107ac4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8107aaa:	68fb      	ldr	r3, [r7, #12]
 8107aac:	3307      	adds	r3, #7
 8107aae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8107ab0:	68fb      	ldr	r3, [r7, #12]
 8107ab2:	f023 0307 	bic.w	r3, r3, #7
 8107ab6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8107ab8:	68ba      	ldr	r2, [r7, #8]
 8107aba:	68fb      	ldr	r3, [r7, #12]
 8107abc:	1ad3      	subs	r3, r2, r3
 8107abe:	4a1f      	ldr	r2, [pc, #124]	; (8107b3c <prvHeapInit+0xac>)
 8107ac0:	4413      	add	r3, r2
 8107ac2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8107ac4:	68fb      	ldr	r3, [r7, #12]
 8107ac6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8107ac8:	4a1d      	ldr	r2, [pc, #116]	; (8107b40 <prvHeapInit+0xb0>)
 8107aca:	687b      	ldr	r3, [r7, #4]
 8107acc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8107ace:	4b1c      	ldr	r3, [pc, #112]	; (8107b40 <prvHeapInit+0xb0>)
 8107ad0:	2200      	movs	r2, #0
 8107ad2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8107ad4:	687b      	ldr	r3, [r7, #4]
 8107ad6:	68ba      	ldr	r2, [r7, #8]
 8107ad8:	4413      	add	r3, r2
 8107ada:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8107adc:	2208      	movs	r2, #8
 8107ade:	68fb      	ldr	r3, [r7, #12]
 8107ae0:	1a9b      	subs	r3, r3, r2
 8107ae2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8107ae4:	68fb      	ldr	r3, [r7, #12]
 8107ae6:	f023 0307 	bic.w	r3, r3, #7
 8107aea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8107aec:	68fb      	ldr	r3, [r7, #12]
 8107aee:	4a15      	ldr	r2, [pc, #84]	; (8107b44 <prvHeapInit+0xb4>)
 8107af0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8107af2:	4b14      	ldr	r3, [pc, #80]	; (8107b44 <prvHeapInit+0xb4>)
 8107af4:	681b      	ldr	r3, [r3, #0]
 8107af6:	2200      	movs	r2, #0
 8107af8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8107afa:	4b12      	ldr	r3, [pc, #72]	; (8107b44 <prvHeapInit+0xb4>)
 8107afc:	681b      	ldr	r3, [r3, #0]
 8107afe:	2200      	movs	r2, #0
 8107b00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8107b02:	687b      	ldr	r3, [r7, #4]
 8107b04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8107b06:	683b      	ldr	r3, [r7, #0]
 8107b08:	68fa      	ldr	r2, [r7, #12]
 8107b0a:	1ad2      	subs	r2, r2, r3
 8107b0c:	683b      	ldr	r3, [r7, #0]
 8107b0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8107b10:	4b0c      	ldr	r3, [pc, #48]	; (8107b44 <prvHeapInit+0xb4>)
 8107b12:	681a      	ldr	r2, [r3, #0]
 8107b14:	683b      	ldr	r3, [r7, #0]
 8107b16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8107b18:	683b      	ldr	r3, [r7, #0]
 8107b1a:	685b      	ldr	r3, [r3, #4]
 8107b1c:	4a0a      	ldr	r2, [pc, #40]	; (8107b48 <prvHeapInit+0xb8>)
 8107b1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8107b20:	683b      	ldr	r3, [r7, #0]
 8107b22:	685b      	ldr	r3, [r3, #4]
 8107b24:	4a09      	ldr	r2, [pc, #36]	; (8107b4c <prvHeapInit+0xbc>)
 8107b26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8107b28:	4b09      	ldr	r3, [pc, #36]	; (8107b50 <prvHeapInit+0xc0>)
 8107b2a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8107b2e:	601a      	str	r2, [r3, #0]
}
 8107b30:	bf00      	nop
 8107b32:	3714      	adds	r7, #20
 8107b34:	46bd      	mov	sp, r7
 8107b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107b3a:	4770      	bx	lr
 8107b3c:	100008e0 	.word	0x100008e0
 8107b40:	100044e0 	.word	0x100044e0
 8107b44:	100044e8 	.word	0x100044e8
 8107b48:	100044f0 	.word	0x100044f0
 8107b4c:	100044ec 	.word	0x100044ec
 8107b50:	100044f4 	.word	0x100044f4

08107b54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8107b54:	b480      	push	{r7}
 8107b56:	b085      	sub	sp, #20
 8107b58:	af00      	add	r7, sp, #0
 8107b5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8107b5c:	4b28      	ldr	r3, [pc, #160]	; (8107c00 <prvInsertBlockIntoFreeList+0xac>)
 8107b5e:	60fb      	str	r3, [r7, #12]
 8107b60:	e002      	b.n	8107b68 <prvInsertBlockIntoFreeList+0x14>
 8107b62:	68fb      	ldr	r3, [r7, #12]
 8107b64:	681b      	ldr	r3, [r3, #0]
 8107b66:	60fb      	str	r3, [r7, #12]
 8107b68:	68fb      	ldr	r3, [r7, #12]
 8107b6a:	681b      	ldr	r3, [r3, #0]
 8107b6c:	687a      	ldr	r2, [r7, #4]
 8107b6e:	429a      	cmp	r2, r3
 8107b70:	d8f7      	bhi.n	8107b62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8107b72:	68fb      	ldr	r3, [r7, #12]
 8107b74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8107b76:	68fb      	ldr	r3, [r7, #12]
 8107b78:	685b      	ldr	r3, [r3, #4]
 8107b7a:	68ba      	ldr	r2, [r7, #8]
 8107b7c:	4413      	add	r3, r2
 8107b7e:	687a      	ldr	r2, [r7, #4]
 8107b80:	429a      	cmp	r2, r3
 8107b82:	d108      	bne.n	8107b96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8107b84:	68fb      	ldr	r3, [r7, #12]
 8107b86:	685a      	ldr	r2, [r3, #4]
 8107b88:	687b      	ldr	r3, [r7, #4]
 8107b8a:	685b      	ldr	r3, [r3, #4]
 8107b8c:	441a      	add	r2, r3
 8107b8e:	68fb      	ldr	r3, [r7, #12]
 8107b90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8107b92:	68fb      	ldr	r3, [r7, #12]
 8107b94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8107b96:	687b      	ldr	r3, [r7, #4]
 8107b98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8107b9a:	687b      	ldr	r3, [r7, #4]
 8107b9c:	685b      	ldr	r3, [r3, #4]
 8107b9e:	68ba      	ldr	r2, [r7, #8]
 8107ba0:	441a      	add	r2, r3
 8107ba2:	68fb      	ldr	r3, [r7, #12]
 8107ba4:	681b      	ldr	r3, [r3, #0]
 8107ba6:	429a      	cmp	r2, r3
 8107ba8:	d118      	bne.n	8107bdc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8107baa:	68fb      	ldr	r3, [r7, #12]
 8107bac:	681a      	ldr	r2, [r3, #0]
 8107bae:	4b15      	ldr	r3, [pc, #84]	; (8107c04 <prvInsertBlockIntoFreeList+0xb0>)
 8107bb0:	681b      	ldr	r3, [r3, #0]
 8107bb2:	429a      	cmp	r2, r3
 8107bb4:	d00d      	beq.n	8107bd2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8107bb6:	687b      	ldr	r3, [r7, #4]
 8107bb8:	685a      	ldr	r2, [r3, #4]
 8107bba:	68fb      	ldr	r3, [r7, #12]
 8107bbc:	681b      	ldr	r3, [r3, #0]
 8107bbe:	685b      	ldr	r3, [r3, #4]
 8107bc0:	441a      	add	r2, r3
 8107bc2:	687b      	ldr	r3, [r7, #4]
 8107bc4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8107bc6:	68fb      	ldr	r3, [r7, #12]
 8107bc8:	681b      	ldr	r3, [r3, #0]
 8107bca:	681a      	ldr	r2, [r3, #0]
 8107bcc:	687b      	ldr	r3, [r7, #4]
 8107bce:	601a      	str	r2, [r3, #0]
 8107bd0:	e008      	b.n	8107be4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8107bd2:	4b0c      	ldr	r3, [pc, #48]	; (8107c04 <prvInsertBlockIntoFreeList+0xb0>)
 8107bd4:	681a      	ldr	r2, [r3, #0]
 8107bd6:	687b      	ldr	r3, [r7, #4]
 8107bd8:	601a      	str	r2, [r3, #0]
 8107bda:	e003      	b.n	8107be4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8107bdc:	68fb      	ldr	r3, [r7, #12]
 8107bde:	681a      	ldr	r2, [r3, #0]
 8107be0:	687b      	ldr	r3, [r7, #4]
 8107be2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8107be4:	68fa      	ldr	r2, [r7, #12]
 8107be6:	687b      	ldr	r3, [r7, #4]
 8107be8:	429a      	cmp	r2, r3
 8107bea:	d002      	beq.n	8107bf2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8107bec:	68fb      	ldr	r3, [r7, #12]
 8107bee:	687a      	ldr	r2, [r7, #4]
 8107bf0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8107bf2:	bf00      	nop
 8107bf4:	3714      	adds	r7, #20
 8107bf6:	46bd      	mov	sp, r7
 8107bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107bfc:	4770      	bx	lr
 8107bfe:	bf00      	nop
 8107c00:	100044e0 	.word	0x100044e0
 8107c04:	100044e8 	.word	0x100044e8

08107c08 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8107c08:	b480      	push	{r7}
 8107c0a:	b083      	sub	sp, #12
 8107c0c:	af00      	add	r7, sp, #0
 8107c0e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8107c10:	687b      	ldr	r3, [r7, #4]
 8107c12:	f103 0208 	add.w	r2, r3, #8
 8107c16:	687b      	ldr	r3, [r7, #4]
 8107c18:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8107c1a:	687b      	ldr	r3, [r7, #4]
 8107c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8107c20:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8107c22:	687b      	ldr	r3, [r7, #4]
 8107c24:	f103 0208 	add.w	r2, r3, #8
 8107c28:	687b      	ldr	r3, [r7, #4]
 8107c2a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8107c2c:	687b      	ldr	r3, [r7, #4]
 8107c2e:	f103 0208 	add.w	r2, r3, #8
 8107c32:	687b      	ldr	r3, [r7, #4]
 8107c34:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8107c36:	687b      	ldr	r3, [r7, #4]
 8107c38:	2200      	movs	r2, #0
 8107c3a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8107c3c:	bf00      	nop
 8107c3e:	370c      	adds	r7, #12
 8107c40:	46bd      	mov	sp, r7
 8107c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107c46:	4770      	bx	lr

08107c48 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8107c48:	b480      	push	{r7}
 8107c4a:	b083      	sub	sp, #12
 8107c4c:	af00      	add	r7, sp, #0
 8107c4e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8107c50:	687b      	ldr	r3, [r7, #4]
 8107c52:	2200      	movs	r2, #0
 8107c54:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8107c56:	bf00      	nop
 8107c58:	370c      	adds	r7, #12
 8107c5a:	46bd      	mov	sp, r7
 8107c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107c60:	4770      	bx	lr

08107c62 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8107c62:	b480      	push	{r7}
 8107c64:	b085      	sub	sp, #20
 8107c66:	af00      	add	r7, sp, #0
 8107c68:	6078      	str	r0, [r7, #4]
 8107c6a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8107c6c:	687b      	ldr	r3, [r7, #4]
 8107c6e:	685b      	ldr	r3, [r3, #4]
 8107c70:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8107c72:	683b      	ldr	r3, [r7, #0]
 8107c74:	68fa      	ldr	r2, [r7, #12]
 8107c76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8107c78:	68fb      	ldr	r3, [r7, #12]
 8107c7a:	689a      	ldr	r2, [r3, #8]
 8107c7c:	683b      	ldr	r3, [r7, #0]
 8107c7e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8107c80:	68fb      	ldr	r3, [r7, #12]
 8107c82:	689b      	ldr	r3, [r3, #8]
 8107c84:	683a      	ldr	r2, [r7, #0]
 8107c86:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8107c88:	68fb      	ldr	r3, [r7, #12]
 8107c8a:	683a      	ldr	r2, [r7, #0]
 8107c8c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8107c8e:	683b      	ldr	r3, [r7, #0]
 8107c90:	687a      	ldr	r2, [r7, #4]
 8107c92:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8107c94:	687b      	ldr	r3, [r7, #4]
 8107c96:	681b      	ldr	r3, [r3, #0]
 8107c98:	1c5a      	adds	r2, r3, #1
 8107c9a:	687b      	ldr	r3, [r7, #4]
 8107c9c:	601a      	str	r2, [r3, #0]
}
 8107c9e:	bf00      	nop
 8107ca0:	3714      	adds	r7, #20
 8107ca2:	46bd      	mov	sp, r7
 8107ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107ca8:	4770      	bx	lr

08107caa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8107caa:	b480      	push	{r7}
 8107cac:	b085      	sub	sp, #20
 8107cae:	af00      	add	r7, sp, #0
 8107cb0:	6078      	str	r0, [r7, #4]
 8107cb2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8107cb4:	683b      	ldr	r3, [r7, #0]
 8107cb6:	681b      	ldr	r3, [r3, #0]
 8107cb8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8107cba:	68bb      	ldr	r3, [r7, #8]
 8107cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8107cc0:	d103      	bne.n	8107cca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8107cc2:	687b      	ldr	r3, [r7, #4]
 8107cc4:	691b      	ldr	r3, [r3, #16]
 8107cc6:	60fb      	str	r3, [r7, #12]
 8107cc8:	e00c      	b.n	8107ce4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8107cca:	687b      	ldr	r3, [r7, #4]
 8107ccc:	3308      	adds	r3, #8
 8107cce:	60fb      	str	r3, [r7, #12]
 8107cd0:	e002      	b.n	8107cd8 <vListInsert+0x2e>
 8107cd2:	68fb      	ldr	r3, [r7, #12]
 8107cd4:	685b      	ldr	r3, [r3, #4]
 8107cd6:	60fb      	str	r3, [r7, #12]
 8107cd8:	68fb      	ldr	r3, [r7, #12]
 8107cda:	685b      	ldr	r3, [r3, #4]
 8107cdc:	681b      	ldr	r3, [r3, #0]
 8107cde:	68ba      	ldr	r2, [r7, #8]
 8107ce0:	429a      	cmp	r2, r3
 8107ce2:	d2f6      	bcs.n	8107cd2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8107ce4:	68fb      	ldr	r3, [r7, #12]
 8107ce6:	685a      	ldr	r2, [r3, #4]
 8107ce8:	683b      	ldr	r3, [r7, #0]
 8107cea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8107cec:	683b      	ldr	r3, [r7, #0]
 8107cee:	685b      	ldr	r3, [r3, #4]
 8107cf0:	683a      	ldr	r2, [r7, #0]
 8107cf2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8107cf4:	683b      	ldr	r3, [r7, #0]
 8107cf6:	68fa      	ldr	r2, [r7, #12]
 8107cf8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8107cfa:	68fb      	ldr	r3, [r7, #12]
 8107cfc:	683a      	ldr	r2, [r7, #0]
 8107cfe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8107d00:	683b      	ldr	r3, [r7, #0]
 8107d02:	687a      	ldr	r2, [r7, #4]
 8107d04:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8107d06:	687b      	ldr	r3, [r7, #4]
 8107d08:	681b      	ldr	r3, [r3, #0]
 8107d0a:	1c5a      	adds	r2, r3, #1
 8107d0c:	687b      	ldr	r3, [r7, #4]
 8107d0e:	601a      	str	r2, [r3, #0]
}
 8107d10:	bf00      	nop
 8107d12:	3714      	adds	r7, #20
 8107d14:	46bd      	mov	sp, r7
 8107d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107d1a:	4770      	bx	lr

08107d1c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8107d1c:	b480      	push	{r7}
 8107d1e:	b085      	sub	sp, #20
 8107d20:	af00      	add	r7, sp, #0
 8107d22:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8107d24:	687b      	ldr	r3, [r7, #4]
 8107d26:	691b      	ldr	r3, [r3, #16]
 8107d28:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8107d2a:	687b      	ldr	r3, [r7, #4]
 8107d2c:	685b      	ldr	r3, [r3, #4]
 8107d2e:	687a      	ldr	r2, [r7, #4]
 8107d30:	6892      	ldr	r2, [r2, #8]
 8107d32:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8107d34:	687b      	ldr	r3, [r7, #4]
 8107d36:	689b      	ldr	r3, [r3, #8]
 8107d38:	687a      	ldr	r2, [r7, #4]
 8107d3a:	6852      	ldr	r2, [r2, #4]
 8107d3c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8107d3e:	68fb      	ldr	r3, [r7, #12]
 8107d40:	685b      	ldr	r3, [r3, #4]
 8107d42:	687a      	ldr	r2, [r7, #4]
 8107d44:	429a      	cmp	r2, r3
 8107d46:	d103      	bne.n	8107d50 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8107d48:	687b      	ldr	r3, [r7, #4]
 8107d4a:	689a      	ldr	r2, [r3, #8]
 8107d4c:	68fb      	ldr	r3, [r7, #12]
 8107d4e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8107d50:	687b      	ldr	r3, [r7, #4]
 8107d52:	2200      	movs	r2, #0
 8107d54:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8107d56:	68fb      	ldr	r3, [r7, #12]
 8107d58:	681b      	ldr	r3, [r3, #0]
 8107d5a:	1e5a      	subs	r2, r3, #1
 8107d5c:	68fb      	ldr	r3, [r7, #12]
 8107d5e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8107d60:	68fb      	ldr	r3, [r7, #12]
 8107d62:	681b      	ldr	r3, [r3, #0]
}
 8107d64:	4618      	mov	r0, r3
 8107d66:	3714      	adds	r7, #20
 8107d68:	46bd      	mov	sp, r7
 8107d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107d6e:	4770      	bx	lr

08107d70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8107d70:	b480      	push	{r7}
 8107d72:	b085      	sub	sp, #20
 8107d74:	af00      	add	r7, sp, #0
 8107d76:	60f8      	str	r0, [r7, #12]
 8107d78:	60b9      	str	r1, [r7, #8]
 8107d7a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8107d7c:	68fb      	ldr	r3, [r7, #12]
 8107d7e:	3b04      	subs	r3, #4
 8107d80:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8107d82:	68fb      	ldr	r3, [r7, #12]
 8107d84:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8107d88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8107d8a:	68fb      	ldr	r3, [r7, #12]
 8107d8c:	3b04      	subs	r3, #4
 8107d8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8107d90:	68bb      	ldr	r3, [r7, #8]
 8107d92:	f023 0201 	bic.w	r2, r3, #1
 8107d96:	68fb      	ldr	r3, [r7, #12]
 8107d98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8107d9a:	68fb      	ldr	r3, [r7, #12]
 8107d9c:	3b04      	subs	r3, #4
 8107d9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8107da0:	4a0c      	ldr	r2, [pc, #48]	; (8107dd4 <pxPortInitialiseStack+0x64>)
 8107da2:	68fb      	ldr	r3, [r7, #12]
 8107da4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8107da6:	68fb      	ldr	r3, [r7, #12]
 8107da8:	3b14      	subs	r3, #20
 8107daa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8107dac:	687a      	ldr	r2, [r7, #4]
 8107dae:	68fb      	ldr	r3, [r7, #12]
 8107db0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8107db2:	68fb      	ldr	r3, [r7, #12]
 8107db4:	3b04      	subs	r3, #4
 8107db6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8107db8:	68fb      	ldr	r3, [r7, #12]
 8107dba:	f06f 0202 	mvn.w	r2, #2
 8107dbe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8107dc0:	68fb      	ldr	r3, [r7, #12]
 8107dc2:	3b20      	subs	r3, #32
 8107dc4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8107dc6:	68fb      	ldr	r3, [r7, #12]
}
 8107dc8:	4618      	mov	r0, r3
 8107dca:	3714      	adds	r7, #20
 8107dcc:	46bd      	mov	sp, r7
 8107dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107dd2:	4770      	bx	lr
 8107dd4:	08107dd9 	.word	0x08107dd9

08107dd8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8107dd8:	b480      	push	{r7}
 8107dda:	b085      	sub	sp, #20
 8107ddc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8107dde:	2300      	movs	r3, #0
 8107de0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8107de2:	4b11      	ldr	r3, [pc, #68]	; (8107e28 <prvTaskExitError+0x50>)
 8107de4:	681b      	ldr	r3, [r3, #0]
 8107de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8107dea:	d009      	beq.n	8107e00 <prvTaskExitError+0x28>
 8107dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8107df0:	f383 8811 	msr	BASEPRI, r3
 8107df4:	f3bf 8f6f 	isb	sy
 8107df8:	f3bf 8f4f 	dsb	sy
 8107dfc:	60fb      	str	r3, [r7, #12]
 8107dfe:	e7fe      	b.n	8107dfe <prvTaskExitError+0x26>
 8107e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8107e04:	f383 8811 	msr	BASEPRI, r3
 8107e08:	f3bf 8f6f 	isb	sy
 8107e0c:	f3bf 8f4f 	dsb	sy
 8107e10:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8107e12:	bf00      	nop
 8107e14:	687b      	ldr	r3, [r7, #4]
 8107e16:	2b00      	cmp	r3, #0
 8107e18:	d0fc      	beq.n	8107e14 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8107e1a:	bf00      	nop
 8107e1c:	3714      	adds	r7, #20
 8107e1e:	46bd      	mov	sp, r7
 8107e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107e24:	4770      	bx	lr
 8107e26:	bf00      	nop
 8107e28:	10000024 	.word	0x10000024
 8107e2c:	00000000 	.word	0x00000000

08107e30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8107e30:	4b07      	ldr	r3, [pc, #28]	; (8107e50 <pxCurrentTCBConst2>)
 8107e32:	6819      	ldr	r1, [r3, #0]
 8107e34:	6808      	ldr	r0, [r1, #0]
 8107e36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107e3a:	f380 8809 	msr	PSP, r0
 8107e3e:	f3bf 8f6f 	isb	sy
 8107e42:	f04f 0000 	mov.w	r0, #0
 8107e46:	f380 8811 	msr	BASEPRI, r0
 8107e4a:	4770      	bx	lr
 8107e4c:	f3af 8000 	nop.w

08107e50 <pxCurrentTCBConst2>:
 8107e50:	10004500 	.word	0x10004500
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8107e54:	bf00      	nop
 8107e56:	bf00      	nop

08107e58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8107e58:	4808      	ldr	r0, [pc, #32]	; (8107e7c <prvPortStartFirstTask+0x24>)
 8107e5a:	6800      	ldr	r0, [r0, #0]
 8107e5c:	6800      	ldr	r0, [r0, #0]
 8107e5e:	f380 8808 	msr	MSP, r0
 8107e62:	f04f 0000 	mov.w	r0, #0
 8107e66:	f380 8814 	msr	CONTROL, r0
 8107e6a:	b662      	cpsie	i
 8107e6c:	b661      	cpsie	f
 8107e6e:	f3bf 8f4f 	dsb	sy
 8107e72:	f3bf 8f6f 	isb	sy
 8107e76:	df00      	svc	0
 8107e78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8107e7a:	bf00      	nop
 8107e7c:	e000ed08 	.word	0xe000ed08

08107e80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8107e80:	b580      	push	{r7, lr}
 8107e82:	b086      	sub	sp, #24
 8107e84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8107e86:	4b44      	ldr	r3, [pc, #272]	; (8107f98 <xPortStartScheduler+0x118>)
 8107e88:	681b      	ldr	r3, [r3, #0]
 8107e8a:	4a44      	ldr	r2, [pc, #272]	; (8107f9c <xPortStartScheduler+0x11c>)
 8107e8c:	4293      	cmp	r3, r2
 8107e8e:	d109      	bne.n	8107ea4 <xPortStartScheduler+0x24>
 8107e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8107e94:	f383 8811 	msr	BASEPRI, r3
 8107e98:	f3bf 8f6f 	isb	sy
 8107e9c:	f3bf 8f4f 	dsb	sy
 8107ea0:	613b      	str	r3, [r7, #16]
 8107ea2:	e7fe      	b.n	8107ea2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8107ea4:	4b3c      	ldr	r3, [pc, #240]	; (8107f98 <xPortStartScheduler+0x118>)
 8107ea6:	681b      	ldr	r3, [r3, #0]
 8107ea8:	4a3d      	ldr	r2, [pc, #244]	; (8107fa0 <xPortStartScheduler+0x120>)
 8107eaa:	4293      	cmp	r3, r2
 8107eac:	d109      	bne.n	8107ec2 <xPortStartScheduler+0x42>
 8107eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8107eb2:	f383 8811 	msr	BASEPRI, r3
 8107eb6:	f3bf 8f6f 	isb	sy
 8107eba:	f3bf 8f4f 	dsb	sy
 8107ebe:	60fb      	str	r3, [r7, #12]
 8107ec0:	e7fe      	b.n	8107ec0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8107ec2:	4b38      	ldr	r3, [pc, #224]	; (8107fa4 <xPortStartScheduler+0x124>)
 8107ec4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8107ec6:	697b      	ldr	r3, [r7, #20]
 8107ec8:	781b      	ldrb	r3, [r3, #0]
 8107eca:	b2db      	uxtb	r3, r3
 8107ecc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8107ece:	697b      	ldr	r3, [r7, #20]
 8107ed0:	22ff      	movs	r2, #255	; 0xff
 8107ed2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8107ed4:	697b      	ldr	r3, [r7, #20]
 8107ed6:	781b      	ldrb	r3, [r3, #0]
 8107ed8:	b2db      	uxtb	r3, r3
 8107eda:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8107edc:	78fb      	ldrb	r3, [r7, #3]
 8107ede:	b2db      	uxtb	r3, r3
 8107ee0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8107ee4:	b2da      	uxtb	r2, r3
 8107ee6:	4b30      	ldr	r3, [pc, #192]	; (8107fa8 <xPortStartScheduler+0x128>)
 8107ee8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8107eea:	4b30      	ldr	r3, [pc, #192]	; (8107fac <xPortStartScheduler+0x12c>)
 8107eec:	2207      	movs	r2, #7
 8107eee:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8107ef0:	e009      	b.n	8107f06 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8107ef2:	4b2e      	ldr	r3, [pc, #184]	; (8107fac <xPortStartScheduler+0x12c>)
 8107ef4:	681b      	ldr	r3, [r3, #0]
 8107ef6:	3b01      	subs	r3, #1
 8107ef8:	4a2c      	ldr	r2, [pc, #176]	; (8107fac <xPortStartScheduler+0x12c>)
 8107efa:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8107efc:	78fb      	ldrb	r3, [r7, #3]
 8107efe:	b2db      	uxtb	r3, r3
 8107f00:	005b      	lsls	r3, r3, #1
 8107f02:	b2db      	uxtb	r3, r3
 8107f04:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8107f06:	78fb      	ldrb	r3, [r7, #3]
 8107f08:	b2db      	uxtb	r3, r3
 8107f0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8107f0e:	2b80      	cmp	r3, #128	; 0x80
 8107f10:	d0ef      	beq.n	8107ef2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8107f12:	4b26      	ldr	r3, [pc, #152]	; (8107fac <xPortStartScheduler+0x12c>)
 8107f14:	681b      	ldr	r3, [r3, #0]
 8107f16:	f1c3 0307 	rsb	r3, r3, #7
 8107f1a:	2b04      	cmp	r3, #4
 8107f1c:	d009      	beq.n	8107f32 <xPortStartScheduler+0xb2>
 8107f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8107f22:	f383 8811 	msr	BASEPRI, r3
 8107f26:	f3bf 8f6f 	isb	sy
 8107f2a:	f3bf 8f4f 	dsb	sy
 8107f2e:	60bb      	str	r3, [r7, #8]
 8107f30:	e7fe      	b.n	8107f30 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8107f32:	4b1e      	ldr	r3, [pc, #120]	; (8107fac <xPortStartScheduler+0x12c>)
 8107f34:	681b      	ldr	r3, [r3, #0]
 8107f36:	021b      	lsls	r3, r3, #8
 8107f38:	4a1c      	ldr	r2, [pc, #112]	; (8107fac <xPortStartScheduler+0x12c>)
 8107f3a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8107f3c:	4b1b      	ldr	r3, [pc, #108]	; (8107fac <xPortStartScheduler+0x12c>)
 8107f3e:	681b      	ldr	r3, [r3, #0]
 8107f40:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8107f44:	4a19      	ldr	r2, [pc, #100]	; (8107fac <xPortStartScheduler+0x12c>)
 8107f46:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8107f48:	687b      	ldr	r3, [r7, #4]
 8107f4a:	b2da      	uxtb	r2, r3
 8107f4c:	697b      	ldr	r3, [r7, #20]
 8107f4e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8107f50:	4b17      	ldr	r3, [pc, #92]	; (8107fb0 <xPortStartScheduler+0x130>)
 8107f52:	681b      	ldr	r3, [r3, #0]
 8107f54:	4a16      	ldr	r2, [pc, #88]	; (8107fb0 <xPortStartScheduler+0x130>)
 8107f56:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8107f5a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8107f5c:	4b14      	ldr	r3, [pc, #80]	; (8107fb0 <xPortStartScheduler+0x130>)
 8107f5e:	681b      	ldr	r3, [r3, #0]
 8107f60:	4a13      	ldr	r2, [pc, #76]	; (8107fb0 <xPortStartScheduler+0x130>)
 8107f62:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8107f66:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8107f68:	f000 f8d6 	bl	8108118 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8107f6c:	4b11      	ldr	r3, [pc, #68]	; (8107fb4 <xPortStartScheduler+0x134>)
 8107f6e:	2200      	movs	r2, #0
 8107f70:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8107f72:	f000 f8f5 	bl	8108160 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8107f76:	4b10      	ldr	r3, [pc, #64]	; (8107fb8 <xPortStartScheduler+0x138>)
 8107f78:	681b      	ldr	r3, [r3, #0]
 8107f7a:	4a0f      	ldr	r2, [pc, #60]	; (8107fb8 <xPortStartScheduler+0x138>)
 8107f7c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8107f80:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8107f82:	f7ff ff69 	bl	8107e58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8107f86:	f001 f9af 	bl	81092e8 <vTaskSwitchContext>
	prvTaskExitError();
 8107f8a:	f7ff ff25 	bl	8107dd8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8107f8e:	2300      	movs	r3, #0
}
 8107f90:	4618      	mov	r0, r3
 8107f92:	3718      	adds	r7, #24
 8107f94:	46bd      	mov	sp, r7
 8107f96:	bd80      	pop	{r7, pc}
 8107f98:	e000ed00 	.word	0xe000ed00
 8107f9c:	410fc271 	.word	0x410fc271
 8107fa0:	410fc270 	.word	0x410fc270
 8107fa4:	e000e400 	.word	0xe000e400
 8107fa8:	100044f8 	.word	0x100044f8
 8107fac:	100044fc 	.word	0x100044fc
 8107fb0:	e000ed20 	.word	0xe000ed20
 8107fb4:	10000024 	.word	0x10000024
 8107fb8:	e000ef34 	.word	0xe000ef34

08107fbc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8107fbc:	b480      	push	{r7}
 8107fbe:	b083      	sub	sp, #12
 8107fc0:	af00      	add	r7, sp, #0
 8107fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8107fc6:	f383 8811 	msr	BASEPRI, r3
 8107fca:	f3bf 8f6f 	isb	sy
 8107fce:	f3bf 8f4f 	dsb	sy
 8107fd2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8107fd4:	4b0e      	ldr	r3, [pc, #56]	; (8108010 <vPortEnterCritical+0x54>)
 8107fd6:	681b      	ldr	r3, [r3, #0]
 8107fd8:	3301      	adds	r3, #1
 8107fda:	4a0d      	ldr	r2, [pc, #52]	; (8108010 <vPortEnterCritical+0x54>)
 8107fdc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8107fde:	4b0c      	ldr	r3, [pc, #48]	; (8108010 <vPortEnterCritical+0x54>)
 8107fe0:	681b      	ldr	r3, [r3, #0]
 8107fe2:	2b01      	cmp	r3, #1
 8107fe4:	d10e      	bne.n	8108004 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8107fe6:	4b0b      	ldr	r3, [pc, #44]	; (8108014 <vPortEnterCritical+0x58>)
 8107fe8:	681b      	ldr	r3, [r3, #0]
 8107fea:	b2db      	uxtb	r3, r3
 8107fec:	2b00      	cmp	r3, #0
 8107fee:	d009      	beq.n	8108004 <vPortEnterCritical+0x48>
 8107ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8107ff4:	f383 8811 	msr	BASEPRI, r3
 8107ff8:	f3bf 8f6f 	isb	sy
 8107ffc:	f3bf 8f4f 	dsb	sy
 8108000:	603b      	str	r3, [r7, #0]
 8108002:	e7fe      	b.n	8108002 <vPortEnterCritical+0x46>
	}
}
 8108004:	bf00      	nop
 8108006:	370c      	adds	r7, #12
 8108008:	46bd      	mov	sp, r7
 810800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810800e:	4770      	bx	lr
 8108010:	10000024 	.word	0x10000024
 8108014:	e000ed04 	.word	0xe000ed04

08108018 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8108018:	b480      	push	{r7}
 810801a:	b083      	sub	sp, #12
 810801c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 810801e:	4b11      	ldr	r3, [pc, #68]	; (8108064 <vPortExitCritical+0x4c>)
 8108020:	681b      	ldr	r3, [r3, #0]
 8108022:	2b00      	cmp	r3, #0
 8108024:	d109      	bne.n	810803a <vPortExitCritical+0x22>
 8108026:	f04f 0350 	mov.w	r3, #80	; 0x50
 810802a:	f383 8811 	msr	BASEPRI, r3
 810802e:	f3bf 8f6f 	isb	sy
 8108032:	f3bf 8f4f 	dsb	sy
 8108036:	607b      	str	r3, [r7, #4]
 8108038:	e7fe      	b.n	8108038 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 810803a:	4b0a      	ldr	r3, [pc, #40]	; (8108064 <vPortExitCritical+0x4c>)
 810803c:	681b      	ldr	r3, [r3, #0]
 810803e:	3b01      	subs	r3, #1
 8108040:	4a08      	ldr	r2, [pc, #32]	; (8108064 <vPortExitCritical+0x4c>)
 8108042:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8108044:	4b07      	ldr	r3, [pc, #28]	; (8108064 <vPortExitCritical+0x4c>)
 8108046:	681b      	ldr	r3, [r3, #0]
 8108048:	2b00      	cmp	r3, #0
 810804a:	d104      	bne.n	8108056 <vPortExitCritical+0x3e>
 810804c:	2300      	movs	r3, #0
 810804e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8108050:	683b      	ldr	r3, [r7, #0]
 8108052:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8108056:	bf00      	nop
 8108058:	370c      	adds	r7, #12
 810805a:	46bd      	mov	sp, r7
 810805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108060:	4770      	bx	lr
 8108062:	bf00      	nop
 8108064:	10000024 	.word	0x10000024
	...

08108070 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8108070:	f3ef 8009 	mrs	r0, PSP
 8108074:	f3bf 8f6f 	isb	sy
 8108078:	4b15      	ldr	r3, [pc, #84]	; (81080d0 <pxCurrentTCBConst>)
 810807a:	681a      	ldr	r2, [r3, #0]
 810807c:	f01e 0f10 	tst.w	lr, #16
 8108080:	bf08      	it	eq
 8108082:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8108086:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810808a:	6010      	str	r0, [r2, #0]
 810808c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8108090:	f04f 0050 	mov.w	r0, #80	; 0x50
 8108094:	f380 8811 	msr	BASEPRI, r0
 8108098:	f3bf 8f4f 	dsb	sy
 810809c:	f3bf 8f6f 	isb	sy
 81080a0:	f001 f922 	bl	81092e8 <vTaskSwitchContext>
 81080a4:	f04f 0000 	mov.w	r0, #0
 81080a8:	f380 8811 	msr	BASEPRI, r0
 81080ac:	bc09      	pop	{r0, r3}
 81080ae:	6819      	ldr	r1, [r3, #0]
 81080b0:	6808      	ldr	r0, [r1, #0]
 81080b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81080b6:	f01e 0f10 	tst.w	lr, #16
 81080ba:	bf08      	it	eq
 81080bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 81080c0:	f380 8809 	msr	PSP, r0
 81080c4:	f3bf 8f6f 	isb	sy
 81080c8:	4770      	bx	lr
 81080ca:	bf00      	nop
 81080cc:	f3af 8000 	nop.w

081080d0 <pxCurrentTCBConst>:
 81080d0:	10004500 	.word	0x10004500
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 81080d4:	bf00      	nop
 81080d6:	bf00      	nop

081080d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 81080d8:	b580      	push	{r7, lr}
 81080da:	b082      	sub	sp, #8
 81080dc:	af00      	add	r7, sp, #0
	__asm volatile
 81080de:	f04f 0350 	mov.w	r3, #80	; 0x50
 81080e2:	f383 8811 	msr	BASEPRI, r3
 81080e6:	f3bf 8f6f 	isb	sy
 81080ea:	f3bf 8f4f 	dsb	sy
 81080ee:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 81080f0:	f001 f842 	bl	8109178 <xTaskIncrementTick>
 81080f4:	4603      	mov	r3, r0
 81080f6:	2b00      	cmp	r3, #0
 81080f8:	d003      	beq.n	8108102 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 81080fa:	4b06      	ldr	r3, [pc, #24]	; (8108114 <SysTick_Handler+0x3c>)
 81080fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8108100:	601a      	str	r2, [r3, #0]
 8108102:	2300      	movs	r3, #0
 8108104:	603b      	str	r3, [r7, #0]
	__asm volatile
 8108106:	683b      	ldr	r3, [r7, #0]
 8108108:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 810810c:	bf00      	nop
 810810e:	3708      	adds	r7, #8
 8108110:	46bd      	mov	sp, r7
 8108112:	bd80      	pop	{r7, pc}
 8108114:	e000ed04 	.word	0xe000ed04

08108118 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8108118:	b480      	push	{r7}
 810811a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 810811c:	4b0b      	ldr	r3, [pc, #44]	; (810814c <vPortSetupTimerInterrupt+0x34>)
 810811e:	2200      	movs	r2, #0
 8108120:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8108122:	4b0b      	ldr	r3, [pc, #44]	; (8108150 <vPortSetupTimerInterrupt+0x38>)
 8108124:	2200      	movs	r2, #0
 8108126:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8108128:	4b0a      	ldr	r3, [pc, #40]	; (8108154 <vPortSetupTimerInterrupt+0x3c>)
 810812a:	681b      	ldr	r3, [r3, #0]
 810812c:	4a0a      	ldr	r2, [pc, #40]	; (8108158 <vPortSetupTimerInterrupt+0x40>)
 810812e:	fba2 2303 	umull	r2, r3, r2, r3
 8108132:	099b      	lsrs	r3, r3, #6
 8108134:	4a09      	ldr	r2, [pc, #36]	; (810815c <vPortSetupTimerInterrupt+0x44>)
 8108136:	3b01      	subs	r3, #1
 8108138:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 810813a:	4b04      	ldr	r3, [pc, #16]	; (810814c <vPortSetupTimerInterrupt+0x34>)
 810813c:	2207      	movs	r2, #7
 810813e:	601a      	str	r2, [r3, #0]
}
 8108140:	bf00      	nop
 8108142:	46bd      	mov	sp, r7
 8108144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108148:	4770      	bx	lr
 810814a:	bf00      	nop
 810814c:	e000e010 	.word	0xe000e010
 8108150:	e000e018 	.word	0xe000e018
 8108154:	10000004 	.word	0x10000004
 8108158:	10624dd3 	.word	0x10624dd3
 810815c:	e000e014 	.word	0xe000e014

08108160 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8108160:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8108170 <vPortEnableVFP+0x10>
 8108164:	6801      	ldr	r1, [r0, #0]
 8108166:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810816a:	6001      	str	r1, [r0, #0]
 810816c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 810816e:	bf00      	nop
 8108170:	e000ed88 	.word	0xe000ed88

08108174 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8108174:	b480      	push	{r7}
 8108176:	b085      	sub	sp, #20
 8108178:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 810817a:	f3ef 8305 	mrs	r3, IPSR
 810817e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8108180:	68fb      	ldr	r3, [r7, #12]
 8108182:	2b0f      	cmp	r3, #15
 8108184:	d913      	bls.n	81081ae <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8108186:	4a16      	ldr	r2, [pc, #88]	; (81081e0 <vPortValidateInterruptPriority+0x6c>)
 8108188:	68fb      	ldr	r3, [r7, #12]
 810818a:	4413      	add	r3, r2
 810818c:	781b      	ldrb	r3, [r3, #0]
 810818e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8108190:	4b14      	ldr	r3, [pc, #80]	; (81081e4 <vPortValidateInterruptPriority+0x70>)
 8108192:	781b      	ldrb	r3, [r3, #0]
 8108194:	7afa      	ldrb	r2, [r7, #11]
 8108196:	429a      	cmp	r2, r3
 8108198:	d209      	bcs.n	81081ae <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 810819a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810819e:	f383 8811 	msr	BASEPRI, r3
 81081a2:	f3bf 8f6f 	isb	sy
 81081a6:	f3bf 8f4f 	dsb	sy
 81081aa:	607b      	str	r3, [r7, #4]
 81081ac:	e7fe      	b.n	81081ac <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 81081ae:	4b0e      	ldr	r3, [pc, #56]	; (81081e8 <vPortValidateInterruptPriority+0x74>)
 81081b0:	681b      	ldr	r3, [r3, #0]
 81081b2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 81081b6:	4b0d      	ldr	r3, [pc, #52]	; (81081ec <vPortValidateInterruptPriority+0x78>)
 81081b8:	681b      	ldr	r3, [r3, #0]
 81081ba:	429a      	cmp	r2, r3
 81081bc:	d909      	bls.n	81081d2 <vPortValidateInterruptPriority+0x5e>
 81081be:	f04f 0350 	mov.w	r3, #80	; 0x50
 81081c2:	f383 8811 	msr	BASEPRI, r3
 81081c6:	f3bf 8f6f 	isb	sy
 81081ca:	f3bf 8f4f 	dsb	sy
 81081ce:	603b      	str	r3, [r7, #0]
 81081d0:	e7fe      	b.n	81081d0 <vPortValidateInterruptPriority+0x5c>
	}
 81081d2:	bf00      	nop
 81081d4:	3714      	adds	r7, #20
 81081d6:	46bd      	mov	sp, r7
 81081d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81081dc:	4770      	bx	lr
 81081de:	bf00      	nop
 81081e0:	e000e3f0 	.word	0xe000e3f0
 81081e4:	100044f8 	.word	0x100044f8
 81081e8:	e000ed0c 	.word	0xe000ed0c
 81081ec:	100044fc 	.word	0x100044fc

081081f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 81081f0:	b580      	push	{r7, lr}
 81081f2:	b084      	sub	sp, #16
 81081f4:	af00      	add	r7, sp, #0
 81081f6:	6078      	str	r0, [r7, #4]
 81081f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 81081fa:	687b      	ldr	r3, [r7, #4]
 81081fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 81081fe:	68fb      	ldr	r3, [r7, #12]
 8108200:	2b00      	cmp	r3, #0
 8108202:	d109      	bne.n	8108218 <xQueueGenericReset+0x28>
 8108204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108208:	f383 8811 	msr	BASEPRI, r3
 810820c:	f3bf 8f6f 	isb	sy
 8108210:	f3bf 8f4f 	dsb	sy
 8108214:	60bb      	str	r3, [r7, #8]
 8108216:	e7fe      	b.n	8108216 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8108218:	f7ff fed0 	bl	8107fbc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 810821c:	68fb      	ldr	r3, [r7, #12]
 810821e:	681a      	ldr	r2, [r3, #0]
 8108220:	68fb      	ldr	r3, [r7, #12]
 8108222:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8108224:	68f9      	ldr	r1, [r7, #12]
 8108226:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8108228:	fb01 f303 	mul.w	r3, r1, r3
 810822c:	441a      	add	r2, r3
 810822e:	68fb      	ldr	r3, [r7, #12]
 8108230:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8108232:	68fb      	ldr	r3, [r7, #12]
 8108234:	2200      	movs	r2, #0
 8108236:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8108238:	68fb      	ldr	r3, [r7, #12]
 810823a:	681a      	ldr	r2, [r3, #0]
 810823c:	68fb      	ldr	r3, [r7, #12]
 810823e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8108240:	68fb      	ldr	r3, [r7, #12]
 8108242:	681a      	ldr	r2, [r3, #0]
 8108244:	68fb      	ldr	r3, [r7, #12]
 8108246:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8108248:	3b01      	subs	r3, #1
 810824a:	68f9      	ldr	r1, [r7, #12]
 810824c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 810824e:	fb01 f303 	mul.w	r3, r1, r3
 8108252:	441a      	add	r2, r3
 8108254:	68fb      	ldr	r3, [r7, #12]
 8108256:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8108258:	68fb      	ldr	r3, [r7, #12]
 810825a:	22ff      	movs	r2, #255	; 0xff
 810825c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8108260:	68fb      	ldr	r3, [r7, #12]
 8108262:	22ff      	movs	r2, #255	; 0xff
 8108264:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8108268:	683b      	ldr	r3, [r7, #0]
 810826a:	2b00      	cmp	r3, #0
 810826c:	d114      	bne.n	8108298 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810826e:	68fb      	ldr	r3, [r7, #12]
 8108270:	691b      	ldr	r3, [r3, #16]
 8108272:	2b00      	cmp	r3, #0
 8108274:	d01a      	beq.n	81082ac <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8108276:	68fb      	ldr	r3, [r7, #12]
 8108278:	3310      	adds	r3, #16
 810827a:	4618      	mov	r0, r3
 810827c:	f001 f8de 	bl	810943c <xTaskRemoveFromEventList>
 8108280:	4603      	mov	r3, r0
 8108282:	2b00      	cmp	r3, #0
 8108284:	d012      	beq.n	81082ac <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8108286:	4b0d      	ldr	r3, [pc, #52]	; (81082bc <xQueueGenericReset+0xcc>)
 8108288:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810828c:	601a      	str	r2, [r3, #0]
 810828e:	f3bf 8f4f 	dsb	sy
 8108292:	f3bf 8f6f 	isb	sy
 8108296:	e009      	b.n	81082ac <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8108298:	68fb      	ldr	r3, [r7, #12]
 810829a:	3310      	adds	r3, #16
 810829c:	4618      	mov	r0, r3
 810829e:	f7ff fcb3 	bl	8107c08 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 81082a2:	68fb      	ldr	r3, [r7, #12]
 81082a4:	3324      	adds	r3, #36	; 0x24
 81082a6:	4618      	mov	r0, r3
 81082a8:	f7ff fcae 	bl	8107c08 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 81082ac:	f7ff feb4 	bl	8108018 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 81082b0:	2301      	movs	r3, #1
}
 81082b2:	4618      	mov	r0, r3
 81082b4:	3710      	adds	r7, #16
 81082b6:	46bd      	mov	sp, r7
 81082b8:	bd80      	pop	{r7, pc}
 81082ba:	bf00      	nop
 81082bc:	e000ed04 	.word	0xe000ed04

081082c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 81082c0:	b580      	push	{r7, lr}
 81082c2:	b08e      	sub	sp, #56	; 0x38
 81082c4:	af02      	add	r7, sp, #8
 81082c6:	60f8      	str	r0, [r7, #12]
 81082c8:	60b9      	str	r1, [r7, #8]
 81082ca:	607a      	str	r2, [r7, #4]
 81082cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 81082ce:	68fb      	ldr	r3, [r7, #12]
 81082d0:	2b00      	cmp	r3, #0
 81082d2:	d109      	bne.n	81082e8 <xQueueGenericCreateStatic+0x28>
 81082d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 81082d8:	f383 8811 	msr	BASEPRI, r3
 81082dc:	f3bf 8f6f 	isb	sy
 81082e0:	f3bf 8f4f 	dsb	sy
 81082e4:	62bb      	str	r3, [r7, #40]	; 0x28
 81082e6:	e7fe      	b.n	81082e6 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 81082e8:	683b      	ldr	r3, [r7, #0]
 81082ea:	2b00      	cmp	r3, #0
 81082ec:	d109      	bne.n	8108302 <xQueueGenericCreateStatic+0x42>
 81082ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 81082f2:	f383 8811 	msr	BASEPRI, r3
 81082f6:	f3bf 8f6f 	isb	sy
 81082fa:	f3bf 8f4f 	dsb	sy
 81082fe:	627b      	str	r3, [r7, #36]	; 0x24
 8108300:	e7fe      	b.n	8108300 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8108302:	687b      	ldr	r3, [r7, #4]
 8108304:	2b00      	cmp	r3, #0
 8108306:	d002      	beq.n	810830e <xQueueGenericCreateStatic+0x4e>
 8108308:	68bb      	ldr	r3, [r7, #8]
 810830a:	2b00      	cmp	r3, #0
 810830c:	d001      	beq.n	8108312 <xQueueGenericCreateStatic+0x52>
 810830e:	2301      	movs	r3, #1
 8108310:	e000      	b.n	8108314 <xQueueGenericCreateStatic+0x54>
 8108312:	2300      	movs	r3, #0
 8108314:	2b00      	cmp	r3, #0
 8108316:	d109      	bne.n	810832c <xQueueGenericCreateStatic+0x6c>
 8108318:	f04f 0350 	mov.w	r3, #80	; 0x50
 810831c:	f383 8811 	msr	BASEPRI, r3
 8108320:	f3bf 8f6f 	isb	sy
 8108324:	f3bf 8f4f 	dsb	sy
 8108328:	623b      	str	r3, [r7, #32]
 810832a:	e7fe      	b.n	810832a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 810832c:	687b      	ldr	r3, [r7, #4]
 810832e:	2b00      	cmp	r3, #0
 8108330:	d102      	bne.n	8108338 <xQueueGenericCreateStatic+0x78>
 8108332:	68bb      	ldr	r3, [r7, #8]
 8108334:	2b00      	cmp	r3, #0
 8108336:	d101      	bne.n	810833c <xQueueGenericCreateStatic+0x7c>
 8108338:	2301      	movs	r3, #1
 810833a:	e000      	b.n	810833e <xQueueGenericCreateStatic+0x7e>
 810833c:	2300      	movs	r3, #0
 810833e:	2b00      	cmp	r3, #0
 8108340:	d109      	bne.n	8108356 <xQueueGenericCreateStatic+0x96>
 8108342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108346:	f383 8811 	msr	BASEPRI, r3
 810834a:	f3bf 8f6f 	isb	sy
 810834e:	f3bf 8f4f 	dsb	sy
 8108352:	61fb      	str	r3, [r7, #28]
 8108354:	e7fe      	b.n	8108354 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8108356:	2350      	movs	r3, #80	; 0x50
 8108358:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 810835a:	697b      	ldr	r3, [r7, #20]
 810835c:	2b50      	cmp	r3, #80	; 0x50
 810835e:	d009      	beq.n	8108374 <xQueueGenericCreateStatic+0xb4>
 8108360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108364:	f383 8811 	msr	BASEPRI, r3
 8108368:	f3bf 8f6f 	isb	sy
 810836c:	f3bf 8f4f 	dsb	sy
 8108370:	61bb      	str	r3, [r7, #24]
 8108372:	e7fe      	b.n	8108372 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8108374:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8108376:	683b      	ldr	r3, [r7, #0]
 8108378:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 810837a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810837c:	2b00      	cmp	r3, #0
 810837e:	d00d      	beq.n	810839c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8108380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8108382:	2201      	movs	r2, #1
 8108384:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8108388:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 810838c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810838e:	9300      	str	r3, [sp, #0]
 8108390:	4613      	mov	r3, r2
 8108392:	687a      	ldr	r2, [r7, #4]
 8108394:	68b9      	ldr	r1, [r7, #8]
 8108396:	68f8      	ldr	r0, [r7, #12]
 8108398:	f000 f805 	bl	81083a6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 810839c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 810839e:	4618      	mov	r0, r3
 81083a0:	3730      	adds	r7, #48	; 0x30
 81083a2:	46bd      	mov	sp, r7
 81083a4:	bd80      	pop	{r7, pc}

081083a6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 81083a6:	b580      	push	{r7, lr}
 81083a8:	b084      	sub	sp, #16
 81083aa:	af00      	add	r7, sp, #0
 81083ac:	60f8      	str	r0, [r7, #12]
 81083ae:	60b9      	str	r1, [r7, #8]
 81083b0:	607a      	str	r2, [r7, #4]
 81083b2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 81083b4:	68bb      	ldr	r3, [r7, #8]
 81083b6:	2b00      	cmp	r3, #0
 81083b8:	d103      	bne.n	81083c2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 81083ba:	69bb      	ldr	r3, [r7, #24]
 81083bc:	69ba      	ldr	r2, [r7, #24]
 81083be:	601a      	str	r2, [r3, #0]
 81083c0:	e002      	b.n	81083c8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 81083c2:	69bb      	ldr	r3, [r7, #24]
 81083c4:	687a      	ldr	r2, [r7, #4]
 81083c6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 81083c8:	69bb      	ldr	r3, [r7, #24]
 81083ca:	68fa      	ldr	r2, [r7, #12]
 81083cc:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 81083ce:	69bb      	ldr	r3, [r7, #24]
 81083d0:	68ba      	ldr	r2, [r7, #8]
 81083d2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 81083d4:	2101      	movs	r1, #1
 81083d6:	69b8      	ldr	r0, [r7, #24]
 81083d8:	f7ff ff0a 	bl	81081f0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 81083dc:	69bb      	ldr	r3, [r7, #24]
 81083de:	78fa      	ldrb	r2, [r7, #3]
 81083e0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 81083e4:	bf00      	nop
 81083e6:	3710      	adds	r7, #16
 81083e8:	46bd      	mov	sp, r7
 81083ea:	bd80      	pop	{r7, pc}

081083ec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 81083ec:	b580      	push	{r7, lr}
 81083ee:	b08e      	sub	sp, #56	; 0x38
 81083f0:	af00      	add	r7, sp, #0
 81083f2:	60f8      	str	r0, [r7, #12]
 81083f4:	60b9      	str	r1, [r7, #8]
 81083f6:	607a      	str	r2, [r7, #4]
 81083f8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 81083fa:	2300      	movs	r3, #0
 81083fc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 81083fe:	68fb      	ldr	r3, [r7, #12]
 8108400:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8108402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108404:	2b00      	cmp	r3, #0
 8108406:	d109      	bne.n	810841c <xQueueGenericSend+0x30>
 8108408:	f04f 0350 	mov.w	r3, #80	; 0x50
 810840c:	f383 8811 	msr	BASEPRI, r3
 8108410:	f3bf 8f6f 	isb	sy
 8108414:	f3bf 8f4f 	dsb	sy
 8108418:	62bb      	str	r3, [r7, #40]	; 0x28
 810841a:	e7fe      	b.n	810841a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 810841c:	68bb      	ldr	r3, [r7, #8]
 810841e:	2b00      	cmp	r3, #0
 8108420:	d103      	bne.n	810842a <xQueueGenericSend+0x3e>
 8108422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108426:	2b00      	cmp	r3, #0
 8108428:	d101      	bne.n	810842e <xQueueGenericSend+0x42>
 810842a:	2301      	movs	r3, #1
 810842c:	e000      	b.n	8108430 <xQueueGenericSend+0x44>
 810842e:	2300      	movs	r3, #0
 8108430:	2b00      	cmp	r3, #0
 8108432:	d109      	bne.n	8108448 <xQueueGenericSend+0x5c>
 8108434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108438:	f383 8811 	msr	BASEPRI, r3
 810843c:	f3bf 8f6f 	isb	sy
 8108440:	f3bf 8f4f 	dsb	sy
 8108444:	627b      	str	r3, [r7, #36]	; 0x24
 8108446:	e7fe      	b.n	8108446 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8108448:	683b      	ldr	r3, [r7, #0]
 810844a:	2b02      	cmp	r3, #2
 810844c:	d103      	bne.n	8108456 <xQueueGenericSend+0x6a>
 810844e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8108452:	2b01      	cmp	r3, #1
 8108454:	d101      	bne.n	810845a <xQueueGenericSend+0x6e>
 8108456:	2301      	movs	r3, #1
 8108458:	e000      	b.n	810845c <xQueueGenericSend+0x70>
 810845a:	2300      	movs	r3, #0
 810845c:	2b00      	cmp	r3, #0
 810845e:	d109      	bne.n	8108474 <xQueueGenericSend+0x88>
 8108460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108464:	f383 8811 	msr	BASEPRI, r3
 8108468:	f3bf 8f6f 	isb	sy
 810846c:	f3bf 8f4f 	dsb	sy
 8108470:	623b      	str	r3, [r7, #32]
 8108472:	e7fe      	b.n	8108472 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8108474:	f001 f998 	bl	81097a8 <xTaskGetSchedulerState>
 8108478:	4603      	mov	r3, r0
 810847a:	2b00      	cmp	r3, #0
 810847c:	d102      	bne.n	8108484 <xQueueGenericSend+0x98>
 810847e:	687b      	ldr	r3, [r7, #4]
 8108480:	2b00      	cmp	r3, #0
 8108482:	d101      	bne.n	8108488 <xQueueGenericSend+0x9c>
 8108484:	2301      	movs	r3, #1
 8108486:	e000      	b.n	810848a <xQueueGenericSend+0x9e>
 8108488:	2300      	movs	r3, #0
 810848a:	2b00      	cmp	r3, #0
 810848c:	d109      	bne.n	81084a2 <xQueueGenericSend+0xb6>
 810848e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108492:	f383 8811 	msr	BASEPRI, r3
 8108496:	f3bf 8f6f 	isb	sy
 810849a:	f3bf 8f4f 	dsb	sy
 810849e:	61fb      	str	r3, [r7, #28]
 81084a0:	e7fe      	b.n	81084a0 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 81084a2:	f7ff fd8b 	bl	8107fbc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 81084a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81084a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 81084aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81084ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81084ae:	429a      	cmp	r2, r3
 81084b0:	d302      	bcc.n	81084b8 <xQueueGenericSend+0xcc>
 81084b2:	683b      	ldr	r3, [r7, #0]
 81084b4:	2b02      	cmp	r3, #2
 81084b6:	d129      	bne.n	810850c <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 81084b8:	683a      	ldr	r2, [r7, #0]
 81084ba:	68b9      	ldr	r1, [r7, #8]
 81084bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 81084be:	f000 f9ff 	bl	81088c0 <prvCopyDataToQueue>
 81084c2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 81084c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81084c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81084c8:	2b00      	cmp	r3, #0
 81084ca:	d010      	beq.n	81084ee <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 81084cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81084ce:	3324      	adds	r3, #36	; 0x24
 81084d0:	4618      	mov	r0, r3
 81084d2:	f000 ffb3 	bl	810943c <xTaskRemoveFromEventList>
 81084d6:	4603      	mov	r3, r0
 81084d8:	2b00      	cmp	r3, #0
 81084da:	d013      	beq.n	8108504 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 81084dc:	4b3f      	ldr	r3, [pc, #252]	; (81085dc <xQueueGenericSend+0x1f0>)
 81084de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81084e2:	601a      	str	r2, [r3, #0]
 81084e4:	f3bf 8f4f 	dsb	sy
 81084e8:	f3bf 8f6f 	isb	sy
 81084ec:	e00a      	b.n	8108504 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 81084ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81084f0:	2b00      	cmp	r3, #0
 81084f2:	d007      	beq.n	8108504 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 81084f4:	4b39      	ldr	r3, [pc, #228]	; (81085dc <xQueueGenericSend+0x1f0>)
 81084f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81084fa:	601a      	str	r2, [r3, #0]
 81084fc:	f3bf 8f4f 	dsb	sy
 8108500:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8108504:	f7ff fd88 	bl	8108018 <vPortExitCritical>
				return pdPASS;
 8108508:	2301      	movs	r3, #1
 810850a:	e063      	b.n	81085d4 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 810850c:	687b      	ldr	r3, [r7, #4]
 810850e:	2b00      	cmp	r3, #0
 8108510:	d103      	bne.n	810851a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8108512:	f7ff fd81 	bl	8108018 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8108516:	2300      	movs	r3, #0
 8108518:	e05c      	b.n	81085d4 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 810851a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810851c:	2b00      	cmp	r3, #0
 810851e:	d106      	bne.n	810852e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8108520:	f107 0314 	add.w	r3, r7, #20
 8108524:	4618      	mov	r0, r3
 8108526:	f000 ffeb 	bl	8109500 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 810852a:	2301      	movs	r3, #1
 810852c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 810852e:	f7ff fd73 	bl	8108018 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8108532:	f000 fd67 	bl	8109004 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8108536:	f7ff fd41 	bl	8107fbc <vPortEnterCritical>
 810853a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810853c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8108540:	b25b      	sxtb	r3, r3
 8108542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108546:	d103      	bne.n	8108550 <xQueueGenericSend+0x164>
 8108548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810854a:	2200      	movs	r2, #0
 810854c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8108550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108552:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8108556:	b25b      	sxtb	r3, r3
 8108558:	f1b3 3fff 	cmp.w	r3, #4294967295
 810855c:	d103      	bne.n	8108566 <xQueueGenericSend+0x17a>
 810855e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108560:	2200      	movs	r2, #0
 8108562:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8108566:	f7ff fd57 	bl	8108018 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 810856a:	1d3a      	adds	r2, r7, #4
 810856c:	f107 0314 	add.w	r3, r7, #20
 8108570:	4611      	mov	r1, r2
 8108572:	4618      	mov	r0, r3
 8108574:	f000 ffda 	bl	810952c <xTaskCheckForTimeOut>
 8108578:	4603      	mov	r3, r0
 810857a:	2b00      	cmp	r3, #0
 810857c:	d124      	bne.n	81085c8 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 810857e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8108580:	f000 fa96 	bl	8108ab0 <prvIsQueueFull>
 8108584:	4603      	mov	r3, r0
 8108586:	2b00      	cmp	r3, #0
 8108588:	d018      	beq.n	81085bc <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 810858a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810858c:	3310      	adds	r3, #16
 810858e:	687a      	ldr	r2, [r7, #4]
 8108590:	4611      	mov	r1, r2
 8108592:	4618      	mov	r0, r3
 8108594:	f000 ff04 	bl	81093a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8108598:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810859a:	f000 fa21 	bl	81089e0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 810859e:	f000 fd3f 	bl	8109020 <xTaskResumeAll>
 81085a2:	4603      	mov	r3, r0
 81085a4:	2b00      	cmp	r3, #0
 81085a6:	f47f af7c 	bne.w	81084a2 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 81085aa:	4b0c      	ldr	r3, [pc, #48]	; (81085dc <xQueueGenericSend+0x1f0>)
 81085ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81085b0:	601a      	str	r2, [r3, #0]
 81085b2:	f3bf 8f4f 	dsb	sy
 81085b6:	f3bf 8f6f 	isb	sy
 81085ba:	e772      	b.n	81084a2 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 81085bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 81085be:	f000 fa0f 	bl	81089e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 81085c2:	f000 fd2d 	bl	8109020 <xTaskResumeAll>
 81085c6:	e76c      	b.n	81084a2 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 81085c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 81085ca:	f000 fa09 	bl	81089e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 81085ce:	f000 fd27 	bl	8109020 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 81085d2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 81085d4:	4618      	mov	r0, r3
 81085d6:	3738      	adds	r7, #56	; 0x38
 81085d8:	46bd      	mov	sp, r7
 81085da:	bd80      	pop	{r7, pc}
 81085dc:	e000ed04 	.word	0xe000ed04

081085e0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 81085e0:	b580      	push	{r7, lr}
 81085e2:	b08e      	sub	sp, #56	; 0x38
 81085e4:	af00      	add	r7, sp, #0
 81085e6:	60f8      	str	r0, [r7, #12]
 81085e8:	60b9      	str	r1, [r7, #8]
 81085ea:	607a      	str	r2, [r7, #4]
 81085ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 81085ee:	68fb      	ldr	r3, [r7, #12]
 81085f0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 81085f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81085f4:	2b00      	cmp	r3, #0
 81085f6:	d109      	bne.n	810860c <xQueueGenericSendFromISR+0x2c>
 81085f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 81085fc:	f383 8811 	msr	BASEPRI, r3
 8108600:	f3bf 8f6f 	isb	sy
 8108604:	f3bf 8f4f 	dsb	sy
 8108608:	627b      	str	r3, [r7, #36]	; 0x24
 810860a:	e7fe      	b.n	810860a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 810860c:	68bb      	ldr	r3, [r7, #8]
 810860e:	2b00      	cmp	r3, #0
 8108610:	d103      	bne.n	810861a <xQueueGenericSendFromISR+0x3a>
 8108612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108616:	2b00      	cmp	r3, #0
 8108618:	d101      	bne.n	810861e <xQueueGenericSendFromISR+0x3e>
 810861a:	2301      	movs	r3, #1
 810861c:	e000      	b.n	8108620 <xQueueGenericSendFromISR+0x40>
 810861e:	2300      	movs	r3, #0
 8108620:	2b00      	cmp	r3, #0
 8108622:	d109      	bne.n	8108638 <xQueueGenericSendFromISR+0x58>
 8108624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108628:	f383 8811 	msr	BASEPRI, r3
 810862c:	f3bf 8f6f 	isb	sy
 8108630:	f3bf 8f4f 	dsb	sy
 8108634:	623b      	str	r3, [r7, #32]
 8108636:	e7fe      	b.n	8108636 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8108638:	683b      	ldr	r3, [r7, #0]
 810863a:	2b02      	cmp	r3, #2
 810863c:	d103      	bne.n	8108646 <xQueueGenericSendFromISR+0x66>
 810863e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8108642:	2b01      	cmp	r3, #1
 8108644:	d101      	bne.n	810864a <xQueueGenericSendFromISR+0x6a>
 8108646:	2301      	movs	r3, #1
 8108648:	e000      	b.n	810864c <xQueueGenericSendFromISR+0x6c>
 810864a:	2300      	movs	r3, #0
 810864c:	2b00      	cmp	r3, #0
 810864e:	d109      	bne.n	8108664 <xQueueGenericSendFromISR+0x84>
 8108650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108654:	f383 8811 	msr	BASEPRI, r3
 8108658:	f3bf 8f6f 	isb	sy
 810865c:	f3bf 8f4f 	dsb	sy
 8108660:	61fb      	str	r3, [r7, #28]
 8108662:	e7fe      	b.n	8108662 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8108664:	f7ff fd86 	bl	8108174 <vPortValidateInterruptPriority>
	__asm volatile
 8108668:	f3ef 8211 	mrs	r2, BASEPRI
 810866c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108670:	f383 8811 	msr	BASEPRI, r3
 8108674:	f3bf 8f6f 	isb	sy
 8108678:	f3bf 8f4f 	dsb	sy
 810867c:	61ba      	str	r2, [r7, #24]
 810867e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8108680:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8108682:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8108684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108686:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8108688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810868a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810868c:	429a      	cmp	r2, r3
 810868e:	d302      	bcc.n	8108696 <xQueueGenericSendFromISR+0xb6>
 8108690:	683b      	ldr	r3, [r7, #0]
 8108692:	2b02      	cmp	r3, #2
 8108694:	d12c      	bne.n	81086f0 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8108696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108698:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810869c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 81086a0:	683a      	ldr	r2, [r7, #0]
 81086a2:	68b9      	ldr	r1, [r7, #8]
 81086a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 81086a6:	f000 f90b 	bl	81088c0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 81086aa:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 81086ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 81086b2:	d112      	bne.n	81086da <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 81086b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81086b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81086b8:	2b00      	cmp	r3, #0
 81086ba:	d016      	beq.n	81086ea <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 81086bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81086be:	3324      	adds	r3, #36	; 0x24
 81086c0:	4618      	mov	r0, r3
 81086c2:	f000 febb 	bl	810943c <xTaskRemoveFromEventList>
 81086c6:	4603      	mov	r3, r0
 81086c8:	2b00      	cmp	r3, #0
 81086ca:	d00e      	beq.n	81086ea <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 81086cc:	687b      	ldr	r3, [r7, #4]
 81086ce:	2b00      	cmp	r3, #0
 81086d0:	d00b      	beq.n	81086ea <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 81086d2:	687b      	ldr	r3, [r7, #4]
 81086d4:	2201      	movs	r2, #1
 81086d6:	601a      	str	r2, [r3, #0]
 81086d8:	e007      	b.n	81086ea <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 81086da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 81086de:	3301      	adds	r3, #1
 81086e0:	b2db      	uxtb	r3, r3
 81086e2:	b25a      	sxtb	r2, r3
 81086e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81086e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 81086ea:	2301      	movs	r3, #1
 81086ec:	637b      	str	r3, [r7, #52]	; 0x34
		{
 81086ee:	e001      	b.n	81086f4 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 81086f0:	2300      	movs	r3, #0
 81086f2:	637b      	str	r3, [r7, #52]	; 0x34
 81086f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81086f6:	613b      	str	r3, [r7, #16]
	__asm volatile
 81086f8:	693b      	ldr	r3, [r7, #16]
 81086fa:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 81086fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8108700:	4618      	mov	r0, r3
 8108702:	3738      	adds	r7, #56	; 0x38
 8108704:	46bd      	mov	sp, r7
 8108706:	bd80      	pop	{r7, pc}

08108708 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8108708:	b580      	push	{r7, lr}
 810870a:	b08c      	sub	sp, #48	; 0x30
 810870c:	af00      	add	r7, sp, #0
 810870e:	60f8      	str	r0, [r7, #12]
 8108710:	60b9      	str	r1, [r7, #8]
 8108712:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8108714:	2300      	movs	r3, #0
 8108716:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8108718:	68fb      	ldr	r3, [r7, #12]
 810871a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 810871c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810871e:	2b00      	cmp	r3, #0
 8108720:	d109      	bne.n	8108736 <xQueueReceive+0x2e>
	__asm volatile
 8108722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108726:	f383 8811 	msr	BASEPRI, r3
 810872a:	f3bf 8f6f 	isb	sy
 810872e:	f3bf 8f4f 	dsb	sy
 8108732:	623b      	str	r3, [r7, #32]
 8108734:	e7fe      	b.n	8108734 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8108736:	68bb      	ldr	r3, [r7, #8]
 8108738:	2b00      	cmp	r3, #0
 810873a:	d103      	bne.n	8108744 <xQueueReceive+0x3c>
 810873c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810873e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108740:	2b00      	cmp	r3, #0
 8108742:	d101      	bne.n	8108748 <xQueueReceive+0x40>
 8108744:	2301      	movs	r3, #1
 8108746:	e000      	b.n	810874a <xQueueReceive+0x42>
 8108748:	2300      	movs	r3, #0
 810874a:	2b00      	cmp	r3, #0
 810874c:	d109      	bne.n	8108762 <xQueueReceive+0x5a>
 810874e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108752:	f383 8811 	msr	BASEPRI, r3
 8108756:	f3bf 8f6f 	isb	sy
 810875a:	f3bf 8f4f 	dsb	sy
 810875e:	61fb      	str	r3, [r7, #28]
 8108760:	e7fe      	b.n	8108760 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8108762:	f001 f821 	bl	81097a8 <xTaskGetSchedulerState>
 8108766:	4603      	mov	r3, r0
 8108768:	2b00      	cmp	r3, #0
 810876a:	d102      	bne.n	8108772 <xQueueReceive+0x6a>
 810876c:	687b      	ldr	r3, [r7, #4]
 810876e:	2b00      	cmp	r3, #0
 8108770:	d101      	bne.n	8108776 <xQueueReceive+0x6e>
 8108772:	2301      	movs	r3, #1
 8108774:	e000      	b.n	8108778 <xQueueReceive+0x70>
 8108776:	2300      	movs	r3, #0
 8108778:	2b00      	cmp	r3, #0
 810877a:	d109      	bne.n	8108790 <xQueueReceive+0x88>
 810877c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108780:	f383 8811 	msr	BASEPRI, r3
 8108784:	f3bf 8f6f 	isb	sy
 8108788:	f3bf 8f4f 	dsb	sy
 810878c:	61bb      	str	r3, [r7, #24]
 810878e:	e7fe      	b.n	810878e <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8108790:	f7ff fc14 	bl	8107fbc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8108794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108798:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 810879a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810879c:	2b00      	cmp	r3, #0
 810879e:	d01f      	beq.n	81087e0 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 81087a0:	68b9      	ldr	r1, [r7, #8]
 81087a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 81087a4:	f000 f8f6 	bl	8108994 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 81087a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81087aa:	1e5a      	subs	r2, r3, #1
 81087ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81087ae:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 81087b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81087b2:	691b      	ldr	r3, [r3, #16]
 81087b4:	2b00      	cmp	r3, #0
 81087b6:	d00f      	beq.n	81087d8 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 81087b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81087ba:	3310      	adds	r3, #16
 81087bc:	4618      	mov	r0, r3
 81087be:	f000 fe3d 	bl	810943c <xTaskRemoveFromEventList>
 81087c2:	4603      	mov	r3, r0
 81087c4:	2b00      	cmp	r3, #0
 81087c6:	d007      	beq.n	81087d8 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 81087c8:	4b3c      	ldr	r3, [pc, #240]	; (81088bc <xQueueReceive+0x1b4>)
 81087ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81087ce:	601a      	str	r2, [r3, #0]
 81087d0:	f3bf 8f4f 	dsb	sy
 81087d4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 81087d8:	f7ff fc1e 	bl	8108018 <vPortExitCritical>
				return pdPASS;
 81087dc:	2301      	movs	r3, #1
 81087de:	e069      	b.n	81088b4 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 81087e0:	687b      	ldr	r3, [r7, #4]
 81087e2:	2b00      	cmp	r3, #0
 81087e4:	d103      	bne.n	81087ee <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 81087e6:	f7ff fc17 	bl	8108018 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 81087ea:	2300      	movs	r3, #0
 81087ec:	e062      	b.n	81088b4 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 81087ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81087f0:	2b00      	cmp	r3, #0
 81087f2:	d106      	bne.n	8108802 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 81087f4:	f107 0310 	add.w	r3, r7, #16
 81087f8:	4618      	mov	r0, r3
 81087fa:	f000 fe81 	bl	8109500 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 81087fe:	2301      	movs	r3, #1
 8108800:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8108802:	f7ff fc09 	bl	8108018 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8108806:	f000 fbfd 	bl	8109004 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 810880a:	f7ff fbd7 	bl	8107fbc <vPortEnterCritical>
 810880e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108810:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8108814:	b25b      	sxtb	r3, r3
 8108816:	f1b3 3fff 	cmp.w	r3, #4294967295
 810881a:	d103      	bne.n	8108824 <xQueueReceive+0x11c>
 810881c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810881e:	2200      	movs	r2, #0
 8108820:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8108824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108826:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810882a:	b25b      	sxtb	r3, r3
 810882c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108830:	d103      	bne.n	810883a <xQueueReceive+0x132>
 8108832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108834:	2200      	movs	r2, #0
 8108836:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810883a:	f7ff fbed 	bl	8108018 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 810883e:	1d3a      	adds	r2, r7, #4
 8108840:	f107 0310 	add.w	r3, r7, #16
 8108844:	4611      	mov	r1, r2
 8108846:	4618      	mov	r0, r3
 8108848:	f000 fe70 	bl	810952c <xTaskCheckForTimeOut>
 810884c:	4603      	mov	r3, r0
 810884e:	2b00      	cmp	r3, #0
 8108850:	d123      	bne.n	810889a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8108852:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8108854:	f000 f916 	bl	8108a84 <prvIsQueueEmpty>
 8108858:	4603      	mov	r3, r0
 810885a:	2b00      	cmp	r3, #0
 810885c:	d017      	beq.n	810888e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 810885e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108860:	3324      	adds	r3, #36	; 0x24
 8108862:	687a      	ldr	r2, [r7, #4]
 8108864:	4611      	mov	r1, r2
 8108866:	4618      	mov	r0, r3
 8108868:	f000 fd9a 	bl	81093a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 810886c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810886e:	f000 f8b7 	bl	81089e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8108872:	f000 fbd5 	bl	8109020 <xTaskResumeAll>
 8108876:	4603      	mov	r3, r0
 8108878:	2b00      	cmp	r3, #0
 810887a:	d189      	bne.n	8108790 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 810887c:	4b0f      	ldr	r3, [pc, #60]	; (81088bc <xQueueReceive+0x1b4>)
 810887e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8108882:	601a      	str	r2, [r3, #0]
 8108884:	f3bf 8f4f 	dsb	sy
 8108888:	f3bf 8f6f 	isb	sy
 810888c:	e780      	b.n	8108790 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 810888e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8108890:	f000 f8a6 	bl	81089e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8108894:	f000 fbc4 	bl	8109020 <xTaskResumeAll>
 8108898:	e77a      	b.n	8108790 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 810889a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810889c:	f000 f8a0 	bl	81089e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 81088a0:	f000 fbbe 	bl	8109020 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 81088a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 81088a6:	f000 f8ed 	bl	8108a84 <prvIsQueueEmpty>
 81088aa:	4603      	mov	r3, r0
 81088ac:	2b00      	cmp	r3, #0
 81088ae:	f43f af6f 	beq.w	8108790 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 81088b2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 81088b4:	4618      	mov	r0, r3
 81088b6:	3730      	adds	r7, #48	; 0x30
 81088b8:	46bd      	mov	sp, r7
 81088ba:	bd80      	pop	{r7, pc}
 81088bc:	e000ed04 	.word	0xe000ed04

081088c0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 81088c0:	b580      	push	{r7, lr}
 81088c2:	b086      	sub	sp, #24
 81088c4:	af00      	add	r7, sp, #0
 81088c6:	60f8      	str	r0, [r7, #12]
 81088c8:	60b9      	str	r1, [r7, #8]
 81088ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 81088cc:	2300      	movs	r3, #0
 81088ce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 81088d0:	68fb      	ldr	r3, [r7, #12]
 81088d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81088d4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 81088d6:	68fb      	ldr	r3, [r7, #12]
 81088d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81088da:	2b00      	cmp	r3, #0
 81088dc:	d10d      	bne.n	81088fa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 81088de:	68fb      	ldr	r3, [r7, #12]
 81088e0:	681b      	ldr	r3, [r3, #0]
 81088e2:	2b00      	cmp	r3, #0
 81088e4:	d14d      	bne.n	8108982 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 81088e6:	68fb      	ldr	r3, [r7, #12]
 81088e8:	689b      	ldr	r3, [r3, #8]
 81088ea:	4618      	mov	r0, r3
 81088ec:	f000 ff7a 	bl	81097e4 <xTaskPriorityDisinherit>
 81088f0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 81088f2:	68fb      	ldr	r3, [r7, #12]
 81088f4:	2200      	movs	r2, #0
 81088f6:	609a      	str	r2, [r3, #8]
 81088f8:	e043      	b.n	8108982 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 81088fa:	687b      	ldr	r3, [r7, #4]
 81088fc:	2b00      	cmp	r3, #0
 81088fe:	d119      	bne.n	8108934 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8108900:	68fb      	ldr	r3, [r7, #12]
 8108902:	6858      	ldr	r0, [r3, #4]
 8108904:	68fb      	ldr	r3, [r7, #12]
 8108906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108908:	461a      	mov	r2, r3
 810890a:	68b9      	ldr	r1, [r7, #8]
 810890c:	f001 fb9a 	bl	810a044 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8108910:	68fb      	ldr	r3, [r7, #12]
 8108912:	685a      	ldr	r2, [r3, #4]
 8108914:	68fb      	ldr	r3, [r7, #12]
 8108916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108918:	441a      	add	r2, r3
 810891a:	68fb      	ldr	r3, [r7, #12]
 810891c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 810891e:	68fb      	ldr	r3, [r7, #12]
 8108920:	685a      	ldr	r2, [r3, #4]
 8108922:	68fb      	ldr	r3, [r7, #12]
 8108924:	689b      	ldr	r3, [r3, #8]
 8108926:	429a      	cmp	r2, r3
 8108928:	d32b      	bcc.n	8108982 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 810892a:	68fb      	ldr	r3, [r7, #12]
 810892c:	681a      	ldr	r2, [r3, #0]
 810892e:	68fb      	ldr	r3, [r7, #12]
 8108930:	605a      	str	r2, [r3, #4]
 8108932:	e026      	b.n	8108982 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8108934:	68fb      	ldr	r3, [r7, #12]
 8108936:	68d8      	ldr	r0, [r3, #12]
 8108938:	68fb      	ldr	r3, [r7, #12]
 810893a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810893c:	461a      	mov	r2, r3
 810893e:	68b9      	ldr	r1, [r7, #8]
 8108940:	f001 fb80 	bl	810a044 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8108944:	68fb      	ldr	r3, [r7, #12]
 8108946:	68da      	ldr	r2, [r3, #12]
 8108948:	68fb      	ldr	r3, [r7, #12]
 810894a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810894c:	425b      	negs	r3, r3
 810894e:	441a      	add	r2, r3
 8108950:	68fb      	ldr	r3, [r7, #12]
 8108952:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8108954:	68fb      	ldr	r3, [r7, #12]
 8108956:	68da      	ldr	r2, [r3, #12]
 8108958:	68fb      	ldr	r3, [r7, #12]
 810895a:	681b      	ldr	r3, [r3, #0]
 810895c:	429a      	cmp	r2, r3
 810895e:	d207      	bcs.n	8108970 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8108960:	68fb      	ldr	r3, [r7, #12]
 8108962:	689a      	ldr	r2, [r3, #8]
 8108964:	68fb      	ldr	r3, [r7, #12]
 8108966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108968:	425b      	negs	r3, r3
 810896a:	441a      	add	r2, r3
 810896c:	68fb      	ldr	r3, [r7, #12]
 810896e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8108970:	687b      	ldr	r3, [r7, #4]
 8108972:	2b02      	cmp	r3, #2
 8108974:	d105      	bne.n	8108982 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8108976:	693b      	ldr	r3, [r7, #16]
 8108978:	2b00      	cmp	r3, #0
 810897a:	d002      	beq.n	8108982 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 810897c:	693b      	ldr	r3, [r7, #16]
 810897e:	3b01      	subs	r3, #1
 8108980:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8108982:	693b      	ldr	r3, [r7, #16]
 8108984:	1c5a      	adds	r2, r3, #1
 8108986:	68fb      	ldr	r3, [r7, #12]
 8108988:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 810898a:	697b      	ldr	r3, [r7, #20]
}
 810898c:	4618      	mov	r0, r3
 810898e:	3718      	adds	r7, #24
 8108990:	46bd      	mov	sp, r7
 8108992:	bd80      	pop	{r7, pc}

08108994 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8108994:	b580      	push	{r7, lr}
 8108996:	b082      	sub	sp, #8
 8108998:	af00      	add	r7, sp, #0
 810899a:	6078      	str	r0, [r7, #4]
 810899c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 810899e:	687b      	ldr	r3, [r7, #4]
 81089a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81089a2:	2b00      	cmp	r3, #0
 81089a4:	d018      	beq.n	81089d8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 81089a6:	687b      	ldr	r3, [r7, #4]
 81089a8:	68da      	ldr	r2, [r3, #12]
 81089aa:	687b      	ldr	r3, [r7, #4]
 81089ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81089ae:	441a      	add	r2, r3
 81089b0:	687b      	ldr	r3, [r7, #4]
 81089b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 81089b4:	687b      	ldr	r3, [r7, #4]
 81089b6:	68da      	ldr	r2, [r3, #12]
 81089b8:	687b      	ldr	r3, [r7, #4]
 81089ba:	689b      	ldr	r3, [r3, #8]
 81089bc:	429a      	cmp	r2, r3
 81089be:	d303      	bcc.n	81089c8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 81089c0:	687b      	ldr	r3, [r7, #4]
 81089c2:	681a      	ldr	r2, [r3, #0]
 81089c4:	687b      	ldr	r3, [r7, #4]
 81089c6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 81089c8:	687b      	ldr	r3, [r7, #4]
 81089ca:	68d9      	ldr	r1, [r3, #12]
 81089cc:	687b      	ldr	r3, [r7, #4]
 81089ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81089d0:	461a      	mov	r2, r3
 81089d2:	6838      	ldr	r0, [r7, #0]
 81089d4:	f001 fb36 	bl	810a044 <memcpy>
	}
}
 81089d8:	bf00      	nop
 81089da:	3708      	adds	r7, #8
 81089dc:	46bd      	mov	sp, r7
 81089de:	bd80      	pop	{r7, pc}

081089e0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 81089e0:	b580      	push	{r7, lr}
 81089e2:	b084      	sub	sp, #16
 81089e4:	af00      	add	r7, sp, #0
 81089e6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 81089e8:	f7ff fae8 	bl	8107fbc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 81089ec:	687b      	ldr	r3, [r7, #4]
 81089ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 81089f2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 81089f4:	e011      	b.n	8108a1a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 81089f6:	687b      	ldr	r3, [r7, #4]
 81089f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81089fa:	2b00      	cmp	r3, #0
 81089fc:	d012      	beq.n	8108a24 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 81089fe:	687b      	ldr	r3, [r7, #4]
 8108a00:	3324      	adds	r3, #36	; 0x24
 8108a02:	4618      	mov	r0, r3
 8108a04:	f000 fd1a 	bl	810943c <xTaskRemoveFromEventList>
 8108a08:	4603      	mov	r3, r0
 8108a0a:	2b00      	cmp	r3, #0
 8108a0c:	d001      	beq.n	8108a12 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8108a0e:	f000 fded 	bl	81095ec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8108a12:	7bfb      	ldrb	r3, [r7, #15]
 8108a14:	3b01      	subs	r3, #1
 8108a16:	b2db      	uxtb	r3, r3
 8108a18:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8108a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8108a1e:	2b00      	cmp	r3, #0
 8108a20:	dce9      	bgt.n	81089f6 <prvUnlockQueue+0x16>
 8108a22:	e000      	b.n	8108a26 <prvUnlockQueue+0x46>
					break;
 8108a24:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8108a26:	687b      	ldr	r3, [r7, #4]
 8108a28:	22ff      	movs	r2, #255	; 0xff
 8108a2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8108a2e:	f7ff faf3 	bl	8108018 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8108a32:	f7ff fac3 	bl	8107fbc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8108a36:	687b      	ldr	r3, [r7, #4]
 8108a38:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8108a3c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8108a3e:	e011      	b.n	8108a64 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8108a40:	687b      	ldr	r3, [r7, #4]
 8108a42:	691b      	ldr	r3, [r3, #16]
 8108a44:	2b00      	cmp	r3, #0
 8108a46:	d012      	beq.n	8108a6e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8108a48:	687b      	ldr	r3, [r7, #4]
 8108a4a:	3310      	adds	r3, #16
 8108a4c:	4618      	mov	r0, r3
 8108a4e:	f000 fcf5 	bl	810943c <xTaskRemoveFromEventList>
 8108a52:	4603      	mov	r3, r0
 8108a54:	2b00      	cmp	r3, #0
 8108a56:	d001      	beq.n	8108a5c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8108a58:	f000 fdc8 	bl	81095ec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8108a5c:	7bbb      	ldrb	r3, [r7, #14]
 8108a5e:	3b01      	subs	r3, #1
 8108a60:	b2db      	uxtb	r3, r3
 8108a62:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8108a64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8108a68:	2b00      	cmp	r3, #0
 8108a6a:	dce9      	bgt.n	8108a40 <prvUnlockQueue+0x60>
 8108a6c:	e000      	b.n	8108a70 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8108a6e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8108a70:	687b      	ldr	r3, [r7, #4]
 8108a72:	22ff      	movs	r2, #255	; 0xff
 8108a74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8108a78:	f7ff face 	bl	8108018 <vPortExitCritical>
}
 8108a7c:	bf00      	nop
 8108a7e:	3710      	adds	r7, #16
 8108a80:	46bd      	mov	sp, r7
 8108a82:	bd80      	pop	{r7, pc}

08108a84 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8108a84:	b580      	push	{r7, lr}
 8108a86:	b084      	sub	sp, #16
 8108a88:	af00      	add	r7, sp, #0
 8108a8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8108a8c:	f7ff fa96 	bl	8107fbc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8108a90:	687b      	ldr	r3, [r7, #4]
 8108a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108a94:	2b00      	cmp	r3, #0
 8108a96:	d102      	bne.n	8108a9e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8108a98:	2301      	movs	r3, #1
 8108a9a:	60fb      	str	r3, [r7, #12]
 8108a9c:	e001      	b.n	8108aa2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8108a9e:	2300      	movs	r3, #0
 8108aa0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8108aa2:	f7ff fab9 	bl	8108018 <vPortExitCritical>

	return xReturn;
 8108aa6:	68fb      	ldr	r3, [r7, #12]
}
 8108aa8:	4618      	mov	r0, r3
 8108aaa:	3710      	adds	r7, #16
 8108aac:	46bd      	mov	sp, r7
 8108aae:	bd80      	pop	{r7, pc}

08108ab0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8108ab0:	b580      	push	{r7, lr}
 8108ab2:	b084      	sub	sp, #16
 8108ab4:	af00      	add	r7, sp, #0
 8108ab6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8108ab8:	f7ff fa80 	bl	8107fbc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8108abc:	687b      	ldr	r3, [r7, #4]
 8108abe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8108ac0:	687b      	ldr	r3, [r7, #4]
 8108ac2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8108ac4:	429a      	cmp	r2, r3
 8108ac6:	d102      	bne.n	8108ace <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8108ac8:	2301      	movs	r3, #1
 8108aca:	60fb      	str	r3, [r7, #12]
 8108acc:	e001      	b.n	8108ad2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8108ace:	2300      	movs	r3, #0
 8108ad0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8108ad2:	f7ff faa1 	bl	8108018 <vPortExitCritical>

	return xReturn;
 8108ad6:	68fb      	ldr	r3, [r7, #12]
}
 8108ad8:	4618      	mov	r0, r3
 8108ada:	3710      	adds	r7, #16
 8108adc:	46bd      	mov	sp, r7
 8108ade:	bd80      	pop	{r7, pc}

08108ae0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8108ae0:	b480      	push	{r7}
 8108ae2:	b085      	sub	sp, #20
 8108ae4:	af00      	add	r7, sp, #0
 8108ae6:	6078      	str	r0, [r7, #4]
 8108ae8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8108aea:	2300      	movs	r3, #0
 8108aec:	60fb      	str	r3, [r7, #12]
 8108aee:	e014      	b.n	8108b1a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8108af0:	4a0e      	ldr	r2, [pc, #56]	; (8108b2c <vQueueAddToRegistry+0x4c>)
 8108af2:	68fb      	ldr	r3, [r7, #12]
 8108af4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8108af8:	2b00      	cmp	r3, #0
 8108afa:	d10b      	bne.n	8108b14 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8108afc:	490b      	ldr	r1, [pc, #44]	; (8108b2c <vQueueAddToRegistry+0x4c>)
 8108afe:	68fb      	ldr	r3, [r7, #12]
 8108b00:	683a      	ldr	r2, [r7, #0]
 8108b02:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8108b06:	4a09      	ldr	r2, [pc, #36]	; (8108b2c <vQueueAddToRegistry+0x4c>)
 8108b08:	68fb      	ldr	r3, [r7, #12]
 8108b0a:	00db      	lsls	r3, r3, #3
 8108b0c:	4413      	add	r3, r2
 8108b0e:	687a      	ldr	r2, [r7, #4]
 8108b10:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8108b12:	e005      	b.n	8108b20 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8108b14:	68fb      	ldr	r3, [r7, #12]
 8108b16:	3301      	adds	r3, #1
 8108b18:	60fb      	str	r3, [r7, #12]
 8108b1a:	68fb      	ldr	r3, [r7, #12]
 8108b1c:	2b07      	cmp	r3, #7
 8108b1e:	d9e7      	bls.n	8108af0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8108b20:	bf00      	nop
 8108b22:	3714      	adds	r7, #20
 8108b24:	46bd      	mov	sp, r7
 8108b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108b2a:	4770      	bx	lr
 8108b2c:	100054b8 	.word	0x100054b8

08108b30 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8108b30:	b580      	push	{r7, lr}
 8108b32:	b086      	sub	sp, #24
 8108b34:	af00      	add	r7, sp, #0
 8108b36:	60f8      	str	r0, [r7, #12]
 8108b38:	60b9      	str	r1, [r7, #8]
 8108b3a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8108b3c:	68fb      	ldr	r3, [r7, #12]
 8108b3e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8108b40:	f7ff fa3c 	bl	8107fbc <vPortEnterCritical>
 8108b44:	697b      	ldr	r3, [r7, #20]
 8108b46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8108b4a:	b25b      	sxtb	r3, r3
 8108b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108b50:	d103      	bne.n	8108b5a <vQueueWaitForMessageRestricted+0x2a>
 8108b52:	697b      	ldr	r3, [r7, #20]
 8108b54:	2200      	movs	r2, #0
 8108b56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8108b5a:	697b      	ldr	r3, [r7, #20]
 8108b5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8108b60:	b25b      	sxtb	r3, r3
 8108b62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108b66:	d103      	bne.n	8108b70 <vQueueWaitForMessageRestricted+0x40>
 8108b68:	697b      	ldr	r3, [r7, #20]
 8108b6a:	2200      	movs	r2, #0
 8108b6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8108b70:	f7ff fa52 	bl	8108018 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8108b74:	697b      	ldr	r3, [r7, #20]
 8108b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108b78:	2b00      	cmp	r3, #0
 8108b7a:	d106      	bne.n	8108b8a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8108b7c:	697b      	ldr	r3, [r7, #20]
 8108b7e:	3324      	adds	r3, #36	; 0x24
 8108b80:	687a      	ldr	r2, [r7, #4]
 8108b82:	68b9      	ldr	r1, [r7, #8]
 8108b84:	4618      	mov	r0, r3
 8108b86:	f000 fc2f 	bl	81093e8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8108b8a:	6978      	ldr	r0, [r7, #20]
 8108b8c:	f7ff ff28 	bl	81089e0 <prvUnlockQueue>
	}
 8108b90:	bf00      	nop
 8108b92:	3718      	adds	r7, #24
 8108b94:	46bd      	mov	sp, r7
 8108b96:	bd80      	pop	{r7, pc}

08108b98 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8108b98:	b580      	push	{r7, lr}
 8108b9a:	b08e      	sub	sp, #56	; 0x38
 8108b9c:	af04      	add	r7, sp, #16
 8108b9e:	60f8      	str	r0, [r7, #12]
 8108ba0:	60b9      	str	r1, [r7, #8]
 8108ba2:	607a      	str	r2, [r7, #4]
 8108ba4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8108ba6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108ba8:	2b00      	cmp	r3, #0
 8108baa:	d109      	bne.n	8108bc0 <xTaskCreateStatic+0x28>
 8108bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108bb0:	f383 8811 	msr	BASEPRI, r3
 8108bb4:	f3bf 8f6f 	isb	sy
 8108bb8:	f3bf 8f4f 	dsb	sy
 8108bbc:	623b      	str	r3, [r7, #32]
 8108bbe:	e7fe      	b.n	8108bbe <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8108bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108bc2:	2b00      	cmp	r3, #0
 8108bc4:	d109      	bne.n	8108bda <xTaskCreateStatic+0x42>
 8108bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108bca:	f383 8811 	msr	BASEPRI, r3
 8108bce:	f3bf 8f6f 	isb	sy
 8108bd2:	f3bf 8f4f 	dsb	sy
 8108bd6:	61fb      	str	r3, [r7, #28]
 8108bd8:	e7fe      	b.n	8108bd8 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8108bda:	235c      	movs	r3, #92	; 0x5c
 8108bdc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8108bde:	693b      	ldr	r3, [r7, #16]
 8108be0:	2b5c      	cmp	r3, #92	; 0x5c
 8108be2:	d009      	beq.n	8108bf8 <xTaskCreateStatic+0x60>
 8108be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108be8:	f383 8811 	msr	BASEPRI, r3
 8108bec:	f3bf 8f6f 	isb	sy
 8108bf0:	f3bf 8f4f 	dsb	sy
 8108bf4:	61bb      	str	r3, [r7, #24]
 8108bf6:	e7fe      	b.n	8108bf6 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8108bf8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8108bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108bfc:	2b00      	cmp	r3, #0
 8108bfe:	d01e      	beq.n	8108c3e <xTaskCreateStatic+0xa6>
 8108c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108c02:	2b00      	cmp	r3, #0
 8108c04:	d01b      	beq.n	8108c3e <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8108c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108c08:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8108c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8108c0c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8108c0e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8108c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8108c12:	2202      	movs	r2, #2
 8108c14:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8108c18:	2300      	movs	r3, #0
 8108c1a:	9303      	str	r3, [sp, #12]
 8108c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8108c1e:	9302      	str	r3, [sp, #8]
 8108c20:	f107 0314 	add.w	r3, r7, #20
 8108c24:	9301      	str	r3, [sp, #4]
 8108c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108c28:	9300      	str	r3, [sp, #0]
 8108c2a:	683b      	ldr	r3, [r7, #0]
 8108c2c:	687a      	ldr	r2, [r7, #4]
 8108c2e:	68b9      	ldr	r1, [r7, #8]
 8108c30:	68f8      	ldr	r0, [r7, #12]
 8108c32:	f000 f850 	bl	8108cd6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8108c36:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8108c38:	f000 f8dc 	bl	8108df4 <prvAddNewTaskToReadyList>
 8108c3c:	e001      	b.n	8108c42 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8108c3e:	2300      	movs	r3, #0
 8108c40:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8108c42:	697b      	ldr	r3, [r7, #20]
	}
 8108c44:	4618      	mov	r0, r3
 8108c46:	3728      	adds	r7, #40	; 0x28
 8108c48:	46bd      	mov	sp, r7
 8108c4a:	bd80      	pop	{r7, pc}

08108c4c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8108c4c:	b580      	push	{r7, lr}
 8108c4e:	b08c      	sub	sp, #48	; 0x30
 8108c50:	af04      	add	r7, sp, #16
 8108c52:	60f8      	str	r0, [r7, #12]
 8108c54:	60b9      	str	r1, [r7, #8]
 8108c56:	603b      	str	r3, [r7, #0]
 8108c58:	4613      	mov	r3, r2
 8108c5a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8108c5c:	88fb      	ldrh	r3, [r7, #6]
 8108c5e:	009b      	lsls	r3, r3, #2
 8108c60:	4618      	mov	r0, r3
 8108c62:	f7fe fdfb 	bl	810785c <pvPortMalloc>
 8108c66:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8108c68:	697b      	ldr	r3, [r7, #20]
 8108c6a:	2b00      	cmp	r3, #0
 8108c6c:	d00e      	beq.n	8108c8c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8108c6e:	205c      	movs	r0, #92	; 0x5c
 8108c70:	f7fe fdf4 	bl	810785c <pvPortMalloc>
 8108c74:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8108c76:	69fb      	ldr	r3, [r7, #28]
 8108c78:	2b00      	cmp	r3, #0
 8108c7a:	d003      	beq.n	8108c84 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8108c7c:	69fb      	ldr	r3, [r7, #28]
 8108c7e:	697a      	ldr	r2, [r7, #20]
 8108c80:	631a      	str	r2, [r3, #48]	; 0x30
 8108c82:	e005      	b.n	8108c90 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8108c84:	6978      	ldr	r0, [r7, #20]
 8108c86:	f7fe feab 	bl	81079e0 <vPortFree>
 8108c8a:	e001      	b.n	8108c90 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8108c8c:	2300      	movs	r3, #0
 8108c8e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8108c90:	69fb      	ldr	r3, [r7, #28]
 8108c92:	2b00      	cmp	r3, #0
 8108c94:	d017      	beq.n	8108cc6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8108c96:	69fb      	ldr	r3, [r7, #28]
 8108c98:	2200      	movs	r2, #0
 8108c9a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8108c9e:	88fa      	ldrh	r2, [r7, #6]
 8108ca0:	2300      	movs	r3, #0
 8108ca2:	9303      	str	r3, [sp, #12]
 8108ca4:	69fb      	ldr	r3, [r7, #28]
 8108ca6:	9302      	str	r3, [sp, #8]
 8108ca8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8108caa:	9301      	str	r3, [sp, #4]
 8108cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108cae:	9300      	str	r3, [sp, #0]
 8108cb0:	683b      	ldr	r3, [r7, #0]
 8108cb2:	68b9      	ldr	r1, [r7, #8]
 8108cb4:	68f8      	ldr	r0, [r7, #12]
 8108cb6:	f000 f80e 	bl	8108cd6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8108cba:	69f8      	ldr	r0, [r7, #28]
 8108cbc:	f000 f89a 	bl	8108df4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8108cc0:	2301      	movs	r3, #1
 8108cc2:	61bb      	str	r3, [r7, #24]
 8108cc4:	e002      	b.n	8108ccc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8108cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8108cca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8108ccc:	69bb      	ldr	r3, [r7, #24]
	}
 8108cce:	4618      	mov	r0, r3
 8108cd0:	3720      	adds	r7, #32
 8108cd2:	46bd      	mov	sp, r7
 8108cd4:	bd80      	pop	{r7, pc}

08108cd6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8108cd6:	b580      	push	{r7, lr}
 8108cd8:	b088      	sub	sp, #32
 8108cda:	af00      	add	r7, sp, #0
 8108cdc:	60f8      	str	r0, [r7, #12]
 8108cde:	60b9      	str	r1, [r7, #8]
 8108ce0:	607a      	str	r2, [r7, #4]
 8108ce2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8108ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108ce6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8108ce8:	687b      	ldr	r3, [r7, #4]
 8108cea:	009b      	lsls	r3, r3, #2
 8108cec:	461a      	mov	r2, r3
 8108cee:	21a5      	movs	r1, #165	; 0xa5
 8108cf0:	f001 f9b3 	bl	810a05a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8108cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108cf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8108cf8:	687b      	ldr	r3, [r7, #4]
 8108cfa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8108cfe:	3b01      	subs	r3, #1
 8108d00:	009b      	lsls	r3, r3, #2
 8108d02:	4413      	add	r3, r2
 8108d04:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8108d06:	69bb      	ldr	r3, [r7, #24]
 8108d08:	f023 0307 	bic.w	r3, r3, #7
 8108d0c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8108d0e:	69bb      	ldr	r3, [r7, #24]
 8108d10:	f003 0307 	and.w	r3, r3, #7
 8108d14:	2b00      	cmp	r3, #0
 8108d16:	d009      	beq.n	8108d2c <prvInitialiseNewTask+0x56>
 8108d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108d1c:	f383 8811 	msr	BASEPRI, r3
 8108d20:	f3bf 8f6f 	isb	sy
 8108d24:	f3bf 8f4f 	dsb	sy
 8108d28:	617b      	str	r3, [r7, #20]
 8108d2a:	e7fe      	b.n	8108d2a <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8108d2c:	68bb      	ldr	r3, [r7, #8]
 8108d2e:	2b00      	cmp	r3, #0
 8108d30:	d01f      	beq.n	8108d72 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8108d32:	2300      	movs	r3, #0
 8108d34:	61fb      	str	r3, [r7, #28]
 8108d36:	e012      	b.n	8108d5e <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8108d38:	68ba      	ldr	r2, [r7, #8]
 8108d3a:	69fb      	ldr	r3, [r7, #28]
 8108d3c:	4413      	add	r3, r2
 8108d3e:	7819      	ldrb	r1, [r3, #0]
 8108d40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8108d42:	69fb      	ldr	r3, [r7, #28]
 8108d44:	4413      	add	r3, r2
 8108d46:	3334      	adds	r3, #52	; 0x34
 8108d48:	460a      	mov	r2, r1
 8108d4a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8108d4c:	68ba      	ldr	r2, [r7, #8]
 8108d4e:	69fb      	ldr	r3, [r7, #28]
 8108d50:	4413      	add	r3, r2
 8108d52:	781b      	ldrb	r3, [r3, #0]
 8108d54:	2b00      	cmp	r3, #0
 8108d56:	d006      	beq.n	8108d66 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8108d58:	69fb      	ldr	r3, [r7, #28]
 8108d5a:	3301      	adds	r3, #1
 8108d5c:	61fb      	str	r3, [r7, #28]
 8108d5e:	69fb      	ldr	r3, [r7, #28]
 8108d60:	2b0f      	cmp	r3, #15
 8108d62:	d9e9      	bls.n	8108d38 <prvInitialiseNewTask+0x62>
 8108d64:	e000      	b.n	8108d68 <prvInitialiseNewTask+0x92>
			{
				break;
 8108d66:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8108d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108d6a:	2200      	movs	r2, #0
 8108d6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8108d70:	e003      	b.n	8108d7a <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8108d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108d74:	2200      	movs	r2, #0
 8108d76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8108d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108d7c:	2b37      	cmp	r3, #55	; 0x37
 8108d7e:	d901      	bls.n	8108d84 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8108d80:	2337      	movs	r3, #55	; 0x37
 8108d82:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8108d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108d86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8108d88:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8108d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108d8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8108d8e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8108d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108d92:	2200      	movs	r2, #0
 8108d94:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8108d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108d98:	3304      	adds	r3, #4
 8108d9a:	4618      	mov	r0, r3
 8108d9c:	f7fe ff54 	bl	8107c48 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8108da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108da2:	3318      	adds	r3, #24
 8108da4:	4618      	mov	r0, r3
 8108da6:	f7fe ff4f 	bl	8107c48 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8108daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108dac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8108dae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8108db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108db2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8108db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108db8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8108dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108dbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8108dbe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8108dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108dc2:	2200      	movs	r2, #0
 8108dc4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8108dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108dc8:	2200      	movs	r2, #0
 8108dca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8108dce:	683a      	ldr	r2, [r7, #0]
 8108dd0:	68f9      	ldr	r1, [r7, #12]
 8108dd2:	69b8      	ldr	r0, [r7, #24]
 8108dd4:	f7fe ffcc 	bl	8107d70 <pxPortInitialiseStack>
 8108dd8:	4602      	mov	r2, r0
 8108dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108ddc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8108dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8108de0:	2b00      	cmp	r3, #0
 8108de2:	d002      	beq.n	8108dea <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8108de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8108de6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8108de8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8108dea:	bf00      	nop
 8108dec:	3720      	adds	r7, #32
 8108dee:	46bd      	mov	sp, r7
 8108df0:	bd80      	pop	{r7, pc}
	...

08108df4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8108df4:	b580      	push	{r7, lr}
 8108df6:	b082      	sub	sp, #8
 8108df8:	af00      	add	r7, sp, #0
 8108dfa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8108dfc:	f7ff f8de 	bl	8107fbc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8108e00:	4b2d      	ldr	r3, [pc, #180]	; (8108eb8 <prvAddNewTaskToReadyList+0xc4>)
 8108e02:	681b      	ldr	r3, [r3, #0]
 8108e04:	3301      	adds	r3, #1
 8108e06:	4a2c      	ldr	r2, [pc, #176]	; (8108eb8 <prvAddNewTaskToReadyList+0xc4>)
 8108e08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8108e0a:	4b2c      	ldr	r3, [pc, #176]	; (8108ebc <prvAddNewTaskToReadyList+0xc8>)
 8108e0c:	681b      	ldr	r3, [r3, #0]
 8108e0e:	2b00      	cmp	r3, #0
 8108e10:	d109      	bne.n	8108e26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8108e12:	4a2a      	ldr	r2, [pc, #168]	; (8108ebc <prvAddNewTaskToReadyList+0xc8>)
 8108e14:	687b      	ldr	r3, [r7, #4]
 8108e16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8108e18:	4b27      	ldr	r3, [pc, #156]	; (8108eb8 <prvAddNewTaskToReadyList+0xc4>)
 8108e1a:	681b      	ldr	r3, [r3, #0]
 8108e1c:	2b01      	cmp	r3, #1
 8108e1e:	d110      	bne.n	8108e42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8108e20:	f000 fc08 	bl	8109634 <prvInitialiseTaskLists>
 8108e24:	e00d      	b.n	8108e42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8108e26:	4b26      	ldr	r3, [pc, #152]	; (8108ec0 <prvAddNewTaskToReadyList+0xcc>)
 8108e28:	681b      	ldr	r3, [r3, #0]
 8108e2a:	2b00      	cmp	r3, #0
 8108e2c:	d109      	bne.n	8108e42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8108e2e:	4b23      	ldr	r3, [pc, #140]	; (8108ebc <prvAddNewTaskToReadyList+0xc8>)
 8108e30:	681b      	ldr	r3, [r3, #0]
 8108e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8108e34:	687b      	ldr	r3, [r7, #4]
 8108e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108e38:	429a      	cmp	r2, r3
 8108e3a:	d802      	bhi.n	8108e42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8108e3c:	4a1f      	ldr	r2, [pc, #124]	; (8108ebc <prvAddNewTaskToReadyList+0xc8>)
 8108e3e:	687b      	ldr	r3, [r7, #4]
 8108e40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8108e42:	4b20      	ldr	r3, [pc, #128]	; (8108ec4 <prvAddNewTaskToReadyList+0xd0>)
 8108e44:	681b      	ldr	r3, [r3, #0]
 8108e46:	3301      	adds	r3, #1
 8108e48:	4a1e      	ldr	r2, [pc, #120]	; (8108ec4 <prvAddNewTaskToReadyList+0xd0>)
 8108e4a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8108e4c:	4b1d      	ldr	r3, [pc, #116]	; (8108ec4 <prvAddNewTaskToReadyList+0xd0>)
 8108e4e:	681a      	ldr	r2, [r3, #0]
 8108e50:	687b      	ldr	r3, [r7, #4]
 8108e52:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8108e54:	687b      	ldr	r3, [r7, #4]
 8108e56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8108e58:	4b1b      	ldr	r3, [pc, #108]	; (8108ec8 <prvAddNewTaskToReadyList+0xd4>)
 8108e5a:	681b      	ldr	r3, [r3, #0]
 8108e5c:	429a      	cmp	r2, r3
 8108e5e:	d903      	bls.n	8108e68 <prvAddNewTaskToReadyList+0x74>
 8108e60:	687b      	ldr	r3, [r7, #4]
 8108e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108e64:	4a18      	ldr	r2, [pc, #96]	; (8108ec8 <prvAddNewTaskToReadyList+0xd4>)
 8108e66:	6013      	str	r3, [r2, #0]
 8108e68:	687b      	ldr	r3, [r7, #4]
 8108e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8108e6c:	4613      	mov	r3, r2
 8108e6e:	009b      	lsls	r3, r3, #2
 8108e70:	4413      	add	r3, r2
 8108e72:	009b      	lsls	r3, r3, #2
 8108e74:	4a15      	ldr	r2, [pc, #84]	; (8108ecc <prvAddNewTaskToReadyList+0xd8>)
 8108e76:	441a      	add	r2, r3
 8108e78:	687b      	ldr	r3, [r7, #4]
 8108e7a:	3304      	adds	r3, #4
 8108e7c:	4619      	mov	r1, r3
 8108e7e:	4610      	mov	r0, r2
 8108e80:	f7fe feef 	bl	8107c62 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8108e84:	f7ff f8c8 	bl	8108018 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8108e88:	4b0d      	ldr	r3, [pc, #52]	; (8108ec0 <prvAddNewTaskToReadyList+0xcc>)
 8108e8a:	681b      	ldr	r3, [r3, #0]
 8108e8c:	2b00      	cmp	r3, #0
 8108e8e:	d00e      	beq.n	8108eae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8108e90:	4b0a      	ldr	r3, [pc, #40]	; (8108ebc <prvAddNewTaskToReadyList+0xc8>)
 8108e92:	681b      	ldr	r3, [r3, #0]
 8108e94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8108e96:	687b      	ldr	r3, [r7, #4]
 8108e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108e9a:	429a      	cmp	r2, r3
 8108e9c:	d207      	bcs.n	8108eae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8108e9e:	4b0c      	ldr	r3, [pc, #48]	; (8108ed0 <prvAddNewTaskToReadyList+0xdc>)
 8108ea0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8108ea4:	601a      	str	r2, [r3, #0]
 8108ea6:	f3bf 8f4f 	dsb	sy
 8108eaa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8108eae:	bf00      	nop
 8108eb0:	3708      	adds	r7, #8
 8108eb2:	46bd      	mov	sp, r7
 8108eb4:	bd80      	pop	{r7, pc}
 8108eb6:	bf00      	nop
 8108eb8:	100049d4 	.word	0x100049d4
 8108ebc:	10004500 	.word	0x10004500
 8108ec0:	100049e0 	.word	0x100049e0
 8108ec4:	100049f0 	.word	0x100049f0
 8108ec8:	100049dc 	.word	0x100049dc
 8108ecc:	10004504 	.word	0x10004504
 8108ed0:	e000ed04 	.word	0xe000ed04

08108ed4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8108ed4:	b580      	push	{r7, lr}
 8108ed6:	b084      	sub	sp, #16
 8108ed8:	af00      	add	r7, sp, #0
 8108eda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8108edc:	2300      	movs	r3, #0
 8108ede:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8108ee0:	687b      	ldr	r3, [r7, #4]
 8108ee2:	2b00      	cmp	r3, #0
 8108ee4:	d016      	beq.n	8108f14 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8108ee6:	4b13      	ldr	r3, [pc, #76]	; (8108f34 <vTaskDelay+0x60>)
 8108ee8:	681b      	ldr	r3, [r3, #0]
 8108eea:	2b00      	cmp	r3, #0
 8108eec:	d009      	beq.n	8108f02 <vTaskDelay+0x2e>
 8108eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108ef2:	f383 8811 	msr	BASEPRI, r3
 8108ef6:	f3bf 8f6f 	isb	sy
 8108efa:	f3bf 8f4f 	dsb	sy
 8108efe:	60bb      	str	r3, [r7, #8]
 8108f00:	e7fe      	b.n	8108f00 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8108f02:	f000 f87f 	bl	8109004 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8108f06:	2100      	movs	r1, #0
 8108f08:	6878      	ldr	r0, [r7, #4]
 8108f0a:	f000 fcd7 	bl	81098bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8108f0e:	f000 f887 	bl	8109020 <xTaskResumeAll>
 8108f12:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8108f14:	68fb      	ldr	r3, [r7, #12]
 8108f16:	2b00      	cmp	r3, #0
 8108f18:	d107      	bne.n	8108f2a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8108f1a:	4b07      	ldr	r3, [pc, #28]	; (8108f38 <vTaskDelay+0x64>)
 8108f1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8108f20:	601a      	str	r2, [r3, #0]
 8108f22:	f3bf 8f4f 	dsb	sy
 8108f26:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8108f2a:	bf00      	nop
 8108f2c:	3710      	adds	r7, #16
 8108f2e:	46bd      	mov	sp, r7
 8108f30:	bd80      	pop	{r7, pc}
 8108f32:	bf00      	nop
 8108f34:	100049fc 	.word	0x100049fc
 8108f38:	e000ed04 	.word	0xe000ed04

08108f3c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8108f3c:	b580      	push	{r7, lr}
 8108f3e:	b08a      	sub	sp, #40	; 0x28
 8108f40:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8108f42:	2300      	movs	r3, #0
 8108f44:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8108f46:	2300      	movs	r3, #0
 8108f48:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8108f4a:	463a      	mov	r2, r7
 8108f4c:	1d39      	adds	r1, r7, #4
 8108f4e:	f107 0308 	add.w	r3, r7, #8
 8108f52:	4618      	mov	r0, r3
 8108f54:	f7fe fc4e 	bl	81077f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8108f58:	6839      	ldr	r1, [r7, #0]
 8108f5a:	687b      	ldr	r3, [r7, #4]
 8108f5c:	68ba      	ldr	r2, [r7, #8]
 8108f5e:	9202      	str	r2, [sp, #8]
 8108f60:	9301      	str	r3, [sp, #4]
 8108f62:	2300      	movs	r3, #0
 8108f64:	9300      	str	r3, [sp, #0]
 8108f66:	2300      	movs	r3, #0
 8108f68:	460a      	mov	r2, r1
 8108f6a:	4920      	ldr	r1, [pc, #128]	; (8108fec <vTaskStartScheduler+0xb0>)
 8108f6c:	4820      	ldr	r0, [pc, #128]	; (8108ff0 <vTaskStartScheduler+0xb4>)
 8108f6e:	f7ff fe13 	bl	8108b98 <xTaskCreateStatic>
 8108f72:	4602      	mov	r2, r0
 8108f74:	4b1f      	ldr	r3, [pc, #124]	; (8108ff4 <vTaskStartScheduler+0xb8>)
 8108f76:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8108f78:	4b1e      	ldr	r3, [pc, #120]	; (8108ff4 <vTaskStartScheduler+0xb8>)
 8108f7a:	681b      	ldr	r3, [r3, #0]
 8108f7c:	2b00      	cmp	r3, #0
 8108f7e:	d002      	beq.n	8108f86 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8108f80:	2301      	movs	r3, #1
 8108f82:	617b      	str	r3, [r7, #20]
 8108f84:	e001      	b.n	8108f8a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8108f86:	2300      	movs	r3, #0
 8108f88:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8108f8a:	697b      	ldr	r3, [r7, #20]
 8108f8c:	2b01      	cmp	r3, #1
 8108f8e:	d102      	bne.n	8108f96 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8108f90:	f000 fce8 	bl	8109964 <xTimerCreateTimerTask>
 8108f94:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8108f96:	697b      	ldr	r3, [r7, #20]
 8108f98:	2b01      	cmp	r3, #1
 8108f9a:	d115      	bne.n	8108fc8 <vTaskStartScheduler+0x8c>
 8108f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108fa0:	f383 8811 	msr	BASEPRI, r3
 8108fa4:	f3bf 8f6f 	isb	sy
 8108fa8:	f3bf 8f4f 	dsb	sy
 8108fac:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8108fae:	4b12      	ldr	r3, [pc, #72]	; (8108ff8 <vTaskStartScheduler+0xbc>)
 8108fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8108fb4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8108fb6:	4b11      	ldr	r3, [pc, #68]	; (8108ffc <vTaskStartScheduler+0xc0>)
 8108fb8:	2201      	movs	r2, #1
 8108fba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8108fbc:	4b10      	ldr	r3, [pc, #64]	; (8109000 <vTaskStartScheduler+0xc4>)
 8108fbe:	2200      	movs	r2, #0
 8108fc0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8108fc2:	f7fe ff5d 	bl	8107e80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8108fc6:	e00d      	b.n	8108fe4 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8108fc8:	697b      	ldr	r3, [r7, #20]
 8108fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108fce:	d109      	bne.n	8108fe4 <vTaskStartScheduler+0xa8>
 8108fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8108fd4:	f383 8811 	msr	BASEPRI, r3
 8108fd8:	f3bf 8f6f 	isb	sy
 8108fdc:	f3bf 8f4f 	dsb	sy
 8108fe0:	60fb      	str	r3, [r7, #12]
 8108fe2:	e7fe      	b.n	8108fe2 <vTaskStartScheduler+0xa6>
}
 8108fe4:	bf00      	nop
 8108fe6:	3718      	adds	r7, #24
 8108fe8:	46bd      	mov	sp, r7
 8108fea:	bd80      	pop	{r7, pc}
 8108fec:	0810bb20 	.word	0x0810bb20
 8108ff0:	08109605 	.word	0x08109605
 8108ff4:	100049f8 	.word	0x100049f8
 8108ff8:	100049f4 	.word	0x100049f4
 8108ffc:	100049e0 	.word	0x100049e0
 8109000:	100049d8 	.word	0x100049d8

08109004 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8109004:	b480      	push	{r7}
 8109006:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8109008:	4b04      	ldr	r3, [pc, #16]	; (810901c <vTaskSuspendAll+0x18>)
 810900a:	681b      	ldr	r3, [r3, #0]
 810900c:	3301      	adds	r3, #1
 810900e:	4a03      	ldr	r2, [pc, #12]	; (810901c <vTaskSuspendAll+0x18>)
 8109010:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8109012:	bf00      	nop
 8109014:	46bd      	mov	sp, r7
 8109016:	f85d 7b04 	ldr.w	r7, [sp], #4
 810901a:	4770      	bx	lr
 810901c:	100049fc 	.word	0x100049fc

08109020 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8109020:	b580      	push	{r7, lr}
 8109022:	b084      	sub	sp, #16
 8109024:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8109026:	2300      	movs	r3, #0
 8109028:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 810902a:	2300      	movs	r3, #0
 810902c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 810902e:	4b41      	ldr	r3, [pc, #260]	; (8109134 <xTaskResumeAll+0x114>)
 8109030:	681b      	ldr	r3, [r3, #0]
 8109032:	2b00      	cmp	r3, #0
 8109034:	d109      	bne.n	810904a <xTaskResumeAll+0x2a>
 8109036:	f04f 0350 	mov.w	r3, #80	; 0x50
 810903a:	f383 8811 	msr	BASEPRI, r3
 810903e:	f3bf 8f6f 	isb	sy
 8109042:	f3bf 8f4f 	dsb	sy
 8109046:	603b      	str	r3, [r7, #0]
 8109048:	e7fe      	b.n	8109048 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 810904a:	f7fe ffb7 	bl	8107fbc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 810904e:	4b39      	ldr	r3, [pc, #228]	; (8109134 <xTaskResumeAll+0x114>)
 8109050:	681b      	ldr	r3, [r3, #0]
 8109052:	3b01      	subs	r3, #1
 8109054:	4a37      	ldr	r2, [pc, #220]	; (8109134 <xTaskResumeAll+0x114>)
 8109056:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8109058:	4b36      	ldr	r3, [pc, #216]	; (8109134 <xTaskResumeAll+0x114>)
 810905a:	681b      	ldr	r3, [r3, #0]
 810905c:	2b00      	cmp	r3, #0
 810905e:	d162      	bne.n	8109126 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8109060:	4b35      	ldr	r3, [pc, #212]	; (8109138 <xTaskResumeAll+0x118>)
 8109062:	681b      	ldr	r3, [r3, #0]
 8109064:	2b00      	cmp	r3, #0
 8109066:	d05e      	beq.n	8109126 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8109068:	e02f      	b.n	81090ca <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810906a:	4b34      	ldr	r3, [pc, #208]	; (810913c <xTaskResumeAll+0x11c>)
 810906c:	68db      	ldr	r3, [r3, #12]
 810906e:	68db      	ldr	r3, [r3, #12]
 8109070:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8109072:	68fb      	ldr	r3, [r7, #12]
 8109074:	3318      	adds	r3, #24
 8109076:	4618      	mov	r0, r3
 8109078:	f7fe fe50 	bl	8107d1c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810907c:	68fb      	ldr	r3, [r7, #12]
 810907e:	3304      	adds	r3, #4
 8109080:	4618      	mov	r0, r3
 8109082:	f7fe fe4b 	bl	8107d1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8109086:	68fb      	ldr	r3, [r7, #12]
 8109088:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810908a:	4b2d      	ldr	r3, [pc, #180]	; (8109140 <xTaskResumeAll+0x120>)
 810908c:	681b      	ldr	r3, [r3, #0]
 810908e:	429a      	cmp	r2, r3
 8109090:	d903      	bls.n	810909a <xTaskResumeAll+0x7a>
 8109092:	68fb      	ldr	r3, [r7, #12]
 8109094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109096:	4a2a      	ldr	r2, [pc, #168]	; (8109140 <xTaskResumeAll+0x120>)
 8109098:	6013      	str	r3, [r2, #0]
 810909a:	68fb      	ldr	r3, [r7, #12]
 810909c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810909e:	4613      	mov	r3, r2
 81090a0:	009b      	lsls	r3, r3, #2
 81090a2:	4413      	add	r3, r2
 81090a4:	009b      	lsls	r3, r3, #2
 81090a6:	4a27      	ldr	r2, [pc, #156]	; (8109144 <xTaskResumeAll+0x124>)
 81090a8:	441a      	add	r2, r3
 81090aa:	68fb      	ldr	r3, [r7, #12]
 81090ac:	3304      	adds	r3, #4
 81090ae:	4619      	mov	r1, r3
 81090b0:	4610      	mov	r0, r2
 81090b2:	f7fe fdd6 	bl	8107c62 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 81090b6:	68fb      	ldr	r3, [r7, #12]
 81090b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81090ba:	4b23      	ldr	r3, [pc, #140]	; (8109148 <xTaskResumeAll+0x128>)
 81090bc:	681b      	ldr	r3, [r3, #0]
 81090be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81090c0:	429a      	cmp	r2, r3
 81090c2:	d302      	bcc.n	81090ca <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 81090c4:	4b21      	ldr	r3, [pc, #132]	; (810914c <xTaskResumeAll+0x12c>)
 81090c6:	2201      	movs	r2, #1
 81090c8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 81090ca:	4b1c      	ldr	r3, [pc, #112]	; (810913c <xTaskResumeAll+0x11c>)
 81090cc:	681b      	ldr	r3, [r3, #0]
 81090ce:	2b00      	cmp	r3, #0
 81090d0:	d1cb      	bne.n	810906a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 81090d2:	68fb      	ldr	r3, [r7, #12]
 81090d4:	2b00      	cmp	r3, #0
 81090d6:	d001      	beq.n	81090dc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 81090d8:	f000 fb46 	bl	8109768 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 81090dc:	4b1c      	ldr	r3, [pc, #112]	; (8109150 <xTaskResumeAll+0x130>)
 81090de:	681b      	ldr	r3, [r3, #0]
 81090e0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 81090e2:	687b      	ldr	r3, [r7, #4]
 81090e4:	2b00      	cmp	r3, #0
 81090e6:	d010      	beq.n	810910a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 81090e8:	f000 f846 	bl	8109178 <xTaskIncrementTick>
 81090ec:	4603      	mov	r3, r0
 81090ee:	2b00      	cmp	r3, #0
 81090f0:	d002      	beq.n	81090f8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 81090f2:	4b16      	ldr	r3, [pc, #88]	; (810914c <xTaskResumeAll+0x12c>)
 81090f4:	2201      	movs	r2, #1
 81090f6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 81090f8:	687b      	ldr	r3, [r7, #4]
 81090fa:	3b01      	subs	r3, #1
 81090fc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 81090fe:	687b      	ldr	r3, [r7, #4]
 8109100:	2b00      	cmp	r3, #0
 8109102:	d1f1      	bne.n	81090e8 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8109104:	4b12      	ldr	r3, [pc, #72]	; (8109150 <xTaskResumeAll+0x130>)
 8109106:	2200      	movs	r2, #0
 8109108:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 810910a:	4b10      	ldr	r3, [pc, #64]	; (810914c <xTaskResumeAll+0x12c>)
 810910c:	681b      	ldr	r3, [r3, #0]
 810910e:	2b00      	cmp	r3, #0
 8109110:	d009      	beq.n	8109126 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8109112:	2301      	movs	r3, #1
 8109114:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8109116:	4b0f      	ldr	r3, [pc, #60]	; (8109154 <xTaskResumeAll+0x134>)
 8109118:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810911c:	601a      	str	r2, [r3, #0]
 810911e:	f3bf 8f4f 	dsb	sy
 8109122:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8109126:	f7fe ff77 	bl	8108018 <vPortExitCritical>

	return xAlreadyYielded;
 810912a:	68bb      	ldr	r3, [r7, #8]
}
 810912c:	4618      	mov	r0, r3
 810912e:	3710      	adds	r7, #16
 8109130:	46bd      	mov	sp, r7
 8109132:	bd80      	pop	{r7, pc}
 8109134:	100049fc 	.word	0x100049fc
 8109138:	100049d4 	.word	0x100049d4
 810913c:	10004994 	.word	0x10004994
 8109140:	100049dc 	.word	0x100049dc
 8109144:	10004504 	.word	0x10004504
 8109148:	10004500 	.word	0x10004500
 810914c:	100049e8 	.word	0x100049e8
 8109150:	100049e4 	.word	0x100049e4
 8109154:	e000ed04 	.word	0xe000ed04

08109158 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8109158:	b480      	push	{r7}
 810915a:	b083      	sub	sp, #12
 810915c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 810915e:	4b05      	ldr	r3, [pc, #20]	; (8109174 <xTaskGetTickCount+0x1c>)
 8109160:	681b      	ldr	r3, [r3, #0]
 8109162:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8109164:	687b      	ldr	r3, [r7, #4]
}
 8109166:	4618      	mov	r0, r3
 8109168:	370c      	adds	r7, #12
 810916a:	46bd      	mov	sp, r7
 810916c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109170:	4770      	bx	lr
 8109172:	bf00      	nop
 8109174:	100049d8 	.word	0x100049d8

08109178 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8109178:	b580      	push	{r7, lr}
 810917a:	b086      	sub	sp, #24
 810917c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 810917e:	2300      	movs	r3, #0
 8109180:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8109182:	4b4e      	ldr	r3, [pc, #312]	; (81092bc <xTaskIncrementTick+0x144>)
 8109184:	681b      	ldr	r3, [r3, #0]
 8109186:	2b00      	cmp	r3, #0
 8109188:	f040 8088 	bne.w	810929c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 810918c:	4b4c      	ldr	r3, [pc, #304]	; (81092c0 <xTaskIncrementTick+0x148>)
 810918e:	681b      	ldr	r3, [r3, #0]
 8109190:	3301      	adds	r3, #1
 8109192:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8109194:	4a4a      	ldr	r2, [pc, #296]	; (81092c0 <xTaskIncrementTick+0x148>)
 8109196:	693b      	ldr	r3, [r7, #16]
 8109198:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 810919a:	693b      	ldr	r3, [r7, #16]
 810919c:	2b00      	cmp	r3, #0
 810919e:	d11f      	bne.n	81091e0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 81091a0:	4b48      	ldr	r3, [pc, #288]	; (81092c4 <xTaskIncrementTick+0x14c>)
 81091a2:	681b      	ldr	r3, [r3, #0]
 81091a4:	681b      	ldr	r3, [r3, #0]
 81091a6:	2b00      	cmp	r3, #0
 81091a8:	d009      	beq.n	81091be <xTaskIncrementTick+0x46>
 81091aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 81091ae:	f383 8811 	msr	BASEPRI, r3
 81091b2:	f3bf 8f6f 	isb	sy
 81091b6:	f3bf 8f4f 	dsb	sy
 81091ba:	603b      	str	r3, [r7, #0]
 81091bc:	e7fe      	b.n	81091bc <xTaskIncrementTick+0x44>
 81091be:	4b41      	ldr	r3, [pc, #260]	; (81092c4 <xTaskIncrementTick+0x14c>)
 81091c0:	681b      	ldr	r3, [r3, #0]
 81091c2:	60fb      	str	r3, [r7, #12]
 81091c4:	4b40      	ldr	r3, [pc, #256]	; (81092c8 <xTaskIncrementTick+0x150>)
 81091c6:	681b      	ldr	r3, [r3, #0]
 81091c8:	4a3e      	ldr	r2, [pc, #248]	; (81092c4 <xTaskIncrementTick+0x14c>)
 81091ca:	6013      	str	r3, [r2, #0]
 81091cc:	4a3e      	ldr	r2, [pc, #248]	; (81092c8 <xTaskIncrementTick+0x150>)
 81091ce:	68fb      	ldr	r3, [r7, #12]
 81091d0:	6013      	str	r3, [r2, #0]
 81091d2:	4b3e      	ldr	r3, [pc, #248]	; (81092cc <xTaskIncrementTick+0x154>)
 81091d4:	681b      	ldr	r3, [r3, #0]
 81091d6:	3301      	adds	r3, #1
 81091d8:	4a3c      	ldr	r2, [pc, #240]	; (81092cc <xTaskIncrementTick+0x154>)
 81091da:	6013      	str	r3, [r2, #0]
 81091dc:	f000 fac4 	bl	8109768 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 81091e0:	4b3b      	ldr	r3, [pc, #236]	; (81092d0 <xTaskIncrementTick+0x158>)
 81091e2:	681b      	ldr	r3, [r3, #0]
 81091e4:	693a      	ldr	r2, [r7, #16]
 81091e6:	429a      	cmp	r2, r3
 81091e8:	d349      	bcc.n	810927e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 81091ea:	4b36      	ldr	r3, [pc, #216]	; (81092c4 <xTaskIncrementTick+0x14c>)
 81091ec:	681b      	ldr	r3, [r3, #0]
 81091ee:	681b      	ldr	r3, [r3, #0]
 81091f0:	2b00      	cmp	r3, #0
 81091f2:	d104      	bne.n	81091fe <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 81091f4:	4b36      	ldr	r3, [pc, #216]	; (81092d0 <xTaskIncrementTick+0x158>)
 81091f6:	f04f 32ff 	mov.w	r2, #4294967295
 81091fa:	601a      	str	r2, [r3, #0]
					break;
 81091fc:	e03f      	b.n	810927e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81091fe:	4b31      	ldr	r3, [pc, #196]	; (81092c4 <xTaskIncrementTick+0x14c>)
 8109200:	681b      	ldr	r3, [r3, #0]
 8109202:	68db      	ldr	r3, [r3, #12]
 8109204:	68db      	ldr	r3, [r3, #12]
 8109206:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8109208:	68bb      	ldr	r3, [r7, #8]
 810920a:	685b      	ldr	r3, [r3, #4]
 810920c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 810920e:	693a      	ldr	r2, [r7, #16]
 8109210:	687b      	ldr	r3, [r7, #4]
 8109212:	429a      	cmp	r2, r3
 8109214:	d203      	bcs.n	810921e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8109216:	4a2e      	ldr	r2, [pc, #184]	; (81092d0 <xTaskIncrementTick+0x158>)
 8109218:	687b      	ldr	r3, [r7, #4]
 810921a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 810921c:	e02f      	b.n	810927e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810921e:	68bb      	ldr	r3, [r7, #8]
 8109220:	3304      	adds	r3, #4
 8109222:	4618      	mov	r0, r3
 8109224:	f7fe fd7a 	bl	8107d1c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8109228:	68bb      	ldr	r3, [r7, #8]
 810922a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810922c:	2b00      	cmp	r3, #0
 810922e:	d004      	beq.n	810923a <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8109230:	68bb      	ldr	r3, [r7, #8]
 8109232:	3318      	adds	r3, #24
 8109234:	4618      	mov	r0, r3
 8109236:	f7fe fd71 	bl	8107d1c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 810923a:	68bb      	ldr	r3, [r7, #8]
 810923c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810923e:	4b25      	ldr	r3, [pc, #148]	; (81092d4 <xTaskIncrementTick+0x15c>)
 8109240:	681b      	ldr	r3, [r3, #0]
 8109242:	429a      	cmp	r2, r3
 8109244:	d903      	bls.n	810924e <xTaskIncrementTick+0xd6>
 8109246:	68bb      	ldr	r3, [r7, #8]
 8109248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810924a:	4a22      	ldr	r2, [pc, #136]	; (81092d4 <xTaskIncrementTick+0x15c>)
 810924c:	6013      	str	r3, [r2, #0]
 810924e:	68bb      	ldr	r3, [r7, #8]
 8109250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8109252:	4613      	mov	r3, r2
 8109254:	009b      	lsls	r3, r3, #2
 8109256:	4413      	add	r3, r2
 8109258:	009b      	lsls	r3, r3, #2
 810925a:	4a1f      	ldr	r2, [pc, #124]	; (81092d8 <xTaskIncrementTick+0x160>)
 810925c:	441a      	add	r2, r3
 810925e:	68bb      	ldr	r3, [r7, #8]
 8109260:	3304      	adds	r3, #4
 8109262:	4619      	mov	r1, r3
 8109264:	4610      	mov	r0, r2
 8109266:	f7fe fcfc 	bl	8107c62 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 810926a:	68bb      	ldr	r3, [r7, #8]
 810926c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810926e:	4b1b      	ldr	r3, [pc, #108]	; (81092dc <xTaskIncrementTick+0x164>)
 8109270:	681b      	ldr	r3, [r3, #0]
 8109272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109274:	429a      	cmp	r2, r3
 8109276:	d3b8      	bcc.n	81091ea <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8109278:	2301      	movs	r3, #1
 810927a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810927c:	e7b5      	b.n	81091ea <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 810927e:	4b17      	ldr	r3, [pc, #92]	; (81092dc <xTaskIncrementTick+0x164>)
 8109280:	681b      	ldr	r3, [r3, #0]
 8109282:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8109284:	4914      	ldr	r1, [pc, #80]	; (81092d8 <xTaskIncrementTick+0x160>)
 8109286:	4613      	mov	r3, r2
 8109288:	009b      	lsls	r3, r3, #2
 810928a:	4413      	add	r3, r2
 810928c:	009b      	lsls	r3, r3, #2
 810928e:	440b      	add	r3, r1
 8109290:	681b      	ldr	r3, [r3, #0]
 8109292:	2b01      	cmp	r3, #1
 8109294:	d907      	bls.n	81092a6 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8109296:	2301      	movs	r3, #1
 8109298:	617b      	str	r3, [r7, #20]
 810929a:	e004      	b.n	81092a6 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 810929c:	4b10      	ldr	r3, [pc, #64]	; (81092e0 <xTaskIncrementTick+0x168>)
 810929e:	681b      	ldr	r3, [r3, #0]
 81092a0:	3301      	adds	r3, #1
 81092a2:	4a0f      	ldr	r2, [pc, #60]	; (81092e0 <xTaskIncrementTick+0x168>)
 81092a4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 81092a6:	4b0f      	ldr	r3, [pc, #60]	; (81092e4 <xTaskIncrementTick+0x16c>)
 81092a8:	681b      	ldr	r3, [r3, #0]
 81092aa:	2b00      	cmp	r3, #0
 81092ac:	d001      	beq.n	81092b2 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 81092ae:	2301      	movs	r3, #1
 81092b0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 81092b2:	697b      	ldr	r3, [r7, #20]
}
 81092b4:	4618      	mov	r0, r3
 81092b6:	3718      	adds	r7, #24
 81092b8:	46bd      	mov	sp, r7
 81092ba:	bd80      	pop	{r7, pc}
 81092bc:	100049fc 	.word	0x100049fc
 81092c0:	100049d8 	.word	0x100049d8
 81092c4:	1000498c 	.word	0x1000498c
 81092c8:	10004990 	.word	0x10004990
 81092cc:	100049ec 	.word	0x100049ec
 81092d0:	100049f4 	.word	0x100049f4
 81092d4:	100049dc 	.word	0x100049dc
 81092d8:	10004504 	.word	0x10004504
 81092dc:	10004500 	.word	0x10004500
 81092e0:	100049e4 	.word	0x100049e4
 81092e4:	100049e8 	.word	0x100049e8

081092e8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 81092e8:	b480      	push	{r7}
 81092ea:	b085      	sub	sp, #20
 81092ec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 81092ee:	4b27      	ldr	r3, [pc, #156]	; (810938c <vTaskSwitchContext+0xa4>)
 81092f0:	681b      	ldr	r3, [r3, #0]
 81092f2:	2b00      	cmp	r3, #0
 81092f4:	d003      	beq.n	81092fe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 81092f6:	4b26      	ldr	r3, [pc, #152]	; (8109390 <vTaskSwitchContext+0xa8>)
 81092f8:	2201      	movs	r2, #1
 81092fa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 81092fc:	e040      	b.n	8109380 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 81092fe:	4b24      	ldr	r3, [pc, #144]	; (8109390 <vTaskSwitchContext+0xa8>)
 8109300:	2200      	movs	r2, #0
 8109302:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8109304:	4b23      	ldr	r3, [pc, #140]	; (8109394 <vTaskSwitchContext+0xac>)
 8109306:	681b      	ldr	r3, [r3, #0]
 8109308:	60fb      	str	r3, [r7, #12]
 810930a:	e00f      	b.n	810932c <vTaskSwitchContext+0x44>
 810930c:	68fb      	ldr	r3, [r7, #12]
 810930e:	2b00      	cmp	r3, #0
 8109310:	d109      	bne.n	8109326 <vTaskSwitchContext+0x3e>
 8109312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109316:	f383 8811 	msr	BASEPRI, r3
 810931a:	f3bf 8f6f 	isb	sy
 810931e:	f3bf 8f4f 	dsb	sy
 8109322:	607b      	str	r3, [r7, #4]
 8109324:	e7fe      	b.n	8109324 <vTaskSwitchContext+0x3c>
 8109326:	68fb      	ldr	r3, [r7, #12]
 8109328:	3b01      	subs	r3, #1
 810932a:	60fb      	str	r3, [r7, #12]
 810932c:	491a      	ldr	r1, [pc, #104]	; (8109398 <vTaskSwitchContext+0xb0>)
 810932e:	68fa      	ldr	r2, [r7, #12]
 8109330:	4613      	mov	r3, r2
 8109332:	009b      	lsls	r3, r3, #2
 8109334:	4413      	add	r3, r2
 8109336:	009b      	lsls	r3, r3, #2
 8109338:	440b      	add	r3, r1
 810933a:	681b      	ldr	r3, [r3, #0]
 810933c:	2b00      	cmp	r3, #0
 810933e:	d0e5      	beq.n	810930c <vTaskSwitchContext+0x24>
 8109340:	68fa      	ldr	r2, [r7, #12]
 8109342:	4613      	mov	r3, r2
 8109344:	009b      	lsls	r3, r3, #2
 8109346:	4413      	add	r3, r2
 8109348:	009b      	lsls	r3, r3, #2
 810934a:	4a13      	ldr	r2, [pc, #76]	; (8109398 <vTaskSwitchContext+0xb0>)
 810934c:	4413      	add	r3, r2
 810934e:	60bb      	str	r3, [r7, #8]
 8109350:	68bb      	ldr	r3, [r7, #8]
 8109352:	685b      	ldr	r3, [r3, #4]
 8109354:	685a      	ldr	r2, [r3, #4]
 8109356:	68bb      	ldr	r3, [r7, #8]
 8109358:	605a      	str	r2, [r3, #4]
 810935a:	68bb      	ldr	r3, [r7, #8]
 810935c:	685a      	ldr	r2, [r3, #4]
 810935e:	68bb      	ldr	r3, [r7, #8]
 8109360:	3308      	adds	r3, #8
 8109362:	429a      	cmp	r2, r3
 8109364:	d104      	bne.n	8109370 <vTaskSwitchContext+0x88>
 8109366:	68bb      	ldr	r3, [r7, #8]
 8109368:	685b      	ldr	r3, [r3, #4]
 810936a:	685a      	ldr	r2, [r3, #4]
 810936c:	68bb      	ldr	r3, [r7, #8]
 810936e:	605a      	str	r2, [r3, #4]
 8109370:	68bb      	ldr	r3, [r7, #8]
 8109372:	685b      	ldr	r3, [r3, #4]
 8109374:	68db      	ldr	r3, [r3, #12]
 8109376:	4a09      	ldr	r2, [pc, #36]	; (810939c <vTaskSwitchContext+0xb4>)
 8109378:	6013      	str	r3, [r2, #0]
 810937a:	4a06      	ldr	r2, [pc, #24]	; (8109394 <vTaskSwitchContext+0xac>)
 810937c:	68fb      	ldr	r3, [r7, #12]
 810937e:	6013      	str	r3, [r2, #0]
}
 8109380:	bf00      	nop
 8109382:	3714      	adds	r7, #20
 8109384:	46bd      	mov	sp, r7
 8109386:	f85d 7b04 	ldr.w	r7, [sp], #4
 810938a:	4770      	bx	lr
 810938c:	100049fc 	.word	0x100049fc
 8109390:	100049e8 	.word	0x100049e8
 8109394:	100049dc 	.word	0x100049dc
 8109398:	10004504 	.word	0x10004504
 810939c:	10004500 	.word	0x10004500

081093a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 81093a0:	b580      	push	{r7, lr}
 81093a2:	b084      	sub	sp, #16
 81093a4:	af00      	add	r7, sp, #0
 81093a6:	6078      	str	r0, [r7, #4]
 81093a8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 81093aa:	687b      	ldr	r3, [r7, #4]
 81093ac:	2b00      	cmp	r3, #0
 81093ae:	d109      	bne.n	81093c4 <vTaskPlaceOnEventList+0x24>
 81093b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 81093b4:	f383 8811 	msr	BASEPRI, r3
 81093b8:	f3bf 8f6f 	isb	sy
 81093bc:	f3bf 8f4f 	dsb	sy
 81093c0:	60fb      	str	r3, [r7, #12]
 81093c2:	e7fe      	b.n	81093c2 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 81093c4:	4b07      	ldr	r3, [pc, #28]	; (81093e4 <vTaskPlaceOnEventList+0x44>)
 81093c6:	681b      	ldr	r3, [r3, #0]
 81093c8:	3318      	adds	r3, #24
 81093ca:	4619      	mov	r1, r3
 81093cc:	6878      	ldr	r0, [r7, #4]
 81093ce:	f7fe fc6c 	bl	8107caa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 81093d2:	2101      	movs	r1, #1
 81093d4:	6838      	ldr	r0, [r7, #0]
 81093d6:	f000 fa71 	bl	81098bc <prvAddCurrentTaskToDelayedList>
}
 81093da:	bf00      	nop
 81093dc:	3710      	adds	r7, #16
 81093de:	46bd      	mov	sp, r7
 81093e0:	bd80      	pop	{r7, pc}
 81093e2:	bf00      	nop
 81093e4:	10004500 	.word	0x10004500

081093e8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 81093e8:	b580      	push	{r7, lr}
 81093ea:	b086      	sub	sp, #24
 81093ec:	af00      	add	r7, sp, #0
 81093ee:	60f8      	str	r0, [r7, #12]
 81093f0:	60b9      	str	r1, [r7, #8]
 81093f2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 81093f4:	68fb      	ldr	r3, [r7, #12]
 81093f6:	2b00      	cmp	r3, #0
 81093f8:	d109      	bne.n	810940e <vTaskPlaceOnEventListRestricted+0x26>
 81093fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 81093fe:	f383 8811 	msr	BASEPRI, r3
 8109402:	f3bf 8f6f 	isb	sy
 8109406:	f3bf 8f4f 	dsb	sy
 810940a:	617b      	str	r3, [r7, #20]
 810940c:	e7fe      	b.n	810940c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 810940e:	4b0a      	ldr	r3, [pc, #40]	; (8109438 <vTaskPlaceOnEventListRestricted+0x50>)
 8109410:	681b      	ldr	r3, [r3, #0]
 8109412:	3318      	adds	r3, #24
 8109414:	4619      	mov	r1, r3
 8109416:	68f8      	ldr	r0, [r7, #12]
 8109418:	f7fe fc23 	bl	8107c62 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 810941c:	687b      	ldr	r3, [r7, #4]
 810941e:	2b00      	cmp	r3, #0
 8109420:	d002      	beq.n	8109428 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8109422:	f04f 33ff 	mov.w	r3, #4294967295
 8109426:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8109428:	6879      	ldr	r1, [r7, #4]
 810942a:	68b8      	ldr	r0, [r7, #8]
 810942c:	f000 fa46 	bl	81098bc <prvAddCurrentTaskToDelayedList>
	}
 8109430:	bf00      	nop
 8109432:	3718      	adds	r7, #24
 8109434:	46bd      	mov	sp, r7
 8109436:	bd80      	pop	{r7, pc}
 8109438:	10004500 	.word	0x10004500

0810943c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 810943c:	b580      	push	{r7, lr}
 810943e:	b086      	sub	sp, #24
 8109440:	af00      	add	r7, sp, #0
 8109442:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8109444:	687b      	ldr	r3, [r7, #4]
 8109446:	68db      	ldr	r3, [r3, #12]
 8109448:	68db      	ldr	r3, [r3, #12]
 810944a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 810944c:	693b      	ldr	r3, [r7, #16]
 810944e:	2b00      	cmp	r3, #0
 8109450:	d109      	bne.n	8109466 <xTaskRemoveFromEventList+0x2a>
 8109452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109456:	f383 8811 	msr	BASEPRI, r3
 810945a:	f3bf 8f6f 	isb	sy
 810945e:	f3bf 8f4f 	dsb	sy
 8109462:	60fb      	str	r3, [r7, #12]
 8109464:	e7fe      	b.n	8109464 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8109466:	693b      	ldr	r3, [r7, #16]
 8109468:	3318      	adds	r3, #24
 810946a:	4618      	mov	r0, r3
 810946c:	f7fe fc56 	bl	8107d1c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8109470:	4b1d      	ldr	r3, [pc, #116]	; (81094e8 <xTaskRemoveFromEventList+0xac>)
 8109472:	681b      	ldr	r3, [r3, #0]
 8109474:	2b00      	cmp	r3, #0
 8109476:	d11d      	bne.n	81094b4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8109478:	693b      	ldr	r3, [r7, #16]
 810947a:	3304      	adds	r3, #4
 810947c:	4618      	mov	r0, r3
 810947e:	f7fe fc4d 	bl	8107d1c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8109482:	693b      	ldr	r3, [r7, #16]
 8109484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8109486:	4b19      	ldr	r3, [pc, #100]	; (81094ec <xTaskRemoveFromEventList+0xb0>)
 8109488:	681b      	ldr	r3, [r3, #0]
 810948a:	429a      	cmp	r2, r3
 810948c:	d903      	bls.n	8109496 <xTaskRemoveFromEventList+0x5a>
 810948e:	693b      	ldr	r3, [r7, #16]
 8109490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109492:	4a16      	ldr	r2, [pc, #88]	; (81094ec <xTaskRemoveFromEventList+0xb0>)
 8109494:	6013      	str	r3, [r2, #0]
 8109496:	693b      	ldr	r3, [r7, #16]
 8109498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810949a:	4613      	mov	r3, r2
 810949c:	009b      	lsls	r3, r3, #2
 810949e:	4413      	add	r3, r2
 81094a0:	009b      	lsls	r3, r3, #2
 81094a2:	4a13      	ldr	r2, [pc, #76]	; (81094f0 <xTaskRemoveFromEventList+0xb4>)
 81094a4:	441a      	add	r2, r3
 81094a6:	693b      	ldr	r3, [r7, #16]
 81094a8:	3304      	adds	r3, #4
 81094aa:	4619      	mov	r1, r3
 81094ac:	4610      	mov	r0, r2
 81094ae:	f7fe fbd8 	bl	8107c62 <vListInsertEnd>
 81094b2:	e005      	b.n	81094c0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 81094b4:	693b      	ldr	r3, [r7, #16]
 81094b6:	3318      	adds	r3, #24
 81094b8:	4619      	mov	r1, r3
 81094ba:	480e      	ldr	r0, [pc, #56]	; (81094f4 <xTaskRemoveFromEventList+0xb8>)
 81094bc:	f7fe fbd1 	bl	8107c62 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 81094c0:	693b      	ldr	r3, [r7, #16]
 81094c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81094c4:	4b0c      	ldr	r3, [pc, #48]	; (81094f8 <xTaskRemoveFromEventList+0xbc>)
 81094c6:	681b      	ldr	r3, [r3, #0]
 81094c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81094ca:	429a      	cmp	r2, r3
 81094cc:	d905      	bls.n	81094da <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 81094ce:	2301      	movs	r3, #1
 81094d0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 81094d2:	4b0a      	ldr	r3, [pc, #40]	; (81094fc <xTaskRemoveFromEventList+0xc0>)
 81094d4:	2201      	movs	r2, #1
 81094d6:	601a      	str	r2, [r3, #0]
 81094d8:	e001      	b.n	81094de <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 81094da:	2300      	movs	r3, #0
 81094dc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 81094de:	697b      	ldr	r3, [r7, #20]
}
 81094e0:	4618      	mov	r0, r3
 81094e2:	3718      	adds	r7, #24
 81094e4:	46bd      	mov	sp, r7
 81094e6:	bd80      	pop	{r7, pc}
 81094e8:	100049fc 	.word	0x100049fc
 81094ec:	100049dc 	.word	0x100049dc
 81094f0:	10004504 	.word	0x10004504
 81094f4:	10004994 	.word	0x10004994
 81094f8:	10004500 	.word	0x10004500
 81094fc:	100049e8 	.word	0x100049e8

08109500 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8109500:	b480      	push	{r7}
 8109502:	b083      	sub	sp, #12
 8109504:	af00      	add	r7, sp, #0
 8109506:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8109508:	4b06      	ldr	r3, [pc, #24]	; (8109524 <vTaskInternalSetTimeOutState+0x24>)
 810950a:	681a      	ldr	r2, [r3, #0]
 810950c:	687b      	ldr	r3, [r7, #4]
 810950e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8109510:	4b05      	ldr	r3, [pc, #20]	; (8109528 <vTaskInternalSetTimeOutState+0x28>)
 8109512:	681a      	ldr	r2, [r3, #0]
 8109514:	687b      	ldr	r3, [r7, #4]
 8109516:	605a      	str	r2, [r3, #4]
}
 8109518:	bf00      	nop
 810951a:	370c      	adds	r7, #12
 810951c:	46bd      	mov	sp, r7
 810951e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109522:	4770      	bx	lr
 8109524:	100049ec 	.word	0x100049ec
 8109528:	100049d8 	.word	0x100049d8

0810952c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 810952c:	b580      	push	{r7, lr}
 810952e:	b088      	sub	sp, #32
 8109530:	af00      	add	r7, sp, #0
 8109532:	6078      	str	r0, [r7, #4]
 8109534:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8109536:	687b      	ldr	r3, [r7, #4]
 8109538:	2b00      	cmp	r3, #0
 810953a:	d109      	bne.n	8109550 <xTaskCheckForTimeOut+0x24>
 810953c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109540:	f383 8811 	msr	BASEPRI, r3
 8109544:	f3bf 8f6f 	isb	sy
 8109548:	f3bf 8f4f 	dsb	sy
 810954c:	613b      	str	r3, [r7, #16]
 810954e:	e7fe      	b.n	810954e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8109550:	683b      	ldr	r3, [r7, #0]
 8109552:	2b00      	cmp	r3, #0
 8109554:	d109      	bne.n	810956a <xTaskCheckForTimeOut+0x3e>
 8109556:	f04f 0350 	mov.w	r3, #80	; 0x50
 810955a:	f383 8811 	msr	BASEPRI, r3
 810955e:	f3bf 8f6f 	isb	sy
 8109562:	f3bf 8f4f 	dsb	sy
 8109566:	60fb      	str	r3, [r7, #12]
 8109568:	e7fe      	b.n	8109568 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 810956a:	f7fe fd27 	bl	8107fbc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 810956e:	4b1d      	ldr	r3, [pc, #116]	; (81095e4 <xTaskCheckForTimeOut+0xb8>)
 8109570:	681b      	ldr	r3, [r3, #0]
 8109572:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8109574:	687b      	ldr	r3, [r7, #4]
 8109576:	685b      	ldr	r3, [r3, #4]
 8109578:	69ba      	ldr	r2, [r7, #24]
 810957a:	1ad3      	subs	r3, r2, r3
 810957c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 810957e:	683b      	ldr	r3, [r7, #0]
 8109580:	681b      	ldr	r3, [r3, #0]
 8109582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8109586:	d102      	bne.n	810958e <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8109588:	2300      	movs	r3, #0
 810958a:	61fb      	str	r3, [r7, #28]
 810958c:	e023      	b.n	81095d6 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 810958e:	687b      	ldr	r3, [r7, #4]
 8109590:	681a      	ldr	r2, [r3, #0]
 8109592:	4b15      	ldr	r3, [pc, #84]	; (81095e8 <xTaskCheckForTimeOut+0xbc>)
 8109594:	681b      	ldr	r3, [r3, #0]
 8109596:	429a      	cmp	r2, r3
 8109598:	d007      	beq.n	81095aa <xTaskCheckForTimeOut+0x7e>
 810959a:	687b      	ldr	r3, [r7, #4]
 810959c:	685b      	ldr	r3, [r3, #4]
 810959e:	69ba      	ldr	r2, [r7, #24]
 81095a0:	429a      	cmp	r2, r3
 81095a2:	d302      	bcc.n	81095aa <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 81095a4:	2301      	movs	r3, #1
 81095a6:	61fb      	str	r3, [r7, #28]
 81095a8:	e015      	b.n	81095d6 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 81095aa:	683b      	ldr	r3, [r7, #0]
 81095ac:	681b      	ldr	r3, [r3, #0]
 81095ae:	697a      	ldr	r2, [r7, #20]
 81095b0:	429a      	cmp	r2, r3
 81095b2:	d20b      	bcs.n	81095cc <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 81095b4:	683b      	ldr	r3, [r7, #0]
 81095b6:	681a      	ldr	r2, [r3, #0]
 81095b8:	697b      	ldr	r3, [r7, #20]
 81095ba:	1ad2      	subs	r2, r2, r3
 81095bc:	683b      	ldr	r3, [r7, #0]
 81095be:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 81095c0:	6878      	ldr	r0, [r7, #4]
 81095c2:	f7ff ff9d 	bl	8109500 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 81095c6:	2300      	movs	r3, #0
 81095c8:	61fb      	str	r3, [r7, #28]
 81095ca:	e004      	b.n	81095d6 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 81095cc:	683b      	ldr	r3, [r7, #0]
 81095ce:	2200      	movs	r2, #0
 81095d0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 81095d2:	2301      	movs	r3, #1
 81095d4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 81095d6:	f7fe fd1f 	bl	8108018 <vPortExitCritical>

	return xReturn;
 81095da:	69fb      	ldr	r3, [r7, #28]
}
 81095dc:	4618      	mov	r0, r3
 81095de:	3720      	adds	r7, #32
 81095e0:	46bd      	mov	sp, r7
 81095e2:	bd80      	pop	{r7, pc}
 81095e4:	100049d8 	.word	0x100049d8
 81095e8:	100049ec 	.word	0x100049ec

081095ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 81095ec:	b480      	push	{r7}
 81095ee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 81095f0:	4b03      	ldr	r3, [pc, #12]	; (8109600 <vTaskMissedYield+0x14>)
 81095f2:	2201      	movs	r2, #1
 81095f4:	601a      	str	r2, [r3, #0]
}
 81095f6:	bf00      	nop
 81095f8:	46bd      	mov	sp, r7
 81095fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81095fe:	4770      	bx	lr
 8109600:	100049e8 	.word	0x100049e8

08109604 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8109604:	b580      	push	{r7, lr}
 8109606:	b082      	sub	sp, #8
 8109608:	af00      	add	r7, sp, #0
 810960a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 810960c:	f000 f852 	bl	81096b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8109610:	4b06      	ldr	r3, [pc, #24]	; (810962c <prvIdleTask+0x28>)
 8109612:	681b      	ldr	r3, [r3, #0]
 8109614:	2b01      	cmp	r3, #1
 8109616:	d9f9      	bls.n	810960c <prvIdleTask+0x8>
			{
				taskYIELD();
 8109618:	4b05      	ldr	r3, [pc, #20]	; (8109630 <prvIdleTask+0x2c>)
 810961a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810961e:	601a      	str	r2, [r3, #0]
 8109620:	f3bf 8f4f 	dsb	sy
 8109624:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8109628:	e7f0      	b.n	810960c <prvIdleTask+0x8>
 810962a:	bf00      	nop
 810962c:	10004504 	.word	0x10004504
 8109630:	e000ed04 	.word	0xe000ed04

08109634 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8109634:	b580      	push	{r7, lr}
 8109636:	b082      	sub	sp, #8
 8109638:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 810963a:	2300      	movs	r3, #0
 810963c:	607b      	str	r3, [r7, #4]
 810963e:	e00c      	b.n	810965a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8109640:	687a      	ldr	r2, [r7, #4]
 8109642:	4613      	mov	r3, r2
 8109644:	009b      	lsls	r3, r3, #2
 8109646:	4413      	add	r3, r2
 8109648:	009b      	lsls	r3, r3, #2
 810964a:	4a12      	ldr	r2, [pc, #72]	; (8109694 <prvInitialiseTaskLists+0x60>)
 810964c:	4413      	add	r3, r2
 810964e:	4618      	mov	r0, r3
 8109650:	f7fe fada 	bl	8107c08 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8109654:	687b      	ldr	r3, [r7, #4]
 8109656:	3301      	adds	r3, #1
 8109658:	607b      	str	r3, [r7, #4]
 810965a:	687b      	ldr	r3, [r7, #4]
 810965c:	2b37      	cmp	r3, #55	; 0x37
 810965e:	d9ef      	bls.n	8109640 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8109660:	480d      	ldr	r0, [pc, #52]	; (8109698 <prvInitialiseTaskLists+0x64>)
 8109662:	f7fe fad1 	bl	8107c08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8109666:	480d      	ldr	r0, [pc, #52]	; (810969c <prvInitialiseTaskLists+0x68>)
 8109668:	f7fe face 	bl	8107c08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 810966c:	480c      	ldr	r0, [pc, #48]	; (81096a0 <prvInitialiseTaskLists+0x6c>)
 810966e:	f7fe facb 	bl	8107c08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8109672:	480c      	ldr	r0, [pc, #48]	; (81096a4 <prvInitialiseTaskLists+0x70>)
 8109674:	f7fe fac8 	bl	8107c08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8109678:	480b      	ldr	r0, [pc, #44]	; (81096a8 <prvInitialiseTaskLists+0x74>)
 810967a:	f7fe fac5 	bl	8107c08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 810967e:	4b0b      	ldr	r3, [pc, #44]	; (81096ac <prvInitialiseTaskLists+0x78>)
 8109680:	4a05      	ldr	r2, [pc, #20]	; (8109698 <prvInitialiseTaskLists+0x64>)
 8109682:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8109684:	4b0a      	ldr	r3, [pc, #40]	; (81096b0 <prvInitialiseTaskLists+0x7c>)
 8109686:	4a05      	ldr	r2, [pc, #20]	; (810969c <prvInitialiseTaskLists+0x68>)
 8109688:	601a      	str	r2, [r3, #0]
}
 810968a:	bf00      	nop
 810968c:	3708      	adds	r7, #8
 810968e:	46bd      	mov	sp, r7
 8109690:	bd80      	pop	{r7, pc}
 8109692:	bf00      	nop
 8109694:	10004504 	.word	0x10004504
 8109698:	10004964 	.word	0x10004964
 810969c:	10004978 	.word	0x10004978
 81096a0:	10004994 	.word	0x10004994
 81096a4:	100049a8 	.word	0x100049a8
 81096a8:	100049c0 	.word	0x100049c0
 81096ac:	1000498c 	.word	0x1000498c
 81096b0:	10004990 	.word	0x10004990

081096b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 81096b4:	b580      	push	{r7, lr}
 81096b6:	b082      	sub	sp, #8
 81096b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 81096ba:	e019      	b.n	81096f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 81096bc:	f7fe fc7e 	bl	8107fbc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81096c0:	4b0f      	ldr	r3, [pc, #60]	; (8109700 <prvCheckTasksWaitingTermination+0x4c>)
 81096c2:	68db      	ldr	r3, [r3, #12]
 81096c4:	68db      	ldr	r3, [r3, #12]
 81096c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 81096c8:	687b      	ldr	r3, [r7, #4]
 81096ca:	3304      	adds	r3, #4
 81096cc:	4618      	mov	r0, r3
 81096ce:	f7fe fb25 	bl	8107d1c <uxListRemove>
				--uxCurrentNumberOfTasks;
 81096d2:	4b0c      	ldr	r3, [pc, #48]	; (8109704 <prvCheckTasksWaitingTermination+0x50>)
 81096d4:	681b      	ldr	r3, [r3, #0]
 81096d6:	3b01      	subs	r3, #1
 81096d8:	4a0a      	ldr	r2, [pc, #40]	; (8109704 <prvCheckTasksWaitingTermination+0x50>)
 81096da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 81096dc:	4b0a      	ldr	r3, [pc, #40]	; (8109708 <prvCheckTasksWaitingTermination+0x54>)
 81096de:	681b      	ldr	r3, [r3, #0]
 81096e0:	3b01      	subs	r3, #1
 81096e2:	4a09      	ldr	r2, [pc, #36]	; (8109708 <prvCheckTasksWaitingTermination+0x54>)
 81096e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 81096e6:	f7fe fc97 	bl	8108018 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 81096ea:	6878      	ldr	r0, [r7, #4]
 81096ec:	f000 f80e 	bl	810970c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 81096f0:	4b05      	ldr	r3, [pc, #20]	; (8109708 <prvCheckTasksWaitingTermination+0x54>)
 81096f2:	681b      	ldr	r3, [r3, #0]
 81096f4:	2b00      	cmp	r3, #0
 81096f6:	d1e1      	bne.n	81096bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 81096f8:	bf00      	nop
 81096fa:	3708      	adds	r7, #8
 81096fc:	46bd      	mov	sp, r7
 81096fe:	bd80      	pop	{r7, pc}
 8109700:	100049a8 	.word	0x100049a8
 8109704:	100049d4 	.word	0x100049d4
 8109708:	100049bc 	.word	0x100049bc

0810970c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 810970c:	b580      	push	{r7, lr}
 810970e:	b084      	sub	sp, #16
 8109710:	af00      	add	r7, sp, #0
 8109712:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8109714:	687b      	ldr	r3, [r7, #4]
 8109716:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 810971a:	2b00      	cmp	r3, #0
 810971c:	d108      	bne.n	8109730 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 810971e:	687b      	ldr	r3, [r7, #4]
 8109720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8109722:	4618      	mov	r0, r3
 8109724:	f7fe f95c 	bl	81079e0 <vPortFree>
				vPortFree( pxTCB );
 8109728:	6878      	ldr	r0, [r7, #4]
 810972a:	f7fe f959 	bl	81079e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 810972e:	e017      	b.n	8109760 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8109730:	687b      	ldr	r3, [r7, #4]
 8109732:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8109736:	2b01      	cmp	r3, #1
 8109738:	d103      	bne.n	8109742 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 810973a:	6878      	ldr	r0, [r7, #4]
 810973c:	f7fe f950 	bl	81079e0 <vPortFree>
	}
 8109740:	e00e      	b.n	8109760 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8109742:	687b      	ldr	r3, [r7, #4]
 8109744:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8109748:	2b02      	cmp	r3, #2
 810974a:	d009      	beq.n	8109760 <prvDeleteTCB+0x54>
 810974c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109750:	f383 8811 	msr	BASEPRI, r3
 8109754:	f3bf 8f6f 	isb	sy
 8109758:	f3bf 8f4f 	dsb	sy
 810975c:	60fb      	str	r3, [r7, #12]
 810975e:	e7fe      	b.n	810975e <prvDeleteTCB+0x52>
	}
 8109760:	bf00      	nop
 8109762:	3710      	adds	r7, #16
 8109764:	46bd      	mov	sp, r7
 8109766:	bd80      	pop	{r7, pc}

08109768 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8109768:	b480      	push	{r7}
 810976a:	b083      	sub	sp, #12
 810976c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810976e:	4b0c      	ldr	r3, [pc, #48]	; (81097a0 <prvResetNextTaskUnblockTime+0x38>)
 8109770:	681b      	ldr	r3, [r3, #0]
 8109772:	681b      	ldr	r3, [r3, #0]
 8109774:	2b00      	cmp	r3, #0
 8109776:	d104      	bne.n	8109782 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8109778:	4b0a      	ldr	r3, [pc, #40]	; (81097a4 <prvResetNextTaskUnblockTime+0x3c>)
 810977a:	f04f 32ff 	mov.w	r2, #4294967295
 810977e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8109780:	e008      	b.n	8109794 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8109782:	4b07      	ldr	r3, [pc, #28]	; (81097a0 <prvResetNextTaskUnblockTime+0x38>)
 8109784:	681b      	ldr	r3, [r3, #0]
 8109786:	68db      	ldr	r3, [r3, #12]
 8109788:	68db      	ldr	r3, [r3, #12]
 810978a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 810978c:	687b      	ldr	r3, [r7, #4]
 810978e:	685b      	ldr	r3, [r3, #4]
 8109790:	4a04      	ldr	r2, [pc, #16]	; (81097a4 <prvResetNextTaskUnblockTime+0x3c>)
 8109792:	6013      	str	r3, [r2, #0]
}
 8109794:	bf00      	nop
 8109796:	370c      	adds	r7, #12
 8109798:	46bd      	mov	sp, r7
 810979a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810979e:	4770      	bx	lr
 81097a0:	1000498c 	.word	0x1000498c
 81097a4:	100049f4 	.word	0x100049f4

081097a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 81097a8:	b480      	push	{r7}
 81097aa:	b083      	sub	sp, #12
 81097ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 81097ae:	4b0b      	ldr	r3, [pc, #44]	; (81097dc <xTaskGetSchedulerState+0x34>)
 81097b0:	681b      	ldr	r3, [r3, #0]
 81097b2:	2b00      	cmp	r3, #0
 81097b4:	d102      	bne.n	81097bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 81097b6:	2301      	movs	r3, #1
 81097b8:	607b      	str	r3, [r7, #4]
 81097ba:	e008      	b.n	81097ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 81097bc:	4b08      	ldr	r3, [pc, #32]	; (81097e0 <xTaskGetSchedulerState+0x38>)
 81097be:	681b      	ldr	r3, [r3, #0]
 81097c0:	2b00      	cmp	r3, #0
 81097c2:	d102      	bne.n	81097ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 81097c4:	2302      	movs	r3, #2
 81097c6:	607b      	str	r3, [r7, #4]
 81097c8:	e001      	b.n	81097ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 81097ca:	2300      	movs	r3, #0
 81097cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 81097ce:	687b      	ldr	r3, [r7, #4]
	}
 81097d0:	4618      	mov	r0, r3
 81097d2:	370c      	adds	r7, #12
 81097d4:	46bd      	mov	sp, r7
 81097d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81097da:	4770      	bx	lr
 81097dc:	100049e0 	.word	0x100049e0
 81097e0:	100049fc 	.word	0x100049fc

081097e4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 81097e4:	b580      	push	{r7, lr}
 81097e6:	b086      	sub	sp, #24
 81097e8:	af00      	add	r7, sp, #0
 81097ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 81097ec:	687b      	ldr	r3, [r7, #4]
 81097ee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 81097f0:	2300      	movs	r3, #0
 81097f2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 81097f4:	687b      	ldr	r3, [r7, #4]
 81097f6:	2b00      	cmp	r3, #0
 81097f8:	d054      	beq.n	81098a4 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 81097fa:	4b2d      	ldr	r3, [pc, #180]	; (81098b0 <xTaskPriorityDisinherit+0xcc>)
 81097fc:	681b      	ldr	r3, [r3, #0]
 81097fe:	693a      	ldr	r2, [r7, #16]
 8109800:	429a      	cmp	r2, r3
 8109802:	d009      	beq.n	8109818 <xTaskPriorityDisinherit+0x34>
 8109804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109808:	f383 8811 	msr	BASEPRI, r3
 810980c:	f3bf 8f6f 	isb	sy
 8109810:	f3bf 8f4f 	dsb	sy
 8109814:	60fb      	str	r3, [r7, #12]
 8109816:	e7fe      	b.n	8109816 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8109818:	693b      	ldr	r3, [r7, #16]
 810981a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810981c:	2b00      	cmp	r3, #0
 810981e:	d109      	bne.n	8109834 <xTaskPriorityDisinherit+0x50>
 8109820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109824:	f383 8811 	msr	BASEPRI, r3
 8109828:	f3bf 8f6f 	isb	sy
 810982c:	f3bf 8f4f 	dsb	sy
 8109830:	60bb      	str	r3, [r7, #8]
 8109832:	e7fe      	b.n	8109832 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8109834:	693b      	ldr	r3, [r7, #16]
 8109836:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8109838:	1e5a      	subs	r2, r3, #1
 810983a:	693b      	ldr	r3, [r7, #16]
 810983c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 810983e:	693b      	ldr	r3, [r7, #16]
 8109840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8109842:	693b      	ldr	r3, [r7, #16]
 8109844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8109846:	429a      	cmp	r2, r3
 8109848:	d02c      	beq.n	81098a4 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 810984a:	693b      	ldr	r3, [r7, #16]
 810984c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810984e:	2b00      	cmp	r3, #0
 8109850:	d128      	bne.n	81098a4 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8109852:	693b      	ldr	r3, [r7, #16]
 8109854:	3304      	adds	r3, #4
 8109856:	4618      	mov	r0, r3
 8109858:	f7fe fa60 	bl	8107d1c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 810985c:	693b      	ldr	r3, [r7, #16]
 810985e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8109860:	693b      	ldr	r3, [r7, #16]
 8109862:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8109864:	693b      	ldr	r3, [r7, #16]
 8109866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109868:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 810986c:	693b      	ldr	r3, [r7, #16]
 810986e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8109870:	693b      	ldr	r3, [r7, #16]
 8109872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8109874:	4b0f      	ldr	r3, [pc, #60]	; (81098b4 <xTaskPriorityDisinherit+0xd0>)
 8109876:	681b      	ldr	r3, [r3, #0]
 8109878:	429a      	cmp	r2, r3
 810987a:	d903      	bls.n	8109884 <xTaskPriorityDisinherit+0xa0>
 810987c:	693b      	ldr	r3, [r7, #16]
 810987e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109880:	4a0c      	ldr	r2, [pc, #48]	; (81098b4 <xTaskPriorityDisinherit+0xd0>)
 8109882:	6013      	str	r3, [r2, #0]
 8109884:	693b      	ldr	r3, [r7, #16]
 8109886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8109888:	4613      	mov	r3, r2
 810988a:	009b      	lsls	r3, r3, #2
 810988c:	4413      	add	r3, r2
 810988e:	009b      	lsls	r3, r3, #2
 8109890:	4a09      	ldr	r2, [pc, #36]	; (81098b8 <xTaskPriorityDisinherit+0xd4>)
 8109892:	441a      	add	r2, r3
 8109894:	693b      	ldr	r3, [r7, #16]
 8109896:	3304      	adds	r3, #4
 8109898:	4619      	mov	r1, r3
 810989a:	4610      	mov	r0, r2
 810989c:	f7fe f9e1 	bl	8107c62 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 81098a0:	2301      	movs	r3, #1
 81098a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 81098a4:	697b      	ldr	r3, [r7, #20]
	}
 81098a6:	4618      	mov	r0, r3
 81098a8:	3718      	adds	r7, #24
 81098aa:	46bd      	mov	sp, r7
 81098ac:	bd80      	pop	{r7, pc}
 81098ae:	bf00      	nop
 81098b0:	10004500 	.word	0x10004500
 81098b4:	100049dc 	.word	0x100049dc
 81098b8:	10004504 	.word	0x10004504

081098bc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 81098bc:	b580      	push	{r7, lr}
 81098be:	b084      	sub	sp, #16
 81098c0:	af00      	add	r7, sp, #0
 81098c2:	6078      	str	r0, [r7, #4]
 81098c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 81098c6:	4b21      	ldr	r3, [pc, #132]	; (810994c <prvAddCurrentTaskToDelayedList+0x90>)
 81098c8:	681b      	ldr	r3, [r3, #0]
 81098ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 81098cc:	4b20      	ldr	r3, [pc, #128]	; (8109950 <prvAddCurrentTaskToDelayedList+0x94>)
 81098ce:	681b      	ldr	r3, [r3, #0]
 81098d0:	3304      	adds	r3, #4
 81098d2:	4618      	mov	r0, r3
 81098d4:	f7fe fa22 	bl	8107d1c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 81098d8:	687b      	ldr	r3, [r7, #4]
 81098da:	f1b3 3fff 	cmp.w	r3, #4294967295
 81098de:	d10a      	bne.n	81098f6 <prvAddCurrentTaskToDelayedList+0x3a>
 81098e0:	683b      	ldr	r3, [r7, #0]
 81098e2:	2b00      	cmp	r3, #0
 81098e4:	d007      	beq.n	81098f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 81098e6:	4b1a      	ldr	r3, [pc, #104]	; (8109950 <prvAddCurrentTaskToDelayedList+0x94>)
 81098e8:	681b      	ldr	r3, [r3, #0]
 81098ea:	3304      	adds	r3, #4
 81098ec:	4619      	mov	r1, r3
 81098ee:	4819      	ldr	r0, [pc, #100]	; (8109954 <prvAddCurrentTaskToDelayedList+0x98>)
 81098f0:	f7fe f9b7 	bl	8107c62 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 81098f4:	e026      	b.n	8109944 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 81098f6:	68fa      	ldr	r2, [r7, #12]
 81098f8:	687b      	ldr	r3, [r7, #4]
 81098fa:	4413      	add	r3, r2
 81098fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 81098fe:	4b14      	ldr	r3, [pc, #80]	; (8109950 <prvAddCurrentTaskToDelayedList+0x94>)
 8109900:	681b      	ldr	r3, [r3, #0]
 8109902:	68ba      	ldr	r2, [r7, #8]
 8109904:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8109906:	68ba      	ldr	r2, [r7, #8]
 8109908:	68fb      	ldr	r3, [r7, #12]
 810990a:	429a      	cmp	r2, r3
 810990c:	d209      	bcs.n	8109922 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810990e:	4b12      	ldr	r3, [pc, #72]	; (8109958 <prvAddCurrentTaskToDelayedList+0x9c>)
 8109910:	681a      	ldr	r2, [r3, #0]
 8109912:	4b0f      	ldr	r3, [pc, #60]	; (8109950 <prvAddCurrentTaskToDelayedList+0x94>)
 8109914:	681b      	ldr	r3, [r3, #0]
 8109916:	3304      	adds	r3, #4
 8109918:	4619      	mov	r1, r3
 810991a:	4610      	mov	r0, r2
 810991c:	f7fe f9c5 	bl	8107caa <vListInsert>
}
 8109920:	e010      	b.n	8109944 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8109922:	4b0e      	ldr	r3, [pc, #56]	; (810995c <prvAddCurrentTaskToDelayedList+0xa0>)
 8109924:	681a      	ldr	r2, [r3, #0]
 8109926:	4b0a      	ldr	r3, [pc, #40]	; (8109950 <prvAddCurrentTaskToDelayedList+0x94>)
 8109928:	681b      	ldr	r3, [r3, #0]
 810992a:	3304      	adds	r3, #4
 810992c:	4619      	mov	r1, r3
 810992e:	4610      	mov	r0, r2
 8109930:	f7fe f9bb 	bl	8107caa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8109934:	4b0a      	ldr	r3, [pc, #40]	; (8109960 <prvAddCurrentTaskToDelayedList+0xa4>)
 8109936:	681b      	ldr	r3, [r3, #0]
 8109938:	68ba      	ldr	r2, [r7, #8]
 810993a:	429a      	cmp	r2, r3
 810993c:	d202      	bcs.n	8109944 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 810993e:	4a08      	ldr	r2, [pc, #32]	; (8109960 <prvAddCurrentTaskToDelayedList+0xa4>)
 8109940:	68bb      	ldr	r3, [r7, #8]
 8109942:	6013      	str	r3, [r2, #0]
}
 8109944:	bf00      	nop
 8109946:	3710      	adds	r7, #16
 8109948:	46bd      	mov	sp, r7
 810994a:	bd80      	pop	{r7, pc}
 810994c:	100049d8 	.word	0x100049d8
 8109950:	10004500 	.word	0x10004500
 8109954:	100049c0 	.word	0x100049c0
 8109958:	10004990 	.word	0x10004990
 810995c:	1000498c 	.word	0x1000498c
 8109960:	100049f4 	.word	0x100049f4

08109964 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8109964:	b580      	push	{r7, lr}
 8109966:	b08a      	sub	sp, #40	; 0x28
 8109968:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 810996a:	2300      	movs	r3, #0
 810996c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 810996e:	f000 faff 	bl	8109f70 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8109972:	4b1c      	ldr	r3, [pc, #112]	; (81099e4 <xTimerCreateTimerTask+0x80>)
 8109974:	681b      	ldr	r3, [r3, #0]
 8109976:	2b00      	cmp	r3, #0
 8109978:	d021      	beq.n	81099be <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 810997a:	2300      	movs	r3, #0
 810997c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 810997e:	2300      	movs	r3, #0
 8109980:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8109982:	1d3a      	adds	r2, r7, #4
 8109984:	f107 0108 	add.w	r1, r7, #8
 8109988:	f107 030c 	add.w	r3, r7, #12
 810998c:	4618      	mov	r0, r3
 810998e:	f7fd ff4b 	bl	8107828 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8109992:	6879      	ldr	r1, [r7, #4]
 8109994:	68bb      	ldr	r3, [r7, #8]
 8109996:	68fa      	ldr	r2, [r7, #12]
 8109998:	9202      	str	r2, [sp, #8]
 810999a:	9301      	str	r3, [sp, #4]
 810999c:	2302      	movs	r3, #2
 810999e:	9300      	str	r3, [sp, #0]
 81099a0:	2300      	movs	r3, #0
 81099a2:	460a      	mov	r2, r1
 81099a4:	4910      	ldr	r1, [pc, #64]	; (81099e8 <xTimerCreateTimerTask+0x84>)
 81099a6:	4811      	ldr	r0, [pc, #68]	; (81099ec <xTimerCreateTimerTask+0x88>)
 81099a8:	f7ff f8f6 	bl	8108b98 <xTaskCreateStatic>
 81099ac:	4602      	mov	r2, r0
 81099ae:	4b10      	ldr	r3, [pc, #64]	; (81099f0 <xTimerCreateTimerTask+0x8c>)
 81099b0:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 81099b2:	4b0f      	ldr	r3, [pc, #60]	; (81099f0 <xTimerCreateTimerTask+0x8c>)
 81099b4:	681b      	ldr	r3, [r3, #0]
 81099b6:	2b00      	cmp	r3, #0
 81099b8:	d001      	beq.n	81099be <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 81099ba:	2301      	movs	r3, #1
 81099bc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 81099be:	697b      	ldr	r3, [r7, #20]
 81099c0:	2b00      	cmp	r3, #0
 81099c2:	d109      	bne.n	81099d8 <xTimerCreateTimerTask+0x74>
 81099c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 81099c8:	f383 8811 	msr	BASEPRI, r3
 81099cc:	f3bf 8f6f 	isb	sy
 81099d0:	f3bf 8f4f 	dsb	sy
 81099d4:	613b      	str	r3, [r7, #16]
 81099d6:	e7fe      	b.n	81099d6 <xTimerCreateTimerTask+0x72>
	return xReturn;
 81099d8:	697b      	ldr	r3, [r7, #20]
}
 81099da:	4618      	mov	r0, r3
 81099dc:	3718      	adds	r7, #24
 81099de:	46bd      	mov	sp, r7
 81099e0:	bd80      	pop	{r7, pc}
 81099e2:	bf00      	nop
 81099e4:	10004a30 	.word	0x10004a30
 81099e8:	0810bb28 	.word	0x0810bb28
 81099ec:	08109b25 	.word	0x08109b25
 81099f0:	10004a34 	.word	0x10004a34

081099f4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 81099f4:	b580      	push	{r7, lr}
 81099f6:	b08a      	sub	sp, #40	; 0x28
 81099f8:	af00      	add	r7, sp, #0
 81099fa:	60f8      	str	r0, [r7, #12]
 81099fc:	60b9      	str	r1, [r7, #8]
 81099fe:	607a      	str	r2, [r7, #4]
 8109a00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8109a02:	2300      	movs	r3, #0
 8109a04:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8109a06:	68fb      	ldr	r3, [r7, #12]
 8109a08:	2b00      	cmp	r3, #0
 8109a0a:	d109      	bne.n	8109a20 <xTimerGenericCommand+0x2c>
 8109a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109a10:	f383 8811 	msr	BASEPRI, r3
 8109a14:	f3bf 8f6f 	isb	sy
 8109a18:	f3bf 8f4f 	dsb	sy
 8109a1c:	623b      	str	r3, [r7, #32]
 8109a1e:	e7fe      	b.n	8109a1e <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8109a20:	4b19      	ldr	r3, [pc, #100]	; (8109a88 <xTimerGenericCommand+0x94>)
 8109a22:	681b      	ldr	r3, [r3, #0]
 8109a24:	2b00      	cmp	r3, #0
 8109a26:	d02a      	beq.n	8109a7e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8109a28:	68bb      	ldr	r3, [r7, #8]
 8109a2a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8109a2c:	687b      	ldr	r3, [r7, #4]
 8109a2e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8109a30:	68fb      	ldr	r3, [r7, #12]
 8109a32:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8109a34:	68bb      	ldr	r3, [r7, #8]
 8109a36:	2b05      	cmp	r3, #5
 8109a38:	dc18      	bgt.n	8109a6c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8109a3a:	f7ff feb5 	bl	81097a8 <xTaskGetSchedulerState>
 8109a3e:	4603      	mov	r3, r0
 8109a40:	2b02      	cmp	r3, #2
 8109a42:	d109      	bne.n	8109a58 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8109a44:	4b10      	ldr	r3, [pc, #64]	; (8109a88 <xTimerGenericCommand+0x94>)
 8109a46:	6818      	ldr	r0, [r3, #0]
 8109a48:	f107 0110 	add.w	r1, r7, #16
 8109a4c:	2300      	movs	r3, #0
 8109a4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8109a50:	f7fe fccc 	bl	81083ec <xQueueGenericSend>
 8109a54:	6278      	str	r0, [r7, #36]	; 0x24
 8109a56:	e012      	b.n	8109a7e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8109a58:	4b0b      	ldr	r3, [pc, #44]	; (8109a88 <xTimerGenericCommand+0x94>)
 8109a5a:	6818      	ldr	r0, [r3, #0]
 8109a5c:	f107 0110 	add.w	r1, r7, #16
 8109a60:	2300      	movs	r3, #0
 8109a62:	2200      	movs	r2, #0
 8109a64:	f7fe fcc2 	bl	81083ec <xQueueGenericSend>
 8109a68:	6278      	str	r0, [r7, #36]	; 0x24
 8109a6a:	e008      	b.n	8109a7e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8109a6c:	4b06      	ldr	r3, [pc, #24]	; (8109a88 <xTimerGenericCommand+0x94>)
 8109a6e:	6818      	ldr	r0, [r3, #0]
 8109a70:	f107 0110 	add.w	r1, r7, #16
 8109a74:	2300      	movs	r3, #0
 8109a76:	683a      	ldr	r2, [r7, #0]
 8109a78:	f7fe fdb2 	bl	81085e0 <xQueueGenericSendFromISR>
 8109a7c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8109a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8109a80:	4618      	mov	r0, r3
 8109a82:	3728      	adds	r7, #40	; 0x28
 8109a84:	46bd      	mov	sp, r7
 8109a86:	bd80      	pop	{r7, pc}
 8109a88:	10004a30 	.word	0x10004a30

08109a8c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8109a8c:	b580      	push	{r7, lr}
 8109a8e:	b088      	sub	sp, #32
 8109a90:	af02      	add	r7, sp, #8
 8109a92:	6078      	str	r0, [r7, #4]
 8109a94:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8109a96:	4b22      	ldr	r3, [pc, #136]	; (8109b20 <prvProcessExpiredTimer+0x94>)
 8109a98:	681b      	ldr	r3, [r3, #0]
 8109a9a:	68db      	ldr	r3, [r3, #12]
 8109a9c:	68db      	ldr	r3, [r3, #12]
 8109a9e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8109aa0:	697b      	ldr	r3, [r7, #20]
 8109aa2:	3304      	adds	r3, #4
 8109aa4:	4618      	mov	r0, r3
 8109aa6:	f7fe f939 	bl	8107d1c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8109aaa:	697b      	ldr	r3, [r7, #20]
 8109aac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8109ab0:	f003 0304 	and.w	r3, r3, #4
 8109ab4:	2b00      	cmp	r3, #0
 8109ab6:	d021      	beq.n	8109afc <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8109ab8:	697b      	ldr	r3, [r7, #20]
 8109aba:	699a      	ldr	r2, [r3, #24]
 8109abc:	687b      	ldr	r3, [r7, #4]
 8109abe:	18d1      	adds	r1, r2, r3
 8109ac0:	687b      	ldr	r3, [r7, #4]
 8109ac2:	683a      	ldr	r2, [r7, #0]
 8109ac4:	6978      	ldr	r0, [r7, #20]
 8109ac6:	f000 f8d1 	bl	8109c6c <prvInsertTimerInActiveList>
 8109aca:	4603      	mov	r3, r0
 8109acc:	2b00      	cmp	r3, #0
 8109ace:	d01e      	beq.n	8109b0e <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8109ad0:	2300      	movs	r3, #0
 8109ad2:	9300      	str	r3, [sp, #0]
 8109ad4:	2300      	movs	r3, #0
 8109ad6:	687a      	ldr	r2, [r7, #4]
 8109ad8:	2100      	movs	r1, #0
 8109ada:	6978      	ldr	r0, [r7, #20]
 8109adc:	f7ff ff8a 	bl	81099f4 <xTimerGenericCommand>
 8109ae0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8109ae2:	693b      	ldr	r3, [r7, #16]
 8109ae4:	2b00      	cmp	r3, #0
 8109ae6:	d112      	bne.n	8109b0e <prvProcessExpiredTimer+0x82>
 8109ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109aec:	f383 8811 	msr	BASEPRI, r3
 8109af0:	f3bf 8f6f 	isb	sy
 8109af4:	f3bf 8f4f 	dsb	sy
 8109af8:	60fb      	str	r3, [r7, #12]
 8109afa:	e7fe      	b.n	8109afa <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8109afc:	697b      	ldr	r3, [r7, #20]
 8109afe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8109b02:	f023 0301 	bic.w	r3, r3, #1
 8109b06:	b2da      	uxtb	r2, r3
 8109b08:	697b      	ldr	r3, [r7, #20]
 8109b0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8109b0e:	697b      	ldr	r3, [r7, #20]
 8109b10:	6a1b      	ldr	r3, [r3, #32]
 8109b12:	6978      	ldr	r0, [r7, #20]
 8109b14:	4798      	blx	r3
}
 8109b16:	bf00      	nop
 8109b18:	3718      	adds	r7, #24
 8109b1a:	46bd      	mov	sp, r7
 8109b1c:	bd80      	pop	{r7, pc}
 8109b1e:	bf00      	nop
 8109b20:	10004a28 	.word	0x10004a28

08109b24 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8109b24:	b580      	push	{r7, lr}
 8109b26:	b084      	sub	sp, #16
 8109b28:	af00      	add	r7, sp, #0
 8109b2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8109b2c:	f107 0308 	add.w	r3, r7, #8
 8109b30:	4618      	mov	r0, r3
 8109b32:	f000 f857 	bl	8109be4 <prvGetNextExpireTime>
 8109b36:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8109b38:	68bb      	ldr	r3, [r7, #8]
 8109b3a:	4619      	mov	r1, r3
 8109b3c:	68f8      	ldr	r0, [r7, #12]
 8109b3e:	f000 f803 	bl	8109b48 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8109b42:	f000 f8d5 	bl	8109cf0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8109b46:	e7f1      	b.n	8109b2c <prvTimerTask+0x8>

08109b48 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8109b48:	b580      	push	{r7, lr}
 8109b4a:	b084      	sub	sp, #16
 8109b4c:	af00      	add	r7, sp, #0
 8109b4e:	6078      	str	r0, [r7, #4]
 8109b50:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8109b52:	f7ff fa57 	bl	8109004 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8109b56:	f107 0308 	add.w	r3, r7, #8
 8109b5a:	4618      	mov	r0, r3
 8109b5c:	f000 f866 	bl	8109c2c <prvSampleTimeNow>
 8109b60:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8109b62:	68bb      	ldr	r3, [r7, #8]
 8109b64:	2b00      	cmp	r3, #0
 8109b66:	d130      	bne.n	8109bca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8109b68:	683b      	ldr	r3, [r7, #0]
 8109b6a:	2b00      	cmp	r3, #0
 8109b6c:	d10a      	bne.n	8109b84 <prvProcessTimerOrBlockTask+0x3c>
 8109b6e:	687a      	ldr	r2, [r7, #4]
 8109b70:	68fb      	ldr	r3, [r7, #12]
 8109b72:	429a      	cmp	r2, r3
 8109b74:	d806      	bhi.n	8109b84 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8109b76:	f7ff fa53 	bl	8109020 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8109b7a:	68f9      	ldr	r1, [r7, #12]
 8109b7c:	6878      	ldr	r0, [r7, #4]
 8109b7e:	f7ff ff85 	bl	8109a8c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8109b82:	e024      	b.n	8109bce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8109b84:	683b      	ldr	r3, [r7, #0]
 8109b86:	2b00      	cmp	r3, #0
 8109b88:	d008      	beq.n	8109b9c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8109b8a:	4b13      	ldr	r3, [pc, #76]	; (8109bd8 <prvProcessTimerOrBlockTask+0x90>)
 8109b8c:	681b      	ldr	r3, [r3, #0]
 8109b8e:	681b      	ldr	r3, [r3, #0]
 8109b90:	2b00      	cmp	r3, #0
 8109b92:	d101      	bne.n	8109b98 <prvProcessTimerOrBlockTask+0x50>
 8109b94:	2301      	movs	r3, #1
 8109b96:	e000      	b.n	8109b9a <prvProcessTimerOrBlockTask+0x52>
 8109b98:	2300      	movs	r3, #0
 8109b9a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8109b9c:	4b0f      	ldr	r3, [pc, #60]	; (8109bdc <prvProcessTimerOrBlockTask+0x94>)
 8109b9e:	6818      	ldr	r0, [r3, #0]
 8109ba0:	687a      	ldr	r2, [r7, #4]
 8109ba2:	68fb      	ldr	r3, [r7, #12]
 8109ba4:	1ad3      	subs	r3, r2, r3
 8109ba6:	683a      	ldr	r2, [r7, #0]
 8109ba8:	4619      	mov	r1, r3
 8109baa:	f7fe ffc1 	bl	8108b30 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8109bae:	f7ff fa37 	bl	8109020 <xTaskResumeAll>
 8109bb2:	4603      	mov	r3, r0
 8109bb4:	2b00      	cmp	r3, #0
 8109bb6:	d10a      	bne.n	8109bce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8109bb8:	4b09      	ldr	r3, [pc, #36]	; (8109be0 <prvProcessTimerOrBlockTask+0x98>)
 8109bba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8109bbe:	601a      	str	r2, [r3, #0]
 8109bc0:	f3bf 8f4f 	dsb	sy
 8109bc4:	f3bf 8f6f 	isb	sy
}
 8109bc8:	e001      	b.n	8109bce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8109bca:	f7ff fa29 	bl	8109020 <xTaskResumeAll>
}
 8109bce:	bf00      	nop
 8109bd0:	3710      	adds	r7, #16
 8109bd2:	46bd      	mov	sp, r7
 8109bd4:	bd80      	pop	{r7, pc}
 8109bd6:	bf00      	nop
 8109bd8:	10004a2c 	.word	0x10004a2c
 8109bdc:	10004a30 	.word	0x10004a30
 8109be0:	e000ed04 	.word	0xe000ed04

08109be4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8109be4:	b480      	push	{r7}
 8109be6:	b085      	sub	sp, #20
 8109be8:	af00      	add	r7, sp, #0
 8109bea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8109bec:	4b0e      	ldr	r3, [pc, #56]	; (8109c28 <prvGetNextExpireTime+0x44>)
 8109bee:	681b      	ldr	r3, [r3, #0]
 8109bf0:	681b      	ldr	r3, [r3, #0]
 8109bf2:	2b00      	cmp	r3, #0
 8109bf4:	d101      	bne.n	8109bfa <prvGetNextExpireTime+0x16>
 8109bf6:	2201      	movs	r2, #1
 8109bf8:	e000      	b.n	8109bfc <prvGetNextExpireTime+0x18>
 8109bfa:	2200      	movs	r2, #0
 8109bfc:	687b      	ldr	r3, [r7, #4]
 8109bfe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8109c00:	687b      	ldr	r3, [r7, #4]
 8109c02:	681b      	ldr	r3, [r3, #0]
 8109c04:	2b00      	cmp	r3, #0
 8109c06:	d105      	bne.n	8109c14 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8109c08:	4b07      	ldr	r3, [pc, #28]	; (8109c28 <prvGetNextExpireTime+0x44>)
 8109c0a:	681b      	ldr	r3, [r3, #0]
 8109c0c:	68db      	ldr	r3, [r3, #12]
 8109c0e:	681b      	ldr	r3, [r3, #0]
 8109c10:	60fb      	str	r3, [r7, #12]
 8109c12:	e001      	b.n	8109c18 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8109c14:	2300      	movs	r3, #0
 8109c16:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8109c18:	68fb      	ldr	r3, [r7, #12]
}
 8109c1a:	4618      	mov	r0, r3
 8109c1c:	3714      	adds	r7, #20
 8109c1e:	46bd      	mov	sp, r7
 8109c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109c24:	4770      	bx	lr
 8109c26:	bf00      	nop
 8109c28:	10004a28 	.word	0x10004a28

08109c2c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8109c2c:	b580      	push	{r7, lr}
 8109c2e:	b084      	sub	sp, #16
 8109c30:	af00      	add	r7, sp, #0
 8109c32:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8109c34:	f7ff fa90 	bl	8109158 <xTaskGetTickCount>
 8109c38:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8109c3a:	4b0b      	ldr	r3, [pc, #44]	; (8109c68 <prvSampleTimeNow+0x3c>)
 8109c3c:	681b      	ldr	r3, [r3, #0]
 8109c3e:	68fa      	ldr	r2, [r7, #12]
 8109c40:	429a      	cmp	r2, r3
 8109c42:	d205      	bcs.n	8109c50 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8109c44:	f000 f930 	bl	8109ea8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8109c48:	687b      	ldr	r3, [r7, #4]
 8109c4a:	2201      	movs	r2, #1
 8109c4c:	601a      	str	r2, [r3, #0]
 8109c4e:	e002      	b.n	8109c56 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8109c50:	687b      	ldr	r3, [r7, #4]
 8109c52:	2200      	movs	r2, #0
 8109c54:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8109c56:	4a04      	ldr	r2, [pc, #16]	; (8109c68 <prvSampleTimeNow+0x3c>)
 8109c58:	68fb      	ldr	r3, [r7, #12]
 8109c5a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8109c5c:	68fb      	ldr	r3, [r7, #12]
}
 8109c5e:	4618      	mov	r0, r3
 8109c60:	3710      	adds	r7, #16
 8109c62:	46bd      	mov	sp, r7
 8109c64:	bd80      	pop	{r7, pc}
 8109c66:	bf00      	nop
 8109c68:	10004a38 	.word	0x10004a38

08109c6c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8109c6c:	b580      	push	{r7, lr}
 8109c6e:	b086      	sub	sp, #24
 8109c70:	af00      	add	r7, sp, #0
 8109c72:	60f8      	str	r0, [r7, #12]
 8109c74:	60b9      	str	r1, [r7, #8]
 8109c76:	607a      	str	r2, [r7, #4]
 8109c78:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8109c7a:	2300      	movs	r3, #0
 8109c7c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8109c7e:	68fb      	ldr	r3, [r7, #12]
 8109c80:	68ba      	ldr	r2, [r7, #8]
 8109c82:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8109c84:	68fb      	ldr	r3, [r7, #12]
 8109c86:	68fa      	ldr	r2, [r7, #12]
 8109c88:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8109c8a:	68ba      	ldr	r2, [r7, #8]
 8109c8c:	687b      	ldr	r3, [r7, #4]
 8109c8e:	429a      	cmp	r2, r3
 8109c90:	d812      	bhi.n	8109cb8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8109c92:	687a      	ldr	r2, [r7, #4]
 8109c94:	683b      	ldr	r3, [r7, #0]
 8109c96:	1ad2      	subs	r2, r2, r3
 8109c98:	68fb      	ldr	r3, [r7, #12]
 8109c9a:	699b      	ldr	r3, [r3, #24]
 8109c9c:	429a      	cmp	r2, r3
 8109c9e:	d302      	bcc.n	8109ca6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8109ca0:	2301      	movs	r3, #1
 8109ca2:	617b      	str	r3, [r7, #20]
 8109ca4:	e01b      	b.n	8109cde <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8109ca6:	4b10      	ldr	r3, [pc, #64]	; (8109ce8 <prvInsertTimerInActiveList+0x7c>)
 8109ca8:	681a      	ldr	r2, [r3, #0]
 8109caa:	68fb      	ldr	r3, [r7, #12]
 8109cac:	3304      	adds	r3, #4
 8109cae:	4619      	mov	r1, r3
 8109cb0:	4610      	mov	r0, r2
 8109cb2:	f7fd fffa 	bl	8107caa <vListInsert>
 8109cb6:	e012      	b.n	8109cde <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8109cb8:	687a      	ldr	r2, [r7, #4]
 8109cba:	683b      	ldr	r3, [r7, #0]
 8109cbc:	429a      	cmp	r2, r3
 8109cbe:	d206      	bcs.n	8109cce <prvInsertTimerInActiveList+0x62>
 8109cc0:	68ba      	ldr	r2, [r7, #8]
 8109cc2:	683b      	ldr	r3, [r7, #0]
 8109cc4:	429a      	cmp	r2, r3
 8109cc6:	d302      	bcc.n	8109cce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8109cc8:	2301      	movs	r3, #1
 8109cca:	617b      	str	r3, [r7, #20]
 8109ccc:	e007      	b.n	8109cde <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8109cce:	4b07      	ldr	r3, [pc, #28]	; (8109cec <prvInsertTimerInActiveList+0x80>)
 8109cd0:	681a      	ldr	r2, [r3, #0]
 8109cd2:	68fb      	ldr	r3, [r7, #12]
 8109cd4:	3304      	adds	r3, #4
 8109cd6:	4619      	mov	r1, r3
 8109cd8:	4610      	mov	r0, r2
 8109cda:	f7fd ffe6 	bl	8107caa <vListInsert>
		}
	}

	return xProcessTimerNow;
 8109cde:	697b      	ldr	r3, [r7, #20]
}
 8109ce0:	4618      	mov	r0, r3
 8109ce2:	3718      	adds	r7, #24
 8109ce4:	46bd      	mov	sp, r7
 8109ce6:	bd80      	pop	{r7, pc}
 8109ce8:	10004a2c 	.word	0x10004a2c
 8109cec:	10004a28 	.word	0x10004a28

08109cf0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8109cf0:	b580      	push	{r7, lr}
 8109cf2:	b08e      	sub	sp, #56	; 0x38
 8109cf4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8109cf6:	e0c6      	b.n	8109e86 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8109cf8:	687b      	ldr	r3, [r7, #4]
 8109cfa:	2b00      	cmp	r3, #0
 8109cfc:	da17      	bge.n	8109d2e <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8109cfe:	1d3b      	adds	r3, r7, #4
 8109d00:	3304      	adds	r3, #4
 8109d02:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8109d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8109d06:	2b00      	cmp	r3, #0
 8109d08:	d109      	bne.n	8109d1e <prvProcessReceivedCommands+0x2e>
 8109d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109d0e:	f383 8811 	msr	BASEPRI, r3
 8109d12:	f3bf 8f6f 	isb	sy
 8109d16:	f3bf 8f4f 	dsb	sy
 8109d1a:	61fb      	str	r3, [r7, #28]
 8109d1c:	e7fe      	b.n	8109d1c <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8109d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8109d20:	681b      	ldr	r3, [r3, #0]
 8109d22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8109d24:	6850      	ldr	r0, [r2, #4]
 8109d26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8109d28:	6892      	ldr	r2, [r2, #8]
 8109d2a:	4611      	mov	r1, r2
 8109d2c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8109d2e:	687b      	ldr	r3, [r7, #4]
 8109d30:	2b00      	cmp	r3, #0
 8109d32:	f2c0 80a7 	blt.w	8109e84 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8109d36:	68fb      	ldr	r3, [r7, #12]
 8109d38:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8109d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109d3c:	695b      	ldr	r3, [r3, #20]
 8109d3e:	2b00      	cmp	r3, #0
 8109d40:	d004      	beq.n	8109d4c <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8109d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109d44:	3304      	adds	r3, #4
 8109d46:	4618      	mov	r0, r3
 8109d48:	f7fd ffe8 	bl	8107d1c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8109d4c:	463b      	mov	r3, r7
 8109d4e:	4618      	mov	r0, r3
 8109d50:	f7ff ff6c 	bl	8109c2c <prvSampleTimeNow>
 8109d54:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8109d56:	687b      	ldr	r3, [r7, #4]
 8109d58:	2b09      	cmp	r3, #9
 8109d5a:	f200 8094 	bhi.w	8109e86 <prvProcessReceivedCommands+0x196>
 8109d5e:	a201      	add	r2, pc, #4	; (adr r2, 8109d64 <prvProcessReceivedCommands+0x74>)
 8109d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109d64:	08109d8d 	.word	0x08109d8d
 8109d68:	08109d8d 	.word	0x08109d8d
 8109d6c:	08109d8d 	.word	0x08109d8d
 8109d70:	08109dff 	.word	0x08109dff
 8109d74:	08109e13 	.word	0x08109e13
 8109d78:	08109e5b 	.word	0x08109e5b
 8109d7c:	08109d8d 	.word	0x08109d8d
 8109d80:	08109d8d 	.word	0x08109d8d
 8109d84:	08109dff 	.word	0x08109dff
 8109d88:	08109e13 	.word	0x08109e13
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8109d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109d8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8109d92:	f043 0301 	orr.w	r3, r3, #1
 8109d96:	b2da      	uxtb	r2, r3
 8109d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109d9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8109d9e:	68ba      	ldr	r2, [r7, #8]
 8109da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109da2:	699b      	ldr	r3, [r3, #24]
 8109da4:	18d1      	adds	r1, r2, r3
 8109da6:	68bb      	ldr	r3, [r7, #8]
 8109da8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8109daa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8109dac:	f7ff ff5e 	bl	8109c6c <prvInsertTimerInActiveList>
 8109db0:	4603      	mov	r3, r0
 8109db2:	2b00      	cmp	r3, #0
 8109db4:	d067      	beq.n	8109e86 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8109db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109db8:	6a1b      	ldr	r3, [r3, #32]
 8109dba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8109dbc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8109dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109dc0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8109dc4:	f003 0304 	and.w	r3, r3, #4
 8109dc8:	2b00      	cmp	r3, #0
 8109dca:	d05c      	beq.n	8109e86 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8109dcc:	68ba      	ldr	r2, [r7, #8]
 8109dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109dd0:	699b      	ldr	r3, [r3, #24]
 8109dd2:	441a      	add	r2, r3
 8109dd4:	2300      	movs	r3, #0
 8109dd6:	9300      	str	r3, [sp, #0]
 8109dd8:	2300      	movs	r3, #0
 8109dda:	2100      	movs	r1, #0
 8109ddc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8109dde:	f7ff fe09 	bl	81099f4 <xTimerGenericCommand>
 8109de2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8109de4:	6a3b      	ldr	r3, [r7, #32]
 8109de6:	2b00      	cmp	r3, #0
 8109de8:	d14d      	bne.n	8109e86 <prvProcessReceivedCommands+0x196>
 8109dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109dee:	f383 8811 	msr	BASEPRI, r3
 8109df2:	f3bf 8f6f 	isb	sy
 8109df6:	f3bf 8f4f 	dsb	sy
 8109dfa:	61bb      	str	r3, [r7, #24]
 8109dfc:	e7fe      	b.n	8109dfc <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8109dfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109e00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8109e04:	f023 0301 	bic.w	r3, r3, #1
 8109e08:	b2da      	uxtb	r2, r3
 8109e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109e0c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8109e10:	e039      	b.n	8109e86 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8109e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109e14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8109e18:	f043 0301 	orr.w	r3, r3, #1
 8109e1c:	b2da      	uxtb	r2, r3
 8109e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109e20:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8109e24:	68ba      	ldr	r2, [r7, #8]
 8109e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109e28:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8109e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109e2c:	699b      	ldr	r3, [r3, #24]
 8109e2e:	2b00      	cmp	r3, #0
 8109e30:	d109      	bne.n	8109e46 <prvProcessReceivedCommands+0x156>
 8109e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109e36:	f383 8811 	msr	BASEPRI, r3
 8109e3a:	f3bf 8f6f 	isb	sy
 8109e3e:	f3bf 8f4f 	dsb	sy
 8109e42:	617b      	str	r3, [r7, #20]
 8109e44:	e7fe      	b.n	8109e44 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8109e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109e48:	699a      	ldr	r2, [r3, #24]
 8109e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109e4c:	18d1      	adds	r1, r2, r3
 8109e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109e50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8109e52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8109e54:	f7ff ff0a 	bl	8109c6c <prvInsertTimerInActiveList>
					break;
 8109e58:	e015      	b.n	8109e86 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8109e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109e5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8109e60:	f003 0302 	and.w	r3, r3, #2
 8109e64:	2b00      	cmp	r3, #0
 8109e66:	d103      	bne.n	8109e70 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8109e68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8109e6a:	f7fd fdb9 	bl	81079e0 <vPortFree>
 8109e6e:	e00a      	b.n	8109e86 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8109e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109e72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8109e76:	f023 0301 	bic.w	r3, r3, #1
 8109e7a:	b2da      	uxtb	r2, r3
 8109e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109e7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8109e82:	e000      	b.n	8109e86 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8109e84:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8109e86:	4b07      	ldr	r3, [pc, #28]	; (8109ea4 <prvProcessReceivedCommands+0x1b4>)
 8109e88:	681b      	ldr	r3, [r3, #0]
 8109e8a:	1d39      	adds	r1, r7, #4
 8109e8c:	2200      	movs	r2, #0
 8109e8e:	4618      	mov	r0, r3
 8109e90:	f7fe fc3a 	bl	8108708 <xQueueReceive>
 8109e94:	4603      	mov	r3, r0
 8109e96:	2b00      	cmp	r3, #0
 8109e98:	f47f af2e 	bne.w	8109cf8 <prvProcessReceivedCommands+0x8>
	}
}
 8109e9c:	bf00      	nop
 8109e9e:	3730      	adds	r7, #48	; 0x30
 8109ea0:	46bd      	mov	sp, r7
 8109ea2:	bd80      	pop	{r7, pc}
 8109ea4:	10004a30 	.word	0x10004a30

08109ea8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8109ea8:	b580      	push	{r7, lr}
 8109eaa:	b088      	sub	sp, #32
 8109eac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8109eae:	e047      	b.n	8109f40 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8109eb0:	4b2d      	ldr	r3, [pc, #180]	; (8109f68 <prvSwitchTimerLists+0xc0>)
 8109eb2:	681b      	ldr	r3, [r3, #0]
 8109eb4:	68db      	ldr	r3, [r3, #12]
 8109eb6:	681b      	ldr	r3, [r3, #0]
 8109eb8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8109eba:	4b2b      	ldr	r3, [pc, #172]	; (8109f68 <prvSwitchTimerLists+0xc0>)
 8109ebc:	681b      	ldr	r3, [r3, #0]
 8109ebe:	68db      	ldr	r3, [r3, #12]
 8109ec0:	68db      	ldr	r3, [r3, #12]
 8109ec2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8109ec4:	68fb      	ldr	r3, [r7, #12]
 8109ec6:	3304      	adds	r3, #4
 8109ec8:	4618      	mov	r0, r3
 8109eca:	f7fd ff27 	bl	8107d1c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8109ece:	68fb      	ldr	r3, [r7, #12]
 8109ed0:	6a1b      	ldr	r3, [r3, #32]
 8109ed2:	68f8      	ldr	r0, [r7, #12]
 8109ed4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8109ed6:	68fb      	ldr	r3, [r7, #12]
 8109ed8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8109edc:	f003 0304 	and.w	r3, r3, #4
 8109ee0:	2b00      	cmp	r3, #0
 8109ee2:	d02d      	beq.n	8109f40 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8109ee4:	68fb      	ldr	r3, [r7, #12]
 8109ee6:	699b      	ldr	r3, [r3, #24]
 8109ee8:	693a      	ldr	r2, [r7, #16]
 8109eea:	4413      	add	r3, r2
 8109eec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8109eee:	68ba      	ldr	r2, [r7, #8]
 8109ef0:	693b      	ldr	r3, [r7, #16]
 8109ef2:	429a      	cmp	r2, r3
 8109ef4:	d90e      	bls.n	8109f14 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8109ef6:	68fb      	ldr	r3, [r7, #12]
 8109ef8:	68ba      	ldr	r2, [r7, #8]
 8109efa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8109efc:	68fb      	ldr	r3, [r7, #12]
 8109efe:	68fa      	ldr	r2, [r7, #12]
 8109f00:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8109f02:	4b19      	ldr	r3, [pc, #100]	; (8109f68 <prvSwitchTimerLists+0xc0>)
 8109f04:	681a      	ldr	r2, [r3, #0]
 8109f06:	68fb      	ldr	r3, [r7, #12]
 8109f08:	3304      	adds	r3, #4
 8109f0a:	4619      	mov	r1, r3
 8109f0c:	4610      	mov	r0, r2
 8109f0e:	f7fd fecc 	bl	8107caa <vListInsert>
 8109f12:	e015      	b.n	8109f40 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8109f14:	2300      	movs	r3, #0
 8109f16:	9300      	str	r3, [sp, #0]
 8109f18:	2300      	movs	r3, #0
 8109f1a:	693a      	ldr	r2, [r7, #16]
 8109f1c:	2100      	movs	r1, #0
 8109f1e:	68f8      	ldr	r0, [r7, #12]
 8109f20:	f7ff fd68 	bl	81099f4 <xTimerGenericCommand>
 8109f24:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8109f26:	687b      	ldr	r3, [r7, #4]
 8109f28:	2b00      	cmp	r3, #0
 8109f2a:	d109      	bne.n	8109f40 <prvSwitchTimerLists+0x98>
 8109f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109f30:	f383 8811 	msr	BASEPRI, r3
 8109f34:	f3bf 8f6f 	isb	sy
 8109f38:	f3bf 8f4f 	dsb	sy
 8109f3c:	603b      	str	r3, [r7, #0]
 8109f3e:	e7fe      	b.n	8109f3e <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8109f40:	4b09      	ldr	r3, [pc, #36]	; (8109f68 <prvSwitchTimerLists+0xc0>)
 8109f42:	681b      	ldr	r3, [r3, #0]
 8109f44:	681b      	ldr	r3, [r3, #0]
 8109f46:	2b00      	cmp	r3, #0
 8109f48:	d1b2      	bne.n	8109eb0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8109f4a:	4b07      	ldr	r3, [pc, #28]	; (8109f68 <prvSwitchTimerLists+0xc0>)
 8109f4c:	681b      	ldr	r3, [r3, #0]
 8109f4e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8109f50:	4b06      	ldr	r3, [pc, #24]	; (8109f6c <prvSwitchTimerLists+0xc4>)
 8109f52:	681b      	ldr	r3, [r3, #0]
 8109f54:	4a04      	ldr	r2, [pc, #16]	; (8109f68 <prvSwitchTimerLists+0xc0>)
 8109f56:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8109f58:	4a04      	ldr	r2, [pc, #16]	; (8109f6c <prvSwitchTimerLists+0xc4>)
 8109f5a:	697b      	ldr	r3, [r7, #20]
 8109f5c:	6013      	str	r3, [r2, #0]
}
 8109f5e:	bf00      	nop
 8109f60:	3718      	adds	r7, #24
 8109f62:	46bd      	mov	sp, r7
 8109f64:	bd80      	pop	{r7, pc}
 8109f66:	bf00      	nop
 8109f68:	10004a28 	.word	0x10004a28
 8109f6c:	10004a2c 	.word	0x10004a2c

08109f70 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8109f70:	b580      	push	{r7, lr}
 8109f72:	b082      	sub	sp, #8
 8109f74:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8109f76:	f7fe f821 	bl	8107fbc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8109f7a:	4b15      	ldr	r3, [pc, #84]	; (8109fd0 <prvCheckForValidListAndQueue+0x60>)
 8109f7c:	681b      	ldr	r3, [r3, #0]
 8109f7e:	2b00      	cmp	r3, #0
 8109f80:	d120      	bne.n	8109fc4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8109f82:	4814      	ldr	r0, [pc, #80]	; (8109fd4 <prvCheckForValidListAndQueue+0x64>)
 8109f84:	f7fd fe40 	bl	8107c08 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8109f88:	4813      	ldr	r0, [pc, #76]	; (8109fd8 <prvCheckForValidListAndQueue+0x68>)
 8109f8a:	f7fd fe3d 	bl	8107c08 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8109f8e:	4b13      	ldr	r3, [pc, #76]	; (8109fdc <prvCheckForValidListAndQueue+0x6c>)
 8109f90:	4a10      	ldr	r2, [pc, #64]	; (8109fd4 <prvCheckForValidListAndQueue+0x64>)
 8109f92:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8109f94:	4b12      	ldr	r3, [pc, #72]	; (8109fe0 <prvCheckForValidListAndQueue+0x70>)
 8109f96:	4a10      	ldr	r2, [pc, #64]	; (8109fd8 <prvCheckForValidListAndQueue+0x68>)
 8109f98:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8109f9a:	2300      	movs	r3, #0
 8109f9c:	9300      	str	r3, [sp, #0]
 8109f9e:	4b11      	ldr	r3, [pc, #68]	; (8109fe4 <prvCheckForValidListAndQueue+0x74>)
 8109fa0:	4a11      	ldr	r2, [pc, #68]	; (8109fe8 <prvCheckForValidListAndQueue+0x78>)
 8109fa2:	2110      	movs	r1, #16
 8109fa4:	200a      	movs	r0, #10
 8109fa6:	f7fe f98b 	bl	81082c0 <xQueueGenericCreateStatic>
 8109faa:	4602      	mov	r2, r0
 8109fac:	4b08      	ldr	r3, [pc, #32]	; (8109fd0 <prvCheckForValidListAndQueue+0x60>)
 8109fae:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8109fb0:	4b07      	ldr	r3, [pc, #28]	; (8109fd0 <prvCheckForValidListAndQueue+0x60>)
 8109fb2:	681b      	ldr	r3, [r3, #0]
 8109fb4:	2b00      	cmp	r3, #0
 8109fb6:	d005      	beq.n	8109fc4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8109fb8:	4b05      	ldr	r3, [pc, #20]	; (8109fd0 <prvCheckForValidListAndQueue+0x60>)
 8109fba:	681b      	ldr	r3, [r3, #0]
 8109fbc:	490b      	ldr	r1, [pc, #44]	; (8109fec <prvCheckForValidListAndQueue+0x7c>)
 8109fbe:	4618      	mov	r0, r3
 8109fc0:	f7fe fd8e 	bl	8108ae0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8109fc4:	f7fe f828 	bl	8108018 <vPortExitCritical>
}
 8109fc8:	bf00      	nop
 8109fca:	46bd      	mov	sp, r7
 8109fcc:	bd80      	pop	{r7, pc}
 8109fce:	bf00      	nop
 8109fd0:	10004a30 	.word	0x10004a30
 8109fd4:	10004a00 	.word	0x10004a00
 8109fd8:	10004a14 	.word	0x10004a14
 8109fdc:	10004a28 	.word	0x10004a28
 8109fe0:	10004a2c 	.word	0x10004a2c
 8109fe4:	10004adc 	.word	0x10004adc
 8109fe8:	10004a3c 	.word	0x10004a3c
 8109fec:	0810bb30 	.word	0x0810bb30

08109ff0 <__errno>:
 8109ff0:	4b01      	ldr	r3, [pc, #4]	; (8109ff8 <__errno+0x8>)
 8109ff2:	6818      	ldr	r0, [r3, #0]
 8109ff4:	4770      	bx	lr
 8109ff6:	bf00      	nop
 8109ff8:	10000028 	.word	0x10000028

08109ffc <__libc_init_array>:
 8109ffc:	b570      	push	{r4, r5, r6, lr}
 8109ffe:	4e0d      	ldr	r6, [pc, #52]	; (810a034 <__libc_init_array+0x38>)
 810a000:	4c0d      	ldr	r4, [pc, #52]	; (810a038 <__libc_init_array+0x3c>)
 810a002:	1ba4      	subs	r4, r4, r6
 810a004:	10a4      	asrs	r4, r4, #2
 810a006:	2500      	movs	r5, #0
 810a008:	42a5      	cmp	r5, r4
 810a00a:	d109      	bne.n	810a020 <__libc_init_array+0x24>
 810a00c:	4e0b      	ldr	r6, [pc, #44]	; (810a03c <__libc_init_array+0x40>)
 810a00e:	4c0c      	ldr	r4, [pc, #48]	; (810a040 <__libc_init_array+0x44>)
 810a010:	f001 fd46 	bl	810baa0 <_init>
 810a014:	1ba4      	subs	r4, r4, r6
 810a016:	10a4      	asrs	r4, r4, #2
 810a018:	2500      	movs	r5, #0
 810a01a:	42a5      	cmp	r5, r4
 810a01c:	d105      	bne.n	810a02a <__libc_init_array+0x2e>
 810a01e:	bd70      	pop	{r4, r5, r6, pc}
 810a020:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 810a024:	4798      	blx	r3
 810a026:	3501      	adds	r5, #1
 810a028:	e7ee      	b.n	810a008 <__libc_init_array+0xc>
 810a02a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 810a02e:	4798      	blx	r3
 810a030:	3501      	adds	r5, #1
 810a032:	e7f2      	b.n	810a01a <__libc_init_array+0x1e>
 810a034:	0810be20 	.word	0x0810be20
 810a038:	0810be20 	.word	0x0810be20
 810a03c:	0810be20 	.word	0x0810be20
 810a040:	0810be24 	.word	0x0810be24

0810a044 <memcpy>:
 810a044:	b510      	push	{r4, lr}
 810a046:	1e43      	subs	r3, r0, #1
 810a048:	440a      	add	r2, r1
 810a04a:	4291      	cmp	r1, r2
 810a04c:	d100      	bne.n	810a050 <memcpy+0xc>
 810a04e:	bd10      	pop	{r4, pc}
 810a050:	f811 4b01 	ldrb.w	r4, [r1], #1
 810a054:	f803 4f01 	strb.w	r4, [r3, #1]!
 810a058:	e7f7      	b.n	810a04a <memcpy+0x6>

0810a05a <memset>:
 810a05a:	4402      	add	r2, r0
 810a05c:	4603      	mov	r3, r0
 810a05e:	4293      	cmp	r3, r2
 810a060:	d100      	bne.n	810a064 <memset+0xa>
 810a062:	4770      	bx	lr
 810a064:	f803 1b01 	strb.w	r1, [r3], #1
 810a068:	e7f9      	b.n	810a05e <memset+0x4>

0810a06a <__cvt>:
 810a06a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810a06e:	ec55 4b10 	vmov	r4, r5, d0
 810a072:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 810a074:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 810a078:	2d00      	cmp	r5, #0
 810a07a:	460e      	mov	r6, r1
 810a07c:	4691      	mov	r9, r2
 810a07e:	4619      	mov	r1, r3
 810a080:	bfb8      	it	lt
 810a082:	4622      	movlt	r2, r4
 810a084:	462b      	mov	r3, r5
 810a086:	f027 0720 	bic.w	r7, r7, #32
 810a08a:	bfbb      	ittet	lt
 810a08c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 810a090:	461d      	movlt	r5, r3
 810a092:	2300      	movge	r3, #0
 810a094:	232d      	movlt	r3, #45	; 0x2d
 810a096:	bfb8      	it	lt
 810a098:	4614      	movlt	r4, r2
 810a09a:	2f46      	cmp	r7, #70	; 0x46
 810a09c:	700b      	strb	r3, [r1, #0]
 810a09e:	d004      	beq.n	810a0aa <__cvt+0x40>
 810a0a0:	2f45      	cmp	r7, #69	; 0x45
 810a0a2:	d100      	bne.n	810a0a6 <__cvt+0x3c>
 810a0a4:	3601      	adds	r6, #1
 810a0a6:	2102      	movs	r1, #2
 810a0a8:	e000      	b.n	810a0ac <__cvt+0x42>
 810a0aa:	2103      	movs	r1, #3
 810a0ac:	ab03      	add	r3, sp, #12
 810a0ae:	9301      	str	r3, [sp, #4]
 810a0b0:	ab02      	add	r3, sp, #8
 810a0b2:	9300      	str	r3, [sp, #0]
 810a0b4:	4632      	mov	r2, r6
 810a0b6:	4653      	mov	r3, sl
 810a0b8:	ec45 4b10 	vmov	d0, r4, r5
 810a0bc:	f000 fbac 	bl	810a818 <_dtoa_r>
 810a0c0:	2f47      	cmp	r7, #71	; 0x47
 810a0c2:	4680      	mov	r8, r0
 810a0c4:	d102      	bne.n	810a0cc <__cvt+0x62>
 810a0c6:	f019 0f01 	tst.w	r9, #1
 810a0ca:	d026      	beq.n	810a11a <__cvt+0xb0>
 810a0cc:	2f46      	cmp	r7, #70	; 0x46
 810a0ce:	eb08 0906 	add.w	r9, r8, r6
 810a0d2:	d111      	bne.n	810a0f8 <__cvt+0x8e>
 810a0d4:	f898 3000 	ldrb.w	r3, [r8]
 810a0d8:	2b30      	cmp	r3, #48	; 0x30
 810a0da:	d10a      	bne.n	810a0f2 <__cvt+0x88>
 810a0dc:	2200      	movs	r2, #0
 810a0de:	2300      	movs	r3, #0
 810a0e0:	4620      	mov	r0, r4
 810a0e2:	4629      	mov	r1, r5
 810a0e4:	f7f6 fd28 	bl	8100b38 <__aeabi_dcmpeq>
 810a0e8:	b918      	cbnz	r0, 810a0f2 <__cvt+0x88>
 810a0ea:	f1c6 0601 	rsb	r6, r6, #1
 810a0ee:	f8ca 6000 	str.w	r6, [sl]
 810a0f2:	f8da 3000 	ldr.w	r3, [sl]
 810a0f6:	4499      	add	r9, r3
 810a0f8:	2200      	movs	r2, #0
 810a0fa:	2300      	movs	r3, #0
 810a0fc:	4620      	mov	r0, r4
 810a0fe:	4629      	mov	r1, r5
 810a100:	f7f6 fd1a 	bl	8100b38 <__aeabi_dcmpeq>
 810a104:	b938      	cbnz	r0, 810a116 <__cvt+0xac>
 810a106:	2230      	movs	r2, #48	; 0x30
 810a108:	9b03      	ldr	r3, [sp, #12]
 810a10a:	454b      	cmp	r3, r9
 810a10c:	d205      	bcs.n	810a11a <__cvt+0xb0>
 810a10e:	1c59      	adds	r1, r3, #1
 810a110:	9103      	str	r1, [sp, #12]
 810a112:	701a      	strb	r2, [r3, #0]
 810a114:	e7f8      	b.n	810a108 <__cvt+0x9e>
 810a116:	f8cd 900c 	str.w	r9, [sp, #12]
 810a11a:	9b03      	ldr	r3, [sp, #12]
 810a11c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810a11e:	eba3 0308 	sub.w	r3, r3, r8
 810a122:	4640      	mov	r0, r8
 810a124:	6013      	str	r3, [r2, #0]
 810a126:	b004      	add	sp, #16
 810a128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0810a12c <__exponent>:
 810a12c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810a12e:	2900      	cmp	r1, #0
 810a130:	4604      	mov	r4, r0
 810a132:	bfba      	itte	lt
 810a134:	4249      	neglt	r1, r1
 810a136:	232d      	movlt	r3, #45	; 0x2d
 810a138:	232b      	movge	r3, #43	; 0x2b
 810a13a:	2909      	cmp	r1, #9
 810a13c:	f804 2b02 	strb.w	r2, [r4], #2
 810a140:	7043      	strb	r3, [r0, #1]
 810a142:	dd20      	ble.n	810a186 <__exponent+0x5a>
 810a144:	f10d 0307 	add.w	r3, sp, #7
 810a148:	461f      	mov	r7, r3
 810a14a:	260a      	movs	r6, #10
 810a14c:	fb91 f5f6 	sdiv	r5, r1, r6
 810a150:	fb06 1115 	mls	r1, r6, r5, r1
 810a154:	3130      	adds	r1, #48	; 0x30
 810a156:	2d09      	cmp	r5, #9
 810a158:	f803 1c01 	strb.w	r1, [r3, #-1]
 810a15c:	f103 32ff 	add.w	r2, r3, #4294967295
 810a160:	4629      	mov	r1, r5
 810a162:	dc09      	bgt.n	810a178 <__exponent+0x4c>
 810a164:	3130      	adds	r1, #48	; 0x30
 810a166:	3b02      	subs	r3, #2
 810a168:	f802 1c01 	strb.w	r1, [r2, #-1]
 810a16c:	42bb      	cmp	r3, r7
 810a16e:	4622      	mov	r2, r4
 810a170:	d304      	bcc.n	810a17c <__exponent+0x50>
 810a172:	1a10      	subs	r0, r2, r0
 810a174:	b003      	add	sp, #12
 810a176:	bdf0      	pop	{r4, r5, r6, r7, pc}
 810a178:	4613      	mov	r3, r2
 810a17a:	e7e7      	b.n	810a14c <__exponent+0x20>
 810a17c:	f813 2b01 	ldrb.w	r2, [r3], #1
 810a180:	f804 2b01 	strb.w	r2, [r4], #1
 810a184:	e7f2      	b.n	810a16c <__exponent+0x40>
 810a186:	2330      	movs	r3, #48	; 0x30
 810a188:	4419      	add	r1, r3
 810a18a:	7083      	strb	r3, [r0, #2]
 810a18c:	1d02      	adds	r2, r0, #4
 810a18e:	70c1      	strb	r1, [r0, #3]
 810a190:	e7ef      	b.n	810a172 <__exponent+0x46>
	...

0810a194 <_printf_float>:
 810a194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a198:	b08d      	sub	sp, #52	; 0x34
 810a19a:	460c      	mov	r4, r1
 810a19c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 810a1a0:	4616      	mov	r6, r2
 810a1a2:	461f      	mov	r7, r3
 810a1a4:	4605      	mov	r5, r0
 810a1a6:	f001 f8ef 	bl	810b388 <_localeconv_r>
 810a1aa:	6803      	ldr	r3, [r0, #0]
 810a1ac:	9304      	str	r3, [sp, #16]
 810a1ae:	4618      	mov	r0, r3
 810a1b0:	f7f6 f896 	bl	81002e0 <strlen>
 810a1b4:	2300      	movs	r3, #0
 810a1b6:	930a      	str	r3, [sp, #40]	; 0x28
 810a1b8:	f8d8 3000 	ldr.w	r3, [r8]
 810a1bc:	9005      	str	r0, [sp, #20]
 810a1be:	3307      	adds	r3, #7
 810a1c0:	f023 0307 	bic.w	r3, r3, #7
 810a1c4:	f103 0208 	add.w	r2, r3, #8
 810a1c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 810a1cc:	f8d4 b000 	ldr.w	fp, [r4]
 810a1d0:	f8c8 2000 	str.w	r2, [r8]
 810a1d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a1d8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 810a1dc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 810a1e0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 810a1e4:	9307      	str	r3, [sp, #28]
 810a1e6:	f8cd 8018 	str.w	r8, [sp, #24]
 810a1ea:	f04f 32ff 	mov.w	r2, #4294967295
 810a1ee:	4ba7      	ldr	r3, [pc, #668]	; (810a48c <_printf_float+0x2f8>)
 810a1f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810a1f4:	f7f6 fcd2 	bl	8100b9c <__aeabi_dcmpun>
 810a1f8:	bb70      	cbnz	r0, 810a258 <_printf_float+0xc4>
 810a1fa:	f04f 32ff 	mov.w	r2, #4294967295
 810a1fe:	4ba3      	ldr	r3, [pc, #652]	; (810a48c <_printf_float+0x2f8>)
 810a200:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810a204:	f7f6 fcac 	bl	8100b60 <__aeabi_dcmple>
 810a208:	bb30      	cbnz	r0, 810a258 <_printf_float+0xc4>
 810a20a:	2200      	movs	r2, #0
 810a20c:	2300      	movs	r3, #0
 810a20e:	4640      	mov	r0, r8
 810a210:	4649      	mov	r1, r9
 810a212:	f7f6 fc9b 	bl	8100b4c <__aeabi_dcmplt>
 810a216:	b110      	cbz	r0, 810a21e <_printf_float+0x8a>
 810a218:	232d      	movs	r3, #45	; 0x2d
 810a21a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 810a21e:	4a9c      	ldr	r2, [pc, #624]	; (810a490 <_printf_float+0x2fc>)
 810a220:	4b9c      	ldr	r3, [pc, #624]	; (810a494 <_printf_float+0x300>)
 810a222:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 810a226:	bf8c      	ite	hi
 810a228:	4690      	movhi	r8, r2
 810a22a:	4698      	movls	r8, r3
 810a22c:	2303      	movs	r3, #3
 810a22e:	f02b 0204 	bic.w	r2, fp, #4
 810a232:	6123      	str	r3, [r4, #16]
 810a234:	6022      	str	r2, [r4, #0]
 810a236:	f04f 0900 	mov.w	r9, #0
 810a23a:	9700      	str	r7, [sp, #0]
 810a23c:	4633      	mov	r3, r6
 810a23e:	aa0b      	add	r2, sp, #44	; 0x2c
 810a240:	4621      	mov	r1, r4
 810a242:	4628      	mov	r0, r5
 810a244:	f000 f9e6 	bl	810a614 <_printf_common>
 810a248:	3001      	adds	r0, #1
 810a24a:	f040 808d 	bne.w	810a368 <_printf_float+0x1d4>
 810a24e:	f04f 30ff 	mov.w	r0, #4294967295
 810a252:	b00d      	add	sp, #52	; 0x34
 810a254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a258:	4642      	mov	r2, r8
 810a25a:	464b      	mov	r3, r9
 810a25c:	4640      	mov	r0, r8
 810a25e:	4649      	mov	r1, r9
 810a260:	f7f6 fc9c 	bl	8100b9c <__aeabi_dcmpun>
 810a264:	b110      	cbz	r0, 810a26c <_printf_float+0xd8>
 810a266:	4a8c      	ldr	r2, [pc, #560]	; (810a498 <_printf_float+0x304>)
 810a268:	4b8c      	ldr	r3, [pc, #560]	; (810a49c <_printf_float+0x308>)
 810a26a:	e7da      	b.n	810a222 <_printf_float+0x8e>
 810a26c:	6861      	ldr	r1, [r4, #4]
 810a26e:	1c4b      	adds	r3, r1, #1
 810a270:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 810a274:	a80a      	add	r0, sp, #40	; 0x28
 810a276:	d13e      	bne.n	810a2f6 <_printf_float+0x162>
 810a278:	2306      	movs	r3, #6
 810a27a:	6063      	str	r3, [r4, #4]
 810a27c:	2300      	movs	r3, #0
 810a27e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 810a282:	ab09      	add	r3, sp, #36	; 0x24
 810a284:	9300      	str	r3, [sp, #0]
 810a286:	ec49 8b10 	vmov	d0, r8, r9
 810a28a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 810a28e:	6022      	str	r2, [r4, #0]
 810a290:	f8cd a004 	str.w	sl, [sp, #4]
 810a294:	6861      	ldr	r1, [r4, #4]
 810a296:	4628      	mov	r0, r5
 810a298:	f7ff fee7 	bl	810a06a <__cvt>
 810a29c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 810a2a0:	2b47      	cmp	r3, #71	; 0x47
 810a2a2:	4680      	mov	r8, r0
 810a2a4:	d109      	bne.n	810a2ba <_printf_float+0x126>
 810a2a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a2a8:	1cd8      	adds	r0, r3, #3
 810a2aa:	db02      	blt.n	810a2b2 <_printf_float+0x11e>
 810a2ac:	6862      	ldr	r2, [r4, #4]
 810a2ae:	4293      	cmp	r3, r2
 810a2b0:	dd47      	ble.n	810a342 <_printf_float+0x1ae>
 810a2b2:	f1aa 0a02 	sub.w	sl, sl, #2
 810a2b6:	fa5f fa8a 	uxtb.w	sl, sl
 810a2ba:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 810a2be:	9909      	ldr	r1, [sp, #36]	; 0x24
 810a2c0:	d824      	bhi.n	810a30c <_printf_float+0x178>
 810a2c2:	3901      	subs	r1, #1
 810a2c4:	4652      	mov	r2, sl
 810a2c6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 810a2ca:	9109      	str	r1, [sp, #36]	; 0x24
 810a2cc:	f7ff ff2e 	bl	810a12c <__exponent>
 810a2d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 810a2d2:	1813      	adds	r3, r2, r0
 810a2d4:	2a01      	cmp	r2, #1
 810a2d6:	4681      	mov	r9, r0
 810a2d8:	6123      	str	r3, [r4, #16]
 810a2da:	dc02      	bgt.n	810a2e2 <_printf_float+0x14e>
 810a2dc:	6822      	ldr	r2, [r4, #0]
 810a2de:	07d1      	lsls	r1, r2, #31
 810a2e0:	d501      	bpl.n	810a2e6 <_printf_float+0x152>
 810a2e2:	3301      	adds	r3, #1
 810a2e4:	6123      	str	r3, [r4, #16]
 810a2e6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 810a2ea:	2b00      	cmp	r3, #0
 810a2ec:	d0a5      	beq.n	810a23a <_printf_float+0xa6>
 810a2ee:	232d      	movs	r3, #45	; 0x2d
 810a2f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 810a2f4:	e7a1      	b.n	810a23a <_printf_float+0xa6>
 810a2f6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 810a2fa:	f000 8177 	beq.w	810a5ec <_printf_float+0x458>
 810a2fe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 810a302:	d1bb      	bne.n	810a27c <_printf_float+0xe8>
 810a304:	2900      	cmp	r1, #0
 810a306:	d1b9      	bne.n	810a27c <_printf_float+0xe8>
 810a308:	2301      	movs	r3, #1
 810a30a:	e7b6      	b.n	810a27a <_printf_float+0xe6>
 810a30c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 810a310:	d119      	bne.n	810a346 <_printf_float+0x1b2>
 810a312:	2900      	cmp	r1, #0
 810a314:	6863      	ldr	r3, [r4, #4]
 810a316:	dd0c      	ble.n	810a332 <_printf_float+0x19e>
 810a318:	6121      	str	r1, [r4, #16]
 810a31a:	b913      	cbnz	r3, 810a322 <_printf_float+0x18e>
 810a31c:	6822      	ldr	r2, [r4, #0]
 810a31e:	07d2      	lsls	r2, r2, #31
 810a320:	d502      	bpl.n	810a328 <_printf_float+0x194>
 810a322:	3301      	adds	r3, #1
 810a324:	440b      	add	r3, r1
 810a326:	6123      	str	r3, [r4, #16]
 810a328:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a32a:	65a3      	str	r3, [r4, #88]	; 0x58
 810a32c:	f04f 0900 	mov.w	r9, #0
 810a330:	e7d9      	b.n	810a2e6 <_printf_float+0x152>
 810a332:	b913      	cbnz	r3, 810a33a <_printf_float+0x1a6>
 810a334:	6822      	ldr	r2, [r4, #0]
 810a336:	07d0      	lsls	r0, r2, #31
 810a338:	d501      	bpl.n	810a33e <_printf_float+0x1aa>
 810a33a:	3302      	adds	r3, #2
 810a33c:	e7f3      	b.n	810a326 <_printf_float+0x192>
 810a33e:	2301      	movs	r3, #1
 810a340:	e7f1      	b.n	810a326 <_printf_float+0x192>
 810a342:	f04f 0a67 	mov.w	sl, #103	; 0x67
 810a346:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 810a34a:	4293      	cmp	r3, r2
 810a34c:	db05      	blt.n	810a35a <_printf_float+0x1c6>
 810a34e:	6822      	ldr	r2, [r4, #0]
 810a350:	6123      	str	r3, [r4, #16]
 810a352:	07d1      	lsls	r1, r2, #31
 810a354:	d5e8      	bpl.n	810a328 <_printf_float+0x194>
 810a356:	3301      	adds	r3, #1
 810a358:	e7e5      	b.n	810a326 <_printf_float+0x192>
 810a35a:	2b00      	cmp	r3, #0
 810a35c:	bfd4      	ite	le
 810a35e:	f1c3 0302 	rsble	r3, r3, #2
 810a362:	2301      	movgt	r3, #1
 810a364:	4413      	add	r3, r2
 810a366:	e7de      	b.n	810a326 <_printf_float+0x192>
 810a368:	6823      	ldr	r3, [r4, #0]
 810a36a:	055a      	lsls	r2, r3, #21
 810a36c:	d407      	bmi.n	810a37e <_printf_float+0x1ea>
 810a36e:	6923      	ldr	r3, [r4, #16]
 810a370:	4642      	mov	r2, r8
 810a372:	4631      	mov	r1, r6
 810a374:	4628      	mov	r0, r5
 810a376:	47b8      	blx	r7
 810a378:	3001      	adds	r0, #1
 810a37a:	d12b      	bne.n	810a3d4 <_printf_float+0x240>
 810a37c:	e767      	b.n	810a24e <_printf_float+0xba>
 810a37e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 810a382:	f240 80dc 	bls.w	810a53e <_printf_float+0x3aa>
 810a386:	2200      	movs	r2, #0
 810a388:	2300      	movs	r3, #0
 810a38a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 810a38e:	f7f6 fbd3 	bl	8100b38 <__aeabi_dcmpeq>
 810a392:	2800      	cmp	r0, #0
 810a394:	d033      	beq.n	810a3fe <_printf_float+0x26a>
 810a396:	2301      	movs	r3, #1
 810a398:	4a41      	ldr	r2, [pc, #260]	; (810a4a0 <_printf_float+0x30c>)
 810a39a:	4631      	mov	r1, r6
 810a39c:	4628      	mov	r0, r5
 810a39e:	47b8      	blx	r7
 810a3a0:	3001      	adds	r0, #1
 810a3a2:	f43f af54 	beq.w	810a24e <_printf_float+0xba>
 810a3a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 810a3aa:	429a      	cmp	r2, r3
 810a3ac:	db02      	blt.n	810a3b4 <_printf_float+0x220>
 810a3ae:	6823      	ldr	r3, [r4, #0]
 810a3b0:	07d8      	lsls	r0, r3, #31
 810a3b2:	d50f      	bpl.n	810a3d4 <_printf_float+0x240>
 810a3b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810a3b8:	4631      	mov	r1, r6
 810a3ba:	4628      	mov	r0, r5
 810a3bc:	47b8      	blx	r7
 810a3be:	3001      	adds	r0, #1
 810a3c0:	f43f af45 	beq.w	810a24e <_printf_float+0xba>
 810a3c4:	f04f 0800 	mov.w	r8, #0
 810a3c8:	f104 091a 	add.w	r9, r4, #26
 810a3cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810a3ce:	3b01      	subs	r3, #1
 810a3d0:	4543      	cmp	r3, r8
 810a3d2:	dc09      	bgt.n	810a3e8 <_printf_float+0x254>
 810a3d4:	6823      	ldr	r3, [r4, #0]
 810a3d6:	079b      	lsls	r3, r3, #30
 810a3d8:	f100 8103 	bmi.w	810a5e2 <_printf_float+0x44e>
 810a3dc:	68e0      	ldr	r0, [r4, #12]
 810a3de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810a3e0:	4298      	cmp	r0, r3
 810a3e2:	bfb8      	it	lt
 810a3e4:	4618      	movlt	r0, r3
 810a3e6:	e734      	b.n	810a252 <_printf_float+0xbe>
 810a3e8:	2301      	movs	r3, #1
 810a3ea:	464a      	mov	r2, r9
 810a3ec:	4631      	mov	r1, r6
 810a3ee:	4628      	mov	r0, r5
 810a3f0:	47b8      	blx	r7
 810a3f2:	3001      	adds	r0, #1
 810a3f4:	f43f af2b 	beq.w	810a24e <_printf_float+0xba>
 810a3f8:	f108 0801 	add.w	r8, r8, #1
 810a3fc:	e7e6      	b.n	810a3cc <_printf_float+0x238>
 810a3fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a400:	2b00      	cmp	r3, #0
 810a402:	dc2b      	bgt.n	810a45c <_printf_float+0x2c8>
 810a404:	2301      	movs	r3, #1
 810a406:	4a26      	ldr	r2, [pc, #152]	; (810a4a0 <_printf_float+0x30c>)
 810a408:	4631      	mov	r1, r6
 810a40a:	4628      	mov	r0, r5
 810a40c:	47b8      	blx	r7
 810a40e:	3001      	adds	r0, #1
 810a410:	f43f af1d 	beq.w	810a24e <_printf_float+0xba>
 810a414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a416:	b923      	cbnz	r3, 810a422 <_printf_float+0x28e>
 810a418:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810a41a:	b913      	cbnz	r3, 810a422 <_printf_float+0x28e>
 810a41c:	6823      	ldr	r3, [r4, #0]
 810a41e:	07d9      	lsls	r1, r3, #31
 810a420:	d5d8      	bpl.n	810a3d4 <_printf_float+0x240>
 810a422:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810a426:	4631      	mov	r1, r6
 810a428:	4628      	mov	r0, r5
 810a42a:	47b8      	blx	r7
 810a42c:	3001      	adds	r0, #1
 810a42e:	f43f af0e 	beq.w	810a24e <_printf_float+0xba>
 810a432:	f04f 0900 	mov.w	r9, #0
 810a436:	f104 0a1a 	add.w	sl, r4, #26
 810a43a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a43c:	425b      	negs	r3, r3
 810a43e:	454b      	cmp	r3, r9
 810a440:	dc01      	bgt.n	810a446 <_printf_float+0x2b2>
 810a442:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810a444:	e794      	b.n	810a370 <_printf_float+0x1dc>
 810a446:	2301      	movs	r3, #1
 810a448:	4652      	mov	r2, sl
 810a44a:	4631      	mov	r1, r6
 810a44c:	4628      	mov	r0, r5
 810a44e:	47b8      	blx	r7
 810a450:	3001      	adds	r0, #1
 810a452:	f43f aefc 	beq.w	810a24e <_printf_float+0xba>
 810a456:	f109 0901 	add.w	r9, r9, #1
 810a45a:	e7ee      	b.n	810a43a <_printf_float+0x2a6>
 810a45c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 810a45e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 810a460:	429a      	cmp	r2, r3
 810a462:	bfa8      	it	ge
 810a464:	461a      	movge	r2, r3
 810a466:	2a00      	cmp	r2, #0
 810a468:	4691      	mov	r9, r2
 810a46a:	dd07      	ble.n	810a47c <_printf_float+0x2e8>
 810a46c:	4613      	mov	r3, r2
 810a46e:	4631      	mov	r1, r6
 810a470:	4642      	mov	r2, r8
 810a472:	4628      	mov	r0, r5
 810a474:	47b8      	blx	r7
 810a476:	3001      	adds	r0, #1
 810a478:	f43f aee9 	beq.w	810a24e <_printf_float+0xba>
 810a47c:	f104 031a 	add.w	r3, r4, #26
 810a480:	f04f 0b00 	mov.w	fp, #0
 810a484:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 810a488:	9306      	str	r3, [sp, #24]
 810a48a:	e015      	b.n	810a4b8 <_printf_float+0x324>
 810a48c:	7fefffff 	.word	0x7fefffff
 810a490:	0810bb90 	.word	0x0810bb90
 810a494:	0810bb8c 	.word	0x0810bb8c
 810a498:	0810bb98 	.word	0x0810bb98
 810a49c:	0810bb94 	.word	0x0810bb94
 810a4a0:	0810bb9c 	.word	0x0810bb9c
 810a4a4:	2301      	movs	r3, #1
 810a4a6:	9a06      	ldr	r2, [sp, #24]
 810a4a8:	4631      	mov	r1, r6
 810a4aa:	4628      	mov	r0, r5
 810a4ac:	47b8      	blx	r7
 810a4ae:	3001      	adds	r0, #1
 810a4b0:	f43f aecd 	beq.w	810a24e <_printf_float+0xba>
 810a4b4:	f10b 0b01 	add.w	fp, fp, #1
 810a4b8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 810a4bc:	ebaa 0309 	sub.w	r3, sl, r9
 810a4c0:	455b      	cmp	r3, fp
 810a4c2:	dcef      	bgt.n	810a4a4 <_printf_float+0x310>
 810a4c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 810a4c8:	429a      	cmp	r2, r3
 810a4ca:	44d0      	add	r8, sl
 810a4cc:	db15      	blt.n	810a4fa <_printf_float+0x366>
 810a4ce:	6823      	ldr	r3, [r4, #0]
 810a4d0:	07da      	lsls	r2, r3, #31
 810a4d2:	d412      	bmi.n	810a4fa <_printf_float+0x366>
 810a4d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810a4d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 810a4d8:	eba3 020a 	sub.w	r2, r3, sl
 810a4dc:	eba3 0a01 	sub.w	sl, r3, r1
 810a4e0:	4592      	cmp	sl, r2
 810a4e2:	bfa8      	it	ge
 810a4e4:	4692      	movge	sl, r2
 810a4e6:	f1ba 0f00 	cmp.w	sl, #0
 810a4ea:	dc0e      	bgt.n	810a50a <_printf_float+0x376>
 810a4ec:	f04f 0800 	mov.w	r8, #0
 810a4f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810a4f4:	f104 091a 	add.w	r9, r4, #26
 810a4f8:	e019      	b.n	810a52e <_printf_float+0x39a>
 810a4fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810a4fe:	4631      	mov	r1, r6
 810a500:	4628      	mov	r0, r5
 810a502:	47b8      	blx	r7
 810a504:	3001      	adds	r0, #1
 810a506:	d1e5      	bne.n	810a4d4 <_printf_float+0x340>
 810a508:	e6a1      	b.n	810a24e <_printf_float+0xba>
 810a50a:	4653      	mov	r3, sl
 810a50c:	4642      	mov	r2, r8
 810a50e:	4631      	mov	r1, r6
 810a510:	4628      	mov	r0, r5
 810a512:	47b8      	blx	r7
 810a514:	3001      	adds	r0, #1
 810a516:	d1e9      	bne.n	810a4ec <_printf_float+0x358>
 810a518:	e699      	b.n	810a24e <_printf_float+0xba>
 810a51a:	2301      	movs	r3, #1
 810a51c:	464a      	mov	r2, r9
 810a51e:	4631      	mov	r1, r6
 810a520:	4628      	mov	r0, r5
 810a522:	47b8      	blx	r7
 810a524:	3001      	adds	r0, #1
 810a526:	f43f ae92 	beq.w	810a24e <_printf_float+0xba>
 810a52a:	f108 0801 	add.w	r8, r8, #1
 810a52e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 810a532:	1a9b      	subs	r3, r3, r2
 810a534:	eba3 030a 	sub.w	r3, r3, sl
 810a538:	4543      	cmp	r3, r8
 810a53a:	dcee      	bgt.n	810a51a <_printf_float+0x386>
 810a53c:	e74a      	b.n	810a3d4 <_printf_float+0x240>
 810a53e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 810a540:	2a01      	cmp	r2, #1
 810a542:	dc01      	bgt.n	810a548 <_printf_float+0x3b4>
 810a544:	07db      	lsls	r3, r3, #31
 810a546:	d53a      	bpl.n	810a5be <_printf_float+0x42a>
 810a548:	2301      	movs	r3, #1
 810a54a:	4642      	mov	r2, r8
 810a54c:	4631      	mov	r1, r6
 810a54e:	4628      	mov	r0, r5
 810a550:	47b8      	blx	r7
 810a552:	3001      	adds	r0, #1
 810a554:	f43f ae7b 	beq.w	810a24e <_printf_float+0xba>
 810a558:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810a55c:	4631      	mov	r1, r6
 810a55e:	4628      	mov	r0, r5
 810a560:	47b8      	blx	r7
 810a562:	3001      	adds	r0, #1
 810a564:	f108 0801 	add.w	r8, r8, #1
 810a568:	f43f ae71 	beq.w	810a24e <_printf_float+0xba>
 810a56c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810a56e:	2200      	movs	r2, #0
 810a570:	f103 3aff 	add.w	sl, r3, #4294967295
 810a574:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 810a578:	2300      	movs	r3, #0
 810a57a:	f7f6 fadd 	bl	8100b38 <__aeabi_dcmpeq>
 810a57e:	b9c8      	cbnz	r0, 810a5b4 <_printf_float+0x420>
 810a580:	4653      	mov	r3, sl
 810a582:	4642      	mov	r2, r8
 810a584:	4631      	mov	r1, r6
 810a586:	4628      	mov	r0, r5
 810a588:	47b8      	blx	r7
 810a58a:	3001      	adds	r0, #1
 810a58c:	d10e      	bne.n	810a5ac <_printf_float+0x418>
 810a58e:	e65e      	b.n	810a24e <_printf_float+0xba>
 810a590:	2301      	movs	r3, #1
 810a592:	4652      	mov	r2, sl
 810a594:	4631      	mov	r1, r6
 810a596:	4628      	mov	r0, r5
 810a598:	47b8      	blx	r7
 810a59a:	3001      	adds	r0, #1
 810a59c:	f43f ae57 	beq.w	810a24e <_printf_float+0xba>
 810a5a0:	f108 0801 	add.w	r8, r8, #1
 810a5a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810a5a6:	3b01      	subs	r3, #1
 810a5a8:	4543      	cmp	r3, r8
 810a5aa:	dcf1      	bgt.n	810a590 <_printf_float+0x3fc>
 810a5ac:	464b      	mov	r3, r9
 810a5ae:	f104 0250 	add.w	r2, r4, #80	; 0x50
 810a5b2:	e6de      	b.n	810a372 <_printf_float+0x1de>
 810a5b4:	f04f 0800 	mov.w	r8, #0
 810a5b8:	f104 0a1a 	add.w	sl, r4, #26
 810a5bc:	e7f2      	b.n	810a5a4 <_printf_float+0x410>
 810a5be:	2301      	movs	r3, #1
 810a5c0:	e7df      	b.n	810a582 <_printf_float+0x3ee>
 810a5c2:	2301      	movs	r3, #1
 810a5c4:	464a      	mov	r2, r9
 810a5c6:	4631      	mov	r1, r6
 810a5c8:	4628      	mov	r0, r5
 810a5ca:	47b8      	blx	r7
 810a5cc:	3001      	adds	r0, #1
 810a5ce:	f43f ae3e 	beq.w	810a24e <_printf_float+0xba>
 810a5d2:	f108 0801 	add.w	r8, r8, #1
 810a5d6:	68e3      	ldr	r3, [r4, #12]
 810a5d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 810a5da:	1a9b      	subs	r3, r3, r2
 810a5dc:	4543      	cmp	r3, r8
 810a5de:	dcf0      	bgt.n	810a5c2 <_printf_float+0x42e>
 810a5e0:	e6fc      	b.n	810a3dc <_printf_float+0x248>
 810a5e2:	f04f 0800 	mov.w	r8, #0
 810a5e6:	f104 0919 	add.w	r9, r4, #25
 810a5ea:	e7f4      	b.n	810a5d6 <_printf_float+0x442>
 810a5ec:	2900      	cmp	r1, #0
 810a5ee:	f43f ae8b 	beq.w	810a308 <_printf_float+0x174>
 810a5f2:	2300      	movs	r3, #0
 810a5f4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 810a5f8:	ab09      	add	r3, sp, #36	; 0x24
 810a5fa:	9300      	str	r3, [sp, #0]
 810a5fc:	ec49 8b10 	vmov	d0, r8, r9
 810a600:	6022      	str	r2, [r4, #0]
 810a602:	f8cd a004 	str.w	sl, [sp, #4]
 810a606:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 810a60a:	4628      	mov	r0, r5
 810a60c:	f7ff fd2d 	bl	810a06a <__cvt>
 810a610:	4680      	mov	r8, r0
 810a612:	e648      	b.n	810a2a6 <_printf_float+0x112>

0810a614 <_printf_common>:
 810a614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810a618:	4691      	mov	r9, r2
 810a61a:	461f      	mov	r7, r3
 810a61c:	688a      	ldr	r2, [r1, #8]
 810a61e:	690b      	ldr	r3, [r1, #16]
 810a620:	f8dd 8020 	ldr.w	r8, [sp, #32]
 810a624:	4293      	cmp	r3, r2
 810a626:	bfb8      	it	lt
 810a628:	4613      	movlt	r3, r2
 810a62a:	f8c9 3000 	str.w	r3, [r9]
 810a62e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 810a632:	4606      	mov	r6, r0
 810a634:	460c      	mov	r4, r1
 810a636:	b112      	cbz	r2, 810a63e <_printf_common+0x2a>
 810a638:	3301      	adds	r3, #1
 810a63a:	f8c9 3000 	str.w	r3, [r9]
 810a63e:	6823      	ldr	r3, [r4, #0]
 810a640:	0699      	lsls	r1, r3, #26
 810a642:	bf42      	ittt	mi
 810a644:	f8d9 3000 	ldrmi.w	r3, [r9]
 810a648:	3302      	addmi	r3, #2
 810a64a:	f8c9 3000 	strmi.w	r3, [r9]
 810a64e:	6825      	ldr	r5, [r4, #0]
 810a650:	f015 0506 	ands.w	r5, r5, #6
 810a654:	d107      	bne.n	810a666 <_printf_common+0x52>
 810a656:	f104 0a19 	add.w	sl, r4, #25
 810a65a:	68e3      	ldr	r3, [r4, #12]
 810a65c:	f8d9 2000 	ldr.w	r2, [r9]
 810a660:	1a9b      	subs	r3, r3, r2
 810a662:	42ab      	cmp	r3, r5
 810a664:	dc28      	bgt.n	810a6b8 <_printf_common+0xa4>
 810a666:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 810a66a:	6822      	ldr	r2, [r4, #0]
 810a66c:	3300      	adds	r3, #0
 810a66e:	bf18      	it	ne
 810a670:	2301      	movne	r3, #1
 810a672:	0692      	lsls	r2, r2, #26
 810a674:	d42d      	bmi.n	810a6d2 <_printf_common+0xbe>
 810a676:	f104 0243 	add.w	r2, r4, #67	; 0x43
 810a67a:	4639      	mov	r1, r7
 810a67c:	4630      	mov	r0, r6
 810a67e:	47c0      	blx	r8
 810a680:	3001      	adds	r0, #1
 810a682:	d020      	beq.n	810a6c6 <_printf_common+0xb2>
 810a684:	6823      	ldr	r3, [r4, #0]
 810a686:	68e5      	ldr	r5, [r4, #12]
 810a688:	f8d9 2000 	ldr.w	r2, [r9]
 810a68c:	f003 0306 	and.w	r3, r3, #6
 810a690:	2b04      	cmp	r3, #4
 810a692:	bf08      	it	eq
 810a694:	1aad      	subeq	r5, r5, r2
 810a696:	68a3      	ldr	r3, [r4, #8]
 810a698:	6922      	ldr	r2, [r4, #16]
 810a69a:	bf0c      	ite	eq
 810a69c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 810a6a0:	2500      	movne	r5, #0
 810a6a2:	4293      	cmp	r3, r2
 810a6a4:	bfc4      	itt	gt
 810a6a6:	1a9b      	subgt	r3, r3, r2
 810a6a8:	18ed      	addgt	r5, r5, r3
 810a6aa:	f04f 0900 	mov.w	r9, #0
 810a6ae:	341a      	adds	r4, #26
 810a6b0:	454d      	cmp	r5, r9
 810a6b2:	d11a      	bne.n	810a6ea <_printf_common+0xd6>
 810a6b4:	2000      	movs	r0, #0
 810a6b6:	e008      	b.n	810a6ca <_printf_common+0xb6>
 810a6b8:	2301      	movs	r3, #1
 810a6ba:	4652      	mov	r2, sl
 810a6bc:	4639      	mov	r1, r7
 810a6be:	4630      	mov	r0, r6
 810a6c0:	47c0      	blx	r8
 810a6c2:	3001      	adds	r0, #1
 810a6c4:	d103      	bne.n	810a6ce <_printf_common+0xba>
 810a6c6:	f04f 30ff 	mov.w	r0, #4294967295
 810a6ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810a6ce:	3501      	adds	r5, #1
 810a6d0:	e7c3      	b.n	810a65a <_printf_common+0x46>
 810a6d2:	18e1      	adds	r1, r4, r3
 810a6d4:	1c5a      	adds	r2, r3, #1
 810a6d6:	2030      	movs	r0, #48	; 0x30
 810a6d8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 810a6dc:	4422      	add	r2, r4
 810a6de:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 810a6e2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 810a6e6:	3302      	adds	r3, #2
 810a6e8:	e7c5      	b.n	810a676 <_printf_common+0x62>
 810a6ea:	2301      	movs	r3, #1
 810a6ec:	4622      	mov	r2, r4
 810a6ee:	4639      	mov	r1, r7
 810a6f0:	4630      	mov	r0, r6
 810a6f2:	47c0      	blx	r8
 810a6f4:	3001      	adds	r0, #1
 810a6f6:	d0e6      	beq.n	810a6c6 <_printf_common+0xb2>
 810a6f8:	f109 0901 	add.w	r9, r9, #1
 810a6fc:	e7d8      	b.n	810a6b0 <_printf_common+0x9c>

0810a6fe <quorem>:
 810a6fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a702:	6903      	ldr	r3, [r0, #16]
 810a704:	690c      	ldr	r4, [r1, #16]
 810a706:	42a3      	cmp	r3, r4
 810a708:	4680      	mov	r8, r0
 810a70a:	f2c0 8082 	blt.w	810a812 <quorem+0x114>
 810a70e:	3c01      	subs	r4, #1
 810a710:	f101 0714 	add.w	r7, r1, #20
 810a714:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 810a718:	f100 0614 	add.w	r6, r0, #20
 810a71c:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 810a720:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 810a724:	eb06 030c 	add.w	r3, r6, ip
 810a728:	3501      	adds	r5, #1
 810a72a:	eb07 090c 	add.w	r9, r7, ip
 810a72e:	9301      	str	r3, [sp, #4]
 810a730:	fbb0 f5f5 	udiv	r5, r0, r5
 810a734:	b395      	cbz	r5, 810a79c <quorem+0x9e>
 810a736:	f04f 0a00 	mov.w	sl, #0
 810a73a:	4638      	mov	r0, r7
 810a73c:	46b6      	mov	lr, r6
 810a73e:	46d3      	mov	fp, sl
 810a740:	f850 2b04 	ldr.w	r2, [r0], #4
 810a744:	b293      	uxth	r3, r2
 810a746:	fb05 a303 	mla	r3, r5, r3, sl
 810a74a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810a74e:	b29b      	uxth	r3, r3
 810a750:	ebab 0303 	sub.w	r3, fp, r3
 810a754:	0c12      	lsrs	r2, r2, #16
 810a756:	f8de b000 	ldr.w	fp, [lr]
 810a75a:	fb05 a202 	mla	r2, r5, r2, sl
 810a75e:	fa13 f38b 	uxtah	r3, r3, fp
 810a762:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 810a766:	fa1f fb82 	uxth.w	fp, r2
 810a76a:	f8de 2000 	ldr.w	r2, [lr]
 810a76e:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 810a772:	eb02 4223 	add.w	r2, r2, r3, asr #16
 810a776:	b29b      	uxth	r3, r3
 810a778:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810a77c:	4581      	cmp	r9, r0
 810a77e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 810a782:	f84e 3b04 	str.w	r3, [lr], #4
 810a786:	d2db      	bcs.n	810a740 <quorem+0x42>
 810a788:	f856 300c 	ldr.w	r3, [r6, ip]
 810a78c:	b933      	cbnz	r3, 810a79c <quorem+0x9e>
 810a78e:	9b01      	ldr	r3, [sp, #4]
 810a790:	3b04      	subs	r3, #4
 810a792:	429e      	cmp	r6, r3
 810a794:	461a      	mov	r2, r3
 810a796:	d330      	bcc.n	810a7fa <quorem+0xfc>
 810a798:	f8c8 4010 	str.w	r4, [r8, #16]
 810a79c:	4640      	mov	r0, r8
 810a79e:	f001 f81f 	bl	810b7e0 <__mcmp>
 810a7a2:	2800      	cmp	r0, #0
 810a7a4:	db25      	blt.n	810a7f2 <quorem+0xf4>
 810a7a6:	3501      	adds	r5, #1
 810a7a8:	4630      	mov	r0, r6
 810a7aa:	f04f 0c00 	mov.w	ip, #0
 810a7ae:	f857 2b04 	ldr.w	r2, [r7], #4
 810a7b2:	f8d0 e000 	ldr.w	lr, [r0]
 810a7b6:	b293      	uxth	r3, r2
 810a7b8:	ebac 0303 	sub.w	r3, ip, r3
 810a7bc:	0c12      	lsrs	r2, r2, #16
 810a7be:	fa13 f38e 	uxtah	r3, r3, lr
 810a7c2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 810a7c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 810a7ca:	b29b      	uxth	r3, r3
 810a7cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810a7d0:	45b9      	cmp	r9, r7
 810a7d2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 810a7d6:	f840 3b04 	str.w	r3, [r0], #4
 810a7da:	d2e8      	bcs.n	810a7ae <quorem+0xb0>
 810a7dc:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 810a7e0:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 810a7e4:	b92a      	cbnz	r2, 810a7f2 <quorem+0xf4>
 810a7e6:	3b04      	subs	r3, #4
 810a7e8:	429e      	cmp	r6, r3
 810a7ea:	461a      	mov	r2, r3
 810a7ec:	d30b      	bcc.n	810a806 <quorem+0x108>
 810a7ee:	f8c8 4010 	str.w	r4, [r8, #16]
 810a7f2:	4628      	mov	r0, r5
 810a7f4:	b003      	add	sp, #12
 810a7f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a7fa:	6812      	ldr	r2, [r2, #0]
 810a7fc:	3b04      	subs	r3, #4
 810a7fe:	2a00      	cmp	r2, #0
 810a800:	d1ca      	bne.n	810a798 <quorem+0x9a>
 810a802:	3c01      	subs	r4, #1
 810a804:	e7c5      	b.n	810a792 <quorem+0x94>
 810a806:	6812      	ldr	r2, [r2, #0]
 810a808:	3b04      	subs	r3, #4
 810a80a:	2a00      	cmp	r2, #0
 810a80c:	d1ef      	bne.n	810a7ee <quorem+0xf0>
 810a80e:	3c01      	subs	r4, #1
 810a810:	e7ea      	b.n	810a7e8 <quorem+0xea>
 810a812:	2000      	movs	r0, #0
 810a814:	e7ee      	b.n	810a7f4 <quorem+0xf6>
	...

0810a818 <_dtoa_r>:
 810a818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a81c:	ec57 6b10 	vmov	r6, r7, d0
 810a820:	b097      	sub	sp, #92	; 0x5c
 810a822:	6a45      	ldr	r5, [r0, #36]	; 0x24
 810a824:	9106      	str	r1, [sp, #24]
 810a826:	4604      	mov	r4, r0
 810a828:	920b      	str	r2, [sp, #44]	; 0x2c
 810a82a:	9312      	str	r3, [sp, #72]	; 0x48
 810a82c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 810a830:	e9cd 6700 	strd	r6, r7, [sp]
 810a834:	b93d      	cbnz	r5, 810a846 <_dtoa_r+0x2e>
 810a836:	2010      	movs	r0, #16
 810a838:	f000 fdb4 	bl	810b3a4 <malloc>
 810a83c:	6260      	str	r0, [r4, #36]	; 0x24
 810a83e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 810a842:	6005      	str	r5, [r0, #0]
 810a844:	60c5      	str	r5, [r0, #12]
 810a846:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a848:	6819      	ldr	r1, [r3, #0]
 810a84a:	b151      	cbz	r1, 810a862 <_dtoa_r+0x4a>
 810a84c:	685a      	ldr	r2, [r3, #4]
 810a84e:	604a      	str	r2, [r1, #4]
 810a850:	2301      	movs	r3, #1
 810a852:	4093      	lsls	r3, r2
 810a854:	608b      	str	r3, [r1, #8]
 810a856:	4620      	mov	r0, r4
 810a858:	f000 fde0 	bl	810b41c <_Bfree>
 810a85c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a85e:	2200      	movs	r2, #0
 810a860:	601a      	str	r2, [r3, #0]
 810a862:	1e3b      	subs	r3, r7, #0
 810a864:	bfbb      	ittet	lt
 810a866:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 810a86a:	9301      	strlt	r3, [sp, #4]
 810a86c:	2300      	movge	r3, #0
 810a86e:	2201      	movlt	r2, #1
 810a870:	bfac      	ite	ge
 810a872:	f8c8 3000 	strge.w	r3, [r8]
 810a876:	f8c8 2000 	strlt.w	r2, [r8]
 810a87a:	4baf      	ldr	r3, [pc, #700]	; (810ab38 <_dtoa_r+0x320>)
 810a87c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 810a880:	ea33 0308 	bics.w	r3, r3, r8
 810a884:	d114      	bne.n	810a8b0 <_dtoa_r+0x98>
 810a886:	9a12      	ldr	r2, [sp, #72]	; 0x48
 810a888:	f242 730f 	movw	r3, #9999	; 0x270f
 810a88c:	6013      	str	r3, [r2, #0]
 810a88e:	9b00      	ldr	r3, [sp, #0]
 810a890:	b923      	cbnz	r3, 810a89c <_dtoa_r+0x84>
 810a892:	f3c8 0013 	ubfx	r0, r8, #0, #20
 810a896:	2800      	cmp	r0, #0
 810a898:	f000 8542 	beq.w	810b320 <_dtoa_r+0xb08>
 810a89c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810a89e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 810ab4c <_dtoa_r+0x334>
 810a8a2:	2b00      	cmp	r3, #0
 810a8a4:	f000 8544 	beq.w	810b330 <_dtoa_r+0xb18>
 810a8a8:	f10b 0303 	add.w	r3, fp, #3
 810a8ac:	f000 bd3e 	b.w	810b32c <_dtoa_r+0xb14>
 810a8b0:	e9dd 6700 	ldrd	r6, r7, [sp]
 810a8b4:	2200      	movs	r2, #0
 810a8b6:	2300      	movs	r3, #0
 810a8b8:	4630      	mov	r0, r6
 810a8ba:	4639      	mov	r1, r7
 810a8bc:	f7f6 f93c 	bl	8100b38 <__aeabi_dcmpeq>
 810a8c0:	4681      	mov	r9, r0
 810a8c2:	b168      	cbz	r0, 810a8e0 <_dtoa_r+0xc8>
 810a8c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 810a8c6:	2301      	movs	r3, #1
 810a8c8:	6013      	str	r3, [r2, #0]
 810a8ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810a8cc:	2b00      	cmp	r3, #0
 810a8ce:	f000 8524 	beq.w	810b31a <_dtoa_r+0xb02>
 810a8d2:	4b9a      	ldr	r3, [pc, #616]	; (810ab3c <_dtoa_r+0x324>)
 810a8d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 810a8d6:	f103 3bff 	add.w	fp, r3, #4294967295
 810a8da:	6013      	str	r3, [r2, #0]
 810a8dc:	f000 bd28 	b.w	810b330 <_dtoa_r+0xb18>
 810a8e0:	aa14      	add	r2, sp, #80	; 0x50
 810a8e2:	a915      	add	r1, sp, #84	; 0x54
 810a8e4:	ec47 6b10 	vmov	d0, r6, r7
 810a8e8:	4620      	mov	r0, r4
 810a8ea:	f000 fff0 	bl	810b8ce <__d2b>
 810a8ee:	f3c8 550a 	ubfx	r5, r8, #20, #11
 810a8f2:	9004      	str	r0, [sp, #16]
 810a8f4:	2d00      	cmp	r5, #0
 810a8f6:	d07c      	beq.n	810a9f2 <_dtoa_r+0x1da>
 810a8f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810a8fc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 810a900:	46b2      	mov	sl, r6
 810a902:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 810a906:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 810a90a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 810a90e:	2200      	movs	r2, #0
 810a910:	4b8b      	ldr	r3, [pc, #556]	; (810ab40 <_dtoa_r+0x328>)
 810a912:	4650      	mov	r0, sl
 810a914:	4659      	mov	r1, fp
 810a916:	f7f5 fcef 	bl	81002f8 <__aeabi_dsub>
 810a91a:	a381      	add	r3, pc, #516	; (adr r3, 810ab20 <_dtoa_r+0x308>)
 810a91c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a920:	f7f5 fea2 	bl	8100668 <__aeabi_dmul>
 810a924:	a380      	add	r3, pc, #512	; (adr r3, 810ab28 <_dtoa_r+0x310>)
 810a926:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a92a:	f7f5 fce7 	bl	81002fc <__adddf3>
 810a92e:	4606      	mov	r6, r0
 810a930:	4628      	mov	r0, r5
 810a932:	460f      	mov	r7, r1
 810a934:	f7f5 fe2e 	bl	8100594 <__aeabi_i2d>
 810a938:	a37d      	add	r3, pc, #500	; (adr r3, 810ab30 <_dtoa_r+0x318>)
 810a93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a93e:	f7f5 fe93 	bl	8100668 <__aeabi_dmul>
 810a942:	4602      	mov	r2, r0
 810a944:	460b      	mov	r3, r1
 810a946:	4630      	mov	r0, r6
 810a948:	4639      	mov	r1, r7
 810a94a:	f7f5 fcd7 	bl	81002fc <__adddf3>
 810a94e:	4606      	mov	r6, r0
 810a950:	460f      	mov	r7, r1
 810a952:	f7f6 f939 	bl	8100bc8 <__aeabi_d2iz>
 810a956:	2200      	movs	r2, #0
 810a958:	4682      	mov	sl, r0
 810a95a:	2300      	movs	r3, #0
 810a95c:	4630      	mov	r0, r6
 810a95e:	4639      	mov	r1, r7
 810a960:	f7f6 f8f4 	bl	8100b4c <__aeabi_dcmplt>
 810a964:	b148      	cbz	r0, 810a97a <_dtoa_r+0x162>
 810a966:	4650      	mov	r0, sl
 810a968:	f7f5 fe14 	bl	8100594 <__aeabi_i2d>
 810a96c:	4632      	mov	r2, r6
 810a96e:	463b      	mov	r3, r7
 810a970:	f7f6 f8e2 	bl	8100b38 <__aeabi_dcmpeq>
 810a974:	b908      	cbnz	r0, 810a97a <_dtoa_r+0x162>
 810a976:	f10a 3aff 	add.w	sl, sl, #4294967295
 810a97a:	f1ba 0f16 	cmp.w	sl, #22
 810a97e:	d859      	bhi.n	810aa34 <_dtoa_r+0x21c>
 810a980:	4970      	ldr	r1, [pc, #448]	; (810ab44 <_dtoa_r+0x32c>)
 810a982:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 810a986:	e9dd 2300 	ldrd	r2, r3, [sp]
 810a98a:	e9d1 0100 	ldrd	r0, r1, [r1]
 810a98e:	f7f6 f8fb 	bl	8100b88 <__aeabi_dcmpgt>
 810a992:	2800      	cmp	r0, #0
 810a994:	d050      	beq.n	810aa38 <_dtoa_r+0x220>
 810a996:	f10a 3aff 	add.w	sl, sl, #4294967295
 810a99a:	2300      	movs	r3, #0
 810a99c:	930f      	str	r3, [sp, #60]	; 0x3c
 810a99e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810a9a0:	1b5d      	subs	r5, r3, r5
 810a9a2:	f1b5 0801 	subs.w	r8, r5, #1
 810a9a6:	bf49      	itett	mi
 810a9a8:	f1c5 0301 	rsbmi	r3, r5, #1
 810a9ac:	2300      	movpl	r3, #0
 810a9ae:	9305      	strmi	r3, [sp, #20]
 810a9b0:	f04f 0800 	movmi.w	r8, #0
 810a9b4:	bf58      	it	pl
 810a9b6:	9305      	strpl	r3, [sp, #20]
 810a9b8:	f1ba 0f00 	cmp.w	sl, #0
 810a9bc:	db3e      	blt.n	810aa3c <_dtoa_r+0x224>
 810a9be:	2300      	movs	r3, #0
 810a9c0:	44d0      	add	r8, sl
 810a9c2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 810a9c6:	9307      	str	r3, [sp, #28]
 810a9c8:	9b06      	ldr	r3, [sp, #24]
 810a9ca:	2b09      	cmp	r3, #9
 810a9cc:	f200 8090 	bhi.w	810aaf0 <_dtoa_r+0x2d8>
 810a9d0:	2b05      	cmp	r3, #5
 810a9d2:	bfc4      	itt	gt
 810a9d4:	3b04      	subgt	r3, #4
 810a9d6:	9306      	strgt	r3, [sp, #24]
 810a9d8:	9b06      	ldr	r3, [sp, #24]
 810a9da:	f1a3 0302 	sub.w	r3, r3, #2
 810a9de:	bfcc      	ite	gt
 810a9e0:	2500      	movgt	r5, #0
 810a9e2:	2501      	movle	r5, #1
 810a9e4:	2b03      	cmp	r3, #3
 810a9e6:	f200 808f 	bhi.w	810ab08 <_dtoa_r+0x2f0>
 810a9ea:	e8df f003 	tbb	[pc, r3]
 810a9ee:	7f7d      	.short	0x7f7d
 810a9f0:	7131      	.short	0x7131
 810a9f2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 810a9f6:	441d      	add	r5, r3
 810a9f8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 810a9fc:	2820      	cmp	r0, #32
 810a9fe:	dd13      	ble.n	810aa28 <_dtoa_r+0x210>
 810aa00:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 810aa04:	9b00      	ldr	r3, [sp, #0]
 810aa06:	fa08 f800 	lsl.w	r8, r8, r0
 810aa0a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 810aa0e:	fa23 f000 	lsr.w	r0, r3, r0
 810aa12:	ea48 0000 	orr.w	r0, r8, r0
 810aa16:	f7f5 fdad 	bl	8100574 <__aeabi_ui2d>
 810aa1a:	2301      	movs	r3, #1
 810aa1c:	4682      	mov	sl, r0
 810aa1e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 810aa22:	3d01      	subs	r5, #1
 810aa24:	9313      	str	r3, [sp, #76]	; 0x4c
 810aa26:	e772      	b.n	810a90e <_dtoa_r+0xf6>
 810aa28:	9b00      	ldr	r3, [sp, #0]
 810aa2a:	f1c0 0020 	rsb	r0, r0, #32
 810aa2e:	fa03 f000 	lsl.w	r0, r3, r0
 810aa32:	e7f0      	b.n	810aa16 <_dtoa_r+0x1fe>
 810aa34:	2301      	movs	r3, #1
 810aa36:	e7b1      	b.n	810a99c <_dtoa_r+0x184>
 810aa38:	900f      	str	r0, [sp, #60]	; 0x3c
 810aa3a:	e7b0      	b.n	810a99e <_dtoa_r+0x186>
 810aa3c:	9b05      	ldr	r3, [sp, #20]
 810aa3e:	eba3 030a 	sub.w	r3, r3, sl
 810aa42:	9305      	str	r3, [sp, #20]
 810aa44:	f1ca 0300 	rsb	r3, sl, #0
 810aa48:	9307      	str	r3, [sp, #28]
 810aa4a:	2300      	movs	r3, #0
 810aa4c:	930e      	str	r3, [sp, #56]	; 0x38
 810aa4e:	e7bb      	b.n	810a9c8 <_dtoa_r+0x1b0>
 810aa50:	2301      	movs	r3, #1
 810aa52:	930a      	str	r3, [sp, #40]	; 0x28
 810aa54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810aa56:	2b00      	cmp	r3, #0
 810aa58:	dd59      	ble.n	810ab0e <_dtoa_r+0x2f6>
 810aa5a:	9302      	str	r3, [sp, #8]
 810aa5c:	4699      	mov	r9, r3
 810aa5e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 810aa60:	2200      	movs	r2, #0
 810aa62:	6072      	str	r2, [r6, #4]
 810aa64:	2204      	movs	r2, #4
 810aa66:	f102 0014 	add.w	r0, r2, #20
 810aa6a:	4298      	cmp	r0, r3
 810aa6c:	6871      	ldr	r1, [r6, #4]
 810aa6e:	d953      	bls.n	810ab18 <_dtoa_r+0x300>
 810aa70:	4620      	mov	r0, r4
 810aa72:	f000 fc9f 	bl	810b3b4 <_Balloc>
 810aa76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810aa78:	6030      	str	r0, [r6, #0]
 810aa7a:	f1b9 0f0e 	cmp.w	r9, #14
 810aa7e:	f8d3 b000 	ldr.w	fp, [r3]
 810aa82:	f200 80e6 	bhi.w	810ac52 <_dtoa_r+0x43a>
 810aa86:	2d00      	cmp	r5, #0
 810aa88:	f000 80e3 	beq.w	810ac52 <_dtoa_r+0x43a>
 810aa8c:	ed9d 7b00 	vldr	d7, [sp]
 810aa90:	f1ba 0f00 	cmp.w	sl, #0
 810aa94:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 810aa98:	dd74      	ble.n	810ab84 <_dtoa_r+0x36c>
 810aa9a:	4a2a      	ldr	r2, [pc, #168]	; (810ab44 <_dtoa_r+0x32c>)
 810aa9c:	f00a 030f 	and.w	r3, sl, #15
 810aaa0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 810aaa4:	ed93 7b00 	vldr	d7, [r3]
 810aaa8:	ea4f 162a 	mov.w	r6, sl, asr #4
 810aaac:	06f0      	lsls	r0, r6, #27
 810aaae:	ed8d 7b08 	vstr	d7, [sp, #32]
 810aab2:	d565      	bpl.n	810ab80 <_dtoa_r+0x368>
 810aab4:	4b24      	ldr	r3, [pc, #144]	; (810ab48 <_dtoa_r+0x330>)
 810aab6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 810aaba:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 810aabe:	f7f5 fefd 	bl	81008bc <__aeabi_ddiv>
 810aac2:	e9cd 0100 	strd	r0, r1, [sp]
 810aac6:	f006 060f 	and.w	r6, r6, #15
 810aaca:	2503      	movs	r5, #3
 810aacc:	4f1e      	ldr	r7, [pc, #120]	; (810ab48 <_dtoa_r+0x330>)
 810aace:	e04c      	b.n	810ab6a <_dtoa_r+0x352>
 810aad0:	2301      	movs	r3, #1
 810aad2:	930a      	str	r3, [sp, #40]	; 0x28
 810aad4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810aad6:	4453      	add	r3, sl
 810aad8:	f103 0901 	add.w	r9, r3, #1
 810aadc:	9302      	str	r3, [sp, #8]
 810aade:	464b      	mov	r3, r9
 810aae0:	2b01      	cmp	r3, #1
 810aae2:	bfb8      	it	lt
 810aae4:	2301      	movlt	r3, #1
 810aae6:	e7ba      	b.n	810aa5e <_dtoa_r+0x246>
 810aae8:	2300      	movs	r3, #0
 810aaea:	e7b2      	b.n	810aa52 <_dtoa_r+0x23a>
 810aaec:	2300      	movs	r3, #0
 810aaee:	e7f0      	b.n	810aad2 <_dtoa_r+0x2ba>
 810aaf0:	2501      	movs	r5, #1
 810aaf2:	2300      	movs	r3, #0
 810aaf4:	9306      	str	r3, [sp, #24]
 810aaf6:	950a      	str	r5, [sp, #40]	; 0x28
 810aaf8:	f04f 33ff 	mov.w	r3, #4294967295
 810aafc:	9302      	str	r3, [sp, #8]
 810aafe:	4699      	mov	r9, r3
 810ab00:	2200      	movs	r2, #0
 810ab02:	2312      	movs	r3, #18
 810ab04:	920b      	str	r2, [sp, #44]	; 0x2c
 810ab06:	e7aa      	b.n	810aa5e <_dtoa_r+0x246>
 810ab08:	2301      	movs	r3, #1
 810ab0a:	930a      	str	r3, [sp, #40]	; 0x28
 810ab0c:	e7f4      	b.n	810aaf8 <_dtoa_r+0x2e0>
 810ab0e:	2301      	movs	r3, #1
 810ab10:	9302      	str	r3, [sp, #8]
 810ab12:	4699      	mov	r9, r3
 810ab14:	461a      	mov	r2, r3
 810ab16:	e7f5      	b.n	810ab04 <_dtoa_r+0x2ec>
 810ab18:	3101      	adds	r1, #1
 810ab1a:	6071      	str	r1, [r6, #4]
 810ab1c:	0052      	lsls	r2, r2, #1
 810ab1e:	e7a2      	b.n	810aa66 <_dtoa_r+0x24e>
 810ab20:	636f4361 	.word	0x636f4361
 810ab24:	3fd287a7 	.word	0x3fd287a7
 810ab28:	8b60c8b3 	.word	0x8b60c8b3
 810ab2c:	3fc68a28 	.word	0x3fc68a28
 810ab30:	509f79fb 	.word	0x509f79fb
 810ab34:	3fd34413 	.word	0x3fd34413
 810ab38:	7ff00000 	.word	0x7ff00000
 810ab3c:	0810bb9d 	.word	0x0810bb9d
 810ab40:	3ff80000 	.word	0x3ff80000
 810ab44:	0810bc38 	.word	0x0810bc38
 810ab48:	0810bc10 	.word	0x0810bc10
 810ab4c:	0810bba7 	.word	0x0810bba7
 810ab50:	07f1      	lsls	r1, r6, #31
 810ab52:	d508      	bpl.n	810ab66 <_dtoa_r+0x34e>
 810ab54:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 810ab58:	e9d7 2300 	ldrd	r2, r3, [r7]
 810ab5c:	f7f5 fd84 	bl	8100668 <__aeabi_dmul>
 810ab60:	e9cd 0108 	strd	r0, r1, [sp, #32]
 810ab64:	3501      	adds	r5, #1
 810ab66:	1076      	asrs	r6, r6, #1
 810ab68:	3708      	adds	r7, #8
 810ab6a:	2e00      	cmp	r6, #0
 810ab6c:	d1f0      	bne.n	810ab50 <_dtoa_r+0x338>
 810ab6e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 810ab72:	e9dd 0100 	ldrd	r0, r1, [sp]
 810ab76:	f7f5 fea1 	bl	81008bc <__aeabi_ddiv>
 810ab7a:	e9cd 0100 	strd	r0, r1, [sp]
 810ab7e:	e01a      	b.n	810abb6 <_dtoa_r+0x39e>
 810ab80:	2502      	movs	r5, #2
 810ab82:	e7a3      	b.n	810aacc <_dtoa_r+0x2b4>
 810ab84:	f000 80a0 	beq.w	810acc8 <_dtoa_r+0x4b0>
 810ab88:	f1ca 0600 	rsb	r6, sl, #0
 810ab8c:	4b9f      	ldr	r3, [pc, #636]	; (810ae0c <_dtoa_r+0x5f4>)
 810ab8e:	4fa0      	ldr	r7, [pc, #640]	; (810ae10 <_dtoa_r+0x5f8>)
 810ab90:	f006 020f 	and.w	r2, r6, #15
 810ab94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810ab98:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ab9c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 810aba0:	f7f5 fd62 	bl	8100668 <__aeabi_dmul>
 810aba4:	e9cd 0100 	strd	r0, r1, [sp]
 810aba8:	1136      	asrs	r6, r6, #4
 810abaa:	2300      	movs	r3, #0
 810abac:	2502      	movs	r5, #2
 810abae:	2e00      	cmp	r6, #0
 810abb0:	d17f      	bne.n	810acb2 <_dtoa_r+0x49a>
 810abb2:	2b00      	cmp	r3, #0
 810abb4:	d1e1      	bne.n	810ab7a <_dtoa_r+0x362>
 810abb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810abb8:	2b00      	cmp	r3, #0
 810abba:	f000 8087 	beq.w	810accc <_dtoa_r+0x4b4>
 810abbe:	e9dd 6700 	ldrd	r6, r7, [sp]
 810abc2:	2200      	movs	r2, #0
 810abc4:	4b93      	ldr	r3, [pc, #588]	; (810ae14 <_dtoa_r+0x5fc>)
 810abc6:	4630      	mov	r0, r6
 810abc8:	4639      	mov	r1, r7
 810abca:	f7f5 ffbf 	bl	8100b4c <__aeabi_dcmplt>
 810abce:	2800      	cmp	r0, #0
 810abd0:	d07c      	beq.n	810accc <_dtoa_r+0x4b4>
 810abd2:	f1b9 0f00 	cmp.w	r9, #0
 810abd6:	d079      	beq.n	810accc <_dtoa_r+0x4b4>
 810abd8:	9b02      	ldr	r3, [sp, #8]
 810abda:	2b00      	cmp	r3, #0
 810abdc:	dd35      	ble.n	810ac4a <_dtoa_r+0x432>
 810abde:	f10a 33ff 	add.w	r3, sl, #4294967295
 810abe2:	9308      	str	r3, [sp, #32]
 810abe4:	4639      	mov	r1, r7
 810abe6:	2200      	movs	r2, #0
 810abe8:	4b8b      	ldr	r3, [pc, #556]	; (810ae18 <_dtoa_r+0x600>)
 810abea:	4630      	mov	r0, r6
 810abec:	f7f5 fd3c 	bl	8100668 <__aeabi_dmul>
 810abf0:	e9cd 0100 	strd	r0, r1, [sp]
 810abf4:	9f02      	ldr	r7, [sp, #8]
 810abf6:	3501      	adds	r5, #1
 810abf8:	4628      	mov	r0, r5
 810abfa:	f7f5 fccb 	bl	8100594 <__aeabi_i2d>
 810abfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 810ac02:	f7f5 fd31 	bl	8100668 <__aeabi_dmul>
 810ac06:	2200      	movs	r2, #0
 810ac08:	4b84      	ldr	r3, [pc, #528]	; (810ae1c <_dtoa_r+0x604>)
 810ac0a:	f7f5 fb77 	bl	81002fc <__adddf3>
 810ac0e:	4605      	mov	r5, r0
 810ac10:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 810ac14:	2f00      	cmp	r7, #0
 810ac16:	d15d      	bne.n	810acd4 <_dtoa_r+0x4bc>
 810ac18:	2200      	movs	r2, #0
 810ac1a:	4b81      	ldr	r3, [pc, #516]	; (810ae20 <_dtoa_r+0x608>)
 810ac1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 810ac20:	f7f5 fb6a 	bl	81002f8 <__aeabi_dsub>
 810ac24:	462a      	mov	r2, r5
 810ac26:	4633      	mov	r3, r6
 810ac28:	e9cd 0100 	strd	r0, r1, [sp]
 810ac2c:	f7f5 ffac 	bl	8100b88 <__aeabi_dcmpgt>
 810ac30:	2800      	cmp	r0, #0
 810ac32:	f040 8288 	bne.w	810b146 <_dtoa_r+0x92e>
 810ac36:	462a      	mov	r2, r5
 810ac38:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 810ac3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 810ac40:	f7f5 ff84 	bl	8100b4c <__aeabi_dcmplt>
 810ac44:	2800      	cmp	r0, #0
 810ac46:	f040 827c 	bne.w	810b142 <_dtoa_r+0x92a>
 810ac4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 810ac4e:	e9cd 2300 	strd	r2, r3, [sp]
 810ac52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810ac54:	2b00      	cmp	r3, #0
 810ac56:	f2c0 8150 	blt.w	810aefa <_dtoa_r+0x6e2>
 810ac5a:	f1ba 0f0e 	cmp.w	sl, #14
 810ac5e:	f300 814c 	bgt.w	810aefa <_dtoa_r+0x6e2>
 810ac62:	4b6a      	ldr	r3, [pc, #424]	; (810ae0c <_dtoa_r+0x5f4>)
 810ac64:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 810ac68:	ed93 7b00 	vldr	d7, [r3]
 810ac6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810ac6e:	2b00      	cmp	r3, #0
 810ac70:	ed8d 7b02 	vstr	d7, [sp, #8]
 810ac74:	f280 80d8 	bge.w	810ae28 <_dtoa_r+0x610>
 810ac78:	f1b9 0f00 	cmp.w	r9, #0
 810ac7c:	f300 80d4 	bgt.w	810ae28 <_dtoa_r+0x610>
 810ac80:	f040 825e 	bne.w	810b140 <_dtoa_r+0x928>
 810ac84:	2200      	movs	r2, #0
 810ac86:	4b66      	ldr	r3, [pc, #408]	; (810ae20 <_dtoa_r+0x608>)
 810ac88:	ec51 0b17 	vmov	r0, r1, d7
 810ac8c:	f7f5 fcec 	bl	8100668 <__aeabi_dmul>
 810ac90:	e9dd 2300 	ldrd	r2, r3, [sp]
 810ac94:	f7f5 ff6e 	bl	8100b74 <__aeabi_dcmpge>
 810ac98:	464f      	mov	r7, r9
 810ac9a:	464e      	mov	r6, r9
 810ac9c:	2800      	cmp	r0, #0
 810ac9e:	f040 8234 	bne.w	810b10a <_dtoa_r+0x8f2>
 810aca2:	2331      	movs	r3, #49	; 0x31
 810aca4:	f10b 0501 	add.w	r5, fp, #1
 810aca8:	f88b 3000 	strb.w	r3, [fp]
 810acac:	f10a 0a01 	add.w	sl, sl, #1
 810acb0:	e22f      	b.n	810b112 <_dtoa_r+0x8fa>
 810acb2:	07f2      	lsls	r2, r6, #31
 810acb4:	d505      	bpl.n	810acc2 <_dtoa_r+0x4aa>
 810acb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 810acba:	f7f5 fcd5 	bl	8100668 <__aeabi_dmul>
 810acbe:	3501      	adds	r5, #1
 810acc0:	2301      	movs	r3, #1
 810acc2:	1076      	asrs	r6, r6, #1
 810acc4:	3708      	adds	r7, #8
 810acc6:	e772      	b.n	810abae <_dtoa_r+0x396>
 810acc8:	2502      	movs	r5, #2
 810acca:	e774      	b.n	810abb6 <_dtoa_r+0x39e>
 810accc:	f8cd a020 	str.w	sl, [sp, #32]
 810acd0:	464f      	mov	r7, r9
 810acd2:	e791      	b.n	810abf8 <_dtoa_r+0x3e0>
 810acd4:	4b4d      	ldr	r3, [pc, #308]	; (810ae0c <_dtoa_r+0x5f4>)
 810acd6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 810acda:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 810acde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810ace0:	2b00      	cmp	r3, #0
 810ace2:	d047      	beq.n	810ad74 <_dtoa_r+0x55c>
 810ace4:	4602      	mov	r2, r0
 810ace6:	460b      	mov	r3, r1
 810ace8:	2000      	movs	r0, #0
 810acea:	494e      	ldr	r1, [pc, #312]	; (810ae24 <_dtoa_r+0x60c>)
 810acec:	f7f5 fde6 	bl	81008bc <__aeabi_ddiv>
 810acf0:	462a      	mov	r2, r5
 810acf2:	4633      	mov	r3, r6
 810acf4:	f7f5 fb00 	bl	81002f8 <__aeabi_dsub>
 810acf8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 810acfc:	465d      	mov	r5, fp
 810acfe:	e9dd 0100 	ldrd	r0, r1, [sp]
 810ad02:	f7f5 ff61 	bl	8100bc8 <__aeabi_d2iz>
 810ad06:	4606      	mov	r6, r0
 810ad08:	f7f5 fc44 	bl	8100594 <__aeabi_i2d>
 810ad0c:	4602      	mov	r2, r0
 810ad0e:	460b      	mov	r3, r1
 810ad10:	e9dd 0100 	ldrd	r0, r1, [sp]
 810ad14:	f7f5 faf0 	bl	81002f8 <__aeabi_dsub>
 810ad18:	3630      	adds	r6, #48	; 0x30
 810ad1a:	f805 6b01 	strb.w	r6, [r5], #1
 810ad1e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 810ad22:	e9cd 0100 	strd	r0, r1, [sp]
 810ad26:	f7f5 ff11 	bl	8100b4c <__aeabi_dcmplt>
 810ad2a:	2800      	cmp	r0, #0
 810ad2c:	d163      	bne.n	810adf6 <_dtoa_r+0x5de>
 810ad2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 810ad32:	2000      	movs	r0, #0
 810ad34:	4937      	ldr	r1, [pc, #220]	; (810ae14 <_dtoa_r+0x5fc>)
 810ad36:	f7f5 fadf 	bl	81002f8 <__aeabi_dsub>
 810ad3a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 810ad3e:	f7f5 ff05 	bl	8100b4c <__aeabi_dcmplt>
 810ad42:	2800      	cmp	r0, #0
 810ad44:	f040 80b7 	bne.w	810aeb6 <_dtoa_r+0x69e>
 810ad48:	eba5 030b 	sub.w	r3, r5, fp
 810ad4c:	429f      	cmp	r7, r3
 810ad4e:	f77f af7c 	ble.w	810ac4a <_dtoa_r+0x432>
 810ad52:	2200      	movs	r2, #0
 810ad54:	4b30      	ldr	r3, [pc, #192]	; (810ae18 <_dtoa_r+0x600>)
 810ad56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 810ad5a:	f7f5 fc85 	bl	8100668 <__aeabi_dmul>
 810ad5e:	2200      	movs	r2, #0
 810ad60:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 810ad64:	4b2c      	ldr	r3, [pc, #176]	; (810ae18 <_dtoa_r+0x600>)
 810ad66:	e9dd 0100 	ldrd	r0, r1, [sp]
 810ad6a:	f7f5 fc7d 	bl	8100668 <__aeabi_dmul>
 810ad6e:	e9cd 0100 	strd	r0, r1, [sp]
 810ad72:	e7c4      	b.n	810acfe <_dtoa_r+0x4e6>
 810ad74:	462a      	mov	r2, r5
 810ad76:	4633      	mov	r3, r6
 810ad78:	f7f5 fc76 	bl	8100668 <__aeabi_dmul>
 810ad7c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 810ad80:	eb0b 0507 	add.w	r5, fp, r7
 810ad84:	465e      	mov	r6, fp
 810ad86:	e9dd 0100 	ldrd	r0, r1, [sp]
 810ad8a:	f7f5 ff1d 	bl	8100bc8 <__aeabi_d2iz>
 810ad8e:	4607      	mov	r7, r0
 810ad90:	f7f5 fc00 	bl	8100594 <__aeabi_i2d>
 810ad94:	3730      	adds	r7, #48	; 0x30
 810ad96:	4602      	mov	r2, r0
 810ad98:	460b      	mov	r3, r1
 810ad9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 810ad9e:	f7f5 faab 	bl	81002f8 <__aeabi_dsub>
 810ada2:	f806 7b01 	strb.w	r7, [r6], #1
 810ada6:	42ae      	cmp	r6, r5
 810ada8:	e9cd 0100 	strd	r0, r1, [sp]
 810adac:	f04f 0200 	mov.w	r2, #0
 810adb0:	d126      	bne.n	810ae00 <_dtoa_r+0x5e8>
 810adb2:	4b1c      	ldr	r3, [pc, #112]	; (810ae24 <_dtoa_r+0x60c>)
 810adb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 810adb8:	f7f5 faa0 	bl	81002fc <__adddf3>
 810adbc:	4602      	mov	r2, r0
 810adbe:	460b      	mov	r3, r1
 810adc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 810adc4:	f7f5 fee0 	bl	8100b88 <__aeabi_dcmpgt>
 810adc8:	2800      	cmp	r0, #0
 810adca:	d174      	bne.n	810aeb6 <_dtoa_r+0x69e>
 810adcc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 810add0:	2000      	movs	r0, #0
 810add2:	4914      	ldr	r1, [pc, #80]	; (810ae24 <_dtoa_r+0x60c>)
 810add4:	f7f5 fa90 	bl	81002f8 <__aeabi_dsub>
 810add8:	4602      	mov	r2, r0
 810adda:	460b      	mov	r3, r1
 810addc:	e9dd 0100 	ldrd	r0, r1, [sp]
 810ade0:	f7f5 feb4 	bl	8100b4c <__aeabi_dcmplt>
 810ade4:	2800      	cmp	r0, #0
 810ade6:	f43f af30 	beq.w	810ac4a <_dtoa_r+0x432>
 810adea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 810adee:	2b30      	cmp	r3, #48	; 0x30
 810adf0:	f105 32ff 	add.w	r2, r5, #4294967295
 810adf4:	d002      	beq.n	810adfc <_dtoa_r+0x5e4>
 810adf6:	f8dd a020 	ldr.w	sl, [sp, #32]
 810adfa:	e04a      	b.n	810ae92 <_dtoa_r+0x67a>
 810adfc:	4615      	mov	r5, r2
 810adfe:	e7f4      	b.n	810adea <_dtoa_r+0x5d2>
 810ae00:	4b05      	ldr	r3, [pc, #20]	; (810ae18 <_dtoa_r+0x600>)
 810ae02:	f7f5 fc31 	bl	8100668 <__aeabi_dmul>
 810ae06:	e9cd 0100 	strd	r0, r1, [sp]
 810ae0a:	e7bc      	b.n	810ad86 <_dtoa_r+0x56e>
 810ae0c:	0810bc38 	.word	0x0810bc38
 810ae10:	0810bc10 	.word	0x0810bc10
 810ae14:	3ff00000 	.word	0x3ff00000
 810ae18:	40240000 	.word	0x40240000
 810ae1c:	401c0000 	.word	0x401c0000
 810ae20:	40140000 	.word	0x40140000
 810ae24:	3fe00000 	.word	0x3fe00000
 810ae28:	e9dd 6700 	ldrd	r6, r7, [sp]
 810ae2c:	465d      	mov	r5, fp
 810ae2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810ae32:	4630      	mov	r0, r6
 810ae34:	4639      	mov	r1, r7
 810ae36:	f7f5 fd41 	bl	81008bc <__aeabi_ddiv>
 810ae3a:	f7f5 fec5 	bl	8100bc8 <__aeabi_d2iz>
 810ae3e:	4680      	mov	r8, r0
 810ae40:	f7f5 fba8 	bl	8100594 <__aeabi_i2d>
 810ae44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810ae48:	f7f5 fc0e 	bl	8100668 <__aeabi_dmul>
 810ae4c:	4602      	mov	r2, r0
 810ae4e:	460b      	mov	r3, r1
 810ae50:	4630      	mov	r0, r6
 810ae52:	4639      	mov	r1, r7
 810ae54:	f108 0630 	add.w	r6, r8, #48	; 0x30
 810ae58:	f7f5 fa4e 	bl	81002f8 <__aeabi_dsub>
 810ae5c:	f805 6b01 	strb.w	r6, [r5], #1
 810ae60:	eba5 060b 	sub.w	r6, r5, fp
 810ae64:	45b1      	cmp	r9, r6
 810ae66:	4602      	mov	r2, r0
 810ae68:	460b      	mov	r3, r1
 810ae6a:	d139      	bne.n	810aee0 <_dtoa_r+0x6c8>
 810ae6c:	f7f5 fa46 	bl	81002fc <__adddf3>
 810ae70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810ae74:	4606      	mov	r6, r0
 810ae76:	460f      	mov	r7, r1
 810ae78:	f7f5 fe86 	bl	8100b88 <__aeabi_dcmpgt>
 810ae7c:	b9c8      	cbnz	r0, 810aeb2 <_dtoa_r+0x69a>
 810ae7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810ae82:	4630      	mov	r0, r6
 810ae84:	4639      	mov	r1, r7
 810ae86:	f7f5 fe57 	bl	8100b38 <__aeabi_dcmpeq>
 810ae8a:	b110      	cbz	r0, 810ae92 <_dtoa_r+0x67a>
 810ae8c:	f018 0f01 	tst.w	r8, #1
 810ae90:	d10f      	bne.n	810aeb2 <_dtoa_r+0x69a>
 810ae92:	9904      	ldr	r1, [sp, #16]
 810ae94:	4620      	mov	r0, r4
 810ae96:	f000 fac1 	bl	810b41c <_Bfree>
 810ae9a:	2300      	movs	r3, #0
 810ae9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 810ae9e:	702b      	strb	r3, [r5, #0]
 810aea0:	f10a 0301 	add.w	r3, sl, #1
 810aea4:	6013      	str	r3, [r2, #0]
 810aea6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810aea8:	2b00      	cmp	r3, #0
 810aeaa:	f000 8241 	beq.w	810b330 <_dtoa_r+0xb18>
 810aeae:	601d      	str	r5, [r3, #0]
 810aeb0:	e23e      	b.n	810b330 <_dtoa_r+0xb18>
 810aeb2:	f8cd a020 	str.w	sl, [sp, #32]
 810aeb6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 810aeba:	2a39      	cmp	r2, #57	; 0x39
 810aebc:	f105 33ff 	add.w	r3, r5, #4294967295
 810aec0:	d108      	bne.n	810aed4 <_dtoa_r+0x6bc>
 810aec2:	459b      	cmp	fp, r3
 810aec4:	d10a      	bne.n	810aedc <_dtoa_r+0x6c4>
 810aec6:	9b08      	ldr	r3, [sp, #32]
 810aec8:	3301      	adds	r3, #1
 810aeca:	9308      	str	r3, [sp, #32]
 810aecc:	2330      	movs	r3, #48	; 0x30
 810aece:	f88b 3000 	strb.w	r3, [fp]
 810aed2:	465b      	mov	r3, fp
 810aed4:	781a      	ldrb	r2, [r3, #0]
 810aed6:	3201      	adds	r2, #1
 810aed8:	701a      	strb	r2, [r3, #0]
 810aeda:	e78c      	b.n	810adf6 <_dtoa_r+0x5de>
 810aedc:	461d      	mov	r5, r3
 810aede:	e7ea      	b.n	810aeb6 <_dtoa_r+0x69e>
 810aee0:	2200      	movs	r2, #0
 810aee2:	4b9b      	ldr	r3, [pc, #620]	; (810b150 <_dtoa_r+0x938>)
 810aee4:	f7f5 fbc0 	bl	8100668 <__aeabi_dmul>
 810aee8:	2200      	movs	r2, #0
 810aeea:	2300      	movs	r3, #0
 810aeec:	4606      	mov	r6, r0
 810aeee:	460f      	mov	r7, r1
 810aef0:	f7f5 fe22 	bl	8100b38 <__aeabi_dcmpeq>
 810aef4:	2800      	cmp	r0, #0
 810aef6:	d09a      	beq.n	810ae2e <_dtoa_r+0x616>
 810aef8:	e7cb      	b.n	810ae92 <_dtoa_r+0x67a>
 810aefa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 810aefc:	2a00      	cmp	r2, #0
 810aefe:	f000 808b 	beq.w	810b018 <_dtoa_r+0x800>
 810af02:	9a06      	ldr	r2, [sp, #24]
 810af04:	2a01      	cmp	r2, #1
 810af06:	dc6e      	bgt.n	810afe6 <_dtoa_r+0x7ce>
 810af08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 810af0a:	2a00      	cmp	r2, #0
 810af0c:	d067      	beq.n	810afde <_dtoa_r+0x7c6>
 810af0e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 810af12:	9f07      	ldr	r7, [sp, #28]
 810af14:	9d05      	ldr	r5, [sp, #20]
 810af16:	9a05      	ldr	r2, [sp, #20]
 810af18:	2101      	movs	r1, #1
 810af1a:	441a      	add	r2, r3
 810af1c:	4620      	mov	r0, r4
 810af1e:	9205      	str	r2, [sp, #20]
 810af20:	4498      	add	r8, r3
 810af22:	f000 fb1b 	bl	810b55c <__i2b>
 810af26:	4606      	mov	r6, r0
 810af28:	2d00      	cmp	r5, #0
 810af2a:	dd0c      	ble.n	810af46 <_dtoa_r+0x72e>
 810af2c:	f1b8 0f00 	cmp.w	r8, #0
 810af30:	dd09      	ble.n	810af46 <_dtoa_r+0x72e>
 810af32:	4545      	cmp	r5, r8
 810af34:	9a05      	ldr	r2, [sp, #20]
 810af36:	462b      	mov	r3, r5
 810af38:	bfa8      	it	ge
 810af3a:	4643      	movge	r3, r8
 810af3c:	1ad2      	subs	r2, r2, r3
 810af3e:	9205      	str	r2, [sp, #20]
 810af40:	1aed      	subs	r5, r5, r3
 810af42:	eba8 0803 	sub.w	r8, r8, r3
 810af46:	9b07      	ldr	r3, [sp, #28]
 810af48:	b1eb      	cbz	r3, 810af86 <_dtoa_r+0x76e>
 810af4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810af4c:	2b00      	cmp	r3, #0
 810af4e:	d067      	beq.n	810b020 <_dtoa_r+0x808>
 810af50:	b18f      	cbz	r7, 810af76 <_dtoa_r+0x75e>
 810af52:	4631      	mov	r1, r6
 810af54:	463a      	mov	r2, r7
 810af56:	4620      	mov	r0, r4
 810af58:	f000 fba0 	bl	810b69c <__pow5mult>
 810af5c:	9a04      	ldr	r2, [sp, #16]
 810af5e:	4601      	mov	r1, r0
 810af60:	4606      	mov	r6, r0
 810af62:	4620      	mov	r0, r4
 810af64:	f000 fb03 	bl	810b56e <__multiply>
 810af68:	9904      	ldr	r1, [sp, #16]
 810af6a:	9008      	str	r0, [sp, #32]
 810af6c:	4620      	mov	r0, r4
 810af6e:	f000 fa55 	bl	810b41c <_Bfree>
 810af72:	9b08      	ldr	r3, [sp, #32]
 810af74:	9304      	str	r3, [sp, #16]
 810af76:	9b07      	ldr	r3, [sp, #28]
 810af78:	1bda      	subs	r2, r3, r7
 810af7a:	d004      	beq.n	810af86 <_dtoa_r+0x76e>
 810af7c:	9904      	ldr	r1, [sp, #16]
 810af7e:	4620      	mov	r0, r4
 810af80:	f000 fb8c 	bl	810b69c <__pow5mult>
 810af84:	9004      	str	r0, [sp, #16]
 810af86:	2101      	movs	r1, #1
 810af88:	4620      	mov	r0, r4
 810af8a:	f000 fae7 	bl	810b55c <__i2b>
 810af8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810af90:	4607      	mov	r7, r0
 810af92:	2b00      	cmp	r3, #0
 810af94:	f000 81d0 	beq.w	810b338 <_dtoa_r+0xb20>
 810af98:	461a      	mov	r2, r3
 810af9a:	4601      	mov	r1, r0
 810af9c:	4620      	mov	r0, r4
 810af9e:	f000 fb7d 	bl	810b69c <__pow5mult>
 810afa2:	9b06      	ldr	r3, [sp, #24]
 810afa4:	2b01      	cmp	r3, #1
 810afa6:	4607      	mov	r7, r0
 810afa8:	dc40      	bgt.n	810b02c <_dtoa_r+0x814>
 810afaa:	9b00      	ldr	r3, [sp, #0]
 810afac:	2b00      	cmp	r3, #0
 810afae:	d139      	bne.n	810b024 <_dtoa_r+0x80c>
 810afb0:	9b01      	ldr	r3, [sp, #4]
 810afb2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810afb6:	2b00      	cmp	r3, #0
 810afb8:	d136      	bne.n	810b028 <_dtoa_r+0x810>
 810afba:	9b01      	ldr	r3, [sp, #4]
 810afbc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 810afc0:	0d1b      	lsrs	r3, r3, #20
 810afc2:	051b      	lsls	r3, r3, #20
 810afc4:	b12b      	cbz	r3, 810afd2 <_dtoa_r+0x7ba>
 810afc6:	9b05      	ldr	r3, [sp, #20]
 810afc8:	3301      	adds	r3, #1
 810afca:	9305      	str	r3, [sp, #20]
 810afcc:	f108 0801 	add.w	r8, r8, #1
 810afd0:	2301      	movs	r3, #1
 810afd2:	9307      	str	r3, [sp, #28]
 810afd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810afd6:	2b00      	cmp	r3, #0
 810afd8:	d12a      	bne.n	810b030 <_dtoa_r+0x818>
 810afda:	2001      	movs	r0, #1
 810afdc:	e030      	b.n	810b040 <_dtoa_r+0x828>
 810afde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810afe0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 810afe4:	e795      	b.n	810af12 <_dtoa_r+0x6fa>
 810afe6:	9b07      	ldr	r3, [sp, #28]
 810afe8:	f109 37ff 	add.w	r7, r9, #4294967295
 810afec:	42bb      	cmp	r3, r7
 810afee:	bfbf      	itttt	lt
 810aff0:	9b07      	ldrlt	r3, [sp, #28]
 810aff2:	9707      	strlt	r7, [sp, #28]
 810aff4:	1afa      	sublt	r2, r7, r3
 810aff6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 810aff8:	bfbb      	ittet	lt
 810affa:	189b      	addlt	r3, r3, r2
 810affc:	930e      	strlt	r3, [sp, #56]	; 0x38
 810affe:	1bdf      	subge	r7, r3, r7
 810b000:	2700      	movlt	r7, #0
 810b002:	f1b9 0f00 	cmp.w	r9, #0
 810b006:	bfb5      	itete	lt
 810b008:	9b05      	ldrlt	r3, [sp, #20]
 810b00a:	9d05      	ldrge	r5, [sp, #20]
 810b00c:	eba3 0509 	sublt.w	r5, r3, r9
 810b010:	464b      	movge	r3, r9
 810b012:	bfb8      	it	lt
 810b014:	2300      	movlt	r3, #0
 810b016:	e77e      	b.n	810af16 <_dtoa_r+0x6fe>
 810b018:	9f07      	ldr	r7, [sp, #28]
 810b01a:	9d05      	ldr	r5, [sp, #20]
 810b01c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 810b01e:	e783      	b.n	810af28 <_dtoa_r+0x710>
 810b020:	9a07      	ldr	r2, [sp, #28]
 810b022:	e7ab      	b.n	810af7c <_dtoa_r+0x764>
 810b024:	2300      	movs	r3, #0
 810b026:	e7d4      	b.n	810afd2 <_dtoa_r+0x7ba>
 810b028:	9b00      	ldr	r3, [sp, #0]
 810b02a:	e7d2      	b.n	810afd2 <_dtoa_r+0x7ba>
 810b02c:	2300      	movs	r3, #0
 810b02e:	9307      	str	r3, [sp, #28]
 810b030:	693b      	ldr	r3, [r7, #16]
 810b032:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 810b036:	6918      	ldr	r0, [r3, #16]
 810b038:	f000 fa42 	bl	810b4c0 <__hi0bits>
 810b03c:	f1c0 0020 	rsb	r0, r0, #32
 810b040:	4440      	add	r0, r8
 810b042:	f010 001f 	ands.w	r0, r0, #31
 810b046:	d047      	beq.n	810b0d8 <_dtoa_r+0x8c0>
 810b048:	f1c0 0320 	rsb	r3, r0, #32
 810b04c:	2b04      	cmp	r3, #4
 810b04e:	dd3b      	ble.n	810b0c8 <_dtoa_r+0x8b0>
 810b050:	9b05      	ldr	r3, [sp, #20]
 810b052:	f1c0 001c 	rsb	r0, r0, #28
 810b056:	4403      	add	r3, r0
 810b058:	9305      	str	r3, [sp, #20]
 810b05a:	4405      	add	r5, r0
 810b05c:	4480      	add	r8, r0
 810b05e:	9b05      	ldr	r3, [sp, #20]
 810b060:	2b00      	cmp	r3, #0
 810b062:	dd05      	ble.n	810b070 <_dtoa_r+0x858>
 810b064:	461a      	mov	r2, r3
 810b066:	9904      	ldr	r1, [sp, #16]
 810b068:	4620      	mov	r0, r4
 810b06a:	f000 fb65 	bl	810b738 <__lshift>
 810b06e:	9004      	str	r0, [sp, #16]
 810b070:	f1b8 0f00 	cmp.w	r8, #0
 810b074:	dd05      	ble.n	810b082 <_dtoa_r+0x86a>
 810b076:	4639      	mov	r1, r7
 810b078:	4642      	mov	r2, r8
 810b07a:	4620      	mov	r0, r4
 810b07c:	f000 fb5c 	bl	810b738 <__lshift>
 810b080:	4607      	mov	r7, r0
 810b082:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810b084:	b353      	cbz	r3, 810b0dc <_dtoa_r+0x8c4>
 810b086:	4639      	mov	r1, r7
 810b088:	9804      	ldr	r0, [sp, #16]
 810b08a:	f000 fba9 	bl	810b7e0 <__mcmp>
 810b08e:	2800      	cmp	r0, #0
 810b090:	da24      	bge.n	810b0dc <_dtoa_r+0x8c4>
 810b092:	2300      	movs	r3, #0
 810b094:	220a      	movs	r2, #10
 810b096:	9904      	ldr	r1, [sp, #16]
 810b098:	4620      	mov	r0, r4
 810b09a:	f000 f9d6 	bl	810b44a <__multadd>
 810b09e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810b0a0:	9004      	str	r0, [sp, #16]
 810b0a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 810b0a6:	2b00      	cmp	r3, #0
 810b0a8:	f000 814d 	beq.w	810b346 <_dtoa_r+0xb2e>
 810b0ac:	2300      	movs	r3, #0
 810b0ae:	4631      	mov	r1, r6
 810b0b0:	220a      	movs	r2, #10
 810b0b2:	4620      	mov	r0, r4
 810b0b4:	f000 f9c9 	bl	810b44a <__multadd>
 810b0b8:	9b02      	ldr	r3, [sp, #8]
 810b0ba:	2b00      	cmp	r3, #0
 810b0bc:	4606      	mov	r6, r0
 810b0be:	dc4f      	bgt.n	810b160 <_dtoa_r+0x948>
 810b0c0:	9b06      	ldr	r3, [sp, #24]
 810b0c2:	2b02      	cmp	r3, #2
 810b0c4:	dd4c      	ble.n	810b160 <_dtoa_r+0x948>
 810b0c6:	e011      	b.n	810b0ec <_dtoa_r+0x8d4>
 810b0c8:	d0c9      	beq.n	810b05e <_dtoa_r+0x846>
 810b0ca:	9a05      	ldr	r2, [sp, #20]
 810b0cc:	331c      	adds	r3, #28
 810b0ce:	441a      	add	r2, r3
 810b0d0:	9205      	str	r2, [sp, #20]
 810b0d2:	441d      	add	r5, r3
 810b0d4:	4498      	add	r8, r3
 810b0d6:	e7c2      	b.n	810b05e <_dtoa_r+0x846>
 810b0d8:	4603      	mov	r3, r0
 810b0da:	e7f6      	b.n	810b0ca <_dtoa_r+0x8b2>
 810b0dc:	f1b9 0f00 	cmp.w	r9, #0
 810b0e0:	dc38      	bgt.n	810b154 <_dtoa_r+0x93c>
 810b0e2:	9b06      	ldr	r3, [sp, #24]
 810b0e4:	2b02      	cmp	r3, #2
 810b0e6:	dd35      	ble.n	810b154 <_dtoa_r+0x93c>
 810b0e8:	f8cd 9008 	str.w	r9, [sp, #8]
 810b0ec:	9b02      	ldr	r3, [sp, #8]
 810b0ee:	b963      	cbnz	r3, 810b10a <_dtoa_r+0x8f2>
 810b0f0:	4639      	mov	r1, r7
 810b0f2:	2205      	movs	r2, #5
 810b0f4:	4620      	mov	r0, r4
 810b0f6:	f000 f9a8 	bl	810b44a <__multadd>
 810b0fa:	4601      	mov	r1, r0
 810b0fc:	4607      	mov	r7, r0
 810b0fe:	9804      	ldr	r0, [sp, #16]
 810b100:	f000 fb6e 	bl	810b7e0 <__mcmp>
 810b104:	2800      	cmp	r0, #0
 810b106:	f73f adcc 	bgt.w	810aca2 <_dtoa_r+0x48a>
 810b10a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810b10c:	465d      	mov	r5, fp
 810b10e:	ea6f 0a03 	mvn.w	sl, r3
 810b112:	f04f 0900 	mov.w	r9, #0
 810b116:	4639      	mov	r1, r7
 810b118:	4620      	mov	r0, r4
 810b11a:	f000 f97f 	bl	810b41c <_Bfree>
 810b11e:	2e00      	cmp	r6, #0
 810b120:	f43f aeb7 	beq.w	810ae92 <_dtoa_r+0x67a>
 810b124:	f1b9 0f00 	cmp.w	r9, #0
 810b128:	d005      	beq.n	810b136 <_dtoa_r+0x91e>
 810b12a:	45b1      	cmp	r9, r6
 810b12c:	d003      	beq.n	810b136 <_dtoa_r+0x91e>
 810b12e:	4649      	mov	r1, r9
 810b130:	4620      	mov	r0, r4
 810b132:	f000 f973 	bl	810b41c <_Bfree>
 810b136:	4631      	mov	r1, r6
 810b138:	4620      	mov	r0, r4
 810b13a:	f000 f96f 	bl	810b41c <_Bfree>
 810b13e:	e6a8      	b.n	810ae92 <_dtoa_r+0x67a>
 810b140:	2700      	movs	r7, #0
 810b142:	463e      	mov	r6, r7
 810b144:	e7e1      	b.n	810b10a <_dtoa_r+0x8f2>
 810b146:	f8dd a020 	ldr.w	sl, [sp, #32]
 810b14a:	463e      	mov	r6, r7
 810b14c:	e5a9      	b.n	810aca2 <_dtoa_r+0x48a>
 810b14e:	bf00      	nop
 810b150:	40240000 	.word	0x40240000
 810b154:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810b156:	f8cd 9008 	str.w	r9, [sp, #8]
 810b15a:	2b00      	cmp	r3, #0
 810b15c:	f000 80fa 	beq.w	810b354 <_dtoa_r+0xb3c>
 810b160:	2d00      	cmp	r5, #0
 810b162:	dd05      	ble.n	810b170 <_dtoa_r+0x958>
 810b164:	4631      	mov	r1, r6
 810b166:	462a      	mov	r2, r5
 810b168:	4620      	mov	r0, r4
 810b16a:	f000 fae5 	bl	810b738 <__lshift>
 810b16e:	4606      	mov	r6, r0
 810b170:	9b07      	ldr	r3, [sp, #28]
 810b172:	2b00      	cmp	r3, #0
 810b174:	d04c      	beq.n	810b210 <_dtoa_r+0x9f8>
 810b176:	6871      	ldr	r1, [r6, #4]
 810b178:	4620      	mov	r0, r4
 810b17a:	f000 f91b 	bl	810b3b4 <_Balloc>
 810b17e:	6932      	ldr	r2, [r6, #16]
 810b180:	3202      	adds	r2, #2
 810b182:	4605      	mov	r5, r0
 810b184:	0092      	lsls	r2, r2, #2
 810b186:	f106 010c 	add.w	r1, r6, #12
 810b18a:	300c      	adds	r0, #12
 810b18c:	f7fe ff5a 	bl	810a044 <memcpy>
 810b190:	2201      	movs	r2, #1
 810b192:	4629      	mov	r1, r5
 810b194:	4620      	mov	r0, r4
 810b196:	f000 facf 	bl	810b738 <__lshift>
 810b19a:	9b00      	ldr	r3, [sp, #0]
 810b19c:	f8cd b014 	str.w	fp, [sp, #20]
 810b1a0:	f003 0301 	and.w	r3, r3, #1
 810b1a4:	46b1      	mov	r9, r6
 810b1a6:	9307      	str	r3, [sp, #28]
 810b1a8:	4606      	mov	r6, r0
 810b1aa:	4639      	mov	r1, r7
 810b1ac:	9804      	ldr	r0, [sp, #16]
 810b1ae:	f7ff faa6 	bl	810a6fe <quorem>
 810b1b2:	4649      	mov	r1, r9
 810b1b4:	4605      	mov	r5, r0
 810b1b6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 810b1ba:	9804      	ldr	r0, [sp, #16]
 810b1bc:	f000 fb10 	bl	810b7e0 <__mcmp>
 810b1c0:	4632      	mov	r2, r6
 810b1c2:	9000      	str	r0, [sp, #0]
 810b1c4:	4639      	mov	r1, r7
 810b1c6:	4620      	mov	r0, r4
 810b1c8:	f000 fb24 	bl	810b814 <__mdiff>
 810b1cc:	68c3      	ldr	r3, [r0, #12]
 810b1ce:	4602      	mov	r2, r0
 810b1d0:	bb03      	cbnz	r3, 810b214 <_dtoa_r+0x9fc>
 810b1d2:	4601      	mov	r1, r0
 810b1d4:	9008      	str	r0, [sp, #32]
 810b1d6:	9804      	ldr	r0, [sp, #16]
 810b1d8:	f000 fb02 	bl	810b7e0 <__mcmp>
 810b1dc:	9a08      	ldr	r2, [sp, #32]
 810b1de:	4603      	mov	r3, r0
 810b1e0:	4611      	mov	r1, r2
 810b1e2:	4620      	mov	r0, r4
 810b1e4:	9308      	str	r3, [sp, #32]
 810b1e6:	f000 f919 	bl	810b41c <_Bfree>
 810b1ea:	9b08      	ldr	r3, [sp, #32]
 810b1ec:	b9a3      	cbnz	r3, 810b218 <_dtoa_r+0xa00>
 810b1ee:	9a06      	ldr	r2, [sp, #24]
 810b1f0:	b992      	cbnz	r2, 810b218 <_dtoa_r+0xa00>
 810b1f2:	9a07      	ldr	r2, [sp, #28]
 810b1f4:	b982      	cbnz	r2, 810b218 <_dtoa_r+0xa00>
 810b1f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 810b1fa:	d029      	beq.n	810b250 <_dtoa_r+0xa38>
 810b1fc:	9b00      	ldr	r3, [sp, #0]
 810b1fe:	2b00      	cmp	r3, #0
 810b200:	dd01      	ble.n	810b206 <_dtoa_r+0x9ee>
 810b202:	f105 0831 	add.w	r8, r5, #49	; 0x31
 810b206:	9b05      	ldr	r3, [sp, #20]
 810b208:	1c5d      	adds	r5, r3, #1
 810b20a:	f883 8000 	strb.w	r8, [r3]
 810b20e:	e782      	b.n	810b116 <_dtoa_r+0x8fe>
 810b210:	4630      	mov	r0, r6
 810b212:	e7c2      	b.n	810b19a <_dtoa_r+0x982>
 810b214:	2301      	movs	r3, #1
 810b216:	e7e3      	b.n	810b1e0 <_dtoa_r+0x9c8>
 810b218:	9a00      	ldr	r2, [sp, #0]
 810b21a:	2a00      	cmp	r2, #0
 810b21c:	db04      	blt.n	810b228 <_dtoa_r+0xa10>
 810b21e:	d125      	bne.n	810b26c <_dtoa_r+0xa54>
 810b220:	9a06      	ldr	r2, [sp, #24]
 810b222:	bb1a      	cbnz	r2, 810b26c <_dtoa_r+0xa54>
 810b224:	9a07      	ldr	r2, [sp, #28]
 810b226:	bb0a      	cbnz	r2, 810b26c <_dtoa_r+0xa54>
 810b228:	2b00      	cmp	r3, #0
 810b22a:	ddec      	ble.n	810b206 <_dtoa_r+0x9ee>
 810b22c:	2201      	movs	r2, #1
 810b22e:	9904      	ldr	r1, [sp, #16]
 810b230:	4620      	mov	r0, r4
 810b232:	f000 fa81 	bl	810b738 <__lshift>
 810b236:	4639      	mov	r1, r7
 810b238:	9004      	str	r0, [sp, #16]
 810b23a:	f000 fad1 	bl	810b7e0 <__mcmp>
 810b23e:	2800      	cmp	r0, #0
 810b240:	dc03      	bgt.n	810b24a <_dtoa_r+0xa32>
 810b242:	d1e0      	bne.n	810b206 <_dtoa_r+0x9ee>
 810b244:	f018 0f01 	tst.w	r8, #1
 810b248:	d0dd      	beq.n	810b206 <_dtoa_r+0x9ee>
 810b24a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 810b24e:	d1d8      	bne.n	810b202 <_dtoa_r+0x9ea>
 810b250:	9b05      	ldr	r3, [sp, #20]
 810b252:	9a05      	ldr	r2, [sp, #20]
 810b254:	1c5d      	adds	r5, r3, #1
 810b256:	2339      	movs	r3, #57	; 0x39
 810b258:	7013      	strb	r3, [r2, #0]
 810b25a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 810b25e:	2b39      	cmp	r3, #57	; 0x39
 810b260:	f105 32ff 	add.w	r2, r5, #4294967295
 810b264:	d04f      	beq.n	810b306 <_dtoa_r+0xaee>
 810b266:	3301      	adds	r3, #1
 810b268:	7013      	strb	r3, [r2, #0]
 810b26a:	e754      	b.n	810b116 <_dtoa_r+0x8fe>
 810b26c:	9a05      	ldr	r2, [sp, #20]
 810b26e:	2b00      	cmp	r3, #0
 810b270:	f102 0501 	add.w	r5, r2, #1
 810b274:	dd06      	ble.n	810b284 <_dtoa_r+0xa6c>
 810b276:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 810b27a:	d0e9      	beq.n	810b250 <_dtoa_r+0xa38>
 810b27c:	f108 0801 	add.w	r8, r8, #1
 810b280:	9b05      	ldr	r3, [sp, #20]
 810b282:	e7c2      	b.n	810b20a <_dtoa_r+0x9f2>
 810b284:	9a02      	ldr	r2, [sp, #8]
 810b286:	f805 8c01 	strb.w	r8, [r5, #-1]
 810b28a:	eba5 030b 	sub.w	r3, r5, fp
 810b28e:	4293      	cmp	r3, r2
 810b290:	d021      	beq.n	810b2d6 <_dtoa_r+0xabe>
 810b292:	2300      	movs	r3, #0
 810b294:	220a      	movs	r2, #10
 810b296:	9904      	ldr	r1, [sp, #16]
 810b298:	4620      	mov	r0, r4
 810b29a:	f000 f8d6 	bl	810b44a <__multadd>
 810b29e:	45b1      	cmp	r9, r6
 810b2a0:	9004      	str	r0, [sp, #16]
 810b2a2:	f04f 0300 	mov.w	r3, #0
 810b2a6:	f04f 020a 	mov.w	r2, #10
 810b2aa:	4649      	mov	r1, r9
 810b2ac:	4620      	mov	r0, r4
 810b2ae:	d105      	bne.n	810b2bc <_dtoa_r+0xaa4>
 810b2b0:	f000 f8cb 	bl	810b44a <__multadd>
 810b2b4:	4681      	mov	r9, r0
 810b2b6:	4606      	mov	r6, r0
 810b2b8:	9505      	str	r5, [sp, #20]
 810b2ba:	e776      	b.n	810b1aa <_dtoa_r+0x992>
 810b2bc:	f000 f8c5 	bl	810b44a <__multadd>
 810b2c0:	4631      	mov	r1, r6
 810b2c2:	4681      	mov	r9, r0
 810b2c4:	2300      	movs	r3, #0
 810b2c6:	220a      	movs	r2, #10
 810b2c8:	4620      	mov	r0, r4
 810b2ca:	f000 f8be 	bl	810b44a <__multadd>
 810b2ce:	4606      	mov	r6, r0
 810b2d0:	e7f2      	b.n	810b2b8 <_dtoa_r+0xaa0>
 810b2d2:	f04f 0900 	mov.w	r9, #0
 810b2d6:	2201      	movs	r2, #1
 810b2d8:	9904      	ldr	r1, [sp, #16]
 810b2da:	4620      	mov	r0, r4
 810b2dc:	f000 fa2c 	bl	810b738 <__lshift>
 810b2e0:	4639      	mov	r1, r7
 810b2e2:	9004      	str	r0, [sp, #16]
 810b2e4:	f000 fa7c 	bl	810b7e0 <__mcmp>
 810b2e8:	2800      	cmp	r0, #0
 810b2ea:	dcb6      	bgt.n	810b25a <_dtoa_r+0xa42>
 810b2ec:	d102      	bne.n	810b2f4 <_dtoa_r+0xadc>
 810b2ee:	f018 0f01 	tst.w	r8, #1
 810b2f2:	d1b2      	bne.n	810b25a <_dtoa_r+0xa42>
 810b2f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 810b2f8:	2b30      	cmp	r3, #48	; 0x30
 810b2fa:	f105 32ff 	add.w	r2, r5, #4294967295
 810b2fe:	f47f af0a 	bne.w	810b116 <_dtoa_r+0x8fe>
 810b302:	4615      	mov	r5, r2
 810b304:	e7f6      	b.n	810b2f4 <_dtoa_r+0xadc>
 810b306:	4593      	cmp	fp, r2
 810b308:	d105      	bne.n	810b316 <_dtoa_r+0xafe>
 810b30a:	2331      	movs	r3, #49	; 0x31
 810b30c:	f10a 0a01 	add.w	sl, sl, #1
 810b310:	f88b 3000 	strb.w	r3, [fp]
 810b314:	e6ff      	b.n	810b116 <_dtoa_r+0x8fe>
 810b316:	4615      	mov	r5, r2
 810b318:	e79f      	b.n	810b25a <_dtoa_r+0xa42>
 810b31a:	f8df b064 	ldr.w	fp, [pc, #100]	; 810b380 <_dtoa_r+0xb68>
 810b31e:	e007      	b.n	810b330 <_dtoa_r+0xb18>
 810b320:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810b322:	f8df b060 	ldr.w	fp, [pc, #96]	; 810b384 <_dtoa_r+0xb6c>
 810b326:	b11b      	cbz	r3, 810b330 <_dtoa_r+0xb18>
 810b328:	f10b 0308 	add.w	r3, fp, #8
 810b32c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 810b32e:	6013      	str	r3, [r2, #0]
 810b330:	4658      	mov	r0, fp
 810b332:	b017      	add	sp, #92	; 0x5c
 810b334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b338:	9b06      	ldr	r3, [sp, #24]
 810b33a:	2b01      	cmp	r3, #1
 810b33c:	f77f ae35 	ble.w	810afaa <_dtoa_r+0x792>
 810b340:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810b342:	9307      	str	r3, [sp, #28]
 810b344:	e649      	b.n	810afda <_dtoa_r+0x7c2>
 810b346:	9b02      	ldr	r3, [sp, #8]
 810b348:	2b00      	cmp	r3, #0
 810b34a:	dc03      	bgt.n	810b354 <_dtoa_r+0xb3c>
 810b34c:	9b06      	ldr	r3, [sp, #24]
 810b34e:	2b02      	cmp	r3, #2
 810b350:	f73f aecc 	bgt.w	810b0ec <_dtoa_r+0x8d4>
 810b354:	465d      	mov	r5, fp
 810b356:	4639      	mov	r1, r7
 810b358:	9804      	ldr	r0, [sp, #16]
 810b35a:	f7ff f9d0 	bl	810a6fe <quorem>
 810b35e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 810b362:	f805 8b01 	strb.w	r8, [r5], #1
 810b366:	9a02      	ldr	r2, [sp, #8]
 810b368:	eba5 030b 	sub.w	r3, r5, fp
 810b36c:	429a      	cmp	r2, r3
 810b36e:	ddb0      	ble.n	810b2d2 <_dtoa_r+0xaba>
 810b370:	2300      	movs	r3, #0
 810b372:	220a      	movs	r2, #10
 810b374:	9904      	ldr	r1, [sp, #16]
 810b376:	4620      	mov	r0, r4
 810b378:	f000 f867 	bl	810b44a <__multadd>
 810b37c:	9004      	str	r0, [sp, #16]
 810b37e:	e7ea      	b.n	810b356 <_dtoa_r+0xb3e>
 810b380:	0810bb9c 	.word	0x0810bb9c
 810b384:	0810bb9e 	.word	0x0810bb9e

0810b388 <_localeconv_r>:
 810b388:	4b04      	ldr	r3, [pc, #16]	; (810b39c <_localeconv_r+0x14>)
 810b38a:	681b      	ldr	r3, [r3, #0]
 810b38c:	6a18      	ldr	r0, [r3, #32]
 810b38e:	4b04      	ldr	r3, [pc, #16]	; (810b3a0 <_localeconv_r+0x18>)
 810b390:	2800      	cmp	r0, #0
 810b392:	bf08      	it	eq
 810b394:	4618      	moveq	r0, r3
 810b396:	30f0      	adds	r0, #240	; 0xf0
 810b398:	4770      	bx	lr
 810b39a:	bf00      	nop
 810b39c:	10000028 	.word	0x10000028
 810b3a0:	1000008c 	.word	0x1000008c

0810b3a4 <malloc>:
 810b3a4:	4b02      	ldr	r3, [pc, #8]	; (810b3b0 <malloc+0xc>)
 810b3a6:	4601      	mov	r1, r0
 810b3a8:	6818      	ldr	r0, [r3, #0]
 810b3aa:	f000 baed 	b.w	810b988 <_malloc_r>
 810b3ae:	bf00      	nop
 810b3b0:	10000028 	.word	0x10000028

0810b3b4 <_Balloc>:
 810b3b4:	b570      	push	{r4, r5, r6, lr}
 810b3b6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 810b3b8:	4604      	mov	r4, r0
 810b3ba:	460e      	mov	r6, r1
 810b3bc:	b93d      	cbnz	r5, 810b3ce <_Balloc+0x1a>
 810b3be:	2010      	movs	r0, #16
 810b3c0:	f7ff fff0 	bl	810b3a4 <malloc>
 810b3c4:	6260      	str	r0, [r4, #36]	; 0x24
 810b3c6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 810b3ca:	6005      	str	r5, [r0, #0]
 810b3cc:	60c5      	str	r5, [r0, #12]
 810b3ce:	6a65      	ldr	r5, [r4, #36]	; 0x24
 810b3d0:	68eb      	ldr	r3, [r5, #12]
 810b3d2:	b183      	cbz	r3, 810b3f6 <_Balloc+0x42>
 810b3d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810b3d6:	68db      	ldr	r3, [r3, #12]
 810b3d8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 810b3dc:	b9b8      	cbnz	r0, 810b40e <_Balloc+0x5a>
 810b3de:	2101      	movs	r1, #1
 810b3e0:	fa01 f506 	lsl.w	r5, r1, r6
 810b3e4:	1d6a      	adds	r2, r5, #5
 810b3e6:	0092      	lsls	r2, r2, #2
 810b3e8:	4620      	mov	r0, r4
 810b3ea:	f000 fabf 	bl	810b96c <_calloc_r>
 810b3ee:	b160      	cbz	r0, 810b40a <_Balloc+0x56>
 810b3f0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 810b3f4:	e00e      	b.n	810b414 <_Balloc+0x60>
 810b3f6:	2221      	movs	r2, #33	; 0x21
 810b3f8:	2104      	movs	r1, #4
 810b3fa:	4620      	mov	r0, r4
 810b3fc:	f000 fab6 	bl	810b96c <_calloc_r>
 810b400:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810b402:	60e8      	str	r0, [r5, #12]
 810b404:	68db      	ldr	r3, [r3, #12]
 810b406:	2b00      	cmp	r3, #0
 810b408:	d1e4      	bne.n	810b3d4 <_Balloc+0x20>
 810b40a:	2000      	movs	r0, #0
 810b40c:	bd70      	pop	{r4, r5, r6, pc}
 810b40e:	6802      	ldr	r2, [r0, #0]
 810b410:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 810b414:	2300      	movs	r3, #0
 810b416:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810b41a:	e7f7      	b.n	810b40c <_Balloc+0x58>

0810b41c <_Bfree>:
 810b41c:	b570      	push	{r4, r5, r6, lr}
 810b41e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 810b420:	4606      	mov	r6, r0
 810b422:	460d      	mov	r5, r1
 810b424:	b93c      	cbnz	r4, 810b436 <_Bfree+0x1a>
 810b426:	2010      	movs	r0, #16
 810b428:	f7ff ffbc 	bl	810b3a4 <malloc>
 810b42c:	6270      	str	r0, [r6, #36]	; 0x24
 810b42e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810b432:	6004      	str	r4, [r0, #0]
 810b434:	60c4      	str	r4, [r0, #12]
 810b436:	b13d      	cbz	r5, 810b448 <_Bfree+0x2c>
 810b438:	6a73      	ldr	r3, [r6, #36]	; 0x24
 810b43a:	686a      	ldr	r2, [r5, #4]
 810b43c:	68db      	ldr	r3, [r3, #12]
 810b43e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810b442:	6029      	str	r1, [r5, #0]
 810b444:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 810b448:	bd70      	pop	{r4, r5, r6, pc}

0810b44a <__multadd>:
 810b44a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810b44e:	690d      	ldr	r5, [r1, #16]
 810b450:	461f      	mov	r7, r3
 810b452:	4606      	mov	r6, r0
 810b454:	460c      	mov	r4, r1
 810b456:	f101 0c14 	add.w	ip, r1, #20
 810b45a:	2300      	movs	r3, #0
 810b45c:	f8dc 0000 	ldr.w	r0, [ip]
 810b460:	b281      	uxth	r1, r0
 810b462:	fb02 7101 	mla	r1, r2, r1, r7
 810b466:	0c0f      	lsrs	r7, r1, #16
 810b468:	0c00      	lsrs	r0, r0, #16
 810b46a:	fb02 7000 	mla	r0, r2, r0, r7
 810b46e:	b289      	uxth	r1, r1
 810b470:	3301      	adds	r3, #1
 810b472:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 810b476:	429d      	cmp	r5, r3
 810b478:	ea4f 4710 	mov.w	r7, r0, lsr #16
 810b47c:	f84c 1b04 	str.w	r1, [ip], #4
 810b480:	dcec      	bgt.n	810b45c <__multadd+0x12>
 810b482:	b1d7      	cbz	r7, 810b4ba <__multadd+0x70>
 810b484:	68a3      	ldr	r3, [r4, #8]
 810b486:	42ab      	cmp	r3, r5
 810b488:	dc12      	bgt.n	810b4b0 <__multadd+0x66>
 810b48a:	6861      	ldr	r1, [r4, #4]
 810b48c:	4630      	mov	r0, r6
 810b48e:	3101      	adds	r1, #1
 810b490:	f7ff ff90 	bl	810b3b4 <_Balloc>
 810b494:	6922      	ldr	r2, [r4, #16]
 810b496:	3202      	adds	r2, #2
 810b498:	f104 010c 	add.w	r1, r4, #12
 810b49c:	4680      	mov	r8, r0
 810b49e:	0092      	lsls	r2, r2, #2
 810b4a0:	300c      	adds	r0, #12
 810b4a2:	f7fe fdcf 	bl	810a044 <memcpy>
 810b4a6:	4621      	mov	r1, r4
 810b4a8:	4630      	mov	r0, r6
 810b4aa:	f7ff ffb7 	bl	810b41c <_Bfree>
 810b4ae:	4644      	mov	r4, r8
 810b4b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 810b4b4:	3501      	adds	r5, #1
 810b4b6:	615f      	str	r7, [r3, #20]
 810b4b8:	6125      	str	r5, [r4, #16]
 810b4ba:	4620      	mov	r0, r4
 810b4bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0810b4c0 <__hi0bits>:
 810b4c0:	0c02      	lsrs	r2, r0, #16
 810b4c2:	0412      	lsls	r2, r2, #16
 810b4c4:	4603      	mov	r3, r0
 810b4c6:	b9b2      	cbnz	r2, 810b4f6 <__hi0bits+0x36>
 810b4c8:	0403      	lsls	r3, r0, #16
 810b4ca:	2010      	movs	r0, #16
 810b4cc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 810b4d0:	bf04      	itt	eq
 810b4d2:	021b      	lsleq	r3, r3, #8
 810b4d4:	3008      	addeq	r0, #8
 810b4d6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 810b4da:	bf04      	itt	eq
 810b4dc:	011b      	lsleq	r3, r3, #4
 810b4de:	3004      	addeq	r0, #4
 810b4e0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 810b4e4:	bf04      	itt	eq
 810b4e6:	009b      	lsleq	r3, r3, #2
 810b4e8:	3002      	addeq	r0, #2
 810b4ea:	2b00      	cmp	r3, #0
 810b4ec:	db06      	blt.n	810b4fc <__hi0bits+0x3c>
 810b4ee:	005b      	lsls	r3, r3, #1
 810b4f0:	d503      	bpl.n	810b4fa <__hi0bits+0x3a>
 810b4f2:	3001      	adds	r0, #1
 810b4f4:	4770      	bx	lr
 810b4f6:	2000      	movs	r0, #0
 810b4f8:	e7e8      	b.n	810b4cc <__hi0bits+0xc>
 810b4fa:	2020      	movs	r0, #32
 810b4fc:	4770      	bx	lr

0810b4fe <__lo0bits>:
 810b4fe:	6803      	ldr	r3, [r0, #0]
 810b500:	f013 0207 	ands.w	r2, r3, #7
 810b504:	4601      	mov	r1, r0
 810b506:	d00b      	beq.n	810b520 <__lo0bits+0x22>
 810b508:	07da      	lsls	r2, r3, #31
 810b50a:	d423      	bmi.n	810b554 <__lo0bits+0x56>
 810b50c:	0798      	lsls	r0, r3, #30
 810b50e:	bf49      	itett	mi
 810b510:	085b      	lsrmi	r3, r3, #1
 810b512:	089b      	lsrpl	r3, r3, #2
 810b514:	2001      	movmi	r0, #1
 810b516:	600b      	strmi	r3, [r1, #0]
 810b518:	bf5c      	itt	pl
 810b51a:	600b      	strpl	r3, [r1, #0]
 810b51c:	2002      	movpl	r0, #2
 810b51e:	4770      	bx	lr
 810b520:	b298      	uxth	r0, r3
 810b522:	b9a8      	cbnz	r0, 810b550 <__lo0bits+0x52>
 810b524:	0c1b      	lsrs	r3, r3, #16
 810b526:	2010      	movs	r0, #16
 810b528:	f013 0fff 	tst.w	r3, #255	; 0xff
 810b52c:	bf04      	itt	eq
 810b52e:	0a1b      	lsreq	r3, r3, #8
 810b530:	3008      	addeq	r0, #8
 810b532:	071a      	lsls	r2, r3, #28
 810b534:	bf04      	itt	eq
 810b536:	091b      	lsreq	r3, r3, #4
 810b538:	3004      	addeq	r0, #4
 810b53a:	079a      	lsls	r2, r3, #30
 810b53c:	bf04      	itt	eq
 810b53e:	089b      	lsreq	r3, r3, #2
 810b540:	3002      	addeq	r0, #2
 810b542:	07da      	lsls	r2, r3, #31
 810b544:	d402      	bmi.n	810b54c <__lo0bits+0x4e>
 810b546:	085b      	lsrs	r3, r3, #1
 810b548:	d006      	beq.n	810b558 <__lo0bits+0x5a>
 810b54a:	3001      	adds	r0, #1
 810b54c:	600b      	str	r3, [r1, #0]
 810b54e:	4770      	bx	lr
 810b550:	4610      	mov	r0, r2
 810b552:	e7e9      	b.n	810b528 <__lo0bits+0x2a>
 810b554:	2000      	movs	r0, #0
 810b556:	4770      	bx	lr
 810b558:	2020      	movs	r0, #32
 810b55a:	4770      	bx	lr

0810b55c <__i2b>:
 810b55c:	b510      	push	{r4, lr}
 810b55e:	460c      	mov	r4, r1
 810b560:	2101      	movs	r1, #1
 810b562:	f7ff ff27 	bl	810b3b4 <_Balloc>
 810b566:	2201      	movs	r2, #1
 810b568:	6144      	str	r4, [r0, #20]
 810b56a:	6102      	str	r2, [r0, #16]
 810b56c:	bd10      	pop	{r4, pc}

0810b56e <__multiply>:
 810b56e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b572:	4614      	mov	r4, r2
 810b574:	690a      	ldr	r2, [r1, #16]
 810b576:	6923      	ldr	r3, [r4, #16]
 810b578:	429a      	cmp	r2, r3
 810b57a:	bfb8      	it	lt
 810b57c:	460b      	movlt	r3, r1
 810b57e:	4688      	mov	r8, r1
 810b580:	bfbc      	itt	lt
 810b582:	46a0      	movlt	r8, r4
 810b584:	461c      	movlt	r4, r3
 810b586:	f8d8 7010 	ldr.w	r7, [r8, #16]
 810b58a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 810b58e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810b592:	f8d8 1004 	ldr.w	r1, [r8, #4]
 810b596:	eb07 0609 	add.w	r6, r7, r9
 810b59a:	42b3      	cmp	r3, r6
 810b59c:	bfb8      	it	lt
 810b59e:	3101      	addlt	r1, #1
 810b5a0:	f7ff ff08 	bl	810b3b4 <_Balloc>
 810b5a4:	f100 0514 	add.w	r5, r0, #20
 810b5a8:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 810b5ac:	462b      	mov	r3, r5
 810b5ae:	2200      	movs	r2, #0
 810b5b0:	4573      	cmp	r3, lr
 810b5b2:	d316      	bcc.n	810b5e2 <__multiply+0x74>
 810b5b4:	f104 0214 	add.w	r2, r4, #20
 810b5b8:	f108 0114 	add.w	r1, r8, #20
 810b5bc:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 810b5c0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 810b5c4:	9300      	str	r3, [sp, #0]
 810b5c6:	9b00      	ldr	r3, [sp, #0]
 810b5c8:	9201      	str	r2, [sp, #4]
 810b5ca:	4293      	cmp	r3, r2
 810b5cc:	d80c      	bhi.n	810b5e8 <__multiply+0x7a>
 810b5ce:	2e00      	cmp	r6, #0
 810b5d0:	dd03      	ble.n	810b5da <__multiply+0x6c>
 810b5d2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 810b5d6:	2b00      	cmp	r3, #0
 810b5d8:	d05d      	beq.n	810b696 <__multiply+0x128>
 810b5da:	6106      	str	r6, [r0, #16]
 810b5dc:	b003      	add	sp, #12
 810b5de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b5e2:	f843 2b04 	str.w	r2, [r3], #4
 810b5e6:	e7e3      	b.n	810b5b0 <__multiply+0x42>
 810b5e8:	f8b2 b000 	ldrh.w	fp, [r2]
 810b5ec:	f1bb 0f00 	cmp.w	fp, #0
 810b5f0:	d023      	beq.n	810b63a <__multiply+0xcc>
 810b5f2:	4689      	mov	r9, r1
 810b5f4:	46ac      	mov	ip, r5
 810b5f6:	f04f 0800 	mov.w	r8, #0
 810b5fa:	f859 4b04 	ldr.w	r4, [r9], #4
 810b5fe:	f8dc a000 	ldr.w	sl, [ip]
 810b602:	b2a3      	uxth	r3, r4
 810b604:	fa1f fa8a 	uxth.w	sl, sl
 810b608:	fb0b a303 	mla	r3, fp, r3, sl
 810b60c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 810b610:	f8dc 4000 	ldr.w	r4, [ip]
 810b614:	4443      	add	r3, r8
 810b616:	ea4f 4814 	mov.w	r8, r4, lsr #16
 810b61a:	fb0b 840a 	mla	r4, fp, sl, r8
 810b61e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 810b622:	46e2      	mov	sl, ip
 810b624:	b29b      	uxth	r3, r3
 810b626:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 810b62a:	454f      	cmp	r7, r9
 810b62c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 810b630:	f84a 3b04 	str.w	r3, [sl], #4
 810b634:	d82b      	bhi.n	810b68e <__multiply+0x120>
 810b636:	f8cc 8004 	str.w	r8, [ip, #4]
 810b63a:	9b01      	ldr	r3, [sp, #4]
 810b63c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 810b640:	3204      	adds	r2, #4
 810b642:	f1ba 0f00 	cmp.w	sl, #0
 810b646:	d020      	beq.n	810b68a <__multiply+0x11c>
 810b648:	682b      	ldr	r3, [r5, #0]
 810b64a:	4689      	mov	r9, r1
 810b64c:	46a8      	mov	r8, r5
 810b64e:	f04f 0b00 	mov.w	fp, #0
 810b652:	f8b9 c000 	ldrh.w	ip, [r9]
 810b656:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 810b65a:	fb0a 440c 	mla	r4, sl, ip, r4
 810b65e:	445c      	add	r4, fp
 810b660:	46c4      	mov	ip, r8
 810b662:	b29b      	uxth	r3, r3
 810b664:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 810b668:	f84c 3b04 	str.w	r3, [ip], #4
 810b66c:	f859 3b04 	ldr.w	r3, [r9], #4
 810b670:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 810b674:	0c1b      	lsrs	r3, r3, #16
 810b676:	fb0a b303 	mla	r3, sl, r3, fp
 810b67a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 810b67e:	454f      	cmp	r7, r9
 810b680:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 810b684:	d805      	bhi.n	810b692 <__multiply+0x124>
 810b686:	f8c8 3004 	str.w	r3, [r8, #4]
 810b68a:	3504      	adds	r5, #4
 810b68c:	e79b      	b.n	810b5c6 <__multiply+0x58>
 810b68e:	46d4      	mov	ip, sl
 810b690:	e7b3      	b.n	810b5fa <__multiply+0x8c>
 810b692:	46e0      	mov	r8, ip
 810b694:	e7dd      	b.n	810b652 <__multiply+0xe4>
 810b696:	3e01      	subs	r6, #1
 810b698:	e799      	b.n	810b5ce <__multiply+0x60>
	...

0810b69c <__pow5mult>:
 810b69c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810b6a0:	4615      	mov	r5, r2
 810b6a2:	f012 0203 	ands.w	r2, r2, #3
 810b6a6:	4606      	mov	r6, r0
 810b6a8:	460f      	mov	r7, r1
 810b6aa:	d007      	beq.n	810b6bc <__pow5mult+0x20>
 810b6ac:	3a01      	subs	r2, #1
 810b6ae:	4c21      	ldr	r4, [pc, #132]	; (810b734 <__pow5mult+0x98>)
 810b6b0:	2300      	movs	r3, #0
 810b6b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810b6b6:	f7ff fec8 	bl	810b44a <__multadd>
 810b6ba:	4607      	mov	r7, r0
 810b6bc:	10ad      	asrs	r5, r5, #2
 810b6be:	d035      	beq.n	810b72c <__pow5mult+0x90>
 810b6c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 810b6c2:	b93c      	cbnz	r4, 810b6d4 <__pow5mult+0x38>
 810b6c4:	2010      	movs	r0, #16
 810b6c6:	f7ff fe6d 	bl	810b3a4 <malloc>
 810b6ca:	6270      	str	r0, [r6, #36]	; 0x24
 810b6cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810b6d0:	6004      	str	r4, [r0, #0]
 810b6d2:	60c4      	str	r4, [r0, #12]
 810b6d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 810b6d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810b6dc:	b94c      	cbnz	r4, 810b6f2 <__pow5mult+0x56>
 810b6de:	f240 2171 	movw	r1, #625	; 0x271
 810b6e2:	4630      	mov	r0, r6
 810b6e4:	f7ff ff3a 	bl	810b55c <__i2b>
 810b6e8:	2300      	movs	r3, #0
 810b6ea:	f8c8 0008 	str.w	r0, [r8, #8]
 810b6ee:	4604      	mov	r4, r0
 810b6f0:	6003      	str	r3, [r0, #0]
 810b6f2:	f04f 0800 	mov.w	r8, #0
 810b6f6:	07eb      	lsls	r3, r5, #31
 810b6f8:	d50a      	bpl.n	810b710 <__pow5mult+0x74>
 810b6fa:	4639      	mov	r1, r7
 810b6fc:	4622      	mov	r2, r4
 810b6fe:	4630      	mov	r0, r6
 810b700:	f7ff ff35 	bl	810b56e <__multiply>
 810b704:	4639      	mov	r1, r7
 810b706:	4681      	mov	r9, r0
 810b708:	4630      	mov	r0, r6
 810b70a:	f7ff fe87 	bl	810b41c <_Bfree>
 810b70e:	464f      	mov	r7, r9
 810b710:	106d      	asrs	r5, r5, #1
 810b712:	d00b      	beq.n	810b72c <__pow5mult+0x90>
 810b714:	6820      	ldr	r0, [r4, #0]
 810b716:	b938      	cbnz	r0, 810b728 <__pow5mult+0x8c>
 810b718:	4622      	mov	r2, r4
 810b71a:	4621      	mov	r1, r4
 810b71c:	4630      	mov	r0, r6
 810b71e:	f7ff ff26 	bl	810b56e <__multiply>
 810b722:	6020      	str	r0, [r4, #0]
 810b724:	f8c0 8000 	str.w	r8, [r0]
 810b728:	4604      	mov	r4, r0
 810b72a:	e7e4      	b.n	810b6f6 <__pow5mult+0x5a>
 810b72c:	4638      	mov	r0, r7
 810b72e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810b732:	bf00      	nop
 810b734:	0810bd00 	.word	0x0810bd00

0810b738 <__lshift>:
 810b738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810b73c:	460c      	mov	r4, r1
 810b73e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810b742:	6923      	ldr	r3, [r4, #16]
 810b744:	6849      	ldr	r1, [r1, #4]
 810b746:	eb0a 0903 	add.w	r9, sl, r3
 810b74a:	68a3      	ldr	r3, [r4, #8]
 810b74c:	4607      	mov	r7, r0
 810b74e:	4616      	mov	r6, r2
 810b750:	f109 0501 	add.w	r5, r9, #1
 810b754:	42ab      	cmp	r3, r5
 810b756:	db32      	blt.n	810b7be <__lshift+0x86>
 810b758:	4638      	mov	r0, r7
 810b75a:	f7ff fe2b 	bl	810b3b4 <_Balloc>
 810b75e:	2300      	movs	r3, #0
 810b760:	4680      	mov	r8, r0
 810b762:	f100 0114 	add.w	r1, r0, #20
 810b766:	461a      	mov	r2, r3
 810b768:	4553      	cmp	r3, sl
 810b76a:	db2b      	blt.n	810b7c4 <__lshift+0x8c>
 810b76c:	6920      	ldr	r0, [r4, #16]
 810b76e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810b772:	f104 0314 	add.w	r3, r4, #20
 810b776:	f016 021f 	ands.w	r2, r6, #31
 810b77a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810b77e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 810b782:	d025      	beq.n	810b7d0 <__lshift+0x98>
 810b784:	f1c2 0e20 	rsb	lr, r2, #32
 810b788:	2000      	movs	r0, #0
 810b78a:	681e      	ldr	r6, [r3, #0]
 810b78c:	468a      	mov	sl, r1
 810b78e:	4096      	lsls	r6, r2
 810b790:	4330      	orrs	r0, r6
 810b792:	f84a 0b04 	str.w	r0, [sl], #4
 810b796:	f853 0b04 	ldr.w	r0, [r3], #4
 810b79a:	459c      	cmp	ip, r3
 810b79c:	fa20 f00e 	lsr.w	r0, r0, lr
 810b7a0:	d814      	bhi.n	810b7cc <__lshift+0x94>
 810b7a2:	6048      	str	r0, [r1, #4]
 810b7a4:	b108      	cbz	r0, 810b7aa <__lshift+0x72>
 810b7a6:	f109 0502 	add.w	r5, r9, #2
 810b7aa:	3d01      	subs	r5, #1
 810b7ac:	4638      	mov	r0, r7
 810b7ae:	f8c8 5010 	str.w	r5, [r8, #16]
 810b7b2:	4621      	mov	r1, r4
 810b7b4:	f7ff fe32 	bl	810b41c <_Bfree>
 810b7b8:	4640      	mov	r0, r8
 810b7ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810b7be:	3101      	adds	r1, #1
 810b7c0:	005b      	lsls	r3, r3, #1
 810b7c2:	e7c7      	b.n	810b754 <__lshift+0x1c>
 810b7c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 810b7c8:	3301      	adds	r3, #1
 810b7ca:	e7cd      	b.n	810b768 <__lshift+0x30>
 810b7cc:	4651      	mov	r1, sl
 810b7ce:	e7dc      	b.n	810b78a <__lshift+0x52>
 810b7d0:	3904      	subs	r1, #4
 810b7d2:	f853 2b04 	ldr.w	r2, [r3], #4
 810b7d6:	f841 2f04 	str.w	r2, [r1, #4]!
 810b7da:	459c      	cmp	ip, r3
 810b7dc:	d8f9      	bhi.n	810b7d2 <__lshift+0x9a>
 810b7de:	e7e4      	b.n	810b7aa <__lshift+0x72>

0810b7e0 <__mcmp>:
 810b7e0:	6903      	ldr	r3, [r0, #16]
 810b7e2:	690a      	ldr	r2, [r1, #16]
 810b7e4:	1a9b      	subs	r3, r3, r2
 810b7e6:	b530      	push	{r4, r5, lr}
 810b7e8:	d10c      	bne.n	810b804 <__mcmp+0x24>
 810b7ea:	0092      	lsls	r2, r2, #2
 810b7ec:	3014      	adds	r0, #20
 810b7ee:	3114      	adds	r1, #20
 810b7f0:	1884      	adds	r4, r0, r2
 810b7f2:	4411      	add	r1, r2
 810b7f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 810b7f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 810b7fc:	4295      	cmp	r5, r2
 810b7fe:	d003      	beq.n	810b808 <__mcmp+0x28>
 810b800:	d305      	bcc.n	810b80e <__mcmp+0x2e>
 810b802:	2301      	movs	r3, #1
 810b804:	4618      	mov	r0, r3
 810b806:	bd30      	pop	{r4, r5, pc}
 810b808:	42a0      	cmp	r0, r4
 810b80a:	d3f3      	bcc.n	810b7f4 <__mcmp+0x14>
 810b80c:	e7fa      	b.n	810b804 <__mcmp+0x24>
 810b80e:	f04f 33ff 	mov.w	r3, #4294967295
 810b812:	e7f7      	b.n	810b804 <__mcmp+0x24>

0810b814 <__mdiff>:
 810b814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810b818:	460d      	mov	r5, r1
 810b81a:	4607      	mov	r7, r0
 810b81c:	4611      	mov	r1, r2
 810b81e:	4628      	mov	r0, r5
 810b820:	4614      	mov	r4, r2
 810b822:	f7ff ffdd 	bl	810b7e0 <__mcmp>
 810b826:	1e06      	subs	r6, r0, #0
 810b828:	d108      	bne.n	810b83c <__mdiff+0x28>
 810b82a:	4631      	mov	r1, r6
 810b82c:	4638      	mov	r0, r7
 810b82e:	f7ff fdc1 	bl	810b3b4 <_Balloc>
 810b832:	2301      	movs	r3, #1
 810b834:	e9c0 3604 	strd	r3, r6, [r0, #16]
 810b838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810b83c:	bfa4      	itt	ge
 810b83e:	4623      	movge	r3, r4
 810b840:	462c      	movge	r4, r5
 810b842:	4638      	mov	r0, r7
 810b844:	6861      	ldr	r1, [r4, #4]
 810b846:	bfa6      	itte	ge
 810b848:	461d      	movge	r5, r3
 810b84a:	2600      	movge	r6, #0
 810b84c:	2601      	movlt	r6, #1
 810b84e:	f7ff fdb1 	bl	810b3b4 <_Balloc>
 810b852:	692b      	ldr	r3, [r5, #16]
 810b854:	60c6      	str	r6, [r0, #12]
 810b856:	6926      	ldr	r6, [r4, #16]
 810b858:	f105 0914 	add.w	r9, r5, #20
 810b85c:	f104 0214 	add.w	r2, r4, #20
 810b860:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 810b864:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 810b868:	f100 0514 	add.w	r5, r0, #20
 810b86c:	f04f 0e00 	mov.w	lr, #0
 810b870:	f852 ab04 	ldr.w	sl, [r2], #4
 810b874:	f859 4b04 	ldr.w	r4, [r9], #4
 810b878:	fa1e f18a 	uxtah	r1, lr, sl
 810b87c:	b2a3      	uxth	r3, r4
 810b87e:	1ac9      	subs	r1, r1, r3
 810b880:	0c23      	lsrs	r3, r4, #16
 810b882:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 810b886:	eb03 4321 	add.w	r3, r3, r1, asr #16
 810b88a:	b289      	uxth	r1, r1
 810b88c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 810b890:	45c8      	cmp	r8, r9
 810b892:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 810b896:	4694      	mov	ip, r2
 810b898:	f845 3b04 	str.w	r3, [r5], #4
 810b89c:	d8e8      	bhi.n	810b870 <__mdiff+0x5c>
 810b89e:	45bc      	cmp	ip, r7
 810b8a0:	d304      	bcc.n	810b8ac <__mdiff+0x98>
 810b8a2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 810b8a6:	b183      	cbz	r3, 810b8ca <__mdiff+0xb6>
 810b8a8:	6106      	str	r6, [r0, #16]
 810b8aa:	e7c5      	b.n	810b838 <__mdiff+0x24>
 810b8ac:	f85c 1b04 	ldr.w	r1, [ip], #4
 810b8b0:	fa1e f381 	uxtah	r3, lr, r1
 810b8b4:	141a      	asrs	r2, r3, #16
 810b8b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 810b8ba:	b29b      	uxth	r3, r3
 810b8bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810b8c0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 810b8c4:	f845 3b04 	str.w	r3, [r5], #4
 810b8c8:	e7e9      	b.n	810b89e <__mdiff+0x8a>
 810b8ca:	3e01      	subs	r6, #1
 810b8cc:	e7e9      	b.n	810b8a2 <__mdiff+0x8e>

0810b8ce <__d2b>:
 810b8ce:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810b8d2:	460e      	mov	r6, r1
 810b8d4:	2101      	movs	r1, #1
 810b8d6:	ec59 8b10 	vmov	r8, r9, d0
 810b8da:	4615      	mov	r5, r2
 810b8dc:	f7ff fd6a 	bl	810b3b4 <_Balloc>
 810b8e0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 810b8e4:	4607      	mov	r7, r0
 810b8e6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810b8ea:	bb34      	cbnz	r4, 810b93a <__d2b+0x6c>
 810b8ec:	9301      	str	r3, [sp, #4]
 810b8ee:	f1b8 0300 	subs.w	r3, r8, #0
 810b8f2:	d027      	beq.n	810b944 <__d2b+0x76>
 810b8f4:	a802      	add	r0, sp, #8
 810b8f6:	f840 3d08 	str.w	r3, [r0, #-8]!
 810b8fa:	f7ff fe00 	bl	810b4fe <__lo0bits>
 810b8fe:	9900      	ldr	r1, [sp, #0]
 810b900:	b1f0      	cbz	r0, 810b940 <__d2b+0x72>
 810b902:	9a01      	ldr	r2, [sp, #4]
 810b904:	f1c0 0320 	rsb	r3, r0, #32
 810b908:	fa02 f303 	lsl.w	r3, r2, r3
 810b90c:	430b      	orrs	r3, r1
 810b90e:	40c2      	lsrs	r2, r0
 810b910:	617b      	str	r3, [r7, #20]
 810b912:	9201      	str	r2, [sp, #4]
 810b914:	9b01      	ldr	r3, [sp, #4]
 810b916:	61bb      	str	r3, [r7, #24]
 810b918:	2b00      	cmp	r3, #0
 810b91a:	bf14      	ite	ne
 810b91c:	2102      	movne	r1, #2
 810b91e:	2101      	moveq	r1, #1
 810b920:	6139      	str	r1, [r7, #16]
 810b922:	b1c4      	cbz	r4, 810b956 <__d2b+0x88>
 810b924:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 810b928:	4404      	add	r4, r0
 810b92a:	6034      	str	r4, [r6, #0]
 810b92c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 810b930:	6028      	str	r0, [r5, #0]
 810b932:	4638      	mov	r0, r7
 810b934:	b003      	add	sp, #12
 810b936:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810b93a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810b93e:	e7d5      	b.n	810b8ec <__d2b+0x1e>
 810b940:	6179      	str	r1, [r7, #20]
 810b942:	e7e7      	b.n	810b914 <__d2b+0x46>
 810b944:	a801      	add	r0, sp, #4
 810b946:	f7ff fdda 	bl	810b4fe <__lo0bits>
 810b94a:	9b01      	ldr	r3, [sp, #4]
 810b94c:	617b      	str	r3, [r7, #20]
 810b94e:	2101      	movs	r1, #1
 810b950:	6139      	str	r1, [r7, #16]
 810b952:	3020      	adds	r0, #32
 810b954:	e7e5      	b.n	810b922 <__d2b+0x54>
 810b956:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 810b95a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 810b95e:	6030      	str	r0, [r6, #0]
 810b960:	6918      	ldr	r0, [r3, #16]
 810b962:	f7ff fdad 	bl	810b4c0 <__hi0bits>
 810b966:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 810b96a:	e7e1      	b.n	810b930 <__d2b+0x62>

0810b96c <_calloc_r>:
 810b96c:	b538      	push	{r3, r4, r5, lr}
 810b96e:	fb02 f401 	mul.w	r4, r2, r1
 810b972:	4621      	mov	r1, r4
 810b974:	f000 f808 	bl	810b988 <_malloc_r>
 810b978:	4605      	mov	r5, r0
 810b97a:	b118      	cbz	r0, 810b984 <_calloc_r+0x18>
 810b97c:	4622      	mov	r2, r4
 810b97e:	2100      	movs	r1, #0
 810b980:	f7fe fb6b 	bl	810a05a <memset>
 810b984:	4628      	mov	r0, r5
 810b986:	bd38      	pop	{r3, r4, r5, pc}

0810b988 <_malloc_r>:
 810b988:	b570      	push	{r4, r5, r6, lr}
 810b98a:	1ccd      	adds	r5, r1, #3
 810b98c:	f025 0503 	bic.w	r5, r5, #3
 810b990:	3508      	adds	r5, #8
 810b992:	2d0c      	cmp	r5, #12
 810b994:	bf38      	it	cc
 810b996:	250c      	movcc	r5, #12
 810b998:	2d00      	cmp	r5, #0
 810b99a:	4606      	mov	r6, r0
 810b99c:	db01      	blt.n	810b9a2 <_malloc_r+0x1a>
 810b99e:	42a9      	cmp	r1, r5
 810b9a0:	d903      	bls.n	810b9aa <_malloc_r+0x22>
 810b9a2:	230c      	movs	r3, #12
 810b9a4:	6033      	str	r3, [r6, #0]
 810b9a6:	2000      	movs	r0, #0
 810b9a8:	bd70      	pop	{r4, r5, r6, pc}
 810b9aa:	f000 f869 	bl	810ba80 <__malloc_lock>
 810b9ae:	4a21      	ldr	r2, [pc, #132]	; (810ba34 <_malloc_r+0xac>)
 810b9b0:	6814      	ldr	r4, [r2, #0]
 810b9b2:	4621      	mov	r1, r4
 810b9b4:	b991      	cbnz	r1, 810b9dc <_malloc_r+0x54>
 810b9b6:	4c20      	ldr	r4, [pc, #128]	; (810ba38 <_malloc_r+0xb0>)
 810b9b8:	6823      	ldr	r3, [r4, #0]
 810b9ba:	b91b      	cbnz	r3, 810b9c4 <_malloc_r+0x3c>
 810b9bc:	4630      	mov	r0, r6
 810b9be:	f000 f83d 	bl	810ba3c <_sbrk_r>
 810b9c2:	6020      	str	r0, [r4, #0]
 810b9c4:	4629      	mov	r1, r5
 810b9c6:	4630      	mov	r0, r6
 810b9c8:	f000 f838 	bl	810ba3c <_sbrk_r>
 810b9cc:	1c43      	adds	r3, r0, #1
 810b9ce:	d124      	bne.n	810ba1a <_malloc_r+0x92>
 810b9d0:	230c      	movs	r3, #12
 810b9d2:	6033      	str	r3, [r6, #0]
 810b9d4:	4630      	mov	r0, r6
 810b9d6:	f000 f854 	bl	810ba82 <__malloc_unlock>
 810b9da:	e7e4      	b.n	810b9a6 <_malloc_r+0x1e>
 810b9dc:	680b      	ldr	r3, [r1, #0]
 810b9de:	1b5b      	subs	r3, r3, r5
 810b9e0:	d418      	bmi.n	810ba14 <_malloc_r+0x8c>
 810b9e2:	2b0b      	cmp	r3, #11
 810b9e4:	d90f      	bls.n	810ba06 <_malloc_r+0x7e>
 810b9e6:	600b      	str	r3, [r1, #0]
 810b9e8:	50cd      	str	r5, [r1, r3]
 810b9ea:	18cc      	adds	r4, r1, r3
 810b9ec:	4630      	mov	r0, r6
 810b9ee:	f000 f848 	bl	810ba82 <__malloc_unlock>
 810b9f2:	f104 000b 	add.w	r0, r4, #11
 810b9f6:	1d23      	adds	r3, r4, #4
 810b9f8:	f020 0007 	bic.w	r0, r0, #7
 810b9fc:	1ac3      	subs	r3, r0, r3
 810b9fe:	d0d3      	beq.n	810b9a8 <_malloc_r+0x20>
 810ba00:	425a      	negs	r2, r3
 810ba02:	50e2      	str	r2, [r4, r3]
 810ba04:	e7d0      	b.n	810b9a8 <_malloc_r+0x20>
 810ba06:	428c      	cmp	r4, r1
 810ba08:	684b      	ldr	r3, [r1, #4]
 810ba0a:	bf16      	itet	ne
 810ba0c:	6063      	strne	r3, [r4, #4]
 810ba0e:	6013      	streq	r3, [r2, #0]
 810ba10:	460c      	movne	r4, r1
 810ba12:	e7eb      	b.n	810b9ec <_malloc_r+0x64>
 810ba14:	460c      	mov	r4, r1
 810ba16:	6849      	ldr	r1, [r1, #4]
 810ba18:	e7cc      	b.n	810b9b4 <_malloc_r+0x2c>
 810ba1a:	1cc4      	adds	r4, r0, #3
 810ba1c:	f024 0403 	bic.w	r4, r4, #3
 810ba20:	42a0      	cmp	r0, r4
 810ba22:	d005      	beq.n	810ba30 <_malloc_r+0xa8>
 810ba24:	1a21      	subs	r1, r4, r0
 810ba26:	4630      	mov	r0, r6
 810ba28:	f000 f808 	bl	810ba3c <_sbrk_r>
 810ba2c:	3001      	adds	r0, #1
 810ba2e:	d0cf      	beq.n	810b9d0 <_malloc_r+0x48>
 810ba30:	6025      	str	r5, [r4, #0]
 810ba32:	e7db      	b.n	810b9ec <_malloc_r+0x64>
 810ba34:	10004b2c 	.word	0x10004b2c
 810ba38:	10004b30 	.word	0x10004b30

0810ba3c <_sbrk_r>:
 810ba3c:	b538      	push	{r3, r4, r5, lr}
 810ba3e:	4c06      	ldr	r4, [pc, #24]	; (810ba58 <_sbrk_r+0x1c>)
 810ba40:	2300      	movs	r3, #0
 810ba42:	4605      	mov	r5, r0
 810ba44:	4608      	mov	r0, r1
 810ba46:	6023      	str	r3, [r4, #0]
 810ba48:	f7f5 fffa 	bl	8101a40 <_sbrk>
 810ba4c:	1c43      	adds	r3, r0, #1
 810ba4e:	d102      	bne.n	810ba56 <_sbrk_r+0x1a>
 810ba50:	6823      	ldr	r3, [r4, #0]
 810ba52:	b103      	cbz	r3, 810ba56 <_sbrk_r+0x1a>
 810ba54:	602b      	str	r3, [r5, #0]
 810ba56:	bd38      	pop	{r3, r4, r5, pc}
 810ba58:	100054f8 	.word	0x100054f8

0810ba5c <__ascii_mbtowc>:
 810ba5c:	b082      	sub	sp, #8
 810ba5e:	b901      	cbnz	r1, 810ba62 <__ascii_mbtowc+0x6>
 810ba60:	a901      	add	r1, sp, #4
 810ba62:	b142      	cbz	r2, 810ba76 <__ascii_mbtowc+0x1a>
 810ba64:	b14b      	cbz	r3, 810ba7a <__ascii_mbtowc+0x1e>
 810ba66:	7813      	ldrb	r3, [r2, #0]
 810ba68:	600b      	str	r3, [r1, #0]
 810ba6a:	7812      	ldrb	r2, [r2, #0]
 810ba6c:	1c10      	adds	r0, r2, #0
 810ba6e:	bf18      	it	ne
 810ba70:	2001      	movne	r0, #1
 810ba72:	b002      	add	sp, #8
 810ba74:	4770      	bx	lr
 810ba76:	4610      	mov	r0, r2
 810ba78:	e7fb      	b.n	810ba72 <__ascii_mbtowc+0x16>
 810ba7a:	f06f 0001 	mvn.w	r0, #1
 810ba7e:	e7f8      	b.n	810ba72 <__ascii_mbtowc+0x16>

0810ba80 <__malloc_lock>:
 810ba80:	4770      	bx	lr

0810ba82 <__malloc_unlock>:
 810ba82:	4770      	bx	lr

0810ba84 <__ascii_wctomb>:
 810ba84:	b149      	cbz	r1, 810ba9a <__ascii_wctomb+0x16>
 810ba86:	2aff      	cmp	r2, #255	; 0xff
 810ba88:	bf85      	ittet	hi
 810ba8a:	238a      	movhi	r3, #138	; 0x8a
 810ba8c:	6003      	strhi	r3, [r0, #0]
 810ba8e:	700a      	strbls	r2, [r1, #0]
 810ba90:	f04f 30ff 	movhi.w	r0, #4294967295
 810ba94:	bf98      	it	ls
 810ba96:	2001      	movls	r0, #1
 810ba98:	4770      	bx	lr
 810ba9a:	4608      	mov	r0, r1
 810ba9c:	4770      	bx	lr
	...

0810baa0 <_init>:
 810baa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810baa2:	bf00      	nop
 810baa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810baa6:	bc08      	pop	{r3}
 810baa8:	469e      	mov	lr, r3
 810baaa:	4770      	bx	lr

0810baac <_fini>:
 810baac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810baae:	bf00      	nop
 810bab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810bab2:	bc08      	pop	{r3}
 810bab4:	469e      	mov	lr, r3
 810bab6:	4770      	bx	lr
