
obstacle-avoiding-bot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fd8  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080031b0  080031b0  000131b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031c0  080031c0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080031c0  080031c0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080031c0  080031c0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031c0  080031c0  000131c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031c4  080031c4  000131c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080031c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  2000000c  080031d4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000d4  080031d4  000200d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c7b4  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001aa8  00000000  00000000  0002c7f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c50  00000000  00000000  0002e298  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b68  00000000  00000000  0002eee8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024760  00000000  00000000  0002fa50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a519  00000000  00000000  000541b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ee59a  00000000  00000000  0005e6c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014cc63  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032a0  00000000  00000000  0014cce0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003198 	.word	0x08003198

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08003198 	.word	0x08003198

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 fb2f 	bl	800087e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f86e 	bl	8000300 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000224:	f000 f994 	bl	8000550 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000228:	f000 f8b6 	bl	8000398 <MX_TIM1_Init>
  MX_TIM4_Init();
 800022c:	f000 f91e 	bl	800046c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);	// start timer1
 8000230:	482f      	ldr	r0, [pc, #188]	; (80002f0 <main+0xd8>)
 8000232:	f001 fc69 	bl	8001b08 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);	// start input capture timer1
 8000236:	2100      	movs	r1, #0
 8000238:	482e      	ldr	r0, [pc, #184]	; (80002f4 <main+0xdc>)
 800023a:	f001 fd37 	bl	8001cac <HAL_TIM_IC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  distance = getDistance();	//get distance read from HC-SR04
 800023e:	f002 feeb 	bl	8003018 <getDistance>
 8000242:	eef0 7a40 	vmov.f32	s15, s0
 8000246:	4b2c      	ldr	r3, [pc, #176]	; (80002f8 <main+0xe0>)
 8000248:	edc3 7a00 	vstr	s15, [r3]

	  if(distance < 10)
 800024c:	4b2a      	ldr	r3, [pc, #168]	; (80002f8 <main+0xe0>)
 800024e:	edd3 7a00 	vldr	s15, [r3]
 8000252:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000256:	eef4 7ac7 	vcmpe.f32	s15, s14
 800025a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800025e:	d513      	bpl.n	8000288 <main+0x70>
	  {
		  RGB_SET(1,0,0);
 8000260:	2200      	movs	r2, #0
 8000262:	2100      	movs	r1, #0
 8000264:	2001      	movs	r0, #1
 8000266:	f002 fdfd 	bl	8002e64 <RGB_SET>

		  // Set motor speeds to 0 for 0.5 seconds
		  setMotorDirection(LOW_STOP);
 800026a:	2005      	movs	r0, #5
 800026c:	f002 fe1c 	bl	8002ea8 <setMotorDirection>
		  HAL_Delay(500);
 8000270:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000274:	f000 fb74 	bl	8000960 <HAL_Delay>

		  // Set motor direction to reverse for 1.5 seconds
		  setMotorDirection(REVERSE);
 8000278:	2002      	movs	r0, #2
 800027a:	f002 fe15 	bl	8002ea8 <setMotorDirection>
		  HAL_Delay(1500);
 800027e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000282:	f000 fb6d 	bl	8000960 <HAL_Delay>
 8000286:	e02e      	b.n	80002e6 <main+0xce>

		  // Set motor direction to LEFT

		  // Set motor speed to 40 for 2 seconds
	  }
	  else if(distance >= 10 && distance < 50)
 8000288:	4b1b      	ldr	r3, [pc, #108]	; (80002f8 <main+0xe0>)
 800028a:	edd3 7a00 	vldr	s15, [r3]
 800028e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000292:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800029a:	db12      	blt.n	80002c2 <main+0xaa>
 800029c:	4b16      	ldr	r3, [pc, #88]	; (80002f8 <main+0xe0>)
 800029e:	edd3 7a00 	vldr	s15, [r3]
 80002a2:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80002fc <main+0xe4>
 80002a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80002aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80002ae:	d508      	bpl.n	80002c2 <main+0xaa>
	  {
		  RGB_SET(0,0,1);
 80002b0:	2201      	movs	r2, #1
 80002b2:	2100      	movs	r1, #0
 80002b4:	2000      	movs	r0, #0
 80002b6:	f002 fdd5 	bl	8002e64 <RGB_SET>

		  // Set motor direction to forward
		  setMotorDirection(FORWARD);
 80002ba:	2001      	movs	r0, #1
 80002bc:	f002 fdf4 	bl	8002ea8 <setMotorDirection>
 80002c0:	e011      	b.n	80002e6 <main+0xce>

		  // Set motor speed to 60
	  }
	  else if(distance >= 50)
 80002c2:	4b0d      	ldr	r3, [pc, #52]	; (80002f8 <main+0xe0>)
 80002c4:	edd3 7a00 	vldr	s15, [r3]
 80002c8:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80002fc <main+0xe4>
 80002cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80002d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80002d4:	db07      	blt.n	80002e6 <main+0xce>
	  {
		  RGB_SET(0,1,0);
 80002d6:	2200      	movs	r2, #0
 80002d8:	2101      	movs	r1, #1
 80002da:	2000      	movs	r0, #0
 80002dc:	f002 fdc2 	bl	8002e64 <RGB_SET>

		  // Set motor direction to forward
		  setMotorDirection(FORWARD);
 80002e0:	2001      	movs	r0, #1
 80002e2:	f002 fde1 	bl	8002ea8 <setMotorDirection>

	  }

	  HAL_Delay(100);	// delay before getting next distance value
 80002e6:	2064      	movs	r0, #100	; 0x64
 80002e8:	f000 fb3a 	bl	8000960 <HAL_Delay>
	  distance = getDistance();	//get distance read from HC-SR04
 80002ec:	e7a7      	b.n	800023e <main+0x26>
 80002ee:	bf00      	nop
 80002f0:	2000007c 	.word	0x2000007c
 80002f4:	2000002c 	.word	0x2000002c
 80002f8:	20000078 	.word	0x20000078
 80002fc:	42480000 	.word	0x42480000

08000300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b094      	sub	sp, #80	; 0x50
 8000304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000306:	f107 0318 	add.w	r3, r7, #24
 800030a:	2238      	movs	r2, #56	; 0x38
 800030c:	2100      	movs	r1, #0
 800030e:	4618      	mov	r0, r3
 8000310:	f002 ff3a 	bl	8003188 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000314:	1d3b      	adds	r3, r7, #4
 8000316:	2200      	movs	r2, #0
 8000318:	601a      	str	r2, [r3, #0]
 800031a:	605a      	str	r2, [r3, #4]
 800031c:	609a      	str	r2, [r3, #8]
 800031e:	60da      	str	r2, [r3, #12]
 8000320:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000322:	2000      	movs	r0, #0
 8000324:	f000 fde8 	bl	8000ef8 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000328:	2302      	movs	r3, #2
 800032a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800032c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000330:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000332:	2340      	movs	r3, #64	; 0x40
 8000334:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000336:	2302      	movs	r3, #2
 8000338:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800033a:	2302      	movs	r3, #2
 800033c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800033e:	2304      	movs	r3, #4
 8000340:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000342:	2355      	movs	r3, #85	; 0x55
 8000344:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000346:	2302      	movs	r3, #2
 8000348:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800034a:	2302      	movs	r3, #2
 800034c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800034e:	2302      	movs	r3, #2
 8000350:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000352:	f107 0318 	add.w	r3, r7, #24
 8000356:	4618      	mov	r0, r3
 8000358:	f000 fe82 	bl	8001060 <HAL_RCC_OscConfig>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000362:	f000 f97f 	bl	8000664 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000366:	230f      	movs	r3, #15
 8000368:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800036a:	2303      	movs	r3, #3
 800036c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800036e:	2300      	movs	r3, #0
 8000370:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000372:	2300      	movs	r3, #0
 8000374:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000376:	2300      	movs	r3, #0
 8000378:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800037a:	1d3b      	adds	r3, r7, #4
 800037c:	2104      	movs	r1, #4
 800037e:	4618      	mov	r0, r3
 8000380:	f001 f986 	bl	8001690 <HAL_RCC_ClockConfig>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d001      	beq.n	800038e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800038a:	f000 f96b 	bl	8000664 <Error_Handler>
  }
}
 800038e:	bf00      	nop
 8000390:	3750      	adds	r7, #80	; 0x50
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
	...

08000398 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b094      	sub	sp, #80	; 0x50
 800039c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800039e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80003a2:	2200      	movs	r2, #0
 80003a4:	601a      	str	r2, [r3, #0]
 80003a6:	605a      	str	r2, [r3, #4]
 80003a8:	609a      	str	r2, [r3, #8]
 80003aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80003b0:	2200      	movs	r2, #0
 80003b2:	601a      	str	r2, [r3, #0]
 80003b4:	605a      	str	r2, [r3, #4]
 80003b6:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80003b8:	463b      	mov	r3, r7
 80003ba:	2234      	movs	r2, #52	; 0x34
 80003bc:	2100      	movs	r1, #0
 80003be:	4618      	mov	r0, r3
 80003c0:	f002 fee2 	bl	8003188 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80003c4:	4b27      	ldr	r3, [pc, #156]	; (8000464 <MX_TIM1_Init+0xcc>)
 80003c6:	4a28      	ldr	r2, [pc, #160]	; (8000468 <MX_TIM1_Init+0xd0>)
 80003c8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 170-1;
 80003ca:	4b26      	ldr	r3, [pc, #152]	; (8000464 <MX_TIM1_Init+0xcc>)
 80003cc:	22a9      	movs	r2, #169	; 0xa9
 80003ce:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003d0:	4b24      	ldr	r3, [pc, #144]	; (8000464 <MX_TIM1_Init+0xcc>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65534;
 80003d6:	4b23      	ldr	r3, [pc, #140]	; (8000464 <MX_TIM1_Init+0xcc>)
 80003d8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80003dc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003de:	4b21      	ldr	r3, [pc, #132]	; (8000464 <MX_TIM1_Init+0xcc>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80003e4:	4b1f      	ldr	r3, [pc, #124]	; (8000464 <MX_TIM1_Init+0xcc>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003ea:	4b1e      	ldr	r3, [pc, #120]	; (8000464 <MX_TIM1_Init+0xcc>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80003f0:	481c      	ldr	r0, [pc, #112]	; (8000464 <MX_TIM1_Init+0xcc>)
 80003f2:	f001 fb31 	bl	8001a58 <HAL_TIM_Base_Init>
 80003f6:	4603      	mov	r3, r0
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d001      	beq.n	8000400 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 80003fc:	f000 f932 	bl	8000664 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000400:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000404:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000406:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800040a:	4619      	mov	r1, r3
 800040c:	4815      	ldr	r0, [pc, #84]	; (8000464 <MX_TIM1_Init+0xcc>)
 800040e:	f001 ffab 	bl	8002368 <HAL_TIM_ConfigClockSource>
 8000412:	4603      	mov	r3, r0
 8000414:	2b00      	cmp	r3, #0
 8000416:	d001      	beq.n	800041c <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8000418:	f000 f924 	bl	8000664 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800041c:	2300      	movs	r3, #0
 800041e:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000420:	2300      	movs	r3, #0
 8000422:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000424:	2300      	movs	r3, #0
 8000426:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000428:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800042c:	4619      	mov	r1, r3
 800042e:	480d      	ldr	r0, [pc, #52]	; (8000464 <MX_TIM1_Init+0xcc>)
 8000430:	f002 fb8a 	bl	8002b48 <HAL_TIMEx_MasterConfigSynchronization>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800043a:	f000 f913 	bl	8000664 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800043e:	2300      	movs	r3, #0
 8000440:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000442:	2300      	movs	r3, #0
 8000444:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000446:	463b      	mov	r3, r7
 8000448:	4619      	mov	r1, r3
 800044a:	4806      	ldr	r0, [pc, #24]	; (8000464 <MX_TIM1_Init+0xcc>)
 800044c:	f002 fc12 	bl	8002c74 <HAL_TIMEx_ConfigBreakDeadTime>
 8000450:	4603      	mov	r3, r0
 8000452:	2b00      	cmp	r3, #0
 8000454:	d001      	beq.n	800045a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8000456:	f000 f905 	bl	8000664 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800045a:	bf00      	nop
 800045c:	3750      	adds	r7, #80	; 0x50
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	2000007c 	.word	0x2000007c
 8000468:	40012c00 	.word	0x40012c00

0800046c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b08c      	sub	sp, #48	; 0x30
 8000470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000472:	f107 0320 	add.w	r3, r7, #32
 8000476:	2200      	movs	r2, #0
 8000478:	601a      	str	r2, [r3, #0]
 800047a:	605a      	str	r2, [r3, #4]
 800047c:	609a      	str	r2, [r3, #8]
 800047e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000480:	f107 0314 	add.w	r3, r7, #20
 8000484:	2200      	movs	r2, #0
 8000486:	601a      	str	r2, [r3, #0]
 8000488:	605a      	str	r2, [r3, #4]
 800048a:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800048c:	1d3b      	adds	r3, r7, #4
 800048e:	2200      	movs	r2, #0
 8000490:	601a      	str	r2, [r3, #0]
 8000492:	605a      	str	r2, [r3, #4]
 8000494:	609a      	str	r2, [r3, #8]
 8000496:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000498:	4b2b      	ldr	r3, [pc, #172]	; (8000548 <MX_TIM4_Init+0xdc>)
 800049a:	4a2c      	ldr	r2, [pc, #176]	; (800054c <MX_TIM4_Init+0xe0>)
 800049c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 170-1;
 800049e:	4b2a      	ldr	r3, [pc, #168]	; (8000548 <MX_TIM4_Init+0xdc>)
 80004a0:	22a9      	movs	r2, #169	; 0xa9
 80004a2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004a4:	4b28      	ldr	r3, [pc, #160]	; (8000548 <MX_TIM4_Init+0xdc>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65534;
 80004aa:	4b27      	ldr	r3, [pc, #156]	; (8000548 <MX_TIM4_Init+0xdc>)
 80004ac:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80004b0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004b2:	4b25      	ldr	r3, [pc, #148]	; (8000548 <MX_TIM4_Init+0xdc>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004b8:	4b23      	ldr	r3, [pc, #140]	; (8000548 <MX_TIM4_Init+0xdc>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80004be:	4822      	ldr	r0, [pc, #136]	; (8000548 <MX_TIM4_Init+0xdc>)
 80004c0:	f001 faca 	bl	8001a58 <HAL_TIM_Base_Init>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 80004ca:	f000 f8cb 	bl	8000664 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004d2:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80004d4:	f107 0320 	add.w	r3, r7, #32
 80004d8:	4619      	mov	r1, r3
 80004da:	481b      	ldr	r0, [pc, #108]	; (8000548 <MX_TIM4_Init+0xdc>)
 80004dc:	f001 ff44 	bl	8002368 <HAL_TIM_ConfigClockSource>
 80004e0:	4603      	mov	r3, r0
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d001      	beq.n	80004ea <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80004e6:	f000 f8bd 	bl	8000664 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80004ea:	4817      	ldr	r0, [pc, #92]	; (8000548 <MX_TIM4_Init+0xdc>)
 80004ec:	f001 fb7c 	bl	8001be8 <HAL_TIM_IC_Init>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80004f6:	f000 f8b5 	bl	8000664 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004fa:	2300      	movs	r3, #0
 80004fc:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004fe:	2300      	movs	r3, #0
 8000500:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000502:	f107 0314 	add.w	r3, r7, #20
 8000506:	4619      	mov	r1, r3
 8000508:	480f      	ldr	r0, [pc, #60]	; (8000548 <MX_TIM4_Init+0xdc>)
 800050a:	f002 fb1d 	bl	8002b48 <HAL_TIMEx_MasterConfigSynchronization>
 800050e:	4603      	mov	r3, r0
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 8000514:	f000 f8a6 	bl	8000664 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000518:	2300      	movs	r3, #0
 800051a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800051c:	2301      	movs	r3, #1
 800051e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000520:	2300      	movs	r3, #0
 8000522:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000524:	2300      	movs	r3, #0
 8000526:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000528:	1d3b      	adds	r3, r7, #4
 800052a:	2200      	movs	r2, #0
 800052c:	4619      	mov	r1, r3
 800052e:	4806      	ldr	r0, [pc, #24]	; (8000548 <MX_TIM4_Init+0xdc>)
 8000530:	f001 fe85 	bl	800223e <HAL_TIM_IC_ConfigChannel>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d001      	beq.n	800053e <MX_TIM4_Init+0xd2>
  {
    Error_Handler();
 800053a:	f000 f893 	bl	8000664 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800053e:	bf00      	nop
 8000540:	3730      	adds	r7, #48	; 0x30
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}
 8000546:	bf00      	nop
 8000548:	2000002c 	.word	0x2000002c
 800054c:	40000800 	.word	0x40000800

08000550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b088      	sub	sp, #32
 8000554:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000556:	f107 030c 	add.w	r3, r7, #12
 800055a:	2200      	movs	r2, #0
 800055c:	601a      	str	r2, [r3, #0]
 800055e:	605a      	str	r2, [r3, #4]
 8000560:	609a      	str	r2, [r3, #8]
 8000562:	60da      	str	r2, [r3, #12]
 8000564:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000566:	4b30      	ldr	r3, [pc, #192]	; (8000628 <MX_GPIO_Init+0xd8>)
 8000568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800056a:	4a2f      	ldr	r2, [pc, #188]	; (8000628 <MX_GPIO_Init+0xd8>)
 800056c:	f043 0304 	orr.w	r3, r3, #4
 8000570:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000572:	4b2d      	ldr	r3, [pc, #180]	; (8000628 <MX_GPIO_Init+0xd8>)
 8000574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000576:	f003 0304 	and.w	r3, r3, #4
 800057a:	60bb      	str	r3, [r7, #8]
 800057c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800057e:	4b2a      	ldr	r3, [pc, #168]	; (8000628 <MX_GPIO_Init+0xd8>)
 8000580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000582:	4a29      	ldr	r2, [pc, #164]	; (8000628 <MX_GPIO_Init+0xd8>)
 8000584:	f043 0301 	orr.w	r3, r3, #1
 8000588:	64d3      	str	r3, [r2, #76]	; 0x4c
 800058a:	4b27      	ldr	r3, [pc, #156]	; (8000628 <MX_GPIO_Init+0xd8>)
 800058c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800058e:	f003 0301 	and.w	r3, r3, #1
 8000592:	607b      	str	r3, [r7, #4]
 8000594:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000596:	4b24      	ldr	r3, [pc, #144]	; (8000628 <MX_GPIO_Init+0xd8>)
 8000598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800059a:	4a23      	ldr	r2, [pc, #140]	; (8000628 <MX_GPIO_Init+0xd8>)
 800059c:	f043 0302 	orr.w	r3, r3, #2
 80005a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005a2:	4b21      	ldr	r3, [pc, #132]	; (8000628 <MX_GPIO_Init+0xd8>)
 80005a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005a6:	f003 0302 	and.w	r3, r3, #2
 80005aa:	603b      	str	r3, [r7, #0]
 80005ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_Pin|GREEN_Pin|BLUE_Pin|H_Bridge1_Control1_Pin
 80005ae:	2200      	movs	r2, #0
 80005b0:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 80005b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005b8:	f000 fc86 	bl	8000ec8 <HAL_GPIO_WritePin>
                          |trigPin_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, H_Bridge1_Control2_Pin|H_Bridge2_Control1_Pin|H_Bridge2_Control2_Pin, GPIO_PIN_RESET);
 80005bc:	2200      	movs	r2, #0
 80005be:	f44f 6186 	mov.w	r1, #1072	; 0x430
 80005c2:	481a      	ldr	r0, [pc, #104]	; (800062c <MX_GPIO_Init+0xdc>)
 80005c4:	f000 fc80 	bl	8000ec8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 80005c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005ce:	2300      	movs	r3, #0
 80005d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80005d2:	2302      	movs	r3, #2
 80005d4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80005d6:	f107 030c 	add.w	r3, r7, #12
 80005da:	4619      	mov	r1, r3
 80005dc:	4814      	ldr	r0, [pc, #80]	; (8000630 <MX_GPIO_Init+0xe0>)
 80005de:	f000 faf1 	bl	8000bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_Pin GREEN_Pin BLUE_Pin H_Bridge1_Control1_Pin
                           trigPin_Pin */
  GPIO_InitStruct.Pin = RED_Pin|GREEN_Pin|BLUE_Pin|H_Bridge1_Control1_Pin
 80005e2:	f44f 63bc 	mov.w	r3, #1504	; 0x5e0
 80005e6:	60fb      	str	r3, [r7, #12]
                          |trigPin_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e8:	2301      	movs	r3, #1
 80005ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ec:	2300      	movs	r3, #0
 80005ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f0:	2300      	movs	r3, #0
 80005f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f4:	f107 030c 	add.w	r3, r7, #12
 80005f8:	4619      	mov	r1, r3
 80005fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005fe:	f000 fae1 	bl	8000bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : H_Bridge1_Control2_Pin H_Bridge2_Control1_Pin H_Bridge2_Control2_Pin */
  GPIO_InitStruct.Pin = H_Bridge1_Control2_Pin|H_Bridge2_Control1_Pin|H_Bridge2_Control2_Pin;
 8000602:	f44f 6386 	mov.w	r3, #1072	; 0x430
 8000606:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000608:	2301      	movs	r3, #1
 800060a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060c:	2300      	movs	r3, #0
 800060e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000610:	2300      	movs	r3, #0
 8000612:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000614:	f107 030c 	add.w	r3, r7, #12
 8000618:	4619      	mov	r1, r3
 800061a:	4804      	ldr	r0, [pc, #16]	; (800062c <MX_GPIO_Init+0xdc>)
 800061c:	f000 fad2 	bl	8000bc4 <HAL_GPIO_Init>

}
 8000620:	bf00      	nop
 8000622:	3720      	adds	r7, #32
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	40021000 	.word	0x40021000
 800062c:	48000400 	.word	0x48000400
 8000630:	48000800 	.word	0x48000800

08000634 <delay_us>:

/* USER CODE BEGIN 4 */
void delay_us(uint16_t us)
{
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	80fb      	strh	r3, [r7, #6]
	// set the counter value to 0
	__HAL_TIM_SET_COUNTER(&htim1,0);
 800063e:	4b08      	ldr	r3, [pc, #32]	; (8000660 <delay_us+0x2c>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	2200      	movs	r2, #0
 8000644:	625a      	str	r2, [r3, #36]	; 0x24

	// wait for the counter to reach the us input in the parameter
	while(__HAL_TIM_GET_COUNTER(&htim1) < us);
 8000646:	bf00      	nop
 8000648:	4b05      	ldr	r3, [pc, #20]	; (8000660 <delay_us+0x2c>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800064e:	88fb      	ldrh	r3, [r7, #6]
 8000650:	429a      	cmp	r2, r3
 8000652:	d3f9      	bcc.n	8000648 <delay_us+0x14>
}
 8000654:	bf00      	nop
 8000656:	370c      	adds	r7, #12
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	2000007c 	.word	0x2000007c

08000664 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000668:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800066a:	e7fe      	b.n	800066a <Error_Handler+0x6>

0800066c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000672:	4b0f      	ldr	r3, [pc, #60]	; (80006b0 <HAL_MspInit+0x44>)
 8000674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000676:	4a0e      	ldr	r2, [pc, #56]	; (80006b0 <HAL_MspInit+0x44>)
 8000678:	f043 0301 	orr.w	r3, r3, #1
 800067c:	6613      	str	r3, [r2, #96]	; 0x60
 800067e:	4b0c      	ldr	r3, [pc, #48]	; (80006b0 <HAL_MspInit+0x44>)
 8000680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000682:	f003 0301 	and.w	r3, r3, #1
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800068a:	4b09      	ldr	r3, [pc, #36]	; (80006b0 <HAL_MspInit+0x44>)
 800068c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800068e:	4a08      	ldr	r2, [pc, #32]	; (80006b0 <HAL_MspInit+0x44>)
 8000690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000694:	6593      	str	r3, [r2, #88]	; 0x58
 8000696:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <HAL_MspInit+0x44>)
 8000698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800069a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800069e:	603b      	str	r3, [r7, #0]
 80006a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80006a2:	f000 fccd 	bl	8001040 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006a6:	bf00      	nop
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40021000 	.word	0x40021000

080006b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b08a      	sub	sp, #40	; 0x28
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006bc:	f107 0314 	add.w	r3, r7, #20
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
 80006c4:	605a      	str	r2, [r3, #4]
 80006c6:	609a      	str	r2, [r3, #8]
 80006c8:	60da      	str	r2, [r3, #12]
 80006ca:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a29      	ldr	r2, [pc, #164]	; (8000778 <HAL_TIM_Base_MspInit+0xc4>)
 80006d2:	4293      	cmp	r3, r2
 80006d4:	d114      	bne.n	8000700 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80006d6:	4b29      	ldr	r3, [pc, #164]	; (800077c <HAL_TIM_Base_MspInit+0xc8>)
 80006d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006da:	4a28      	ldr	r2, [pc, #160]	; (800077c <HAL_TIM_Base_MspInit+0xc8>)
 80006dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80006e0:	6613      	str	r3, [r2, #96]	; 0x60
 80006e2:	4b26      	ldr	r3, [pc, #152]	; (800077c <HAL_TIM_Base_MspInit+0xc8>)
 80006e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80006ea:	613b      	str	r3, [r7, #16]
 80006ec:	693b      	ldr	r3, [r7, #16]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80006ee:	2200      	movs	r2, #0
 80006f0:	2100      	movs	r1, #0
 80006f2:	201b      	movs	r0, #27
 80006f4:	f000 fa31 	bl	8000b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80006f8:	201b      	movs	r0, #27
 80006fa:	f000 fa48 	bl	8000b8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80006fe:	e036      	b.n	800076e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM4)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a1e      	ldr	r2, [pc, #120]	; (8000780 <HAL_TIM_Base_MspInit+0xcc>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d131      	bne.n	800076e <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800070a:	4b1c      	ldr	r3, [pc, #112]	; (800077c <HAL_TIM_Base_MspInit+0xc8>)
 800070c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800070e:	4a1b      	ldr	r2, [pc, #108]	; (800077c <HAL_TIM_Base_MspInit+0xc8>)
 8000710:	f043 0304 	orr.w	r3, r3, #4
 8000714:	6593      	str	r3, [r2, #88]	; 0x58
 8000716:	4b19      	ldr	r3, [pc, #100]	; (800077c <HAL_TIM_Base_MspInit+0xc8>)
 8000718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800071a:	f003 0304 	and.w	r3, r3, #4
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000722:	4b16      	ldr	r3, [pc, #88]	; (800077c <HAL_TIM_Base_MspInit+0xc8>)
 8000724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000726:	4a15      	ldr	r2, [pc, #84]	; (800077c <HAL_TIM_Base_MspInit+0xc8>)
 8000728:	f043 0301 	orr.w	r3, r3, #1
 800072c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800072e:	4b13      	ldr	r3, [pc, #76]	; (800077c <HAL_TIM_Base_MspInit+0xc8>)
 8000730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000732:	f003 0301 	and.w	r3, r3, #1
 8000736:	60bb      	str	r3, [r7, #8]
 8000738:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800073a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800073e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000740:	2302      	movs	r3, #2
 8000742:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000744:	2300      	movs	r3, #0
 8000746:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000748:	2300      	movs	r3, #0
 800074a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800074c:	230a      	movs	r3, #10
 800074e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000750:	f107 0314 	add.w	r3, r7, #20
 8000754:	4619      	mov	r1, r3
 8000756:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800075a:	f000 fa33 	bl	8000bc4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800075e:	2200      	movs	r2, #0
 8000760:	2100      	movs	r1, #0
 8000762:	201e      	movs	r0, #30
 8000764:	f000 f9f9 	bl	8000b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000768:	201e      	movs	r0, #30
 800076a:	f000 fa10 	bl	8000b8e <HAL_NVIC_EnableIRQ>
}
 800076e:	bf00      	nop
 8000770:	3728      	adds	r7, #40	; 0x28
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	40012c00 	.word	0x40012c00
 800077c:	40021000 	.word	0x40021000
 8000780:	40000800 	.word	0x40000800

08000784 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000788:	e7fe      	b.n	8000788 <NMI_Handler+0x4>

0800078a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800078a:	b480      	push	{r7}
 800078c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800078e:	e7fe      	b.n	800078e <HardFault_Handler+0x4>

08000790 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000794:	e7fe      	b.n	8000794 <MemManage_Handler+0x4>

08000796 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000796:	b480      	push	{r7}
 8000798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800079a:	e7fe      	b.n	800079a <BusFault_Handler+0x4>

0800079c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007a0:	e7fe      	b.n	80007a0 <UsageFault_Handler+0x4>

080007a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007a2:	b480      	push	{r7}
 80007a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007a6:	bf00      	nop
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr

080007b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr

080007be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007be:	b480      	push	{r7}
 80007c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007c2:	bf00      	nop
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr

080007cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007d0:	f000 f8a8 	bl	8000924 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}

080007d8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80007dc:	4802      	ldr	r0, [pc, #8]	; (80007e8 <TIM1_CC_IRQHandler+0x10>)
 80007de:	f001 fbaf 	bl	8001f40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80007e2:	bf00      	nop
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	2000007c 	.word	0x2000007c

080007ec <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80007f0:	4802      	ldr	r0, [pc, #8]	; (80007fc <TIM4_IRQHandler+0x10>)
 80007f2:	f001 fba5 	bl	8001f40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	2000002c 	.word	0x2000002c

08000800 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000804:	4b08      	ldr	r3, [pc, #32]	; (8000828 <SystemInit+0x28>)
 8000806:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800080a:	4a07      	ldr	r2, [pc, #28]	; (8000828 <SystemInit+0x28>)
 800080c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000810:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000814:	4b04      	ldr	r3, [pc, #16]	; (8000828 <SystemInit+0x28>)
 8000816:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800081a:	609a      	str	r2, [r3, #8]
#endif
}
 800081c:	bf00      	nop
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	e000ed00 	.word	0xe000ed00

0800082c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800082c:	480d      	ldr	r0, [pc, #52]	; (8000864 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800082e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000830:	480d      	ldr	r0, [pc, #52]	; (8000868 <LoopForever+0x6>)
  ldr r1, =_edata
 8000832:	490e      	ldr	r1, [pc, #56]	; (800086c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000834:	4a0e      	ldr	r2, [pc, #56]	; (8000870 <LoopForever+0xe>)
  movs r3, #0
 8000836:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000838:	e002      	b.n	8000840 <LoopCopyDataInit>

0800083a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800083a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800083c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800083e:	3304      	adds	r3, #4

08000840 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000840:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000842:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000844:	d3f9      	bcc.n	800083a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000846:	4a0b      	ldr	r2, [pc, #44]	; (8000874 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000848:	4c0b      	ldr	r4, [pc, #44]	; (8000878 <LoopForever+0x16>)
  movs r3, #0
 800084a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800084c:	e001      	b.n	8000852 <LoopFillZerobss>

0800084e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800084e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000850:	3204      	adds	r2, #4

08000852 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000852:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000854:	d3fb      	bcc.n	800084e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000856:	f7ff ffd3 	bl	8000800 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800085a:	f002 fc71 	bl	8003140 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800085e:	f7ff fcdb 	bl	8000218 <main>

08000862 <LoopForever>:

LoopForever:
    b LoopForever
 8000862:	e7fe      	b.n	8000862 <LoopForever>
  ldr   r0, =_estack
 8000864:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800086c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000870:	080031c8 	.word	0x080031c8
  ldr r2, =_sbss
 8000874:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000878:	200000d4 	.word	0x200000d4

0800087c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800087c:	e7fe      	b.n	800087c <ADC1_2_IRQHandler>

0800087e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800087e:	b580      	push	{r7, lr}
 8000880:	b082      	sub	sp, #8
 8000882:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000884:	2300      	movs	r3, #0
 8000886:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000888:	2003      	movs	r0, #3
 800088a:	f000 f95b 	bl	8000b44 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800088e:	2000      	movs	r0, #0
 8000890:	f000 f80e 	bl	80008b0 <HAL_InitTick>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d002      	beq.n	80008a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800089a:	2301      	movs	r3, #1
 800089c:	71fb      	strb	r3, [r7, #7]
 800089e:	e001      	b.n	80008a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80008a0:	f7ff fee4 	bl	800066c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80008a4:	79fb      	ldrb	r3, [r7, #7]

}
 80008a6:	4618      	mov	r0, r3
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
	...

080008b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b084      	sub	sp, #16
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80008b8:	2300      	movs	r3, #0
 80008ba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80008bc:	4b16      	ldr	r3, [pc, #88]	; (8000918 <HAL_InitTick+0x68>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d022      	beq.n	800090a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80008c4:	4b15      	ldr	r3, [pc, #84]	; (800091c <HAL_InitTick+0x6c>)
 80008c6:	681a      	ldr	r2, [r3, #0]
 80008c8:	4b13      	ldr	r3, [pc, #76]	; (8000918 <HAL_InitTick+0x68>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80008d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80008d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80008d8:	4618      	mov	r0, r3
 80008da:	f000 f966 	bl	8000baa <HAL_SYSTICK_Config>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d10f      	bne.n	8000904 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	2b0f      	cmp	r3, #15
 80008e8:	d809      	bhi.n	80008fe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008ea:	2200      	movs	r2, #0
 80008ec:	6879      	ldr	r1, [r7, #4]
 80008ee:	f04f 30ff 	mov.w	r0, #4294967295
 80008f2:	f000 f932 	bl	8000b5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008f6:	4a0a      	ldr	r2, [pc, #40]	; (8000920 <HAL_InitTick+0x70>)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	6013      	str	r3, [r2, #0]
 80008fc:	e007      	b.n	800090e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80008fe:	2301      	movs	r3, #1
 8000900:	73fb      	strb	r3, [r7, #15]
 8000902:	e004      	b.n	800090e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000904:	2301      	movs	r3, #1
 8000906:	73fb      	strb	r3, [r7, #15]
 8000908:	e001      	b.n	800090e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800090a:	2301      	movs	r3, #1
 800090c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800090e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000910:	4618      	mov	r0, r3
 8000912:	3710      	adds	r7, #16
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	20000008 	.word	0x20000008
 800091c:	20000000 	.word	0x20000000
 8000920:	20000004 	.word	0x20000004

08000924 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000928:	4b05      	ldr	r3, [pc, #20]	; (8000940 <HAL_IncTick+0x1c>)
 800092a:	681a      	ldr	r2, [r3, #0]
 800092c:	4b05      	ldr	r3, [pc, #20]	; (8000944 <HAL_IncTick+0x20>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4413      	add	r3, r2
 8000932:	4a03      	ldr	r2, [pc, #12]	; (8000940 <HAL_IncTick+0x1c>)
 8000934:	6013      	str	r3, [r2, #0]
}
 8000936:	bf00      	nop
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr
 8000940:	200000c8 	.word	0x200000c8
 8000944:	20000008 	.word	0x20000008

08000948 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  return uwTick;
 800094c:	4b03      	ldr	r3, [pc, #12]	; (800095c <HAL_GetTick+0x14>)
 800094e:	681b      	ldr	r3, [r3, #0]
}
 8000950:	4618      	mov	r0, r3
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	200000c8 	.word	0x200000c8

08000960 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000968:	f7ff ffee 	bl	8000948 <HAL_GetTick>
 800096c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000978:	d004      	beq.n	8000984 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800097a:	4b09      	ldr	r3, [pc, #36]	; (80009a0 <HAL_Delay+0x40>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	68fa      	ldr	r2, [r7, #12]
 8000980:	4413      	add	r3, r2
 8000982:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000984:	bf00      	nop
 8000986:	f7ff ffdf 	bl	8000948 <HAL_GetTick>
 800098a:	4602      	mov	r2, r0
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	1ad3      	subs	r3, r2, r3
 8000990:	68fa      	ldr	r2, [r7, #12]
 8000992:	429a      	cmp	r2, r3
 8000994:	d8f7      	bhi.n	8000986 <HAL_Delay+0x26>
  {
  }
}
 8000996:	bf00      	nop
 8000998:	3710      	adds	r7, #16
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	20000008 	.word	0x20000008

080009a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b085      	sub	sp, #20
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	f003 0307 	and.w	r3, r3, #7
 80009b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009b4:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <__NVIC_SetPriorityGrouping+0x44>)
 80009b6:	68db      	ldr	r3, [r3, #12]
 80009b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009ba:	68ba      	ldr	r2, [r7, #8]
 80009bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009c0:	4013      	ands	r3, r2
 80009c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009d6:	4a04      	ldr	r2, [pc, #16]	; (80009e8 <__NVIC_SetPriorityGrouping+0x44>)
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	60d3      	str	r3, [r2, #12]
}
 80009dc:	bf00      	nop
 80009de:	3714      	adds	r7, #20
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr
 80009e8:	e000ed00 	.word	0xe000ed00

080009ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009f0:	4b04      	ldr	r3, [pc, #16]	; (8000a04 <__NVIC_GetPriorityGrouping+0x18>)
 80009f2:	68db      	ldr	r3, [r3, #12]
 80009f4:	0a1b      	lsrs	r3, r3, #8
 80009f6:	f003 0307 	and.w	r3, r3, #7
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	e000ed00 	.word	0xe000ed00

08000a08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	4603      	mov	r3, r0
 8000a10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	db0b      	blt.n	8000a32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a1a:	79fb      	ldrb	r3, [r7, #7]
 8000a1c:	f003 021f 	and.w	r2, r3, #31
 8000a20:	4907      	ldr	r1, [pc, #28]	; (8000a40 <__NVIC_EnableIRQ+0x38>)
 8000a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a26:	095b      	lsrs	r3, r3, #5
 8000a28:	2001      	movs	r0, #1
 8000a2a:	fa00 f202 	lsl.w	r2, r0, r2
 8000a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000a32:	bf00      	nop
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	e000e100 	.word	0xe000e100

08000a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	6039      	str	r1, [r7, #0]
 8000a4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	db0a      	blt.n	8000a6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	b2da      	uxtb	r2, r3
 8000a5c:	490c      	ldr	r1, [pc, #48]	; (8000a90 <__NVIC_SetPriority+0x4c>)
 8000a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a62:	0112      	lsls	r2, r2, #4
 8000a64:	b2d2      	uxtb	r2, r2
 8000a66:	440b      	add	r3, r1
 8000a68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a6c:	e00a      	b.n	8000a84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	b2da      	uxtb	r2, r3
 8000a72:	4908      	ldr	r1, [pc, #32]	; (8000a94 <__NVIC_SetPriority+0x50>)
 8000a74:	79fb      	ldrb	r3, [r7, #7]
 8000a76:	f003 030f 	and.w	r3, r3, #15
 8000a7a:	3b04      	subs	r3, #4
 8000a7c:	0112      	lsls	r2, r2, #4
 8000a7e:	b2d2      	uxtb	r2, r2
 8000a80:	440b      	add	r3, r1
 8000a82:	761a      	strb	r2, [r3, #24]
}
 8000a84:	bf00      	nop
 8000a86:	370c      	adds	r7, #12
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr
 8000a90:	e000e100 	.word	0xe000e100
 8000a94:	e000ed00 	.word	0xe000ed00

08000a98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b089      	sub	sp, #36	; 0x24
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	60f8      	str	r0, [r7, #12]
 8000aa0:	60b9      	str	r1, [r7, #8]
 8000aa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	f003 0307 	and.w	r3, r3, #7
 8000aaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000aac:	69fb      	ldr	r3, [r7, #28]
 8000aae:	f1c3 0307 	rsb	r3, r3, #7
 8000ab2:	2b04      	cmp	r3, #4
 8000ab4:	bf28      	it	cs
 8000ab6:	2304      	movcs	r3, #4
 8000ab8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aba:	69fb      	ldr	r3, [r7, #28]
 8000abc:	3304      	adds	r3, #4
 8000abe:	2b06      	cmp	r3, #6
 8000ac0:	d902      	bls.n	8000ac8 <NVIC_EncodePriority+0x30>
 8000ac2:	69fb      	ldr	r3, [r7, #28]
 8000ac4:	3b03      	subs	r3, #3
 8000ac6:	e000      	b.n	8000aca <NVIC_EncodePriority+0x32>
 8000ac8:	2300      	movs	r3, #0
 8000aca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000acc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ad0:	69bb      	ldr	r3, [r7, #24]
 8000ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad6:	43da      	mvns	r2, r3
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	401a      	ands	r2, r3
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aea:	43d9      	mvns	r1, r3
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000af0:	4313      	orrs	r3, r2
         );
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3724      	adds	r7, #36	; 0x24
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
	...

08000b00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	3b01      	subs	r3, #1
 8000b0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b10:	d301      	bcc.n	8000b16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b12:	2301      	movs	r3, #1
 8000b14:	e00f      	b.n	8000b36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b16:	4a0a      	ldr	r2, [pc, #40]	; (8000b40 <SysTick_Config+0x40>)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	3b01      	subs	r3, #1
 8000b1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b1e:	210f      	movs	r1, #15
 8000b20:	f04f 30ff 	mov.w	r0, #4294967295
 8000b24:	f7ff ff8e 	bl	8000a44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b28:	4b05      	ldr	r3, [pc, #20]	; (8000b40 <SysTick_Config+0x40>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b2e:	4b04      	ldr	r3, [pc, #16]	; (8000b40 <SysTick_Config+0x40>)
 8000b30:	2207      	movs	r2, #7
 8000b32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b34:	2300      	movs	r3, #0
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	3708      	adds	r7, #8
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	e000e010 	.word	0xe000e010

08000b44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b4c:	6878      	ldr	r0, [r7, #4]
 8000b4e:	f7ff ff29 	bl	80009a4 <__NVIC_SetPriorityGrouping>
}
 8000b52:	bf00      	nop
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}

08000b5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b5a:	b580      	push	{r7, lr}
 8000b5c:	b086      	sub	sp, #24
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	4603      	mov	r3, r0
 8000b62:	60b9      	str	r1, [r7, #8]
 8000b64:	607a      	str	r2, [r7, #4]
 8000b66:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b68:	f7ff ff40 	bl	80009ec <__NVIC_GetPriorityGrouping>
 8000b6c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	68b9      	ldr	r1, [r7, #8]
 8000b72:	6978      	ldr	r0, [r7, #20]
 8000b74:	f7ff ff90 	bl	8000a98 <NVIC_EncodePriority>
 8000b78:	4602      	mov	r2, r0
 8000b7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b7e:	4611      	mov	r1, r2
 8000b80:	4618      	mov	r0, r3
 8000b82:	f7ff ff5f 	bl	8000a44 <__NVIC_SetPriority>
}
 8000b86:	bf00      	nop
 8000b88:	3718      	adds	r7, #24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}

08000b8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b082      	sub	sp, #8
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	4603      	mov	r3, r0
 8000b96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f7ff ff33 	bl	8000a08 <__NVIC_EnableIRQ>
}
 8000ba2:	bf00      	nop
 8000ba4:	3708      	adds	r7, #8
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000baa:	b580      	push	{r7, lr}
 8000bac:	b082      	sub	sp, #8
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f7ff ffa4 	bl	8000b00 <SysTick_Config>
 8000bb8:	4603      	mov	r3, r0
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	3708      	adds	r7, #8
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
	...

08000bc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b087      	sub	sp, #28
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
 8000bcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000bd2:	e15a      	b.n	8000e8a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	681a      	ldr	r2, [r3, #0]
 8000bd8:	2101      	movs	r1, #1
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8000be0:	4013      	ands	r3, r2
 8000be2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	f000 814c 	beq.w	8000e84 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d00b      	beq.n	8000c0c <HAL_GPIO_Init+0x48>
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	2b02      	cmp	r3, #2
 8000bfa:	d007      	beq.n	8000c0c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c00:	2b11      	cmp	r3, #17
 8000c02:	d003      	beq.n	8000c0c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	2b12      	cmp	r3, #18
 8000c0a:	d130      	bne.n	8000c6e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	689b      	ldr	r3, [r3, #8]
 8000c10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	005b      	lsls	r3, r3, #1
 8000c16:	2203      	movs	r2, #3
 8000c18:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1c:	43db      	mvns	r3, r3
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	4013      	ands	r3, r2
 8000c22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	68da      	ldr	r2, [r3, #12]
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	005b      	lsls	r3, r3, #1
 8000c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c30:	693a      	ldr	r2, [r7, #16]
 8000c32:	4313      	orrs	r3, r2
 8000c34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	693a      	ldr	r2, [r7, #16]
 8000c3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c42:	2201      	movs	r2, #1
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4a:	43db      	mvns	r3, r3
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	4013      	ands	r3, r2
 8000c50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	091b      	lsrs	r3, r3, #4
 8000c58:	f003 0201 	and.w	r2, r3, #1
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	4313      	orrs	r3, r2
 8000c66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	68db      	ldr	r3, [r3, #12]
 8000c72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	2203      	movs	r2, #3
 8000c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7e:	43db      	mvns	r3, r3
 8000c80:	693a      	ldr	r2, [r7, #16]
 8000c82:	4013      	ands	r3, r2
 8000c84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	689a      	ldr	r2, [r3, #8]
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	005b      	lsls	r3, r3, #1
 8000c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c92:	693a      	ldr	r2, [r7, #16]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	2b02      	cmp	r3, #2
 8000ca4:	d003      	beq.n	8000cae <HAL_GPIO_Init+0xea>
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	2b12      	cmp	r3, #18
 8000cac:	d123      	bne.n	8000cf6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	08da      	lsrs	r2, r3, #3
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	3208      	adds	r2, #8
 8000cb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	f003 0307 	and.w	r3, r3, #7
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	220f      	movs	r2, #15
 8000cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cca:	43db      	mvns	r3, r3
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	4013      	ands	r3, r2
 8000cd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	691a      	ldr	r2, [r3, #16]
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	f003 0307 	and.w	r3, r3, #7
 8000cdc:	009b      	lsls	r3, r3, #2
 8000cde:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	08da      	lsrs	r2, r3, #3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	3208      	adds	r2, #8
 8000cf0:	6939      	ldr	r1, [r7, #16]
 8000cf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	005b      	lsls	r3, r3, #1
 8000d00:	2203      	movs	r2, #3
 8000d02:	fa02 f303 	lsl.w	r3, r2, r3
 8000d06:	43db      	mvns	r3, r3
 8000d08:	693a      	ldr	r2, [r7, #16]
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	f003 0203 	and.w	r2, r3, #3
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	005b      	lsls	r3, r3, #1
 8000d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	4313      	orrs	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	f000 80a6 	beq.w	8000e84 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d38:	4b5b      	ldr	r3, [pc, #364]	; (8000ea8 <HAL_GPIO_Init+0x2e4>)
 8000d3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d3c:	4a5a      	ldr	r2, [pc, #360]	; (8000ea8 <HAL_GPIO_Init+0x2e4>)
 8000d3e:	f043 0301 	orr.w	r3, r3, #1
 8000d42:	6613      	str	r3, [r2, #96]	; 0x60
 8000d44:	4b58      	ldr	r3, [pc, #352]	; (8000ea8 <HAL_GPIO_Init+0x2e4>)
 8000d46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d48:	f003 0301 	and.w	r3, r3, #1
 8000d4c:	60bb      	str	r3, [r7, #8]
 8000d4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d50:	4a56      	ldr	r2, [pc, #344]	; (8000eac <HAL_GPIO_Init+0x2e8>)
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	089b      	lsrs	r3, r3, #2
 8000d56:	3302      	adds	r3, #2
 8000d58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	f003 0303 	and.w	r3, r3, #3
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	220f      	movs	r2, #15
 8000d68:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6c:	43db      	mvns	r3, r3
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	4013      	ands	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000d7a:	d01f      	beq.n	8000dbc <HAL_GPIO_Init+0x1f8>
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	4a4c      	ldr	r2, [pc, #304]	; (8000eb0 <HAL_GPIO_Init+0x2ec>)
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d019      	beq.n	8000db8 <HAL_GPIO_Init+0x1f4>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	4a4b      	ldr	r2, [pc, #300]	; (8000eb4 <HAL_GPIO_Init+0x2f0>)
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d013      	beq.n	8000db4 <HAL_GPIO_Init+0x1f0>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	4a4a      	ldr	r2, [pc, #296]	; (8000eb8 <HAL_GPIO_Init+0x2f4>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d00d      	beq.n	8000db0 <HAL_GPIO_Init+0x1ec>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4a49      	ldr	r2, [pc, #292]	; (8000ebc <HAL_GPIO_Init+0x2f8>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d007      	beq.n	8000dac <HAL_GPIO_Init+0x1e8>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	4a48      	ldr	r2, [pc, #288]	; (8000ec0 <HAL_GPIO_Init+0x2fc>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d101      	bne.n	8000da8 <HAL_GPIO_Init+0x1e4>
 8000da4:	2305      	movs	r3, #5
 8000da6:	e00a      	b.n	8000dbe <HAL_GPIO_Init+0x1fa>
 8000da8:	2306      	movs	r3, #6
 8000daa:	e008      	b.n	8000dbe <HAL_GPIO_Init+0x1fa>
 8000dac:	2304      	movs	r3, #4
 8000dae:	e006      	b.n	8000dbe <HAL_GPIO_Init+0x1fa>
 8000db0:	2303      	movs	r3, #3
 8000db2:	e004      	b.n	8000dbe <HAL_GPIO_Init+0x1fa>
 8000db4:	2302      	movs	r3, #2
 8000db6:	e002      	b.n	8000dbe <HAL_GPIO_Init+0x1fa>
 8000db8:	2301      	movs	r3, #1
 8000dba:	e000      	b.n	8000dbe <HAL_GPIO_Init+0x1fa>
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	697a      	ldr	r2, [r7, #20]
 8000dc0:	f002 0203 	and.w	r2, r2, #3
 8000dc4:	0092      	lsls	r2, r2, #2
 8000dc6:	4093      	lsls	r3, r2
 8000dc8:	693a      	ldr	r2, [r7, #16]
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000dce:	4937      	ldr	r1, [pc, #220]	; (8000eac <HAL_GPIO_Init+0x2e8>)
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	089b      	lsrs	r3, r3, #2
 8000dd4:	3302      	adds	r3, #2
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000ddc:	4b39      	ldr	r3, [pc, #228]	; (8000ec4 <HAL_GPIO_Init+0x300>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	43db      	mvns	r3, r3
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	4013      	ands	r3, r2
 8000dea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d003      	beq.n	8000e00 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e00:	4a30      	ldr	r2, [pc, #192]	; (8000ec4 <HAL_GPIO_Init+0x300>)
 8000e02:	693b      	ldr	r3, [r7, #16]
 8000e04:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000e06:	4b2f      	ldr	r3, [pc, #188]	; (8000ec4 <HAL_GPIO_Init+0x300>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	43db      	mvns	r3, r3
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	4013      	ands	r3, r2
 8000e14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d003      	beq.n	8000e2a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	4313      	orrs	r3, r2
 8000e28:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e2a:	4a26      	ldr	r2, [pc, #152]	; (8000ec4 <HAL_GPIO_Init+0x300>)
 8000e2c:	693b      	ldr	r3, [r7, #16]
 8000e2e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000e30:	4b24      	ldr	r3, [pc, #144]	; (8000ec4 <HAL_GPIO_Init+0x300>)
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	43db      	mvns	r3, r3
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d003      	beq.n	8000e54 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000e4c:	693a      	ldr	r2, [r7, #16]
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e54:	4a1b      	ldr	r2, [pc, #108]	; (8000ec4 <HAL_GPIO_Init+0x300>)
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000e5a:	4b1a      	ldr	r3, [pc, #104]	; (8000ec4 <HAL_GPIO_Init+0x300>)
 8000e5c:	68db      	ldr	r3, [r3, #12]
 8000e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	43db      	mvns	r3, r3
 8000e64:	693a      	ldr	r2, [r7, #16]
 8000e66:	4013      	ands	r3, r2
 8000e68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d003      	beq.n	8000e7e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e7e:	4a11      	ldr	r2, [pc, #68]	; (8000ec4 <HAL_GPIO_Init+0x300>)
 8000e80:	693b      	ldr	r3, [r7, #16]
 8000e82:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	3301      	adds	r3, #1
 8000e88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	fa22 f303 	lsr.w	r3, r2, r3
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	f47f ae9d 	bne.w	8000bd4 <HAL_GPIO_Init+0x10>
  }
}
 8000e9a:	bf00      	nop
 8000e9c:	371c      	adds	r7, #28
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	40021000 	.word	0x40021000
 8000eac:	40010000 	.word	0x40010000
 8000eb0:	48000400 	.word	0x48000400
 8000eb4:	48000800 	.word	0x48000800
 8000eb8:	48000c00 	.word	0x48000c00
 8000ebc:	48001000 	.word	0x48001000
 8000ec0:	48001400 	.word	0x48001400
 8000ec4:	40010400 	.word	0x40010400

08000ec8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	807b      	strh	r3, [r7, #2]
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ed8:	787b      	ldrb	r3, [r7, #1]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d003      	beq.n	8000ee6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ede:	887a      	ldrh	r2, [r7, #2]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ee4:	e002      	b.n	8000eec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ee6:	887a      	ldrh	r2, [r7, #2]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000eec:	bf00      	nop
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d141      	bne.n	8000f8a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f06:	4b4b      	ldr	r3, [pc, #300]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f12:	d131      	bne.n	8000f78 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000f14:	4b47      	ldr	r3, [pc, #284]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f1a:	4a46      	ldr	r2, [pc, #280]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f24:	4b43      	ldr	r3, [pc, #268]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000f2c:	4a41      	ldr	r2, [pc, #260]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f32:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000f34:	4b40      	ldr	r3, [pc, #256]	; (8001038 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	2232      	movs	r2, #50	; 0x32
 8000f3a:	fb02 f303 	mul.w	r3, r2, r3
 8000f3e:	4a3f      	ldr	r2, [pc, #252]	; (800103c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000f40:	fba2 2303 	umull	r2, r3, r2, r3
 8000f44:	0c9b      	lsrs	r3, r3, #18
 8000f46:	3301      	adds	r3, #1
 8000f48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f4a:	e002      	b.n	8000f52 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	3b01      	subs	r3, #1
 8000f50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f52:	4b38      	ldr	r3, [pc, #224]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f54:	695b      	ldr	r3, [r3, #20]
 8000f56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f5e:	d102      	bne.n	8000f66 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d1f2      	bne.n	8000f4c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f66:	4b33      	ldr	r3, [pc, #204]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f68:	695b      	ldr	r3, [r3, #20]
 8000f6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f72:	d158      	bne.n	8001026 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000f74:	2303      	movs	r3, #3
 8000f76:	e057      	b.n	8001028 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000f78:	4b2e      	ldr	r3, [pc, #184]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f7e:	4a2d      	ldr	r2, [pc, #180]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000f88:	e04d      	b.n	8001026 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f90:	d141      	bne.n	8001016 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f92:	4b28      	ldr	r3, [pc, #160]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f9e:	d131      	bne.n	8001004 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000fa0:	4b24      	ldr	r3, [pc, #144]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000fa6:	4a23      	ldr	r2, [pc, #140]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fb0:	4b20      	ldr	r3, [pc, #128]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000fb8:	4a1e      	ldr	r2, [pc, #120]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fbe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000fc0:	4b1d      	ldr	r3, [pc, #116]	; (8001038 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2232      	movs	r2, #50	; 0x32
 8000fc6:	fb02 f303 	mul.w	r3, r2, r3
 8000fca:	4a1c      	ldr	r2, [pc, #112]	; (800103c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd0:	0c9b      	lsrs	r3, r3, #18
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fd6:	e002      	b.n	8000fde <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fde:	4b15      	ldr	r3, [pc, #84]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fe0:	695b      	ldr	r3, [r3, #20]
 8000fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fe6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fea:	d102      	bne.n	8000ff2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d1f2      	bne.n	8000fd8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ff2:	4b10      	ldr	r3, [pc, #64]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ff4:	695b      	ldr	r3, [r3, #20]
 8000ff6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ffa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ffe:	d112      	bne.n	8001026 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001000:	2303      	movs	r3, #3
 8001002:	e011      	b.n	8001028 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001004:	4b0b      	ldr	r3, [pc, #44]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001006:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800100a:	4a0a      	ldr	r2, [pc, #40]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800100c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001010:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001014:	e007      	b.n	8001026 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001016:	4b07      	ldr	r3, [pc, #28]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800101e:	4a05      	ldr	r2, [pc, #20]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001020:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001024:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001026:	2300      	movs	r3, #0
}
 8001028:	4618      	mov	r0, r3
 800102a:	3714      	adds	r7, #20
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr
 8001034:	40007000 	.word	0x40007000
 8001038:	20000000 	.word	0x20000000
 800103c:	431bde83 	.word	0x431bde83

08001040 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001044:	4b05      	ldr	r3, [pc, #20]	; (800105c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	4a04      	ldr	r2, [pc, #16]	; (800105c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800104a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800104e:	6093      	str	r3, [r2, #8]
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	40007000 	.word	0x40007000

08001060 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b088      	sub	sp, #32
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d101      	bne.n	8001072 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	e308      	b.n	8001684 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	2b00      	cmp	r3, #0
 800107c:	d075      	beq.n	800116a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800107e:	4ba3      	ldr	r3, [pc, #652]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	f003 030c 	and.w	r3, r3, #12
 8001086:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001088:	4ba0      	ldr	r3, [pc, #640]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	f003 0303 	and.w	r3, r3, #3
 8001090:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001092:	69bb      	ldr	r3, [r7, #24]
 8001094:	2b0c      	cmp	r3, #12
 8001096:	d102      	bne.n	800109e <HAL_RCC_OscConfig+0x3e>
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	2b03      	cmp	r3, #3
 800109c:	d002      	beq.n	80010a4 <HAL_RCC_OscConfig+0x44>
 800109e:	69bb      	ldr	r3, [r7, #24]
 80010a0:	2b08      	cmp	r3, #8
 80010a2:	d10b      	bne.n	80010bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010a4:	4b99      	ldr	r3, [pc, #612]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d05b      	beq.n	8001168 <HAL_RCC_OscConfig+0x108>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d157      	bne.n	8001168 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	e2e3      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010c4:	d106      	bne.n	80010d4 <HAL_RCC_OscConfig+0x74>
 80010c6:	4b91      	ldr	r3, [pc, #580]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a90      	ldr	r2, [pc, #576]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80010cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010d0:	6013      	str	r3, [r2, #0]
 80010d2:	e01d      	b.n	8001110 <HAL_RCC_OscConfig+0xb0>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010dc:	d10c      	bne.n	80010f8 <HAL_RCC_OscConfig+0x98>
 80010de:	4b8b      	ldr	r3, [pc, #556]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a8a      	ldr	r2, [pc, #552]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80010e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010e8:	6013      	str	r3, [r2, #0]
 80010ea:	4b88      	ldr	r3, [pc, #544]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a87      	ldr	r2, [pc, #540]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80010f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010f4:	6013      	str	r3, [r2, #0]
 80010f6:	e00b      	b.n	8001110 <HAL_RCC_OscConfig+0xb0>
 80010f8:	4b84      	ldr	r3, [pc, #528]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a83      	ldr	r2, [pc, #524]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80010fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	4b81      	ldr	r3, [pc, #516]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a80      	ldr	r2, [pc, #512]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 800110a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800110e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d013      	beq.n	8001140 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001118:	f7ff fc16 	bl	8000948 <HAL_GetTick>
 800111c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800111e:	e008      	b.n	8001132 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001120:	f7ff fc12 	bl	8000948 <HAL_GetTick>
 8001124:	4602      	mov	r2, r0
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b64      	cmp	r3, #100	; 0x64
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e2a8      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001132:	4b76      	ldr	r3, [pc, #472]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800113a:	2b00      	cmp	r3, #0
 800113c:	d0f0      	beq.n	8001120 <HAL_RCC_OscConfig+0xc0>
 800113e:	e014      	b.n	800116a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001140:	f7ff fc02 	bl	8000948 <HAL_GetTick>
 8001144:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001146:	e008      	b.n	800115a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001148:	f7ff fbfe 	bl	8000948 <HAL_GetTick>
 800114c:	4602      	mov	r2, r0
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	2b64      	cmp	r3, #100	; 0x64
 8001154:	d901      	bls.n	800115a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001156:	2303      	movs	r3, #3
 8001158:	e294      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800115a:	4b6c      	ldr	r3, [pc, #432]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001162:	2b00      	cmp	r3, #0
 8001164:	d1f0      	bne.n	8001148 <HAL_RCC_OscConfig+0xe8>
 8001166:	e000      	b.n	800116a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001168:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 0302 	and.w	r3, r3, #2
 8001172:	2b00      	cmp	r3, #0
 8001174:	d075      	beq.n	8001262 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001176:	4b65      	ldr	r3, [pc, #404]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	f003 030c 	and.w	r3, r3, #12
 800117e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001180:	4b62      	ldr	r3, [pc, #392]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	f003 0303 	and.w	r3, r3, #3
 8001188:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800118a:	69bb      	ldr	r3, [r7, #24]
 800118c:	2b0c      	cmp	r3, #12
 800118e:	d102      	bne.n	8001196 <HAL_RCC_OscConfig+0x136>
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	2b02      	cmp	r3, #2
 8001194:	d002      	beq.n	800119c <HAL_RCC_OscConfig+0x13c>
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	2b04      	cmp	r3, #4
 800119a:	d11f      	bne.n	80011dc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800119c:	4b5b      	ldr	r3, [pc, #364]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d005      	beq.n	80011b4 <HAL_RCC_OscConfig+0x154>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d101      	bne.n	80011b4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e267      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011b4:	4b55      	ldr	r3, [pc, #340]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	691b      	ldr	r3, [r3, #16]
 80011c0:	061b      	lsls	r3, r3, #24
 80011c2:	4952      	ldr	r1, [pc, #328]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80011c4:	4313      	orrs	r3, r2
 80011c6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80011c8:	4b51      	ldr	r3, [pc, #324]	; (8001310 <HAL_RCC_OscConfig+0x2b0>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff fb6f 	bl	80008b0 <HAL_InitTick>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d043      	beq.n	8001260 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e253      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d023      	beq.n	800122c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011e4:	4b49      	ldr	r3, [pc, #292]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a48      	ldr	r2, [pc, #288]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80011ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011f0:	f7ff fbaa 	bl	8000948 <HAL_GetTick>
 80011f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011f6:	e008      	b.n	800120a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011f8:	f7ff fba6 	bl	8000948 <HAL_GetTick>
 80011fc:	4602      	mov	r2, r0
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	2b02      	cmp	r3, #2
 8001204:	d901      	bls.n	800120a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001206:	2303      	movs	r3, #3
 8001208:	e23c      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800120a:	4b40      	ldr	r3, [pc, #256]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001212:	2b00      	cmp	r3, #0
 8001214:	d0f0      	beq.n	80011f8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001216:	4b3d      	ldr	r3, [pc, #244]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	691b      	ldr	r3, [r3, #16]
 8001222:	061b      	lsls	r3, r3, #24
 8001224:	4939      	ldr	r1, [pc, #228]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 8001226:	4313      	orrs	r3, r2
 8001228:	604b      	str	r3, [r1, #4]
 800122a:	e01a      	b.n	8001262 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800122c:	4b37      	ldr	r3, [pc, #220]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a36      	ldr	r2, [pc, #216]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 8001232:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001236:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001238:	f7ff fb86 	bl	8000948 <HAL_GetTick>
 800123c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800123e:	e008      	b.n	8001252 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001240:	f7ff fb82 	bl	8000948 <HAL_GetTick>
 8001244:	4602      	mov	r2, r0
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	2b02      	cmp	r3, #2
 800124c:	d901      	bls.n	8001252 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800124e:	2303      	movs	r3, #3
 8001250:	e218      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001252:	4b2e      	ldr	r3, [pc, #184]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800125a:	2b00      	cmp	r3, #0
 800125c:	d1f0      	bne.n	8001240 <HAL_RCC_OscConfig+0x1e0>
 800125e:	e000      	b.n	8001262 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001260:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0308 	and.w	r3, r3, #8
 800126a:	2b00      	cmp	r3, #0
 800126c:	d03c      	beq.n	80012e8 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d01c      	beq.n	80012b0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001276:	4b25      	ldr	r3, [pc, #148]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 8001278:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800127c:	4a23      	ldr	r2, [pc, #140]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 800127e:	f043 0301 	orr.w	r3, r3, #1
 8001282:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001286:	f7ff fb5f 	bl	8000948 <HAL_GetTick>
 800128a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800128c:	e008      	b.n	80012a0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800128e:	f7ff fb5b 	bl	8000948 <HAL_GetTick>
 8001292:	4602      	mov	r2, r0
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	2b02      	cmp	r3, #2
 800129a:	d901      	bls.n	80012a0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800129c:	2303      	movs	r3, #3
 800129e:	e1f1      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012a0:	4b1a      	ldr	r3, [pc, #104]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80012a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d0ef      	beq.n	800128e <HAL_RCC_OscConfig+0x22e>
 80012ae:	e01b      	b.n	80012e8 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012b0:	4b16      	ldr	r3, [pc, #88]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80012b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012b6:	4a15      	ldr	r2, [pc, #84]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80012b8:	f023 0301 	bic.w	r3, r3, #1
 80012bc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012c0:	f7ff fb42 	bl	8000948 <HAL_GetTick>
 80012c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012c6:	e008      	b.n	80012da <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012c8:	f7ff fb3e 	bl	8000948 <HAL_GetTick>
 80012cc:	4602      	mov	r2, r0
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	2b02      	cmp	r3, #2
 80012d4:	d901      	bls.n	80012da <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 80012d6:	2303      	movs	r3, #3
 80012d8:	e1d4      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012da:	4b0c      	ldr	r3, [pc, #48]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80012dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d1ef      	bne.n	80012c8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0304 	and.w	r3, r3, #4
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	f000 80ab 	beq.w	800144c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012f6:	2300      	movs	r3, #0
 80012f8:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80012fa:	4b04      	ldr	r3, [pc, #16]	; (800130c <HAL_RCC_OscConfig+0x2ac>)
 80012fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d106      	bne.n	8001314 <HAL_RCC_OscConfig+0x2b4>
 8001306:	2301      	movs	r3, #1
 8001308:	e005      	b.n	8001316 <HAL_RCC_OscConfig+0x2b6>
 800130a:	bf00      	nop
 800130c:	40021000 	.word	0x40021000
 8001310:	20000004 	.word	0x20000004
 8001314:	2300      	movs	r3, #0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d00d      	beq.n	8001336 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800131a:	4baf      	ldr	r3, [pc, #700]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 800131c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800131e:	4aae      	ldr	r2, [pc, #696]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 8001320:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001324:	6593      	str	r3, [r2, #88]	; 0x58
 8001326:	4bac      	ldr	r3, [pc, #688]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 8001328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800132a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001332:	2301      	movs	r3, #1
 8001334:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001336:	4ba9      	ldr	r3, [pc, #676]	; (80015dc <HAL_RCC_OscConfig+0x57c>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800133e:	2b00      	cmp	r3, #0
 8001340:	d118      	bne.n	8001374 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001342:	4ba6      	ldr	r3, [pc, #664]	; (80015dc <HAL_RCC_OscConfig+0x57c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4aa5      	ldr	r2, [pc, #660]	; (80015dc <HAL_RCC_OscConfig+0x57c>)
 8001348:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800134c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800134e:	f7ff fafb 	bl	8000948 <HAL_GetTick>
 8001352:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001354:	e008      	b.n	8001368 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001356:	f7ff faf7 	bl	8000948 <HAL_GetTick>
 800135a:	4602      	mov	r2, r0
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	2b02      	cmp	r3, #2
 8001362:	d901      	bls.n	8001368 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001364:	2303      	movs	r3, #3
 8001366:	e18d      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001368:	4b9c      	ldr	r3, [pc, #624]	; (80015dc <HAL_RCC_OscConfig+0x57c>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001370:	2b00      	cmp	r3, #0
 8001372:	d0f0      	beq.n	8001356 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	2b01      	cmp	r3, #1
 800137a:	d108      	bne.n	800138e <HAL_RCC_OscConfig+0x32e>
 800137c:	4b96      	ldr	r3, [pc, #600]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 800137e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001382:	4a95      	ldr	r2, [pc, #596]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800138c:	e024      	b.n	80013d8 <HAL_RCC_OscConfig+0x378>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	2b05      	cmp	r3, #5
 8001394:	d110      	bne.n	80013b8 <HAL_RCC_OscConfig+0x358>
 8001396:	4b90      	ldr	r3, [pc, #576]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 8001398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800139c:	4a8e      	ldr	r2, [pc, #568]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 800139e:	f043 0304 	orr.w	r3, r3, #4
 80013a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80013a6:	4b8c      	ldr	r3, [pc, #560]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80013a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013ac:	4a8a      	ldr	r2, [pc, #552]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80013ae:	f043 0301 	orr.w	r3, r3, #1
 80013b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80013b6:	e00f      	b.n	80013d8 <HAL_RCC_OscConfig+0x378>
 80013b8:	4b87      	ldr	r3, [pc, #540]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80013ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013be:	4a86      	ldr	r2, [pc, #536]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80013c0:	f023 0301 	bic.w	r3, r3, #1
 80013c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80013c8:	4b83      	ldr	r3, [pc, #524]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80013ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013ce:	4a82      	ldr	r2, [pc, #520]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80013d0:	f023 0304 	bic.w	r3, r3, #4
 80013d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d016      	beq.n	800140e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013e0:	f7ff fab2 	bl	8000948 <HAL_GetTick>
 80013e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013e6:	e00a      	b.n	80013fe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013e8:	f7ff faae 	bl	8000948 <HAL_GetTick>
 80013ec:	4602      	mov	r2, r0
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e142      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013fe:	4b76      	ldr	r3, [pc, #472]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 8001400:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001404:	f003 0302 	and.w	r3, r3, #2
 8001408:	2b00      	cmp	r3, #0
 800140a:	d0ed      	beq.n	80013e8 <HAL_RCC_OscConfig+0x388>
 800140c:	e015      	b.n	800143a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800140e:	f7ff fa9b 	bl	8000948 <HAL_GetTick>
 8001412:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001414:	e00a      	b.n	800142c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001416:	f7ff fa97 	bl	8000948 <HAL_GetTick>
 800141a:	4602      	mov	r2, r0
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	f241 3288 	movw	r2, #5000	; 0x1388
 8001424:	4293      	cmp	r3, r2
 8001426:	d901      	bls.n	800142c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e12b      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800142c:	4b6a      	ldr	r3, [pc, #424]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 800142e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1ed      	bne.n	8001416 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800143a:	7ffb      	ldrb	r3, [r7, #31]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d105      	bne.n	800144c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001440:	4b65      	ldr	r3, [pc, #404]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 8001442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001444:	4a64      	ldr	r2, [pc, #400]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 8001446:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800144a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 0320 	and.w	r3, r3, #32
 8001454:	2b00      	cmp	r3, #0
 8001456:	d03c      	beq.n	80014d2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d01c      	beq.n	800149a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001460:	4b5d      	ldr	r3, [pc, #372]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 8001462:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001466:	4a5c      	ldr	r2, [pc, #368]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001470:	f7ff fa6a 	bl	8000948 <HAL_GetTick>
 8001474:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001476:	e008      	b.n	800148a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001478:	f7ff fa66 	bl	8000948 <HAL_GetTick>
 800147c:	4602      	mov	r2, r0
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	1ad3      	subs	r3, r2, r3
 8001482:	2b02      	cmp	r3, #2
 8001484:	d901      	bls.n	800148a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001486:	2303      	movs	r3, #3
 8001488:	e0fc      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800148a:	4b53      	ldr	r3, [pc, #332]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 800148c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001490:	f003 0302 	and.w	r3, r3, #2
 8001494:	2b00      	cmp	r3, #0
 8001496:	d0ef      	beq.n	8001478 <HAL_RCC_OscConfig+0x418>
 8001498:	e01b      	b.n	80014d2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800149a:	4b4f      	ldr	r3, [pc, #316]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 800149c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80014a0:	4a4d      	ldr	r2, [pc, #308]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80014a2:	f023 0301 	bic.w	r3, r3, #1
 80014a6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014aa:	f7ff fa4d 	bl	8000948 <HAL_GetTick>
 80014ae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80014b0:	e008      	b.n	80014c4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014b2:	f7ff fa49 	bl	8000948 <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d901      	bls.n	80014c4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e0df      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80014c4:	4b44      	ldr	r3, [pc, #272]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80014c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80014ca:	f003 0302 	and.w	r3, r3, #2
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d1ef      	bne.n	80014b2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	69db      	ldr	r3, [r3, #28]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	f000 80d3 	beq.w	8001682 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014dc:	4b3e      	ldr	r3, [pc, #248]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	f003 030c 	and.w	r3, r3, #12
 80014e4:	2b0c      	cmp	r3, #12
 80014e6:	f000 808d 	beq.w	8001604 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	d15a      	bne.n	80015a8 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014f2:	4b39      	ldr	r3, [pc, #228]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a38      	ldr	r2, [pc, #224]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80014f8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80014fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014fe:	f7ff fa23 	bl	8000948 <HAL_GetTick>
 8001502:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001504:	e008      	b.n	8001518 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001506:	f7ff fa1f 	bl	8000948 <HAL_GetTick>
 800150a:	4602      	mov	r2, r0
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	2b02      	cmp	r3, #2
 8001512:	d901      	bls.n	8001518 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8001514:	2303      	movs	r3, #3
 8001516:	e0b5      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001518:	4b2f      	ldr	r3, [pc, #188]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d1f0      	bne.n	8001506 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001524:	4b2c      	ldr	r3, [pc, #176]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 8001526:	68da      	ldr	r2, [r3, #12]
 8001528:	4b2d      	ldr	r3, [pc, #180]	; (80015e0 <HAL_RCC_OscConfig+0x580>)
 800152a:	4013      	ands	r3, r2
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	6a11      	ldr	r1, [r2, #32]
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001534:	3a01      	subs	r2, #1
 8001536:	0112      	lsls	r2, r2, #4
 8001538:	4311      	orrs	r1, r2
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800153e:	0212      	lsls	r2, r2, #8
 8001540:	4311      	orrs	r1, r2
 8001542:	687a      	ldr	r2, [r7, #4]
 8001544:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001546:	0852      	lsrs	r2, r2, #1
 8001548:	3a01      	subs	r2, #1
 800154a:	0552      	lsls	r2, r2, #21
 800154c:	4311      	orrs	r1, r2
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001552:	0852      	lsrs	r2, r2, #1
 8001554:	3a01      	subs	r2, #1
 8001556:	0652      	lsls	r2, r2, #25
 8001558:	4311      	orrs	r1, r2
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800155e:	06d2      	lsls	r2, r2, #27
 8001560:	430a      	orrs	r2, r1
 8001562:	491d      	ldr	r1, [pc, #116]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 8001564:	4313      	orrs	r3, r2
 8001566:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001568:	4b1b      	ldr	r3, [pc, #108]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a1a      	ldr	r2, [pc, #104]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 800156e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001572:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001574:	4b18      	ldr	r3, [pc, #96]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	4a17      	ldr	r2, [pc, #92]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 800157a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800157e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001580:	f7ff f9e2 	bl	8000948 <HAL_GetTick>
 8001584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001586:	e008      	b.n	800159a <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001588:	f7ff f9de 	bl	8000948 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	2b02      	cmp	r3, #2
 8001594:	d901      	bls.n	800159a <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8001596:	2303      	movs	r3, #3
 8001598:	e074      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800159a:	4b0f      	ldr	r3, [pc, #60]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d0f0      	beq.n	8001588 <HAL_RCC_OscConfig+0x528>
 80015a6:	e06c      	b.n	8001682 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015a8:	4b0b      	ldr	r3, [pc, #44]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a0a      	ldr	r2, [pc, #40]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80015ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80015b2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80015b4:	4b08      	ldr	r3, [pc, #32]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	4a07      	ldr	r2, [pc, #28]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80015ba:	f023 0303 	bic.w	r3, r3, #3
 80015be:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80015c0:	4b05      	ldr	r3, [pc, #20]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	4a04      	ldr	r2, [pc, #16]	; (80015d8 <HAL_RCC_OscConfig+0x578>)
 80015c6:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80015ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015ce:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015d0:	f7ff f9ba 	bl	8000948 <HAL_GetTick>
 80015d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015d6:	e00e      	b.n	80015f6 <HAL_RCC_OscConfig+0x596>
 80015d8:	40021000 	.word	0x40021000
 80015dc:	40007000 	.word	0x40007000
 80015e0:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015e4:	f7ff f9b0 	bl	8000948 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d901      	bls.n	80015f6 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	e046      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015f6:	4b25      	ldr	r3, [pc, #148]	; (800168c <HAL_RCC_OscConfig+0x62c>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d1f0      	bne.n	80015e4 <HAL_RCC_OscConfig+0x584>
 8001602:	e03e      	b.n	8001682 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	69db      	ldr	r3, [r3, #28]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d101      	bne.n	8001610 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800160c:	2301      	movs	r3, #1
 800160e:	e039      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001610:	4b1e      	ldr	r3, [pc, #120]	; (800168c <HAL_RCC_OscConfig+0x62c>)
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	f003 0203 	and.w	r2, r3, #3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6a1b      	ldr	r3, [r3, #32]
 8001620:	429a      	cmp	r2, r3
 8001622:	d12c      	bne.n	800167e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800162e:	3b01      	subs	r3, #1
 8001630:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001632:	429a      	cmp	r2, r3
 8001634:	d123      	bne.n	800167e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001640:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001642:	429a      	cmp	r2, r3
 8001644:	d11b      	bne.n	800167e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001650:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001652:	429a      	cmp	r2, r3
 8001654:	d113      	bne.n	800167e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001660:	085b      	lsrs	r3, r3, #1
 8001662:	3b01      	subs	r3, #1
 8001664:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001666:	429a      	cmp	r2, r3
 8001668:	d109      	bne.n	800167e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001674:	085b      	lsrs	r3, r3, #1
 8001676:	3b01      	subs	r3, #1
 8001678:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800167a:	429a      	cmp	r2, r3
 800167c:	d001      	beq.n	8001682 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e000      	b.n	8001684 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8001682:	2300      	movs	r3, #0
}
 8001684:	4618      	mov	r0, r3
 8001686:	3720      	adds	r7, #32
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	40021000 	.word	0x40021000

08001690 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800169a:	2300      	movs	r3, #0
 800169c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d101      	bne.n	80016a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e11e      	b.n	80018e6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016a8:	4b91      	ldr	r3, [pc, #580]	; (80018f0 <HAL_RCC_ClockConfig+0x260>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 030f 	and.w	r3, r3, #15
 80016b0:	683a      	ldr	r2, [r7, #0]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d910      	bls.n	80016d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016b6:	4b8e      	ldr	r3, [pc, #568]	; (80018f0 <HAL_RCC_ClockConfig+0x260>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f023 020f 	bic.w	r2, r3, #15
 80016be:	498c      	ldr	r1, [pc, #560]	; (80018f0 <HAL_RCC_ClockConfig+0x260>)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016c6:	4b8a      	ldr	r3, [pc, #552]	; (80018f0 <HAL_RCC_ClockConfig+0x260>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 030f 	and.w	r3, r3, #15
 80016ce:	683a      	ldr	r2, [r7, #0]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d001      	beq.n	80016d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e106      	b.n	80018e6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0301 	and.w	r3, r3, #1
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d073      	beq.n	80017cc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	2b03      	cmp	r3, #3
 80016ea:	d129      	bne.n	8001740 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016ec:	4b81      	ldr	r3, [pc, #516]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d101      	bne.n	80016fc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e0f4      	b.n	80018e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80016fc:	f000 f966 	bl	80019cc <RCC_GetSysClockFreqFromPLLSource>
 8001700:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	4a7c      	ldr	r2, [pc, #496]	; (80018f8 <HAL_RCC_ClockConfig+0x268>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d93f      	bls.n	800178a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800170a:	4b7a      	ldr	r3, [pc, #488]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d009      	beq.n	800172a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800171e:	2b00      	cmp	r3, #0
 8001720:	d033      	beq.n	800178a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001726:	2b00      	cmp	r3, #0
 8001728:	d12f      	bne.n	800178a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800172a:	4b72      	ldr	r3, [pc, #456]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001732:	4a70      	ldr	r2, [pc, #448]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 8001734:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001738:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800173a:	2380      	movs	r3, #128	; 0x80
 800173c:	617b      	str	r3, [r7, #20]
 800173e:	e024      	b.n	800178a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	2b02      	cmp	r3, #2
 8001746:	d107      	bne.n	8001758 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001748:	4b6a      	ldr	r3, [pc, #424]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001750:	2b00      	cmp	r3, #0
 8001752:	d109      	bne.n	8001768 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e0c6      	b.n	80018e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001758:	4b66      	ldr	r3, [pc, #408]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001760:	2b00      	cmp	r3, #0
 8001762:	d101      	bne.n	8001768 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e0be      	b.n	80018e6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001768:	f000 f8ce 	bl	8001908 <HAL_RCC_GetSysClockFreq>
 800176c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	4a61      	ldr	r2, [pc, #388]	; (80018f8 <HAL_RCC_ClockConfig+0x268>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d909      	bls.n	800178a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001776:	4b5f      	ldr	r3, [pc, #380]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800177e:	4a5d      	ldr	r2, [pc, #372]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 8001780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001784:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001786:	2380      	movs	r3, #128	; 0x80
 8001788:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800178a:	4b5a      	ldr	r3, [pc, #360]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f023 0203 	bic.w	r2, r3, #3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	4957      	ldr	r1, [pc, #348]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 8001798:	4313      	orrs	r3, r2
 800179a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800179c:	f7ff f8d4 	bl	8000948 <HAL_GetTick>
 80017a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017a2:	e00a      	b.n	80017ba <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017a4:	f7ff f8d0 	bl	8000948 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e095      	b.n	80018e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ba:	4b4e      	ldr	r3, [pc, #312]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	f003 020c 	and.w	r2, r3, #12
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d1eb      	bne.n	80017a4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0302 	and.w	r3, r3, #2
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d023      	beq.n	8001820 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0304 	and.w	r3, r3, #4
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d005      	beq.n	80017f0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017e4:	4b43      	ldr	r3, [pc, #268]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	4a42      	ldr	r2, [pc, #264]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80017ea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80017ee:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 0308 	and.w	r3, r3, #8
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d007      	beq.n	800180c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80017fc:	4b3d      	ldr	r3, [pc, #244]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001804:	4a3b      	ldr	r2, [pc, #236]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 8001806:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800180a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800180c:	4b39      	ldr	r3, [pc, #228]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	4936      	ldr	r1, [pc, #216]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800181a:	4313      	orrs	r3, r2
 800181c:	608b      	str	r3, [r1, #8]
 800181e:	e008      	b.n	8001832 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	2b80      	cmp	r3, #128	; 0x80
 8001824:	d105      	bne.n	8001832 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001826:	4b33      	ldr	r3, [pc, #204]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	4a32      	ldr	r2, [pc, #200]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800182c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001830:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001832:	4b2f      	ldr	r3, [pc, #188]	; (80018f0 <HAL_RCC_ClockConfig+0x260>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 030f 	and.w	r3, r3, #15
 800183a:	683a      	ldr	r2, [r7, #0]
 800183c:	429a      	cmp	r2, r3
 800183e:	d21d      	bcs.n	800187c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001840:	4b2b      	ldr	r3, [pc, #172]	; (80018f0 <HAL_RCC_ClockConfig+0x260>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f023 020f 	bic.w	r2, r3, #15
 8001848:	4929      	ldr	r1, [pc, #164]	; (80018f0 <HAL_RCC_ClockConfig+0x260>)
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	4313      	orrs	r3, r2
 800184e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001850:	f7ff f87a 	bl	8000948 <HAL_GetTick>
 8001854:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001856:	e00a      	b.n	800186e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001858:	f7ff f876 	bl	8000948 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	f241 3288 	movw	r2, #5000	; 0x1388
 8001866:	4293      	cmp	r3, r2
 8001868:	d901      	bls.n	800186e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e03b      	b.n	80018e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800186e:	4b20      	ldr	r3, [pc, #128]	; (80018f0 <HAL_RCC_ClockConfig+0x260>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 030f 	and.w	r3, r3, #15
 8001876:	683a      	ldr	r2, [r7, #0]
 8001878:	429a      	cmp	r2, r3
 800187a:	d1ed      	bne.n	8001858 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 0304 	and.w	r3, r3, #4
 8001884:	2b00      	cmp	r3, #0
 8001886:	d008      	beq.n	800189a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001888:	4b1a      	ldr	r3, [pc, #104]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	4917      	ldr	r1, [pc, #92]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 8001896:	4313      	orrs	r3, r2
 8001898:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 0308 	and.w	r3, r3, #8
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d009      	beq.n	80018ba <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018a6:	4b13      	ldr	r3, [pc, #76]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	691b      	ldr	r3, [r3, #16]
 80018b2:	00db      	lsls	r3, r3, #3
 80018b4:	490f      	ldr	r1, [pc, #60]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80018b6:	4313      	orrs	r3, r2
 80018b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80018ba:	f000 f825 	bl	8001908 <HAL_RCC_GetSysClockFreq>
 80018be:	4601      	mov	r1, r0
 80018c0:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <HAL_RCC_ClockConfig+0x264>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	091b      	lsrs	r3, r3, #4
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	4a0c      	ldr	r2, [pc, #48]	; (80018fc <HAL_RCC_ClockConfig+0x26c>)
 80018cc:	5cd3      	ldrb	r3, [r2, r3]
 80018ce:	f003 031f 	and.w	r3, r3, #31
 80018d2:	fa21 f303 	lsr.w	r3, r1, r3
 80018d6:	4a0a      	ldr	r2, [pc, #40]	; (8001900 <HAL_RCC_ClockConfig+0x270>)
 80018d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80018da:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <HAL_RCC_ClockConfig+0x274>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe ffe6 	bl	80008b0 <HAL_InitTick>
 80018e4:	4603      	mov	r3, r0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3718      	adds	r7, #24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	40022000 	.word	0x40022000
 80018f4:	40021000 	.word	0x40021000
 80018f8:	04c4b400 	.word	0x04c4b400
 80018fc:	080031b0 	.word	0x080031b0
 8001900:	20000000 	.word	0x20000000
 8001904:	20000004 	.word	0x20000004

08001908 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001908:	b480      	push	{r7}
 800190a:	b087      	sub	sp, #28
 800190c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800190e:	4b2c      	ldr	r3, [pc, #176]	; (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f003 030c 	and.w	r3, r3, #12
 8001916:	2b04      	cmp	r3, #4
 8001918:	d102      	bne.n	8001920 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800191a:	4b2a      	ldr	r3, [pc, #168]	; (80019c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800191c:	613b      	str	r3, [r7, #16]
 800191e:	e047      	b.n	80019b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001920:	4b27      	ldr	r3, [pc, #156]	; (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f003 030c 	and.w	r3, r3, #12
 8001928:	2b08      	cmp	r3, #8
 800192a:	d102      	bne.n	8001932 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800192c:	4b26      	ldr	r3, [pc, #152]	; (80019c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800192e:	613b      	str	r3, [r7, #16]
 8001930:	e03e      	b.n	80019b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001932:	4b23      	ldr	r3, [pc, #140]	; (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 030c 	and.w	r3, r3, #12
 800193a:	2b0c      	cmp	r3, #12
 800193c:	d136      	bne.n	80019ac <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800193e:	4b20      	ldr	r3, [pc, #128]	; (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	f003 0303 	and.w	r3, r3, #3
 8001946:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001948:	4b1d      	ldr	r3, [pc, #116]	; (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	091b      	lsrs	r3, r3, #4
 800194e:	f003 030f 	and.w	r3, r3, #15
 8001952:	3301      	adds	r3, #1
 8001954:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2b03      	cmp	r3, #3
 800195a:	d10c      	bne.n	8001976 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800195c:	4a1a      	ldr	r2, [pc, #104]	; (80019c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	fbb2 f3f3 	udiv	r3, r2, r3
 8001964:	4a16      	ldr	r2, [pc, #88]	; (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001966:	68d2      	ldr	r2, [r2, #12]
 8001968:	0a12      	lsrs	r2, r2, #8
 800196a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800196e:	fb02 f303 	mul.w	r3, r2, r3
 8001972:	617b      	str	r3, [r7, #20]
      break;
 8001974:	e00c      	b.n	8001990 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001976:	4a13      	ldr	r2, [pc, #76]	; (80019c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	fbb2 f3f3 	udiv	r3, r2, r3
 800197e:	4a10      	ldr	r2, [pc, #64]	; (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001980:	68d2      	ldr	r2, [r2, #12]
 8001982:	0a12      	lsrs	r2, r2, #8
 8001984:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001988:	fb02 f303 	mul.w	r3, r2, r3
 800198c:	617b      	str	r3, [r7, #20]
      break;
 800198e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001990:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	0e5b      	lsrs	r3, r3, #25
 8001996:	f003 0303 	and.w	r3, r3, #3
 800199a:	3301      	adds	r3, #1
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80019a0:	697a      	ldr	r2, [r7, #20]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a8:	613b      	str	r3, [r7, #16]
 80019aa:	e001      	b.n	80019b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80019ac:	2300      	movs	r3, #0
 80019ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80019b0:	693b      	ldr	r3, [r7, #16]
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	371c      	adds	r7, #28
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	40021000 	.word	0x40021000
 80019c4:	00f42400 	.word	0x00f42400
 80019c8:	016e3600 	.word	0x016e3600

080019cc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b087      	sub	sp, #28
 80019d0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80019d2:	4b1e      	ldr	r3, [pc, #120]	; (8001a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	f003 0303 	and.w	r3, r3, #3
 80019da:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80019dc:	4b1b      	ldr	r3, [pc, #108]	; (8001a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	091b      	lsrs	r3, r3, #4
 80019e2:	f003 030f 	and.w	r3, r3, #15
 80019e6:	3301      	adds	r3, #1
 80019e8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	2b03      	cmp	r3, #3
 80019ee:	d10c      	bne.n	8001a0a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019f0:	4a17      	ldr	r2, [pc, #92]	; (8001a50 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f8:	4a14      	ldr	r2, [pc, #80]	; (8001a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80019fa:	68d2      	ldr	r2, [r2, #12]
 80019fc:	0a12      	lsrs	r2, r2, #8
 80019fe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001a02:	fb02 f303 	mul.w	r3, r2, r3
 8001a06:	617b      	str	r3, [r7, #20]
    break;
 8001a08:	e00c      	b.n	8001a24 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a0a:	4a12      	ldr	r2, [pc, #72]	; (8001a54 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a12:	4a0e      	ldr	r2, [pc, #56]	; (8001a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a14:	68d2      	ldr	r2, [r2, #12]
 8001a16:	0a12      	lsrs	r2, r2, #8
 8001a18:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001a1c:	fb02 f303 	mul.w	r3, r2, r3
 8001a20:	617b      	str	r3, [r7, #20]
    break;
 8001a22:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a24:	4b09      	ldr	r3, [pc, #36]	; (8001a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	0e5b      	lsrs	r3, r3, #25
 8001a2a:	f003 0303 	and.w	r3, r3, #3
 8001a2e:	3301      	adds	r3, #1
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001a34:	697a      	ldr	r2, [r7, #20]
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a3c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001a3e:	687b      	ldr	r3, [r7, #4]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	371c      	adds	r7, #28
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	016e3600 	.word	0x016e3600
 8001a54:	00f42400 	.word	0x00f42400

08001a58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e049      	b.n	8001afe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d106      	bne.n	8001a84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7fe fe18 	bl	80006b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2202      	movs	r2, #2
 8001a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	3304      	adds	r3, #4
 8001a94:	4619      	mov	r1, r3
 8001a96:	4610      	mov	r0, r2
 8001a98:	f000 fdc2 	bl	8002620 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2201      	movs	r2, #1
 8001ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2201      	movs	r2, #1
 8001ad0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2201      	movs	r2, #1
 8001af0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2201      	movs	r2, #1
 8001af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
	...

08001b08 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d001      	beq.n	8001b20 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e04c      	b.n	8001bba <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2202      	movs	r2, #2
 8001b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a26      	ldr	r2, [pc, #152]	; (8001bc8 <HAL_TIM_Base_Start+0xc0>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d022      	beq.n	8001b78 <HAL_TIM_Base_Start+0x70>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b3a:	d01d      	beq.n	8001b78 <HAL_TIM_Base_Start+0x70>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a22      	ldr	r2, [pc, #136]	; (8001bcc <HAL_TIM_Base_Start+0xc4>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d018      	beq.n	8001b78 <HAL_TIM_Base_Start+0x70>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a21      	ldr	r2, [pc, #132]	; (8001bd0 <HAL_TIM_Base_Start+0xc8>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d013      	beq.n	8001b78 <HAL_TIM_Base_Start+0x70>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a1f      	ldr	r2, [pc, #124]	; (8001bd4 <HAL_TIM_Base_Start+0xcc>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d00e      	beq.n	8001b78 <HAL_TIM_Base_Start+0x70>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a1e      	ldr	r2, [pc, #120]	; (8001bd8 <HAL_TIM_Base_Start+0xd0>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d009      	beq.n	8001b78 <HAL_TIM_Base_Start+0x70>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a1c      	ldr	r2, [pc, #112]	; (8001bdc <HAL_TIM_Base_Start+0xd4>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d004      	beq.n	8001b78 <HAL_TIM_Base_Start+0x70>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a1b      	ldr	r2, [pc, #108]	; (8001be0 <HAL_TIM_Base_Start+0xd8>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d115      	bne.n	8001ba4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	689a      	ldr	r2, [r3, #8]
 8001b7e:	4b19      	ldr	r3, [pc, #100]	; (8001be4 <HAL_TIM_Base_Start+0xdc>)
 8001b80:	4013      	ands	r3, r2
 8001b82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2b06      	cmp	r3, #6
 8001b88:	d015      	beq.n	8001bb6 <HAL_TIM_Base_Start+0xae>
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b90:	d011      	beq.n	8001bb6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f042 0201 	orr.w	r2, r2, #1
 8001ba0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ba2:	e008      	b.n	8001bb6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f042 0201 	orr.w	r2, r2, #1
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	e000      	b.n	8001bb8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bb6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3714      	adds	r7, #20
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	40012c00 	.word	0x40012c00
 8001bcc:	40000400 	.word	0x40000400
 8001bd0:	40000800 	.word	0x40000800
 8001bd4:	40000c00 	.word	0x40000c00
 8001bd8:	40013400 	.word	0x40013400
 8001bdc:	40014000 	.word	0x40014000
 8001be0:	40015000 	.word	0x40015000
 8001be4:	00010007 	.word	0x00010007

08001be8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d101      	bne.n	8001bfa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e049      	b.n	8001c8e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d106      	bne.n	8001c14 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 f841 	bl	8001c96 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2202      	movs	r2, #2
 8001c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	3304      	adds	r3, #4
 8001c24:	4619      	mov	r1, r3
 8001c26:	4610      	mov	r0, r2
 8001c28:	f000 fcfa 	bl	8002620 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2201      	movs	r2, #1
 8001c38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2201      	movs	r2, #1
 8001c48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2201      	movs	r2, #1
 8001c50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2201      	movs	r2, #1
 8001c58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2201      	movs	r2, #1
 8001c68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2201      	movs	r2, #1
 8001c78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2201      	movs	r2, #1
 8001c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c8c:	2300      	movs	r3, #0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8001c96:	b480      	push	{r7}
 8001c98:	b083      	sub	sp, #12
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
	...

08001cac <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d104      	bne.n	8001cc6 <HAL_TIM_IC_Start_IT+0x1a>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	e023      	b.n	8001d0e <HAL_TIM_IC_Start_IT+0x62>
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	2b04      	cmp	r3, #4
 8001cca:	d104      	bne.n	8001cd6 <HAL_TIM_IC_Start_IT+0x2a>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	e01b      	b.n	8001d0e <HAL_TIM_IC_Start_IT+0x62>
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	2b08      	cmp	r3, #8
 8001cda:	d104      	bne.n	8001ce6 <HAL_TIM_IC_Start_IT+0x3a>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	e013      	b.n	8001d0e <HAL_TIM_IC_Start_IT+0x62>
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	2b0c      	cmp	r3, #12
 8001cea:	d104      	bne.n	8001cf6 <HAL_TIM_IC_Start_IT+0x4a>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	e00b      	b.n	8001d0e <HAL_TIM_IC_Start_IT+0x62>
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	2b10      	cmp	r3, #16
 8001cfa:	d104      	bne.n	8001d06 <HAL_TIM_IC_Start_IT+0x5a>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	e003      	b.n	8001d0e <HAL_TIM_IC_Start_IT+0x62>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d104      	bne.n	8001d20 <HAL_TIM_IC_Start_IT+0x74>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	e013      	b.n	8001d48 <HAL_TIM_IC_Start_IT+0x9c>
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	2b04      	cmp	r3, #4
 8001d24:	d104      	bne.n	8001d30 <HAL_TIM_IC_Start_IT+0x84>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	e00b      	b.n	8001d48 <HAL_TIM_IC_Start_IT+0x9c>
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	2b08      	cmp	r3, #8
 8001d34:	d104      	bne.n	8001d40 <HAL_TIM_IC_Start_IT+0x94>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	e003      	b.n	8001d48 <HAL_TIM_IC_Start_IT+0x9c>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8001d4a:	7bfb      	ldrb	r3, [r7, #15]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d102      	bne.n	8001d56 <HAL_TIM_IC_Start_IT+0xaa>
   || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8001d50:	7bbb      	ldrb	r3, [r7, #14]
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d001      	beq.n	8001d5a <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e0dd      	b.n	8001f16 <HAL_TIM_IC_Start_IT+0x26a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d104      	bne.n	8001d6a <HAL_TIM_IC_Start_IT+0xbe>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2202      	movs	r2, #2
 8001d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d68:	e023      	b.n	8001db2 <HAL_TIM_IC_Start_IT+0x106>
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	2b04      	cmp	r3, #4
 8001d6e:	d104      	bne.n	8001d7a <HAL_TIM_IC_Start_IT+0xce>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2202      	movs	r2, #2
 8001d74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d78:	e01b      	b.n	8001db2 <HAL_TIM_IC_Start_IT+0x106>
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	2b08      	cmp	r3, #8
 8001d7e:	d104      	bne.n	8001d8a <HAL_TIM_IC_Start_IT+0xde>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2202      	movs	r2, #2
 8001d84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001d88:	e013      	b.n	8001db2 <HAL_TIM_IC_Start_IT+0x106>
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	2b0c      	cmp	r3, #12
 8001d8e:	d104      	bne.n	8001d9a <HAL_TIM_IC_Start_IT+0xee>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2202      	movs	r2, #2
 8001d94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001d98:	e00b      	b.n	8001db2 <HAL_TIM_IC_Start_IT+0x106>
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	2b10      	cmp	r3, #16
 8001d9e:	d104      	bne.n	8001daa <HAL_TIM_IC_Start_IT+0xfe>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2202      	movs	r2, #2
 8001da4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001da8:	e003      	b.n	8001db2 <HAL_TIM_IC_Start_IT+0x106>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2202      	movs	r2, #2
 8001dae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d104      	bne.n	8001dc2 <HAL_TIM_IC_Start_IT+0x116>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2202      	movs	r2, #2
 8001dbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001dc0:	e013      	b.n	8001dea <HAL_TIM_IC_Start_IT+0x13e>
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	2b04      	cmp	r3, #4
 8001dc6:	d104      	bne.n	8001dd2 <HAL_TIM_IC_Start_IT+0x126>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2202      	movs	r2, #2
 8001dcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001dd0:	e00b      	b.n	8001dea <HAL_TIM_IC_Start_IT+0x13e>
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	2b08      	cmp	r3, #8
 8001dd6:	d104      	bne.n	8001de2 <HAL_TIM_IC_Start_IT+0x136>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2202      	movs	r2, #2
 8001ddc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001de0:	e003      	b.n	8001dea <HAL_TIM_IC_Start_IT+0x13e>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2202      	movs	r2, #2
 8001de6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	2b0c      	cmp	r3, #12
 8001dee:	d841      	bhi.n	8001e74 <HAL_TIM_IC_Start_IT+0x1c8>
 8001df0:	a201      	add	r2, pc, #4	; (adr r2, 8001df8 <HAL_TIM_IC_Start_IT+0x14c>)
 8001df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001df6:	bf00      	nop
 8001df8:	08001e2d 	.word	0x08001e2d
 8001dfc:	08001e75 	.word	0x08001e75
 8001e00:	08001e75 	.word	0x08001e75
 8001e04:	08001e75 	.word	0x08001e75
 8001e08:	08001e3f 	.word	0x08001e3f
 8001e0c:	08001e75 	.word	0x08001e75
 8001e10:	08001e75 	.word	0x08001e75
 8001e14:	08001e75 	.word	0x08001e75
 8001e18:	08001e51 	.word	0x08001e51
 8001e1c:	08001e75 	.word	0x08001e75
 8001e20:	08001e75 	.word	0x08001e75
 8001e24:	08001e75 	.word	0x08001e75
 8001e28:	08001e63 	.word	0x08001e63
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68da      	ldr	r2, [r3, #12]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f042 0202 	orr.w	r2, r2, #2
 8001e3a:	60da      	str	r2, [r3, #12]
      break;
 8001e3c:	e01b      	b.n	8001e76 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	68da      	ldr	r2, [r3, #12]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f042 0204 	orr.w	r2, r2, #4
 8001e4c:	60da      	str	r2, [r3, #12]
      break;
 8001e4e:	e012      	b.n	8001e76 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	68da      	ldr	r2, [r3, #12]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f042 0208 	orr.w	r2, r2, #8
 8001e5e:	60da      	str	r2, [r3, #12]
      break;
 8001e60:	e009      	b.n	8001e76 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68da      	ldr	r2, [r3, #12]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f042 0210 	orr.w	r2, r2, #16
 8001e70:	60da      	str	r2, [r3, #12]
      break;
 8001e72:	e000      	b.n	8001e76 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 8001e74:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	6839      	ldr	r1, [r7, #0]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f000 fe3c 	bl	8002afc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a25      	ldr	r2, [pc, #148]	; (8001f20 <HAL_TIM_IC_Start_IT+0x274>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d022      	beq.n	8001ed4 <HAL_TIM_IC_Start_IT+0x228>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e96:	d01d      	beq.n	8001ed4 <HAL_TIM_IC_Start_IT+0x228>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a21      	ldr	r2, [pc, #132]	; (8001f24 <HAL_TIM_IC_Start_IT+0x278>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d018      	beq.n	8001ed4 <HAL_TIM_IC_Start_IT+0x228>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a20      	ldr	r2, [pc, #128]	; (8001f28 <HAL_TIM_IC_Start_IT+0x27c>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d013      	beq.n	8001ed4 <HAL_TIM_IC_Start_IT+0x228>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a1e      	ldr	r2, [pc, #120]	; (8001f2c <HAL_TIM_IC_Start_IT+0x280>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d00e      	beq.n	8001ed4 <HAL_TIM_IC_Start_IT+0x228>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a1d      	ldr	r2, [pc, #116]	; (8001f30 <HAL_TIM_IC_Start_IT+0x284>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d009      	beq.n	8001ed4 <HAL_TIM_IC_Start_IT+0x228>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a1b      	ldr	r2, [pc, #108]	; (8001f34 <HAL_TIM_IC_Start_IT+0x288>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d004      	beq.n	8001ed4 <HAL_TIM_IC_Start_IT+0x228>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a1a      	ldr	r2, [pc, #104]	; (8001f38 <HAL_TIM_IC_Start_IT+0x28c>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d115      	bne.n	8001f00 <HAL_TIM_IC_Start_IT+0x254>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	689a      	ldr	r2, [r3, #8]
 8001eda:	4b18      	ldr	r3, [pc, #96]	; (8001f3c <HAL_TIM_IC_Start_IT+0x290>)
 8001edc:	4013      	ands	r3, r2
 8001ede:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	2b06      	cmp	r3, #6
 8001ee4:	d015      	beq.n	8001f12 <HAL_TIM_IC_Start_IT+0x266>
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eec:	d011      	beq.n	8001f12 <HAL_TIM_IC_Start_IT+0x266>
    {
      __HAL_TIM_ENABLE(htim);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f042 0201 	orr.w	r2, r2, #1
 8001efc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001efe:	e008      	b.n	8001f12 <HAL_TIM_IC_Start_IT+0x266>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f042 0201 	orr.w	r2, r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	e000      	b.n	8001f14 <HAL_TIM_IC_Start_IT+0x268>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f12:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40012c00 	.word	0x40012c00
 8001f24:	40000400 	.word	0x40000400
 8001f28:	40000800 	.word	0x40000800
 8001f2c:	40000c00 	.word	0x40000c00
 8001f30:	40013400 	.word	0x40013400
 8001f34:	40014000 	.word	0x40014000
 8001f38:	40015000 	.word	0x40015000
 8001f3c:	00010007 	.word	0x00010007

08001f40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	f003 0302 	and.w	r3, r3, #2
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d122      	bne.n	8001f9c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	f003 0302 	and.w	r3, r3, #2
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d11b      	bne.n	8001f9c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f06f 0202 	mvn.w	r2, #2
 8001f6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2201      	movs	r2, #1
 8001f72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	699b      	ldr	r3, [r3, #24]
 8001f7a:	f003 0303 	and.w	r3, r3, #3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d003      	beq.n	8001f8a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f001 f864 	bl	8003050 <HAL_TIM_IC_CaptureCallback>
 8001f88:	e005      	b.n	8001f96 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f000 fb2a 	bl	80025e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 fb31 	bl	80025f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	f003 0304 	and.w	r3, r3, #4
 8001fa6:	2b04      	cmp	r3, #4
 8001fa8:	d122      	bne.n	8001ff0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	f003 0304 	and.w	r3, r3, #4
 8001fb4:	2b04      	cmp	r3, #4
 8001fb6:	d11b      	bne.n	8001ff0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f06f 0204 	mvn.w	r2, #4
 8001fc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2202      	movs	r2, #2
 8001fc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d003      	beq.n	8001fde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f001 f83a 	bl	8003050 <HAL_TIM_IC_CaptureCallback>
 8001fdc:	e005      	b.n	8001fea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 fb00 	bl	80025e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f000 fb07 	bl	80025f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	f003 0308 	and.w	r3, r3, #8
 8001ffa:	2b08      	cmp	r3, #8
 8001ffc:	d122      	bne.n	8002044 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	f003 0308 	and.w	r3, r3, #8
 8002008:	2b08      	cmp	r3, #8
 800200a:	d11b      	bne.n	8002044 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f06f 0208 	mvn.w	r2, #8
 8002014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2204      	movs	r2, #4
 800201a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	f003 0303 	and.w	r3, r3, #3
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f001 f810 	bl	8003050 <HAL_TIM_IC_CaptureCallback>
 8002030:	e005      	b.n	800203e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 fad6 	bl	80025e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 fadd 	bl	80025f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	f003 0310 	and.w	r3, r3, #16
 800204e:	2b10      	cmp	r3, #16
 8002050:	d122      	bne.n	8002098 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	f003 0310 	and.w	r3, r3, #16
 800205c:	2b10      	cmp	r3, #16
 800205e:	d11b      	bne.n	8002098 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f06f 0210 	mvn.w	r2, #16
 8002068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2208      	movs	r2, #8
 800206e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	69db      	ldr	r3, [r3, #28]
 8002076:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 ffe6 	bl	8003050 <HAL_TIM_IC_CaptureCallback>
 8002084:	e005      	b.n	8002092 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 faac 	bl	80025e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f000 fab3 	bl	80025f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	691b      	ldr	r3, [r3, #16]
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d10e      	bne.n	80020c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	f003 0301 	and.w	r3, r3, #1
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d107      	bne.n	80020c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f06f 0201 	mvn.w	r2, #1
 80020bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 fa86 	bl	80025d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ce:	2b80      	cmp	r3, #128	; 0x80
 80020d0:	d10e      	bne.n	80020f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020dc:	2b80      	cmp	r3, #128	; 0x80
 80020de:	d107      	bne.n	80020f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80020e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 fe7e 	bl	8002dec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020fe:	d10e      	bne.n	800211e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800210a:	2b80      	cmp	r3, #128	; 0x80
 800210c:	d107      	bne.n	800211e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002116:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f000 fe71 	bl	8002e00 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	691b      	ldr	r3, [r3, #16]
 8002124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002128:	2b40      	cmp	r3, #64	; 0x40
 800212a:	d10e      	bne.n	800214a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002136:	2b40      	cmp	r3, #64	; 0x40
 8002138:	d107      	bne.n	800214a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002142:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	f000 fa61 	bl	800260c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	f003 0320 	and.w	r3, r3, #32
 8002154:	2b20      	cmp	r3, #32
 8002156:	d10e      	bne.n	8002176 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	f003 0320 	and.w	r3, r3, #32
 8002162:	2b20      	cmp	r3, #32
 8002164:	d107      	bne.n	8002176 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f06f 0220 	mvn.w	r2, #32
 800216e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f000 fe31 	bl	8002dd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002180:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002184:	d10f      	bne.n	80021a6 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002190:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002194:	d107      	bne.n	80021a6 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800219e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f000 fe37 	bl	8002e14 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	691b      	ldr	r3, [r3, #16]
 80021ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80021b4:	d10f      	bne.n	80021d6 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021c0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80021c4:	d107      	bne.n	80021d6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80021ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f000 fe29 	bl	8002e28 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	691b      	ldr	r3, [r3, #16]
 80021dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021e4:	d10f      	bne.n	8002206 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021f4:	d107      	bne.n	8002206 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80021fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f000 fe1b 	bl	8002e3c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	691b      	ldr	r3, [r3, #16]
 800220c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002210:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002214:	d10f      	bne.n	8002236 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002220:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002224:	d107      	bne.n	8002236 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800222e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f000 fe0d 	bl	8002e50 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002236:	bf00      	nop
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800223e:	b580      	push	{r7, lr}
 8002240:	b084      	sub	sp, #16
 8002242:	af00      	add	r7, sp, #0
 8002244:	60f8      	str	r0, [r7, #12]
 8002246:	60b9      	str	r1, [r7, #8]
 8002248:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002250:	2b01      	cmp	r3, #1
 8002252:	d101      	bne.n	8002258 <HAL_TIM_IC_ConfigChannel+0x1a>
 8002254:	2302      	movs	r3, #2
 8002256:	e082      	b.n	800235e <HAL_TIM_IC_ConfigChannel+0x120>
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d11b      	bne.n	800229e <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6818      	ldr	r0, [r3, #0]
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	6819      	ldr	r1, [r3, #0]
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	685a      	ldr	r2, [r3, #4]
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	f000 fa7b 	bl	8002770 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	699a      	ldr	r2, [r3, #24]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f022 020c 	bic.w	r2, r2, #12
 8002288:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	6999      	ldr	r1, [r3, #24]
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	689a      	ldr	r2, [r3, #8]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	430a      	orrs	r2, r1
 800229a:	619a      	str	r2, [r3, #24]
 800229c:	e05a      	b.n	8002354 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2b04      	cmp	r3, #4
 80022a2:	d11c      	bne.n	80022de <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6818      	ldr	r0, [r3, #0]
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	6819      	ldr	r1, [r3, #0]
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	685a      	ldr	r2, [r3, #4]
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	f000 faff 	bl	80028b6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	699a      	ldr	r2, [r3, #24]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80022c6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	6999      	ldr	r1, [r3, #24]
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	021a      	lsls	r2, r3, #8
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	619a      	str	r2, [r3, #24]
 80022dc:	e03a      	b.n	8002354 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2b08      	cmp	r3, #8
 80022e2:	d11b      	bne.n	800231c <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6818      	ldr	r0, [r3, #0]
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	6819      	ldr	r1, [r3, #0]
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	685a      	ldr	r2, [r3, #4]
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	f000 fb4c 	bl	8002990 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	69da      	ldr	r2, [r3, #28]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f022 020c 	bic.w	r2, r2, #12
 8002306:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	69d9      	ldr	r1, [r3, #28]
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	689a      	ldr	r2, [r3, #8]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	430a      	orrs	r2, r1
 8002318:	61da      	str	r2, [r3, #28]
 800231a:	e01b      	b.n	8002354 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6818      	ldr	r0, [r3, #0]
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	6819      	ldr	r1, [r3, #0]
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	685a      	ldr	r2, [r3, #4]
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	f000 fb6c 	bl	8002a08 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	69da      	ldr	r2, [r3, #28]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800233e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	69d9      	ldr	r1, [r3, #28]
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	021a      	lsls	r2, r3, #8
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	430a      	orrs	r2, r1
 8002352:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3710      	adds	r7, #16
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
	...

08002368 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002378:	2b01      	cmp	r3, #1
 800237a:	d101      	bne.n	8002380 <HAL_TIM_ConfigClockSource+0x18>
 800237c:	2302      	movs	r3, #2
 800237e:	e0d2      	b.n	8002526 <HAL_TIM_ConfigClockSource+0x1be>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2202      	movs	r2, #2
 800238c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800239e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80023a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80023aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023bc:	f000 80a9 	beq.w	8002512 <HAL_TIM_ConfigClockSource+0x1aa>
 80023c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023c4:	d81a      	bhi.n	80023fc <HAL_TIM_ConfigClockSource+0x94>
 80023c6:	2b30      	cmp	r3, #48	; 0x30
 80023c8:	f000 809a 	beq.w	8002500 <HAL_TIM_ConfigClockSource+0x198>
 80023cc:	2b30      	cmp	r3, #48	; 0x30
 80023ce:	d809      	bhi.n	80023e4 <HAL_TIM_ConfigClockSource+0x7c>
 80023d0:	2b10      	cmp	r3, #16
 80023d2:	f000 8095 	beq.w	8002500 <HAL_TIM_ConfigClockSource+0x198>
 80023d6:	2b20      	cmp	r3, #32
 80023d8:	f000 8092 	beq.w	8002500 <HAL_TIM_ConfigClockSource+0x198>
 80023dc:	2b00      	cmp	r3, #0
 80023de:	f000 808f 	beq.w	8002500 <HAL_TIM_ConfigClockSource+0x198>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80023e2:	e097      	b.n	8002514 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 80023e4:	2b50      	cmp	r3, #80	; 0x50
 80023e6:	d05b      	beq.n	80024a0 <HAL_TIM_ConfigClockSource+0x138>
 80023e8:	2b50      	cmp	r3, #80	; 0x50
 80023ea:	d802      	bhi.n	80023f2 <HAL_TIM_ConfigClockSource+0x8a>
 80023ec:	2b40      	cmp	r3, #64	; 0x40
 80023ee:	d077      	beq.n	80024e0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80023f0:	e090      	b.n	8002514 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 80023f2:	2b60      	cmp	r3, #96	; 0x60
 80023f4:	d064      	beq.n	80024c0 <HAL_TIM_ConfigClockSource+0x158>
 80023f6:	2b70      	cmp	r3, #112	; 0x70
 80023f8:	d028      	beq.n	800244c <HAL_TIM_ConfigClockSource+0xe4>
      break;
 80023fa:	e08b      	b.n	8002514 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 80023fc:	4a4c      	ldr	r2, [pc, #304]	; (8002530 <HAL_TIM_ConfigClockSource+0x1c8>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d07e      	beq.n	8002500 <HAL_TIM_ConfigClockSource+0x198>
 8002402:	4a4b      	ldr	r2, [pc, #300]	; (8002530 <HAL_TIM_ConfigClockSource+0x1c8>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d810      	bhi.n	800242a <HAL_TIM_ConfigClockSource+0xc2>
 8002408:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800240c:	d078      	beq.n	8002500 <HAL_TIM_ConfigClockSource+0x198>
 800240e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002412:	d803      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0xb4>
 8002414:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002418:	d02f      	beq.n	800247a <HAL_TIM_ConfigClockSource+0x112>
      break;
 800241a:	e07b      	b.n	8002514 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800241c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8002420:	d06e      	beq.n	8002500 <HAL_TIM_ConfigClockSource+0x198>
 8002422:	4a44      	ldr	r2, [pc, #272]	; (8002534 <HAL_TIM_ConfigClockSource+0x1cc>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d06b      	beq.n	8002500 <HAL_TIM_ConfigClockSource+0x198>
      break;
 8002428:	e074      	b.n	8002514 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800242a:	4a43      	ldr	r2, [pc, #268]	; (8002538 <HAL_TIM_ConfigClockSource+0x1d0>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d067      	beq.n	8002500 <HAL_TIM_ConfigClockSource+0x198>
 8002430:	4a41      	ldr	r2, [pc, #260]	; (8002538 <HAL_TIM_ConfigClockSource+0x1d0>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d803      	bhi.n	800243e <HAL_TIM_ConfigClockSource+0xd6>
 8002436:	4a41      	ldr	r2, [pc, #260]	; (800253c <HAL_TIM_ConfigClockSource+0x1d4>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d061      	beq.n	8002500 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800243c:	e06a      	b.n	8002514 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800243e:	4a40      	ldr	r2, [pc, #256]	; (8002540 <HAL_TIM_ConfigClockSource+0x1d8>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d05d      	beq.n	8002500 <HAL_TIM_ConfigClockSource+0x198>
 8002444:	4a3f      	ldr	r2, [pc, #252]	; (8002544 <HAL_TIM_ConfigClockSource+0x1dc>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d05a      	beq.n	8002500 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800244a:	e063      	b.n	8002514 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6818      	ldr	r0, [r3, #0]
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	6899      	ldr	r1, [r3, #8]
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685a      	ldr	r2, [r3, #4]
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	f000 fb2e 	bl	8002abc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800246e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	68fa      	ldr	r2, [r7, #12]
 8002476:	609a      	str	r2, [r3, #8]
      break;
 8002478:	e04c      	b.n	8002514 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6818      	ldr	r0, [r3, #0]
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	6899      	ldr	r1, [r3, #8]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685a      	ldr	r2, [r3, #4]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	f000 fb17 	bl	8002abc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	689a      	ldr	r2, [r3, #8]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800249c:	609a      	str	r2, [r3, #8]
      break;
 800249e:	e039      	b.n	8002514 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6818      	ldr	r0, [r3, #0]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	6859      	ldr	r1, [r3, #4]
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	461a      	mov	r2, r3
 80024ae:	f000 f9d3 	bl	8002858 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	2150      	movs	r1, #80	; 0x50
 80024b8:	4618      	mov	r0, r3
 80024ba:	f000 fae2 	bl	8002a82 <TIM_ITRx_SetConfig>
      break;
 80024be:	e029      	b.n	8002514 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6818      	ldr	r0, [r3, #0]
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	6859      	ldr	r1, [r3, #4]
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	461a      	mov	r2, r3
 80024ce:	f000 fa2f 	bl	8002930 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2160      	movs	r1, #96	; 0x60
 80024d8:	4618      	mov	r0, r3
 80024da:	f000 fad2 	bl	8002a82 <TIM_ITRx_SetConfig>
      break;
 80024de:	e019      	b.n	8002514 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6818      	ldr	r0, [r3, #0]
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	6859      	ldr	r1, [r3, #4]
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	461a      	mov	r2, r3
 80024ee:	f000 f9b3 	bl	8002858 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2140      	movs	r1, #64	; 0x40
 80024f8:	4618      	mov	r0, r3
 80024fa:	f000 fac2 	bl	8002a82 <TIM_ITRx_SetConfig>
      break;
 80024fe:	e009      	b.n	8002514 <HAL_TIM_ConfigClockSource+0x1ac>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4619      	mov	r1, r3
 800250a:	4610      	mov	r0, r2
 800250c:	f000 fab9 	bl	8002a82 <TIM_ITRx_SetConfig>
        break;
 8002510:	e000      	b.n	8002514 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 8002512:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	00100030 	.word	0x00100030
 8002534:	00100020 	.word	0x00100020
 8002538:	00100050 	.word	0x00100050
 800253c:	00100040 	.word	0x00100040
 8002540:	00100060 	.word	0x00100060
 8002544:	00100070 	.word	0x00100070

08002548 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8002552:	2300      	movs	r3, #0
 8002554:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	2b0c      	cmp	r3, #12
 800255a:	d831      	bhi.n	80025c0 <HAL_TIM_ReadCapturedValue+0x78>
 800255c:	a201      	add	r2, pc, #4	; (adr r2, 8002564 <HAL_TIM_ReadCapturedValue+0x1c>)
 800255e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002562:	bf00      	nop
 8002564:	08002599 	.word	0x08002599
 8002568:	080025c1 	.word	0x080025c1
 800256c:	080025c1 	.word	0x080025c1
 8002570:	080025c1 	.word	0x080025c1
 8002574:	080025a3 	.word	0x080025a3
 8002578:	080025c1 	.word	0x080025c1
 800257c:	080025c1 	.word	0x080025c1
 8002580:	080025c1 	.word	0x080025c1
 8002584:	080025ad 	.word	0x080025ad
 8002588:	080025c1 	.word	0x080025c1
 800258c:	080025c1 	.word	0x080025c1
 8002590:	080025c1 	.word	0x080025c1
 8002594:	080025b7 	.word	0x080025b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800259e:	60fb      	str	r3, [r7, #12]

      break;
 80025a0:	e00f      	b.n	80025c2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025a8:	60fb      	str	r3, [r7, #12]

      break;
 80025aa:	e00a      	b.n	80025c2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025b2:	60fb      	str	r3, [r7, #12]

      break;
 80025b4:	e005      	b.n	80025c2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025bc:	60fb      	str	r3, [r7, #12]

      break;
 80025be:	e000      	b.n	80025c2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80025c0:	bf00      	nop
  }

  return tmpreg;
 80025c2:	68fb      	ldr	r3, [r7, #12]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3714      	adds	r7, #20
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80025d8:	bf00      	nop
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80025ec:	bf00      	nop
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002614:	bf00      	nop
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002620:	b480      	push	{r7}
 8002622:	b085      	sub	sp, #20
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a46      	ldr	r2, [pc, #280]	; (800274c <TIM_Base_SetConfig+0x12c>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d017      	beq.n	8002668 <TIM_Base_SetConfig+0x48>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800263e:	d013      	beq.n	8002668 <TIM_Base_SetConfig+0x48>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a43      	ldr	r2, [pc, #268]	; (8002750 <TIM_Base_SetConfig+0x130>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d00f      	beq.n	8002668 <TIM_Base_SetConfig+0x48>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a42      	ldr	r2, [pc, #264]	; (8002754 <TIM_Base_SetConfig+0x134>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d00b      	beq.n	8002668 <TIM_Base_SetConfig+0x48>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4a41      	ldr	r2, [pc, #260]	; (8002758 <TIM_Base_SetConfig+0x138>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d007      	beq.n	8002668 <TIM_Base_SetConfig+0x48>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a40      	ldr	r2, [pc, #256]	; (800275c <TIM_Base_SetConfig+0x13c>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d003      	beq.n	8002668 <TIM_Base_SetConfig+0x48>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a3f      	ldr	r2, [pc, #252]	; (8002760 <TIM_Base_SetConfig+0x140>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d108      	bne.n	800267a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800266e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	68fa      	ldr	r2, [r7, #12]
 8002676:	4313      	orrs	r3, r2
 8002678:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a33      	ldr	r2, [pc, #204]	; (800274c <TIM_Base_SetConfig+0x12c>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d023      	beq.n	80026ca <TIM_Base_SetConfig+0xaa>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002688:	d01f      	beq.n	80026ca <TIM_Base_SetConfig+0xaa>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a30      	ldr	r2, [pc, #192]	; (8002750 <TIM_Base_SetConfig+0x130>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d01b      	beq.n	80026ca <TIM_Base_SetConfig+0xaa>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a2f      	ldr	r2, [pc, #188]	; (8002754 <TIM_Base_SetConfig+0x134>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d017      	beq.n	80026ca <TIM_Base_SetConfig+0xaa>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a2e      	ldr	r2, [pc, #184]	; (8002758 <TIM_Base_SetConfig+0x138>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d013      	beq.n	80026ca <TIM_Base_SetConfig+0xaa>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a2d      	ldr	r2, [pc, #180]	; (800275c <TIM_Base_SetConfig+0x13c>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d00f      	beq.n	80026ca <TIM_Base_SetConfig+0xaa>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a2d      	ldr	r2, [pc, #180]	; (8002764 <TIM_Base_SetConfig+0x144>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d00b      	beq.n	80026ca <TIM_Base_SetConfig+0xaa>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a2c      	ldr	r2, [pc, #176]	; (8002768 <TIM_Base_SetConfig+0x148>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d007      	beq.n	80026ca <TIM_Base_SetConfig+0xaa>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a2b      	ldr	r2, [pc, #172]	; (800276c <TIM_Base_SetConfig+0x14c>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d003      	beq.n	80026ca <TIM_Base_SetConfig+0xaa>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a26      	ldr	r2, [pc, #152]	; (8002760 <TIM_Base_SetConfig+0x140>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d108      	bne.n	80026dc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	4313      	orrs	r3, r2
 80026da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	695b      	ldr	r3, [r3, #20]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	689a      	ldr	r2, [r3, #8]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	4a12      	ldr	r2, [pc, #72]	; (800274c <TIM_Base_SetConfig+0x12c>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d013      	beq.n	8002730 <TIM_Base_SetConfig+0x110>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	4a14      	ldr	r2, [pc, #80]	; (800275c <TIM_Base_SetConfig+0x13c>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d00f      	beq.n	8002730 <TIM_Base_SetConfig+0x110>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4a14      	ldr	r2, [pc, #80]	; (8002764 <TIM_Base_SetConfig+0x144>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d00b      	beq.n	8002730 <TIM_Base_SetConfig+0x110>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a13      	ldr	r2, [pc, #76]	; (8002768 <TIM_Base_SetConfig+0x148>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d007      	beq.n	8002730 <TIM_Base_SetConfig+0x110>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4a12      	ldr	r2, [pc, #72]	; (800276c <TIM_Base_SetConfig+0x14c>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d003      	beq.n	8002730 <TIM_Base_SetConfig+0x110>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a0d      	ldr	r2, [pc, #52]	; (8002760 <TIM_Base_SetConfig+0x140>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d103      	bne.n	8002738 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	691a      	ldr	r2, [r3, #16]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	615a      	str	r2, [r3, #20]
}
 800273e:	bf00      	nop
 8002740:	3714      	adds	r7, #20
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	40012c00 	.word	0x40012c00
 8002750:	40000400 	.word	0x40000400
 8002754:	40000800 	.word	0x40000800
 8002758:	40000c00 	.word	0x40000c00
 800275c:	40013400 	.word	0x40013400
 8002760:	40015000 	.word	0x40015000
 8002764:	40014000 	.word	0x40014000
 8002768:	40014400 	.word	0x40014400
 800276c:	40014800 	.word	0x40014800

08002770 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002770:	b480      	push	{r7}
 8002772:	b087      	sub	sp, #28
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
 800277c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6a1b      	ldr	r3, [r3, #32]
 8002782:	f023 0201 	bic.w	r2, r3, #1
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	699b      	ldr	r3, [r3, #24]
 800278e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6a1b      	ldr	r3, [r3, #32]
 8002794:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	4a28      	ldr	r2, [pc, #160]	; (800283c <TIM_TI1_SetConfig+0xcc>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d01b      	beq.n	80027d6 <TIM_TI1_SetConfig+0x66>
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027a4:	d017      	beq.n	80027d6 <TIM_TI1_SetConfig+0x66>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	4a25      	ldr	r2, [pc, #148]	; (8002840 <TIM_TI1_SetConfig+0xd0>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d013      	beq.n	80027d6 <TIM_TI1_SetConfig+0x66>
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	4a24      	ldr	r2, [pc, #144]	; (8002844 <TIM_TI1_SetConfig+0xd4>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d00f      	beq.n	80027d6 <TIM_TI1_SetConfig+0x66>
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	4a23      	ldr	r2, [pc, #140]	; (8002848 <TIM_TI1_SetConfig+0xd8>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d00b      	beq.n	80027d6 <TIM_TI1_SetConfig+0x66>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	4a22      	ldr	r2, [pc, #136]	; (800284c <TIM_TI1_SetConfig+0xdc>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d007      	beq.n	80027d6 <TIM_TI1_SetConfig+0x66>
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	4a21      	ldr	r2, [pc, #132]	; (8002850 <TIM_TI1_SetConfig+0xe0>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d003      	beq.n	80027d6 <TIM_TI1_SetConfig+0x66>
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	4a20      	ldr	r2, [pc, #128]	; (8002854 <TIM_TI1_SetConfig+0xe4>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d101      	bne.n	80027da <TIM_TI1_SetConfig+0x6a>
 80027d6:	2301      	movs	r3, #1
 80027d8:	e000      	b.n	80027dc <TIM_TI1_SetConfig+0x6c>
 80027da:	2300      	movs	r3, #0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d008      	beq.n	80027f2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	f023 0303 	bic.w	r3, r3, #3
 80027e6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80027e8:	697a      	ldr	r2, [r7, #20]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	617b      	str	r3, [r7, #20]
 80027f0:	e003      	b.n	80027fa <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	f043 0301 	orr.w	r3, r3, #1
 80027f8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002800:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	011b      	lsls	r3, r3, #4
 8002806:	b2db      	uxtb	r3, r3
 8002808:	697a      	ldr	r2, [r7, #20]
 800280a:	4313      	orrs	r3, r2
 800280c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	f023 030a 	bic.w	r3, r3, #10
 8002814:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	f003 030a 	and.w	r3, r3, #10
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	4313      	orrs	r3, r2
 8002820:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	697a      	ldr	r2, [r7, #20]
 8002826:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	693a      	ldr	r2, [r7, #16]
 800282c:	621a      	str	r2, [r3, #32]
}
 800282e:	bf00      	nop
 8002830:	371c      	adds	r7, #28
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	40012c00 	.word	0x40012c00
 8002840:	40000400 	.word	0x40000400
 8002844:	40000800 	.word	0x40000800
 8002848:	40000c00 	.word	0x40000c00
 800284c:	40013400 	.word	0x40013400
 8002850:	40014000 	.word	0x40014000
 8002854:	40015000 	.word	0x40015000

08002858 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002858:	b480      	push	{r7}
 800285a:	b087      	sub	sp, #28
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6a1b      	ldr	r3, [r3, #32]
 8002868:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	f023 0201 	bic.w	r2, r3, #1
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002882:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	011b      	lsls	r3, r3, #4
 8002888:	693a      	ldr	r2, [r7, #16]
 800288a:	4313      	orrs	r3, r2
 800288c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	f023 030a 	bic.w	r3, r3, #10
 8002894:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002896:	697a      	ldr	r2, [r7, #20]
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	4313      	orrs	r3, r2
 800289c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	693a      	ldr	r2, [r7, #16]
 80028a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	621a      	str	r2, [r3, #32]
}
 80028aa:	bf00      	nop
 80028ac:	371c      	adds	r7, #28
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr

080028b6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80028b6:	b480      	push	{r7}
 80028b8:	b087      	sub	sp, #28
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	60f8      	str	r0, [r7, #12]
 80028be:	60b9      	str	r1, [r7, #8]
 80028c0:	607a      	str	r2, [r7, #4]
 80028c2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6a1b      	ldr	r3, [r3, #32]
 80028c8:	f023 0210 	bic.w	r2, r3, #16
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6a1b      	ldr	r3, [r3, #32]
 80028da:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	021b      	lsls	r3, r3, #8
 80028e8:	697a      	ldr	r2, [r7, #20]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80028f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	031b      	lsls	r3, r3, #12
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	697a      	ldr	r2, [r7, #20]
 80028fe:	4313      	orrs	r3, r2
 8002900:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002908:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	011b      	lsls	r3, r3, #4
 800290e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8002912:	693a      	ldr	r2, [r7, #16]
 8002914:	4313      	orrs	r3, r2
 8002916:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	697a      	ldr	r2, [r7, #20]
 800291c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	693a      	ldr	r2, [r7, #16]
 8002922:	621a      	str	r2, [r3, #32]
}
 8002924:	bf00      	nop
 8002926:	371c      	adds	r7, #28
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002930:	b480      	push	{r7}
 8002932:	b087      	sub	sp, #28
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6a1b      	ldr	r3, [r3, #32]
 8002940:	f023 0210 	bic.w	r2, r3, #16
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6a1b      	ldr	r3, [r3, #32]
 8002952:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800295a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	031b      	lsls	r3, r3, #12
 8002960:	697a      	ldr	r2, [r7, #20]
 8002962:	4313      	orrs	r3, r2
 8002964:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800296c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	011b      	lsls	r3, r3, #4
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	4313      	orrs	r3, r2
 8002976:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	621a      	str	r2, [r3, #32]
}
 8002984:	bf00      	nop
 8002986:	371c      	adds	r7, #28
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002990:	b480      	push	{r7}
 8002992:	b087      	sub	sp, #28
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
 800299c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6a1b      	ldr	r3, [r3, #32]
 80029b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	f023 0303 	bic.w	r3, r3, #3
 80029bc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80029be:	697a      	ldr	r2, [r7, #20]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029cc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	011b      	lsls	r3, r3, #4
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	697a      	ldr	r2, [r7, #20]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80029e0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	021b      	lsls	r3, r3, #8
 80029e6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	697a      	ldr	r2, [r7, #20]
 80029f4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	621a      	str	r2, [r3, #32]
}
 80029fc:	bf00      	nop
 80029fe:	371c      	adds	r7, #28
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b087      	sub	sp, #28
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	607a      	str	r2, [r7, #4]
 8002a14:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	6a1b      	ldr	r3, [r3, #32]
 8002a1a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	69db      	ldr	r3, [r3, #28]
 8002a26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6a1b      	ldr	r3, [r3, #32]
 8002a2c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a34:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	021b      	lsls	r3, r3, #8
 8002a3a:	697a      	ldr	r2, [r7, #20]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002a46:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	031b      	lsls	r3, r3, #12
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	697a      	ldr	r2, [r7, #20]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8002a5a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	031b      	lsls	r3, r3, #12
 8002a60:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	697a      	ldr	r2, [r7, #20]
 8002a6e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	621a      	str	r2, [r3, #32]
}
 8002a76:	bf00      	nop
 8002a78:	371c      	adds	r7, #28
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr

08002a82 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a82:	b480      	push	{r7}
 8002a84:	b085      	sub	sp, #20
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	6078      	str	r0, [r7, #4]
 8002a8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002a98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	f043 0307 	orr.w	r3, r3, #7
 8002aa8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	609a      	str	r2, [r3, #8]
}
 8002ab0:	bf00      	nop
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b087      	sub	sp, #28
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
 8002ac8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ad6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	021a      	lsls	r2, r3, #8
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	431a      	orrs	r2, r3
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	697a      	ldr	r2, [r7, #20]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	697a      	ldr	r2, [r7, #20]
 8002aee:	609a      	str	r2, [r3, #8]
}
 8002af0:	bf00      	nop
 8002af2:	371c      	adds	r7, #28
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b087      	sub	sp, #28
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	f003 031f 	and.w	r3, r3, #31
 8002b0e:	2201      	movs	r2, #1
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6a1a      	ldr	r2, [r3, #32]
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	401a      	ands	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6a1a      	ldr	r2, [r3, #32]
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	f003 031f 	and.w	r3, r3, #31
 8002b2e:	6879      	ldr	r1, [r7, #4]
 8002b30:	fa01 f303 	lsl.w	r3, r1, r3
 8002b34:	431a      	orrs	r2, r3
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	621a      	str	r2, [r3, #32]
}
 8002b3a:	bf00      	nop
 8002b3c:	371c      	adds	r7, #28
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
	...

08002b48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d101      	bne.n	8002b60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	e074      	b.n	8002c4a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2202      	movs	r2, #2
 8002b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a34      	ldr	r2, [pc, #208]	; (8002c58 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d009      	beq.n	8002b9e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a33      	ldr	r2, [pc, #204]	; (8002c5c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d004      	beq.n	8002b9e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a31      	ldr	r2, [pc, #196]	; (8002c60 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d108      	bne.n	8002bb0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002ba4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002bb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	68fa      	ldr	r2, [r7, #12]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a21      	ldr	r2, [pc, #132]	; (8002c58 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d022      	beq.n	8002c1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002be0:	d01d      	beq.n	8002c1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a1f      	ldr	r2, [pc, #124]	; (8002c64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d018      	beq.n	8002c1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a1d      	ldr	r2, [pc, #116]	; (8002c68 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d013      	beq.n	8002c1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a1c      	ldr	r2, [pc, #112]	; (8002c6c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d00e      	beq.n	8002c1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a15      	ldr	r2, [pc, #84]	; (8002c5c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d009      	beq.n	8002c1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a18      	ldr	r2, [pc, #96]	; (8002c70 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d004      	beq.n	8002c1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a11      	ldr	r2, [pc, #68]	; (8002c60 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d10c      	bne.n	8002c38 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	68ba      	ldr	r2, [r7, #8]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	68ba      	ldr	r2, [r7, #8]
 8002c36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c48:	2300      	movs	r3, #0
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3714      	adds	r7, #20
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	40012c00 	.word	0x40012c00
 8002c5c:	40013400 	.word	0x40013400
 8002c60:	40015000 	.word	0x40015000
 8002c64:	40000400 	.word	0x40000400
 8002c68:	40000800 	.word	0x40000800
 8002c6c:	40000c00 	.word	0x40000c00
 8002c70:	40014000 	.word	0x40014000

08002c74 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d101      	bne.n	8002c90 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	e096      	b.n	8002dbe <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2201      	movs	r2, #1
 8002c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	691b      	ldr	r3, [r3, #16]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	695b      	ldr	r3, [r3, #20]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	041b      	lsls	r3, r3, #16
 8002d06:	4313      	orrs	r3, r2
 8002d08:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a2f      	ldr	r2, [pc, #188]	; (8002dcc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d009      	beq.n	8002d28 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a2d      	ldr	r2, [pc, #180]	; (8002dd0 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d004      	beq.n	8002d28 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a2c      	ldr	r2, [pc, #176]	; (8002dd4 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d106      	bne.n	8002d36 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	69db      	ldr	r3, [r3, #28]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a24      	ldr	r2, [pc, #144]	; (8002dcc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d009      	beq.n	8002d54 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a22      	ldr	r2, [pc, #136]	; (8002dd0 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d004      	beq.n	8002d54 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a21      	ldr	r2, [pc, #132]	; (8002dd4 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d12b      	bne.n	8002dac <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5e:	051b      	lsls	r3, r3, #20
 8002d60:	4313      	orrs	r3, r2
 8002d62:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a11      	ldr	r2, [pc, #68]	; (8002dcc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d009      	beq.n	8002d9e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a10      	ldr	r2, [pc, #64]	; (8002dd0 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d004      	beq.n	8002d9e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a0e      	ldr	r2, [pc, #56]	; (8002dd4 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d106      	bne.n	8002dac <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da8:	4313      	orrs	r3, r2
 8002daa:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	68fa      	ldr	r2, [r7, #12]
 8002db2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002dbc:	2300      	movs	r3, #0
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3714      	adds	r7, #20
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
 8002dca:	bf00      	nop
 8002dcc:	40012c00 	.word	0x40012c00
 8002dd0:	40013400 	.word	0x40013400
 8002dd4:	40015000 	.word	0x40015000

08002dd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002e08:	bf00      	nop
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8002e1c:	bf00      	nop
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr

08002e28 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr

08002e50 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <RGB_SET>:
  * @param  green state (0 = off, 1 = on)
  * @param  blue state (0 = off, 1 = on)
  * @retval none
  */
void RGB_SET(uint8_t red_state, uint8_t green_state, uint8_t blue_state)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	71fb      	strb	r3, [r7, #7]
 8002e6e:	460b      	mov	r3, r1
 8002e70:	71bb      	strb	r3, [r7, #6]
 8002e72:	4613      	mov	r3, r2
 8002e74:	717b      	strb	r3, [r7, #5]
	HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, red_state);
 8002e76:	79fb      	ldrb	r3, [r7, #7]
 8002e78:	461a      	mov	r2, r3
 8002e7a:	2120      	movs	r1, #32
 8002e7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e80:	f7fe f822 	bl	8000ec8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_GPIO_Port, GREEN_Pin, green_state);
 8002e84:	79bb      	ldrb	r3, [r7, #6]
 8002e86:	461a      	mov	r2, r3
 8002e88:	2140      	movs	r1, #64	; 0x40
 8002e8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e8e:	f7fe f81b 	bl	8000ec8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BLUE_GPIO_Port, BLUE_Pin, blue_state);
 8002e92:	797b      	ldrb	r3, [r7, #5]
 8002e94:	461a      	mov	r2, r3
 8002e96:	2180      	movs	r1, #128	; 0x80
 8002e98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e9c:	f7fe f814 	bl	8000ec8 <HAL_GPIO_WritePin>
}
 8002ea0:	bf00      	nop
 8002ea2:	3708      	adds	r7, #8
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <setMotorDirection>:
{
	// Set duty cycle of motors
}

void setMotorDirection(uint8_t direction)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	4603      	mov	r3, r0
 8002eb0:	71fb      	strb	r3, [r7, #7]
	// Set direction command signals to H Bridge Driver
	if(direction==FORWARD)
 8002eb2:	79fb      	ldrb	r3, [r7, #7]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d119      	bne.n	8002eec <setMotorDirection+0x44>
	{
		HAL_GPIO_WritePin(H_Bridge1_Control1_GPIO_Port,H_Bridge1_Control1_Pin,1);
 8002eb8:	2201      	movs	r2, #1
 8002eba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ebe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ec2:	f7fe f801 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge1_Control2_GPIO_Port,H_Bridge1_Control2_Pin,0);
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ecc:	4851      	ldr	r0, [pc, #324]	; (8003014 <setMotorDirection+0x16c>)
 8002ece:	f7fd fffb 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge2_Control1_GPIO_Port,H_Bridge1_Control1_Pin,1);
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ed8:	484e      	ldr	r0, [pc, #312]	; (8003014 <setMotorDirection+0x16c>)
 8002eda:	f7fd fff5 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge2_Control2_GPIO_Port,H_Bridge1_Control2_Pin,0);
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ee4:	484b      	ldr	r0, [pc, #300]	; (8003014 <setMotorDirection+0x16c>)
 8002ee6:	f7fd ffef 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge1_Control1_GPIO_Port,H_Bridge1_Control1_Pin,1);
		HAL_GPIO_WritePin(H_Bridge1_Control2_GPIO_Port,H_Bridge1_Control2_Pin,1);
		HAL_GPIO_WritePin(H_Bridge2_Control1_GPIO_Port,H_Bridge1_Control1_Pin,1);
		HAL_GPIO_WritePin(H_Bridge2_Control2_GPIO_Port,H_Bridge1_Control2_Pin,1);
	}
}
 8002eea:	e08f      	b.n	800300c <setMotorDirection+0x164>
	else if(direction==REVERSE)
 8002eec:	79fb      	ldrb	r3, [r7, #7]
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d119      	bne.n	8002f26 <setMotorDirection+0x7e>
		HAL_GPIO_WritePin(H_Bridge1_Control1_GPIO_Port,H_Bridge1_Control1_Pin,0);
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ef8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002efc:	f7fd ffe4 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge1_Control2_GPIO_Port,H_Bridge1_Control2_Pin,1);
 8002f00:	2201      	movs	r2, #1
 8002f02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f06:	4843      	ldr	r0, [pc, #268]	; (8003014 <setMotorDirection+0x16c>)
 8002f08:	f7fd ffde 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge2_Control1_GPIO_Port,H_Bridge1_Control1_Pin,0);
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f12:	4840      	ldr	r0, [pc, #256]	; (8003014 <setMotorDirection+0x16c>)
 8002f14:	f7fd ffd8 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge2_Control2_GPIO_Port,H_Bridge1_Control2_Pin,1);
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f1e:	483d      	ldr	r0, [pc, #244]	; (8003014 <setMotorDirection+0x16c>)
 8002f20:	f7fd ffd2 	bl	8000ec8 <HAL_GPIO_WritePin>
}
 8002f24:	e072      	b.n	800300c <setMotorDirection+0x164>
	else if(direction==LEFT)
 8002f26:	79fb      	ldrb	r3, [r7, #7]
 8002f28:	2b03      	cmp	r3, #3
 8002f2a:	d119      	bne.n	8002f60 <setMotorDirection+0xb8>
		HAL_GPIO_WritePin(H_Bridge1_Control1_GPIO_Port,H_Bridge1_Control1_Pin,0);
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f36:	f7fd ffc7 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge1_Control2_GPIO_Port,H_Bridge1_Control2_Pin,1);
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f40:	4834      	ldr	r0, [pc, #208]	; (8003014 <setMotorDirection+0x16c>)
 8002f42:	f7fd ffc1 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge2_Control1_GPIO_Port,H_Bridge1_Control1_Pin,1);
 8002f46:	2201      	movs	r2, #1
 8002f48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f4c:	4831      	ldr	r0, [pc, #196]	; (8003014 <setMotorDirection+0x16c>)
 8002f4e:	f7fd ffbb 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge2_Control2_GPIO_Port,H_Bridge1_Control2_Pin,0);
 8002f52:	2200      	movs	r2, #0
 8002f54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f58:	482e      	ldr	r0, [pc, #184]	; (8003014 <setMotorDirection+0x16c>)
 8002f5a:	f7fd ffb5 	bl	8000ec8 <HAL_GPIO_WritePin>
}
 8002f5e:	e055      	b.n	800300c <setMotorDirection+0x164>
	else if(direction==RIGHT)
 8002f60:	79fb      	ldrb	r3, [r7, #7]
 8002f62:	2b03      	cmp	r3, #3
 8002f64:	d119      	bne.n	8002f9a <setMotorDirection+0xf2>
		HAL_GPIO_WritePin(H_Bridge1_Control1_GPIO_Port,H_Bridge1_Control1_Pin,1);
 8002f66:	2201      	movs	r2, #1
 8002f68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f70:	f7fd ffaa 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge1_Control2_GPIO_Port,H_Bridge1_Control2_Pin,0);
 8002f74:	2200      	movs	r2, #0
 8002f76:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f7a:	4826      	ldr	r0, [pc, #152]	; (8003014 <setMotorDirection+0x16c>)
 8002f7c:	f7fd ffa4 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge2_Control1_GPIO_Port,H_Bridge1_Control1_Pin,0);
 8002f80:	2200      	movs	r2, #0
 8002f82:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f86:	4823      	ldr	r0, [pc, #140]	; (8003014 <setMotorDirection+0x16c>)
 8002f88:	f7fd ff9e 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge2_Control2_GPIO_Port,H_Bridge1_Control2_Pin,1);
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f92:	4820      	ldr	r0, [pc, #128]	; (8003014 <setMotorDirection+0x16c>)
 8002f94:	f7fd ff98 	bl	8000ec8 <HAL_GPIO_WritePin>
}
 8002f98:	e038      	b.n	800300c <setMotorDirection+0x164>
	else if(direction==HIGH_STOP)
 8002f9a:	79fb      	ldrb	r3, [r7, #7]
 8002f9c:	2b04      	cmp	r3, #4
 8002f9e:	d119      	bne.n	8002fd4 <setMotorDirection+0x12c>
		HAL_GPIO_WritePin(H_Bridge1_Control1_GPIO_Port,H_Bridge1_Control1_Pin,0);
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fa6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002faa:	f7fd ff8d 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge1_Control2_GPIO_Port,H_Bridge1_Control2_Pin,0);
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002fb4:	4817      	ldr	r0, [pc, #92]	; (8003014 <setMotorDirection+0x16c>)
 8002fb6:	f7fd ff87 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge2_Control1_GPIO_Port,H_Bridge1_Control1_Pin,0);
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fc0:	4814      	ldr	r0, [pc, #80]	; (8003014 <setMotorDirection+0x16c>)
 8002fc2:	f7fd ff81 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge2_Control2_GPIO_Port,H_Bridge1_Control2_Pin,0);
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002fcc:	4811      	ldr	r0, [pc, #68]	; (8003014 <setMotorDirection+0x16c>)
 8002fce:	f7fd ff7b 	bl	8000ec8 <HAL_GPIO_WritePin>
}
 8002fd2:	e01b      	b.n	800300c <setMotorDirection+0x164>
	else if(direction==LOW_STOP)
 8002fd4:	79fb      	ldrb	r3, [r7, #7]
 8002fd6:	2b05      	cmp	r3, #5
 8002fd8:	d118      	bne.n	800300c <setMotorDirection+0x164>
		HAL_GPIO_WritePin(H_Bridge1_Control1_GPIO_Port,H_Bridge1_Control1_Pin,1);
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fe0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002fe4:	f7fd ff70 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge1_Control2_GPIO_Port,H_Bridge1_Control2_Pin,1);
 8002fe8:	2201      	movs	r2, #1
 8002fea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002fee:	4809      	ldr	r0, [pc, #36]	; (8003014 <setMotorDirection+0x16c>)
 8002ff0:	f7fd ff6a 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge2_Control1_GPIO_Port,H_Bridge1_Control1_Pin,1);
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ffa:	4806      	ldr	r0, [pc, #24]	; (8003014 <setMotorDirection+0x16c>)
 8002ffc:	f7fd ff64 	bl	8000ec8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(H_Bridge2_Control2_GPIO_Port,H_Bridge1_Control2_Pin,1);
 8003000:	2201      	movs	r2, #1
 8003002:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003006:	4803      	ldr	r0, [pc, #12]	; (8003014 <setMotorDirection+0x16c>)
 8003008:	f7fd ff5e 	bl	8000ec8 <HAL_GPIO_WritePin>
}
 800300c:	bf00      	nop
 800300e:	3708      	adds	r7, #8
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	48000400 	.word	0x48000400

08003018 <getDistance>:
extern float distance;
extern TIM_HandleTypeDef htim4;


float getDistance()
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(trigPin_GPIO_Port, trigPin_Pin, 1);
 800301c:	2201      	movs	r2, #1
 800301e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003022:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003026:	f7fd ff4f 	bl	8000ec8 <HAL_GPIO_WritePin>
	delay_us(10);
 800302a:	200a      	movs	r0, #10
 800302c:	f7fd fb02 	bl	8000634 <delay_us>
	HAL_GPIO_WritePin(trigPin_GPIO_Port, trigPin_Pin, 0);
 8003030:	2200      	movs	r2, #0
 8003032:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003036:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800303a:	f7fd ff45 	bl	8000ec8 <HAL_GPIO_WritePin>

	return distance;
 800303e:	4b03      	ldr	r3, [pc, #12]	; (800304c <getDistance+0x34>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	ee07 3a90 	vmov	s15, r3
}
 8003046:	eeb0 0a67 	vmov.f32	s0, s15
 800304a:	bd80      	pop	{r7, pc}
 800304c:	20000078 	.word	0x20000078

08003050 <HAL_TIM_IC_CaptureCallback>:

// CALLBACK FUNCTION FOR TIMER 4 CHANNEL 1
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	7f1b      	ldrb	r3, [r3, #28]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d15c      	bne.n	800311a <HAL_TIM_IC_CaptureCallback+0xca>
	{
		if(is_time_captured==0)
 8003060:	4b30      	ldr	r3, [pc, #192]	; (8003124 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d11b      	bne.n	80030a0 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			Time_at_rising_edge = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 8003068:	2100      	movs	r1, #0
 800306a:	482f      	ldr	r0, [pc, #188]	; (8003128 <HAL_TIM_IC_CaptureCallback+0xd8>)
 800306c:	f7ff fa6c 	bl	8002548 <HAL_TIM_ReadCapturedValue>
 8003070:	4603      	mov	r3, r0
 8003072:	b29a      	uxth	r2, r3
 8003074:	4b2d      	ldr	r3, [pc, #180]	; (800312c <HAL_TIM_IC_CaptureCallback+0xdc>)
 8003076:	801a      	strh	r2, [r3, #0]
			is_time_captured = 1;
 8003078:	4b2a      	ldr	r3, [pc, #168]	; (8003124 <HAL_TIM_IC_CaptureCallback+0xd4>)
 800307a:	2201      	movs	r2, #1
 800307c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim4, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 800307e:	4b2a      	ldr	r3, [pc, #168]	; (8003128 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	6a1a      	ldr	r2, [r3, #32]
 8003084:	4b28      	ldr	r3, [pc, #160]	; (8003128 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 020a 	bic.w	r2, r2, #10
 800308c:	621a      	str	r2, [r3, #32]
 800308e:	4b26      	ldr	r3, [pc, #152]	; (8003128 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	6a1a      	ldr	r2, [r3, #32]
 8003094:	4b24      	ldr	r3, [pc, #144]	; (8003128 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f042 0202 	orr.w	r2, r2, #2
 800309c:	621a      	str	r2, [r3, #32]

			is_time_captured = 0;
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim4, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
		}
	}
}
 800309e:	e03c      	b.n	800311a <HAL_TIM_IC_CaptureCallback+0xca>
		else if(is_time_captured==1)
 80030a0:	4b20      	ldr	r3, [pc, #128]	; (8003124 <HAL_TIM_IC_CaptureCallback+0xd4>)
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d138      	bne.n	800311a <HAL_TIM_IC_CaptureCallback+0xca>
			Time_at_falling_edge = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 80030a8:	2100      	movs	r1, #0
 80030aa:	481f      	ldr	r0, [pc, #124]	; (8003128 <HAL_TIM_IC_CaptureCallback+0xd8>)
 80030ac:	f7ff fa4c 	bl	8002548 <HAL_TIM_ReadCapturedValue>
 80030b0:	4603      	mov	r3, r0
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	4b1e      	ldr	r3, [pc, #120]	; (8003130 <HAL_TIM_IC_CaptureCallback+0xe0>)
 80030b6:	801a      	strh	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(&htim4, 0);
 80030b8:	4b1b      	ldr	r3, [pc, #108]	; (8003128 <HAL_TIM_IC_CaptureCallback+0xd8>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	2200      	movs	r2, #0
 80030be:	625a      	str	r2, [r3, #36]	; 0x24
			if(Time_at_falling_edge>Time_at_rising_edge)
 80030c0:	4b1b      	ldr	r3, [pc, #108]	; (8003130 <HAL_TIM_IC_CaptureCallback+0xe0>)
 80030c2:	881a      	ldrh	r2, [r3, #0]
 80030c4:	4b19      	ldr	r3, [pc, #100]	; (800312c <HAL_TIM_IC_CaptureCallback+0xdc>)
 80030c6:	881b      	ldrh	r3, [r3, #0]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d915      	bls.n	80030f8 <HAL_TIM_IC_CaptureCallback+0xa8>
				pulse_width = Time_at_falling_edge - Time_at_rising_edge;
 80030cc:	4b18      	ldr	r3, [pc, #96]	; (8003130 <HAL_TIM_IC_CaptureCallback+0xe0>)
 80030ce:	881a      	ldrh	r2, [r3, #0]
 80030d0:	4b16      	ldr	r3, [pc, #88]	; (800312c <HAL_TIM_IC_CaptureCallback+0xdc>)
 80030d2:	881b      	ldrh	r3, [r3, #0]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	b29a      	uxth	r2, r3
 80030d8:	4b16      	ldr	r3, [pc, #88]	; (8003134 <HAL_TIM_IC_CaptureCallback+0xe4>)
 80030da:	801a      	strh	r2, [r3, #0]
				distance = pulse_width / 59;
 80030dc:	4b15      	ldr	r3, [pc, #84]	; (8003134 <HAL_TIM_IC_CaptureCallback+0xe4>)
 80030de:	881b      	ldrh	r3, [r3, #0]
 80030e0:	4a15      	ldr	r2, [pc, #84]	; (8003138 <HAL_TIM_IC_CaptureCallback+0xe8>)
 80030e2:	fba2 2303 	umull	r2, r3, r2, r3
 80030e6:	08db      	lsrs	r3, r3, #3
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	ee07 3a90 	vmov	s15, r3
 80030ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030f2:	4b12      	ldr	r3, [pc, #72]	; (800313c <HAL_TIM_IC_CaptureCallback+0xec>)
 80030f4:	edc3 7a00 	vstr	s15, [r3]
			is_time_captured = 0;
 80030f8:	4b0a      	ldr	r3, [pc, #40]	; (8003124 <HAL_TIM_IC_CaptureCallback+0xd4>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim4, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80030fe:	4b0a      	ldr	r3, [pc, #40]	; (8003128 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6a1a      	ldr	r2, [r3, #32]
 8003104:	4b08      	ldr	r3, [pc, #32]	; (8003128 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f022 020a 	bic.w	r2, r2, #10
 800310c:	621a      	str	r2, [r3, #32]
 800310e:	4b06      	ldr	r3, [pc, #24]	; (8003128 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	4b05      	ldr	r3, [pc, #20]	; (8003128 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6a12      	ldr	r2, [r2, #32]
 8003118:	621a      	str	r2, [r3, #32]
}
 800311a:	bf00      	nop
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	20000028 	.word	0x20000028
 8003128:	2000002c 	.word	0x2000002c
 800312c:	200000d0 	.word	0x200000d0
 8003130:	200000cc 	.word	0x200000cc
 8003134:	200000ce 	.word	0x200000ce
 8003138:	22b63cbf 	.word	0x22b63cbf
 800313c:	20000078 	.word	0x20000078

08003140 <__libc_init_array>:
 8003140:	b570      	push	{r4, r5, r6, lr}
 8003142:	4e0d      	ldr	r6, [pc, #52]	; (8003178 <__libc_init_array+0x38>)
 8003144:	4c0d      	ldr	r4, [pc, #52]	; (800317c <__libc_init_array+0x3c>)
 8003146:	1ba4      	subs	r4, r4, r6
 8003148:	10a4      	asrs	r4, r4, #2
 800314a:	2500      	movs	r5, #0
 800314c:	42a5      	cmp	r5, r4
 800314e:	d109      	bne.n	8003164 <__libc_init_array+0x24>
 8003150:	4e0b      	ldr	r6, [pc, #44]	; (8003180 <__libc_init_array+0x40>)
 8003152:	4c0c      	ldr	r4, [pc, #48]	; (8003184 <__libc_init_array+0x44>)
 8003154:	f000 f820 	bl	8003198 <_init>
 8003158:	1ba4      	subs	r4, r4, r6
 800315a:	10a4      	asrs	r4, r4, #2
 800315c:	2500      	movs	r5, #0
 800315e:	42a5      	cmp	r5, r4
 8003160:	d105      	bne.n	800316e <__libc_init_array+0x2e>
 8003162:	bd70      	pop	{r4, r5, r6, pc}
 8003164:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003168:	4798      	blx	r3
 800316a:	3501      	adds	r5, #1
 800316c:	e7ee      	b.n	800314c <__libc_init_array+0xc>
 800316e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003172:	4798      	blx	r3
 8003174:	3501      	adds	r5, #1
 8003176:	e7f2      	b.n	800315e <__libc_init_array+0x1e>
 8003178:	080031c0 	.word	0x080031c0
 800317c:	080031c0 	.word	0x080031c0
 8003180:	080031c0 	.word	0x080031c0
 8003184:	080031c4 	.word	0x080031c4

08003188 <memset>:
 8003188:	4402      	add	r2, r0
 800318a:	4603      	mov	r3, r0
 800318c:	4293      	cmp	r3, r2
 800318e:	d100      	bne.n	8003192 <memset+0xa>
 8003190:	4770      	bx	lr
 8003192:	f803 1b01 	strb.w	r1, [r3], #1
 8003196:	e7f9      	b.n	800318c <memset+0x4>

08003198 <_init>:
 8003198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800319a:	bf00      	nop
 800319c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800319e:	bc08      	pop	{r3}
 80031a0:	469e      	mov	lr, r3
 80031a2:	4770      	bx	lr

080031a4 <_fini>:
 80031a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031a6:	bf00      	nop
 80031a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031aa:	bc08      	pop	{r3}
 80031ac:	469e      	mov	lr, r3
 80031ae:	4770      	bx	lr
