#OPTIONS:"|-modgen|-top|syn_identify_core|-devicelib|/home/macro/synopsys/fpga/N-2018.03-SP1/lib/xilinx/unisim_retarget.v|-devicelib|/home/macro/synopsys/fpga/N-2018.03-SP1/lib/xilinx/unisim_vivado.v|-encrypt|-pro|-sysv|-dw|-primux|-ram|-fixsmult|-tri_compatible|-autosm|-fid2|-sharing|on|-ll|2000"
#CUR:"/home/macro/synopsys/fpga/N-2018.03-SP1/linux_a_64/c_ver":1527893550
#CUR:"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/xilinx/unisim_retarget.v":1527870825
#CUR:"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/xilinx/unisim_vivado.v":1527870826
#CUR:"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/hypermods.v":1527893084
#CUR:"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/umr_capim.v":1527859597
#CUR:"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/scemi_objects.v":1527893084
#CUR:"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/scemi_pipes.svh":1527893084
#CUR:"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":1691195875
#numinternalfiles:6
#defaultlanguage:verilog
0			"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v" verilog
#Dependency Lists(Uses List)
0 -1
#Dependency Lists(Users Of)
0 -1
#Design Unit to File Association
module work b9_ORbIwXaEF 0
module work jtag_interface 0
module work b16_Rcmi_qlx9_yHpm7y 0
module work comm_block 0
module work b18_nczQ_DYg_rbYq_Amnd 0
module work b15_SF3c_EfOsX_ikAR 0
module work b14_oLzK_rCK1V_ONu 0
module work b14_oLzs_rCK1V_OCt 0
module work b13_vFW_xNywD_bwR 0
module work b19_nczQ_DYg_YFaRM_oUoP 0
module work b11_SoWyP0zEFKY 0
module work b11_OFWNT9s_FMZ 0
module work b11_8FGZ_vC8f9Z 0
module work b13_vFW_xNywD_EdR 0
module work b11_OFWNT9s_8tZ 0
module work b13_8FGZ_CuHFrZHx 0
module work b10_8cD_xDrxLX 0
module work b19_OFWNT9_EF3_iwnKczDJ 0
module work b3_uKr 0
module work b7_V71OJqz 0
module work b11_jFJtLvYY9qh 0
module work b9_O2yyf_fG2 0
module work b15_CRGcTCua_eH4_ki 0
module work b13_PSyil9s1fkJ_K 0
module work b8_PfFzrNYI 0
module work b16_n2FydH_ab_FH9_K4 0
module work b8_nR_ymqrG 0
module work b7_OCByLXC 0
module work IICE 0
module work syn_identify_core 0
