<profile>

<section name = "Vitis HLS Report for 'mult_hw_Pipeline_readB'" level="0">
<item name = "Date">Fri Nov 22 21:50:16 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">matmul</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4099, 4099, 40.990 us, 40.990 us, 4099, 4099, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- readB">4097, 4097, 3, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 36, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 50, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln36_fu_361_p2">+, 0, 0, 20, 13, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln36_fu_355_p2">icmp, 0, 0, 12, 13, 14</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 13, 26</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_1_fu_118">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="empty_reg_421">8, 0, 8, 0</column>
<column name="empty_reg_421_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="gmem_addr_read_reg_430">8, 0, 8, 0</column>
<column name="i_1_fu_118">13, 0, 13, 0</column>
<column name="trunc_ln2_reg_426">4, 0, 4, 0</column>
<column name="trunc_ln2_reg_426_pp0_iter1_reg">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mult_hw_Pipeline_readB, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mult_hw_Pipeline_readB, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mult_hw_Pipeline_readB, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mult_hw_Pipeline_readB, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mult_hw_Pipeline_readB, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mult_hw_Pipeline_readB, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 11, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="in2">in, 64, ap_none, in2, scalar</column>
<column name="B_V_address0">out, 8, ap_memory, B_V, array</column>
<column name="B_V_ce0">out, 1, ap_memory, B_V, array</column>
<column name="B_V_we0">out, 1, ap_memory, B_V, array</column>
<column name="B_V_d0">out, 8, ap_memory, B_V, array</column>
<column name="B_V_1_address0">out, 8, ap_memory, B_V_1, array</column>
<column name="B_V_1_ce0">out, 1, ap_memory, B_V_1, array</column>
<column name="B_V_1_we0">out, 1, ap_memory, B_V_1, array</column>
<column name="B_V_1_d0">out, 8, ap_memory, B_V_1, array</column>
<column name="B_V_2_address0">out, 8, ap_memory, B_V_2, array</column>
<column name="B_V_2_ce0">out, 1, ap_memory, B_V_2, array</column>
<column name="B_V_2_we0">out, 1, ap_memory, B_V_2, array</column>
<column name="B_V_2_d0">out, 8, ap_memory, B_V_2, array</column>
<column name="B_V_3_address0">out, 8, ap_memory, B_V_3, array</column>
<column name="B_V_3_ce0">out, 1, ap_memory, B_V_3, array</column>
<column name="B_V_3_we0">out, 1, ap_memory, B_V_3, array</column>
<column name="B_V_3_d0">out, 8, ap_memory, B_V_3, array</column>
<column name="B_V_4_address0">out, 8, ap_memory, B_V_4, array</column>
<column name="B_V_4_ce0">out, 1, ap_memory, B_V_4, array</column>
<column name="B_V_4_we0">out, 1, ap_memory, B_V_4, array</column>
<column name="B_V_4_d0">out, 8, ap_memory, B_V_4, array</column>
<column name="B_V_5_address0">out, 8, ap_memory, B_V_5, array</column>
<column name="B_V_5_ce0">out, 1, ap_memory, B_V_5, array</column>
<column name="B_V_5_we0">out, 1, ap_memory, B_V_5, array</column>
<column name="B_V_5_d0">out, 8, ap_memory, B_V_5, array</column>
<column name="B_V_6_address0">out, 8, ap_memory, B_V_6, array</column>
<column name="B_V_6_ce0">out, 1, ap_memory, B_V_6, array</column>
<column name="B_V_6_we0">out, 1, ap_memory, B_V_6, array</column>
<column name="B_V_6_d0">out, 8, ap_memory, B_V_6, array</column>
<column name="B_V_7_address0">out, 8, ap_memory, B_V_7, array</column>
<column name="B_V_7_ce0">out, 1, ap_memory, B_V_7, array</column>
<column name="B_V_7_we0">out, 1, ap_memory, B_V_7, array</column>
<column name="B_V_7_d0">out, 8, ap_memory, B_V_7, array</column>
<column name="B_V_8_address0">out, 8, ap_memory, B_V_8, array</column>
<column name="B_V_8_ce0">out, 1, ap_memory, B_V_8, array</column>
<column name="B_V_8_we0">out, 1, ap_memory, B_V_8, array</column>
<column name="B_V_8_d0">out, 8, ap_memory, B_V_8, array</column>
<column name="B_V_9_address0">out, 8, ap_memory, B_V_9, array</column>
<column name="B_V_9_ce0">out, 1, ap_memory, B_V_9, array</column>
<column name="B_V_9_we0">out, 1, ap_memory, B_V_9, array</column>
<column name="B_V_9_d0">out, 8, ap_memory, B_V_9, array</column>
<column name="B_V_10_address0">out, 8, ap_memory, B_V_10, array</column>
<column name="B_V_10_ce0">out, 1, ap_memory, B_V_10, array</column>
<column name="B_V_10_we0">out, 1, ap_memory, B_V_10, array</column>
<column name="B_V_10_d0">out, 8, ap_memory, B_V_10, array</column>
<column name="B_V_11_address0">out, 8, ap_memory, B_V_11, array</column>
<column name="B_V_11_ce0">out, 1, ap_memory, B_V_11, array</column>
<column name="B_V_11_we0">out, 1, ap_memory, B_V_11, array</column>
<column name="B_V_11_d0">out, 8, ap_memory, B_V_11, array</column>
<column name="B_V_12_address0">out, 8, ap_memory, B_V_12, array</column>
<column name="B_V_12_ce0">out, 1, ap_memory, B_V_12, array</column>
<column name="B_V_12_we0">out, 1, ap_memory, B_V_12, array</column>
<column name="B_V_12_d0">out, 8, ap_memory, B_V_12, array</column>
<column name="B_V_13_address0">out, 8, ap_memory, B_V_13, array</column>
<column name="B_V_13_ce0">out, 1, ap_memory, B_V_13, array</column>
<column name="B_V_13_we0">out, 1, ap_memory, B_V_13, array</column>
<column name="B_V_13_d0">out, 8, ap_memory, B_V_13, array</column>
<column name="B_V_14_address0">out, 8, ap_memory, B_V_14, array</column>
<column name="B_V_14_ce0">out, 1, ap_memory, B_V_14, array</column>
<column name="B_V_14_we0">out, 1, ap_memory, B_V_14, array</column>
<column name="B_V_14_d0">out, 8, ap_memory, B_V_14, array</column>
<column name="B_V_15_address0">out, 8, ap_memory, B_V_15, array</column>
<column name="B_V_15_ce0">out, 1, ap_memory, B_V_15, array</column>
<column name="B_V_15_we0">out, 1, ap_memory, B_V_15, array</column>
<column name="B_V_15_d0">out, 8, ap_memory, B_V_15, array</column>
</table>
</item>
</section>
</profile>
