ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_it.c"
   1:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_it.c **** /**
   3:Core/Src/stm32f0xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_it.c ****   * @file    stm32f0xx_it.c
   5:Core/Src/stm32f0xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f0xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f0xx_it.c ****   * @attention
   8:Core/Src/stm32f0xx_it.c ****   *
   9:Core/Src/stm32f0xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f0xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f0xx_it.c ****   *
  12:Core/Src/stm32f0xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f0xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f0xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f0xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f0xx_it.c ****   *
  17:Core/Src/stm32f0xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_it.c ****   */
  19:Core/Src/stm32f0xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_it.c **** 
  21:Core/Src/stm32f0xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_it.c **** #include "main.h"
  23:Core/Src/stm32f0xx_it.c **** #include "stm32f0xx_it.h"
  24:Core/Src/stm32f0xx_it.c **** #include "os.h"
  25:Core/Src/stm32f0xx_it.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/stm32f0xx_it.c **** /* USER CODE END Includes */
  28:Core/Src/stm32f0xx_it.c **** 
  29:Core/Src/stm32f0xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN TD */
  31:Core/Src/stm32f0xx_it.c **** 
  32:Core/Src/stm32f0xx_it.c **** /* USER CODE END TD */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s 			page 2


  33:Core/Src/stm32f0xx_it.c **** 
  34:Core/Src/stm32f0xx_it.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN PD */
  36:Core/Src/stm32f0xx_it.c **** 
  37:Core/Src/stm32f0xx_it.c **** /* USER CODE END PD */
  38:Core/Src/stm32f0xx_it.c **** 
  39:Core/Src/stm32f0xx_it.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN PM */
  41:Core/Src/stm32f0xx_it.c **** 
  42:Core/Src/stm32f0xx_it.c **** /* USER CODE END PM */
  43:Core/Src/stm32f0xx_it.c **** 
  44:Core/Src/stm32f0xx_it.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f0xx_it.c **** 
  47:Core/Src/stm32f0xx_it.c **** /* USER CODE END PV */
  48:Core/Src/stm32f0xx_it.c **** 
  49:Core/Src/stm32f0xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f0xx_it.c **** 
  52:Core/Src/stm32f0xx_it.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f0xx_it.c **** 
  54:Core/Src/stm32f0xx_it.c **** /* Private user code ---------------------------------------------------------*/
  55:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/stm32f0xx_it.c **** 
  57:Core/Src/stm32f0xx_it.c **** /* USER CODE END 0 */
  58:Core/Src/stm32f0xx_it.c **** 
  59:Core/Src/stm32f0xx_it.c **** /* External variables --------------------------------------------------------*/
  60:Core/Src/stm32f0xx_it.c **** 
  61:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN EV */
  62:Core/Src/stm32f0xx_it.c **** 
  63:Core/Src/stm32f0xx_it.c **** /* USER CODE END EV */
  64:Core/Src/stm32f0xx_it.c **** 
  65:Core/Src/stm32f0xx_it.c **** /******************************************************************************/
  66:Core/Src/stm32f0xx_it.c **** /*           Cortex-M0 Processor Interruption and Exception Handlers          */
  67:Core/Src/stm32f0xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32f0xx_it.c **** /**
  69:Core/Src/stm32f0xx_it.c ****   * @brief This function handles Non maskable interrupt.
  70:Core/Src/stm32f0xx_it.c ****   */
  71:Core/Src/stm32f0xx_it.c **** void NMI_Handler(void)
  72:Core/Src/stm32f0xx_it.c **** {
  27              		.loc 1 72 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  73:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  74:Core/Src/stm32f0xx_it.c **** 
  75:Core/Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  76:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  77:Core/Src/stm32f0xx_it.c ****   while (1)
  34              		.loc 1 77 3 discriminator 1 view .LVU1
  78:Core/Src/stm32f0xx_it.c ****   {
  79:Core/Src/stm32f0xx_it.c ****   }
  35              		.loc 1 79 3 discriminator 1 view .LVU2
  77:Core/Src/stm32f0xx_it.c ****   {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s 			page 3


  36              		.loc 1 77 9 discriminator 1 view .LVU3
  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE40:
  41              		.section	.text.SVC_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	SVC_Handler
  44              		.syntax unified
  45              		.code	16
  46              		.thumb_func
  47              		.fpu softvfp
  49              	SVC_Handler:
  50              	.LFB41:
  80:Core/Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  81:Core/Src/stm32f0xx_it.c **** }
  82:Core/Src/stm32f0xx_it.c **** 
  83:Core/Src/stm32f0xx_it.c **** /**
  84:Core/Src/stm32f0xx_it.c ****   * @brief This function handles System service call via SWI instruction.
  85:Core/Src/stm32f0xx_it.c ****   */
  86:Core/Src/stm32f0xx_it.c **** void SVC_Handler(void)
  87:Core/Src/stm32f0xx_it.c **** {
  51              		.loc 1 87 1 view -0
  52              		.cfi_startproc
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 0, uses_anonymous_args = 0
  55              		@ link register save eliminated.
  88:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 0 */
  89:Core/Src/stm32f0xx_it.c **** 
  90:Core/Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 0 */
  91:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 1 */
  92:Core/Src/stm32f0xx_it.c **** 
  93:Core/Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 1 */
  94:Core/Src/stm32f0xx_it.c **** }
  56              		.loc 1 94 1 view .LVU5
  57              		@ sp needed
  58 0000 7047     		bx	lr
  59              		.cfi_endproc
  60              	.LFE41:
  62              		.section	.text.PendSV_Handler,"ax",%progbits
  63              		.align	1
  64              		.global	PendSV_Handler
  65              		.syntax unified
  66              		.code	16
  67              		.thumb_func
  68              		.fpu softvfp
  70              	PendSV_Handler:
  71              	.LFB42:
  95:Core/Src/stm32f0xx_it.c **** 
  96:Core/Src/stm32f0xx_it.c **** /**
  97:Core/Src/stm32f0xx_it.c ****   * @brief This function handles Pendable request for system service.
  98:Core/Src/stm32f0xx_it.c ****   */
  99:Core/Src/stm32f0xx_it.c **** void PendSV_Handler(void)
 100:Core/Src/stm32f0xx_it.c **** {
  72              		.loc 1 100 1 view -0
  73              		.cfi_startproc
  74              		@ args = 0, pretend = 0, frame = 0
  75              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s 			page 4


  76              		@ link register save eliminated.
 101:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 102:Core/Src/stm32f0xx_it.c **** 
 103:Core/Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 104:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 105:Core/Src/stm32f0xx_it.c **** 
 106:Core/Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 107:Core/Src/stm32f0xx_it.c **** }
  77              		.loc 1 107 1 view .LVU7
  78              		@ sp needed
  79 0000 7047     		bx	lr
  80              		.cfi_endproc
  81              	.LFE42:
  83              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
  84              		.align	1
  85              		.global	HAL_TIM_PeriodElapsedCallback
  86              		.syntax unified
  87              		.code	16
  88              		.thumb_func
  89              		.fpu softvfp
  91              	HAL_TIM_PeriodElapsedCallback:
  92              	.LVL0:
  93              	.LFB43:
 108:Core/Src/stm32f0xx_it.c **** 
 109:Core/Src/stm32f0xx_it.c **** /******************************************************************************/
 110:Core/Src/stm32f0xx_it.c **** /* STM32F0xx Peripheral Interrupt Handlers                                    */
 111:Core/Src/stm32f0xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 112:Core/Src/stm32f0xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 113:Core/Src/stm32f0xx_it.c **** /* please refer to the startup file (startup_stm32f0xx.s).                    */
 114:Core/Src/stm32f0xx_it.c **** /******************************************************************************/
 115:Core/Src/stm32f0xx_it.c **** 
 116:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN 1 */
 117:Core/Src/stm32f0xx_it.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 118:Core/Src/stm32f0xx_it.c **** {
  94              		.loc 1 118 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 0
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 118 1 is_stmt 0 view .LVU9
  99 0000 10B5     		push	{r4, lr}
 100              	.LCFI0:
 101              		.cfi_def_cfa_offset 8
 102              		.cfi_offset 4, -8
 103              		.cfi_offset 14, -4
 104 0002 0400     		movs	r4, r0
 119:Core/Src/stm32f0xx_it.c ****     if(htim->Instance == TIM17)
 105              		.loc 1 119 5 is_stmt 1 view .LVU10
 106              		.loc 1 119 7 is_stmt 0 view .LVU11
 107 0004 074B     		ldr	r3, .L10
 108 0006 0268     		ldr	r2, [r0]
 109 0008 9A42     		cmp	r2, r3
 110 000a 04D0     		beq	.L8
 111              	.LVL1:
 112              	.L6:
 120:Core/Src/stm32f0xx_it.c ****     {
 121:Core/Src/stm32f0xx_it.c ****         Os_Handler_10ms();
 122:Core/Src/stm32f0xx_it.c ****     }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s 			page 5


 123:Core/Src/stm32f0xx_it.c ****     if(htim->Instance == TIM16)
 113              		.loc 1 123 5 is_stmt 1 view .LVU12
 114              		.loc 1 123 12 is_stmt 0 view .LVU13
 115 000c 2268     		ldr	r2, [r4]
 116              		.loc 1 123 7 view .LVU14
 117 000e 064B     		ldr	r3, .L10+4
 118 0010 9A42     		cmp	r2, r3
 119 0012 03D0     		beq	.L9
 120              	.L5:
 124:Core/Src/stm32f0xx_it.c ****     {
 125:Core/Src/stm32f0xx_it.c ****         Os_Time_Handler();
 126:Core/Src/stm32f0xx_it.c ****     }
 127:Core/Src/stm32f0xx_it.c **** }
 121              		.loc 1 127 1 view .LVU15
 122              		@ sp needed
 123              	.LVL2:
 124              		.loc 1 127 1 view .LVU16
 125 0014 10BD     		pop	{r4, pc}
 126              	.LVL3:
 127              	.L8:
 121:Core/Src/stm32f0xx_it.c ****     }
 128              		.loc 1 121 9 is_stmt 1 view .LVU17
 129 0016 FFF7FEFF 		bl	Os_Handler_10ms
 130              	.LVL4:
 121:Core/Src/stm32f0xx_it.c ****     }
 131              		.loc 1 121 9 is_stmt 0 view .LVU18
 132 001a F7E7     		b	.L6
 133              	.L9:
 125:Core/Src/stm32f0xx_it.c ****     }
 134              		.loc 1 125 9 is_stmt 1 view .LVU19
 135 001c FFF7FEFF 		bl	Os_Time_Handler
 136              	.LVL5:
 137              		.loc 1 127 1 is_stmt 0 view .LVU20
 138 0020 F8E7     		b	.L5
 139              	.L11:
 140 0022 C046     		.align	2
 141              	.L10:
 142 0024 00480140 		.word	1073825792
 143 0028 00440140 		.word	1073824768
 144              		.cfi_endproc
 145              	.LFE43:
 147              		.text
 148              	.Letext0:
 149              		.file 2 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\machine\\_default_ty
 150              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\sys\\_stdint.h"
 151              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h"
 152              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 153              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 154              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 155              		.file 8 "Core/Inc/os.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_it.c
C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s:16     .text.NMI_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s:24     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s:42     .text.SVC_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s:49     .text.SVC_Handler:00000000 SVC_Handler
C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s:63     .text.PendSV_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s:70     .text.PendSV_Handler:00000000 PendSV_Handler
C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s:84     .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s:91     .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\jisu8\AppData\Local\Temp\ccj5hl7i.s:142    .text.HAL_TIM_PeriodElapsedCallback:00000024 $d

UNDEFINED SYMBOLS
Os_Handler_10ms
Os_Time_Handler
