 
set ::env(PROJECT_NAME) rst_regen_low
set ::env(DESIGN_TOP) rst_regen_low
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/common/rtl/rst_regen_low
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/common/rtl/rst_regen_low/rst_regen_low.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design