Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id DC27E27A00D
	for <lists+qemu-devel@lfdr.de>; Sun, 27 Sep 2020 11:21:04 +0200 (CEST)
Received: from localhost ([::1]:37176 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1kMSrf-00010D-Jv
	for lists+qemu-devel@lfdr.de; Sun, 27 Sep 2020 05:21:03 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:51606)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <philippe.mathieu.daude@gmail.com>)
 id 1kMSqX-0000LQ-1d; Sun, 27 Sep 2020 05:19:53 -0400
Received: from mail-wr1-x444.google.com ([2a00:1450:4864:20::444]:38176)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <philippe.mathieu.daude@gmail.com>)
 id 1kMSqV-0003Ll-Hs; Sun, 27 Sep 2020 05:19:52 -0400
Received: by mail-wr1-x444.google.com with SMTP id g4so8407906wrs.5;
 Sun, 27 Sep 2020 02:19:50 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=sender:from:to:cc:subject:date:message-id:mime-version
 :content-transfer-encoding;
 bh=JE1wGB6BI1wMEr1wtSL+m6ZTyfG8SwGE9LYk/u5ju/4=;
 b=KdoSOraJqoVhJi7JRCk0athxkLUAxHY6dhCOKx9xjnGlhmQqw50uJ24kmHcNfj3znu
 QVhpnnI2a/ZCxxdvHOc5XLMycGJy/j8icXZFnuEJ4bOLJc/0AFVQBQBhYVMDfzVFroLE
 gp9em/zvgSSWQKyUMuVuKlm0bBf0aBvXWnCO0hnJwMkGC0ydIqL4yVyljuWr9fxIolgg
 uOu0qyJZ4UthbIj9jDASeJQjDIxmKOEfQC1SrIImyyseZwn42jvXm5e2iTq6P7RU7Ast
 nmhmrkca2wt7eGXrhwI2zWHlzeP8/R8nL9uJeBoVHz+9OOPrhGnr9Sw4+LS3zHmRrA7I
 zTCQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:sender:from:to:cc:subject:date:message-id
 :mime-version:content-transfer-encoding;
 bh=JE1wGB6BI1wMEr1wtSL+m6ZTyfG8SwGE9LYk/u5ju/4=;
 b=baqochhvJPT7JJN+i4re4eEXCmDwSqtEQS2g4XpPLVQC5GlojMm7MJrT6U5PCHf1ww
 lvHOKDVND/zuyHh/v5VzHL67ApHwZNMHgKISMsHRea25Wn25vuh8jrtKiLVPDlX72PQ0
 1ZDGeQeN1zsk1qLk55k5KQcSmgiBwVWwcdeC6m/O3T0kehvN5PTc6zdzkUwcLxDNZwYX
 WGgwmj1k0/xNVj0tmWZgwU9qScONBQGR+bkYplOj5FV6gz3dX2vPApuy3hoKbodAPPHp
 y7o3yPe9rBT77WcDYJ+/ux0DzVceaqcQ8uPZbp1g1jqIMl3f1MzkR1bieFddvlgzo+Pr
 mwFA==
X-Gm-Message-State: AOAM532GLTciigGI412SbamdsN9xRQXATC4AKRQA7VKesgPnE2uaeUGg
 YKjiIP1WBfi+siBF6Y19NFrlkga5FyI=
X-Google-Smtp-Source: ABdhPJywlDhKwsCabSdmvi0rpl5XFSlTxdTo3oJeqzm3uXdLoEaKoJe6YrTTGZ1MQEi8p1XZ1oHabg==
X-Received: by 2002:adf:f986:: with SMTP id f6mr12573144wrr.270.1601198389134; 
 Sun, 27 Sep 2020 02:19:49 -0700 (PDT)
Received: from localhost.localdomain (74.red-83-53-161.dynamicip.rima-tde.net.
 [83.53.161.74])
 by smtp.gmail.com with ESMTPSA id 11sm4822708wmi.14.2020.09.27.02.19.47
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Sun, 27 Sep 2020 02:19:48 -0700 (PDT)
From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= <f4bug@amsat.org>
To: qemu-devel@nongnu.org
Subject: [PATCH] ssi: Display chip select polarity in monitor 'info qtree'
Date: Sun, 27 Sep 2020 11:19:46 +0200
Message-Id: <20200927091946.65491-1-f4bug@amsat.org>
X-Mailer: git-send-email 2.26.2
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::444;
 envelope-from=philippe.mathieu.daude@gmail.com; helo=mail-wr1-x444.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -16
X-Spam_score: -1.7
X-Spam_bar: -
X-Spam_report: (-1.7 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FORGED_FROMDOMAIN=0.001,
 FREEMAIL_FROM=0.001, HEADER_FROM_DIFFERENT_DOMAINS=0.249,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=no autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "Edgar E . Iglesias" <edgar.iglesias@xilinx.com>, qemu-arm@nongnu.org,
 =?UTF-8?q?C=C3=A9dric=20Le=20Goater?= <clg@kaod.org>,
 Alistair Francis <alistair@alistair23.me>,
 =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= <f4bug@amsat.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

It is sometime useful to verify a device chip select polarity
on a SPI bus. Since we have this information available, display
it in the 'info qtree' monitor output:

  $ qemu-system-arm -M lm3s6965evb -monitor stdio -S
  (qemu) info qtree
  [...]
  dev: pl022, id ""
    gpio-out "sysbus-irq" 1
    mmio 0000000040008000/0000000000001000
    bus: ssi
      type SSI
      dev: ssd0323, id ""
        gpio-in "" 1
        gpio-in "ssi-gpio-cs" 1
        chip select polarity: high           <---
      dev: ssi-sd, id ""
        gpio-in "ssi-gpio-cs" 1
        chip select polarity: low            <---
        bus: sd-bus
          type sd-bus
          dev: sd-card, id ""
            spec_version = 2 (0x2)
            drive = "sd0"
            spi = true

Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
---
 hw/ssi/ssi.c | 22 ++++++++++++++++++++++
 1 file changed, 22 insertions(+)

diff --git a/hw/ssi/ssi.c b/hw/ssi/ssi.c
index 4278d0e4440..4c9f8d66d23 100644
--- a/hw/ssi/ssi.c
+++ b/hw/ssi/ssi.c
@@ -17,6 +17,7 @@
 #include "migration/vmstate.h"
 #include "qemu/module.h"
 #include "qapi/error.h"
+#include "monitor/monitor.h"
 #include "qom/object.h"
 
 struct SSIBus {
@@ -26,10 +27,31 @@ struct SSIBus {
 #define TYPE_SSI_BUS "SSI"
 OBJECT_DECLARE_SIMPLE_TYPE(SSIBus, SSI_BUS)
 
+static void ssi_print_dev(Monitor *mon, DeviceState *dev, int indent)
+{
+    static const char *const polarity_s[] = {
+        [SSI_CS_NONE] = "unknown",
+        [SSI_CS_LOW]  = "low",
+        [SSI_CS_HIGH] = "high"
+    };
+    SSISlaveClass *ssc = SSI_SLAVE_GET_CLASS(dev);
+
+    monitor_printf(mon, "%*schip select polarity: %s\n",
+                   indent, "", polarity_s[ssc->cs_polarity]);
+}
+
+static void ssi_bus_class_init(ObjectClass *klass, void *data)
+{
+    BusClass *k = BUS_CLASS(klass);
+
+    k->print_dev = ssi_print_dev;
+}
+
 static const TypeInfo ssi_bus_info = {
     .name = TYPE_SSI_BUS,
     .parent = TYPE_BUS,
     .instance_size = sizeof(SSIBus),
+    .class_init = ssi_bus_class_init,
 };
 
 static void ssi_cs_default(void *opaque, int n, int level)
-- 
2.26.2


