ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM1_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM1_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM1_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  31:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  32:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 2


  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c **** /* TIM1 init function */
  35:Core/Src/tim.c **** void MX_TIM1_Init(void)
  36:Core/Src/tim.c **** {
  27              		.loc 1 36 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 42 3 view .LVU1
  39              		.loc 1 42 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  43:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 43 3 is_stmt 1 view .LVU3
  46              		.loc 1 43 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  48:Core/Src/tim.c ****   htim1.Instance = TIM1;
  49              		.loc 1 48 3 is_stmt 1 view .LVU5
  50              		.loc 1 48 18 is_stmt 0 view .LVU6
  51 0012 1548     		ldr	r0, .L9
  52 0014 154A     		ldr	r2, .L9+4
  53 0016 0260     		str	r2, [r0]
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 72-1;
  54              		.loc 1 49 3 is_stmt 1 view .LVU7
  55              		.loc 1 49 24 is_stmt 0 view .LVU8
  56 0018 4722     		movs	r2, #71
  57 001a 4260     		str	r2, [r0, #4]
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 50 3 is_stmt 1 view .LVU9
  59              		.loc 1 50 26 is_stmt 0 view .LVU10
  60 001c 8360     		str	r3, [r0, #8]
  51:Core/Src/tim.c ****   htim1.Init.Period = 1000-1;
  61              		.loc 1 51 3 is_stmt 1 view .LVU11
  62              		.loc 1 51 21 is_stmt 0 view .LVU12
  63 001e 40F2E732 		movw	r2, #999
  64 0022 C260     		str	r2, [r0, #12]
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 3


  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 52 3 is_stmt 1 view .LVU13
  66              		.loc 1 52 28 is_stmt 0 view .LVU14
  67 0024 0361     		str	r3, [r0, #16]
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  68              		.loc 1 53 3 is_stmt 1 view .LVU15
  69              		.loc 1 53 32 is_stmt 0 view .LVU16
  70 0026 4361     		str	r3, [r0, #20]
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  71              		.loc 1 54 3 is_stmt 1 view .LVU17
  72              		.loc 1 54 32 is_stmt 0 view .LVU18
  73 0028 8361     		str	r3, [r0, #24]
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  74              		.loc 1 55 3 is_stmt 1 view .LVU19
  75              		.loc 1 55 7 is_stmt 0 view .LVU20
  76 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  77              	.LVL0:
  78              		.loc 1 55 6 view .LVU21
  79 002e 90B9     		cbnz	r0, .L6
  80              	.L2:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 59 3 is_stmt 1 view .LVU22
  82              		.loc 1 59 34 is_stmt 0 view .LVU23
  83 0030 4FF48053 		mov	r3, #4096
  84 0034 0293     		str	r3, [sp, #8]
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  85              		.loc 1 60 3 is_stmt 1 view .LVU24
  86              		.loc 1 60 7 is_stmt 0 view .LVU25
  87 0036 02A9     		add	r1, sp, #8
  88 0038 0B48     		ldr	r0, .L9
  89 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  90              	.LVL1:
  91              		.loc 1 60 6 view .LVU26
  92 003e 68B9     		cbnz	r0, .L7
  93              	.L3:
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  94              		.loc 1 64 3 is_stmt 1 view .LVU27
  95              		.loc 1 64 37 is_stmt 0 view .LVU28
  96 0040 0023     		movs	r3, #0
  97 0042 0093     		str	r3, [sp]
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  98              		.loc 1 65 3 is_stmt 1 view .LVU29
  99              		.loc 1 65 33 is_stmt 0 view .LVU30
 100 0044 0193     		str	r3, [sp, #4]
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 101              		.loc 1 66 3 is_stmt 1 view .LVU31
 102              		.loc 1 66 7 is_stmt 0 view .LVU32
 103 0046 6946     		mov	r1, sp
 104 0048 0748     		ldr	r0, .L9
 105 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 106              	.LVL2:
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 4


 107              		.loc 1 66 6 view .LVU33
 108 004e 40B9     		cbnz	r0, .L8
 109              	.L1:
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c **** }
 110              		.loc 1 74 1 view .LVU34
 111 0050 07B0     		add	sp, sp, #28
 112              	.LCFI2:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 4
 115              		@ sp needed
 116 0052 5DF804FB 		ldr	pc, [sp], #4
 117              	.L6:
 118              	.LCFI3:
 119              		.cfi_restore_state
  57:Core/Src/tim.c ****   }
 120              		.loc 1 57 5 is_stmt 1 view .LVU35
 121 0056 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 005a E9E7     		b	.L2
 124              	.L7:
  62:Core/Src/tim.c ****   }
 125              		.loc 1 62 5 view .LVU36
 126 005c FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128 0060 EEE7     		b	.L3
 129              	.L8:
  68:Core/Src/tim.c ****   }
 130              		.loc 1 68 5 view .LVU37
 131 0062 FFF7FEFF 		bl	Error_Handler
 132              	.LVL5:
 133              		.loc 1 74 1 is_stmt 0 view .LVU38
 134 0066 F3E7     		b	.L1
 135              	.L10:
 136              		.align	2
 137              	.L9:
 138 0068 00000000 		.word	.LANCHOR0
 139 006c 002C0140 		.word	1073818624
 140              		.cfi_endproc
 141              	.LFE65:
 143              		.section	.text.MX_TIM2_Init,"ax",%progbits
 144              		.align	1
 145              		.global	MX_TIM2_Init
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 149              		.fpu softvfp
 151              	MX_TIM2_Init:
 152              	.LFB66:
  75:Core/Src/tim.c **** /* TIM2 init function */
  76:Core/Src/tim.c **** void MX_TIM2_Init(void)
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 5


  77:Core/Src/tim.c **** {
 153              		.loc 1 77 1 is_stmt 1 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 48
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157 0000 00B5     		push	{lr}
 158              	.LCFI4:
 159              		.cfi_def_cfa_offset 4
 160              		.cfi_offset 14, -4
 161 0002 8DB0     		sub	sp, sp, #52
 162              	.LCFI5:
 163              		.cfi_def_cfa_offset 56
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 164              		.loc 1 83 3 view .LVU40
 165              		.loc 1 83 27 is_stmt 0 view .LVU41
 166 0004 2422     		movs	r2, #36
 167 0006 0021     		movs	r1, #0
 168 0008 03A8     		add	r0, sp, #12
 169 000a FFF7FEFF 		bl	memset
 170              	.LVL6:
  84:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 171              		.loc 1 84 3 is_stmt 1 view .LVU42
 172              		.loc 1 84 27 is_stmt 0 view .LVU43
 173 000e 0023     		movs	r3, #0
 174 0010 0193     		str	r3, [sp, #4]
 175 0012 0293     		str	r3, [sp, #8]
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  89:Core/Src/tim.c ****   htim2.Instance = TIM2;
 176              		.loc 1 89 3 is_stmt 1 view .LVU44
 177              		.loc 1 89 18 is_stmt 0 view .LVU45
 178 0014 1248     		ldr	r0, .L17
 179 0016 4FF08042 		mov	r2, #1073741824
 180 001a 0260     		str	r2, [r0]
  90:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 181              		.loc 1 90 3 is_stmt 1 view .LVU46
 182              		.loc 1 90 24 is_stmt 0 view .LVU47
 183 001c 4360     		str	r3, [r0, #4]
  91:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 184              		.loc 1 91 3 is_stmt 1 view .LVU48
 185              		.loc 1 91 26 is_stmt 0 view .LVU49
 186 001e 8360     		str	r3, [r0, #8]
  92:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 187              		.loc 1 92 3 is_stmt 1 view .LVU50
 188              		.loc 1 92 21 is_stmt 0 view .LVU51
 189 0020 4FF6FF72 		movw	r2, #65535
 190 0024 C260     		str	r2, [r0, #12]
  93:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 191              		.loc 1 93 3 is_stmt 1 view .LVU52
 192              		.loc 1 93 28 is_stmt 0 view .LVU53
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 6


 193 0026 0361     		str	r3, [r0, #16]
  94:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 194              		.loc 1 94 3 is_stmt 1 view .LVU54
 195              		.loc 1 94 32 is_stmt 0 view .LVU55
 196 0028 8361     		str	r3, [r0, #24]
  95:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 197              		.loc 1 95 3 is_stmt 1 view .LVU56
 198              		.loc 1 95 23 is_stmt 0 view .LVU57
 199 002a 0323     		movs	r3, #3
 200 002c 0393     		str	r3, [sp, #12]
  96:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 201              		.loc 1 96 3 is_stmt 1 view .LVU58
  97:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 202              		.loc 1 97 3 view .LVU59
 203              		.loc 1 97 24 is_stmt 0 view .LVU60
 204 002e 0123     		movs	r3, #1
 205 0030 0593     		str	r3, [sp, #20]
  98:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 206              		.loc 1 98 3 is_stmt 1 view .LVU61
  99:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 207              		.loc 1 99 3 view .LVU62
 100:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 208              		.loc 1 100 3 view .LVU63
 101:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 209              		.loc 1 101 3 view .LVU64
 210              		.loc 1 101 24 is_stmt 0 view .LVU65
 211 0032 0993     		str	r3, [sp, #36]
 102:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 212              		.loc 1 102 3 is_stmt 1 view .LVU66
 103:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 213              		.loc 1 103 3 view .LVU67
 104:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 214              		.loc 1 104 3 view .LVU68
 215              		.loc 1 104 7 is_stmt 0 view .LVU69
 216 0034 03A9     		add	r1, sp, #12
 217 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 218              	.LVL7:
 219              		.loc 1 104 6 view .LVU70
 220 003a 50B9     		cbnz	r0, .L15
 221              	.L12:
 105:Core/Src/tim.c ****   {
 106:Core/Src/tim.c ****     Error_Handler();
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 222              		.loc 1 108 3 is_stmt 1 view .LVU71
 223              		.loc 1 108 37 is_stmt 0 view .LVU72
 224 003c 0023     		movs	r3, #0
 225 003e 0193     		str	r3, [sp, #4]
 109:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 226              		.loc 1 109 3 is_stmt 1 view .LVU73
 227              		.loc 1 109 33 is_stmt 0 view .LVU74
 228 0040 0293     		str	r3, [sp, #8]
 110:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 229              		.loc 1 110 3 is_stmt 1 view .LVU75
 230              		.loc 1 110 7 is_stmt 0 view .LVU76
 231 0042 01A9     		add	r1, sp, #4
 232 0044 0648     		ldr	r0, .L17
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 7


 233 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 234              	.LVL8:
 235              		.loc 1 110 6 view .LVU77
 236 004a 28B9     		cbnz	r0, .L16
 237              	.L11:
 111:Core/Src/tim.c ****   {
 112:Core/Src/tim.c ****     Error_Handler();
 113:Core/Src/tim.c ****   }
 114:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c **** }
 238              		.loc 1 118 1 view .LVU78
 239 004c 0DB0     		add	sp, sp, #52
 240              	.LCFI6:
 241              		.cfi_remember_state
 242              		.cfi_def_cfa_offset 4
 243              		@ sp needed
 244 004e 5DF804FB 		ldr	pc, [sp], #4
 245              	.L15:
 246              	.LCFI7:
 247              		.cfi_restore_state
 106:Core/Src/tim.c ****   }
 248              		.loc 1 106 5 is_stmt 1 view .LVU79
 249 0052 FFF7FEFF 		bl	Error_Handler
 250              	.LVL9:
 251 0056 F1E7     		b	.L12
 252              	.L16:
 112:Core/Src/tim.c ****   }
 253              		.loc 1 112 5 view .LVU80
 254 0058 FFF7FEFF 		bl	Error_Handler
 255              	.LVL10:
 256              		.loc 1 118 1 is_stmt 0 view .LVU81
 257 005c F6E7     		b	.L11
 258              	.L18:
 259 005e 00BF     		.align	2
 260              	.L17:
 261 0060 00000000 		.word	.LANCHOR1
 262              		.cfi_endproc
 263              	.LFE66:
 265              		.section	.text.MX_TIM3_Init,"ax",%progbits
 266              		.align	1
 267              		.global	MX_TIM3_Init
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 271              		.fpu softvfp
 273              	MX_TIM3_Init:
 274              	.LFB67:
 119:Core/Src/tim.c **** /* TIM3 init function */
 120:Core/Src/tim.c **** void MX_TIM3_Init(void)
 121:Core/Src/tim.c **** {
 275              		.loc 1 121 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 48
 278              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 8


 279 0000 00B5     		push	{lr}
 280              	.LCFI8:
 281              		.cfi_def_cfa_offset 4
 282              		.cfi_offset 14, -4
 283 0002 8DB0     		sub	sp, sp, #52
 284              	.LCFI9:
 285              		.cfi_def_cfa_offset 56
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 286              		.loc 1 127 3 view .LVU83
 287              		.loc 1 127 27 is_stmt 0 view .LVU84
 288 0004 2422     		movs	r2, #36
 289 0006 0021     		movs	r1, #0
 290 0008 03A8     		add	r0, sp, #12
 291 000a FFF7FEFF 		bl	memset
 292              	.LVL11:
 128:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 293              		.loc 1 128 3 is_stmt 1 view .LVU85
 294              		.loc 1 128 27 is_stmt 0 view .LVU86
 295 000e 0023     		movs	r3, #0
 296 0010 0193     		str	r3, [sp, #4]
 297 0012 0293     		str	r3, [sp, #8]
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 133:Core/Src/tim.c ****   htim3.Instance = TIM3;
 298              		.loc 1 133 3 is_stmt 1 view .LVU87
 299              		.loc 1 133 18 is_stmt 0 view .LVU88
 300 0014 1148     		ldr	r0, .L25
 301 0016 124A     		ldr	r2, .L25+4
 302 0018 0260     		str	r2, [r0]
 134:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 303              		.loc 1 134 3 is_stmt 1 view .LVU89
 304              		.loc 1 134 24 is_stmt 0 view .LVU90
 305 001a 4360     		str	r3, [r0, #4]
 135:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 306              		.loc 1 135 3 is_stmt 1 view .LVU91
 307              		.loc 1 135 26 is_stmt 0 view .LVU92
 308 001c 8360     		str	r3, [r0, #8]
 136:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 309              		.loc 1 136 3 is_stmt 1 view .LVU93
 310              		.loc 1 136 21 is_stmt 0 view .LVU94
 311 001e 4FF6FF72 		movw	r2, #65535
 312 0022 C260     		str	r2, [r0, #12]
 137:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 313              		.loc 1 137 3 is_stmt 1 view .LVU95
 314              		.loc 1 137 28 is_stmt 0 view .LVU96
 315 0024 0361     		str	r3, [r0, #16]
 138:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 316              		.loc 1 138 3 is_stmt 1 view .LVU97
 317              		.loc 1 138 32 is_stmt 0 view .LVU98
 318 0026 8361     		str	r3, [r0, #24]
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 9


 139:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 319              		.loc 1 139 3 is_stmt 1 view .LVU99
 320              		.loc 1 139 23 is_stmt 0 view .LVU100
 321 0028 0323     		movs	r3, #3
 322 002a 0393     		str	r3, [sp, #12]
 140:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 323              		.loc 1 140 3 is_stmt 1 view .LVU101
 141:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 324              		.loc 1 141 3 view .LVU102
 325              		.loc 1 141 24 is_stmt 0 view .LVU103
 326 002c 0123     		movs	r3, #1
 327 002e 0593     		str	r3, [sp, #20]
 142:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 328              		.loc 1 142 3 is_stmt 1 view .LVU104
 143:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 329              		.loc 1 143 3 view .LVU105
 144:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 330              		.loc 1 144 3 view .LVU106
 145:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 331              		.loc 1 145 3 view .LVU107
 332              		.loc 1 145 24 is_stmt 0 view .LVU108
 333 0030 0993     		str	r3, [sp, #36]
 146:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 334              		.loc 1 146 3 is_stmt 1 view .LVU109
 147:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 335              		.loc 1 147 3 view .LVU110
 148:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 336              		.loc 1 148 3 view .LVU111
 337              		.loc 1 148 7 is_stmt 0 view .LVU112
 338 0032 03A9     		add	r1, sp, #12
 339 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 340              	.LVL12:
 341              		.loc 1 148 6 view .LVU113
 342 0038 50B9     		cbnz	r0, .L23
 343              	.L20:
 149:Core/Src/tim.c ****   {
 150:Core/Src/tim.c ****     Error_Handler();
 151:Core/Src/tim.c ****   }
 152:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 344              		.loc 1 152 3 is_stmt 1 view .LVU114
 345              		.loc 1 152 37 is_stmt 0 view .LVU115
 346 003a 0023     		movs	r3, #0
 347 003c 0193     		str	r3, [sp, #4]
 153:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 348              		.loc 1 153 3 is_stmt 1 view .LVU116
 349              		.loc 1 153 33 is_stmt 0 view .LVU117
 350 003e 0293     		str	r3, [sp, #8]
 154:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 351              		.loc 1 154 3 is_stmt 1 view .LVU118
 352              		.loc 1 154 7 is_stmt 0 view .LVU119
 353 0040 01A9     		add	r1, sp, #4
 354 0042 0648     		ldr	r0, .L25
 355 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 356              	.LVL13:
 357              		.loc 1 154 6 view .LVU120
 358 0048 28B9     		cbnz	r0, .L24
 359              	.L19:
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 10


 155:Core/Src/tim.c ****   {
 156:Core/Src/tim.c ****     Error_Handler();
 157:Core/Src/tim.c ****   }
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c **** }
 360              		.loc 1 162 1 view .LVU121
 361 004a 0DB0     		add	sp, sp, #52
 362              	.LCFI10:
 363              		.cfi_remember_state
 364              		.cfi_def_cfa_offset 4
 365              		@ sp needed
 366 004c 5DF804FB 		ldr	pc, [sp], #4
 367              	.L23:
 368              	.LCFI11:
 369              		.cfi_restore_state
 150:Core/Src/tim.c ****   }
 370              		.loc 1 150 5 is_stmt 1 view .LVU122
 371 0050 FFF7FEFF 		bl	Error_Handler
 372              	.LVL14:
 373 0054 F1E7     		b	.L20
 374              	.L24:
 156:Core/Src/tim.c ****   }
 375              		.loc 1 156 5 view .LVU123
 376 0056 FFF7FEFF 		bl	Error_Handler
 377              	.LVL15:
 378              		.loc 1 162 1 is_stmt 0 view .LVU124
 379 005a F6E7     		b	.L19
 380              	.L26:
 381              		.align	2
 382              	.L25:
 383 005c 00000000 		.word	.LANCHOR2
 384 0060 00040040 		.word	1073742848
 385              		.cfi_endproc
 386              	.LFE67:
 388              		.section	.text.MX_TIM4_Init,"ax",%progbits
 389              		.align	1
 390              		.global	MX_TIM4_Init
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 394              		.fpu softvfp
 396              	MX_TIM4_Init:
 397              	.LFB68:
 163:Core/Src/tim.c **** /* TIM4 init function */
 164:Core/Src/tim.c **** void MX_TIM4_Init(void)
 165:Core/Src/tim.c **** {
 398              		.loc 1 165 1 is_stmt 1 view -0
 399              		.cfi_startproc
 400              		@ args = 0, pretend = 0, frame = 48
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 402 0000 00B5     		push	{lr}
 403              	.LCFI12:
 404              		.cfi_def_cfa_offset 4
 405              		.cfi_offset 14, -4
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 11


 406 0002 8DB0     		sub	sp, sp, #52
 407              	.LCFI13:
 408              		.cfi_def_cfa_offset 56
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 168:Core/Src/tim.c **** 
 169:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 409              		.loc 1 171 3 view .LVU126
 410              		.loc 1 171 27 is_stmt 0 view .LVU127
 411 0004 2422     		movs	r2, #36
 412 0006 0021     		movs	r1, #0
 413 0008 03A8     		add	r0, sp, #12
 414 000a FFF7FEFF 		bl	memset
 415              	.LVL16:
 172:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 416              		.loc 1 172 3 is_stmt 1 view .LVU128
 417              		.loc 1 172 27 is_stmt 0 view .LVU129
 418 000e 0023     		movs	r3, #0
 419 0010 0193     		str	r3, [sp, #4]
 420 0012 0293     		str	r3, [sp, #8]
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 177:Core/Src/tim.c ****   htim4.Instance = TIM4;
 421              		.loc 1 177 3 is_stmt 1 view .LVU130
 422              		.loc 1 177 18 is_stmt 0 view .LVU131
 423 0014 1148     		ldr	r0, .L33
 424 0016 124A     		ldr	r2, .L33+4
 425 0018 0260     		str	r2, [r0]
 178:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 426              		.loc 1 178 3 is_stmt 1 view .LVU132
 427              		.loc 1 178 24 is_stmt 0 view .LVU133
 428 001a 4360     		str	r3, [r0, #4]
 179:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 429              		.loc 1 179 3 is_stmt 1 view .LVU134
 430              		.loc 1 179 26 is_stmt 0 view .LVU135
 431 001c 8360     		str	r3, [r0, #8]
 180:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 432              		.loc 1 180 3 is_stmt 1 view .LVU136
 433              		.loc 1 180 21 is_stmt 0 view .LVU137
 434 001e 4FF6FF72 		movw	r2, #65535
 435 0022 C260     		str	r2, [r0, #12]
 181:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 436              		.loc 1 181 3 is_stmt 1 view .LVU138
 437              		.loc 1 181 28 is_stmt 0 view .LVU139
 438 0024 0361     		str	r3, [r0, #16]
 182:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 439              		.loc 1 182 3 is_stmt 1 view .LVU140
 440              		.loc 1 182 32 is_stmt 0 view .LVU141
 441 0026 8361     		str	r3, [r0, #24]
 183:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 442              		.loc 1 183 3 is_stmt 1 view .LVU142
 443              		.loc 1 183 23 is_stmt 0 view .LVU143
 444 0028 0323     		movs	r3, #3
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 12


 445 002a 0393     		str	r3, [sp, #12]
 184:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 446              		.loc 1 184 3 is_stmt 1 view .LVU144
 185:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 447              		.loc 1 185 3 view .LVU145
 448              		.loc 1 185 24 is_stmt 0 view .LVU146
 449 002c 0123     		movs	r3, #1
 450 002e 0593     		str	r3, [sp, #20]
 186:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 451              		.loc 1 186 3 is_stmt 1 view .LVU147
 187:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 452              		.loc 1 187 3 view .LVU148
 188:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 453              		.loc 1 188 3 view .LVU149
 189:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 454              		.loc 1 189 3 view .LVU150
 455              		.loc 1 189 24 is_stmt 0 view .LVU151
 456 0030 0993     		str	r3, [sp, #36]
 190:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 457              		.loc 1 190 3 is_stmt 1 view .LVU152
 191:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 458              		.loc 1 191 3 view .LVU153
 192:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 459              		.loc 1 192 3 view .LVU154
 460              		.loc 1 192 7 is_stmt 0 view .LVU155
 461 0032 03A9     		add	r1, sp, #12
 462 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 463              	.LVL17:
 464              		.loc 1 192 6 view .LVU156
 465 0038 50B9     		cbnz	r0, .L31
 466              	.L28:
 193:Core/Src/tim.c ****   {
 194:Core/Src/tim.c ****     Error_Handler();
 195:Core/Src/tim.c ****   }
 196:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 467              		.loc 1 196 3 is_stmt 1 view .LVU157
 468              		.loc 1 196 37 is_stmt 0 view .LVU158
 469 003a 0023     		movs	r3, #0
 470 003c 0193     		str	r3, [sp, #4]
 197:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 471              		.loc 1 197 3 is_stmt 1 view .LVU159
 472              		.loc 1 197 33 is_stmt 0 view .LVU160
 473 003e 0293     		str	r3, [sp, #8]
 198:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 474              		.loc 1 198 3 is_stmt 1 view .LVU161
 475              		.loc 1 198 7 is_stmt 0 view .LVU162
 476 0040 01A9     		add	r1, sp, #4
 477 0042 0648     		ldr	r0, .L33
 478 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 479              	.LVL18:
 480              		.loc 1 198 6 view .LVU163
 481 0048 28B9     		cbnz	r0, .L32
 482              	.L27:
 199:Core/Src/tim.c ****   {
 200:Core/Src/tim.c ****     Error_Handler();
 201:Core/Src/tim.c ****   }
 202:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 13


 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c **** }
 483              		.loc 1 206 1 view .LVU164
 484 004a 0DB0     		add	sp, sp, #52
 485              	.LCFI14:
 486              		.cfi_remember_state
 487              		.cfi_def_cfa_offset 4
 488              		@ sp needed
 489 004c 5DF804FB 		ldr	pc, [sp], #4
 490              	.L31:
 491              	.LCFI15:
 492              		.cfi_restore_state
 194:Core/Src/tim.c ****   }
 493              		.loc 1 194 5 is_stmt 1 view .LVU165
 494 0050 FFF7FEFF 		bl	Error_Handler
 495              	.LVL19:
 496 0054 F1E7     		b	.L28
 497              	.L32:
 200:Core/Src/tim.c ****   }
 498              		.loc 1 200 5 view .LVU166
 499 0056 FFF7FEFF 		bl	Error_Handler
 500              	.LVL20:
 501              		.loc 1 206 1 is_stmt 0 view .LVU167
 502 005a F6E7     		b	.L27
 503              	.L34:
 504              		.align	2
 505              	.L33:
 506 005c 00000000 		.word	.LANCHOR3
 507 0060 00080040 		.word	1073743872
 508              		.cfi_endproc
 509              	.LFE68:
 511              		.section	.text.MX_TIM5_Init,"ax",%progbits
 512              		.align	1
 513              		.global	MX_TIM5_Init
 514              		.syntax unified
 515              		.thumb
 516              		.thumb_func
 517              		.fpu softvfp
 519              	MX_TIM5_Init:
 520              	.LFB69:
 207:Core/Src/tim.c **** /* TIM5 init function */
 208:Core/Src/tim.c **** void MX_TIM5_Init(void)
 209:Core/Src/tim.c **** {
 521              		.loc 1 209 1 is_stmt 1 view -0
 522              		.cfi_startproc
 523              		@ args = 0, pretend = 0, frame = 48
 524              		@ frame_needed = 0, uses_anonymous_args = 0
 525 0000 00B5     		push	{lr}
 526              	.LCFI16:
 527              		.cfi_def_cfa_offset 4
 528              		.cfi_offset 14, -4
 529 0002 8DB0     		sub	sp, sp, #52
 530              	.LCFI17:
 531              		.cfi_def_cfa_offset 56
 210:Core/Src/tim.c **** 
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 14


 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 214:Core/Src/tim.c **** 
 215:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 532              		.loc 1 215 3 view .LVU169
 533              		.loc 1 215 27 is_stmt 0 view .LVU170
 534 0004 2422     		movs	r2, #36
 535 0006 0021     		movs	r1, #0
 536 0008 03A8     		add	r0, sp, #12
 537 000a FFF7FEFF 		bl	memset
 538              	.LVL21:
 216:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 539              		.loc 1 216 3 is_stmt 1 view .LVU171
 540              		.loc 1 216 27 is_stmt 0 view .LVU172
 541 000e 0023     		movs	r3, #0
 542 0010 0193     		str	r3, [sp, #4]
 543 0012 0293     		str	r3, [sp, #8]
 217:Core/Src/tim.c **** 
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 221:Core/Src/tim.c ****   htim5.Instance = TIM5;
 544              		.loc 1 221 3 is_stmt 1 view .LVU173
 545              		.loc 1 221 18 is_stmt 0 view .LVU174
 546 0014 1148     		ldr	r0, .L41
 547 0016 124A     		ldr	r2, .L41+4
 548 0018 0260     		str	r2, [r0]
 222:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 549              		.loc 1 222 3 is_stmt 1 view .LVU175
 550              		.loc 1 222 24 is_stmt 0 view .LVU176
 551 001a 4360     		str	r3, [r0, #4]
 223:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 552              		.loc 1 223 3 is_stmt 1 view .LVU177
 553              		.loc 1 223 26 is_stmt 0 view .LVU178
 554 001c 8360     		str	r3, [r0, #8]
 224:Core/Src/tim.c ****   htim5.Init.Period = 65535;
 555              		.loc 1 224 3 is_stmt 1 view .LVU179
 556              		.loc 1 224 21 is_stmt 0 view .LVU180
 557 001e 4FF6FF72 		movw	r2, #65535
 558 0022 C260     		str	r2, [r0, #12]
 225:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 559              		.loc 1 225 3 is_stmt 1 view .LVU181
 560              		.loc 1 225 28 is_stmt 0 view .LVU182
 561 0024 0361     		str	r3, [r0, #16]
 226:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 562              		.loc 1 226 3 is_stmt 1 view .LVU183
 563              		.loc 1 226 32 is_stmt 0 view .LVU184
 564 0026 8361     		str	r3, [r0, #24]
 227:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 565              		.loc 1 227 3 is_stmt 1 view .LVU185
 566              		.loc 1 227 23 is_stmt 0 view .LVU186
 567 0028 0123     		movs	r3, #1
 568 002a 0393     		str	r3, [sp, #12]
 228:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 569              		.loc 1 228 3 is_stmt 1 view .LVU187
 229:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 15


 570              		.loc 1 229 3 view .LVU188
 571              		.loc 1 229 24 is_stmt 0 view .LVU189
 572 002c 0593     		str	r3, [sp, #20]
 230:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 573              		.loc 1 230 3 is_stmt 1 view .LVU190
 231:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 574              		.loc 1 231 3 view .LVU191
 232:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 575              		.loc 1 232 3 view .LVU192
 233:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 576              		.loc 1 233 3 view .LVU193
 577              		.loc 1 233 24 is_stmt 0 view .LVU194
 578 002e 0993     		str	r3, [sp, #36]
 234:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 579              		.loc 1 234 3 is_stmt 1 view .LVU195
 235:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 580              		.loc 1 235 3 view .LVU196
 236:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 581              		.loc 1 236 3 view .LVU197
 582              		.loc 1 236 7 is_stmt 0 view .LVU198
 583 0030 03A9     		add	r1, sp, #12
 584 0032 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 585              	.LVL22:
 586              		.loc 1 236 6 view .LVU199
 587 0036 50B9     		cbnz	r0, .L39
 588              	.L36:
 237:Core/Src/tim.c ****   {
 238:Core/Src/tim.c ****     Error_Handler();
 239:Core/Src/tim.c ****   }
 240:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 589              		.loc 1 240 3 is_stmt 1 view .LVU200
 590              		.loc 1 240 37 is_stmt 0 view .LVU201
 591 0038 0023     		movs	r3, #0
 592 003a 0193     		str	r3, [sp, #4]
 241:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 593              		.loc 1 241 3 is_stmt 1 view .LVU202
 594              		.loc 1 241 33 is_stmt 0 view .LVU203
 595 003c 0293     		str	r3, [sp, #8]
 242:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 596              		.loc 1 242 3 is_stmt 1 view .LVU204
 597              		.loc 1 242 7 is_stmt 0 view .LVU205
 598 003e 01A9     		add	r1, sp, #4
 599 0040 0648     		ldr	r0, .L41
 600 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 601              	.LVL23:
 602              		.loc 1 242 6 view .LVU206
 603 0046 28B9     		cbnz	r0, .L40
 604              	.L35:
 243:Core/Src/tim.c ****   {
 244:Core/Src/tim.c ****     Error_Handler();
 245:Core/Src/tim.c ****   }
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 249:Core/Src/tim.c **** 
 250:Core/Src/tim.c **** }
 605              		.loc 1 250 1 view .LVU207
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 16


 606 0048 0DB0     		add	sp, sp, #52
 607              	.LCFI18:
 608              		.cfi_remember_state
 609              		.cfi_def_cfa_offset 4
 610              		@ sp needed
 611 004a 5DF804FB 		ldr	pc, [sp], #4
 612              	.L39:
 613              	.LCFI19:
 614              		.cfi_restore_state
 238:Core/Src/tim.c ****   }
 615              		.loc 1 238 5 is_stmt 1 view .LVU208
 616 004e FFF7FEFF 		bl	Error_Handler
 617              	.LVL24:
 618 0052 F1E7     		b	.L36
 619              	.L40:
 244:Core/Src/tim.c ****   }
 620              		.loc 1 244 5 view .LVU209
 621 0054 FFF7FEFF 		bl	Error_Handler
 622              	.LVL25:
 623              		.loc 1 250 1 is_stmt 0 view .LVU210
 624 0058 F6E7     		b	.L35
 625              	.L42:
 626 005a 00BF     		.align	2
 627              	.L41:
 628 005c 00000000 		.word	.LANCHOR4
 629 0060 000C0040 		.word	1073744896
 630              		.cfi_endproc
 631              	.LFE69:
 633              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 634              		.align	1
 635              		.global	HAL_TIM_Base_MspInit
 636              		.syntax unified
 637              		.thumb
 638              		.thumb_func
 639              		.fpu softvfp
 641              	HAL_TIM_Base_MspInit:
 642              	.LVL26:
 643              	.LFB71:
 251:Core/Src/tim.c **** /* TIM8 init function */
 252:Core/Src/tim.c **** void MX_TIM8_Init(void)
 253:Core/Src/tim.c **** {
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 256:Core/Src/tim.c **** 
 257:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
 258:Core/Src/tim.c **** 
 259:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 260:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 261:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 262:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
 267:Core/Src/tim.c ****   htim8.Instance = TIM8;
 268:Core/Src/tim.c ****   htim8.Init.Prescaler = 72-1;
 269:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 17


 270:Core/Src/tim.c ****   htim8.Init.Period = 10000-1;
 271:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 272:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 273:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 274:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 275:Core/Src/tim.c ****   {
 276:Core/Src/tim.c ****     Error_Handler();
 277:Core/Src/tim.c ****   }
 278:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 279:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 280:Core/Src/tim.c ****   {
 281:Core/Src/tim.c ****     Error_Handler();
 282:Core/Src/tim.c ****   }
 283:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 284:Core/Src/tim.c ****   {
 285:Core/Src/tim.c ****     Error_Handler();
 286:Core/Src/tim.c ****   }
 287:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 288:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 289:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 290:Core/Src/tim.c ****   {
 291:Core/Src/tim.c ****     Error_Handler();
 292:Core/Src/tim.c ****   }
 293:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 294:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 295:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 296:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 297:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 298:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 299:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 300:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 301:Core/Src/tim.c ****   {
 302:Core/Src/tim.c ****     Error_Handler();
 303:Core/Src/tim.c ****   }
 304:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 305:Core/Src/tim.c ****   {
 306:Core/Src/tim.c ****     Error_Handler();
 307:Core/Src/tim.c ****   }
 308:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 309:Core/Src/tim.c ****   {
 310:Core/Src/tim.c ****     Error_Handler();
 311:Core/Src/tim.c ****   }
 312:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 313:Core/Src/tim.c ****   {
 314:Core/Src/tim.c ****     Error_Handler();
 315:Core/Src/tim.c ****   }
 316:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 317:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 318:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 319:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 320:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 321:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 322:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 323:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 324:Core/Src/tim.c ****   {
 325:Core/Src/tim.c ****     Error_Handler();
 326:Core/Src/tim.c ****   }
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 18


 327:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 328:Core/Src/tim.c **** 
 329:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 330:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim8);
 331:Core/Src/tim.c **** 
 332:Core/Src/tim.c **** }
 333:Core/Src/tim.c **** 
 334:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 335:Core/Src/tim.c **** {
 644              		.loc 1 335 1 is_stmt 1 view -0
 645              		.cfi_startproc
 646              		@ args = 0, pretend = 0, frame = 8
 647              		@ frame_needed = 0, uses_anonymous_args = 0
 648              		.loc 1 335 1 is_stmt 0 view .LVU212
 649 0000 00B5     		push	{lr}
 650              	.LCFI20:
 651              		.cfi_def_cfa_offset 4
 652              		.cfi_offset 14, -4
 653 0002 83B0     		sub	sp, sp, #12
 654              	.LCFI21:
 655              		.cfi_def_cfa_offset 16
 336:Core/Src/tim.c **** 
 337:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 656              		.loc 1 337 3 is_stmt 1 view .LVU213
 657              		.loc 1 337 20 is_stmt 0 view .LVU214
 658 0004 0368     		ldr	r3, [r0]
 659              		.loc 1 337 5 view .LVU215
 660 0006 134A     		ldr	r2, .L49
 661 0008 9342     		cmp	r3, r2
 662 000a 05D0     		beq	.L47
 338:Core/Src/tim.c ****   {
 339:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 342:Core/Src/tim.c ****     /* TIM1 clock enable */
 343:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 344:Core/Src/tim.c **** 
 345:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 346:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 347:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 348:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 349:Core/Src/tim.c **** 
 350:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 351:Core/Src/tim.c ****   }
 352:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 663              		.loc 1 352 8 is_stmt 1 view .LVU216
 664              		.loc 1 352 10 is_stmt 0 view .LVU217
 665 000c 124A     		ldr	r2, .L49+4
 666 000e 9342     		cmp	r3, r2
 667 0010 15D0     		beq	.L48
 668              	.LVL27:
 669              	.L43:
 353:Core/Src/tim.c ****   {
 354:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 355:Core/Src/tim.c **** 
 356:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 357:Core/Src/tim.c ****     /* TIM8 clock enable */
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 19


 358:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 359:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 360:Core/Src/tim.c **** 
 361:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 362:Core/Src/tim.c ****   }
 363:Core/Src/tim.c **** }
 670              		.loc 1 363 1 view .LVU218
 671 0012 03B0     		add	sp, sp, #12
 672              	.LCFI22:
 673              		.cfi_remember_state
 674              		.cfi_def_cfa_offset 4
 675              		@ sp needed
 676 0014 5DF804FB 		ldr	pc, [sp], #4
 677              	.LVL28:
 678              	.L47:
 679              	.LCFI23:
 680              		.cfi_restore_state
 343:Core/Src/tim.c **** 
 681              		.loc 1 343 5 is_stmt 1 view .LVU219
 682              	.LBB2:
 343:Core/Src/tim.c **** 
 683              		.loc 1 343 5 view .LVU220
 343:Core/Src/tim.c **** 
 684              		.loc 1 343 5 view .LVU221
 685 0018 104B     		ldr	r3, .L49+8
 686 001a 9A69     		ldr	r2, [r3, #24]
 687 001c 42F40062 		orr	r2, r2, #2048
 688 0020 9A61     		str	r2, [r3, #24]
 343:Core/Src/tim.c **** 
 689              		.loc 1 343 5 view .LVU222
 690 0022 9B69     		ldr	r3, [r3, #24]
 691 0024 03F40063 		and	r3, r3, #2048
 692 0028 0093     		str	r3, [sp]
 343:Core/Src/tim.c **** 
 693              		.loc 1 343 5 view .LVU223
 694 002a 009B     		ldr	r3, [sp]
 695              	.LBE2:
 343:Core/Src/tim.c **** 
 696              		.loc 1 343 5 view .LVU224
 346:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 697              		.loc 1 346 5 view .LVU225
 698 002c 0022     		movs	r2, #0
 699 002e 1146     		mov	r1, r2
 700 0030 1920     		movs	r0, #25
 701              	.LVL29:
 346:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 702              		.loc 1 346 5 is_stmt 0 view .LVU226
 703 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 704              	.LVL30:
 347:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 705              		.loc 1 347 5 is_stmt 1 view .LVU227
 706 0036 1920     		movs	r0, #25
 707 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 708              	.LVL31:
 709 003c E9E7     		b	.L43
 710              	.LVL32:
 711              	.L48:
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 20


 358:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 712              		.loc 1 358 5 view .LVU228
 713              	.LBB3:
 358:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 714              		.loc 1 358 5 view .LVU229
 358:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 715              		.loc 1 358 5 view .LVU230
 716 003e 074B     		ldr	r3, .L49+8
 717 0040 9A69     		ldr	r2, [r3, #24]
 718 0042 42F40052 		orr	r2, r2, #8192
 719 0046 9A61     		str	r2, [r3, #24]
 358:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 720              		.loc 1 358 5 view .LVU231
 721 0048 9B69     		ldr	r3, [r3, #24]
 722 004a 03F40053 		and	r3, r3, #8192
 723 004e 0193     		str	r3, [sp, #4]
 358:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 724              		.loc 1 358 5 view .LVU232
 725 0050 019B     		ldr	r3, [sp, #4]
 726              	.LBE3:
 358:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 727              		.loc 1 358 5 view .LVU233
 728              		.loc 1 363 1 is_stmt 0 view .LVU234
 729 0052 DEE7     		b	.L43
 730              	.L50:
 731              		.align	2
 732              	.L49:
 733 0054 002C0140 		.word	1073818624
 734 0058 00340140 		.word	1073820672
 735 005c 00100240 		.word	1073876992
 736              		.cfi_endproc
 737              	.LFE71:
 739              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 740              		.align	1
 741              		.global	HAL_TIM_Encoder_MspInit
 742              		.syntax unified
 743              		.thumb
 744              		.thumb_func
 745              		.fpu softvfp
 747              	HAL_TIM_Encoder_MspInit:
 748              	.LVL33:
 749              	.LFB72:
 364:Core/Src/tim.c **** 
 365:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 366:Core/Src/tim.c **** {
 750              		.loc 1 366 1 is_stmt 1 view -0
 751              		.cfi_startproc
 752              		@ args = 0, pretend = 0, frame = 56
 753              		@ frame_needed = 0, uses_anonymous_args = 0
 754              		.loc 1 366 1 is_stmt 0 view .LVU236
 755 0000 00B5     		push	{lr}
 756              	.LCFI24:
 757              		.cfi_def_cfa_offset 4
 758              		.cfi_offset 14, -4
 759 0002 8FB0     		sub	sp, sp, #60
 760              	.LCFI25:
 761              		.cfi_def_cfa_offset 64
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 21


 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 762              		.loc 1 368 3 is_stmt 1 view .LVU237
 763              		.loc 1 368 20 is_stmt 0 view .LVU238
 764 0004 0023     		movs	r3, #0
 765 0006 0A93     		str	r3, [sp, #40]
 766 0008 0B93     		str	r3, [sp, #44]
 767 000a 0C93     		str	r3, [sp, #48]
 768 000c 0D93     		str	r3, [sp, #52]
 369:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 769              		.loc 1 369 3 is_stmt 1 view .LVU239
 770              		.loc 1 369 23 is_stmt 0 view .LVU240
 771 000e 0368     		ldr	r3, [r0]
 772              		.loc 1 369 5 view .LVU241
 773 0010 B3F1804F 		cmp	r3, #1073741824
 774 0014 0BD0     		beq	.L57
 370:Core/Src/tim.c ****   {
 371:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 372:Core/Src/tim.c **** 
 373:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 374:Core/Src/tim.c ****     /* TIM2 clock enable */
 375:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 376:Core/Src/tim.c **** 
 377:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 378:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 379:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 380:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 381:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 382:Core/Src/tim.c ****     */
 383:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 384:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 385:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 386:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 387:Core/Src/tim.c **** 
 388:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 389:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 390:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 391:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 392:Core/Src/tim.c **** 
 393:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 394:Core/Src/tim.c **** 
 395:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 396:Core/Src/tim.c **** 
 397:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 398:Core/Src/tim.c ****   }
 399:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 775              		.loc 1 399 8 is_stmt 1 view .LVU242
 776              		.loc 1 399 10 is_stmt 0 view .LVU243
 777 0016 484A     		ldr	r2, .L61
 778 0018 9342     		cmp	r3, r2
 779 001a 3FD0     		beq	.L58
 400:Core/Src/tim.c ****   {
 401:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 402:Core/Src/tim.c **** 
 403:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 404:Core/Src/tim.c ****     /* TIM3 clock enable */
 405:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 22


 406:Core/Src/tim.c **** 
 407:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 408:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 409:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 410:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 411:Core/Src/tim.c ****     */
 412:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 413:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 414:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 415:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 416:Core/Src/tim.c **** 
 417:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 418:Core/Src/tim.c **** 
 419:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 420:Core/Src/tim.c ****   }
 421:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 780              		.loc 1 421 8 is_stmt 1 view .LVU244
 781              		.loc 1 421 10 is_stmt 0 view .LVU245
 782 001c 474A     		ldr	r2, .L61+4
 783 001e 9342     		cmp	r3, r2
 784 0020 56D0     		beq	.L59
 422:Core/Src/tim.c ****   {
 423:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 424:Core/Src/tim.c **** 
 425:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 426:Core/Src/tim.c ****     /* TIM4 clock enable */
 427:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 428:Core/Src/tim.c **** 
 429:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 430:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 431:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 432:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 433:Core/Src/tim.c ****     */
 434:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 435:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 436:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 437:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 438:Core/Src/tim.c **** 
 439:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 440:Core/Src/tim.c **** 
 441:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 442:Core/Src/tim.c ****   }
 443:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM5)
 785              		.loc 1 443 8 is_stmt 1 view .LVU246
 786              		.loc 1 443 10 is_stmt 0 view .LVU247
 787 0022 474A     		ldr	r2, .L61+8
 788 0024 9342     		cmp	r3, r2
 789 0026 6DD0     		beq	.L60
 790              	.LVL34:
 791              	.L51:
 444:Core/Src/tim.c ****   {
 445:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 446:Core/Src/tim.c **** 
 447:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 448:Core/Src/tim.c ****     /* TIM5 clock enable */
 449:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 450:Core/Src/tim.c **** 
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 23


 451:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 452:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 453:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 454:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 455:Core/Src/tim.c ****     */
 456:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 457:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 458:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 459:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 460:Core/Src/tim.c **** 
 461:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 462:Core/Src/tim.c **** 
 463:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 464:Core/Src/tim.c ****   }
 465:Core/Src/tim.c **** }
 792              		.loc 1 465 1 view .LVU248
 793 0028 0FB0     		add	sp, sp, #60
 794              	.LCFI26:
 795              		.cfi_remember_state
 796              		.cfi_def_cfa_offset 4
 797              		@ sp needed
 798 002a 5DF804FB 		ldr	pc, [sp], #4
 799              	.LVL35:
 800              	.L57:
 801              	.LCFI27:
 802              		.cfi_restore_state
 375:Core/Src/tim.c **** 
 803              		.loc 1 375 5 is_stmt 1 view .LVU249
 804              	.LBB4:
 375:Core/Src/tim.c **** 
 805              		.loc 1 375 5 view .LVU250
 375:Core/Src/tim.c **** 
 806              		.loc 1 375 5 view .LVU251
 807 002e 03F50433 		add	r3, r3, #135168
 808 0032 DA69     		ldr	r2, [r3, #28]
 809 0034 42F00102 		orr	r2, r2, #1
 810 0038 DA61     		str	r2, [r3, #28]
 375:Core/Src/tim.c **** 
 811              		.loc 1 375 5 view .LVU252
 812 003a DA69     		ldr	r2, [r3, #28]
 813 003c 02F00102 		and	r2, r2, #1
 814 0040 0192     		str	r2, [sp, #4]
 375:Core/Src/tim.c **** 
 815              		.loc 1 375 5 view .LVU253
 816 0042 019A     		ldr	r2, [sp, #4]
 817              	.LBE4:
 375:Core/Src/tim.c **** 
 818              		.loc 1 375 5 view .LVU254
 377:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 819              		.loc 1 377 5 view .LVU255
 820              	.LBB5:
 377:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 821              		.loc 1 377 5 view .LVU256
 377:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 822              		.loc 1 377 5 view .LVU257
 823 0044 9A69     		ldr	r2, [r3, #24]
 824 0046 42F00402 		orr	r2, r2, #4
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 24


 825 004a 9A61     		str	r2, [r3, #24]
 377:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 826              		.loc 1 377 5 view .LVU258
 827 004c 9A69     		ldr	r2, [r3, #24]
 828 004e 02F00402 		and	r2, r2, #4
 829 0052 0292     		str	r2, [sp, #8]
 377:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 830              		.loc 1 377 5 view .LVU259
 831 0054 029A     		ldr	r2, [sp, #8]
 832              	.LBE5:
 377:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 833              		.loc 1 377 5 view .LVU260
 378:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 834              		.loc 1 378 5 view .LVU261
 835              	.LBB6:
 378:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 836              		.loc 1 378 5 view .LVU262
 378:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 837              		.loc 1 378 5 view .LVU263
 838 0056 9A69     		ldr	r2, [r3, #24]
 839 0058 42F00802 		orr	r2, r2, #8
 840 005c 9A61     		str	r2, [r3, #24]
 378:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 841              		.loc 1 378 5 view .LVU264
 842 005e 9B69     		ldr	r3, [r3, #24]
 843 0060 03F00803 		and	r3, r3, #8
 844 0064 0393     		str	r3, [sp, #12]
 378:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 845              		.loc 1 378 5 view .LVU265
 846 0066 039B     		ldr	r3, [sp, #12]
 847              	.LBE6:
 378:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 848              		.loc 1 378 5 view .LVU266
 383:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 849              		.loc 1 383 5 view .LVU267
 383:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 850              		.loc 1 383 25 is_stmt 0 view .LVU268
 851 0068 4FF40043 		mov	r3, #32768
 852 006c 0A93     		str	r3, [sp, #40]
 384:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 853              		.loc 1 384 5 is_stmt 1 view .LVU269
 385:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 854              		.loc 1 385 5 view .LVU270
 386:Core/Src/tim.c **** 
 855              		.loc 1 386 5 view .LVU271
 856 006e 0AA9     		add	r1, sp, #40
 857 0070 3448     		ldr	r0, .L61+12
 858              	.LVL36:
 386:Core/Src/tim.c **** 
 859              		.loc 1 386 5 is_stmt 0 view .LVU272
 860 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 861              	.LVL37:
 388:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 862              		.loc 1 388 5 is_stmt 1 view .LVU273
 388:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 863              		.loc 1 388 25 is_stmt 0 view .LVU274
 864 0076 0823     		movs	r3, #8
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 25


 865 0078 0A93     		str	r3, [sp, #40]
 389:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 866              		.loc 1 389 5 is_stmt 1 view .LVU275
 389:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 867              		.loc 1 389 26 is_stmt 0 view .LVU276
 868 007a 0023     		movs	r3, #0
 869 007c 0B93     		str	r3, [sp, #44]
 390:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 870              		.loc 1 390 5 is_stmt 1 view .LVU277
 390:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 871              		.loc 1 390 26 is_stmt 0 view .LVU278
 872 007e 0C93     		str	r3, [sp, #48]
 391:Core/Src/tim.c **** 
 873              		.loc 1 391 5 is_stmt 1 view .LVU279
 874 0080 0AA9     		add	r1, sp, #40
 875 0082 3148     		ldr	r0, .L61+16
 876 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 877              	.LVL38:
 393:Core/Src/tim.c **** 
 878              		.loc 1 393 5 view .LVU280
 879              	.LBB7:
 393:Core/Src/tim.c **** 
 880              		.loc 1 393 5 view .LVU281
 881 0088 304A     		ldr	r2, .L61+20
 882 008a 5368     		ldr	r3, [r2, #4]
 883              	.LVL39:
 393:Core/Src/tim.c **** 
 884              		.loc 1 393 5 view .LVU282
 885 008c 23F44073 		bic	r3, r3, #768
 886              	.LVL40:
 393:Core/Src/tim.c **** 
 887              		.loc 1 393 5 view .LVU283
 393:Core/Src/tim.c **** 
 888              		.loc 1 393 5 view .LVU284
 889 0090 43F0E063 		orr	r3, r3, #117440512
 890              	.LVL41:
 393:Core/Src/tim.c **** 
 891              		.loc 1 393 5 is_stmt 0 view .LVU285
 892 0094 43F48073 		orr	r3, r3, #256
 893              	.LVL42:
 393:Core/Src/tim.c **** 
 894              		.loc 1 393 5 is_stmt 1 view .LVU286
 895 0098 5360     		str	r3, [r2, #4]
 896              	.LBE7:
 393:Core/Src/tim.c **** 
 897              		.loc 1 393 5 view .LVU287
 898 009a C5E7     		b	.L51
 899              	.LVL43:
 900              	.L58:
 405:Core/Src/tim.c **** 
 901              		.loc 1 405 5 view .LVU288
 902              	.LBB8:
 405:Core/Src/tim.c **** 
 903              		.loc 1 405 5 view .LVU289
 405:Core/Src/tim.c **** 
 904              		.loc 1 405 5 view .LVU290
 905 009c 2C4B     		ldr	r3, .L61+24
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 26


 906 009e DA69     		ldr	r2, [r3, #28]
 907 00a0 42F00202 		orr	r2, r2, #2
 908 00a4 DA61     		str	r2, [r3, #28]
 405:Core/Src/tim.c **** 
 909              		.loc 1 405 5 view .LVU291
 910 00a6 DA69     		ldr	r2, [r3, #28]
 911 00a8 02F00202 		and	r2, r2, #2
 912 00ac 0492     		str	r2, [sp, #16]
 405:Core/Src/tim.c **** 
 913              		.loc 1 405 5 view .LVU292
 914 00ae 049A     		ldr	r2, [sp, #16]
 915              	.LBE8:
 405:Core/Src/tim.c **** 
 916              		.loc 1 405 5 view .LVU293
 407:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 917              		.loc 1 407 5 view .LVU294
 918              	.LBB9:
 407:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 919              		.loc 1 407 5 view .LVU295
 407:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 920              		.loc 1 407 5 view .LVU296
 921 00b0 9A69     		ldr	r2, [r3, #24]
 922 00b2 42F00402 		orr	r2, r2, #4
 923 00b6 9A61     		str	r2, [r3, #24]
 407:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 924              		.loc 1 407 5 view .LVU297
 925 00b8 9B69     		ldr	r3, [r3, #24]
 926 00ba 03F00403 		and	r3, r3, #4
 927 00be 0593     		str	r3, [sp, #20]
 407:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 928              		.loc 1 407 5 view .LVU298
 929 00c0 059B     		ldr	r3, [sp, #20]
 930              	.LBE9:
 407:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 931              		.loc 1 407 5 view .LVU299
 412:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 932              		.loc 1 412 5 view .LVU300
 412:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 933              		.loc 1 412 25 is_stmt 0 view .LVU301
 934 00c2 C023     		movs	r3, #192
 935 00c4 0A93     		str	r3, [sp, #40]
 413:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 936              		.loc 1 413 5 is_stmt 1 view .LVU302
 414:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 937              		.loc 1 414 5 view .LVU303
 415:Core/Src/tim.c **** 
 938              		.loc 1 415 5 view .LVU304
 939 00c6 0AA9     		add	r1, sp, #40
 940 00c8 1E48     		ldr	r0, .L61+12
 941              	.LVL44:
 415:Core/Src/tim.c **** 
 942              		.loc 1 415 5 is_stmt 0 view .LVU305
 943 00ca FFF7FEFF 		bl	HAL_GPIO_Init
 944              	.LVL45:
 945 00ce ABE7     		b	.L51
 946              	.LVL46:
 947              	.L59:
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 27


 427:Core/Src/tim.c **** 
 948              		.loc 1 427 5 is_stmt 1 view .LVU306
 949              	.LBB10:
 427:Core/Src/tim.c **** 
 950              		.loc 1 427 5 view .LVU307
 427:Core/Src/tim.c **** 
 951              		.loc 1 427 5 view .LVU308
 952 00d0 1F4B     		ldr	r3, .L61+24
 953 00d2 DA69     		ldr	r2, [r3, #28]
 954 00d4 42F00402 		orr	r2, r2, #4
 955 00d8 DA61     		str	r2, [r3, #28]
 427:Core/Src/tim.c **** 
 956              		.loc 1 427 5 view .LVU309
 957 00da DA69     		ldr	r2, [r3, #28]
 958 00dc 02F00402 		and	r2, r2, #4
 959 00e0 0692     		str	r2, [sp, #24]
 427:Core/Src/tim.c **** 
 960              		.loc 1 427 5 view .LVU310
 961 00e2 069A     		ldr	r2, [sp, #24]
 962              	.LBE10:
 427:Core/Src/tim.c **** 
 963              		.loc 1 427 5 view .LVU311
 429:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 964              		.loc 1 429 5 view .LVU312
 965              	.LBB11:
 429:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 966              		.loc 1 429 5 view .LVU313
 429:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 967              		.loc 1 429 5 view .LVU314
 968 00e4 9A69     		ldr	r2, [r3, #24]
 969 00e6 42F00802 		orr	r2, r2, #8
 970 00ea 9A61     		str	r2, [r3, #24]
 429:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 971              		.loc 1 429 5 view .LVU315
 972 00ec 9B69     		ldr	r3, [r3, #24]
 973 00ee 03F00803 		and	r3, r3, #8
 974 00f2 0793     		str	r3, [sp, #28]
 429:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 975              		.loc 1 429 5 view .LVU316
 976 00f4 079B     		ldr	r3, [sp, #28]
 977              	.LBE11:
 429:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 978              		.loc 1 429 5 view .LVU317
 434:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 979              		.loc 1 434 5 view .LVU318
 434:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 980              		.loc 1 434 25 is_stmt 0 view .LVU319
 981 00f6 C023     		movs	r3, #192
 982 00f8 0A93     		str	r3, [sp, #40]
 435:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 983              		.loc 1 435 5 is_stmt 1 view .LVU320
 436:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 984              		.loc 1 436 5 view .LVU321
 437:Core/Src/tim.c **** 
 985              		.loc 1 437 5 view .LVU322
 986 00fa 0AA9     		add	r1, sp, #40
 987 00fc 1248     		ldr	r0, .L61+16
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 28


 988              	.LVL47:
 437:Core/Src/tim.c **** 
 989              		.loc 1 437 5 is_stmt 0 view .LVU323
 990 00fe FFF7FEFF 		bl	HAL_GPIO_Init
 991              	.LVL48:
 992 0102 91E7     		b	.L51
 993              	.LVL49:
 994              	.L60:
 449:Core/Src/tim.c **** 
 995              		.loc 1 449 5 is_stmt 1 view .LVU324
 996              	.LBB12:
 449:Core/Src/tim.c **** 
 997              		.loc 1 449 5 view .LVU325
 449:Core/Src/tim.c **** 
 998              		.loc 1 449 5 view .LVU326
 999 0104 124B     		ldr	r3, .L61+24
 1000 0106 DA69     		ldr	r2, [r3, #28]
 1001 0108 42F00802 		orr	r2, r2, #8
 1002 010c DA61     		str	r2, [r3, #28]
 449:Core/Src/tim.c **** 
 1003              		.loc 1 449 5 view .LVU327
 1004 010e DA69     		ldr	r2, [r3, #28]
 1005 0110 02F00802 		and	r2, r2, #8
 1006 0114 0892     		str	r2, [sp, #32]
 449:Core/Src/tim.c **** 
 1007              		.loc 1 449 5 view .LVU328
 1008 0116 089A     		ldr	r2, [sp, #32]
 1009              	.LBE12:
 449:Core/Src/tim.c **** 
 1010              		.loc 1 449 5 view .LVU329
 451:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1011              		.loc 1 451 5 view .LVU330
 1012              	.LBB13:
 451:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1013              		.loc 1 451 5 view .LVU331
 451:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1014              		.loc 1 451 5 view .LVU332
 1015 0118 9A69     		ldr	r2, [r3, #24]
 1016 011a 42F00402 		orr	r2, r2, #4
 1017 011e 9A61     		str	r2, [r3, #24]
 451:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1018              		.loc 1 451 5 view .LVU333
 1019 0120 9B69     		ldr	r3, [r3, #24]
 1020 0122 03F00403 		and	r3, r3, #4
 1021 0126 0993     		str	r3, [sp, #36]
 451:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1022              		.loc 1 451 5 view .LVU334
 1023 0128 099B     		ldr	r3, [sp, #36]
 1024              	.LBE13:
 451:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1025              		.loc 1 451 5 view .LVU335
 456:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1026              		.loc 1 456 5 view .LVU336
 456:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1027              		.loc 1 456 25 is_stmt 0 view .LVU337
 1028 012a 0323     		movs	r3, #3
 1029 012c 0A93     		str	r3, [sp, #40]
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 29


 457:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1030              		.loc 1 457 5 is_stmt 1 view .LVU338
 458:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1031              		.loc 1 458 5 view .LVU339
 459:Core/Src/tim.c **** 
 1032              		.loc 1 459 5 view .LVU340
 1033 012e 0AA9     		add	r1, sp, #40
 1034 0130 0448     		ldr	r0, .L61+12
 1035              	.LVL50:
 459:Core/Src/tim.c **** 
 1036              		.loc 1 459 5 is_stmt 0 view .LVU341
 1037 0132 FFF7FEFF 		bl	HAL_GPIO_Init
 1038              	.LVL51:
 1039              		.loc 1 465 1 view .LVU342
 1040 0136 77E7     		b	.L51
 1041              	.L62:
 1042              		.align	2
 1043              	.L61:
 1044 0138 00040040 		.word	1073742848
 1045 013c 00080040 		.word	1073743872
 1046 0140 000C0040 		.word	1073744896
 1047 0144 00080140 		.word	1073809408
 1048 0148 000C0140 		.word	1073810432
 1049 014c 00000140 		.word	1073807360
 1050 0150 00100240 		.word	1073876992
 1051              		.cfi_endproc
 1052              	.LFE72:
 1054              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1055              		.align	1
 1056              		.global	HAL_TIM_MspPostInit
 1057              		.syntax unified
 1058              		.thumb
 1059              		.thumb_func
 1060              		.fpu softvfp
 1062              	HAL_TIM_MspPostInit:
 1063              	.LVL52:
 1064              	.LFB73:
 466:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 467:Core/Src/tim.c **** {
 1065              		.loc 1 467 1 is_stmt 1 view -0
 1066              		.cfi_startproc
 1067              		@ args = 0, pretend = 0, frame = 24
 1068              		@ frame_needed = 0, uses_anonymous_args = 0
 1069              		.loc 1 467 1 is_stmt 0 view .LVU344
 1070 0000 00B5     		push	{lr}
 1071              	.LCFI28:
 1072              		.cfi_def_cfa_offset 4
 1073              		.cfi_offset 14, -4
 1074 0002 87B0     		sub	sp, sp, #28
 1075              	.LCFI29:
 1076              		.cfi_def_cfa_offset 32
 468:Core/Src/tim.c **** 
 469:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1077              		.loc 1 469 3 is_stmt 1 view .LVU345
 1078              		.loc 1 469 20 is_stmt 0 view .LVU346
 1079 0004 0023     		movs	r3, #0
 1080 0006 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 30


 1081 0008 0393     		str	r3, [sp, #12]
 1082 000a 0493     		str	r3, [sp, #16]
 1083 000c 0593     		str	r3, [sp, #20]
 470:Core/Src/tim.c ****   if(timHandle->Instance==TIM8)
 1084              		.loc 1 470 3 is_stmt 1 view .LVU347
 1085              		.loc 1 470 15 is_stmt 0 view .LVU348
 1086 000e 0268     		ldr	r2, [r0]
 1087              		.loc 1 470 5 view .LVU349
 1088 0010 0D4B     		ldr	r3, .L67
 1089 0012 9A42     		cmp	r2, r3
 1090 0014 02D0     		beq	.L66
 1091              	.LVL53:
 1092              	.L63:
 471:Core/Src/tim.c ****   {
 472:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 473:Core/Src/tim.c **** 
 474:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 475:Core/Src/tim.c **** 
 476:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 477:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 478:Core/Src/tim.c ****     PC6     ------> TIM8_CH1
 479:Core/Src/tim.c ****     PC7     ------> TIM8_CH2
 480:Core/Src/tim.c ****     PC8     ------> TIM8_CH3
 481:Core/Src/tim.c ****     PC9     ------> TIM8_CH4
 482:Core/Src/tim.c ****     */
 483:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 484:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 485:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 486:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 487:Core/Src/tim.c **** 
 488:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 489:Core/Src/tim.c **** 
 490:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 491:Core/Src/tim.c ****   }
 492:Core/Src/tim.c **** 
 493:Core/Src/tim.c **** }
 1093              		.loc 1 493 1 view .LVU350
 1094 0016 07B0     		add	sp, sp, #28
 1095              	.LCFI30:
 1096              		.cfi_remember_state
 1097              		.cfi_def_cfa_offset 4
 1098              		@ sp needed
 1099 0018 5DF804FB 		ldr	pc, [sp], #4
 1100              	.LVL54:
 1101              	.L66:
 1102              	.LCFI31:
 1103              		.cfi_restore_state
 476:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 1104              		.loc 1 476 5 is_stmt 1 view .LVU351
 1105              	.LBB14:
 476:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 1106              		.loc 1 476 5 view .LVU352
 476:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 1107              		.loc 1 476 5 view .LVU353
 1108 001c 03F55C43 		add	r3, r3, #56320
 1109 0020 9A69     		ldr	r2, [r3, #24]
 1110 0022 42F01002 		orr	r2, r2, #16
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 31


 1111 0026 9A61     		str	r2, [r3, #24]
 476:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 1112              		.loc 1 476 5 view .LVU354
 1113 0028 9B69     		ldr	r3, [r3, #24]
 1114 002a 03F01003 		and	r3, r3, #16
 1115 002e 0193     		str	r3, [sp, #4]
 476:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 1116              		.loc 1 476 5 view .LVU355
 1117 0030 019B     		ldr	r3, [sp, #4]
 1118              	.LBE14:
 476:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 1119              		.loc 1 476 5 view .LVU356
 483:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1120              		.loc 1 483 5 view .LVU357
 483:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1121              		.loc 1 483 25 is_stmt 0 view .LVU358
 1122 0032 4FF47073 		mov	r3, #960
 1123 0036 0293     		str	r3, [sp, #8]
 484:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1124              		.loc 1 484 5 is_stmt 1 view .LVU359
 484:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1125              		.loc 1 484 26 is_stmt 0 view .LVU360
 1126 0038 0223     		movs	r3, #2
 1127 003a 0393     		str	r3, [sp, #12]
 485:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1128              		.loc 1 485 5 is_stmt 1 view .LVU361
 485:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1129              		.loc 1 485 27 is_stmt 0 view .LVU362
 1130 003c 0593     		str	r3, [sp, #20]
 486:Core/Src/tim.c **** 
 1131              		.loc 1 486 5 is_stmt 1 view .LVU363
 1132 003e 02A9     		add	r1, sp, #8
 1133 0040 0248     		ldr	r0, .L67+4
 1134              	.LVL55:
 486:Core/Src/tim.c **** 
 1135              		.loc 1 486 5 is_stmt 0 view .LVU364
 1136 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 1137              	.LVL56:
 1138              		.loc 1 493 1 view .LVU365
 1139 0046 E6E7     		b	.L63
 1140              	.L68:
 1141              		.align	2
 1142              	.L67:
 1143 0048 00340140 		.word	1073820672
 1144 004c 00100140 		.word	1073811456
 1145              		.cfi_endproc
 1146              	.LFE73:
 1148              		.section	.text.MX_TIM8_Init,"ax",%progbits
 1149              		.align	1
 1150              		.global	MX_TIM8_Init
 1151              		.syntax unified
 1152              		.thumb
 1153              		.thumb_func
 1154              		.fpu softvfp
 1156              	MX_TIM8_Init:
 1157              	.LFB70:
 253:Core/Src/tim.c **** 
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 32


 1158              		.loc 1 253 1 is_stmt 1 view -0
 1159              		.cfi_startproc
 1160              		@ args = 0, pretend = 0, frame = 88
 1161              		@ frame_needed = 0, uses_anonymous_args = 0
 1162 0000 10B5     		push	{r4, lr}
 1163              	.LCFI32:
 1164              		.cfi_def_cfa_offset 8
 1165              		.cfi_offset 4, -8
 1166              		.cfi_offset 14, -4
 1167 0002 96B0     		sub	sp, sp, #88
 1168              	.LCFI33:
 1169              		.cfi_def_cfa_offset 96
 259:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1170              		.loc 1 259 3 view .LVU367
 259:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1171              		.loc 1 259 26 is_stmt 0 view .LVU368
 1172 0004 0024     		movs	r4, #0
 1173 0006 1294     		str	r4, [sp, #72]
 1174 0008 1394     		str	r4, [sp, #76]
 1175 000a 1494     		str	r4, [sp, #80]
 1176 000c 1594     		str	r4, [sp, #84]
 260:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1177              		.loc 1 260 3 is_stmt 1 view .LVU369
 260:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1178              		.loc 1 260 27 is_stmt 0 view .LVU370
 1179 000e 1094     		str	r4, [sp, #64]
 1180 0010 1194     		str	r4, [sp, #68]
 261:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1181              		.loc 1 261 3 is_stmt 1 view .LVU371
 261:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1182              		.loc 1 261 22 is_stmt 0 view .LVU372
 1183 0012 0994     		str	r4, [sp, #36]
 1184 0014 0A94     		str	r4, [sp, #40]
 1185 0016 0B94     		str	r4, [sp, #44]
 1186 0018 0C94     		str	r4, [sp, #48]
 1187 001a 0D94     		str	r4, [sp, #52]
 1188 001c 0E94     		str	r4, [sp, #56]
 1189 001e 0F94     		str	r4, [sp, #60]
 262:Core/Src/tim.c **** 
 1190              		.loc 1 262 3 is_stmt 1 view .LVU373
 262:Core/Src/tim.c **** 
 1191              		.loc 1 262 34 is_stmt 0 view .LVU374
 1192 0020 2022     		movs	r2, #32
 1193 0022 2146     		mov	r1, r4
 1194 0024 01A8     		add	r0, sp, #4
 1195 0026 FFF7FEFF 		bl	memset
 1196              	.LVL57:
 267:Core/Src/tim.c ****   htim8.Init.Prescaler = 72-1;
 1197              		.loc 1 267 3 is_stmt 1 view .LVU375
 267:Core/Src/tim.c ****   htim8.Init.Prescaler = 72-1;
 1198              		.loc 1 267 18 is_stmt 0 view .LVU376
 1199 002a 3B48     		ldr	r0, .L89
 1200 002c 3B4B     		ldr	r3, .L89+4
 1201 002e 0360     		str	r3, [r0]
 268:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1202              		.loc 1 268 3 is_stmt 1 view .LVU377
 268:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 33


 1203              		.loc 1 268 24 is_stmt 0 view .LVU378
 1204 0030 4723     		movs	r3, #71
 1205 0032 4360     		str	r3, [r0, #4]
 269:Core/Src/tim.c ****   htim8.Init.Period = 10000-1;
 1206              		.loc 1 269 3 is_stmt 1 view .LVU379
 269:Core/Src/tim.c ****   htim8.Init.Period = 10000-1;
 1207              		.loc 1 269 26 is_stmt 0 view .LVU380
 1208 0034 8460     		str	r4, [r0, #8]
 270:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1209              		.loc 1 270 3 is_stmt 1 view .LVU381
 270:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1210              		.loc 1 270 21 is_stmt 0 view .LVU382
 1211 0036 42F20F73 		movw	r3, #9999
 1212 003a C360     		str	r3, [r0, #12]
 271:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1213              		.loc 1 271 3 is_stmt 1 view .LVU383
 271:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1214              		.loc 1 271 28 is_stmt 0 view .LVU384
 1215 003c 0461     		str	r4, [r0, #16]
 272:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1216              		.loc 1 272 3 is_stmt 1 view .LVU385
 272:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1217              		.loc 1 272 32 is_stmt 0 view .LVU386
 1218 003e 4461     		str	r4, [r0, #20]
 273:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 1219              		.loc 1 273 3 is_stmt 1 view .LVU387
 273:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 1220              		.loc 1 273 32 is_stmt 0 view .LVU388
 1221 0040 8461     		str	r4, [r0, #24]
 274:Core/Src/tim.c ****   {
 1222              		.loc 1 274 3 is_stmt 1 view .LVU389
 274:Core/Src/tim.c ****   {
 1223              		.loc 1 274 7 is_stmt 0 view .LVU390
 1224 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1225              	.LVL58:
 274:Core/Src/tim.c ****   {
 1226              		.loc 1 274 6 view .LVU391
 1227 0046 0028     		cmp	r0, #0
 1228 0048 4BD1     		bne	.L80
 1229              	.L70:
 278:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 1230              		.loc 1 278 3 is_stmt 1 view .LVU392
 278:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 1231              		.loc 1 278 34 is_stmt 0 view .LVU393
 1232 004a 4FF48053 		mov	r3, #4096
 1233 004e 1293     		str	r3, [sp, #72]
 279:Core/Src/tim.c ****   {
 1234              		.loc 1 279 3 is_stmt 1 view .LVU394
 279:Core/Src/tim.c ****   {
 1235              		.loc 1 279 7 is_stmt 0 view .LVU395
 1236 0050 12A9     		add	r1, sp, #72
 1237 0052 3148     		ldr	r0, .L89
 1238 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1239              	.LVL59:
 279:Core/Src/tim.c ****   {
 1240              		.loc 1 279 6 view .LVU396
 1241 0058 0028     		cmp	r0, #0
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 34


 1242 005a 45D1     		bne	.L81
 1243              	.L71:
 283:Core/Src/tim.c ****   {
 1244              		.loc 1 283 3 is_stmt 1 view .LVU397
 283:Core/Src/tim.c ****   {
 1245              		.loc 1 283 7 is_stmt 0 view .LVU398
 1246 005c 2E48     		ldr	r0, .L89
 1247 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1248              	.LVL60:
 283:Core/Src/tim.c ****   {
 1249              		.loc 1 283 6 view .LVU399
 1250 0062 0028     		cmp	r0, #0
 1251 0064 43D1     		bne	.L82
 1252              	.L72:
 287:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1253              		.loc 1 287 3 is_stmt 1 view .LVU400
 287:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1254              		.loc 1 287 37 is_stmt 0 view .LVU401
 1255 0066 0023     		movs	r3, #0
 1256 0068 1093     		str	r3, [sp, #64]
 288:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1257              		.loc 1 288 3 is_stmt 1 view .LVU402
 288:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1258              		.loc 1 288 33 is_stmt 0 view .LVU403
 1259 006a 1193     		str	r3, [sp, #68]
 289:Core/Src/tim.c ****   {
 1260              		.loc 1 289 3 is_stmt 1 view .LVU404
 289:Core/Src/tim.c ****   {
 1261              		.loc 1 289 7 is_stmt 0 view .LVU405
 1262 006c 10A9     		add	r1, sp, #64
 1263 006e 2A48     		ldr	r0, .L89
 1264 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1265              	.LVL61:
 289:Core/Src/tim.c ****   {
 1266              		.loc 1 289 6 view .LVU406
 1267 0074 0028     		cmp	r0, #0
 1268 0076 3DD1     		bne	.L83
 1269              	.L73:
 293:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1270              		.loc 1 293 3 is_stmt 1 view .LVU407
 293:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1271              		.loc 1 293 20 is_stmt 0 view .LVU408
 1272 0078 6023     		movs	r3, #96
 1273 007a 0993     		str	r3, [sp, #36]
 294:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1274              		.loc 1 294 3 is_stmt 1 view .LVU409
 294:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1275              		.loc 1 294 19 is_stmt 0 view .LVU410
 1276 007c 0022     		movs	r2, #0
 1277 007e 0A92     		str	r2, [sp, #40]
 295:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1278              		.loc 1 295 3 is_stmt 1 view .LVU411
 295:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1279              		.loc 1 295 24 is_stmt 0 view .LVU412
 1280 0080 0B92     		str	r2, [sp, #44]
 296:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1281              		.loc 1 296 3 is_stmt 1 view .LVU413
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 35


 296:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1282              		.loc 1 296 25 is_stmt 0 view .LVU414
 1283 0082 0C92     		str	r2, [sp, #48]
 297:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1284              		.loc 1 297 3 is_stmt 1 view .LVU415
 297:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1285              		.loc 1 297 24 is_stmt 0 view .LVU416
 1286 0084 0D92     		str	r2, [sp, #52]
 298:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1287              		.loc 1 298 3 is_stmt 1 view .LVU417
 298:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1288              		.loc 1 298 25 is_stmt 0 view .LVU418
 1289 0086 0E92     		str	r2, [sp, #56]
 299:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1290              		.loc 1 299 3 is_stmt 1 view .LVU419
 299:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1291              		.loc 1 299 26 is_stmt 0 view .LVU420
 1292 0088 0F92     		str	r2, [sp, #60]
 300:Core/Src/tim.c ****   {
 1293              		.loc 1 300 3 is_stmt 1 view .LVU421
 300:Core/Src/tim.c ****   {
 1294              		.loc 1 300 7 is_stmt 0 view .LVU422
 1295 008a 09A9     		add	r1, sp, #36
 1296 008c 2248     		ldr	r0, .L89
 1297 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1298              	.LVL62:
 300:Core/Src/tim.c ****   {
 1299              		.loc 1 300 6 view .LVU423
 1300 0092 0028     		cmp	r0, #0
 1301 0094 31D1     		bne	.L84
 1302              	.L74:
 304:Core/Src/tim.c ****   {
 1303              		.loc 1 304 3 is_stmt 1 view .LVU424
 304:Core/Src/tim.c ****   {
 1304              		.loc 1 304 7 is_stmt 0 view .LVU425
 1305 0096 0422     		movs	r2, #4
 1306 0098 09A9     		add	r1, sp, #36
 1307 009a 1F48     		ldr	r0, .L89
 1308 009c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1309              	.LVL63:
 304:Core/Src/tim.c ****   {
 1310              		.loc 1 304 6 view .LVU426
 1311 00a0 70BB     		cbnz	r0, .L85
 1312              	.L75:
 308:Core/Src/tim.c ****   {
 1313              		.loc 1 308 3 is_stmt 1 view .LVU427
 308:Core/Src/tim.c ****   {
 1314              		.loc 1 308 7 is_stmt 0 view .LVU428
 1315 00a2 0822     		movs	r2, #8
 1316 00a4 09A9     		add	r1, sp, #36
 1317 00a6 1C48     		ldr	r0, .L89
 1318 00a8 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1319              	.LVL64:
 308:Core/Src/tim.c ****   {
 1320              		.loc 1 308 6 view .LVU429
 1321 00ac 58BB     		cbnz	r0, .L86
 1322              	.L76:
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 36


 312:Core/Src/tim.c ****   {
 1323              		.loc 1 312 3 is_stmt 1 view .LVU430
 312:Core/Src/tim.c ****   {
 1324              		.loc 1 312 7 is_stmt 0 view .LVU431
 1325 00ae 0C22     		movs	r2, #12
 1326 00b0 09A9     		add	r1, sp, #36
 1327 00b2 1948     		ldr	r0, .L89
 1328 00b4 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1329              	.LVL65:
 312:Core/Src/tim.c ****   {
 1330              		.loc 1 312 6 view .LVU432
 1331 00b8 40BB     		cbnz	r0, .L87
 1332              	.L77:
 316:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1333              		.loc 1 316 3 is_stmt 1 view .LVU433
 316:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1334              		.loc 1 316 40 is_stmt 0 view .LVU434
 1335 00ba 0023     		movs	r3, #0
 1336 00bc 0193     		str	r3, [sp, #4]
 317:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1337              		.loc 1 317 3 is_stmt 1 view .LVU435
 317:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1338              		.loc 1 317 41 is_stmt 0 view .LVU436
 1339 00be 0293     		str	r3, [sp, #8]
 318:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1340              		.loc 1 318 3 is_stmt 1 view .LVU437
 318:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1341              		.loc 1 318 34 is_stmt 0 view .LVU438
 1342 00c0 0393     		str	r3, [sp, #12]
 319:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1343              		.loc 1 319 3 is_stmt 1 view .LVU439
 319:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1344              		.loc 1 319 33 is_stmt 0 view .LVU440
 1345 00c2 0493     		str	r3, [sp, #16]
 320:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1346              		.loc 1 320 3 is_stmt 1 view .LVU441
 320:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1347              		.loc 1 320 35 is_stmt 0 view .LVU442
 1348 00c4 0593     		str	r3, [sp, #20]
 321:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1349              		.loc 1 321 3 is_stmt 1 view .LVU443
 321:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1350              		.loc 1 321 38 is_stmt 0 view .LVU444
 1351 00c6 4FF40052 		mov	r2, #8192
 1352 00ca 0692     		str	r2, [sp, #24]
 322:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1353              		.loc 1 322 3 is_stmt 1 view .LVU445
 322:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1354              		.loc 1 322 40 is_stmt 0 view .LVU446
 1355 00cc 0893     		str	r3, [sp, #32]
 323:Core/Src/tim.c ****   {
 1356              		.loc 1 323 3 is_stmt 1 view .LVU447
 323:Core/Src/tim.c ****   {
 1357              		.loc 1 323 7 is_stmt 0 view .LVU448
 1358 00ce 01A9     		add	r1, sp, #4
 1359 00d0 1148     		ldr	r0, .L89
 1360 00d2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 37


 1361              	.LVL66:
 323:Core/Src/tim.c ****   {
 1362              		.loc 1 323 6 view .LVU449
 1363 00d6 E0B9     		cbnz	r0, .L88
 1364              	.L78:
 330:Core/Src/tim.c **** 
 1365              		.loc 1 330 3 is_stmt 1 view .LVU450
 1366 00d8 0F48     		ldr	r0, .L89
 1367 00da FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1368              	.LVL67:
 332:Core/Src/tim.c **** 
 1369              		.loc 1 332 1 is_stmt 0 view .LVU451
 1370 00de 16B0     		add	sp, sp, #88
 1371              	.LCFI34:
 1372              		.cfi_remember_state
 1373              		.cfi_def_cfa_offset 8
 1374              		@ sp needed
 1375 00e0 10BD     		pop	{r4, pc}
 1376              	.L80:
 1377              	.LCFI35:
 1378              		.cfi_restore_state
 276:Core/Src/tim.c ****   }
 1379              		.loc 1 276 5 is_stmt 1 view .LVU452
 1380 00e2 FFF7FEFF 		bl	Error_Handler
 1381              	.LVL68:
 1382 00e6 B0E7     		b	.L70
 1383              	.L81:
 281:Core/Src/tim.c ****   }
 1384              		.loc 1 281 5 view .LVU453
 1385 00e8 FFF7FEFF 		bl	Error_Handler
 1386              	.LVL69:
 1387 00ec B6E7     		b	.L71
 1388              	.L82:
 285:Core/Src/tim.c ****   }
 1389              		.loc 1 285 5 view .LVU454
 1390 00ee FFF7FEFF 		bl	Error_Handler
 1391              	.LVL70:
 1392 00f2 B8E7     		b	.L72
 1393              	.L83:
 291:Core/Src/tim.c ****   }
 1394              		.loc 1 291 5 view .LVU455
 1395 00f4 FFF7FEFF 		bl	Error_Handler
 1396              	.LVL71:
 1397 00f8 BEE7     		b	.L73
 1398              	.L84:
 302:Core/Src/tim.c ****   }
 1399              		.loc 1 302 5 view .LVU456
 1400 00fa FFF7FEFF 		bl	Error_Handler
 1401              	.LVL72:
 1402 00fe CAE7     		b	.L74
 1403              	.L85:
 306:Core/Src/tim.c ****   }
 1404              		.loc 1 306 5 view .LVU457
 1405 0100 FFF7FEFF 		bl	Error_Handler
 1406              	.LVL73:
 1407 0104 CDE7     		b	.L75
 1408              	.L86:
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 38


 310:Core/Src/tim.c ****   }
 1409              		.loc 1 310 5 view .LVU458
 1410 0106 FFF7FEFF 		bl	Error_Handler
 1411              	.LVL74:
 1412 010a D0E7     		b	.L76
 1413              	.L87:
 314:Core/Src/tim.c ****   }
 1414              		.loc 1 314 5 view .LVU459
 1415 010c FFF7FEFF 		bl	Error_Handler
 1416              	.LVL75:
 1417 0110 D3E7     		b	.L77
 1418              	.L88:
 325:Core/Src/tim.c ****   }
 1419              		.loc 1 325 5 view .LVU460
 1420 0112 FFF7FEFF 		bl	Error_Handler
 1421              	.LVL76:
 1422 0116 DFE7     		b	.L78
 1423              	.L90:
 1424              		.align	2
 1425              	.L89:
 1426 0118 00000000 		.word	.LANCHOR5
 1427 011c 00340140 		.word	1073820672
 1428              		.cfi_endproc
 1429              	.LFE70:
 1431              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1432              		.align	1
 1433              		.global	HAL_TIM_Base_MspDeInit
 1434              		.syntax unified
 1435              		.thumb
 1436              		.thumb_func
 1437              		.fpu softvfp
 1439              	HAL_TIM_Base_MspDeInit:
 1440              	.LVL77:
 1441              	.LFB74:
 494:Core/Src/tim.c **** 
 495:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 496:Core/Src/tim.c **** {
 1442              		.loc 1 496 1 view -0
 1443              		.cfi_startproc
 1444              		@ args = 0, pretend = 0, frame = 0
 1445              		@ frame_needed = 0, uses_anonymous_args = 0
 1446              		.loc 1 496 1 is_stmt 0 view .LVU462
 1447 0000 08B5     		push	{r3, lr}
 1448              	.LCFI36:
 1449              		.cfi_def_cfa_offset 8
 1450              		.cfi_offset 3, -8
 1451              		.cfi_offset 14, -4
 497:Core/Src/tim.c **** 
 498:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1452              		.loc 1 498 3 is_stmt 1 view .LVU463
 1453              		.loc 1 498 20 is_stmt 0 view .LVU464
 1454 0002 0368     		ldr	r3, [r0]
 1455              		.loc 1 498 5 view .LVU465
 1456 0004 0B4A     		ldr	r2, .L97
 1457 0006 9342     		cmp	r3, r2
 1458 0008 03D0     		beq	.L95
 499:Core/Src/tim.c ****   {
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 39


 500:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 501:Core/Src/tim.c **** 
 502:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 503:Core/Src/tim.c ****     /* Peripheral clock disable */
 504:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 505:Core/Src/tim.c **** 
 506:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 507:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 508:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 509:Core/Src/tim.c **** 
 510:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 511:Core/Src/tim.c ****   }
 512:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 1459              		.loc 1 512 8 is_stmt 1 view .LVU466
 1460              		.loc 1 512 10 is_stmt 0 view .LVU467
 1461 000a 0B4A     		ldr	r2, .L97+4
 1462 000c 9342     		cmp	r3, r2
 1463 000e 0AD0     		beq	.L96
 1464              	.LVL78:
 1465              	.L91:
 513:Core/Src/tim.c ****   {
 514:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 515:Core/Src/tim.c **** 
 516:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 517:Core/Src/tim.c ****     /* Peripheral clock disable */
 518:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 519:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 520:Core/Src/tim.c **** 
 521:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 522:Core/Src/tim.c ****   }
 523:Core/Src/tim.c **** }
 1466              		.loc 1 523 1 view .LVU468
 1467 0010 08BD     		pop	{r3, pc}
 1468              	.LVL79:
 1469              	.L95:
 504:Core/Src/tim.c **** 
 1470              		.loc 1 504 5 is_stmt 1 view .LVU469
 1471 0012 02F56442 		add	r2, r2, #58368
 1472 0016 9369     		ldr	r3, [r2, #24]
 1473 0018 23F40063 		bic	r3, r3, #2048
 1474 001c 9361     		str	r3, [r2, #24]
 507:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1475              		.loc 1 507 5 view .LVU470
 1476 001e 1920     		movs	r0, #25
 1477              	.LVL80:
 507:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1478              		.loc 1 507 5 is_stmt 0 view .LVU471
 1479 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1480              	.LVL81:
 1481 0024 F4E7     		b	.L91
 1482              	.LVL82:
 1483              	.L96:
 518:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1484              		.loc 1 518 5 is_stmt 1 view .LVU472
 1485 0026 02F55C42 		add	r2, r2, #56320
 1486 002a 9369     		ldr	r3, [r2, #24]
 1487 002c 23F40053 		bic	r3, r3, #8192
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 40


 1488 0030 9361     		str	r3, [r2, #24]
 1489              		.loc 1 523 1 is_stmt 0 view .LVU473
 1490 0032 EDE7     		b	.L91
 1491              	.L98:
 1492              		.align	2
 1493              	.L97:
 1494 0034 002C0140 		.word	1073818624
 1495 0038 00340140 		.word	1073820672
 1496              		.cfi_endproc
 1497              	.LFE74:
 1499              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1500              		.align	1
 1501              		.global	HAL_TIM_Encoder_MspDeInit
 1502              		.syntax unified
 1503              		.thumb
 1504              		.thumb_func
 1505              		.fpu softvfp
 1507              	HAL_TIM_Encoder_MspDeInit:
 1508              	.LVL83:
 1509              	.LFB75:
 524:Core/Src/tim.c **** 
 525:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 526:Core/Src/tim.c **** {
 1510              		.loc 1 526 1 is_stmt 1 view -0
 1511              		.cfi_startproc
 1512              		@ args = 0, pretend = 0, frame = 0
 1513              		@ frame_needed = 0, uses_anonymous_args = 0
 1514              		.loc 1 526 1 is_stmt 0 view .LVU475
 1515 0000 08B5     		push	{r3, lr}
 1516              	.LCFI37:
 1517              		.cfi_def_cfa_offset 8
 1518              		.cfi_offset 3, -8
 1519              		.cfi_offset 14, -4
 527:Core/Src/tim.c **** 
 528:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 1520              		.loc 1 528 3 is_stmt 1 view .LVU476
 1521              		.loc 1 528 23 is_stmt 0 view .LVU477
 1522 0002 0368     		ldr	r3, [r0]
 1523              		.loc 1 528 5 view .LVU478
 1524 0004 B3F1804F 		cmp	r3, #1073741824
 1525 0008 09D0     		beq	.L105
 529:Core/Src/tim.c ****   {
 530:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 531:Core/Src/tim.c **** 
 532:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 533:Core/Src/tim.c ****     /* Peripheral clock disable */
 534:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 535:Core/Src/tim.c **** 
 536:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 537:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 538:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 539:Core/Src/tim.c ****     */
 540:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 541:Core/Src/tim.c **** 
 542:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 543:Core/Src/tim.c **** 
 544:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 41


 545:Core/Src/tim.c **** 
 546:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 547:Core/Src/tim.c ****   }
 548:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 1526              		.loc 1 548 8 is_stmt 1 view .LVU479
 1527              		.loc 1 548 10 is_stmt 0 view .LVU480
 1528 000a 1D4A     		ldr	r2, .L109
 1529 000c 9342     		cmp	r3, r2
 1530 000e 15D0     		beq	.L106
 549:Core/Src/tim.c ****   {
 550:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 551:Core/Src/tim.c **** 
 552:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 553:Core/Src/tim.c ****     /* Peripheral clock disable */
 554:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 555:Core/Src/tim.c **** 
 556:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 557:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 558:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 559:Core/Src/tim.c ****     */
 560:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 561:Core/Src/tim.c **** 
 562:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 563:Core/Src/tim.c **** 
 564:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 565:Core/Src/tim.c ****   }
 566:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 1531              		.loc 1 566 8 is_stmt 1 view .LVU481
 1532              		.loc 1 566 10 is_stmt 0 view .LVU482
 1533 0010 1C4A     		ldr	r2, .L109+4
 1534 0012 9342     		cmp	r3, r2
 1535 0014 1DD0     		beq	.L107
 567:Core/Src/tim.c ****   {
 568:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 569:Core/Src/tim.c **** 
 570:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 571:Core/Src/tim.c ****     /* Peripheral clock disable */
 572:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 573:Core/Src/tim.c **** 
 574:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 575:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 576:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 577:Core/Src/tim.c ****     */
 578:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 579:Core/Src/tim.c **** 
 580:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 581:Core/Src/tim.c **** 
 582:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 583:Core/Src/tim.c ****   }
 584:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM5)
 1536              		.loc 1 584 8 is_stmt 1 view .LVU483
 1537              		.loc 1 584 10 is_stmt 0 view .LVU484
 1538 0016 1C4A     		ldr	r2, .L109+8
 1539 0018 9342     		cmp	r3, r2
 1540 001a 25D0     		beq	.L108
 1541              	.LVL84:
 1542              	.L99:
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 42


 585:Core/Src/tim.c ****   {
 586:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 587:Core/Src/tim.c **** 
 588:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 589:Core/Src/tim.c ****     /* Peripheral clock disable */
 590:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 591:Core/Src/tim.c **** 
 592:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 593:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 594:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 595:Core/Src/tim.c ****     */
 596:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 597:Core/Src/tim.c **** 
 598:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 599:Core/Src/tim.c **** 
 600:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 601:Core/Src/tim.c ****   }
 602:Core/Src/tim.c **** }
 1543              		.loc 1 602 1 view .LVU485
 1544 001c 08BD     		pop	{r3, pc}
 1545              	.LVL85:
 1546              	.L105:
 534:Core/Src/tim.c **** 
 1547              		.loc 1 534 5 is_stmt 1 view .LVU486
 1548 001e 1B4A     		ldr	r2, .L109+12
 1549 0020 D369     		ldr	r3, [r2, #28]
 1550 0022 23F00103 		bic	r3, r3, #1
 1551 0026 D361     		str	r3, [r2, #28]
 540:Core/Src/tim.c **** 
 1552              		.loc 1 540 5 view .LVU487
 1553 0028 4FF40041 		mov	r1, #32768
 1554 002c 1848     		ldr	r0, .L109+16
 1555              	.LVL86:
 540:Core/Src/tim.c **** 
 1556              		.loc 1 540 5 is_stmt 0 view .LVU488
 1557 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1558              	.LVL87:
 542:Core/Src/tim.c **** 
 1559              		.loc 1 542 5 is_stmt 1 view .LVU489
 1560 0032 0821     		movs	r1, #8
 1561 0034 1748     		ldr	r0, .L109+20
 1562 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1563              	.LVL88:
 1564 003a EFE7     		b	.L99
 1565              	.LVL89:
 1566              	.L106:
 554:Core/Src/tim.c **** 
 1567              		.loc 1 554 5 view .LVU490
 1568 003c 02F50332 		add	r2, r2, #134144
 1569 0040 D369     		ldr	r3, [r2, #28]
 1570 0042 23F00203 		bic	r3, r3, #2
 1571 0046 D361     		str	r3, [r2, #28]
 560:Core/Src/tim.c **** 
 1572              		.loc 1 560 5 view .LVU491
 1573 0048 C021     		movs	r1, #192
 1574 004a 1148     		ldr	r0, .L109+16
 1575              	.LVL90:
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 43


 560:Core/Src/tim.c **** 
 1576              		.loc 1 560 5 is_stmt 0 view .LVU492
 1577 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1578              	.LVL91:
 1579 0050 E4E7     		b	.L99
 1580              	.LVL92:
 1581              	.L107:
 572:Core/Src/tim.c **** 
 1582              		.loc 1 572 5 is_stmt 1 view .LVU493
 1583 0052 02F50232 		add	r2, r2, #133120
 1584 0056 D369     		ldr	r3, [r2, #28]
 1585 0058 23F00403 		bic	r3, r3, #4
 1586 005c D361     		str	r3, [r2, #28]
 578:Core/Src/tim.c **** 
 1587              		.loc 1 578 5 view .LVU494
 1588 005e C021     		movs	r1, #192
 1589 0060 0C48     		ldr	r0, .L109+20
 1590              	.LVL93:
 578:Core/Src/tim.c **** 
 1591              		.loc 1 578 5 is_stmt 0 view .LVU495
 1592 0062 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1593              	.LVL94:
 1594 0066 D9E7     		b	.L99
 1595              	.LVL95:
 1596              	.L108:
 590:Core/Src/tim.c **** 
 1597              		.loc 1 590 5 is_stmt 1 view .LVU496
 1598 0068 02F50132 		add	r2, r2, #132096
 1599 006c D369     		ldr	r3, [r2, #28]
 1600 006e 23F00803 		bic	r3, r3, #8
 1601 0072 D361     		str	r3, [r2, #28]
 596:Core/Src/tim.c **** 
 1602              		.loc 1 596 5 view .LVU497
 1603 0074 0321     		movs	r1, #3
 1604 0076 0648     		ldr	r0, .L109+16
 1605              	.LVL96:
 596:Core/Src/tim.c **** 
 1606              		.loc 1 596 5 is_stmt 0 view .LVU498
 1607 0078 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1608              	.LVL97:
 1609              		.loc 1 602 1 view .LVU499
 1610 007c CEE7     		b	.L99
 1611              	.L110:
 1612 007e 00BF     		.align	2
 1613              	.L109:
 1614 0080 00040040 		.word	1073742848
 1615 0084 00080040 		.word	1073743872
 1616 0088 000C0040 		.word	1073744896
 1617 008c 00100240 		.word	1073876992
 1618 0090 00080140 		.word	1073809408
 1619 0094 000C0140 		.word	1073810432
 1620              		.cfi_endproc
 1621              	.LFE75:
 1623              		.global	htim8
 1624              		.global	htim5
 1625              		.global	htim4
 1626              		.global	htim3
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 44


 1627              		.global	htim2
 1628              		.global	htim1
 1629              		.section	.bss.htim1,"aw",%nobits
 1630              		.align	2
 1631              		.set	.LANCHOR0,. + 0
 1634              	htim1:
 1635 0000 00000000 		.space	72
 1635      00000000 
 1635      00000000 
 1635      00000000 
 1635      00000000 
 1636              		.section	.bss.htim2,"aw",%nobits
 1637              		.align	2
 1638              		.set	.LANCHOR1,. + 0
 1641              	htim2:
 1642 0000 00000000 		.space	72
 1642      00000000 
 1642      00000000 
 1642      00000000 
 1642      00000000 
 1643              		.section	.bss.htim3,"aw",%nobits
 1644              		.align	2
 1645              		.set	.LANCHOR2,. + 0
 1648              	htim3:
 1649 0000 00000000 		.space	72
 1649      00000000 
 1649      00000000 
 1649      00000000 
 1649      00000000 
 1650              		.section	.bss.htim4,"aw",%nobits
 1651              		.align	2
 1652              		.set	.LANCHOR3,. + 0
 1655              	htim4:
 1656 0000 00000000 		.space	72
 1656      00000000 
 1656      00000000 
 1656      00000000 
 1656      00000000 
 1657              		.section	.bss.htim5,"aw",%nobits
 1658              		.align	2
 1659              		.set	.LANCHOR4,. + 0
 1662              	htim5:
 1663 0000 00000000 		.space	72
 1663      00000000 
 1663      00000000 
 1663      00000000 
 1663      00000000 
 1664              		.section	.bss.htim8,"aw",%nobits
 1665              		.align	2
 1666              		.set	.LANCHOR5,. + 0
 1669              	htim8:
 1670 0000 00000000 		.space	72
 1670      00000000 
 1670      00000000 
 1670      00000000 
 1670      00000000 
 1671              		.text
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 45


 1672              	.Letext0:
 1673              		.file 2 "d:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.07\\arm-none-eabi\\include\\
 1674              		.file 3 "d:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.07\\arm-none-eabi\\include\\
 1675              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 1676              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1677              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1678              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1679              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1680              		.file 9 "Core/Inc/tim.h"
 1681              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1682              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1683              		.file 12 "Core/Inc/main.h"
 1684              		.file 13 "<built-in>"
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 46


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:16     .text.MX_TIM1_Init:00000000 $t
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:24     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:138    .text.MX_TIM1_Init:00000068 $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:144    .text.MX_TIM2_Init:00000000 $t
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:151    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:261    .text.MX_TIM2_Init:00000060 $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:266    .text.MX_TIM3_Init:00000000 $t
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:273    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:383    .text.MX_TIM3_Init:0000005c $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:389    .text.MX_TIM4_Init:00000000 $t
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:396    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:506    .text.MX_TIM4_Init:0000005c $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:512    .text.MX_TIM5_Init:00000000 $t
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:519    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:628    .text.MX_TIM5_Init:0000005c $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:634    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:641    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:733    .text.HAL_TIM_Base_MspInit:00000054 $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:740    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:747    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1044   .text.HAL_TIM_Encoder_MspInit:00000138 $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1055   .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1062   .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1143   .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1149   .text.MX_TIM8_Init:00000000 $t
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1156   .text.MX_TIM8_Init:00000000 MX_TIM8_Init
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1426   .text.MX_TIM8_Init:00000118 $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1432   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1439   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1494   .text.HAL_TIM_Base_MspDeInit:00000034 $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1500   .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1507   .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1614   .text.HAL_TIM_Encoder_MspDeInit:00000080 $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1669   .bss.htim8:00000000 htim8
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1662   .bss.htim5:00000000 htim5
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1655   .bss.htim4:00000000 htim4
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1648   .bss.htim3:00000000 htim3
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1641   .bss.htim2:00000000 htim2
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1634   .bss.htim1:00000000 htim1
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1630   .bss.htim1:00000000 $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1637   .bss.htim2:00000000 $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1644   .bss.htim3:00000000 $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1651   .bss.htim4:00000000 $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1658   .bss.htim5:00000000 $d
C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s:1665   .bss.htim8:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
memset
HAL_TIM_Encoder_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
ARM GAS  C:\Users\zhangjd\AppData\Local\Temp\ccoYEqtp.s 			page 47


HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
