// Seed: 1010429663
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    output logic id_8,
    input id_9,
    output id_10
);
  assign id_1[1] = (id_9);
endmodule
