benchmark,aag,opt_aag,opt_verilog,standard
detector,FALSE_RESULT,NO_CODE,ERROR_CONVERT_TO_VERILOG,FALSE_RESULT
mux,ERROR_CONVERT_TO_VERILOG,ERROR_CONVERT_TO_VERILOG,ERROR_CONVERT_TO_VERILOG,FALSE_RESULT
full_arbiter,ERROR_CONVERT_TO_VERILOG,ERROR_CONVERT_TO_VERILOG,NO_CODE,FALSE_RESULT
simple_arbiter,FALSE_RESULT,FALSE_RESULT,ERROR_CONVERT_TO_VERILOG,FALSE_RESULT
shift,FALSE_RESULT,SUCCESS,SUCCESS,SUCCESS
