
Bai2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001500  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001694  08001694  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001694  08001694  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08001694  08001694  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001694  08001694  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001694  08001694  00011694  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001698  08001698  00011698  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  0800169c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  20000024  080016c0  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d8  080016c0  000201d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005b1d  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ebb  00000000  00000000  00025b71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007b8  00000000  00000000  00026a30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000720  00000000  00000000  000271e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000d845  00000000  00000000  00027908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003fda  00000000  00000000  0003514d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00042f79  00000000  00000000  00039127  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000ce  00000000  00000000  0007c0a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021ac  00000000  00000000  0007c170  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000024 	.word	0x20000024
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800167c 	.word	0x0800167c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000028 	.word	0x20000028
 80001d0:	0800167c 	.word	0x0800167c

080001d4 <main>:
void Check_Tim_Press(void);
void Send_NumberPress(void);
static void USART2_Init(void);

int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	AppInitCommont();
 80001d8:	f000 f805 	bl	80001e6 <AppInitCommont>
	while(1)
		{
			Send_NumberPress();
 80001dc:	f000 f8b0 	bl	8000340 <Send_NumberPress>
			processTimerScheduler();
 80001e0:	f001 f922 	bl	8001428 <processTimerScheduler>
			Send_NumberPress();
 80001e4:	e7fa      	b.n	80001dc <main+0x8>

080001e6 <AppInitCommont>:
		}
}

static void AppInitCommont(void)
{
 80001e6:	b580      	push	{r7, lr}
 80001e8:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
 80001ea:	f000 f993 	bl	8000514 <SystemCoreClockUpdate>
	TimerInit();
 80001ee:	f001 f89d 	bl	800132c <TimerInit>
	USART2_Init();
 80001f2:	f000 f8ef 	bl	80003d4 <USART2_Init>
	Timer_InitCapture();
 80001f6:	f000 f803 	bl	8000200 <Timer_InitCapture>
}
 80001fa:	bf00      	nop
 80001fc:	bd80      	pop	{r7, pc}
	...

08000200 <Timer_InitCapture>:



void Timer_InitCapture(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b08a      	sub	sp, #40	; 0x28
 8000204:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef 	TIM_TimeBaseInitStruct;
	TIM_ICInitTypeDef			TIM_ICInitStruct;
	NVIC_InitTypeDef			NVIC_InitStruct;

	// GPIO Configure
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8000206:	2101      	movs	r1, #1
 8000208:	2002      	movs	r0, #2
 800020a:	f000 fc31 	bl	8000a70 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 800020e:	2302      	movs	r3, #2
 8000210:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000214:	2300      	movs	r3, #0
 8000216:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800021a:	2300      	movs	r3, #0
 800021c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8000220:	2302      	movs	r3, #2
 8000222:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_3;
 8000226:	2308      	movs	r3, #8
 8000228:	623b      	str	r3, [r7, #32]
	GPIO_Init(GPIOB, &GPIO_InitStruct);
 800022a:	f107 0320 	add.w	r3, r7, #32
 800022e:	4619      	mov	r1, r3
 8000230:	4823      	ldr	r0, [pc, #140]	; (80002c0 <Timer_InitCapture+0xc0>)
 8000232:	f000 fa9d 	bl	8000770 <GPIO_Init>

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource3, GPIO_AF_TIM2);
 8000236:	2201      	movs	r2, #1
 8000238:	2103      	movs	r1, #3
 800023a:	4821      	ldr	r0, [pc, #132]	; (80002c0 <Timer_InitCapture+0xc0>)
 800023c:	f000 fb26 	bl	800088c <GPIO_PinAFConfig>

	//TimeBase Configure

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000240:	2101      	movs	r1, #1
 8000242:	2001      	movs	r0, #1
 8000244:	f000 fc34 	bl	8000ab0 <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8000248:	2300      	movs	r3, #0
 800024a:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseInitStruct.TIM_Prescaler = 83;
 800024c:	2353      	movs	r3, #83	; 0x53
 800024e:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseInitStruct.TIM_Period = 999;
 8000250:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000254:	61bb      	str	r3, [r7, #24]
	TIM_TimeBaseInitStruct.TIM_ClockDivision = 0;
 8000256:	2300      	movs	r3, #0
 8000258:	83bb      	strh	r3, [r7, #28]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseInitStruct);
 800025a:	f107 0314 	add.w	r3, r7, #20
 800025e:	4619      	mov	r1, r3
 8000260:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000264:	f000 fc44 	bl	8000af0 <TIM_TimeBaseInit>


	//TimeIC Configure

	TIM_ICInitStruct.TIM_Channel = TIM_Channel_2;
 8000268:	2304      	movs	r3, #4
 800026a:	813b      	strh	r3, [r7, #8]
	TIM_ICInitStruct.TIM_ICPolarity = TIM_ICPolarity_BothEdge;
 800026c:	230a      	movs	r3, #10
 800026e:	817b      	strh	r3, [r7, #10]
	TIM_ICInitStruct.TIM_ICSelection = TIM_ICSelection_DirectTI;
 8000270:	2301      	movs	r3, #1
 8000272:	81bb      	strh	r3, [r7, #12]
	TIM_ICInitStruct.TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8000274:	2300      	movs	r3, #0
 8000276:	81fb      	strh	r3, [r7, #14]
	TIM_ICInitStruct.TIM_ICFilter = 0x0;
 8000278:	2300      	movs	r3, #0
 800027a:	823b      	strh	r3, [r7, #16]
	TIM_ICInit(TIM2, &TIM_ICInitStruct);
 800027c:	f107 0308 	add.w	r3, r7, #8
 8000280:	4619      	mov	r1, r3
 8000282:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000286:	f000 fcbf 	bl	8000c08 <TIM_ICInit>

	TIM_Cmd(TIM2, ENABLE);
 800028a:	2101      	movs	r1, #1
 800028c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000290:	f000 fc9a 	bl	8000bc8 <TIM_Cmd>

	// Interrupt Configure

	TIM_ITConfig(TIM2, TIM_IT_CC2, ENABLE);
 8000294:	2201      	movs	r2, #1
 8000296:	2104      	movs	r1, #4
 8000298:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800029c:	f000 fd88 	bl	8000db0 <TIM_ITConfig>

	NVIC_InitStruct.NVIC_IRQChannel = TIM2_IRQn;
 80002a0:	231c      	movs	r3, #28
 80002a2:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 80002a4:	2300      	movs	r3, #0
 80002a6:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 80002a8:	2300      	movs	r3, #0
 80002aa:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 80002ac:	2301      	movs	r3, #1
 80002ae:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStruct);
 80002b0:	1d3b      	adds	r3, r7, #4
 80002b2:	4618      	mov	r0, r3
 80002b4:	f000 f9fa 	bl	80006ac <NVIC_Init>

}
 80002b8:	bf00      	nop
 80002ba:	3728      	adds	r7, #40	; 0x28
 80002bc:	46bd      	mov	sp, r7
 80002be:	bd80      	pop	{r7, pc}
 80002c0:	40020400 	.word	0x40020400

080002c4 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM2, TIM_IT_CC2) != RESET)
 80002c8:	2104      	movs	r1, #4
 80002ca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80002ce:	f000 fd93 	bl	8000df8 <TIM_GetITStatus>
 80002d2:	4603      	mov	r3, r0
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d001      	beq.n	80002dc <TIM2_IRQHandler+0x18>
	{
		Check_Tim_Press();
 80002d8:	f000 f808 	bl	80002ec <Check_Tim_Press>
	}
	TIM_ClearITPendingBit(TIM2, TIM_IT_CC2);
 80002dc:	2104      	movs	r1, #4
 80002de:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80002e2:	f000 fdb3 	bl	8000e4c <TIM_ClearITPendingBit>
}
 80002e6:	bf00      	nop
 80002e8:	bd80      	pop	{r7, pc}
	...

080002ec <Check_Tim_Press>:
 * @brief  Check number when press button
 * @param  None
 * @retval None
 */
void Check_Tim_Press(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b082      	sub	sp, #8
 80002f0:	af00      	add	r7, sp, #0
	uint8_t Status = 0;
 80002f2:	2300      	movs	r3, #0
 80002f4:	71fb      	strb	r3, [r7, #7]
	Status = !Status;
 80002f6:	79fb      	ldrb	r3, [r7, #7]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	bf0c      	ite	eq
 80002fc:	2301      	moveq	r3, #1
 80002fe:	2300      	movne	r3, #0
 8000300:	b2db      	uxtb	r3, r3
 8000302:	71fb      	strb	r3, [r7, #7]

	if(Status == 1)
 8000304:	79fb      	ldrb	r3, [r7, #7]
 8000306:	2b01      	cmp	r3, #1
 8000308:	d105      	bne.n	8000316 <Check_Tim_Press+0x2a>
	{
		Number_Press++;
 800030a:	4b0b      	ldr	r3, [pc, #44]	; (8000338 <Check_Tim_Press+0x4c>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	3301      	adds	r3, #1
 8000310:	4a09      	ldr	r2, [pc, #36]	; (8000338 <Check_Tim_Press+0x4c>)
 8000312:	6013      	str	r3, [r2, #0]
	{
		Tim_Rising = TIM_GetCapture2(TIM2);
		Status = 1;
	}

}
 8000314:	e00b      	b.n	800032e <Check_Tim_Press+0x42>
	else if(Status == 0)
 8000316:	79fb      	ldrb	r3, [r7, #7]
 8000318:	2b00      	cmp	r3, #0
 800031a:	d108      	bne.n	800032e <Check_Tim_Press+0x42>
		Tim_Rising = TIM_GetCapture2(TIM2);
 800031c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000320:	f000 fcc6 	bl	8000cb0 <TIM_GetCapture2>
 8000324:	4603      	mov	r3, r0
 8000326:	4a05      	ldr	r2, [pc, #20]	; (800033c <Check_Tim_Press+0x50>)
 8000328:	6013      	str	r3, [r2, #0]
		Status = 1;
 800032a:	2301      	movs	r3, #1
 800032c:	71fb      	strb	r3, [r7, #7]
}
 800032e:	bf00      	nop
 8000330:	3708      	adds	r7, #8
 8000332:	46bd      	mov	sp, r7
 8000334:	bd80      	pop	{r7, pc}
 8000336:	bf00      	nop
 8000338:	20000040 	.word	0x20000040
 800033c:	20000044 	.word	0x20000044

08000340 <Send_NumberPress>:
 * @param  None
 * @retval None
 */

void Send_NumberPress(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b082      	sub	sp, #8
 8000344:	af00      	add	r7, sp, #0
	uint32_t dwTimeCurrent;
	static uint32_t dwTimeTotal, dwTimeInit;
	if(Status == 1)
 8000346:	4b1e      	ldr	r3, [pc, #120]	; (80003c0 <Send_NumberPress+0x80>)
 8000348:	781b      	ldrb	r3, [r3, #0]
 800034a:	2b01      	cmp	r3, #1
 800034c:	d133      	bne.n	80003b6 <Send_NumberPress+0x76>
	{


		dwTimeCurrent = GetMilSecTick();
 800034e:	f001 f85f 	bl	8001410 <GetMilSecTick>
 8000352:	6078      	str	r0, [r7, #4]

		if(dwTimeCurrent >= dwTimeInit)
 8000354:	4b1b      	ldr	r3, [pc, #108]	; (80003c4 <Send_NumberPress+0x84>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	687a      	ldr	r2, [r7, #4]
 800035a:	429a      	cmp	r2, r3
 800035c:	d309      	bcc.n	8000372 <Send_NumberPress+0x32>
		{
			dwTimeTotal += dwTimeCurrent - dwTimeInit;
 800035e:	4b19      	ldr	r3, [pc, #100]	; (80003c4 <Send_NumberPress+0x84>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	687a      	ldr	r2, [r7, #4]
 8000364:	1ad2      	subs	r2, r2, r3
 8000366:	4b18      	ldr	r3, [pc, #96]	; (80003c8 <Send_NumberPress+0x88>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	4413      	add	r3, r2
 800036c:	4a16      	ldr	r2, [pc, #88]	; (80003c8 <Send_NumberPress+0x88>)
 800036e:	6013      	str	r3, [r2, #0]
 8000370:	e009      	b.n	8000386 <Send_NumberPress+0x46>
		}
		else
		{
			dwTimeTotal += 0xFFFFFFFFU - dwTimeCurrent + dwTimeInit;
 8000372:	4b14      	ldr	r3, [pc, #80]	; (80003c4 <Send_NumberPress+0x84>)
 8000374:	681a      	ldr	r2, [r3, #0]
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	1ad2      	subs	r2, r2, r3
 800037a:	4b13      	ldr	r3, [pc, #76]	; (80003c8 <Send_NumberPress+0x88>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	4413      	add	r3, r2
 8000380:	3b01      	subs	r3, #1
 8000382:	4a11      	ldr	r2, [pc, #68]	; (80003c8 <Send_NumberPress+0x88>)
 8000384:	6013      	str	r3, [r2, #0]
		}

		if(dwTimeTotal >= TimLimit_SendData)
 8000386:	4b10      	ldr	r3, [pc, #64]	; (80003c8 <Send_NumberPress+0x88>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800038e:	d30f      	bcc.n	80003b0 <Send_NumberPress+0x70>
		{
			dwTimeTotal = 0;
 8000390:	4b0d      	ldr	r3, [pc, #52]	; (80003c8 <Send_NumberPress+0x88>)
 8000392:	2200      	movs	r2, #0
 8000394:	601a      	str	r2, [r3, #0]
			USART_SendData(USART2, Number_Press);
 8000396:	4b0d      	ldr	r3, [pc, #52]	; (80003cc <Send_NumberPress+0x8c>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	b29b      	uxth	r3, r3
 800039c:	4619      	mov	r1, r3
 800039e:	480c      	ldr	r0, [pc, #48]	; (80003d0 <Send_NumberPress+0x90>)
 80003a0:	f000 ff66 	bl	8001270 <USART_SendData>
			Status = 0;
 80003a4:	4b06      	ldr	r3, [pc, #24]	; (80003c0 <Send_NumberPress+0x80>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	701a      	strb	r2, [r3, #0]
			Number_Press = 0;
 80003aa:	4b08      	ldr	r3, [pc, #32]	; (80003cc <Send_NumberPress+0x8c>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	601a      	str	r2, [r3, #0]
		}
		dwTimeInit = dwTimeCurrent;
 80003b0:	4a04      	ldr	r2, [pc, #16]	; (80003c4 <Send_NumberPress+0x84>)
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	6013      	str	r3, [r2, #0]
	}
}
 80003b6:	bf00      	nop
 80003b8:	3708      	adds	r7, #8
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	20000048 	.word	0x20000048
 80003c4:	2000004c 	.word	0x2000004c
 80003c8:	20000050 	.word	0x20000050
 80003cc:	20000040 	.word	0x20000040
 80003d0:	40004400 	.word	0x40004400

080003d4 <USART2_Init>:
 * @brief  Initialize USART2
 * @param  None
 * @retval None
 */
static void USART2_Init(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b086      	sub	sp, #24
 80003d8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef 					GPIO_InitStruct;
	USART_InitTypeDef					USART_InitStruct;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80003da:	2101      	movs	r1, #1
 80003dc:	2001      	movs	r0, #1
 80003de:	f000 fb47 	bl	8000a70 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80003e2:	2302      	movs	r3, #2
 80003e4:	753b      	strb	r3, [r7, #20]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80003e6:	2303      	movs	r3, #3
 80003e8:	757b      	strb	r3, [r7, #21]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80003ea:	2300      	movs	r3, #0
 80003ec:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 80003ee:	2301      	movs	r3, #1
 80003f0:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_2;
 80003f2:	2304      	movs	r3, #4
 80003f4:	613b      	str	r3, [r7, #16]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003f6:	f107 0310 	add.w	r3, r7, #16
 80003fa:	4619      	mov	r1, r3
 80003fc:	4813      	ldr	r0, [pc, #76]	; (800044c <USART2_Init+0x78>)
 80003fe:	f000 f9b7 	bl	8000770 <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 8000402:	2207      	movs	r2, #7
 8000404:	2102      	movs	r1, #2
 8000406:	4811      	ldr	r0, [pc, #68]	; (800044c <USART2_Init+0x78>)
 8000408:	f000 fa40 	bl	800088c <GPIO_PinAFConfig>

	//Enable USART

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 800040c:	2101      	movs	r1, #1
 800040e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000412:	f000 fb4d 	bl	8000ab0 <RCC_APB1PeriphClockCmd>

	USART_InitStruct.USART_BaudRate = 9600;
 8000416:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800041a:	603b      	str	r3, [r7, #0]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800041c:	2300      	movs	r3, #0
 800041e:	81bb      	strh	r3, [r7, #12]
	USART_InitStruct.USART_Mode = USART_Mode_Tx;
 8000420:	2308      	movs	r3, #8
 8000422:	817b      	strh	r3, [r7, #10]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 8000424:	2300      	movs	r3, #0
 8000426:	813b      	strh	r3, [r7, #8]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 8000428:	2300      	movs	r3, #0
 800042a:	80fb      	strh	r3, [r7, #6]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 800042c:	2300      	movs	r3, #0
 800042e:	80bb      	strh	r3, [r7, #4]

	USART_Init(USART2, &USART_InitStruct);
 8000430:	463b      	mov	r3, r7
 8000432:	4619      	mov	r1, r3
 8000434:	4806      	ldr	r0, [pc, #24]	; (8000450 <USART2_Init+0x7c>)
 8000436:	f000 fe41 	bl	80010bc <USART_Init>

	USART_Cmd(USART2, ENABLE);
 800043a:	2101      	movs	r1, #1
 800043c:	4804      	ldr	r0, [pc, #16]	; (8000450 <USART2_Init+0x7c>)
 800043e:	f000 fef7 	bl	8001230 <USART_Cmd>
}
 8000442:	bf00      	nop
 8000444:	3718      	adds	r7, #24
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	40020000 	.word	0x40020000
 8000450:	40004400 	.word	0x40004400

08000454 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000454:	480d      	ldr	r0, [pc, #52]	; (800048c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000456:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000458:	f000 f826 	bl	80004a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800045c:	480c      	ldr	r0, [pc, #48]	; (8000490 <LoopForever+0x6>)
  ldr r1, =_edata
 800045e:	490d      	ldr	r1, [pc, #52]	; (8000494 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000460:	4a0d      	ldr	r2, [pc, #52]	; (8000498 <LoopForever+0xe>)
  movs r3, #0
 8000462:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000464:	e002      	b.n	800046c <LoopCopyDataInit>

08000466 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000466:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000468:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800046a:	3304      	adds	r3, #4

0800046c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800046c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800046e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000470:	d3f9      	bcc.n	8000466 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000472:	4a0a      	ldr	r2, [pc, #40]	; (800049c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000474:	4c0a      	ldr	r4, [pc, #40]	; (80004a0 <LoopForever+0x16>)
  movs r3, #0
 8000476:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000478:	e001      	b.n	800047e <LoopFillZerobss>

0800047a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800047a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800047c:	3204      	adds	r2, #4

0800047e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800047e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000480:	d3fb      	bcc.n	800047a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000482:	f001 f8d7 	bl	8001634 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000486:	f7ff fea5 	bl	80001d4 <main>

0800048a <LoopForever>:

LoopForever:
    b LoopForever
 800048a:	e7fe      	b.n	800048a <LoopForever>
  ldr   r0, =_estack
 800048c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000490:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000494:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000498:	0800169c 	.word	0x0800169c
  ldr r2, =_sbss
 800049c:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 80004a0:	200001d8 	.word	0x200001d8

080004a4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004a4:	e7fe      	b.n	80004a4 <ADC_IRQHandler>
	...

080004a8 <SystemInit>:
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
 80004ac:	4b16      	ldr	r3, [pc, #88]	; (8000508 <SystemInit+0x60>)
 80004ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80004b2:	4a15      	ldr	r2, [pc, #84]	; (8000508 <SystemInit+0x60>)
 80004b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80004b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80004bc:	4b13      	ldr	r3, [pc, #76]	; (800050c <SystemInit+0x64>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a12      	ldr	r2, [pc, #72]	; (800050c <SystemInit+0x64>)
 80004c2:	f043 0301 	orr.w	r3, r3, #1
 80004c6:	6013      	str	r3, [r2, #0]
 80004c8:	4b10      	ldr	r3, [pc, #64]	; (800050c <SystemInit+0x64>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	609a      	str	r2, [r3, #8]
 80004ce:	4b0f      	ldr	r3, [pc, #60]	; (800050c <SystemInit+0x64>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	4a0e      	ldr	r2, [pc, #56]	; (800050c <SystemInit+0x64>)
 80004d4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80004d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80004dc:	6013      	str	r3, [r2, #0]
 80004de:	4b0b      	ldr	r3, [pc, #44]	; (800050c <SystemInit+0x64>)
 80004e0:	4a0b      	ldr	r2, [pc, #44]	; (8000510 <SystemInit+0x68>)
 80004e2:	605a      	str	r2, [r3, #4]
 80004e4:	4b09      	ldr	r3, [pc, #36]	; (800050c <SystemInit+0x64>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a08      	ldr	r2, [pc, #32]	; (800050c <SystemInit+0x64>)
 80004ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80004ee:	6013      	str	r3, [r2, #0]
 80004f0:	4b06      	ldr	r3, [pc, #24]	; (800050c <SystemInit+0x64>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	60da      	str	r2, [r3, #12]
 80004f6:	f000 f889 	bl	800060c <SetSysClock>
 80004fa:	4b03      	ldr	r3, [pc, #12]	; (8000508 <SystemInit+0x60>)
 80004fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000500:	609a      	str	r2, [r3, #8]
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	e000ed00 	.word	0xe000ed00
 800050c:	40023800 	.word	0x40023800
 8000510:	24003010 	.word	0x24003010

08000514 <SystemCoreClockUpdate>:
 8000514:	b480      	push	{r7}
 8000516:	b087      	sub	sp, #28
 8000518:	af00      	add	r7, sp, #0
 800051a:	2300      	movs	r3, #0
 800051c:	613b      	str	r3, [r7, #16]
 800051e:	2300      	movs	r3, #0
 8000520:	617b      	str	r3, [r7, #20]
 8000522:	2302      	movs	r3, #2
 8000524:	60fb      	str	r3, [r7, #12]
 8000526:	2300      	movs	r3, #0
 8000528:	60bb      	str	r3, [r7, #8]
 800052a:	2302      	movs	r3, #2
 800052c:	607b      	str	r3, [r7, #4]
 800052e:	4b32      	ldr	r3, [pc, #200]	; (80005f8 <SystemCoreClockUpdate+0xe4>)
 8000530:	689b      	ldr	r3, [r3, #8]
 8000532:	f003 030c 	and.w	r3, r3, #12
 8000536:	613b      	str	r3, [r7, #16]
 8000538:	693b      	ldr	r3, [r7, #16]
 800053a:	2b04      	cmp	r3, #4
 800053c:	d007      	beq.n	800054e <SystemCoreClockUpdate+0x3a>
 800053e:	2b08      	cmp	r3, #8
 8000540:	d009      	beq.n	8000556 <SystemCoreClockUpdate+0x42>
 8000542:	2b00      	cmp	r3, #0
 8000544:	d13d      	bne.n	80005c2 <SystemCoreClockUpdate+0xae>
 8000546:	4b2d      	ldr	r3, [pc, #180]	; (80005fc <SystemCoreClockUpdate+0xe8>)
 8000548:	4a2d      	ldr	r2, [pc, #180]	; (8000600 <SystemCoreClockUpdate+0xec>)
 800054a:	601a      	str	r2, [r3, #0]
 800054c:	e03d      	b.n	80005ca <SystemCoreClockUpdate+0xb6>
 800054e:	4b2b      	ldr	r3, [pc, #172]	; (80005fc <SystemCoreClockUpdate+0xe8>)
 8000550:	4a2c      	ldr	r2, [pc, #176]	; (8000604 <SystemCoreClockUpdate+0xf0>)
 8000552:	601a      	str	r2, [r3, #0]
 8000554:	e039      	b.n	80005ca <SystemCoreClockUpdate+0xb6>
 8000556:	4b28      	ldr	r3, [pc, #160]	; (80005f8 <SystemCoreClockUpdate+0xe4>)
 8000558:	685b      	ldr	r3, [r3, #4]
 800055a:	0d9b      	lsrs	r3, r3, #22
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	60bb      	str	r3, [r7, #8]
 8000562:	4b25      	ldr	r3, [pc, #148]	; (80005f8 <SystemCoreClockUpdate+0xe4>)
 8000564:	685b      	ldr	r3, [r3, #4]
 8000566:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800056a:	607b      	str	r3, [r7, #4]
 800056c:	68bb      	ldr	r3, [r7, #8]
 800056e:	2b00      	cmp	r3, #0
 8000570:	d00c      	beq.n	800058c <SystemCoreClockUpdate+0x78>
 8000572:	4a24      	ldr	r2, [pc, #144]	; (8000604 <SystemCoreClockUpdate+0xf0>)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	fbb2 f3f3 	udiv	r3, r2, r3
 800057a:	4a1f      	ldr	r2, [pc, #124]	; (80005f8 <SystemCoreClockUpdate+0xe4>)
 800057c:	6852      	ldr	r2, [r2, #4]
 800057e:	0992      	lsrs	r2, r2, #6
 8000580:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000584:	fb02 f303 	mul.w	r3, r2, r3
 8000588:	617b      	str	r3, [r7, #20]
 800058a:	e00b      	b.n	80005a4 <SystemCoreClockUpdate+0x90>
 800058c:	4a1c      	ldr	r2, [pc, #112]	; (8000600 <SystemCoreClockUpdate+0xec>)
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	fbb2 f3f3 	udiv	r3, r2, r3
 8000594:	4a18      	ldr	r2, [pc, #96]	; (80005f8 <SystemCoreClockUpdate+0xe4>)
 8000596:	6852      	ldr	r2, [r2, #4]
 8000598:	0992      	lsrs	r2, r2, #6
 800059a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800059e:	fb02 f303 	mul.w	r3, r2, r3
 80005a2:	617b      	str	r3, [r7, #20]
 80005a4:	4b14      	ldr	r3, [pc, #80]	; (80005f8 <SystemCoreClockUpdate+0xe4>)
 80005a6:	685b      	ldr	r3, [r3, #4]
 80005a8:	0c1b      	lsrs	r3, r3, #16
 80005aa:	f003 0303 	and.w	r3, r3, #3
 80005ae:	3301      	adds	r3, #1
 80005b0:	005b      	lsls	r3, r3, #1
 80005b2:	60fb      	str	r3, [r7, #12]
 80005b4:	697a      	ldr	r2, [r7, #20]
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80005bc:	4a0f      	ldr	r2, [pc, #60]	; (80005fc <SystemCoreClockUpdate+0xe8>)
 80005be:	6013      	str	r3, [r2, #0]
 80005c0:	e003      	b.n	80005ca <SystemCoreClockUpdate+0xb6>
 80005c2:	4b0e      	ldr	r3, [pc, #56]	; (80005fc <SystemCoreClockUpdate+0xe8>)
 80005c4:	4a0e      	ldr	r2, [pc, #56]	; (8000600 <SystemCoreClockUpdate+0xec>)
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	bf00      	nop
 80005ca:	4b0b      	ldr	r3, [pc, #44]	; (80005f8 <SystemCoreClockUpdate+0xe4>)
 80005cc:	689b      	ldr	r3, [r3, #8]
 80005ce:	091b      	lsrs	r3, r3, #4
 80005d0:	f003 030f 	and.w	r3, r3, #15
 80005d4:	4a0c      	ldr	r2, [pc, #48]	; (8000608 <SystemCoreClockUpdate+0xf4>)
 80005d6:	5cd3      	ldrb	r3, [r2, r3]
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	613b      	str	r3, [r7, #16]
 80005dc:	4b07      	ldr	r3, [pc, #28]	; (80005fc <SystemCoreClockUpdate+0xe8>)
 80005de:	681a      	ldr	r2, [r3, #0]
 80005e0:	693b      	ldr	r3, [r7, #16]
 80005e2:	fa22 f303 	lsr.w	r3, r2, r3
 80005e6:	4a05      	ldr	r2, [pc, #20]	; (80005fc <SystemCoreClockUpdate+0xe8>)
 80005e8:	6013      	str	r3, [r2, #0]
 80005ea:	bf00      	nop
 80005ec:	371c      	adds	r7, #28
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	40023800 	.word	0x40023800
 80005fc:	20000000 	.word	0x20000000
 8000600:	00f42400 	.word	0x00f42400
 8000604:	017d7840 	.word	0x017d7840
 8000608:	20000004 	.word	0x20000004

0800060c <SetSysClock>:
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
 8000610:	4b22      	ldr	r3, [pc, #136]	; (800069c <SetSysClock+0x90>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000614:	4a21      	ldr	r2, [pc, #132]	; (800069c <SetSysClock+0x90>)
 8000616:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800061a:	6413      	str	r3, [r2, #64]	; 0x40
 800061c:	4b20      	ldr	r3, [pc, #128]	; (80006a0 <SetSysClock+0x94>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a1f      	ldr	r2, [pc, #124]	; (80006a0 <SetSysClock+0x94>)
 8000622:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000626:	6013      	str	r3, [r2, #0]
 8000628:	4b1c      	ldr	r3, [pc, #112]	; (800069c <SetSysClock+0x90>)
 800062a:	4a1c      	ldr	r2, [pc, #112]	; (800069c <SetSysClock+0x90>)
 800062c:	689b      	ldr	r3, [r3, #8]
 800062e:	6093      	str	r3, [r2, #8]
 8000630:	4b1a      	ldr	r3, [pc, #104]	; (800069c <SetSysClock+0x90>)
 8000632:	4a1a      	ldr	r2, [pc, #104]	; (800069c <SetSysClock+0x90>)
 8000634:	689b      	ldr	r3, [r3, #8]
 8000636:	6093      	str	r3, [r2, #8]
 8000638:	4b18      	ldr	r3, [pc, #96]	; (800069c <SetSysClock+0x90>)
 800063a:	689b      	ldr	r3, [r3, #8]
 800063c:	4a17      	ldr	r2, [pc, #92]	; (800069c <SetSysClock+0x90>)
 800063e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000642:	6093      	str	r3, [r2, #8]
 8000644:	4b15      	ldr	r3, [pc, #84]	; (800069c <SetSysClock+0x90>)
 8000646:	4a17      	ldr	r2, [pc, #92]	; (80006a4 <SetSysClock+0x98>)
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	4b14      	ldr	r3, [pc, #80]	; (800069c <SetSysClock+0x90>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a13      	ldr	r2, [pc, #76]	; (800069c <SetSysClock+0x90>)
 8000650:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000654:	6013      	str	r3, [r2, #0]
 8000656:	bf00      	nop
 8000658:	4b10      	ldr	r3, [pc, #64]	; (800069c <SetSysClock+0x90>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000660:	2b00      	cmp	r3, #0
 8000662:	d0f9      	beq.n	8000658 <SetSysClock+0x4c>
 8000664:	4b10      	ldr	r3, [pc, #64]	; (80006a8 <SetSysClock+0x9c>)
 8000666:	f240 6202 	movw	r2, #1538	; 0x602
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	4b0b      	ldr	r3, [pc, #44]	; (800069c <SetSysClock+0x90>)
 800066e:	689b      	ldr	r3, [r3, #8]
 8000670:	4a0a      	ldr	r2, [pc, #40]	; (800069c <SetSysClock+0x90>)
 8000672:	f023 0303 	bic.w	r3, r3, #3
 8000676:	6093      	str	r3, [r2, #8]
 8000678:	4b08      	ldr	r3, [pc, #32]	; (800069c <SetSysClock+0x90>)
 800067a:	689b      	ldr	r3, [r3, #8]
 800067c:	4a07      	ldr	r2, [pc, #28]	; (800069c <SetSysClock+0x90>)
 800067e:	f043 0302 	orr.w	r3, r3, #2
 8000682:	6093      	str	r3, [r2, #8]
 8000684:	bf00      	nop
 8000686:	4b05      	ldr	r3, [pc, #20]	; (800069c <SetSysClock+0x90>)
 8000688:	689b      	ldr	r3, [r3, #8]
 800068a:	f003 030c 	and.w	r3, r3, #12
 800068e:	2b08      	cmp	r3, #8
 8000690:	d1f9      	bne.n	8000686 <SetSysClock+0x7a>
 8000692:	bf00      	nop
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr
 800069c:	40023800 	.word	0x40023800
 80006a0:	40007000 	.word	0x40007000
 80006a4:	08015410 	.word	0x08015410
 80006a8:	40023c00 	.word	0x40023c00

080006ac <NVIC_Init>:
 80006ac:	b480      	push	{r7}
 80006ae:	b085      	sub	sp, #20
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	2300      	movs	r3, #0
 80006b6:	73fb      	strb	r3, [r7, #15]
 80006b8:	2300      	movs	r3, #0
 80006ba:	73bb      	strb	r3, [r7, #14]
 80006bc:	230f      	movs	r3, #15
 80006be:	737b      	strb	r3, [r7, #13]
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	78db      	ldrb	r3, [r3, #3]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d039      	beq.n	800073c <NVIC_Init+0x90>
 80006c8:	4b27      	ldr	r3, [pc, #156]	; (8000768 <NVIC_Init+0xbc>)
 80006ca:	68db      	ldr	r3, [r3, #12]
 80006cc:	43db      	mvns	r3, r3
 80006ce:	0a1b      	lsrs	r3, r3, #8
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	f003 0307 	and.w	r3, r3, #7
 80006d6:	73fb      	strb	r3, [r7, #15]
 80006d8:	7bfb      	ldrb	r3, [r7, #15]
 80006da:	f1c3 0304 	rsb	r3, r3, #4
 80006de:	73bb      	strb	r3, [r7, #14]
 80006e0:	7b7a      	ldrb	r2, [r7, #13]
 80006e2:	7bfb      	ldrb	r3, [r7, #15]
 80006e4:	fa42 f303 	asr.w	r3, r2, r3
 80006e8:	737b      	strb	r3, [r7, #13]
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	785b      	ldrb	r3, [r3, #1]
 80006ee:	461a      	mov	r2, r3
 80006f0:	7bbb      	ldrb	r3, [r7, #14]
 80006f2:	fa02 f303 	lsl.w	r3, r2, r3
 80006f6:	73fb      	strb	r3, [r7, #15]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	789a      	ldrb	r2, [r3, #2]
 80006fc:	7b7b      	ldrb	r3, [r7, #13]
 80006fe:	4013      	ands	r3, r2
 8000700:	b2da      	uxtb	r2, r3
 8000702:	7bfb      	ldrb	r3, [r7, #15]
 8000704:	4313      	orrs	r3, r2
 8000706:	73fb      	strb	r3, [r7, #15]
 8000708:	7bfb      	ldrb	r3, [r7, #15]
 800070a:	011b      	lsls	r3, r3, #4
 800070c:	73fb      	strb	r3, [r7, #15]
 800070e:	4a17      	ldr	r2, [pc, #92]	; (800076c <NVIC_Init+0xc0>)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	4413      	add	r3, r2
 8000716:	7bfa      	ldrb	r2, [r7, #15]
 8000718:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	f003 031f 	and.w	r3, r3, #31
 8000724:	4911      	ldr	r1, [pc, #68]	; (800076c <NVIC_Init+0xc0>)
 8000726:	687a      	ldr	r2, [r7, #4]
 8000728:	7812      	ldrb	r2, [r2, #0]
 800072a:	0952      	lsrs	r2, r2, #5
 800072c:	b2d2      	uxtb	r2, r2
 800072e:	4610      	mov	r0, r2
 8000730:	2201      	movs	r2, #1
 8000732:	fa02 f303 	lsl.w	r3, r2, r3
 8000736:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
 800073a:	e00f      	b.n	800075c <NVIC_Init+0xb0>
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	f003 031f 	and.w	r3, r3, #31
 8000744:	4909      	ldr	r1, [pc, #36]	; (800076c <NVIC_Init+0xc0>)
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	7812      	ldrb	r2, [r2, #0]
 800074a:	0952      	lsrs	r2, r2, #5
 800074c:	b2d2      	uxtb	r2, r2
 800074e:	4610      	mov	r0, r2
 8000750:	2201      	movs	r2, #1
 8000752:	409a      	lsls	r2, r3
 8000754:	f100 0320 	add.w	r3, r0, #32
 8000758:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800075c:	bf00      	nop
 800075e:	3714      	adds	r7, #20
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	e000ed00 	.word	0xe000ed00
 800076c:	e000e100 	.word	0xe000e100

08000770 <GPIO_Init>:
 8000770:	b480      	push	{r7}
 8000772:	b087      	sub	sp, #28
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
 8000778:	6039      	str	r1, [r7, #0]
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]
 800077e:	2300      	movs	r3, #0
 8000780:	613b      	str	r3, [r7, #16]
 8000782:	2300      	movs	r3, #0
 8000784:	60fb      	str	r3, [r7, #12]
 8000786:	2300      	movs	r3, #0
 8000788:	617b      	str	r3, [r7, #20]
 800078a:	e076      	b.n	800087a <GPIO_Init+0x10a>
 800078c:	2201      	movs	r2, #1
 800078e:	697b      	ldr	r3, [r7, #20]
 8000790:	fa02 f303 	lsl.w	r3, r2, r3
 8000794:	613b      	str	r3, [r7, #16]
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	693a      	ldr	r2, [r7, #16]
 800079c:	4013      	ands	r3, r2
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	68fa      	ldr	r2, [r7, #12]
 80007a2:	693b      	ldr	r3, [r7, #16]
 80007a4:	429a      	cmp	r2, r3
 80007a6:	d165      	bne.n	8000874 <GPIO_Init+0x104>
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681a      	ldr	r2, [r3, #0]
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	005b      	lsls	r3, r3, #1
 80007b0:	2103      	movs	r1, #3
 80007b2:	fa01 f303 	lsl.w	r3, r1, r3
 80007b6:	43db      	mvns	r3, r3
 80007b8:	401a      	ands	r2, r3
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	681a      	ldr	r2, [r3, #0]
 80007c2:	683b      	ldr	r3, [r7, #0]
 80007c4:	791b      	ldrb	r3, [r3, #4]
 80007c6:	4619      	mov	r1, r3
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	005b      	lsls	r3, r3, #1
 80007cc:	fa01 f303 	lsl.w	r3, r1, r3
 80007d0:	431a      	orrs	r2, r3
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	791b      	ldrb	r3, [r3, #4]
 80007da:	2b01      	cmp	r3, #1
 80007dc:	d003      	beq.n	80007e6 <GPIO_Init+0x76>
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	791b      	ldrb	r3, [r3, #4]
 80007e2:	2b02      	cmp	r3, #2
 80007e4:	d12e      	bne.n	8000844 <GPIO_Init+0xd4>
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	689a      	ldr	r2, [r3, #8]
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	005b      	lsls	r3, r3, #1
 80007ee:	2103      	movs	r1, #3
 80007f0:	fa01 f303 	lsl.w	r3, r1, r3
 80007f4:	43db      	mvns	r3, r3
 80007f6:	401a      	ands	r2, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	609a      	str	r2, [r3, #8]
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	689a      	ldr	r2, [r3, #8]
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	795b      	ldrb	r3, [r3, #5]
 8000804:	4619      	mov	r1, r3
 8000806:	697b      	ldr	r3, [r7, #20]
 8000808:	005b      	lsls	r3, r3, #1
 800080a:	fa01 f303 	lsl.w	r3, r1, r3
 800080e:	431a      	orrs	r2, r3
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	685a      	ldr	r2, [r3, #4]
 8000818:	697b      	ldr	r3, [r7, #20]
 800081a:	b29b      	uxth	r3, r3
 800081c:	4619      	mov	r1, r3
 800081e:	2301      	movs	r3, #1
 8000820:	408b      	lsls	r3, r1
 8000822:	43db      	mvns	r3, r3
 8000824:	401a      	ands	r2, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	605a      	str	r2, [r3, #4]
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	683a      	ldr	r2, [r7, #0]
 8000830:	7992      	ldrb	r2, [r2, #6]
 8000832:	4611      	mov	r1, r2
 8000834:	697a      	ldr	r2, [r7, #20]
 8000836:	b292      	uxth	r2, r2
 8000838:	fa01 f202 	lsl.w	r2, r1, r2
 800083c:	b292      	uxth	r2, r2
 800083e:	431a      	orrs	r2, r3
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	68da      	ldr	r2, [r3, #12]
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	b29b      	uxth	r3, r3
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	2103      	movs	r1, #3
 8000850:	fa01 f303 	lsl.w	r3, r1, r3
 8000854:	43db      	mvns	r3, r3
 8000856:	401a      	ands	r2, r3
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	60da      	str	r2, [r3, #12]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	68da      	ldr	r2, [r3, #12]
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	79db      	ldrb	r3, [r3, #7]
 8000864:	4619      	mov	r1, r3
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	005b      	lsls	r3, r3, #1
 800086a:	fa01 f303 	lsl.w	r3, r1, r3
 800086e:	431a      	orrs	r2, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	60da      	str	r2, [r3, #12]
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	3301      	adds	r3, #1
 8000878:	617b      	str	r3, [r7, #20]
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	2b0f      	cmp	r3, #15
 800087e:	d985      	bls.n	800078c <GPIO_Init+0x1c>
 8000880:	bf00      	nop
 8000882:	371c      	adds	r7, #28
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr

0800088c <GPIO_PinAFConfig>:
 800088c:	b480      	push	{r7}
 800088e:	b085      	sub	sp, #20
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	460b      	mov	r3, r1
 8000896:	807b      	strh	r3, [r7, #2]
 8000898:	4613      	mov	r3, r2
 800089a:	707b      	strb	r3, [r7, #1]
 800089c:	2300      	movs	r3, #0
 800089e:	60fb      	str	r3, [r7, #12]
 80008a0:	2300      	movs	r3, #0
 80008a2:	60bb      	str	r3, [r7, #8]
 80008a4:	787a      	ldrb	r2, [r7, #1]
 80008a6:	887b      	ldrh	r3, [r7, #2]
 80008a8:	f003 0307 	and.w	r3, r3, #7
 80008ac:	009b      	lsls	r3, r3, #2
 80008ae:	fa02 f303 	lsl.w	r3, r2, r3
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	887b      	ldrh	r3, [r7, #2]
 80008b6:	08db      	lsrs	r3, r3, #3
 80008b8:	b29b      	uxth	r3, r3
 80008ba:	461a      	mov	r2, r3
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	3208      	adds	r2, #8
 80008c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80008c4:	887b      	ldrh	r3, [r7, #2]
 80008c6:	f003 0307 	and.w	r3, r3, #7
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	210f      	movs	r1, #15
 80008ce:	fa01 f303 	lsl.w	r3, r1, r3
 80008d2:	43db      	mvns	r3, r3
 80008d4:	8879      	ldrh	r1, [r7, #2]
 80008d6:	08c9      	lsrs	r1, r1, #3
 80008d8:	b289      	uxth	r1, r1
 80008da:	4608      	mov	r0, r1
 80008dc:	ea02 0103 	and.w	r1, r2, r3
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	f100 0208 	add.w	r2, r0, #8
 80008e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80008ea:	887b      	ldrh	r3, [r7, #2]
 80008ec:	08db      	lsrs	r3, r3, #3
 80008ee:	b29b      	uxth	r3, r3
 80008f0:	461a      	mov	r2, r3
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	3208      	adds	r2, #8
 80008f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008fa:	68fa      	ldr	r2, [r7, #12]
 80008fc:	4313      	orrs	r3, r2
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	887b      	ldrh	r3, [r7, #2]
 8000902:	08db      	lsrs	r3, r3, #3
 8000904:	b29b      	uxth	r3, r3
 8000906:	461a      	mov	r2, r3
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	3208      	adds	r2, #8
 800090c:	68b9      	ldr	r1, [r7, #8]
 800090e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000912:	bf00      	nop
 8000914:	3714      	adds	r7, #20
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
	...

08000920 <RCC_GetClocksFreq>:
 8000920:	b480      	push	{r7}
 8000922:	b089      	sub	sp, #36	; 0x24
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
 8000928:	2300      	movs	r3, #0
 800092a:	61bb      	str	r3, [r7, #24]
 800092c:	2300      	movs	r3, #0
 800092e:	617b      	str	r3, [r7, #20]
 8000930:	2300      	movs	r3, #0
 8000932:	61fb      	str	r3, [r7, #28]
 8000934:	2302      	movs	r3, #2
 8000936:	613b      	str	r3, [r7, #16]
 8000938:	2300      	movs	r3, #0
 800093a:	60fb      	str	r3, [r7, #12]
 800093c:	2302      	movs	r3, #2
 800093e:	60bb      	str	r3, [r7, #8]
 8000940:	4b47      	ldr	r3, [pc, #284]	; (8000a60 <RCC_GetClocksFreq+0x140>)
 8000942:	689b      	ldr	r3, [r3, #8]
 8000944:	f003 030c 	and.w	r3, r3, #12
 8000948:	61bb      	str	r3, [r7, #24]
 800094a:	69bb      	ldr	r3, [r7, #24]
 800094c:	2b04      	cmp	r3, #4
 800094e:	d007      	beq.n	8000960 <RCC_GetClocksFreq+0x40>
 8000950:	2b08      	cmp	r3, #8
 8000952:	d009      	beq.n	8000968 <RCC_GetClocksFreq+0x48>
 8000954:	2b00      	cmp	r3, #0
 8000956:	d13d      	bne.n	80009d4 <RCC_GetClocksFreq+0xb4>
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	4a42      	ldr	r2, [pc, #264]	; (8000a64 <RCC_GetClocksFreq+0x144>)
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	e03d      	b.n	80009dc <RCC_GetClocksFreq+0xbc>
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	4a41      	ldr	r2, [pc, #260]	; (8000a68 <RCC_GetClocksFreq+0x148>)
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	e039      	b.n	80009dc <RCC_GetClocksFreq+0xbc>
 8000968:	4b3d      	ldr	r3, [pc, #244]	; (8000a60 <RCC_GetClocksFreq+0x140>)
 800096a:	685b      	ldr	r3, [r3, #4]
 800096c:	0d9b      	lsrs	r3, r3, #22
 800096e:	f003 0301 	and.w	r3, r3, #1
 8000972:	60fb      	str	r3, [r7, #12]
 8000974:	4b3a      	ldr	r3, [pc, #232]	; (8000a60 <RCC_GetClocksFreq+0x140>)
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800097c:	60bb      	str	r3, [r7, #8]
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d00c      	beq.n	800099e <RCC_GetClocksFreq+0x7e>
 8000984:	4a38      	ldr	r2, [pc, #224]	; (8000a68 <RCC_GetClocksFreq+0x148>)
 8000986:	68bb      	ldr	r3, [r7, #8]
 8000988:	fbb2 f3f3 	udiv	r3, r2, r3
 800098c:	4a34      	ldr	r2, [pc, #208]	; (8000a60 <RCC_GetClocksFreq+0x140>)
 800098e:	6852      	ldr	r2, [r2, #4]
 8000990:	0992      	lsrs	r2, r2, #6
 8000992:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000996:	fb02 f303 	mul.w	r3, r2, r3
 800099a:	61fb      	str	r3, [r7, #28]
 800099c:	e00b      	b.n	80009b6 <RCC_GetClocksFreq+0x96>
 800099e:	4a31      	ldr	r2, [pc, #196]	; (8000a64 <RCC_GetClocksFreq+0x144>)
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80009a6:	4a2e      	ldr	r2, [pc, #184]	; (8000a60 <RCC_GetClocksFreq+0x140>)
 80009a8:	6852      	ldr	r2, [r2, #4]
 80009aa:	0992      	lsrs	r2, r2, #6
 80009ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80009b0:	fb02 f303 	mul.w	r3, r2, r3
 80009b4:	61fb      	str	r3, [r7, #28]
 80009b6:	4b2a      	ldr	r3, [pc, #168]	; (8000a60 <RCC_GetClocksFreq+0x140>)
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	0c1b      	lsrs	r3, r3, #16
 80009bc:	f003 0303 	and.w	r3, r3, #3
 80009c0:	3301      	adds	r3, #1
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	613b      	str	r3, [r7, #16]
 80009c6:	69fa      	ldr	r2, [r7, #28]
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	601a      	str	r2, [r3, #0]
 80009d2:	e003      	b.n	80009dc <RCC_GetClocksFreq+0xbc>
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	4a23      	ldr	r2, [pc, #140]	; (8000a64 <RCC_GetClocksFreq+0x144>)
 80009d8:	601a      	str	r2, [r3, #0]
 80009da:	bf00      	nop
 80009dc:	4b20      	ldr	r3, [pc, #128]	; (8000a60 <RCC_GetClocksFreq+0x140>)
 80009de:	689b      	ldr	r3, [r3, #8]
 80009e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80009e4:	61bb      	str	r3, [r7, #24]
 80009e6:	69bb      	ldr	r3, [r7, #24]
 80009e8:	091b      	lsrs	r3, r3, #4
 80009ea:	61bb      	str	r3, [r7, #24]
 80009ec:	4a1f      	ldr	r2, [pc, #124]	; (8000a6c <RCC_GetClocksFreq+0x14c>)
 80009ee:	69bb      	ldr	r3, [r7, #24]
 80009f0:	4413      	add	r3, r2
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	617b      	str	r3, [r7, #20]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	40da      	lsrs	r2, r3
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	605a      	str	r2, [r3, #4]
 8000a04:	4b16      	ldr	r3, [pc, #88]	; (8000a60 <RCC_GetClocksFreq+0x140>)
 8000a06:	689b      	ldr	r3, [r3, #8]
 8000a08:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000a0c:	61bb      	str	r3, [r7, #24]
 8000a0e:	69bb      	ldr	r3, [r7, #24]
 8000a10:	0a9b      	lsrs	r3, r3, #10
 8000a12:	61bb      	str	r3, [r7, #24]
 8000a14:	4a15      	ldr	r2, [pc, #84]	; (8000a6c <RCC_GetClocksFreq+0x14c>)
 8000a16:	69bb      	ldr	r3, [r7, #24]
 8000a18:	4413      	add	r3, r2
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	b2db      	uxtb	r3, r3
 8000a1e:	617b      	str	r3, [r7, #20]
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	685a      	ldr	r2, [r3, #4]
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	40da      	lsrs	r2, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
 8000a2c:	4b0c      	ldr	r3, [pc, #48]	; (8000a60 <RCC_GetClocksFreq+0x140>)
 8000a2e:	689b      	ldr	r3, [r3, #8]
 8000a30:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000a34:	61bb      	str	r3, [r7, #24]
 8000a36:	69bb      	ldr	r3, [r7, #24]
 8000a38:	0b5b      	lsrs	r3, r3, #13
 8000a3a:	61bb      	str	r3, [r7, #24]
 8000a3c:	4a0b      	ldr	r2, [pc, #44]	; (8000a6c <RCC_GetClocksFreq+0x14c>)
 8000a3e:	69bb      	ldr	r3, [r7, #24]
 8000a40:	4413      	add	r3, r2
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	617b      	str	r3, [r7, #20]
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	685a      	ldr	r2, [r3, #4]
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	40da      	lsrs	r2, r3
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	60da      	str	r2, [r3, #12]
 8000a54:	bf00      	nop
 8000a56:	3724      	adds	r7, #36	; 0x24
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr
 8000a60:	40023800 	.word	0x40023800
 8000a64:	00f42400 	.word	0x00f42400
 8000a68:	017d7840 	.word	0x017d7840
 8000a6c:	20000014 	.word	0x20000014

08000a70 <RCC_AHB1PeriphClockCmd>:
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	460b      	mov	r3, r1
 8000a7a:	70fb      	strb	r3, [r7, #3]
 8000a7c:	78fb      	ldrb	r3, [r7, #3]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d006      	beq.n	8000a90 <RCC_AHB1PeriphClockCmd+0x20>
 8000a82:	4b0a      	ldr	r3, [pc, #40]	; (8000aac <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a86:	4909      	ldr	r1, [pc, #36]	; (8000aac <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	630b      	str	r3, [r1, #48]	; 0x30
 8000a8e:	e006      	b.n	8000a9e <RCC_AHB1PeriphClockCmd+0x2e>
 8000a90:	4b06      	ldr	r3, [pc, #24]	; (8000aac <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	43db      	mvns	r3, r3
 8000a98:	4904      	ldr	r1, [pc, #16]	; (8000aac <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	630b      	str	r3, [r1, #48]	; 0x30
 8000a9e:	bf00      	nop
 8000aa0:	370c      	adds	r7, #12
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	40023800 	.word	0x40023800

08000ab0 <RCC_APB1PeriphClockCmd>:
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	460b      	mov	r3, r1
 8000aba:	70fb      	strb	r3, [r7, #3]
 8000abc:	78fb      	ldrb	r3, [r7, #3]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d006      	beq.n	8000ad0 <RCC_APB1PeriphClockCmd+0x20>
 8000ac2:	4b0a      	ldr	r3, [pc, #40]	; (8000aec <RCC_APB1PeriphClockCmd+0x3c>)
 8000ac4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ac6:	4909      	ldr	r1, [pc, #36]	; (8000aec <RCC_APB1PeriphClockCmd+0x3c>)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4313      	orrs	r3, r2
 8000acc:	640b      	str	r3, [r1, #64]	; 0x40
 8000ace:	e006      	b.n	8000ade <RCC_APB1PeriphClockCmd+0x2e>
 8000ad0:	4b06      	ldr	r3, [pc, #24]	; (8000aec <RCC_APB1PeriphClockCmd+0x3c>)
 8000ad2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	43db      	mvns	r3, r3
 8000ad8:	4904      	ldr	r1, [pc, #16]	; (8000aec <RCC_APB1PeriphClockCmd+0x3c>)
 8000ada:	4013      	ands	r3, r2
 8000adc:	640b      	str	r3, [r1, #64]	; 0x40
 8000ade:	bf00      	nop
 8000ae0:	370c      	adds	r7, #12
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	40023800 	.word	0x40023800

08000af0 <TIM_TimeBaseInit>:
 8000af0:	b480      	push	{r7}
 8000af2:	b085      	sub	sp, #20
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	6039      	str	r1, [r7, #0]
 8000afa:	2300      	movs	r3, #0
 8000afc:	81fb      	strh	r3, [r7, #14]
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	881b      	ldrh	r3, [r3, #0]
 8000b02:	81fb      	strh	r3, [r7, #14]
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	4a29      	ldr	r2, [pc, #164]	; (8000bac <TIM_TimeBaseInit+0xbc>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d013      	beq.n	8000b34 <TIM_TimeBaseInit+0x44>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	4a28      	ldr	r2, [pc, #160]	; (8000bb0 <TIM_TimeBaseInit+0xc0>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d00f      	beq.n	8000b34 <TIM_TimeBaseInit+0x44>
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b1a:	d00b      	beq.n	8000b34 <TIM_TimeBaseInit+0x44>
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	4a25      	ldr	r2, [pc, #148]	; (8000bb4 <TIM_TimeBaseInit+0xc4>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d007      	beq.n	8000b34 <TIM_TimeBaseInit+0x44>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	4a24      	ldr	r2, [pc, #144]	; (8000bb8 <TIM_TimeBaseInit+0xc8>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d003      	beq.n	8000b34 <TIM_TimeBaseInit+0x44>
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4a23      	ldr	r2, [pc, #140]	; (8000bbc <TIM_TimeBaseInit+0xcc>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d108      	bne.n	8000b46 <TIM_TimeBaseInit+0x56>
 8000b34:	89fb      	ldrh	r3, [r7, #14]
 8000b36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b3a:	81fb      	strh	r3, [r7, #14]
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	885a      	ldrh	r2, [r3, #2]
 8000b40:	89fb      	ldrh	r3, [r7, #14]
 8000b42:	4313      	orrs	r3, r2
 8000b44:	81fb      	strh	r3, [r7, #14]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a1d      	ldr	r2, [pc, #116]	; (8000bc0 <TIM_TimeBaseInit+0xd0>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d00c      	beq.n	8000b68 <TIM_TimeBaseInit+0x78>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4a1c      	ldr	r2, [pc, #112]	; (8000bc4 <TIM_TimeBaseInit+0xd4>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d008      	beq.n	8000b68 <TIM_TimeBaseInit+0x78>
 8000b56:	89fb      	ldrh	r3, [r7, #14]
 8000b58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000b5c:	81fb      	strh	r3, [r7, #14]
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	891a      	ldrh	r2, [r3, #8]
 8000b62:	89fb      	ldrh	r3, [r7, #14]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	81fb      	strh	r3, [r7, #14]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	89fa      	ldrh	r2, [r7, #14]
 8000b6c:	801a      	strh	r2, [r3, #0]
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	685a      	ldr	r2, [r3, #4]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	881a      	ldrh	r2, [r3, #0]
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	851a      	strh	r2, [r3, #40]	; 0x28
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4a0a      	ldr	r2, [pc, #40]	; (8000bac <TIM_TimeBaseInit+0xbc>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d003      	beq.n	8000b8e <TIM_TimeBaseInit+0x9e>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	4a09      	ldr	r2, [pc, #36]	; (8000bb0 <TIM_TimeBaseInit+0xc0>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d104      	bne.n	8000b98 <TIM_TimeBaseInit+0xa8>
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	7a9b      	ldrb	r3, [r3, #10]
 8000b92:	b29a      	uxth	r2, r3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	861a      	strh	r2, [r3, #48]	; 0x30
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	829a      	strh	r2, [r3, #20]
 8000b9e:	bf00      	nop
 8000ba0:	3714      	adds	r7, #20
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	40010000 	.word	0x40010000
 8000bb0:	40010400 	.word	0x40010400
 8000bb4:	40000400 	.word	0x40000400
 8000bb8:	40000800 	.word	0x40000800
 8000bbc:	40000c00 	.word	0x40000c00
 8000bc0:	40001000 	.word	0x40001000
 8000bc4:	40001400 	.word	0x40001400

08000bc8 <TIM_Cmd>:
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	70fb      	strb	r3, [r7, #3]
 8000bd4:	78fb      	ldrb	r3, [r7, #3]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d008      	beq.n	8000bec <TIM_Cmd+0x24>
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	881b      	ldrh	r3, [r3, #0]
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	f043 0301 	orr.w	r3, r3, #1
 8000be4:	b29a      	uxth	r2, r3
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	801a      	strh	r2, [r3, #0]
 8000bea:	e007      	b.n	8000bfc <TIM_Cmd+0x34>
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	881b      	ldrh	r3, [r3, #0]
 8000bf0:	b29b      	uxth	r3, r3
 8000bf2:	f023 0301 	bic.w	r3, r3, #1
 8000bf6:	b29a      	uxth	r2, r3
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	801a      	strh	r2, [r3, #0]
 8000bfc:	bf00      	nop
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr

08000c08 <TIM_ICInit>:
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	6039      	str	r1, [r7, #0]
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	881b      	ldrh	r3, [r3, #0]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d10f      	bne.n	8000c3a <TIM_ICInit+0x32>
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	8859      	ldrh	r1, [r3, #2]
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	889a      	ldrh	r2, [r3, #4]
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	891b      	ldrh	r3, [r3, #8]
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	f000 f921 	bl	8000e6e <TI1_Config>
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	88db      	ldrh	r3, [r3, #6]
 8000c30:	4619      	mov	r1, r3
 8000c32:	6878      	ldr	r0, [r7, #4]
 8000c34:	f000 f848 	bl	8000cc8 <TIM_SetIC1Prescaler>
 8000c38:	e036      	b.n	8000ca8 <TIM_ICInit+0xa0>
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	881b      	ldrh	r3, [r3, #0]
 8000c3e:	2b04      	cmp	r3, #4
 8000c40:	d10f      	bne.n	8000c62 <TIM_ICInit+0x5a>
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	8859      	ldrh	r1, [r3, #2]
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	889a      	ldrh	r2, [r3, #4]
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	891b      	ldrh	r3, [r3, #8]
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	f000 f950 	bl	8000ef4 <TI2_Config>
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	88db      	ldrh	r3, [r3, #6]
 8000c58:	4619      	mov	r1, r3
 8000c5a:	6878      	ldr	r0, [r7, #4]
 8000c5c:	f000 f850 	bl	8000d00 <TIM_SetIC2Prescaler>
 8000c60:	e022      	b.n	8000ca8 <TIM_ICInit+0xa0>
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	881b      	ldrh	r3, [r3, #0]
 8000c66:	2b08      	cmp	r3, #8
 8000c68:	d10f      	bne.n	8000c8a <TIM_ICInit+0x82>
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	8859      	ldrh	r1, [r3, #2]
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	889a      	ldrh	r2, [r3, #4]
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	891b      	ldrh	r3, [r3, #8]
 8000c76:	6878      	ldr	r0, [r7, #4]
 8000c78:	f000 f989 	bl	8000f8e <TI3_Config>
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	88db      	ldrh	r3, [r3, #6]
 8000c80:	4619      	mov	r1, r3
 8000c82:	6878      	ldr	r0, [r7, #4]
 8000c84:	f000 f85a 	bl	8000d3c <TIM_SetIC3Prescaler>
 8000c88:	e00e      	b.n	8000ca8 <TIM_ICInit+0xa0>
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	8859      	ldrh	r1, [r3, #2]
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	889a      	ldrh	r2, [r3, #4]
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	891b      	ldrh	r3, [r3, #8]
 8000c96:	6878      	ldr	r0, [r7, #4]
 8000c98:	f000 f9c1 	bl	800101e <TI4_Config>
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	88db      	ldrh	r3, [r3, #6]
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	6878      	ldr	r0, [r7, #4]
 8000ca4:	f000 f866 	bl	8000d74 <TIM_SetIC4Prescaler>
 8000ca8:	bf00      	nop
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <TIM_GetCapture2>:
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr

08000cc8 <TIM_SetIC1Prescaler>:
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	460b      	mov	r3, r1
 8000cd2:	807b      	strh	r3, [r7, #2]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	8b1b      	ldrh	r3, [r3, #24]
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	f023 030c 	bic.w	r3, r3, #12
 8000cde:	b29a      	uxth	r2, r3
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	831a      	strh	r2, [r3, #24]
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	8b1b      	ldrh	r3, [r3, #24]
 8000ce8:	b29a      	uxth	r2, r3
 8000cea:	887b      	ldrh	r3, [r7, #2]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	b29a      	uxth	r2, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	831a      	strh	r2, [r3, #24]
 8000cf4:	bf00      	nop
 8000cf6:	370c      	adds	r7, #12
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr

08000d00 <TIM_SetIC2Prescaler>:
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	460b      	mov	r3, r1
 8000d0a:	807b      	strh	r3, [r7, #2]
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	8b1b      	ldrh	r3, [r3, #24]
 8000d10:	b29b      	uxth	r3, r3
 8000d12:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000d16:	b29a      	uxth	r2, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	831a      	strh	r2, [r3, #24]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	8b1b      	ldrh	r3, [r3, #24]
 8000d20:	b29a      	uxth	r2, r3
 8000d22:	887b      	ldrh	r3, [r7, #2]
 8000d24:	021b      	lsls	r3, r3, #8
 8000d26:	b29b      	uxth	r3, r3
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	b29a      	uxth	r2, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	831a      	strh	r2, [r3, #24]
 8000d30:	bf00      	nop
 8000d32:	370c      	adds	r7, #12
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr

08000d3c <TIM_SetIC3Prescaler>:
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	460b      	mov	r3, r1
 8000d46:	807b      	strh	r3, [r7, #2]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	8b9b      	ldrh	r3, [r3, #28]
 8000d4c:	b29b      	uxth	r3, r3
 8000d4e:	f023 030c 	bic.w	r3, r3, #12
 8000d52:	b29a      	uxth	r2, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	839a      	strh	r2, [r3, #28]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	8b9b      	ldrh	r3, [r3, #28]
 8000d5c:	b29a      	uxth	r2, r3
 8000d5e:	887b      	ldrh	r3, [r7, #2]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	839a      	strh	r2, [r3, #28]
 8000d68:	bf00      	nop
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr

08000d74 <TIM_SetIC4Prescaler>:
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	807b      	strh	r3, [r7, #2]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	8b9b      	ldrh	r3, [r3, #28]
 8000d84:	b29b      	uxth	r3, r3
 8000d86:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000d8a:	b29a      	uxth	r2, r3
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	839a      	strh	r2, [r3, #28]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	8b9b      	ldrh	r3, [r3, #28]
 8000d94:	b29a      	uxth	r2, r3
 8000d96:	887b      	ldrh	r3, [r7, #2]
 8000d98:	021b      	lsls	r3, r3, #8
 8000d9a:	b29b      	uxth	r3, r3
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	b29a      	uxth	r2, r3
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	839a      	strh	r2, [r3, #28]
 8000da4:	bf00      	nop
 8000da6:	370c      	adds	r7, #12
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr

08000db0 <TIM_ITConfig>:
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	460b      	mov	r3, r1
 8000dba:	807b      	strh	r3, [r7, #2]
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	707b      	strb	r3, [r7, #1]
 8000dc0:	787b      	ldrb	r3, [r7, #1]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d008      	beq.n	8000dd8 <TIM_ITConfig+0x28>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	899b      	ldrh	r3, [r3, #12]
 8000dca:	b29a      	uxth	r2, r3
 8000dcc:	887b      	ldrh	r3, [r7, #2]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	b29a      	uxth	r2, r3
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	819a      	strh	r2, [r3, #12]
 8000dd6:	e009      	b.n	8000dec <TIM_ITConfig+0x3c>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	899b      	ldrh	r3, [r3, #12]
 8000ddc:	b29a      	uxth	r2, r3
 8000dde:	887b      	ldrh	r3, [r7, #2]
 8000de0:	43db      	mvns	r3, r3
 8000de2:	b29b      	uxth	r3, r3
 8000de4:	4013      	ands	r3, r2
 8000de6:	b29a      	uxth	r2, r3
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	819a      	strh	r2, [r3, #12]
 8000dec:	bf00      	nop
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr

08000df8 <TIM_GetITStatus>:
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	460b      	mov	r3, r1
 8000e02:	807b      	strh	r3, [r7, #2]
 8000e04:	2300      	movs	r3, #0
 8000e06:	73fb      	strb	r3, [r7, #15]
 8000e08:	2300      	movs	r3, #0
 8000e0a:	81bb      	strh	r3, [r7, #12]
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	817b      	strh	r3, [r7, #10]
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	8a1b      	ldrh	r3, [r3, #16]
 8000e14:	b29a      	uxth	r2, r3
 8000e16:	887b      	ldrh	r3, [r7, #2]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	81bb      	strh	r3, [r7, #12]
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	899b      	ldrh	r3, [r3, #12]
 8000e20:	b29a      	uxth	r2, r3
 8000e22:	887b      	ldrh	r3, [r7, #2]
 8000e24:	4013      	ands	r3, r2
 8000e26:	817b      	strh	r3, [r7, #10]
 8000e28:	89bb      	ldrh	r3, [r7, #12]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d005      	beq.n	8000e3a <TIM_GetITStatus+0x42>
 8000e2e:	897b      	ldrh	r3, [r7, #10]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d002      	beq.n	8000e3a <TIM_GetITStatus+0x42>
 8000e34:	2301      	movs	r3, #1
 8000e36:	73fb      	strb	r3, [r7, #15]
 8000e38:	e001      	b.n	8000e3e <TIM_GetITStatus+0x46>
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	73fb      	strb	r3, [r7, #15]
 8000e3e:	7bfb      	ldrb	r3, [r7, #15]
 8000e40:	4618      	mov	r0, r3
 8000e42:	3714      	adds	r7, #20
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr

08000e4c <TIM_ClearITPendingBit>:
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	460b      	mov	r3, r1
 8000e56:	807b      	strh	r3, [r7, #2]
 8000e58:	887b      	ldrh	r3, [r7, #2]
 8000e5a:	43db      	mvns	r3, r3
 8000e5c:	b29a      	uxth	r2, r3
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	821a      	strh	r2, [r3, #16]
 8000e62:	bf00      	nop
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr

08000e6e <TI1_Config>:
 8000e6e:	b480      	push	{r7}
 8000e70:	b087      	sub	sp, #28
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	60f8      	str	r0, [r7, #12]
 8000e76:	4608      	mov	r0, r1
 8000e78:	4611      	mov	r1, r2
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	817b      	strh	r3, [r7, #10]
 8000e80:	460b      	mov	r3, r1
 8000e82:	813b      	strh	r3, [r7, #8]
 8000e84:	4613      	mov	r3, r2
 8000e86:	80fb      	strh	r3, [r7, #6]
 8000e88:	2300      	movs	r3, #0
 8000e8a:	82fb      	strh	r3, [r7, #22]
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	82bb      	strh	r3, [r7, #20]
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	8c1b      	ldrh	r3, [r3, #32]
 8000e94:	b29b      	uxth	r3, r3
 8000e96:	f023 0301 	bic.w	r3, r3, #1
 8000e9a:	b29a      	uxth	r2, r3
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	841a      	strh	r2, [r3, #32]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	8b1b      	ldrh	r3, [r3, #24]
 8000ea4:	82fb      	strh	r3, [r7, #22]
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	8c1b      	ldrh	r3, [r3, #32]
 8000eaa:	82bb      	strh	r3, [r7, #20]
 8000eac:	8afb      	ldrh	r3, [r7, #22]
 8000eae:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8000eb2:	82fb      	strh	r3, [r7, #22]
 8000eb4:	88fb      	ldrh	r3, [r7, #6]
 8000eb6:	011b      	lsls	r3, r3, #4
 8000eb8:	b29a      	uxth	r2, r3
 8000eba:	893b      	ldrh	r3, [r7, #8]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	b29a      	uxth	r2, r3
 8000ec0:	8afb      	ldrh	r3, [r7, #22]
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	82fb      	strh	r3, [r7, #22]
 8000ec6:	8abb      	ldrh	r3, [r7, #20]
 8000ec8:	f023 030a 	bic.w	r3, r3, #10
 8000ecc:	82bb      	strh	r3, [r7, #20]
 8000ece:	897a      	ldrh	r2, [r7, #10]
 8000ed0:	8abb      	ldrh	r3, [r7, #20]
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	f043 0301 	orr.w	r3, r3, #1
 8000eda:	82bb      	strh	r3, [r7, #20]
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	8afa      	ldrh	r2, [r7, #22]
 8000ee0:	831a      	strh	r2, [r3, #24]
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	8aba      	ldrh	r2, [r7, #20]
 8000ee6:	841a      	strh	r2, [r3, #32]
 8000ee8:	bf00      	nop
 8000eea:	371c      	adds	r7, #28
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <TI2_Config>:
 8000ef4:	b480      	push	{r7}
 8000ef6:	b087      	sub	sp, #28
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	4608      	mov	r0, r1
 8000efe:	4611      	mov	r1, r2
 8000f00:	461a      	mov	r2, r3
 8000f02:	4603      	mov	r3, r0
 8000f04:	817b      	strh	r3, [r7, #10]
 8000f06:	460b      	mov	r3, r1
 8000f08:	813b      	strh	r3, [r7, #8]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	80fb      	strh	r3, [r7, #6]
 8000f0e:	2300      	movs	r3, #0
 8000f10:	82fb      	strh	r3, [r7, #22]
 8000f12:	2300      	movs	r3, #0
 8000f14:	82bb      	strh	r3, [r7, #20]
 8000f16:	2300      	movs	r3, #0
 8000f18:	827b      	strh	r3, [r7, #18]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	8c1b      	ldrh	r3, [r3, #32]
 8000f1e:	b29b      	uxth	r3, r3
 8000f20:	f023 0310 	bic.w	r3, r3, #16
 8000f24:	b29a      	uxth	r2, r3
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	841a      	strh	r2, [r3, #32]
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	8b1b      	ldrh	r3, [r3, #24]
 8000f2e:	82fb      	strh	r3, [r7, #22]
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	8c1b      	ldrh	r3, [r3, #32]
 8000f34:	82bb      	strh	r3, [r7, #20]
 8000f36:	897b      	ldrh	r3, [r7, #10]
 8000f38:	011b      	lsls	r3, r3, #4
 8000f3a:	827b      	strh	r3, [r7, #18]
 8000f3c:	8afb      	ldrh	r3, [r7, #22]
 8000f3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f42:	051b      	lsls	r3, r3, #20
 8000f44:	0d1b      	lsrs	r3, r3, #20
 8000f46:	82fb      	strh	r3, [r7, #22]
 8000f48:	88fb      	ldrh	r3, [r7, #6]
 8000f4a:	031b      	lsls	r3, r3, #12
 8000f4c:	b29a      	uxth	r2, r3
 8000f4e:	8afb      	ldrh	r3, [r7, #22]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	82fb      	strh	r3, [r7, #22]
 8000f54:	893b      	ldrh	r3, [r7, #8]
 8000f56:	021b      	lsls	r3, r3, #8
 8000f58:	b29a      	uxth	r2, r3
 8000f5a:	8afb      	ldrh	r3, [r7, #22]
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	82fb      	strh	r3, [r7, #22]
 8000f60:	8abb      	ldrh	r3, [r7, #20]
 8000f62:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8000f66:	82bb      	strh	r3, [r7, #20]
 8000f68:	8a7a      	ldrh	r2, [r7, #18]
 8000f6a:	8abb      	ldrh	r3, [r7, #20]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	b29b      	uxth	r3, r3
 8000f70:	f043 0310 	orr.w	r3, r3, #16
 8000f74:	82bb      	strh	r3, [r7, #20]
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	8afa      	ldrh	r2, [r7, #22]
 8000f7a:	831a      	strh	r2, [r3, #24]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	8aba      	ldrh	r2, [r7, #20]
 8000f80:	841a      	strh	r2, [r3, #32]
 8000f82:	bf00      	nop
 8000f84:	371c      	adds	r7, #28
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <TI3_Config>:
 8000f8e:	b480      	push	{r7}
 8000f90:	b087      	sub	sp, #28
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	60f8      	str	r0, [r7, #12]
 8000f96:	4608      	mov	r0, r1
 8000f98:	4611      	mov	r1, r2
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	817b      	strh	r3, [r7, #10]
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	813b      	strh	r3, [r7, #8]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	80fb      	strh	r3, [r7, #6]
 8000fa8:	2300      	movs	r3, #0
 8000faa:	82fb      	strh	r3, [r7, #22]
 8000fac:	2300      	movs	r3, #0
 8000fae:	82bb      	strh	r3, [r7, #20]
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	827b      	strh	r3, [r7, #18]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	8c1b      	ldrh	r3, [r3, #32]
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	841a      	strh	r2, [r3, #32]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	8b9b      	ldrh	r3, [r3, #28]
 8000fc8:	82fb      	strh	r3, [r7, #22]
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	8c1b      	ldrh	r3, [r3, #32]
 8000fce:	82bb      	strh	r3, [r7, #20]
 8000fd0:	897b      	ldrh	r3, [r7, #10]
 8000fd2:	021b      	lsls	r3, r3, #8
 8000fd4:	827b      	strh	r3, [r7, #18]
 8000fd6:	8afb      	ldrh	r3, [r7, #22]
 8000fd8:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8000fdc:	82fb      	strh	r3, [r7, #22]
 8000fde:	88fb      	ldrh	r3, [r7, #6]
 8000fe0:	011b      	lsls	r3, r3, #4
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	893b      	ldrh	r3, [r7, #8]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	8afb      	ldrh	r3, [r7, #22]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	82fb      	strh	r3, [r7, #22]
 8000ff0:	8abb      	ldrh	r3, [r7, #20]
 8000ff2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8000ff6:	82bb      	strh	r3, [r7, #20]
 8000ff8:	8a7a      	ldrh	r2, [r7, #18]
 8000ffa:	8abb      	ldrh	r3, [r7, #20]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001004:	82bb      	strh	r3, [r7, #20]
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	8afa      	ldrh	r2, [r7, #22]
 800100a:	839a      	strh	r2, [r3, #28]
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	8aba      	ldrh	r2, [r7, #20]
 8001010:	841a      	strh	r2, [r3, #32]
 8001012:	bf00      	nop
 8001014:	371c      	adds	r7, #28
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr

0800101e <TI4_Config>:
 800101e:	b480      	push	{r7}
 8001020:	b087      	sub	sp, #28
 8001022:	af00      	add	r7, sp, #0
 8001024:	60f8      	str	r0, [r7, #12]
 8001026:	4608      	mov	r0, r1
 8001028:	4611      	mov	r1, r2
 800102a:	461a      	mov	r2, r3
 800102c:	4603      	mov	r3, r0
 800102e:	817b      	strh	r3, [r7, #10]
 8001030:	460b      	mov	r3, r1
 8001032:	813b      	strh	r3, [r7, #8]
 8001034:	4613      	mov	r3, r2
 8001036:	80fb      	strh	r3, [r7, #6]
 8001038:	2300      	movs	r3, #0
 800103a:	82fb      	strh	r3, [r7, #22]
 800103c:	2300      	movs	r3, #0
 800103e:	82bb      	strh	r3, [r7, #20]
 8001040:	2300      	movs	r3, #0
 8001042:	827b      	strh	r3, [r7, #18]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	8c1b      	ldrh	r3, [r3, #32]
 8001048:	b29b      	uxth	r3, r3
 800104a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800104e:	b29a      	uxth	r2, r3
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	841a      	strh	r2, [r3, #32]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	8b9b      	ldrh	r3, [r3, #28]
 8001058:	82fb      	strh	r3, [r7, #22]
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	8c1b      	ldrh	r3, [r3, #32]
 800105e:	82bb      	strh	r3, [r7, #20]
 8001060:	897b      	ldrh	r3, [r7, #10]
 8001062:	031b      	lsls	r3, r3, #12
 8001064:	827b      	strh	r3, [r7, #18]
 8001066:	8afb      	ldrh	r3, [r7, #22]
 8001068:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800106c:	051b      	lsls	r3, r3, #20
 800106e:	0d1b      	lsrs	r3, r3, #20
 8001070:	82fb      	strh	r3, [r7, #22]
 8001072:	893b      	ldrh	r3, [r7, #8]
 8001074:	021b      	lsls	r3, r3, #8
 8001076:	b29a      	uxth	r2, r3
 8001078:	8afb      	ldrh	r3, [r7, #22]
 800107a:	4313      	orrs	r3, r2
 800107c:	82fb      	strh	r3, [r7, #22]
 800107e:	88fb      	ldrh	r3, [r7, #6]
 8001080:	031b      	lsls	r3, r3, #12
 8001082:	b29a      	uxth	r2, r3
 8001084:	8afb      	ldrh	r3, [r7, #22]
 8001086:	4313      	orrs	r3, r2
 8001088:	82fb      	strh	r3, [r7, #22]
 800108a:	8abb      	ldrh	r3, [r7, #20]
 800108c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001090:	045b      	lsls	r3, r3, #17
 8001092:	0c5b      	lsrs	r3, r3, #17
 8001094:	82bb      	strh	r3, [r7, #20]
 8001096:	8a7a      	ldrh	r2, [r7, #18]
 8001098:	8abb      	ldrh	r3, [r7, #20]
 800109a:	4313      	orrs	r3, r2
 800109c:	b29b      	uxth	r3, r3
 800109e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010a2:	82bb      	strh	r3, [r7, #20]
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	8afa      	ldrh	r2, [r7, #22]
 80010a8:	839a      	strh	r2, [r3, #28]
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	8aba      	ldrh	r2, [r7, #20]
 80010ae:	841a      	strh	r2, [r3, #32]
 80010b0:	bf00      	nop
 80010b2:	371c      	adds	r7, #28
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <USART_Init>:
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08a      	sub	sp, #40	; 0x28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
 80010c6:	2300      	movs	r3, #0
 80010c8:	627b      	str	r3, [r7, #36]	; 0x24
 80010ca:	2300      	movs	r3, #0
 80010cc:	623b      	str	r3, [r7, #32]
 80010ce:	2300      	movs	r3, #0
 80010d0:	61fb      	str	r3, [r7, #28]
 80010d2:	2300      	movs	r3, #0
 80010d4:	61bb      	str	r3, [r7, #24]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	8a1b      	ldrh	r3, [r3, #16]
 80010da:	b29b      	uxth	r3, r3
 80010dc:	627b      	str	r3, [r7, #36]	; 0x24
 80010de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	88db      	ldrh	r3, [r3, #6]
 80010ea:	461a      	mov	r2, r3
 80010ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ee:	4313      	orrs	r3, r2
 80010f0:	627b      	str	r3, [r7, #36]	; 0x24
 80010f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f4:	b29a      	uxth	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	821a      	strh	r2, [r3, #16]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	899b      	ldrh	r3, [r3, #12]
 80010fe:	b29b      	uxth	r3, r3
 8001100:	627b      	str	r3, [r7, #36]	; 0x24
 8001102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001104:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001108:	f023 030c 	bic.w	r3, r3, #12
 800110c:	627b      	str	r3, [r7, #36]	; 0x24
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	889a      	ldrh	r2, [r3, #4]
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	891b      	ldrh	r3, [r3, #8]
 8001116:	4313      	orrs	r3, r2
 8001118:	b29a      	uxth	r2, r3
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	895b      	ldrh	r3, [r3, #10]
 800111e:	4313      	orrs	r3, r2
 8001120:	b29b      	uxth	r3, r3
 8001122:	461a      	mov	r2, r3
 8001124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001126:	4313      	orrs	r3, r2
 8001128:	627b      	str	r3, [r7, #36]	; 0x24
 800112a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800112c:	b29a      	uxth	r2, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	819a      	strh	r2, [r3, #12]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	8a9b      	ldrh	r3, [r3, #20]
 8001136:	b29b      	uxth	r3, r3
 8001138:	627b      	str	r3, [r7, #36]	; 0x24
 800113a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800113c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001140:	627b      	str	r3, [r7, #36]	; 0x24
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	899b      	ldrh	r3, [r3, #12]
 8001146:	461a      	mov	r2, r3
 8001148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800114a:	4313      	orrs	r3, r2
 800114c:	627b      	str	r3, [r7, #36]	; 0x24
 800114e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001150:	b29a      	uxth	r2, r3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	829a      	strh	r2, [r3, #20]
 8001156:	f107 0308 	add.w	r3, r7, #8
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff fbe0 	bl	8000920 <RCC_GetClocksFreq>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	4a30      	ldr	r2, [pc, #192]	; (8001224 <USART_Init+0x168>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d003      	beq.n	8001170 <USART_Init+0xb4>
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4a2f      	ldr	r2, [pc, #188]	; (8001228 <USART_Init+0x16c>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d102      	bne.n	8001176 <USART_Init+0xba>
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	623b      	str	r3, [r7, #32]
 8001174:	e001      	b.n	800117a <USART_Init+0xbe>
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	623b      	str	r3, [r7, #32]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	899b      	ldrh	r3, [r3, #12]
 800117e:	b29b      	uxth	r3, r3
 8001180:	b21b      	sxth	r3, r3
 8001182:	2b00      	cmp	r3, #0
 8001184:	da0c      	bge.n	80011a0 <USART_Init+0xe4>
 8001186:	6a3a      	ldr	r2, [r7, #32]
 8001188:	4613      	mov	r3, r2
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	4413      	add	r3, r2
 800118e:	009a      	lsls	r2, r3, #2
 8001190:	441a      	add	r2, r3
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	005b      	lsls	r3, r3, #1
 8001198:	fbb2 f3f3 	udiv	r3, r2, r3
 800119c:	61fb      	str	r3, [r7, #28]
 800119e:	e00b      	b.n	80011b8 <USART_Init+0xfc>
 80011a0:	6a3a      	ldr	r2, [r7, #32]
 80011a2:	4613      	mov	r3, r2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	4413      	add	r3, r2
 80011a8:	009a      	lsls	r2, r3, #2
 80011aa:	441a      	add	r2, r3
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011b6:	61fb      	str	r3, [r7, #28]
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	4a1c      	ldr	r2, [pc, #112]	; (800122c <USART_Init+0x170>)
 80011bc:	fba2 2303 	umull	r2, r3, r2, r3
 80011c0:	095b      	lsrs	r3, r3, #5
 80011c2:	011b      	lsls	r3, r3, #4
 80011c4:	627b      	str	r3, [r7, #36]	; 0x24
 80011c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c8:	091b      	lsrs	r3, r3, #4
 80011ca:	2264      	movs	r2, #100	; 0x64
 80011cc:	fb02 f303 	mul.w	r3, r2, r3
 80011d0:	69fa      	ldr	r2, [r7, #28]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	61bb      	str	r3, [r7, #24]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	899b      	ldrh	r3, [r3, #12]
 80011da:	b29b      	uxth	r3, r3
 80011dc:	b21b      	sxth	r3, r3
 80011de:	2b00      	cmp	r3, #0
 80011e0:	da0c      	bge.n	80011fc <USART_Init+0x140>
 80011e2:	69bb      	ldr	r3, [r7, #24]
 80011e4:	00db      	lsls	r3, r3, #3
 80011e6:	3332      	adds	r3, #50	; 0x32
 80011e8:	4a10      	ldr	r2, [pc, #64]	; (800122c <USART_Init+0x170>)
 80011ea:	fba2 2303 	umull	r2, r3, r2, r3
 80011ee:	095b      	lsrs	r3, r3, #5
 80011f0:	f003 0307 	and.w	r3, r3, #7
 80011f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011f6:	4313      	orrs	r3, r2
 80011f8:	627b      	str	r3, [r7, #36]	; 0x24
 80011fa:	e00b      	b.n	8001214 <USART_Init+0x158>
 80011fc:	69bb      	ldr	r3, [r7, #24]
 80011fe:	011b      	lsls	r3, r3, #4
 8001200:	3332      	adds	r3, #50	; 0x32
 8001202:	4a0a      	ldr	r2, [pc, #40]	; (800122c <USART_Init+0x170>)
 8001204:	fba2 2303 	umull	r2, r3, r2, r3
 8001208:	095b      	lsrs	r3, r3, #5
 800120a:	f003 030f 	and.w	r3, r3, #15
 800120e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001210:	4313      	orrs	r3, r2
 8001212:	627b      	str	r3, [r7, #36]	; 0x24
 8001214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001216:	b29a      	uxth	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	811a      	strh	r2, [r3, #8]
 800121c:	bf00      	nop
 800121e:	3728      	adds	r7, #40	; 0x28
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40011000 	.word	0x40011000
 8001228:	40011400 	.word	0x40011400
 800122c:	51eb851f 	.word	0x51eb851f

08001230 <USART_Cmd>:
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	460b      	mov	r3, r1
 800123a:	70fb      	strb	r3, [r7, #3]
 800123c:	78fb      	ldrb	r3, [r7, #3]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d008      	beq.n	8001254 <USART_Cmd+0x24>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	899b      	ldrh	r3, [r3, #12]
 8001246:	b29b      	uxth	r3, r3
 8001248:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800124c:	b29a      	uxth	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	819a      	strh	r2, [r3, #12]
 8001252:	e007      	b.n	8001264 <USART_Cmd+0x34>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	899b      	ldrh	r3, [r3, #12]
 8001258:	b29b      	uxth	r3, r3
 800125a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800125e:	b29a      	uxth	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	819a      	strh	r2, [r3, #12]
 8001264:	bf00      	nop
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <USART_SendData>:
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	460b      	mov	r3, r1
 800127a:	807b      	strh	r3, [r7, #2]
 800127c:	887b      	ldrh	r3, [r7, #2]
 800127e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001282:	b29a      	uxth	r2, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	809a      	strh	r2, [r3, #4]
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <NVIC_SetPriority>:
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	6039      	str	r1, [r7, #0]
 800129e:	71fb      	strb	r3, [r7, #7]
 80012a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	da0b      	bge.n	80012c0 <NVIC_SetPriority+0x2c>
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	490c      	ldr	r1, [pc, #48]	; (80012e0 <NVIC_SetPriority+0x4c>)
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	f003 030f 	and.w	r3, r3, #15
 80012b4:	3b04      	subs	r3, #4
 80012b6:	0112      	lsls	r2, r2, #4
 80012b8:	b2d2      	uxtb	r2, r2
 80012ba:	440b      	add	r3, r1
 80012bc:	761a      	strb	r2, [r3, #24]
 80012be:	e009      	b.n	80012d4 <NVIC_SetPriority+0x40>
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	4907      	ldr	r1, [pc, #28]	; (80012e4 <NVIC_SetPriority+0x50>)
 80012c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ca:	0112      	lsls	r2, r2, #4
 80012cc:	b2d2      	uxtb	r2, r2
 80012ce:	440b      	add	r3, r1
 80012d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 80012d4:	bf00      	nop
 80012d6:	370c      	adds	r7, #12
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	e000ed00 	.word	0xe000ed00
 80012e4:	e000e100 	.word	0xe000e100

080012e8 <SysTick_Config>:
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012f8:	d301      	bcc.n	80012fe <SysTick_Config+0x16>
 80012fa:	2301      	movs	r3, #1
 80012fc:	e00f      	b.n	800131e <SysTick_Config+0x36>
 80012fe:	4a0a      	ldr	r2, [pc, #40]	; (8001328 <SysTick_Config+0x40>)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3b01      	subs	r3, #1
 8001304:	6053      	str	r3, [r2, #4]
 8001306:	210f      	movs	r1, #15
 8001308:	f04f 30ff 	mov.w	r0, #4294967295
 800130c:	f7ff ffc2 	bl	8001294 <NVIC_SetPriority>
 8001310:	4b05      	ldr	r3, [pc, #20]	; (8001328 <SysTick_Config+0x40>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	4b04      	ldr	r3, [pc, #16]	; (8001328 <SysTick_Config+0x40>)
 8001318:	2207      	movs	r2, #7
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	2300      	movs	r3, #0
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	e000e010 	.word	0xe000e010

0800132c <TimerInit>:
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	463b      	mov	r3, r7
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff faf3 	bl	8000920 <RCC_GetClocksFreq>
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	4a0a      	ldr	r2, [pc, #40]	; (8001368 <TimerInit+0x3c>)
 800133e:	fba2 2303 	umull	r2, r3, r2, r3
 8001342:	099b      	lsrs	r3, r3, #6
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff ffcf 	bl	80012e8 <SysTick_Config>
 800134a:	2101      	movs	r1, #1
 800134c:	f04f 30ff 	mov.w	r0, #4294967295
 8001350:	f7ff ffa0 	bl	8001294 <NVIC_SetPriority>
 8001354:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001358:	2100      	movs	r1, #0
 800135a:	4804      	ldr	r0, [pc, #16]	; (800136c <TimerInit+0x40>)
 800135c:	f000 f950 	bl	8001600 <memsetl>
 8001360:	bf00      	nop
 8001362:	3710      	adds	r7, #16
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	10624dd3 	.word	0x10624dd3
 800136c:	20000054 	.word	0x20000054

08001370 <TimerStop>:
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	71fb      	strb	r3, [r7, #7]
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	2b0f      	cmp	r3, #15
 800137e:	d80a      	bhi.n	8001396 <TimerStop+0x26>
 8001380:	79fa      	ldrb	r2, [r7, #7]
 8001382:	4922      	ldr	r1, [pc, #136]	; (800140c <TimerStop+0x9c>)
 8001384:	4613      	mov	r3, r2
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	4413      	add	r3, r2
 800138a:	00db      	lsls	r3, r3, #3
 800138c:	440b      	add	r3, r1
 800138e:	3310      	adds	r3, #16
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d101      	bne.n	800139a <TimerStop+0x2a>
 8001396:	2300      	movs	r3, #0
 8001398:	e031      	b.n	80013fe <TimerStop+0x8e>
 800139a:	79fa      	ldrb	r2, [r7, #7]
 800139c:	491b      	ldr	r1, [pc, #108]	; (800140c <TimerStop+0x9c>)
 800139e:	4613      	mov	r3, r2
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	4413      	add	r3, r2
 80013a4:	00db      	lsls	r3, r3, #3
 80013a6:	440b      	add	r3, r1
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	79fa      	ldrb	r2, [r7, #7]
 80013ae:	4917      	ldr	r1, [pc, #92]	; (800140c <TimerStop+0x9c>)
 80013b0:	4613      	mov	r3, r2
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	4413      	add	r3, r2
 80013b6:	00db      	lsls	r3, r3, #3
 80013b8:	440b      	add	r3, r1
 80013ba:	3310      	adds	r3, #16
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	79fa      	ldrb	r2, [r7, #7]
 80013c2:	4912      	ldr	r1, [pc, #72]	; (800140c <TimerStop+0x9c>)
 80013c4:	4613      	mov	r3, r2
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	4413      	add	r3, r2
 80013ca:	00db      	lsls	r3, r3, #3
 80013cc:	440b      	add	r3, r1
 80013ce:	330c      	adds	r3, #12
 80013d0:	2200      	movs	r2, #0
 80013d2:	701a      	strb	r2, [r3, #0]
 80013d4:	79fa      	ldrb	r2, [r7, #7]
 80013d6:	490d      	ldr	r1, [pc, #52]	; (800140c <TimerStop+0x9c>)
 80013d8:	4613      	mov	r3, r2
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	4413      	add	r3, r2
 80013de:	00db      	lsls	r3, r3, #3
 80013e0:	440b      	add	r3, r1
 80013e2:	3308      	adds	r3, #8
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	79fa      	ldrb	r2, [r7, #7]
 80013ea:	4908      	ldr	r1, [pc, #32]	; (800140c <TimerStop+0x9c>)
 80013ec:	4613      	mov	r3, r2
 80013ee:	005b      	lsls	r3, r3, #1
 80013f0:	4413      	add	r3, r2
 80013f2:	00db      	lsls	r3, r3, #3
 80013f4:	440b      	add	r3, r1
 80013f6:	3304      	adds	r3, #4
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	2301      	movs	r3, #1
 80013fe:	4618      	mov	r0, r3
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	20000054 	.word	0x20000054

08001410 <GetMilSecTick>:
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
 8001414:	4b03      	ldr	r3, [pc, #12]	; (8001424 <GetMilSecTick+0x14>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4618      	mov	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	200001d4 	.word	0x200001d4

08001428 <processTimerScheduler>:
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	2300      	movs	r3, #0
 8001430:	73fb      	strb	r3, [r7, #15]
 8001432:	e068      	b.n	8001506 <processTimerScheduler+0xde>
 8001434:	7bfa      	ldrb	r2, [r7, #15]
 8001436:	4937      	ldr	r1, [pc, #220]	; (8001514 <processTimerScheduler+0xec>)
 8001438:	4613      	mov	r3, r2
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	4413      	add	r3, r2
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	440b      	add	r3, r1
 8001442:	3310      	adds	r3, #16
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d05a      	beq.n	8001500 <processTimerScheduler+0xd8>
 800144a:	7bfb      	ldrb	r3, [r7, #15]
 800144c:	4618      	mov	r0, r3
 800144e:	f000 f863 	bl	8001518 <TimeExpired>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d053      	beq.n	8001500 <processTimerScheduler+0xd8>
 8001458:	7bfa      	ldrb	r2, [r7, #15]
 800145a:	492e      	ldr	r1, [pc, #184]	; (8001514 <processTimerScheduler+0xec>)
 800145c:	4613      	mov	r3, r2
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	4413      	add	r3, r2
 8001462:	00db      	lsls	r3, r3, #3
 8001464:	440b      	add	r3, r1
 8001466:	3310      	adds	r3, #16
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	60bb      	str	r3, [r7, #8]
 800146c:	7bfa      	ldrb	r2, [r7, #15]
 800146e:	4929      	ldr	r1, [pc, #164]	; (8001514 <processTimerScheduler+0xec>)
 8001470:	4613      	mov	r3, r2
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	4413      	add	r3, r2
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	440b      	add	r3, r1
 800147a:	3314      	adds	r3, #20
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	607b      	str	r3, [r7, #4]
 8001480:	7bfa      	ldrb	r2, [r7, #15]
 8001482:	4924      	ldr	r1, [pc, #144]	; (8001514 <processTimerScheduler+0xec>)
 8001484:	4613      	mov	r3, r2
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	4413      	add	r3, r2
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	440b      	add	r3, r1
 800148e:	330c      	adds	r3, #12
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	b2db      	uxtb	r3, r3
 8001494:	2bff      	cmp	r3, #255	; 0xff
 8001496:	d020      	beq.n	80014da <processTimerScheduler+0xb2>
 8001498:	7bfa      	ldrb	r2, [r7, #15]
 800149a:	491e      	ldr	r1, [pc, #120]	; (8001514 <processTimerScheduler+0xec>)
 800149c:	4613      	mov	r3, r2
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	4413      	add	r3, r2
 80014a2:	00db      	lsls	r3, r3, #3
 80014a4:	440b      	add	r3, r1
 80014a6:	330c      	adds	r3, #12
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d014      	beq.n	80014da <processTimerScheduler+0xb2>
 80014b0:	7bfa      	ldrb	r2, [r7, #15]
 80014b2:	4918      	ldr	r1, [pc, #96]	; (8001514 <processTimerScheduler+0xec>)
 80014b4:	4613      	mov	r3, r2
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	4413      	add	r3, r2
 80014ba:	00db      	lsls	r3, r3, #3
 80014bc:	440b      	add	r3, r1
 80014be:	330c      	adds	r3, #12
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	3b01      	subs	r3, #1
 80014c6:	b2d8      	uxtb	r0, r3
 80014c8:	4912      	ldr	r1, [pc, #72]	; (8001514 <processTimerScheduler+0xec>)
 80014ca:	4613      	mov	r3, r2
 80014cc:	005b      	lsls	r3, r3, #1
 80014ce:	4413      	add	r3, r2
 80014d0:	00db      	lsls	r3, r3, #3
 80014d2:	440b      	add	r3, r1
 80014d4:	330c      	adds	r3, #12
 80014d6:	4602      	mov	r2, r0
 80014d8:	701a      	strb	r2, [r3, #0]
 80014da:	7bfa      	ldrb	r2, [r7, #15]
 80014dc:	490d      	ldr	r1, [pc, #52]	; (8001514 <processTimerScheduler+0xec>)
 80014de:	4613      	mov	r3, r2
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	4413      	add	r3, r2
 80014e4:	00db      	lsls	r3, r3, #3
 80014e6:	440b      	add	r3, r1
 80014e8:	330c      	adds	r3, #12
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d103      	bne.n	80014fa <processTimerScheduler+0xd2>
 80014f2:	7bfb      	ldrb	r3, [r7, #15]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff ff3b 	bl	8001370 <TimerStop>
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	4798      	blx	r3
 8001500:	7bfb      	ldrb	r3, [r7, #15]
 8001502:	3301      	adds	r3, #1
 8001504:	73fb      	strb	r3, [r7, #15]
 8001506:	7bfb      	ldrb	r3, [r7, #15]
 8001508:	2b0f      	cmp	r3, #15
 800150a:	d993      	bls.n	8001434 <processTimerScheduler+0xc>
 800150c:	bf00      	nop
 800150e:	3710      	adds	r7, #16
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	20000054 	.word	0x20000054

08001518 <TimeExpired>:
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	71fb      	strb	r3, [r7, #7]
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
 8001526:	b672      	cpsid	i
 8001528:	f7ff ff72 	bl	8001410 <GetMilSecTick>
 800152c:	60b8      	str	r0, [r7, #8]
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	2b0f      	cmp	r3, #15
 8001532:	d80a      	bhi.n	800154a <TimeExpired+0x32>
 8001534:	79fa      	ldrb	r2, [r7, #7]
 8001536:	492a      	ldr	r1, [pc, #168]	; (80015e0 <TimeExpired+0xc8>)
 8001538:	4613      	mov	r3, r2
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	4413      	add	r3, r2
 800153e:	00db      	lsls	r3, r3, #3
 8001540:	440b      	add	r3, r1
 8001542:	3310      	adds	r3, #16
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d102      	bne.n	8001550 <TimeExpired+0x38>
 800154a:	b662      	cpsie	i
 800154c:	2300      	movs	r3, #0
 800154e:	e042      	b.n	80015d6 <TimeExpired+0xbe>
 8001550:	79fa      	ldrb	r2, [r7, #7]
 8001552:	4923      	ldr	r1, [pc, #140]	; (80015e0 <TimeExpired+0xc8>)
 8001554:	4613      	mov	r3, r2
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	4413      	add	r3, r2
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	440b      	add	r3, r1
 800155e:	3304      	adds	r3, #4
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	68ba      	ldr	r2, [r7, #8]
 8001564:	429a      	cmp	r2, r3
 8001566:	d30c      	bcc.n	8001582 <TimeExpired+0x6a>
 8001568:	79fa      	ldrb	r2, [r7, #7]
 800156a:	491d      	ldr	r1, [pc, #116]	; (80015e0 <TimeExpired+0xc8>)
 800156c:	4613      	mov	r3, r2
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	4413      	add	r3, r2
 8001572:	00db      	lsls	r3, r3, #3
 8001574:	440b      	add	r3, r1
 8001576:	3304      	adds	r3, #4
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	68ba      	ldr	r2, [r7, #8]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	e00e      	b.n	80015a0 <TimeExpired+0x88>
 8001582:	79fa      	ldrb	r2, [r7, #7]
 8001584:	4916      	ldr	r1, [pc, #88]	; (80015e0 <TimeExpired+0xc8>)
 8001586:	4613      	mov	r3, r2
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	4413      	add	r3, r2
 800158c:	00db      	lsls	r3, r3, #3
 800158e:	440b      	add	r3, r1
 8001590:	3304      	adds	r3, #4
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	43db      	mvns	r3, r3
 800159e:	60fb      	str	r3, [r7, #12]
 80015a0:	79fa      	ldrb	r2, [r7, #7]
 80015a2:	490f      	ldr	r1, [pc, #60]	; (80015e0 <TimeExpired+0xc8>)
 80015a4:	4613      	mov	r3, r2
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	4413      	add	r3, r2
 80015aa:	00db      	lsls	r3, r3, #3
 80015ac:	440b      	add	r3, r1
 80015ae:	3308      	adds	r3, #8
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d202      	bcs.n	80015be <TimeExpired+0xa6>
 80015b8:	b662      	cpsie	i
 80015ba:	2300      	movs	r3, #0
 80015bc:	e00b      	b.n	80015d6 <TimeExpired+0xbe>
 80015be:	79fa      	ldrb	r2, [r7, #7]
 80015c0:	4907      	ldr	r1, [pc, #28]	; (80015e0 <TimeExpired+0xc8>)
 80015c2:	4613      	mov	r3, r2
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	4413      	add	r3, r2
 80015c8:	00db      	lsls	r3, r3, #3
 80015ca:	440b      	add	r3, r1
 80015cc:	3304      	adds	r3, #4
 80015ce:	68ba      	ldr	r2, [r7, #8]
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	b662      	cpsie	i
 80015d4:	2301      	movs	r3, #1
 80015d6:	4618      	mov	r0, r3
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000054 	.word	0x20000054

080015e4 <SysTick_Handler>:
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	4b04      	ldr	r3, [pc, #16]	; (80015fc <SysTick_Handler+0x18>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	3301      	adds	r3, #1
 80015ee:	4a03      	ldr	r2, [pc, #12]	; (80015fc <SysTick_Handler+0x18>)
 80015f0:	6013      	str	r3, [r2, #0]
 80015f2:	bf00      	nop
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr
 80015fc:	200001d4 	.word	0x200001d4

08001600 <memsetl>:
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	460b      	mov	r3, r1
 800160a:	70fb      	strb	r3, [r7, #3]
 800160c:	4613      	mov	r3, r2
 800160e:	803b      	strh	r3, [r7, #0]
 8001610:	e004      	b.n	800161c <memsetl+0x1c>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	1c5a      	adds	r2, r3, #1
 8001616:	607a      	str	r2, [r7, #4]
 8001618:	78fa      	ldrb	r2, [r7, #3]
 800161a:	701a      	strb	r2, [r3, #0]
 800161c:	883b      	ldrh	r3, [r7, #0]
 800161e:	1e5a      	subs	r2, r3, #1
 8001620:	803a      	strh	r2, [r7, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d1f5      	bne.n	8001612 <memsetl+0x12>
 8001626:	bf00      	nop
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
	...

08001634 <__libc_init_array>:
 8001634:	b570      	push	{r4, r5, r6, lr}
 8001636:	4d0d      	ldr	r5, [pc, #52]	; (800166c <__libc_init_array+0x38>)
 8001638:	4c0d      	ldr	r4, [pc, #52]	; (8001670 <__libc_init_array+0x3c>)
 800163a:	1b64      	subs	r4, r4, r5
 800163c:	10a4      	asrs	r4, r4, #2
 800163e:	2600      	movs	r6, #0
 8001640:	42a6      	cmp	r6, r4
 8001642:	d109      	bne.n	8001658 <__libc_init_array+0x24>
 8001644:	4d0b      	ldr	r5, [pc, #44]	; (8001674 <__libc_init_array+0x40>)
 8001646:	4c0c      	ldr	r4, [pc, #48]	; (8001678 <__libc_init_array+0x44>)
 8001648:	f000 f818 	bl	800167c <_init>
 800164c:	1b64      	subs	r4, r4, r5
 800164e:	10a4      	asrs	r4, r4, #2
 8001650:	2600      	movs	r6, #0
 8001652:	42a6      	cmp	r6, r4
 8001654:	d105      	bne.n	8001662 <__libc_init_array+0x2e>
 8001656:	bd70      	pop	{r4, r5, r6, pc}
 8001658:	f855 3b04 	ldr.w	r3, [r5], #4
 800165c:	4798      	blx	r3
 800165e:	3601      	adds	r6, #1
 8001660:	e7ee      	b.n	8001640 <__libc_init_array+0xc>
 8001662:	f855 3b04 	ldr.w	r3, [r5], #4
 8001666:	4798      	blx	r3
 8001668:	3601      	adds	r6, #1
 800166a:	e7f2      	b.n	8001652 <__libc_init_array+0x1e>
 800166c:	08001694 	.word	0x08001694
 8001670:	08001694 	.word	0x08001694
 8001674:	08001694 	.word	0x08001694
 8001678:	08001698 	.word	0x08001698

0800167c <_init>:
 800167c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800167e:	bf00      	nop
 8001680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001682:	bc08      	pop	{r3}
 8001684:	469e      	mov	lr, r3
 8001686:	4770      	bx	lr

08001688 <_fini>:
 8001688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800168a:	bf00      	nop
 800168c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800168e:	bc08      	pop	{r3}
 8001690:	469e      	mov	lr, r3
 8001692:	4770      	bx	lr
