
*** Running vivado
    with args -log ALU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Sep 28 23:31:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source ALU.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/utils_1/imports/synth_1/ALU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/utils_1/imports/synth_1/ALU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ALU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 82579
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2091.422 ; gain = 439.742 ; free physical = 14008 ; free virtual = 28702
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/sources_1/new/ALU.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/sources_1/new/ALU.sv:23]
WARNING: [Synth 8-87] always_comb on 'Result_reg' did not result in combinational logic [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/sources_1/new/ALU.sv:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2164.359 ; gain = 512.680 ; free physical = 13917 ; free virtual = 28618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.172 ; gain = 530.492 ; free physical = 13914 ; free virtual = 28615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.172 ; gain = 530.492 ; free physical = 13914 ; free virtual = 28615
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2182.172 ; gain = 0.000 ; free physical = 13910 ; free virtual = 28611
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern '*' matched to 'port' objects. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern '*' matched to 'port' objects. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-402] set_max_delay: 'Result[0]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[10]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[11]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[12]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[13]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[14]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[15]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[16]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[17]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[18]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[19]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[1]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[20]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[21]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[22]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[23]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[24]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[25]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[26]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[27]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[28]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[29]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[2]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[30]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[31]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[3]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[4]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[5]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[6]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[7]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[8]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Result[9]' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'Zero' is not a valid startpoint. [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.910 ; gain = 0.000 ; free physical = 13729 ; free virtual = 28474
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.945 ; gain = 0.000 ; free physical = 13717 ; free virtual = 28462
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2267.945 ; gain = 616.266 ; free physical = 13716 ; free virtual = 28452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2275.914 ; gain = 624.234 ; free physical = 13716 ; free virtual = 28452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2275.914 ; gain = 624.234 ; free physical = 13716 ; free virtual = 28452
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.srcs/sources_1/new/ALU.sv:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2275.914 ; gain = 624.234 ; free physical = 13719 ; free virtual = 28455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2275.914 ; gain = 624.234 ; free physical = 13699 ; free virtual = 28438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.914 ; gain = 693.234 ; free physical = 13421 ; free virtual = 28158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.914 ; gain = 693.234 ; free physical = 13421 ; free virtual = 28158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2354.930 ; gain = 703.250 ; free physical = 13411 ; free virtual = 28147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2537.742 ; gain = 886.062 ; free physical = 13251 ; free virtual = 27990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2537.742 ; gain = 886.062 ; free physical = 13251 ; free virtual = 27990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2537.742 ; gain = 886.062 ; free physical = 13251 ; free virtual = 27990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2537.742 ; gain = 886.062 ; free physical = 13251 ; free virtual = 27990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2537.742 ; gain = 886.062 ; free physical = 13251 ; free virtual = 27990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2537.742 ; gain = 886.062 ; free physical = 13251 ; free virtual = 27990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT2   |    65|
|4     |LUT4   |     1|
|5     |LUT5   |    33|
|6     |LUT6   |    38|
|7     |MUXF7  |    31|
|8     |LD     |    32|
|9     |IBUF   |    68|
|10    |OBUF   |    33|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2537.742 ; gain = 886.062 ; free physical = 13251 ; free virtual = 27990
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2537.742 ; gain = 800.289 ; free physical = 13251 ; free virtual = 27990
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2537.750 ; gain = 886.062 ; free physical = 13251 ; free virtual = 27990
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.750 ; gain = 0.000 ; free physical = 13251 ; free virtual = 27990
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.750 ; gain = 0.000 ; free physical = 13398 ; free virtual = 28133
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

Synth Design complete | Checksum: 8b2323d8
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2537.777 ; gain = 1027.246 ; free physical = 13398 ; free virtual = 28133
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1708.267; main = 1708.267; forked = 274.607
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3239.773; main = 2537.746; forked = 963.855
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.754 ; gain = 0.000 ; free physical = 13399 ; free virtual = 28134
INFO: [Common 17-1381] The checkpoint '/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_05/ALU_implementation/ALU_implementation.runs/synth_1/ALU.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 28 23:31:19 2025...
