INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_crypto_sign_top glbl -prj crypto_sign.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s crypto_sign 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/keccak_absorb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_absorb_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/KeccakF1600_StatePer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeccakF1600_StatePer_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithudo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithudo_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithudo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/keccak_absorb_3199.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_absorb_3199
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_28
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithtde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithtde_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithtde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_26
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/KeccakF1600_StatePer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeccakF1600_StatePer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/crypto_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/AESL_automem_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_24
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithocq_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/crypto_sign_mac_mhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_mac_mhbi_DSP48_0
INFO: [VRFC 10-311] analyzing module crypto_sign_mac_mhbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_23
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithlbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithlbW_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithlbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/crypto_sign.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_crypto_sign_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithcud_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/keccak_squeezeblocks_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_squeezeblocks_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithwdI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithwdI_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithwdI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_27
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_30
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/keccak_absorb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_absorb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/rej_uniform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rej_uniform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/AESL_automem_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_m
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/AESL_automem_sk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/keccak_absorb_2_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_absorb_2_t_ram
INFO: [VRFC 10-311] analyzing module keccak_absorb_2_t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/keccak_squeezeblocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_squeezeblocks
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithbkb_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithvdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithvdy_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithvdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilitheOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilitheOg_rom
INFO: [VRFC 10-311] analyzing module pqcrystals_dilitheOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/keccak_squeezeblocks_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_squeezeblocks_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_29
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_25
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_22
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithium_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/crypto_sign_mac_mkbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_mac_mkbM_DSP48_2
INFO: [VRFC 10-311] analyzing module crypto_sign_mac_mkbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/pqcrystals_dilithfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithfYi_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/crypto_sign_mac_mjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_mac_mjbC_DSP48_1
INFO: [VRFC 10-311] analyzing module crypto_sign_mac_mjbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/crypto_sign_urem_dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_urem_dEe_div_u
INFO: [VRFC 10-311] analyzing module crypto_sign_urem_dEe_div
INFO: [VRFC 10-311] analyzing module crypto_sign_urem_dEe
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pqcrystals_dilithocq_ram
Compiling module xil_defaultlib.pqcrystals_dilithocq(DataWidth=3...
Compiling module xil_defaultlib.pqcrystals_dilithcud_ram
Compiling module xil_defaultlib.pqcrystals_dilithcud(DataWidth=6...
Compiling module xil_defaultlib.pqcrystals_dilithtde_ram
Compiling module xil_defaultlib.pqcrystals_dilithtde(DataWidth=8...
Compiling module xil_defaultlib.pqcrystals_dilithudo_ram
Compiling module xil_defaultlib.pqcrystals_dilithudo(DataWidth=2...
Compiling module xil_defaultlib.pqcrystals_dilithvdy_ram
Compiling module xil_defaultlib.pqcrystals_dilithvdy(DataWidth=3...
Compiling module xil_defaultlib.pqcrystals_dilithwdI_ram
Compiling module xil_defaultlib.pqcrystals_dilithwdI(DataWidth=3...
Compiling module xil_defaultlib.pqcrystals_dilithfYi_ram
Compiling module xil_defaultlib.pqcrystals_dilithfYi(DataWidth=8...
Compiling module xil_defaultlib.keccak_absorb_2_t_ram
Compiling module xil_defaultlib.keccak_absorb_2_t(DataWidth=8,Ad...
Compiling module xil_defaultlib.KeccakF1600_StatePer_1
Compiling module xil_defaultlib.keccak_absorb
Compiling module xil_defaultlib.keccak_squeezeblocks_1
Compiling module xil_defaultlib.pqcrystals_dilithium_3
Compiling module xil_defaultlib.pqcrystals_dilithium_9
Compiling module xil_defaultlib.pqcrystals_dilithlbW_ram
Compiling module xil_defaultlib.pqcrystals_dilithlbW(DataWidth=8...
Compiling module xil_defaultlib.keccak_absorb_2
Compiling module xil_defaultlib.keccak_squeezeblocks
Compiling module xil_defaultlib.pqcrystals_dilithium_19
Compiling module xil_defaultlib.pqcrystals_dilithbkb_ram
Compiling module xil_defaultlib.pqcrystals_dilithbkb(DataWidth=8...
Compiling module xil_defaultlib.keccak_squeezeblocks_2
Compiling module xil_defaultlib.rej_uniform
Compiling module xil_defaultlib.crypto_sign_urem_dEe_div_u(in0_W...
Compiling module xil_defaultlib.crypto_sign_urem_dEe_div(in0_WID...
Compiling module xil_defaultlib.crypto_sign_urem_dEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.pqcrystals_dilithium_10
Compiling module xil_defaultlib.KeccakF1600_StatePer
Compiling module xil_defaultlib.pqcrystals_dilithium_4
Compiling module xil_defaultlib.pqcrystals_dilithium_23
Compiling module xil_defaultlib.pqcrystals_dilitheOg_rom
Compiling module xil_defaultlib.pqcrystals_dilitheOg(DataWidth=2...
Compiling module xil_defaultlib.pqcrystals_dilithium_26
Compiling module xil_defaultlib.pqcrystals_dilithium_25
Compiling module xil_defaultlib.pqcrystals_dilithium_24
Compiling module xil_defaultlib.pqcrystals_dilithium_7
Compiling module xil_defaultlib.pqcrystals_dilithium_8
Compiling module xil_defaultlib.pqcrystals_dilithium
Compiling module xil_defaultlib.crypto_sign_mac_mjbC_DSP48_1
Compiling module xil_defaultlib.crypto_sign_mac_mjbC(ID=1,NUM_ST...
Compiling module xil_defaultlib.crypto_sign_mac_mkbM_DSP48_2
Compiling module xil_defaultlib.crypto_sign_mac_mkbM(ID=1,NUM_ST...
Compiling module xil_defaultlib.pqcrystals_dilithium_29
Compiling module xil_defaultlib.pqcrystals_dilithium_17
Compiling module xil_defaultlib.pqcrystals_dilithium_22
Compiling module xil_defaultlib.pqcrystals_dilithium_11
Compiling module xil_defaultlib.pqcrystals_dilithium_18
Compiling module xil_defaultlib.pqcrystals_dilithium_21
Compiling module xil_defaultlib.pqcrystals_dilithium_6
Compiling module xil_defaultlib.pqcrystals_dilithium_28
Compiling module xil_defaultlib.pqcrystals_dilithium_14
Compiling module xil_defaultlib.pqcrystals_dilithium_15
Compiling module xil_defaultlib.pqcrystals_dilithium_13
Compiling module xil_defaultlib.pqcrystals_dilithium_27
Compiling module xil_defaultlib.pqcrystals_dilithium_16
Compiling module xil_defaultlib.pqcrystals_dilithium_30
Compiling module xil_defaultlib.pqcrystals_dilithium_20
Compiling module xil_defaultlib.crypto_sign_mac_mhbi_DSP48_0
Compiling module xil_defaultlib.crypto_sign_mac_mhbi(ID=1,NUM_ST...
Compiling module xil_defaultlib.pqcrystals_dilithium_2
Compiling module xil_defaultlib.pqcrystals_dilithium_12
Compiling module xil_defaultlib.pqcrystals_dilithium_5
Compiling module xil_defaultlib.keccak_absorb_3199
Compiling module xil_defaultlib.pqcrystals_dilithium_1
Compiling module xil_defaultlib.crypto_sign
Compiling module xil_defaultlib.AESL_automem_sm
Compiling module xil_defaultlib.AESL_automem_m
Compiling module xil_defaultlib.AESL_automem_sk
Compiling module xil_defaultlib.apatb_crypto_sign_top
Compiling module work.glbl
Built simulation snapshot crypto_sign

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/xsim.dir/crypto_sign/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/xsim.dir/crypto_sign/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 10 09:49:34 2023. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 09:49:34 2023...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/crypto_sign/xsim_script.tcl
# xsim {crypto_sign} -autoloadwcfg -tclbatch {crypto_sign.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source crypto_sign.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "25000000"
// RTL Simulation : 1 / 2 [n/a] @ "2190585000000"
// RTL Simulation : 2 / 2 [n/a] @ "3551155000000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3551195 us : File "/home/cse/Downloads/time/dilithium2/crypto_sign/solution1/sim/verilog/crypto_sign.autotb.v" Line 502
run: Time (s): cpu = 00:00:00.10 ; elapsed = 00:19:04 . Memory (MB): peak = 1497.543 ; gain = 8.004 ; free physical = 3840 ; free virtual = 7592
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 10 10:08:59 2023...
