
STM32_FLIGHT_CONTROLLER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009344  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000600  080094e8  080094e8  000194e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ae8  08009ae8  00020224  2**0
                  CONTENTS
  4 .ARM          00000008  08009ae8  08009ae8  00019ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009af0  08009af0  00020224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009af0  08009af0  00019af0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009af4  08009af4  00019af4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  08009af8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000224  08009d1c  00020224  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a0  08009d1c  000204a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016d4f  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002b7c  00000000  00000000  00036fa3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000ccd7  00000000  00000000  00039b1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000fe0  00000000  00000000  000467f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000f28  00000000  00000000  000477d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000189b4  00000000  00000000  00048700  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000cbcc  00000000  00000000  000610b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000918ca  00000000  00000000  0006dc80  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000ff54a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ac8  00000000  00000000  000ff5c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000224 	.word	0x20000224
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080094cc 	.word	0x080094cc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000228 	.word	0x20000228
 80001dc:	080094cc 	.word	0x080094cc

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	; 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800031e:	f1a4 0401 	sub.w	r4, r4, #1
 8000322:	d1e9      	bne.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__aeabi_d2f>:
 800097c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000980:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000984:	bf24      	itt	cs
 8000986:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800098a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800098e:	d90d      	bls.n	80009ac <__aeabi_d2f+0x30>
 8000990:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000994:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000998:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800099c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009a0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009a4:	bf08      	it	eq
 80009a6:	f020 0001 	biceq.w	r0, r0, #1
 80009aa:	4770      	bx	lr
 80009ac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009b0:	d121      	bne.n	80009f6 <__aeabi_d2f+0x7a>
 80009b2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009b6:	bfbc      	itt	lt
 80009b8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009bc:	4770      	bxlt	lr
 80009be:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009c6:	f1c2 0218 	rsb	r2, r2, #24
 80009ca:	f1c2 0c20 	rsb	ip, r2, #32
 80009ce:	fa10 f30c 	lsls.w	r3, r0, ip
 80009d2:	fa20 f002 	lsr.w	r0, r0, r2
 80009d6:	bf18      	it	ne
 80009d8:	f040 0001 	orrne.w	r0, r0, #1
 80009dc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009e0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009e4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009e8:	ea40 000c 	orr.w	r0, r0, ip
 80009ec:	fa23 f302 	lsr.w	r3, r3, r2
 80009f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009f4:	e7cc      	b.n	8000990 <__aeabi_d2f+0x14>
 80009f6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009fa:	d107      	bne.n	8000a0c <__aeabi_d2f+0x90>
 80009fc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a00:	bf1e      	ittt	ne
 8000a02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a0a:	4770      	bxne	lr
 8000a0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop

08000a1c <__aeabi_uldivmod>:
 8000a1c:	b953      	cbnz	r3, 8000a34 <__aeabi_uldivmod+0x18>
 8000a1e:	b94a      	cbnz	r2, 8000a34 <__aeabi_uldivmod+0x18>
 8000a20:	2900      	cmp	r1, #0
 8000a22:	bf08      	it	eq
 8000a24:	2800      	cmpeq	r0, #0
 8000a26:	bf1c      	itt	ne
 8000a28:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a2c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a30:	f000 b972 	b.w	8000d18 <__aeabi_idiv0>
 8000a34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a3c:	f000 f806 	bl	8000a4c <__udivmoddi4>
 8000a40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a48:	b004      	add	sp, #16
 8000a4a:	4770      	bx	lr

08000a4c <__udivmoddi4>:
 8000a4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a50:	9e08      	ldr	r6, [sp, #32]
 8000a52:	4604      	mov	r4, r0
 8000a54:	4688      	mov	r8, r1
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d14b      	bne.n	8000af2 <__udivmoddi4+0xa6>
 8000a5a:	428a      	cmp	r2, r1
 8000a5c:	4615      	mov	r5, r2
 8000a5e:	d967      	bls.n	8000b30 <__udivmoddi4+0xe4>
 8000a60:	fab2 f282 	clz	r2, r2
 8000a64:	b14a      	cbz	r2, 8000a7a <__udivmoddi4+0x2e>
 8000a66:	f1c2 0720 	rsb	r7, r2, #32
 8000a6a:	fa01 f302 	lsl.w	r3, r1, r2
 8000a6e:	fa20 f707 	lsr.w	r7, r0, r7
 8000a72:	4095      	lsls	r5, r2
 8000a74:	ea47 0803 	orr.w	r8, r7, r3
 8000a78:	4094      	lsls	r4, r2
 8000a7a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a7e:	0c23      	lsrs	r3, r4, #16
 8000a80:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a84:	fa1f fc85 	uxth.w	ip, r5
 8000a88:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a8c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a90:	fb07 f10c 	mul.w	r1, r7, ip
 8000a94:	4299      	cmp	r1, r3
 8000a96:	d909      	bls.n	8000aac <__udivmoddi4+0x60>
 8000a98:	18eb      	adds	r3, r5, r3
 8000a9a:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000a9e:	f080 811b 	bcs.w	8000cd8 <__udivmoddi4+0x28c>
 8000aa2:	4299      	cmp	r1, r3
 8000aa4:	f240 8118 	bls.w	8000cd8 <__udivmoddi4+0x28c>
 8000aa8:	3f02      	subs	r7, #2
 8000aaa:	442b      	add	r3, r5
 8000aac:	1a5b      	subs	r3, r3, r1
 8000aae:	b2a4      	uxth	r4, r4
 8000ab0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ab4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ab8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000abc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ac0:	45a4      	cmp	ip, r4
 8000ac2:	d909      	bls.n	8000ad8 <__udivmoddi4+0x8c>
 8000ac4:	192c      	adds	r4, r5, r4
 8000ac6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000aca:	f080 8107 	bcs.w	8000cdc <__udivmoddi4+0x290>
 8000ace:	45a4      	cmp	ip, r4
 8000ad0:	f240 8104 	bls.w	8000cdc <__udivmoddi4+0x290>
 8000ad4:	3802      	subs	r0, #2
 8000ad6:	442c      	add	r4, r5
 8000ad8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000adc:	eba4 040c 	sub.w	r4, r4, ip
 8000ae0:	2700      	movs	r7, #0
 8000ae2:	b11e      	cbz	r6, 8000aec <__udivmoddi4+0xa0>
 8000ae4:	40d4      	lsrs	r4, r2
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	e9c6 4300 	strd	r4, r3, [r6]
 8000aec:	4639      	mov	r1, r7
 8000aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af2:	428b      	cmp	r3, r1
 8000af4:	d909      	bls.n	8000b0a <__udivmoddi4+0xbe>
 8000af6:	2e00      	cmp	r6, #0
 8000af8:	f000 80eb 	beq.w	8000cd2 <__udivmoddi4+0x286>
 8000afc:	2700      	movs	r7, #0
 8000afe:	e9c6 0100 	strd	r0, r1, [r6]
 8000b02:	4638      	mov	r0, r7
 8000b04:	4639      	mov	r1, r7
 8000b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b0a:	fab3 f783 	clz	r7, r3
 8000b0e:	2f00      	cmp	r7, #0
 8000b10:	d147      	bne.n	8000ba2 <__udivmoddi4+0x156>
 8000b12:	428b      	cmp	r3, r1
 8000b14:	d302      	bcc.n	8000b1c <__udivmoddi4+0xd0>
 8000b16:	4282      	cmp	r2, r0
 8000b18:	f200 80fa 	bhi.w	8000d10 <__udivmoddi4+0x2c4>
 8000b1c:	1a84      	subs	r4, r0, r2
 8000b1e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b22:	2001      	movs	r0, #1
 8000b24:	4698      	mov	r8, r3
 8000b26:	2e00      	cmp	r6, #0
 8000b28:	d0e0      	beq.n	8000aec <__udivmoddi4+0xa0>
 8000b2a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b2e:	e7dd      	b.n	8000aec <__udivmoddi4+0xa0>
 8000b30:	b902      	cbnz	r2, 8000b34 <__udivmoddi4+0xe8>
 8000b32:	deff      	udf	#255	; 0xff
 8000b34:	fab2 f282 	clz	r2, r2
 8000b38:	2a00      	cmp	r2, #0
 8000b3a:	f040 808f 	bne.w	8000c5c <__udivmoddi4+0x210>
 8000b3e:	1b49      	subs	r1, r1, r5
 8000b40:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b44:	fa1f f885 	uxth.w	r8, r5
 8000b48:	2701      	movs	r7, #1
 8000b4a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b4e:	0c23      	lsrs	r3, r4, #16
 8000b50:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b54:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b58:	fb08 f10c 	mul.w	r1, r8, ip
 8000b5c:	4299      	cmp	r1, r3
 8000b5e:	d907      	bls.n	8000b70 <__udivmoddi4+0x124>
 8000b60:	18eb      	adds	r3, r5, r3
 8000b62:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000b66:	d202      	bcs.n	8000b6e <__udivmoddi4+0x122>
 8000b68:	4299      	cmp	r1, r3
 8000b6a:	f200 80cd 	bhi.w	8000d08 <__udivmoddi4+0x2bc>
 8000b6e:	4684      	mov	ip, r0
 8000b70:	1a59      	subs	r1, r3, r1
 8000b72:	b2a3      	uxth	r3, r4
 8000b74:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b78:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b7c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b80:	fb08 f800 	mul.w	r8, r8, r0
 8000b84:	45a0      	cmp	r8, r4
 8000b86:	d907      	bls.n	8000b98 <__udivmoddi4+0x14c>
 8000b88:	192c      	adds	r4, r5, r4
 8000b8a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b8e:	d202      	bcs.n	8000b96 <__udivmoddi4+0x14a>
 8000b90:	45a0      	cmp	r8, r4
 8000b92:	f200 80b6 	bhi.w	8000d02 <__udivmoddi4+0x2b6>
 8000b96:	4618      	mov	r0, r3
 8000b98:	eba4 0408 	sub.w	r4, r4, r8
 8000b9c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ba0:	e79f      	b.n	8000ae2 <__udivmoddi4+0x96>
 8000ba2:	f1c7 0c20 	rsb	ip, r7, #32
 8000ba6:	40bb      	lsls	r3, r7
 8000ba8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bac:	ea4e 0e03 	orr.w	lr, lr, r3
 8000bb0:	fa01 f407 	lsl.w	r4, r1, r7
 8000bb4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000bb8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000bbc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000bc0:	4325      	orrs	r5, r4
 8000bc2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000bc6:	0c2c      	lsrs	r4, r5, #16
 8000bc8:	fb08 3319 	mls	r3, r8, r9, r3
 8000bcc:	fa1f fa8e 	uxth.w	sl, lr
 8000bd0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000bd4:	fb09 f40a 	mul.w	r4, r9, sl
 8000bd8:	429c      	cmp	r4, r3
 8000bda:	fa02 f207 	lsl.w	r2, r2, r7
 8000bde:	fa00 f107 	lsl.w	r1, r0, r7
 8000be2:	d90b      	bls.n	8000bfc <__udivmoddi4+0x1b0>
 8000be4:	eb1e 0303 	adds.w	r3, lr, r3
 8000be8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000bec:	f080 8087 	bcs.w	8000cfe <__udivmoddi4+0x2b2>
 8000bf0:	429c      	cmp	r4, r3
 8000bf2:	f240 8084 	bls.w	8000cfe <__udivmoddi4+0x2b2>
 8000bf6:	f1a9 0902 	sub.w	r9, r9, #2
 8000bfa:	4473      	add	r3, lr
 8000bfc:	1b1b      	subs	r3, r3, r4
 8000bfe:	b2ad      	uxth	r5, r5
 8000c00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c04:	fb08 3310 	mls	r3, r8, r0, r3
 8000c08:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c0c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c10:	45a2      	cmp	sl, r4
 8000c12:	d908      	bls.n	8000c26 <__udivmoddi4+0x1da>
 8000c14:	eb1e 0404 	adds.w	r4, lr, r4
 8000c18:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c1c:	d26b      	bcs.n	8000cf6 <__udivmoddi4+0x2aa>
 8000c1e:	45a2      	cmp	sl, r4
 8000c20:	d969      	bls.n	8000cf6 <__udivmoddi4+0x2aa>
 8000c22:	3802      	subs	r0, #2
 8000c24:	4474      	add	r4, lr
 8000c26:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c2e:	eba4 040a 	sub.w	r4, r4, sl
 8000c32:	454c      	cmp	r4, r9
 8000c34:	46c2      	mov	sl, r8
 8000c36:	464b      	mov	r3, r9
 8000c38:	d354      	bcc.n	8000ce4 <__udivmoddi4+0x298>
 8000c3a:	d051      	beq.n	8000ce0 <__udivmoddi4+0x294>
 8000c3c:	2e00      	cmp	r6, #0
 8000c3e:	d069      	beq.n	8000d14 <__udivmoddi4+0x2c8>
 8000c40:	ebb1 050a 	subs.w	r5, r1, sl
 8000c44:	eb64 0403 	sbc.w	r4, r4, r3
 8000c48:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c4c:	40fd      	lsrs	r5, r7
 8000c4e:	40fc      	lsrs	r4, r7
 8000c50:	ea4c 0505 	orr.w	r5, ip, r5
 8000c54:	e9c6 5400 	strd	r5, r4, [r6]
 8000c58:	2700      	movs	r7, #0
 8000c5a:	e747      	b.n	8000aec <__udivmoddi4+0xa0>
 8000c5c:	f1c2 0320 	rsb	r3, r2, #32
 8000c60:	fa20 f703 	lsr.w	r7, r0, r3
 8000c64:	4095      	lsls	r5, r2
 8000c66:	fa01 f002 	lsl.w	r0, r1, r2
 8000c6a:	fa21 f303 	lsr.w	r3, r1, r3
 8000c6e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c72:	4338      	orrs	r0, r7
 8000c74:	0c01      	lsrs	r1, r0, #16
 8000c76:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c7a:	fa1f f885 	uxth.w	r8, r5
 8000c7e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c82:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c86:	fb07 f308 	mul.w	r3, r7, r8
 8000c8a:	428b      	cmp	r3, r1
 8000c8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000c90:	d907      	bls.n	8000ca2 <__udivmoddi4+0x256>
 8000c92:	1869      	adds	r1, r5, r1
 8000c94:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000c98:	d22f      	bcs.n	8000cfa <__udivmoddi4+0x2ae>
 8000c9a:	428b      	cmp	r3, r1
 8000c9c:	d92d      	bls.n	8000cfa <__udivmoddi4+0x2ae>
 8000c9e:	3f02      	subs	r7, #2
 8000ca0:	4429      	add	r1, r5
 8000ca2:	1acb      	subs	r3, r1, r3
 8000ca4:	b281      	uxth	r1, r0
 8000ca6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000caa:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb2:	fb00 f308 	mul.w	r3, r0, r8
 8000cb6:	428b      	cmp	r3, r1
 8000cb8:	d907      	bls.n	8000cca <__udivmoddi4+0x27e>
 8000cba:	1869      	adds	r1, r5, r1
 8000cbc:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000cc0:	d217      	bcs.n	8000cf2 <__udivmoddi4+0x2a6>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d915      	bls.n	8000cf2 <__udivmoddi4+0x2a6>
 8000cc6:	3802      	subs	r0, #2
 8000cc8:	4429      	add	r1, r5
 8000cca:	1ac9      	subs	r1, r1, r3
 8000ccc:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000cd0:	e73b      	b.n	8000b4a <__udivmoddi4+0xfe>
 8000cd2:	4637      	mov	r7, r6
 8000cd4:	4630      	mov	r0, r6
 8000cd6:	e709      	b.n	8000aec <__udivmoddi4+0xa0>
 8000cd8:	4607      	mov	r7, r0
 8000cda:	e6e7      	b.n	8000aac <__udivmoddi4+0x60>
 8000cdc:	4618      	mov	r0, r3
 8000cde:	e6fb      	b.n	8000ad8 <__udivmoddi4+0x8c>
 8000ce0:	4541      	cmp	r1, r8
 8000ce2:	d2ab      	bcs.n	8000c3c <__udivmoddi4+0x1f0>
 8000ce4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ce8:	eb69 020e 	sbc.w	r2, r9, lr
 8000cec:	3801      	subs	r0, #1
 8000cee:	4613      	mov	r3, r2
 8000cf0:	e7a4      	b.n	8000c3c <__udivmoddi4+0x1f0>
 8000cf2:	4660      	mov	r0, ip
 8000cf4:	e7e9      	b.n	8000cca <__udivmoddi4+0x27e>
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	e795      	b.n	8000c26 <__udivmoddi4+0x1da>
 8000cfa:	4667      	mov	r7, ip
 8000cfc:	e7d1      	b.n	8000ca2 <__udivmoddi4+0x256>
 8000cfe:	4681      	mov	r9, r0
 8000d00:	e77c      	b.n	8000bfc <__udivmoddi4+0x1b0>
 8000d02:	3802      	subs	r0, #2
 8000d04:	442c      	add	r4, r5
 8000d06:	e747      	b.n	8000b98 <__udivmoddi4+0x14c>
 8000d08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d0c:	442b      	add	r3, r5
 8000d0e:	e72f      	b.n	8000b70 <__udivmoddi4+0x124>
 8000d10:	4638      	mov	r0, r7
 8000d12:	e708      	b.n	8000b26 <__udivmoddi4+0xda>
 8000d14:	4637      	mov	r7, r6
 8000d16:	e6e9      	b.n	8000aec <__udivmoddi4+0xa0>

08000d18 <__aeabi_idiv0>:
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop

08000d1c <strlen>:
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000d22:	2a00      	cmp	r2, #0
 8000d24:	d1fb      	bne.n	8000d1e <strlen+0x2>
 8000d26:	1a18      	subs	r0, r3, r0
 8000d28:	3801      	subs	r0, #1
 8000d2a:	4770      	bx	lr
 8000d2c:	0000      	movs	r0, r0
	...

08000d30 <memchr>:
 8000d30:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000d34:	2a10      	cmp	r2, #16
 8000d36:	db2b      	blt.n	8000d90 <memchr+0x60>
 8000d38:	f010 0f07 	tst.w	r0, #7
 8000d3c:	d008      	beq.n	8000d50 <memchr+0x20>
 8000d3e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000d42:	3a01      	subs	r2, #1
 8000d44:	428b      	cmp	r3, r1
 8000d46:	d02d      	beq.n	8000da4 <memchr+0x74>
 8000d48:	f010 0f07 	tst.w	r0, #7
 8000d4c:	b342      	cbz	r2, 8000da0 <memchr+0x70>
 8000d4e:	d1f6      	bne.n	8000d3e <memchr+0xe>
 8000d50:	b4f0      	push	{r4, r5, r6, r7}
 8000d52:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000d56:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8000d5a:	f022 0407 	bic.w	r4, r2, #7
 8000d5e:	f07f 0700 	mvns.w	r7, #0
 8000d62:	2300      	movs	r3, #0
 8000d64:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000d68:	3c08      	subs	r4, #8
 8000d6a:	ea85 0501 	eor.w	r5, r5, r1
 8000d6e:	ea86 0601 	eor.w	r6, r6, r1
 8000d72:	fa85 f547 	uadd8	r5, r5, r7
 8000d76:	faa3 f587 	sel	r5, r3, r7
 8000d7a:	fa86 f647 	uadd8	r6, r6, r7
 8000d7e:	faa5 f687 	sel	r6, r5, r7
 8000d82:	b98e      	cbnz	r6, 8000da8 <memchr+0x78>
 8000d84:	d1ee      	bne.n	8000d64 <memchr+0x34>
 8000d86:	bcf0      	pop	{r4, r5, r6, r7}
 8000d88:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000d8c:	f002 0207 	and.w	r2, r2, #7
 8000d90:	b132      	cbz	r2, 8000da0 <memchr+0x70>
 8000d92:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000d96:	3a01      	subs	r2, #1
 8000d98:	ea83 0301 	eor.w	r3, r3, r1
 8000d9c:	b113      	cbz	r3, 8000da4 <memchr+0x74>
 8000d9e:	d1f8      	bne.n	8000d92 <memchr+0x62>
 8000da0:	2000      	movs	r0, #0
 8000da2:	4770      	bx	lr
 8000da4:	3801      	subs	r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	2d00      	cmp	r5, #0
 8000daa:	bf06      	itte	eq
 8000dac:	4635      	moveq	r5, r6
 8000dae:	3803      	subeq	r0, #3
 8000db0:	3807      	subne	r0, #7
 8000db2:	f015 0f01 	tst.w	r5, #1
 8000db6:	d107      	bne.n	8000dc8 <memchr+0x98>
 8000db8:	3001      	adds	r0, #1
 8000dba:	f415 7f80 	tst.w	r5, #256	; 0x100
 8000dbe:	bf02      	ittt	eq
 8000dc0:	3001      	addeq	r0, #1
 8000dc2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000dc6:	3001      	addeq	r0, #1
 8000dc8:	bcf0      	pop	{r4, r5, r6, r7}
 8000dca:	3801      	subs	r0, #1
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop

08000dd0 <__gedf2>:
 8000dd0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000dd4:	e006      	b.n	8000de4 <__cmpdf2+0x4>
 8000dd6:	bf00      	nop

08000dd8 <__ledf2>:
 8000dd8:	f04f 0c01 	mov.w	ip, #1
 8000ddc:	e002      	b.n	8000de4 <__cmpdf2+0x4>
 8000dde:	bf00      	nop

08000de0 <__cmpdf2>:
 8000de0:	f04f 0c01 	mov.w	ip, #1
 8000de4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000de8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000dec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000df0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000df4:	bf18      	it	ne
 8000df6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000dfa:	d01b      	beq.n	8000e34 <__cmpdf2+0x54>
 8000dfc:	b001      	add	sp, #4
 8000dfe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000e02:	bf0c      	ite	eq
 8000e04:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000e08:	ea91 0f03 	teqne	r1, r3
 8000e0c:	bf02      	ittt	eq
 8000e0e:	ea90 0f02 	teqeq	r0, r2
 8000e12:	2000      	moveq	r0, #0
 8000e14:	4770      	bxeq	lr
 8000e16:	f110 0f00 	cmn.w	r0, #0
 8000e1a:	ea91 0f03 	teq	r1, r3
 8000e1e:	bf58      	it	pl
 8000e20:	4299      	cmppl	r1, r3
 8000e22:	bf08      	it	eq
 8000e24:	4290      	cmpeq	r0, r2
 8000e26:	bf2c      	ite	cs
 8000e28:	17d8      	asrcs	r0, r3, #31
 8000e2a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000e2e:	f040 0001 	orr.w	r0, r0, #1
 8000e32:	4770      	bx	lr
 8000e34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e3c:	d102      	bne.n	8000e44 <__cmpdf2+0x64>
 8000e3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000e42:	d107      	bne.n	8000e54 <__cmpdf2+0x74>
 8000e44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e4c:	d1d6      	bne.n	8000dfc <__cmpdf2+0x1c>
 8000e4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000e52:	d0d3      	beq.n	8000dfc <__cmpdf2+0x1c>
 8000e54:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop

08000e5c <__aeabi_cdrcmple>:
 8000e5c:	4684      	mov	ip, r0
 8000e5e:	4610      	mov	r0, r2
 8000e60:	4662      	mov	r2, ip
 8000e62:	468c      	mov	ip, r1
 8000e64:	4619      	mov	r1, r3
 8000e66:	4663      	mov	r3, ip
 8000e68:	e000      	b.n	8000e6c <__aeabi_cdcmpeq>
 8000e6a:	bf00      	nop

08000e6c <__aeabi_cdcmpeq>:
 8000e6c:	b501      	push	{r0, lr}
 8000e6e:	f7ff ffb7 	bl	8000de0 <__cmpdf2>
 8000e72:	2800      	cmp	r0, #0
 8000e74:	bf48      	it	mi
 8000e76:	f110 0f00 	cmnmi.w	r0, #0
 8000e7a:	bd01      	pop	{r0, pc}

08000e7c <__aeabi_dcmpeq>:
 8000e7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e80:	f7ff fff4 	bl	8000e6c <__aeabi_cdcmpeq>
 8000e84:	bf0c      	ite	eq
 8000e86:	2001      	moveq	r0, #1
 8000e88:	2000      	movne	r0, #0
 8000e8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e8e:	bf00      	nop

08000e90 <__aeabi_dcmplt>:
 8000e90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e94:	f7ff ffea 	bl	8000e6c <__aeabi_cdcmpeq>
 8000e98:	bf34      	ite	cc
 8000e9a:	2001      	movcc	r0, #1
 8000e9c:	2000      	movcs	r0, #0
 8000e9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_dcmple>:
 8000ea4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ea8:	f7ff ffe0 	bl	8000e6c <__aeabi_cdcmpeq>
 8000eac:	bf94      	ite	ls
 8000eae:	2001      	movls	r0, #1
 8000eb0:	2000      	movhi	r0, #0
 8000eb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eb6:	bf00      	nop

08000eb8 <__aeabi_dcmpge>:
 8000eb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ebc:	f7ff ffce 	bl	8000e5c <__aeabi_cdrcmple>
 8000ec0:	bf94      	ite	ls
 8000ec2:	2001      	movls	r0, #1
 8000ec4:	2000      	movhi	r0, #0
 8000ec6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eca:	bf00      	nop

08000ecc <__aeabi_dcmpgt>:
 8000ecc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed0:	f7ff ffc4 	bl	8000e5c <__aeabi_cdrcmple>
 8000ed4:	bf34      	ite	cc
 8000ed6:	2001      	movcc	r0, #1
 8000ed8:	2000      	movcs	r0, #0
 8000eda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ede:	bf00      	nop

08000ee0 <__aeabi_dcmpun>:
 8000ee0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ee4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ee8:	d102      	bne.n	8000ef0 <__aeabi_dcmpun+0x10>
 8000eea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000eee:	d10a      	bne.n	8000f06 <__aeabi_dcmpun+0x26>
 8000ef0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ef4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ef8:	d102      	bne.n	8000f00 <__aeabi_dcmpun+0x20>
 8000efa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000efe:	d102      	bne.n	8000f06 <__aeabi_dcmpun+0x26>
 8000f00:	f04f 0000 	mov.w	r0, #0
 8000f04:	4770      	bx	lr
 8000f06:	f04f 0001 	mov.w	r0, #1
 8000f0a:	4770      	bx	lr

08000f0c <__aeabi_d2iz>:
 8000f0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000f10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000f14:	d215      	bcs.n	8000f42 <__aeabi_d2iz+0x36>
 8000f16:	d511      	bpl.n	8000f3c <__aeabi_d2iz+0x30>
 8000f18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000f1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000f20:	d912      	bls.n	8000f48 <__aeabi_d2iz+0x3c>
 8000f22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000f26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000f2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000f32:	fa23 f002 	lsr.w	r0, r3, r2
 8000f36:	bf18      	it	ne
 8000f38:	4240      	negne	r0, r0
 8000f3a:	4770      	bx	lr
 8000f3c:	f04f 0000 	mov.w	r0, #0
 8000f40:	4770      	bx	lr
 8000f42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000f46:	d105      	bne.n	8000f54 <__aeabi_d2iz+0x48>
 8000f48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000f4c:	bf08      	it	eq
 8000f4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000f52:	4770      	bx	lr
 8000f54:	f04f 0000 	mov.w	r0, #0
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <get_roll>:
}

float get_roll(){

	return roll;
}
 8000f5c:	4b01      	ldr	r3, [pc, #4]	; (8000f64 <get_roll+0x8>)
 8000f5e:	ed93 0a00 	vldr	s0, [r3]
 8000f62:	4770      	bx	lr
 8000f64:	2000037c 	.word	0x2000037c

08000f68 <get_pitch>:

float get_pitch(){

	return pitch;
}
 8000f68:	4b01      	ldr	r3, [pc, #4]	; (8000f70 <get_pitch+0x8>)
 8000f6a:	ed93 0a00 	vldr	s0, [r3]
 8000f6e:	4770      	bx	lr
 8000f70:	20000378 	.word	0x20000378

08000f74 <writeByte>:

//===================================================================================================================
//====== Set of useful function to access acceleration, gyroscope, and temperature data
//===================================================================================================================

void writeByte(uint8_t address_tx, uint8_t subAddress, uint8_t data) {
 8000f74:	b500      	push	{lr}
 8000f76:	b085      	sub	sp, #20
	uint8_t data_write[2];
	data_write[0] = subAddress;
 8000f78:	f88d 100c 	strb.w	r1, [sp, #12]
	data_write[1] = data;
 8000f7c:	f88d 200d 	strb.w	r2, [sp, #13]
	//i2c.write(address, data_write, 2, 0);


	HAL_I2C_Master_Transmit(&hi2c2, address_tx, data_write, 2, 10);
 8000f80:	230a      	movs	r3, #10
 8000f82:	9300      	str	r3, [sp, #0]
 8000f84:	2302      	movs	r3, #2
 8000f86:	aa03      	add	r2, sp, #12
 8000f88:	4601      	mov	r1, r0
 8000f8a:	4803      	ldr	r0, [pc, #12]	; (8000f98 <writeByte+0x24>)
 8000f8c:	f002 f838 	bl	8003000 <HAL_I2C_Master_Transmit>
}
 8000f90:	b005      	add	sp, #20
 8000f92:	f85d fb04 	ldr.w	pc, [sp], #4
 8000f96:	bf00      	nop
 8000f98:	200002e8 	.word	0x200002e8

08000f9c <readByte>:

//NICK - I've changed these to accept a tx address & a rx address as STM32 boards include the R/W bit at the end of 7 bit adress
//so HAL function takes in 8 bit address including R/W bit
char readByte(uint8_t address_tx, uint8_t address_rx, uint8_t subAddress) {
 8000f9c:	b570      	push	{r4, r5, r6, lr}
 8000f9e:	b084      	sub	sp, #16
	uint8_t data[1]; // `data` will store the register data
	uint8_t data_write[1];
	data_write[0] = subAddress;
 8000fa0:	a904      	add	r1, sp, #16
 8000fa2:	f801 2d08 	strb.w	r2, [r1, #-8]!
	//i2c.write(address, data_write, 1, 1); // no stop
	//i2c.read(address, data, 1, 0);


	HAL_I2C_Master_Transmit(&hi2c2, address_tx, data_write, 1, 10); //Send adress of register ONLY
 8000fa6:	4605      	mov	r5, r0
 8000fa8:	4c09      	ldr	r4, [pc, #36]	; (8000fd0 <readByte+0x34>)
 8000faa:	260a      	movs	r6, #10
 8000fac:	9600      	str	r6, [sp, #0]
 8000fae:	2301      	movs	r3, #1
 8000fb0:	460a      	mov	r2, r1
 8000fb2:	4601      	mov	r1, r0
 8000fb4:	4620      	mov	r0, r4
 8000fb6:	f002 f823 	bl	8003000 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, address_tx, data, 1, 10);
 8000fba:	9600      	str	r6, [sp, #0]
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	aa03      	add	r2, sp, #12
 8000fc0:	4629      	mov	r1, r5
 8000fc2:	4620      	mov	r0, r4
 8000fc4:	f002 f8d6 	bl	8003174 <HAL_I2C_Master_Receive>

	return data[0];
}
 8000fc8:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8000fcc:	b004      	add	sp, #16
 8000fce:	bd70      	pop	{r4, r5, r6, pc}
 8000fd0:	200002e8 	.word	0x200002e8

08000fd4 <imu_init>:
IMU_StatusTypeDef imu_init(I2C_HandleTypeDef* handle) {
 8000fd4:	b510      	push	{r4, lr}
 8000fd6:	4604      	mov	r4, r0
	printf("STM32 Online..\r\n");
 8000fd8:	480f      	ldr	r0, [pc, #60]	; (8001018 <imu_init+0x44>)
 8000fda:	f004 fe1f 	bl	8005c1c <puts>
	if (HAL_I2C_IsDeviceReady(handle, 0xD0, 2, 100) == HAL_OK) {
 8000fde:	2364      	movs	r3, #100	; 0x64
 8000fe0:	2202      	movs	r2, #2
 8000fe2:	21d0      	movs	r1, #208	; 0xd0
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	f002 fa2d 	bl	8003444 <HAL_I2C_IsDeviceReady>
 8000fea:	b100      	cbz	r0, 8000fee <imu_init+0x1a>
 8000fec:	e7fe      	b.n	8000fec <imu_init+0x18>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); //Toggle LED on if so
 8000fee:	2120      	movs	r1, #32
 8000ff0:	480a      	ldr	r0, [pc, #40]	; (800101c <imu_init+0x48>)
 8000ff2:	f001 fd29 	bl	8002a48 <HAL_GPIO_TogglePin>
	uint8_t whoami = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 8000ff6:	2275      	movs	r2, #117	; 0x75
 8000ff8:	21d1      	movs	r1, #209	; 0xd1
 8000ffa:	20d0      	movs	r0, #208	; 0xd0
 8000ffc:	f7ff ffce 	bl	8000f9c <readByte>
 8001000:	4604      	mov	r4, r0
	if (whoami == 0x71) {
 8001002:	2871      	cmp	r0, #113	; 0x71
 8001004:	d106      	bne.n	8001014 <imu_init+0x40>
		printf("MPU9250 online..\r\n");
 8001006:	4806      	ldr	r0, [pc, #24]	; (8001020 <imu_init+0x4c>)
 8001008:	f004 fe08 	bl	8005c1c <puts>
		printf("whoami reg = %d ..\r\n", whoami);
 800100c:	4621      	mov	r1, r4
 800100e:	4805      	ldr	r0, [pc, #20]	; (8001024 <imu_init+0x50>)
 8001010:	f004 fd90 	bl	8005b34 <iprintf>
}
 8001014:	2000      	movs	r0, #0
 8001016:	bd10      	pop	{r4, pc}
 8001018:	08009744 	.word	0x08009744
 800101c:	40020000 	.word	0x40020000
 8001020:	08009754 	.word	0x08009754
 8001024:	08009768 	.word	0x08009768

08001028 <readBytes>:

void readBytes(uint8_t address_tx, uint8_t address_rx, uint8_t subAddress,
	uint8_t count, uint8_t * dest) {
 8001028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800102c:	b088      	sub	sp, #32
 800102e:	4688      	mov	r8, r1
 8001030:	461c      	mov	r4, r3
 8001032:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	uint8_t data[14];
	uint8_t data_write[1];
	data_write[0] = subAddress;
 8001034:	a908      	add	r1, sp, #32
 8001036:	f801 2d14 	strb.w	r2, [r1, #-20]!
	//i2c.write(address, data_write, 1, 1); // no stop
	//i2c.read(address, data, count, 0);


	HAL_I2C_Master_Transmit(&hi2c2, address_tx, data_write, 1, 10);
 800103a:	4e0e      	ldr	r6, [pc, #56]	; (8001074 <readBytes+0x4c>)
 800103c:	270a      	movs	r7, #10
 800103e:	9700      	str	r7, [sp, #0]
 8001040:	2301      	movs	r3, #1
 8001042:	460a      	mov	r2, r1
 8001044:	4601      	mov	r1, r0
 8001046:	4630      	mov	r0, r6
 8001048:	f001 ffda 	bl	8003000 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, address_rx, data, count, 10);
 800104c:	9700      	str	r7, [sp, #0]
 800104e:	4623      	mov	r3, r4
 8001050:	aa04      	add	r2, sp, #16
 8001052:	4641      	mov	r1, r8
 8001054:	4630      	mov	r0, r6
 8001056:	f002 f88d 	bl	8003174 <HAL_I2C_Master_Receive>

	for (int ii = 0; ii < count; ii++) {
 800105a:	2300      	movs	r3, #0
 800105c:	e005      	b.n	800106a <readBytes+0x42>
		dest[ii] = data[ii];
 800105e:	aa08      	add	r2, sp, #32
 8001060:	441a      	add	r2, r3
 8001062:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 8001066:	54ea      	strb	r2, [r5, r3]
	for (int ii = 0; ii < count; ii++) {
 8001068:	3301      	adds	r3, #1
 800106a:	429c      	cmp	r4, r3
 800106c:	dcf7      	bgt.n	800105e <readBytes+0x36>
	}
}
 800106e:	b008      	add	sp, #32
 8001070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001074:	200002e8 	.word	0x200002e8

08001078 <getMres>:

void getMres() {

	switch (Mscale) {
 8001078:	4b06      	ldr	r3, [pc, #24]	; (8001094 <getMres+0x1c>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	b113      	cbz	r3, 8001084 <getMres+0xc>
 800107e:	2b01      	cmp	r3, #1
 8001080:	d004      	beq.n	800108c <getMres+0x14>
 8001082:	4770      	bx	lr
	// Possible magnetometer scales (and their register bit settings) are:
	// 14 bit resolution (0) and 16 bit resolution (1)
	case MFS_14BITS:
		mRes = 10.0 * 4219.0 / 8190.0; // Proper scale to return milliGauss
 8001084:	4b04      	ldr	r3, [pc, #16]	; (8001098 <getMres+0x20>)
 8001086:	4a05      	ldr	r2, [pc, #20]	; (800109c <getMres+0x24>)
 8001088:	601a      	str	r2, [r3, #0]
		break;
 800108a:	4770      	bx	lr
	case MFS_16BITS:
		mRes = 10.0 * 4219.0 / 32760.0; // Proper scale to return milliGauss
 800108c:	4b02      	ldr	r3, [pc, #8]	; (8001098 <getMres+0x20>)
 800108e:	4a04      	ldr	r2, [pc, #16]	; (80010a0 <getMres+0x28>)
 8001090:	601a      	str	r2, [r3, #0]
		break;
	}
}
 8001092:	4770      	bx	lr
 8001094:	20000001 	.word	0x20000001
 8001098:	20000380 	.word	0x20000380
 800109c:	40a4d84e 	.word	0x40a4d84e
 80010a0:	3fa4d84e 	.word	0x3fa4d84e

080010a4 <getGres>:

void getGres() {
	switch (Gscale) {
 80010a4:	4b0b      	ldr	r3, [pc, #44]	; (80010d4 <getGres+0x30>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b03      	cmp	r3, #3
 80010aa:	d812      	bhi.n	80010d2 <getGres+0x2e>
 80010ac:	e8df f003 	tbb	[pc, r3]
 80010b0:	0e0a0602 	.word	0x0e0a0602
	// Possible gyro scales (and their register bit settings) are:
	// 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS  (11).
	// Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
	case GFS_250DPS:
		gRes = 250.0 / 32768.0;
 80010b4:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <getGres+0x34>)
 80010b6:	4a09      	ldr	r2, [pc, #36]	; (80010dc <getGres+0x38>)
 80010b8:	601a      	str	r2, [r3, #0]
		break;
 80010ba:	4770      	bx	lr
	case GFS_500DPS:
		gRes = 500.0 / 32768.0;
 80010bc:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <getGres+0x34>)
 80010be:	4a08      	ldr	r2, [pc, #32]	; (80010e0 <getGres+0x3c>)
 80010c0:	601a      	str	r2, [r3, #0]
		break;
 80010c2:	4770      	bx	lr
	case GFS_1000DPS:
		gRes = 1000.0 / 32768.0;
 80010c4:	4b04      	ldr	r3, [pc, #16]	; (80010d8 <getGres+0x34>)
 80010c6:	4a07      	ldr	r2, [pc, #28]	; (80010e4 <getGres+0x40>)
 80010c8:	601a      	str	r2, [r3, #0]
		break;
 80010ca:	4770      	bx	lr
	case GFS_2000DPS:
		gRes = 2000.0 / 32768.0;
 80010cc:	4b02      	ldr	r3, [pc, #8]	; (80010d8 <getGres+0x34>)
 80010ce:	4a06      	ldr	r2, [pc, #24]	; (80010e8 <getGres+0x44>)
 80010d0:	601a      	str	r2, [r3, #0]
		break;
	}
}
 80010d2:	4770      	bx	lr
 80010d4:	20000241 	.word	0x20000241
 80010d8:	20000364 	.word	0x20000364
 80010dc:	3bfa0000 	.word	0x3bfa0000
 80010e0:	3c7a0000 	.word	0x3c7a0000
 80010e4:	3cfa0000 	.word	0x3cfa0000
 80010e8:	3d7a0000 	.word	0x3d7a0000

080010ec <getAres>:

void getAres() {
	switch (Ascale) {
 80010ec:	4b0d      	ldr	r3, [pc, #52]	; (8001124 <getAres+0x38>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	2b03      	cmp	r3, #3
 80010f2:	d816      	bhi.n	8001122 <getAres+0x36>
 80010f4:	e8df f003 	tbb	[pc, r3]
 80010f8:	110c0702 	.word	0x110c0702
	// Possible accelerometer scales (and their register bit settings) are:
	// 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
	// Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
	case AFS_2G:
		aRes = 2.0 / 32768.0;
 80010fc:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <getAres+0x3c>)
 80010fe:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8001102:	601a      	str	r2, [r3, #0]
		break;
 8001104:	4770      	bx	lr
	case AFS_4G:
		aRes = 4.0 / 32768.0;
 8001106:	4b08      	ldr	r3, [pc, #32]	; (8001128 <getAres+0x3c>)
 8001108:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 800110c:	601a      	str	r2, [r3, #0]
		break;
 800110e:	4770      	bx	lr
	case AFS_8G:
		aRes = 8.0 / 32768.0;
 8001110:	4b05      	ldr	r3, [pc, #20]	; (8001128 <getAres+0x3c>)
 8001112:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8001116:	601a      	str	r2, [r3, #0]
		break;
 8001118:	4770      	bx	lr
	case AFS_16G:
		aRes = 16.0 / 32768.0;
 800111a:	4b03      	ldr	r3, [pc, #12]	; (8001128 <getAres+0x3c>)
 800111c:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8001120:	601a      	str	r2, [r3, #0]
		break;
	}
}
 8001122:	4770      	bx	lr
 8001124:	20000240 	.word	0x20000240
 8001128:	20000358 	.word	0x20000358

0800112c <readAccelData>:

void readAccelData(int16_t * destination) {
 800112c:	b510      	push	{r4, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	4604      	mov	r4, r0
	uint8_t rawData[6];  // x/y/z accel register data stored here
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, ACCEL_XOUT_H, 6,
 8001132:	ab02      	add	r3, sp, #8
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2306      	movs	r3, #6
 8001138:	223b      	movs	r2, #59	; 0x3b
 800113a:	21d1      	movs	r1, #209	; 0xd1
 800113c:	20d0      	movs	r0, #208	; 0xd0
 800113e:	f7ff ff73 	bl	8001028 <readBytes>
			&rawData[0]); // Read the six raw data registers into data array
	destination[0] = (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 8001142:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8001146:	f89d 3009 	ldrb.w	r3, [sp, #9]
 800114a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800114e:	8023      	strh	r3, [r4, #0]
	destination[1] = (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 8001150:	f89d 200a 	ldrb.w	r2, [sp, #10]
 8001154:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8001158:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800115c:	8063      	strh	r3, [r4, #2]
	destination[2] = (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 800115e:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8001162:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8001166:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800116a:	80a3      	strh	r3, [r4, #4]
}
 800116c:	b004      	add	sp, #16
 800116e:	bd10      	pop	{r4, pc}

08001170 <readGyroData>:

void readGyroData(int16_t * destination) {
 8001170:	b510      	push	{r4, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	4604      	mov	r4, r0
	uint8_t rawData[6];  // x/y/z gyro register data stored here
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, GYRO_XOUT_H, 6,
 8001176:	ab02      	add	r3, sp, #8
 8001178:	9300      	str	r3, [sp, #0]
 800117a:	2306      	movs	r3, #6
 800117c:	2243      	movs	r2, #67	; 0x43
 800117e:	21d1      	movs	r1, #209	; 0xd1
 8001180:	20d0      	movs	r0, #208	; 0xd0
 8001182:	f7ff ff51 	bl	8001028 <readBytes>
			&rawData[0]); // Read the six raw data registers sequentially into data array
	destination[0] = (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 8001186:	f89d 2008 	ldrb.w	r2, [sp, #8]
 800118a:	f89d 3009 	ldrb.w	r3, [sp, #9]
 800118e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001192:	8023      	strh	r3, [r4, #0]
	destination[1] = (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 8001194:	f89d 200a 	ldrb.w	r2, [sp, #10]
 8001198:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800119c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80011a0:	8063      	strh	r3, [r4, #2]
	destination[2] = (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 80011a2:	f89d 200c 	ldrb.w	r2, [sp, #12]
 80011a6:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80011aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80011ae:	80a3      	strh	r3, [r4, #4]
}
 80011b0:	b004      	add	sp, #16
 80011b2:	bd10      	pop	{r4, pc}

080011b4 <readMagData>:

void readMagData(int16_t * destination) {
 80011b4:	b510      	push	{r4, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	4604      	mov	r4, r0
	uint8_t rawData[7]; // x/y/z gyro register data, ST2 register stored here, must read ST2 at end of data acquisition
	if (readByte(AK8963_ADDRESS_TX, AK8963_ADDRESS_RX, AK8963_ST1) & 0x01) { // wait for magnetometer data ready bit to be set
 80011ba:	2202      	movs	r2, #2
 80011bc:	2119      	movs	r1, #25
 80011be:	2018      	movs	r0, #24
 80011c0:	f7ff feec 	bl	8000f9c <readByte>
 80011c4:	f010 0f01 	tst.w	r0, #1
 80011c8:	d101      	bne.n	80011ce <readMagData+0x1a>
					(int16_t) (((int16_t) rawData[3] << 8) | rawData[2]); // Data stored as little Endian
			destination[2] =
					(int16_t) (((int16_t) rawData[5] << 8) | rawData[4]);
		}
	}
}
 80011ca:	b004      	add	sp, #16
 80011cc:	bd10      	pop	{r4, pc}
		readBytes(AK8963_ADDRESS_TX, AK8963_ADDRESS_RX, AK8963_XOUT_L, 7,
 80011ce:	ab02      	add	r3, sp, #8
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	2307      	movs	r3, #7
 80011d4:	2203      	movs	r2, #3
 80011d6:	2119      	movs	r1, #25
 80011d8:	2018      	movs	r0, #24
 80011da:	f7ff ff25 	bl	8001028 <readBytes>
		uint8_t c = rawData[6]; // End data read by reading ST2 register
 80011de:	f89d 300e 	ldrb.w	r3, [sp, #14]
		if (!(c & 0x08)) { // Check if magnetic sensor overflow set, if not then report data
 80011e2:	f013 0f08 	tst.w	r3, #8
 80011e6:	d1f0      	bne.n	80011ca <readMagData+0x16>
					(int16_t) (((int16_t) rawData[1] << 8) | rawData[0]); // Turn the MSB and LSB into a signed 16-bit value
 80011e8:	f89d 2009 	ldrb.w	r2, [sp, #9]
 80011ec:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80011f0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			destination[0] =
 80011f4:	8023      	strh	r3, [r4, #0]
					(int16_t) (((int16_t) rawData[3] << 8) | rawData[2]); // Data stored as little Endian
 80011f6:	f89d 200b 	ldrb.w	r2, [sp, #11]
 80011fa:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80011fe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			destination[1] =
 8001202:	8063      	strh	r3, [r4, #2]
					(int16_t) (((int16_t) rawData[5] << 8) | rawData[4]);
 8001204:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8001208:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800120c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			destination[2] =
 8001210:	80a3      	strh	r3, [r4, #4]
}
 8001212:	e7da      	b.n	80011ca <readMagData+0x16>

08001214 <resetMPU9250>:
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, TEMP_OUT_H, 2,
			&rawData[0]); // Read the two raw data registers sequentially into data array
	return (int16_t) (((int16_t) rawData[0]) << 8 | rawData[1]); // Turn the MSB and LSB into a 16-bit value
}

void resetMPU9250() {
 8001214:	b508      	push	{r3, lr}
	// reset device
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 8001216:	2280      	movs	r2, #128	; 0x80
 8001218:	216b      	movs	r1, #107	; 0x6b
 800121a:	20d0      	movs	r0, #208	; 0xd0
 800121c:	f7ff feaa 	bl	8000f74 <writeByte>
	HAL_Delay(100);
 8001220:	2064      	movs	r0, #100	; 0x64
 8001222:	f001 fabb 	bl	800279c <HAL_Delay>
}
 8001226:	bd08      	pop	{r3, pc}

08001228 <initAK8963>:

void initAK8963(float * destination) {
 8001228:	b510      	push	{r4, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	4604      	mov	r4, r0
	// First extract the factory calibration for each magnetometer axis
	uint8_t rawData[3];  // x/y/z gyro calibration data stored here
	writeByte(AK8963_ADDRESS_TX, AK8963_CNTL, 0x00); // Power down magnetometer
 800122e:	2200      	movs	r2, #0
 8001230:	210a      	movs	r1, #10
 8001232:	2018      	movs	r0, #24
 8001234:	f7ff fe9e 	bl	8000f74 <writeByte>
	HAL_Delay(10);
 8001238:	200a      	movs	r0, #10
 800123a:	f001 faaf 	bl	800279c <HAL_Delay>
	writeByte(AK8963_ADDRESS_TX, AK8963_CNTL, 0x0F); // Enter Fuse ROM access mode
 800123e:	220f      	movs	r2, #15
 8001240:	210a      	movs	r1, #10
 8001242:	2018      	movs	r0, #24
 8001244:	f7ff fe96 	bl	8000f74 <writeByte>
	HAL_Delay(10);
 8001248:	200a      	movs	r0, #10
 800124a:	f001 faa7 	bl	800279c <HAL_Delay>
	readBytes(AK8963_ADDRESS_TX, AK8963_ADDRESS_RX, AK8963_ASAX, 3,
 800124e:	ab03      	add	r3, sp, #12
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	2303      	movs	r3, #3
 8001254:	2210      	movs	r2, #16
 8001256:	2119      	movs	r1, #25
 8001258:	2018      	movs	r0, #24
 800125a:	f7ff fee5 	bl	8001028 <readBytes>
			&rawData[0]);  // Read the x-, y-, and z-axis calibration values
	destination[0] = (float) (rawData[0] - 128) / 256.0f + 1.0f; // Return x-axis sensitivity adjustment values, etc.
 800125e:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8001262:	3b80      	subs	r3, #128	; 0x80
 8001264:	ee07 3a10 	vmov	s14, r3
 8001268:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800126c:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 80012e4 <initAK8963+0xbc>
 8001270:	ee27 7a06 	vmul.f32	s14, s14, s12
 8001274:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001278:	ee37 7a26 	vadd.f32	s14, s14, s13
 800127c:	ed84 7a00 	vstr	s14, [r4]
	destination[1] = (float) (rawData[1] - 128) / 256.0f + 1.0f;
 8001280:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8001284:	3b80      	subs	r3, #128	; 0x80
 8001286:	ee07 3a10 	vmov	s14, r3
 800128a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800128e:	ee27 7a06 	vmul.f32	s14, s14, s12
 8001292:	ee37 7a26 	vadd.f32	s14, s14, s13
 8001296:	ed84 7a01 	vstr	s14, [r4, #4]
	destination[2] = (float) (rawData[2] - 128) / 256.0f + 1.0f;
 800129a:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800129e:	3b80      	subs	r3, #128	; 0x80
 80012a0:	ee07 3a90 	vmov	s15, r3
 80012a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80012ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80012b0:	edc4 7a02 	vstr	s15, [r4, #8]
	writeByte(AK8963_ADDRESS_TX, AK8963_CNTL, 0x00); // Power down magnetometer
 80012b4:	2200      	movs	r2, #0
 80012b6:	210a      	movs	r1, #10
 80012b8:	2018      	movs	r0, #24
 80012ba:	f7ff fe5b 	bl	8000f74 <writeByte>
	HAL_Delay(10);
 80012be:	200a      	movs	r0, #10
 80012c0:	f001 fa6c 	bl	800279c <HAL_Delay>
	// Configure the magnetometer for continuous read and highest resolution
	// set Mscale bit 4 to 1 (0) to enable 16 (14) bit resolution in CNTL register,
	// and enable continuous mode data acquisition Mmode (bits [3:0]), 0010 for 8 Hz and 0110 for 100 Hz sample rates
	writeByte(AK8963_ADDRESS_TX, AK8963_CNTL, Mscale << 4 | Mmode); // Set magnetometer data resolution and sample ODR
 80012c4:	4b08      	ldr	r3, [pc, #32]	; (80012e8 <initAK8963+0xc0>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	4a08      	ldr	r2, [pc, #32]	; (80012ec <initAK8963+0xc4>)
 80012ca:	7812      	ldrb	r2, [r2, #0]
 80012cc:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
 80012d0:	b2d2      	uxtb	r2, r2
 80012d2:	210a      	movs	r1, #10
 80012d4:	2018      	movs	r0, #24
 80012d6:	f7ff fe4d 	bl	8000f74 <writeByte>
	HAL_Delay(10);
 80012da:	200a      	movs	r0, #10
 80012dc:	f001 fa5e 	bl	800279c <HAL_Delay>
}
 80012e0:	b004      	add	sp, #16
 80012e2:	bd10      	pop	{r4, pc}
 80012e4:	3b800000 	.word	0x3b800000
 80012e8:	20000001 	.word	0x20000001
 80012ec:	20000000 	.word	0x20000000

080012f0 <initMPU9250>:

void initMPU9250() {
 80012f0:	b510      	push	{r4, lr}
	// Initialize MPU9250 device
	// wake up device
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x00); // Clear sleep mode bit (6), enable all sensors
 80012f2:	2200      	movs	r2, #0
 80012f4:	216b      	movs	r1, #107	; 0x6b
 80012f6:	20d0      	movs	r0, #208	; 0xd0
 80012f8:	f7ff fe3c 	bl	8000f74 <writeByte>
	HAL_Delay(100); // Delay 100 ms for PLL to get established on x-axis gyro; should check for PLL ready interrupt
 80012fc:	2064      	movs	r0, #100	; 0x64
 80012fe:	f001 fa4d 	bl	800279c <HAL_Delay>

	// get stable time source
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x01); // Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
 8001302:	2201      	movs	r2, #1
 8001304:	216b      	movs	r1, #107	; 0x6b
 8001306:	20d0      	movs	r0, #208	; 0xd0
 8001308:	f7ff fe34 	bl	8000f74 <writeByte>

	// Configure Gyro and Accelerometer
	// Disable FSYNC and set accelerometer and gyro bandwidth to 44 and 42 Hz, respectively;
	// DLPF_CFG = bits 2:0 = 010; this sets the sample rate at 1 kHz for both
	// Maximum delay is 4.9 ms which is just over a 200 Hz maximum rate
	writeByte(MPU9250_ADDRESS_TX, CONFIG, 0x03);
 800130c:	2203      	movs	r2, #3
 800130e:	211a      	movs	r1, #26
 8001310:	20d0      	movs	r0, #208	; 0xd0
 8001312:	f7ff fe2f 	bl	8000f74 <writeByte>

	// Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
	writeByte(MPU9250_ADDRESS_TX, SMPLRT_DIV, 0x04); // Use a 200 Hz rate; the same rate set in CONFIG above
 8001316:	2204      	movs	r2, #4
 8001318:	2119      	movs	r1, #25
 800131a:	20d0      	movs	r0, #208	; 0xd0
 800131c:	f7ff fe2a 	bl	8000f74 <writeByte>

	// Set gyroscope full scale range
	// Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
	uint8_t c = readByte(MPU9250_ADDRESS_RX, MPU9250_ADDRESS_RX,
 8001320:	221b      	movs	r2, #27
 8001322:	21d1      	movs	r1, #209	; 0xd1
 8001324:	4608      	mov	r0, r1
 8001326:	f7ff fe39 	bl	8000f9c <readByte>
 800132a:	4604      	mov	r4, r0
	GYRO_CONFIG);
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 800132c:	f000 021f 	and.w	r2, r0, #31
 8001330:	211b      	movs	r1, #27
 8001332:	20d0      	movs	r0, #208	; 0xd0
 8001334:	f7ff fe1e 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 8001338:	f004 02e7 	and.w	r2, r4, #231	; 0xe7
 800133c:	211b      	movs	r1, #27
 800133e:	20d0      	movs	r0, #208	; 0xd0
 8001340:	f7ff fe18 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, c | Gscale << 3); // Set full scale range for the gyro
 8001344:	4b20      	ldr	r3, [pc, #128]	; (80013c8 <initMPU9250+0xd8>)
 8001346:	781a      	ldrb	r2, [r3, #0]
 8001348:	ea44 02c2 	orr.w	r2, r4, r2, lsl #3
 800134c:	b2d2      	uxtb	r2, r2
 800134e:	211b      	movs	r1, #27
 8001350:	20d0      	movs	r0, #208	; 0xd0
 8001352:	f7ff fe0f 	bl	8000f74 <writeByte>

	// Set accelerometer configuration
	c = readByte(MPU9250_ADDRESS_RX, MPU9250_ADDRESS_RX, ACCEL_CONFIG);
 8001356:	221c      	movs	r2, #28
 8001358:	21d1      	movs	r1, #209	; 0xd1
 800135a:	4608      	mov	r0, r1
 800135c:	f7ff fe1e 	bl	8000f9c <readByte>
 8001360:	4604      	mov	r4, r0
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 8001362:	f000 021f 	and.w	r2, r0, #31
 8001366:	211c      	movs	r1, #28
 8001368:	20d0      	movs	r0, #208	; 0xd0
 800136a:	f7ff fe03 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 800136e:	f004 02e7 	and.w	r2, r4, #231	; 0xe7
 8001372:	211c      	movs	r1, #28
 8001374:	20d0      	movs	r0, #208	; 0xd0
 8001376:	f7ff fdfd 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, c | Ascale << 3); // Set full scale range for the accelerometer
 800137a:	4b14      	ldr	r3, [pc, #80]	; (80013cc <initMPU9250+0xdc>)
 800137c:	781a      	ldrb	r2, [r3, #0]
 800137e:	ea44 02c2 	orr.w	r2, r4, r2, lsl #3
 8001382:	b2d2      	uxtb	r2, r2
 8001384:	211c      	movs	r1, #28
 8001386:	20d0      	movs	r0, #208	; 0xd0
 8001388:	f7ff fdf4 	bl	8000f74 <writeByte>

	// Set accelerometer sample rate configuration
	// It is possible to get a 4 kHz sample rate from the accelerometer by choosing 1 for
	// accel_fchoice_b bit [3]; in this case the bandwidth is 1.13 kHz
	c = readByte(MPU9250_ADDRESS_RX, MPU9250_ADDRESS_RX, ACCEL_CONFIG2);
 800138c:	221d      	movs	r2, #29
 800138e:	21d1      	movs	r1, #209	; 0xd1
 8001390:	4608      	mov	r0, r1
 8001392:	f7ff fe03 	bl	8000f9c <readByte>
 8001396:	4604      	mov	r4, r0
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG2, c & ~0x0F); // Clear accel_fchoice_b (bit 3) and A_DLPFG (bits [2:0])
 8001398:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 800139c:	211d      	movs	r1, #29
 800139e:	20d0      	movs	r0, #208	; 0xd0
 80013a0:	f7ff fde8 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG2, c | 0x03); // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
 80013a4:	f044 0203 	orr.w	r2, r4, #3
 80013a8:	b2d2      	uxtb	r2, r2
 80013aa:	211d      	movs	r1, #29
 80013ac:	20d0      	movs	r0, #208	; 0xd0
 80013ae:	f7ff fde1 	bl	8000f74 <writeByte>
	// but all these rates are further reduced by a factor of 5 to 200 Hz because of the SMPLRT_DIV setting

	// Configure Interrupts and Bypass Enable
	// Set interrupt pin active high, push-pull, and clear on read of INT_STATUS, enable I2C_BYPASS_EN so additional chips
	// can join the I2C bus and all can be controlled by the Arduino as master
	writeByte(MPU9250_ADDRESS_TX, INT_PIN_CFG, 0x22);
 80013b2:	2222      	movs	r2, #34	; 0x22
 80013b4:	2137      	movs	r1, #55	; 0x37
 80013b6:	20d0      	movs	r0, #208	; 0xd0
 80013b8:	f7ff fddc 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, INT_ENABLE, 0x01); // Enable data ready (bit 0) interrupt
 80013bc:	2201      	movs	r2, #1
 80013be:	2138      	movs	r1, #56	; 0x38
 80013c0:	20d0      	movs	r0, #208	; 0xd0
 80013c2:	f7ff fdd7 	bl	8000f74 <writeByte>
}
 80013c6:	bd10      	pop	{r4, pc}
 80013c8:	20000241 	.word	0x20000241
 80013cc:	20000240 	.word	0x20000240

080013d0 <calibrateMPU9250>:

// Function which accumulates gyro and accelerometer data after device initialization. It calculates the average
// of the at-rest readings and then loads the resulting offsets into accelerometer and gyro bias registers.
void calibrateMPU9250(float * dest1, float * dest2) {
 80013d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013d4:	b08c      	sub	sp, #48	; 0x30
 80013d6:	4607      	mov	r7, r0
 80013d8:	460e      	mov	r6, r1
	uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
	uint16_t ii, packet_count, fifo_count;
	int32_t gyro_bias[3] = { 0, 0, 0 }, accel_bias[3] = { 0, 0, 0 };
 80013da:	2400      	movs	r4, #0
 80013dc:	9406      	str	r4, [sp, #24]
 80013de:	9407      	str	r4, [sp, #28]
 80013e0:	9408      	str	r4, [sp, #32]
 80013e2:	9403      	str	r4, [sp, #12]
 80013e4:	9404      	str	r4, [sp, #16]
 80013e6:	9405      	str	r4, [sp, #20]

	// reset device, reset all registers, clear gyro and accelerometer bias registers
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 80013e8:	2280      	movs	r2, #128	; 0x80
 80013ea:	216b      	movs	r1, #107	; 0x6b
 80013ec:	20d0      	movs	r0, #208	; 0xd0
 80013ee:	f7ff fdc1 	bl	8000f74 <writeByte>
	HAL_Delay(100);
 80013f2:	2064      	movs	r0, #100	; 0x64
 80013f4:	f001 f9d2 	bl	800279c <HAL_Delay>

	// get stable time source
	// Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x01);
 80013f8:	2201      	movs	r2, #1
 80013fa:	216b      	movs	r1, #107	; 0x6b
 80013fc:	20d0      	movs	r0, #208	; 0xd0
 80013fe:	f7ff fdb9 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_2, 0x00);
 8001402:	4622      	mov	r2, r4
 8001404:	216c      	movs	r1, #108	; 0x6c
 8001406:	20d0      	movs	r0, #208	; 0xd0
 8001408:	f7ff fdb4 	bl	8000f74 <writeByte>
	HAL_Delay(200);
 800140c:	20c8      	movs	r0, #200	; 0xc8
 800140e:	f001 f9c5 	bl	800279c <HAL_Delay>

	// Configure device for bias calculation
	writeByte(MPU9250_ADDRESS_TX, INT_ENABLE, 0x00); // Disable all interrupts
 8001412:	4622      	mov	r2, r4
 8001414:	2138      	movs	r1, #56	; 0x38
 8001416:	20d0      	movs	r0, #208	; 0xd0
 8001418:	f7ff fdac 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, FIFO_EN, 0x00);      // Disable FIFO
 800141c:	4622      	mov	r2, r4
 800141e:	2123      	movs	r1, #35	; 0x23
 8001420:	20d0      	movs	r0, #208	; 0xd0
 8001422:	f7ff fda7 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x00); // Turn on internal clock source
 8001426:	4622      	mov	r2, r4
 8001428:	216b      	movs	r1, #107	; 0x6b
 800142a:	20d0      	movs	r0, #208	; 0xd0
 800142c:	f7ff fda2 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, I2C_MST_CTRL, 0x00); // Disable I2C master
 8001430:	4622      	mov	r2, r4
 8001432:	2124      	movs	r1, #36	; 0x24
 8001434:	20d0      	movs	r0, #208	; 0xd0
 8001436:	f7ff fd9d 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, USER_CTRL, 0x00); // Disable FIFO and I2C master modes
 800143a:	4622      	mov	r2, r4
 800143c:	216a      	movs	r1, #106	; 0x6a
 800143e:	20d0      	movs	r0, #208	; 0xd0
 8001440:	f7ff fd98 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, USER_CTRL, 0x0C);    // Reset FIFO and DMP
 8001444:	220c      	movs	r2, #12
 8001446:	216a      	movs	r1, #106	; 0x6a
 8001448:	20d0      	movs	r0, #208	; 0xd0
 800144a:	f7ff fd93 	bl	8000f74 <writeByte>
	HAL_Delay(15);
 800144e:	200f      	movs	r0, #15
 8001450:	f001 f9a4 	bl	800279c <HAL_Delay>

	// Configure MPU9250 gyro and accelerometer for bias calculation
	writeByte(MPU9250_ADDRESS_TX, CONFIG, 0x01); // Set low-pass filter to 188 Hz
 8001454:	2201      	movs	r2, #1
 8001456:	211a      	movs	r1, #26
 8001458:	20d0      	movs	r0, #208	; 0xd0
 800145a:	f7ff fd8b 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, SMPLRT_DIV, 0x00); // Set sample rate to 1 kHz
 800145e:	4622      	mov	r2, r4
 8001460:	2119      	movs	r1, #25
 8001462:	20d0      	movs	r0, #208	; 0xd0
 8001464:	f7ff fd86 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, 0x00); // Set gyro full-scale to 250 degrees per second, maximum sensitivity
 8001468:	4622      	mov	r2, r4
 800146a:	211b      	movs	r1, #27
 800146c:	20d0      	movs	r0, #208	; 0xd0
 800146e:	f7ff fd81 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, 0x00); // Set accelerometer full-scale to 2 g, maximum sensitivity
 8001472:	4622      	mov	r2, r4
 8001474:	211c      	movs	r1, #28
 8001476:	20d0      	movs	r0, #208	; 0xd0
 8001478:	f7ff fd7c 	bl	8000f74 <writeByte>

	uint16_t gyrosensitivity = 131;   // = 131 LSB/degrees/sec
	uint16_t accelsensitivity = 16384;  // = 16384 LSB/g

	// Configure FIFO to capture accelerometer and gyro data for bias calculation
	writeByte(MPU9250_ADDRESS_TX, USER_CTRL, 0x40);   // Enable FIFO
 800147c:	2240      	movs	r2, #64	; 0x40
 800147e:	216a      	movs	r1, #106	; 0x6a
 8001480:	20d0      	movs	r0, #208	; 0xd0
 8001482:	f7ff fd77 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, FIFO_EN, 0x78); // Enable gyro and accelerometer sensors for FIFO (max size 512 bytes in MPU-9250)
 8001486:	2278      	movs	r2, #120	; 0x78
 8001488:	2123      	movs	r1, #35	; 0x23
 800148a:	20d0      	movs	r0, #208	; 0xd0
 800148c:	f7ff fd72 	bl	8000f74 <writeByte>
	HAL_Delay(40); // accumulate 40 samples in 80 milliseconds = 480 bytes
 8001490:	2028      	movs	r0, #40	; 0x28
 8001492:	f001 f983 	bl	800279c <HAL_Delay>

	// At end of sample accumulation, turn off FIFO sensor read
	writeByte(MPU9250_ADDRESS_TX, FIFO_EN, 0x00); // Disable gyro and accelerometer sensors for FIFO
 8001496:	4622      	mov	r2, r4
 8001498:	2123      	movs	r1, #35	; 0x23
 800149a:	20d0      	movs	r0, #208	; 0xd0
 800149c:	f7ff fd6a 	bl	8000f74 <writeByte>
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
 80014a0:	ab09      	add	r3, sp, #36	; 0x24
 80014a2:	9300      	str	r3, [sp, #0]
 80014a4:	2302      	movs	r3, #2
 80014a6:	2272      	movs	r2, #114	; 0x72
 80014a8:	21d1      	movs	r1, #209	; 0xd1
 80014aa:	20d0      	movs	r0, #208	; 0xd0
 80014ac:	f7ff fdbc 	bl	8001028 <readBytes>
	fifo_count = ((uint16_t) data[0] << 8) | data[1];
 80014b0:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 80014b4:	f89d 5025 	ldrb.w	r5, [sp, #37]	; 0x25
 80014b8:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
	packet_count = fifo_count / 12; // How many sets of full gyro and accelerometer data for averaging
 80014bc:	4b6d      	ldr	r3, [pc, #436]	; (8001674 <calibrateMPU9250+0x2a4>)
 80014be:	fba3 3505 	umull	r3, r5, r3, r5
 80014c2:	08ed      	lsrs	r5, r5, #3

	for (ii = 0; ii < packet_count; ii++) {
 80014c4:	e045      	b.n	8001552 <calibrateMPU9250+0x182>
		int16_t accel_temp[3] = { 0, 0, 0 }, gyro_temp[3] = { 0, 0, 0 };
		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, FIFO_R_W, 12,
 80014c6:	ab09      	add	r3, sp, #36	; 0x24
 80014c8:	9300      	str	r3, [sp, #0]
 80014ca:	230c      	movs	r3, #12
 80014cc:	2274      	movs	r2, #116	; 0x74
 80014ce:	21d1      	movs	r1, #209	; 0xd1
 80014d0:	20d0      	movs	r0, #208	; 0xd0
 80014d2:	f7ff fda9 	bl	8001028 <readBytes>
				&data[0]); // read data for averaging
		accel_temp[0] = (int16_t) (((int16_t) data[0] << 8) | data[1]); // Form signed 16-bit integer for each sample in FIFO
 80014d6:	f89d 8024 	ldrb.w	r8, [sp, #36]	; 0x24
 80014da:	f89d 0025 	ldrb.w	r0, [sp, #37]	; 0x25
 80014de:	ea40 2808 	orr.w	r8, r0, r8, lsl #8
		accel_temp[1] = (int16_t) (((int16_t) data[2] << 8) | data[3]);
 80014e2:	f89d e026 	ldrb.w	lr, [sp, #38]	; 0x26
 80014e6:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
 80014ea:	ea40 2e0e 	orr.w	lr, r0, lr, lsl #8
		accel_temp[2] = (int16_t) (((int16_t) data[4] << 8) | data[5]);
 80014ee:	f89d c028 	ldrb.w	ip, [sp, #40]	; 0x28
 80014f2:	f89d 0029 	ldrb.w	r0, [sp, #41]	; 0x29
 80014f6:	ea40 2c0c 	orr.w	ip, r0, ip, lsl #8
		gyro_temp[0] = (int16_t) (((int16_t) data[6] << 8) | data[7]);
 80014fa:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
 80014fe:	f89d 102b 	ldrb.w	r1, [sp, #43]	; 0x2b
 8001502:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
		gyro_temp[1] = (int16_t) (((int16_t) data[8] << 8) | data[9]);
 8001506:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 800150a:	f89d 202d 	ldrb.w	r2, [sp, #45]	; 0x2d
 800150e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
		gyro_temp[2] = (int16_t) (((int16_t) data[10] << 8) | data[11]);
 8001512:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
 8001516:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
 800151a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

		accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 800151e:	9803      	ldr	r0, [sp, #12]
 8001520:	fa00 f088 	sxtah	r0, r0, r8
 8001524:	9003      	str	r0, [sp, #12]
		accel_bias[1] += (int32_t) accel_temp[1];
 8001526:	9804      	ldr	r0, [sp, #16]
 8001528:	fa00 f08e 	sxtah	r0, r0, lr
 800152c:	9004      	str	r0, [sp, #16]
		accel_bias[2] += (int32_t) accel_temp[2];
 800152e:	9805      	ldr	r0, [sp, #20]
 8001530:	fa00 f08c 	sxtah	r0, r0, ip
 8001534:	9005      	str	r0, [sp, #20]
		gyro_bias[0] += (int32_t) gyro_temp[0];
 8001536:	9806      	ldr	r0, [sp, #24]
 8001538:	fa00 f181 	sxtah	r1, r0, r1
 800153c:	9106      	str	r1, [sp, #24]
		gyro_bias[1] += (int32_t) gyro_temp[1];
 800153e:	9907      	ldr	r1, [sp, #28]
 8001540:	fa01 f282 	sxtah	r2, r1, r2
 8001544:	9207      	str	r2, [sp, #28]
		gyro_bias[2] += (int32_t) gyro_temp[2];
 8001546:	9a08      	ldr	r2, [sp, #32]
 8001548:	fa02 f383 	sxtah	r3, r2, r3
 800154c:	9308      	str	r3, [sp, #32]
	for (ii = 0; ii < packet_count; ii++) {
 800154e:	3401      	adds	r4, #1
 8001550:	b2a4      	uxth	r4, r4
 8001552:	42ac      	cmp	r4, r5
 8001554:	d3b7      	bcc.n	80014c6 <calibrateMPU9250+0xf6>

	}
	accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 8001556:	9b03      	ldr	r3, [sp, #12]
 8001558:	fb93 f8f5 	sdiv	r8, r3, r5
	accel_bias[1] /= (int32_t) packet_count;
 800155c:	9b04      	ldr	r3, [sp, #16]
 800155e:	fb93 f4f5 	sdiv	r4, r3, r5
	accel_bias[2] /= (int32_t) packet_count;
 8001562:	9805      	ldr	r0, [sp, #20]
 8001564:	fb90 f0f5 	sdiv	r0, r0, r5
	gyro_bias[0] /= (int32_t) packet_count;
 8001568:	9906      	ldr	r1, [sp, #24]
 800156a:	fb91 f1f5 	sdiv	r1, r1, r5
	gyro_bias[1] /= (int32_t) packet_count;
 800156e:	9a07      	ldr	r2, [sp, #28]
 8001570:	fb92 f2f5 	sdiv	r2, r2, r5
	gyro_bias[2] /= (int32_t) packet_count;
 8001574:	9b08      	ldr	r3, [sp, #32]
 8001576:	fb93 f5f5 	sdiv	r5, r3, r5

	if (accel_bias[2] > 0L) {
 800157a:	2800      	cmp	r0, #0
 800157c:	dd4f      	ble.n	800161e <calibrateMPU9250+0x24e>
		accel_bias[2] -= (int32_t) accelsensitivity;
 800157e:	f5a0 4080 	sub.w	r0, r0, #16384	; 0x4000
 8001582:	9005      	str	r0, [sp, #20]
	else {
		accel_bias[2] += (int32_t) accelsensitivity;
	}

	// Construct the gyro biases for push to the hardware gyro bias registers, which are reset to zero upon device startup
	data[0] = (-gyro_bias[0] / 4 >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 8001584:	424b      	negs	r3, r1
 8001586:	2b00      	cmp	r3, #0
 8001588:	db4d      	blt.n	8001626 <calibrateMPU9250+0x256>
 800158a:	1098      	asrs	r0, r3, #2
 800158c:	129b      	asrs	r3, r3, #10
 800158e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	data[1] = (-gyro_bias[0] / 4) & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
 8001592:	f88d 0025 	strb.w	r0, [sp, #37]	; 0x25
	data[2] = (-gyro_bias[1] / 4 >> 8) & 0xFF;
 8001596:	4253      	negs	r3, r2
 8001598:	2b00      	cmp	r3, #0
 800159a:	db46      	blt.n	800162a <calibrateMPU9250+0x25a>
 800159c:	1098      	asrs	r0, r3, #2
 800159e:	129b      	asrs	r3, r3, #10
 80015a0:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
	data[3] = (-gyro_bias[1] / 4) & 0xFF;
 80015a4:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
	data[4] = (-gyro_bias[2] / 4 >> 8) & 0xFF;
 80015a8:	426b      	negs	r3, r5
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	db3f      	blt.n	800162e <calibrateMPU9250+0x25e>
 80015ae:	1098      	asrs	r0, r3, #2
 80015b0:	129b      	asrs	r3, r3, #10
 80015b2:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
	data[5] = (-gyro_bias[2] / 4) & 0xFF;
 80015b6:	f88d 0029 	strb.w	r0, [sp, #41]	; 0x29
	 writeByte(MPU9250_ADDRESS_TX, YG_OFFSET_H, data[2]);
	 writeByte(MPU9250_ADDRESS_TX, YG_OFFSET_L, data[3]);
	 writeByte(MPU9250_ADDRESS_TX, ZG_OFFSET_H, data[4]);
	 writeByte(MPU9250_ADDRESS_TX, ZG_OFFSET_L, data[5]);
	 */
	dest1[0] = (float) gyro_bias[0] / (float) gyrosensitivity; // construct gyro bias in deg/s for later manual subtraction
 80015ba:	ee07 1a90 	vmov	s15, r1
 80015be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015c2:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8001678 <calibrateMPU9250+0x2a8>
 80015c6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80015ca:	edc7 6a00 	vstr	s13, [r7]
	dest1[1] = (float) gyro_bias[1] / (float) gyrosensitivity;
 80015ce:	ee07 2a90 	vmov	s15, r2
 80015d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015d6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80015da:	edc7 6a01 	vstr	s13, [r7, #4]
	dest1[2] = (float) gyro_bias[2] / (float) gyrosensitivity;
 80015de:	ee07 5a90 	vmov	s15, r5
 80015e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015e6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80015ea:	edc7 6a02 	vstr	s13, [r7, #8]
	// non-zero values. In addition, bit 0 of the lower byte must be preserved since it is used for temperature
	// compensation calculations. Accelerometer bias registers expect bias input as 2048 LSB per g, so that
	// the accelerometer biases calculated above must be divided by 8.

	int32_t accel_bias_reg[3] = { 0, 0, 0 }; // A place to hold the factory accelerometer trim biases
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, XA_OFFSET_H, 2, &data[0]); // Read factory accelerometer trim values
 80015ee:	ad09      	add	r5, sp, #36	; 0x24
 80015f0:	9500      	str	r5, [sp, #0]
 80015f2:	2302      	movs	r3, #2
 80015f4:	2277      	movs	r2, #119	; 0x77
 80015f6:	21d1      	movs	r1, #209	; 0xd1
 80015f8:	20d0      	movs	r0, #208	; 0xd0
 80015fa:	f7ff fd15 	bl	8001028 <readBytes>
	accel_bias_reg[0] = (int16_t) ((int16_t) data[0] << 8) | data[1];
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, YA_OFFSET_H, 2, &data[0]);
 80015fe:	9500      	str	r5, [sp, #0]
 8001600:	2302      	movs	r3, #2
 8001602:	227a      	movs	r2, #122	; 0x7a
 8001604:	21d1      	movs	r1, #209	; 0xd1
 8001606:	20d0      	movs	r0, #208	; 0xd0
 8001608:	f7ff fd0e 	bl	8001028 <readBytes>
	accel_bias_reg[1] = (int16_t) ((int16_t) data[0] << 8) | data[1];
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, ZA_OFFSET_H, 2, &data[0]);
 800160c:	9500      	str	r5, [sp, #0]
 800160e:	2302      	movs	r3, #2
 8001610:	227d      	movs	r2, #125	; 0x7d
 8001612:	21d1      	movs	r1, #209	; 0xd1
 8001614:	20d0      	movs	r0, #208	; 0xd0
 8001616:	f7ff fd07 	bl	8001028 <readBytes>
	accel_bias_reg[2] = (int16_t) ((int16_t) data[0] << 8) | data[1];

	uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
	uint8_t mask_bit[3] = { 0, 0, 0 }; // Define array to hold mask bit for each accelerometer bias axis

	for (ii = 0; ii < 3; ii++) {
 800161a:	2300      	movs	r3, #0
 800161c:	e00b      	b.n	8001636 <calibrateMPU9250+0x266>
		accel_bias[2] += (int32_t) accelsensitivity;
 800161e:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 8001622:	9005      	str	r0, [sp, #20]
 8001624:	e7ae      	b.n	8001584 <calibrateMPU9250+0x1b4>
	data[0] = (-gyro_bias[0] / 4 >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 8001626:	3303      	adds	r3, #3
 8001628:	e7af      	b.n	800158a <calibrateMPU9250+0x1ba>
	data[2] = (-gyro_bias[1] / 4 >> 8) & 0xFF;
 800162a:	3303      	adds	r3, #3
 800162c:	e7b6      	b.n	800159c <calibrateMPU9250+0x1cc>
	data[4] = (-gyro_bias[2] / 4 >> 8) & 0xFF;
 800162e:	3303      	adds	r3, #3
 8001630:	e7bd      	b.n	80015ae <calibrateMPU9250+0x1de>
	for (ii = 0; ii < 3; ii++) {
 8001632:	3301      	adds	r3, #1
 8001634:	b29b      	uxth	r3, r3
 8001636:	2b02      	cmp	r3, #2
 8001638:	d9fb      	bls.n	8001632 <calibrateMPU9250+0x262>
	 writeByte(MPU9250_ADDRESS_TX, YA_OFFSET_L, data[3]);
	 writeByte(MPU9250_ADDRESS_TX, ZA_OFFSET_H, data[4]);
	 writeByte(MPU9250_ADDRESS_TX, ZA_OFFSET_L, data[5]);
	 */
	// Output scaled accelerometer biases for manual subtraction in the main program
	dest2[0] = (float) accel_bias[0] / (float) accelsensitivity;
 800163a:	ee07 8a90 	vmov	s15, r8
 800163e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001642:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800167c <calibrateMPU9250+0x2ac>
 8001646:	ee67 7a87 	vmul.f32	s15, s15, s14
 800164a:	edc6 7a00 	vstr	s15, [r6]
	dest2[1] = (float) accel_bias[1] / (float) accelsensitivity;
 800164e:	ee07 4a90 	vmov	s15, r4
 8001652:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001656:	ee67 7a87 	vmul.f32	s15, s15, s14
 800165a:	edc6 7a01 	vstr	s15, [r6, #4]
	dest2[2] = (float) accel_bias[2] / (float) accelsensitivity;
 800165e:	eddd 7a05 	vldr	s15, [sp, #20]
 8001662:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001666:	ee67 7a87 	vmul.f32	s15, s15, s14
 800166a:	edc6 7a02 	vstr	s15, [r6, #8]
}
 800166e:	b00c      	add	sp, #48	; 0x30
 8001670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001674:	aaaaaaab 	.word	0xaaaaaaab
 8001678:	43030000 	.word	0x43030000
 800167c:	38800000 	.word	0x38800000

08001680 <MPU9250SelfTest>:

// Accelerometer and gyroscope self test; check calibration wrt factory settings
void MPU9250SelfTest(float * destination) // Should return percent deviation from factory trim values, +/- 14 or less deviation is a pass
		{
 8001680:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001684:	ed2d 8b08 	vpush	{d8-d11}
 8001688:	b093      	sub	sp, #76	; 0x4c
 800168a:	4605      	mov	r5, r0
	uint8_t rawData[6] = { 0, 0, 0, 0, 0, 0 };
 800168c:	2400      	movs	r4, #0
 800168e:	9410      	str	r4, [sp, #64]	; 0x40
 8001690:	f8ad 4044 	strh.w	r4, [sp, #68]	; 0x44
	uint8_t selfTest[6];
	int16_t gAvg[3], aAvg[3], aSTAvg[3], gSTAvg[3];
	float factoryTrim[6];
	uint8_t FS = 0;

	writeByte(MPU9250_ADDRESS_TX, SMPLRT_DIV, 0x00); // Set gyro sample rate to 1 kHz
 8001694:	4622      	mov	r2, r4
 8001696:	2119      	movs	r1, #25
 8001698:	20d0      	movs	r0, #208	; 0xd0
 800169a:	f7ff fc6b 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, CONFIG, 0x02); // Set gyro sample rate to 1 kHz and DLPF to 92 Hz
 800169e:	2202      	movs	r2, #2
 80016a0:	211a      	movs	r1, #26
 80016a2:	20d0      	movs	r0, #208	; 0xd0
 80016a4:	f7ff fc66 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, 1 << FS); // Set full scale range for the gyro to 250 dps
 80016a8:	2201      	movs	r2, #1
 80016aa:	211b      	movs	r1, #27
 80016ac:	20d0      	movs	r0, #208	; 0xd0
 80016ae:	f7ff fc61 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG2, 0x02); // Set accelerometer rate to 1 kHz and bandwidth to 92 Hz
 80016b2:	2202      	movs	r2, #2
 80016b4:	211d      	movs	r1, #29
 80016b6:	20d0      	movs	r0, #208	; 0xd0
 80016b8:	f7ff fc5c 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, 1 << FS); // Set full scale range for the accelerometer to 2 g
 80016bc:	2201      	movs	r2, #1
 80016be:	211c      	movs	r1, #28
 80016c0:	20d0      	movs	r0, #208	; 0xd0
 80016c2:	f7ff fc57 	bl	8000f74 <writeByte>

	for (int ii = 0; ii < 200; ii++) { // get average current values of gyro and acclerometer
 80016c6:	e051      	b.n	800176c <MPU9250SelfTest+0xec>

		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, ACCEL_XOUT_H, 6,
 80016c8:	ae10      	add	r6, sp, #64	; 0x40
 80016ca:	9600      	str	r6, [sp, #0]
 80016cc:	2306      	movs	r3, #6
 80016ce:	223b      	movs	r2, #59	; 0x3b
 80016d0:	21d1      	movs	r1, #209	; 0xd1
 80016d2:	20d0      	movs	r0, #208	; 0xd0
 80016d4:	f7ff fca8 	bl	8001028 <readBytes>
				&rawData[0]); // Read the six raw data registers into data array
		aAvg[0] += (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 80016d8:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 80016dc:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 80016e0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80016e4:	f8bd 2030 	ldrh.w	r2, [sp, #48]	; 0x30
 80016e8:	4413      	add	r3, r2
 80016ea:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		aAvg[1] += (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 80016ee:	f89d 2042 	ldrb.w	r2, [sp, #66]	; 0x42
 80016f2:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 80016f6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80016fa:	f8bd 2032 	ldrh.w	r2, [sp, #50]	; 0x32
 80016fe:	4413      	add	r3, r2
 8001700:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		aAvg[2] += (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 8001704:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8001708:	f89d 3045 	ldrb.w	r3, [sp, #69]	; 0x45
 800170c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001710:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 8001714:	4413      	add	r3, r2
 8001716:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34

		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, GYRO_XOUT_H, 6,
 800171a:	9600      	str	r6, [sp, #0]
 800171c:	2306      	movs	r3, #6
 800171e:	2243      	movs	r2, #67	; 0x43
 8001720:	21d1      	movs	r1, #209	; 0xd1
 8001722:	20d0      	movs	r0, #208	; 0xd0
 8001724:	f7ff fc80 	bl	8001028 <readBytes>
				&rawData[0]); // Read the six raw data registers sequentially into data array
		gAvg[0] += (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 8001728:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 800172c:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 8001730:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001734:	f8bd 2038 	ldrh.w	r2, [sp, #56]	; 0x38
 8001738:	4413      	add	r3, r2
 800173a:	f8ad 3038 	strh.w	r3, [sp, #56]	; 0x38
		gAvg[1] += (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 800173e:	f89d 2042 	ldrb.w	r2, [sp, #66]	; 0x42
 8001742:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 8001746:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800174a:	f8bd 203a 	ldrh.w	r2, [sp, #58]	; 0x3a
 800174e:	4413      	add	r3, r2
 8001750:	f8ad 303a 	strh.w	r3, [sp, #58]	; 0x3a
		gAvg[2] += (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 8001754:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8001758:	f89d 3045 	ldrb.w	r3, [sp, #69]	; 0x45
 800175c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001760:	f8bd 203c 	ldrh.w	r2, [sp, #60]	; 0x3c
 8001764:	4413      	add	r3, r2
 8001766:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
	for (int ii = 0; ii < 200; ii++) { // get average current values of gyro and acclerometer
 800176a:	3401      	adds	r4, #1
 800176c:	2cc7      	cmp	r4, #199	; 0xc7
 800176e:	ddab      	ble.n	80016c8 <MPU9250SelfTest+0x48>
	}

	for (int ii = 0; ii < 3; ii++) { // Get average of 200 values and store as average current readings
 8001770:	2400      	movs	r4, #0
 8001772:	e016      	b.n	80017a2 <MPU9250SelfTest+0x122>
		aAvg[ii] /= 200;
 8001774:	ab12      	add	r3, sp, #72	; 0x48
 8001776:	eb03 0144 	add.w	r1, r3, r4, lsl #1
 800177a:	f931 2c18 	ldrsh.w	r2, [r1, #-24]
 800177e:	48c0      	ldr	r0, [pc, #768]	; (8001a80 <MPU9250SelfTest+0x400>)
 8001780:	fb80 6302 	smull	r6, r3, r0, r2
 8001784:	17d2      	asrs	r2, r2, #31
 8001786:	ebc2 12a3 	rsb	r2, r2, r3, asr #6
 800178a:	f821 2c18 	strh.w	r2, [r1, #-24]
		gAvg[ii] /= 200;
 800178e:	f931 3c10 	ldrsh.w	r3, [r1, #-16]
 8001792:	fb80 2003 	smull	r2, r0, r0, r3
 8001796:	17db      	asrs	r3, r3, #31
 8001798:	ebc3 13a0 	rsb	r3, r3, r0, asr #6
 800179c:	f821 3c10 	strh.w	r3, [r1, #-16]
	for (int ii = 0; ii < 3; ii++) { // Get average of 200 values and store as average current readings
 80017a0:	3401      	adds	r4, #1
 80017a2:	2c02      	cmp	r4, #2
 80017a4:	dde6      	ble.n	8001774 <MPU9250SelfTest+0xf4>
	}

	// Configure the accelerometer for self-test
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, 0xE0); // Enable self test on all three axes and set accelerometer range to +/- 2 g
 80017a6:	22e0      	movs	r2, #224	; 0xe0
 80017a8:	211c      	movs	r1, #28
 80017aa:	20d0      	movs	r0, #208	; 0xd0
 80017ac:	f7ff fbe2 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, 0xE0); // Enable self test on all three axes and set gyro range to +/- 250 degrees/s
 80017b0:	22e0      	movs	r2, #224	; 0xe0
 80017b2:	211b      	movs	r1, #27
 80017b4:	20d0      	movs	r0, #208	; 0xd0
 80017b6:	f7ff fbdd 	bl	8000f74 <writeByte>
	HAL_Delay(25); // Delay a while to let the device stabilize
 80017ba:	2019      	movs	r0, #25
 80017bc:	f000 ffee 	bl	800279c <HAL_Delay>

	for (int ii = 0; ii < 200; ii++) { // get average self-test values of gyro and acclerometer
 80017c0:	2400      	movs	r4, #0
 80017c2:	e051      	b.n	8001868 <MPU9250SelfTest+0x1e8>

		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, ACCEL_XOUT_H, 6,
 80017c4:	ae10      	add	r6, sp, #64	; 0x40
 80017c6:	9600      	str	r6, [sp, #0]
 80017c8:	2306      	movs	r3, #6
 80017ca:	223b      	movs	r2, #59	; 0x3b
 80017cc:	21d1      	movs	r1, #209	; 0xd1
 80017ce:	20d0      	movs	r0, #208	; 0xd0
 80017d0:	f7ff fc2a 	bl	8001028 <readBytes>
				&rawData[0]); // Read the six raw data registers into data array
		aSTAvg[0] += (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 80017d4:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 80017d8:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 80017dc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80017e0:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
 80017e4:	4413      	add	r3, r2
 80017e6:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
		aSTAvg[1] += (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 80017ea:	f89d 2042 	ldrb.w	r2, [sp, #66]	; 0x42
 80017ee:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 80017f2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80017f6:	f8bd 202a 	ldrh.w	r2, [sp, #42]	; 0x2a
 80017fa:	4413      	add	r3, r2
 80017fc:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
		aSTAvg[2] += (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 8001800:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8001804:	f89d 3045 	ldrb.w	r3, [sp, #69]	; 0x45
 8001808:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800180c:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
 8001810:	4413      	add	r3, r2
 8001812:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c

		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, GYRO_XOUT_H, 6,
 8001816:	9600      	str	r6, [sp, #0]
 8001818:	2306      	movs	r3, #6
 800181a:	2243      	movs	r2, #67	; 0x43
 800181c:	21d1      	movs	r1, #209	; 0xd1
 800181e:	20d0      	movs	r0, #208	; 0xd0
 8001820:	f7ff fc02 	bl	8001028 <readBytes>
				&rawData[0]); // Read the six raw data registers sequentially into data array
		gSTAvg[0] += (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 8001824:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 8001828:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 800182c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001830:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8001834:	4413      	add	r3, r2
 8001836:	f8ad 3020 	strh.w	r3, [sp, #32]
		gSTAvg[1] += (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 800183a:	f89d 2042 	ldrb.w	r2, [sp, #66]	; 0x42
 800183e:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 8001842:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001846:	f8bd 2022 	ldrh.w	r2, [sp, #34]	; 0x22
 800184a:	4413      	add	r3, r2
 800184c:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
		gSTAvg[2] += (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 8001850:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8001854:	f89d 3045 	ldrb.w	r3, [sp, #69]	; 0x45
 8001858:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800185c:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8001860:	4413      	add	r3, r2
 8001862:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	for (int ii = 0; ii < 200; ii++) { // get average self-test values of gyro and acclerometer
 8001866:	3401      	adds	r4, #1
 8001868:	2cc7      	cmp	r4, #199	; 0xc7
 800186a:	ddab      	ble.n	80017c4 <MPU9250SelfTest+0x144>
	}

	for (int ii = 0; ii < 3; ii++) { // Get average of 200 values and store as average self-test readings
 800186c:	2400      	movs	r4, #0
 800186e:	e016      	b.n	800189e <MPU9250SelfTest+0x21e>
		aSTAvg[ii] /= 200;
 8001870:	ab12      	add	r3, sp, #72	; 0x48
 8001872:	eb03 0144 	add.w	r1, r3, r4, lsl #1
 8001876:	f931 2c20 	ldrsh.w	r2, [r1, #-32]
 800187a:	4881      	ldr	r0, [pc, #516]	; (8001a80 <MPU9250SelfTest+0x400>)
 800187c:	fb80 6302 	smull	r6, r3, r0, r2
 8001880:	17d2      	asrs	r2, r2, #31
 8001882:	ebc2 12a3 	rsb	r2, r2, r3, asr #6
 8001886:	f821 2c20 	strh.w	r2, [r1, #-32]
		gSTAvg[ii] /= 200;
 800188a:	f931 3c28 	ldrsh.w	r3, [r1, #-40]
 800188e:	fb80 2003 	smull	r2, r0, r0, r3
 8001892:	17db      	asrs	r3, r3, #31
 8001894:	ebc3 13a0 	rsb	r3, r3, r0, asr #6
 8001898:	f821 3c28 	strh.w	r3, [r1, #-40]
	for (int ii = 0; ii < 3; ii++) { // Get average of 200 values and store as average self-test readings
 800189c:	3401      	adds	r4, #1
 800189e:	2c02      	cmp	r4, #2
 80018a0:	dde6      	ble.n	8001870 <MPU9250SelfTest+0x1f0>
	}

	// Configure the gyro and accelerometer for normal operation
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, 0x00);
 80018a2:	2200      	movs	r2, #0
 80018a4:	211c      	movs	r1, #28
 80018a6:	20d0      	movs	r0, #208	; 0xd0
 80018a8:	f7ff fb64 	bl	8000f74 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, 0x00);
 80018ac:	2200      	movs	r2, #0
 80018ae:	211b      	movs	r1, #27
 80018b0:	20d0      	movs	r0, #208	; 0xd0
 80018b2:	f7ff fb5f 	bl	8000f74 <writeByte>
	HAL_Delay(25); // Delay a while to let the device stabilize
 80018b6:	2019      	movs	r0, #25
 80018b8:	f000 ff70 	bl	800279c <HAL_Delay>

	// Retrieve accelerometer and gyro factory Self-Test Code from USR_Reg
	selfTest[0] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 80018bc:	220d      	movs	r2, #13
 80018be:	21d1      	movs	r1, #209	; 0xd1
 80018c0:	20d0      	movs	r0, #208	; 0xd0
 80018c2:	f7ff fb6b 	bl	8000f9c <readByte>
 80018c6:	ee08 0a10 	vmov	s16, r0
	SELF_TEST_X_ACCEL); // X-axis accel self-test results
	selfTest[1] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 80018ca:	220e      	movs	r2, #14
 80018cc:	21d1      	movs	r1, #209	; 0xd1
 80018ce:	20d0      	movs	r0, #208	; 0xd0
 80018d0:	f7ff fb64 	bl	8000f9c <readByte>
 80018d4:	ee0b 0a10 	vmov	s22, r0
	SELF_TEST_Y_ACCEL); // Y-axis accel self-test results
	selfTest[2] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 80018d8:	220f      	movs	r2, #15
 80018da:	21d1      	movs	r1, #209	; 0xd1
 80018dc:	20d0      	movs	r0, #208	; 0xd0
 80018de:	f7ff fb5d 	bl	8000f9c <readByte>
 80018e2:	ee0a 0a90 	vmov	s21, r0
	SELF_TEST_Z_ACCEL); // Z-axis accel self-test results
	selfTest[3] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 80018e6:	2200      	movs	r2, #0
 80018e8:	21d1      	movs	r1, #209	; 0xd1
 80018ea:	20d0      	movs	r0, #208	; 0xd0
 80018ec:	f7ff fb56 	bl	8000f9c <readByte>
 80018f0:	ee0a 0a10 	vmov	s20, r0
	SELF_TEST_X_GYRO); // X-axis gyro self-test results
	selfTest[4] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 80018f4:	2201      	movs	r2, #1
 80018f6:	21d1      	movs	r1, #209	; 0xd1
 80018f8:	20d0      	movs	r0, #208	; 0xd0
 80018fa:	f7ff fb4f 	bl	8000f9c <readByte>
 80018fe:	ee09 0a90 	vmov	s19, r0
	SELF_TEST_Y_GYRO); // Y-axis gyro self-test results
	selfTest[5] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 8001902:	2202      	movs	r2, #2
 8001904:	21d1      	movs	r1, #209	; 0xd1
 8001906:	20d0      	movs	r0, #208	; 0xd0
 8001908:	f7ff fb48 	bl	8000f9c <readByte>
 800190c:	ee09 0a10 	vmov	s18, r0
	SELF_TEST_Z_GYRO); // Z-axis gyro self-test results

	// Retrieve factory self-test value from self-test code reads
	factoryTrim[0] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[0] - 1.0))); // FT[Xa] factory trim calculation
 8001910:	eef8 7a48 	vcvt.f32.u32	s15, s16
 8001914:	ee17 0a90 	vmov	r0, s15
 8001918:	f7fe fdc6 	bl	80004a8 <__aeabi_f2d>
 800191c:	2200      	movs	r2, #0
 800191e:	4b59      	ldr	r3, [pc, #356]	; (8001a84 <MPU9250SelfTest+0x404>)
 8001920:	f7fe fc62 	bl	80001e8 <__aeabi_dsub>
 8001924:	ed9f 8b52 	vldr	d8, [pc, #328]	; 8001a70 <MPU9250SelfTest+0x3f0>
 8001928:	ec41 0b11 	vmov	d1, r0, r1
 800192c:	eeb0 0a48 	vmov.f32	s0, s16
 8001930:	eef0 0a68 	vmov.f32	s1, s17
 8001934:	f006 f888 	bl	8007a48 <pow>
 8001938:	a34f      	add	r3, pc, #316	; (adr r3, 8001a78 <MPU9250SelfTest+0x3f8>)
 800193a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193e:	ec51 0b10 	vmov	r0, r1, d0
 8001942:	f7fe fe09 	bl	8000558 <__aeabi_dmul>
 8001946:	f7ff f819 	bl	800097c <__aeabi_d2f>
	factoryTrim[0] = (float) (2620 / 1 << FS)
 800194a:	9002      	str	r0, [sp, #8]
	factoryTrim[1] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[1] - 1.0))); // FT[Ya] factory trim calculation
 800194c:	eef8 7a4b 	vcvt.f32.u32	s15, s22
 8001950:	ee17 0a90 	vmov	r0, s15
 8001954:	f7fe fda8 	bl	80004a8 <__aeabi_f2d>
 8001958:	2200      	movs	r2, #0
 800195a:	4b4a      	ldr	r3, [pc, #296]	; (8001a84 <MPU9250SelfTest+0x404>)
 800195c:	f7fe fc44 	bl	80001e8 <__aeabi_dsub>
 8001960:	ec41 0b11 	vmov	d1, r0, r1
 8001964:	eeb0 0a48 	vmov.f32	s0, s16
 8001968:	eef0 0a68 	vmov.f32	s1, s17
 800196c:	f006 f86c 	bl	8007a48 <pow>
 8001970:	a341      	add	r3, pc, #260	; (adr r3, 8001a78 <MPU9250SelfTest+0x3f8>)
 8001972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001976:	ec51 0b10 	vmov	r0, r1, d0
 800197a:	f7fe fded 	bl	8000558 <__aeabi_dmul>
 800197e:	f7fe fffd 	bl	800097c <__aeabi_d2f>
	factoryTrim[1] = (float) (2620 / 1 << FS)
 8001982:	9003      	str	r0, [sp, #12]
	factoryTrim[2] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[2] - 1.0))); // FT[Za] factory trim calculation
 8001984:	eef8 7a6a 	vcvt.f32.u32	s15, s21
 8001988:	ee17 0a90 	vmov	r0, s15
 800198c:	f7fe fd8c 	bl	80004a8 <__aeabi_f2d>
 8001990:	2200      	movs	r2, #0
 8001992:	4b3c      	ldr	r3, [pc, #240]	; (8001a84 <MPU9250SelfTest+0x404>)
 8001994:	f7fe fc28 	bl	80001e8 <__aeabi_dsub>
 8001998:	ec41 0b11 	vmov	d1, r0, r1
 800199c:	eeb0 0a48 	vmov.f32	s0, s16
 80019a0:	eef0 0a68 	vmov.f32	s1, s17
 80019a4:	f006 f850 	bl	8007a48 <pow>
 80019a8:	a333      	add	r3, pc, #204	; (adr r3, 8001a78 <MPU9250SelfTest+0x3f8>)
 80019aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ae:	ec51 0b10 	vmov	r0, r1, d0
 80019b2:	f7fe fdd1 	bl	8000558 <__aeabi_dmul>
 80019b6:	f7fe ffe1 	bl	800097c <__aeabi_d2f>
	factoryTrim[2] = (float) (2620 / 1 << FS)
 80019ba:	9004      	str	r0, [sp, #16]
	factoryTrim[3] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[3] - 1.0))); // FT[Xg] factory trim calculation
 80019bc:	eef8 7a4a 	vcvt.f32.u32	s15, s20
 80019c0:	ee17 0a90 	vmov	r0, s15
 80019c4:	f7fe fd70 	bl	80004a8 <__aeabi_f2d>
 80019c8:	2200      	movs	r2, #0
 80019ca:	4b2e      	ldr	r3, [pc, #184]	; (8001a84 <MPU9250SelfTest+0x404>)
 80019cc:	f7fe fc0c 	bl	80001e8 <__aeabi_dsub>
 80019d0:	ec41 0b11 	vmov	d1, r0, r1
 80019d4:	eeb0 0a48 	vmov.f32	s0, s16
 80019d8:	eef0 0a68 	vmov.f32	s1, s17
 80019dc:	f006 f834 	bl	8007a48 <pow>
 80019e0:	a325      	add	r3, pc, #148	; (adr r3, 8001a78 <MPU9250SelfTest+0x3f8>)
 80019e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e6:	ec51 0b10 	vmov	r0, r1, d0
 80019ea:	f7fe fdb5 	bl	8000558 <__aeabi_dmul>
 80019ee:	f7fe ffc5 	bl	800097c <__aeabi_d2f>
	factoryTrim[3] = (float) (2620 / 1 << FS)
 80019f2:	9005      	str	r0, [sp, #20]
	factoryTrim[4] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[4] - 1.0))); // FT[Yg] factory trim calculation
 80019f4:	eef8 7a69 	vcvt.f32.u32	s15, s19
 80019f8:	ee17 0a90 	vmov	r0, s15
 80019fc:	f7fe fd54 	bl	80004a8 <__aeabi_f2d>
 8001a00:	2200      	movs	r2, #0
 8001a02:	4b20      	ldr	r3, [pc, #128]	; (8001a84 <MPU9250SelfTest+0x404>)
 8001a04:	f7fe fbf0 	bl	80001e8 <__aeabi_dsub>
 8001a08:	ec41 0b11 	vmov	d1, r0, r1
 8001a0c:	eeb0 0a48 	vmov.f32	s0, s16
 8001a10:	eef0 0a68 	vmov.f32	s1, s17
 8001a14:	f006 f818 	bl	8007a48 <pow>
 8001a18:	a317      	add	r3, pc, #92	; (adr r3, 8001a78 <MPU9250SelfTest+0x3f8>)
 8001a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a1e:	ec51 0b10 	vmov	r0, r1, d0
 8001a22:	f7fe fd99 	bl	8000558 <__aeabi_dmul>
 8001a26:	f7fe ffa9 	bl	800097c <__aeabi_d2f>
	factoryTrim[4] = (float) (2620 / 1 << FS)
 8001a2a:	9006      	str	r0, [sp, #24]
	factoryTrim[5] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[5] - 1.0))); // FT[Zg] factory trim calculation
 8001a2c:	eef8 7a49 	vcvt.f32.u32	s15, s18
 8001a30:	ee17 0a90 	vmov	r0, s15
 8001a34:	f7fe fd38 	bl	80004a8 <__aeabi_f2d>
 8001a38:	2200      	movs	r2, #0
 8001a3a:	4b12      	ldr	r3, [pc, #72]	; (8001a84 <MPU9250SelfTest+0x404>)
 8001a3c:	f7fe fbd4 	bl	80001e8 <__aeabi_dsub>
 8001a40:	ec41 0b11 	vmov	d1, r0, r1
 8001a44:	eeb0 0a48 	vmov.f32	s0, s16
 8001a48:	eef0 0a68 	vmov.f32	s1, s17
 8001a4c:	f005 fffc 	bl	8007a48 <pow>
 8001a50:	a309      	add	r3, pc, #36	; (adr r3, 8001a78 <MPU9250SelfTest+0x3f8>)
 8001a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a56:	ec51 0b10 	vmov	r0, r1, d0
 8001a5a:	f7fe fd7d 	bl	8000558 <__aeabi_dmul>
 8001a5e:	f7fe ff8d 	bl	800097c <__aeabi_d2f>
	factoryTrim[5] = (float) (2620 / 1 << FS)
 8001a62:	9007      	str	r0, [sp, #28]

	// Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Response
	// To get percent, must multiply by 100
	for (int i = 0; i < 3; i++) {
 8001a64:	f04f 0800 	mov.w	r8, #0
 8001a68:	e05f      	b.n	8001b2a <MPU9250SelfTest+0x4aa>
 8001a6a:	bf00      	nop
 8001a6c:	f3af 8000 	nop.w
 8001a70:	c28f5c29 	.word	0xc28f5c29
 8001a74:	3ff028f5 	.word	0x3ff028f5
 8001a78:	00000000 	.word	0x00000000
 8001a7c:	40a47800 	.word	0x40a47800
 8001a80:	51eb851f 	.word	0x51eb851f
 8001a84:	3ff00000 	.word	0x3ff00000
		destination[i] = 100.0 * ((float) (aSTAvg[i] - aAvg[i]))
 8001a88:	ab12      	add	r3, sp, #72	; 0x48
 8001a8a:	eb03 0448 	add.w	r4, r3, r8, lsl #1
 8001a8e:	f934 0c20 	ldrsh.w	r0, [r4, #-32]
 8001a92:	f934 3c18 	ldrsh.w	r3, [r4, #-24]
 8001a96:	1ac0      	subs	r0, r0, r3
 8001a98:	ee07 0a90 	vmov	s15, r0
 8001a9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aa0:	ee17 0a90 	vmov	r0, s15
 8001aa4:	f7fe fd00 	bl	80004a8 <__aeabi_f2d>
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	4b24      	ldr	r3, [pc, #144]	; (8001b3c <MPU9250SelfTest+0x4bc>)
 8001aac:	f7fe fd54 	bl	8000558 <__aeabi_dmul>
 8001ab0:	4606      	mov	r6, r0
 8001ab2:	460f      	mov	r7, r1
				/ factoryTrim[i]; // Report percent differences
 8001ab4:	ea4f 0988 	mov.w	r9, r8, lsl #2
 8001ab8:	ab12      	add	r3, sp, #72	; 0x48
 8001aba:	444b      	add	r3, r9
 8001abc:	f853 0c40 	ldr.w	r0, [r3, #-64]
 8001ac0:	f7fe fcf2 	bl	80004a8 <__aeabi_f2d>
		destination[i] = 100.0 * ((float) (aSTAvg[i] - aAvg[i]))
 8001ac4:	44a9      	add	r9, r5
				/ factoryTrim[i]; // Report percent differences
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4630      	mov	r0, r6
 8001acc:	4639      	mov	r1, r7
 8001ace:	f7fe fe6d 	bl	80007ac <__aeabi_ddiv>
 8001ad2:	f7fe ff53 	bl	800097c <__aeabi_d2f>
		destination[i] = 100.0 * ((float) (aSTAvg[i] - aAvg[i]))
 8001ad6:	f8c9 0000 	str.w	r0, [r9]
		destination[i + 3] = 100.0 * ((float) (gSTAvg[i] - gAvg[i]))
 8001ada:	f934 0c28 	ldrsh.w	r0, [r4, #-40]
 8001ade:	f934 3c10 	ldrsh.w	r3, [r4, #-16]
 8001ae2:	1ac0      	subs	r0, r0, r3
 8001ae4:	ee07 0a90 	vmov	s15, r0
 8001ae8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aec:	ee17 0a90 	vmov	r0, s15
 8001af0:	f7fe fcda 	bl	80004a8 <__aeabi_f2d>
 8001af4:	2200      	movs	r2, #0
 8001af6:	4b11      	ldr	r3, [pc, #68]	; (8001b3c <MPU9250SelfTest+0x4bc>)
 8001af8:	f7fe fd2e 	bl	8000558 <__aeabi_dmul>
 8001afc:	4606      	mov	r6, r0
 8001afe:	460f      	mov	r7, r1
				/ factoryTrim[i + 3]; // Report percent differences
 8001b00:	f108 0403 	add.w	r4, r8, #3
 8001b04:	00a4      	lsls	r4, r4, #2
 8001b06:	ab12      	add	r3, sp, #72	; 0x48
 8001b08:	4423      	add	r3, r4
 8001b0a:	f853 0c40 	ldr.w	r0, [r3, #-64]
 8001b0e:	f7fe fccb 	bl	80004a8 <__aeabi_f2d>
		destination[i + 3] = 100.0 * ((float) (gSTAvg[i] - gAvg[i]))
 8001b12:	442c      	add	r4, r5
				/ factoryTrim[i + 3]; // Report percent differences
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	4630      	mov	r0, r6
 8001b1a:	4639      	mov	r1, r7
 8001b1c:	f7fe fe46 	bl	80007ac <__aeabi_ddiv>
 8001b20:	f7fe ff2c 	bl	800097c <__aeabi_d2f>
		destination[i + 3] = 100.0 * ((float) (gSTAvg[i] - gAvg[i]))
 8001b24:	6020      	str	r0, [r4, #0]
	for (int i = 0; i < 3; i++) {
 8001b26:	f108 0801 	add.w	r8, r8, #1
 8001b2a:	f1b8 0f02 	cmp.w	r8, #2
 8001b2e:	ddab      	ble.n	8001a88 <MPU9250SelfTest+0x408>
	}

}
 8001b30:	b013      	add	sp, #76	; 0x4c
 8001b32:	ecbd 8b08 	vpop	{d8-d11}
 8001b36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40590000 	.word	0x40590000

08001b40 <imu_calibrate>:
IMU_StatusTypeDef imu_calibrate() {
 8001b40:	b538      	push	{r3, r4, r5, lr}
	resetMPU9250();
 8001b42:	f7ff fb67 	bl	8001214 <resetMPU9250>
	MPU9250SelfTest(SelfTest); // Start by performing self test and reporting values
 8001b46:	4c53      	ldr	r4, [pc, #332]	; (8001c94 <imu_calibrate+0x154>)
 8001b48:	4620      	mov	r0, r4
 8001b4a:	f7ff fd99 	bl	8001680 <MPU9250SelfTest>
	printf(	"x-axis self test: acceleration trim within : %f of factory value\n\r", SelfTest[0]);
 8001b4e:	6820      	ldr	r0, [r4, #0]
 8001b50:	f7fe fcaa 	bl	80004a8 <__aeabi_f2d>
 8001b54:	4602      	mov	r2, r0
 8001b56:	460b      	mov	r3, r1
 8001b58:	484f      	ldr	r0, [pc, #316]	; (8001c98 <imu_calibrate+0x158>)
 8001b5a:	f003 ffeb 	bl	8005b34 <iprintf>
	printf(
 8001b5e:	6860      	ldr	r0, [r4, #4]
 8001b60:	f7fe fca2 	bl	80004a8 <__aeabi_f2d>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	484c      	ldr	r0, [pc, #304]	; (8001c9c <imu_calibrate+0x15c>)
 8001b6a:	f003 ffe3 	bl	8005b34 <iprintf>
	printf(
 8001b6e:	68a0      	ldr	r0, [r4, #8]
 8001b70:	f7fe fc9a 	bl	80004a8 <__aeabi_f2d>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4849      	ldr	r0, [pc, #292]	; (8001ca0 <imu_calibrate+0x160>)
 8001b7a:	f003 ffdb 	bl	8005b34 <iprintf>
	printf("x-axis self test: gyration trim within : %f  of factory value\n\r",
 8001b7e:	68e0      	ldr	r0, [r4, #12]
 8001b80:	f7fe fc92 	bl	80004a8 <__aeabi_f2d>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	4846      	ldr	r0, [pc, #280]	; (8001ca4 <imu_calibrate+0x164>)
 8001b8a:	f003 ffd3 	bl	8005b34 <iprintf>
	printf("y-axis self test: gyration trim within : %f  of factory value\n\r",
 8001b8e:	6920      	ldr	r0, [r4, #16]
 8001b90:	f7fe fc8a 	bl	80004a8 <__aeabi_f2d>
 8001b94:	4602      	mov	r2, r0
 8001b96:	460b      	mov	r3, r1
 8001b98:	4843      	ldr	r0, [pc, #268]	; (8001ca8 <imu_calibrate+0x168>)
 8001b9a:	f003 ffcb 	bl	8005b34 <iprintf>
	printf("z-axis self test: gyration trim within : %f  of factory value\n\r",
 8001b9e:	6960      	ldr	r0, [r4, #20]
 8001ba0:	f7fe fc82 	bl	80004a8 <__aeabi_f2d>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	4840      	ldr	r0, [pc, #256]	; (8001cac <imu_calibrate+0x16c>)
 8001baa:	f003 ffc3 	bl	8005b34 <iprintf>
	calibrateMPU9250(gyroBias, accelBias); // Calibrate gyro and accelerometers, load biases in bias registers
 8001bae:	4c40      	ldr	r4, [pc, #256]	; (8001cb0 <imu_calibrate+0x170>)
 8001bb0:	4d40      	ldr	r5, [pc, #256]	; (8001cb4 <imu_calibrate+0x174>)
 8001bb2:	4621      	mov	r1, r4
 8001bb4:	4628      	mov	r0, r5
 8001bb6:	f7ff fc0b 	bl	80013d0 <calibrateMPU9250>
	printf("x gyro bias = %f\n\r", gyroBias[0]);
 8001bba:	6828      	ldr	r0, [r5, #0]
 8001bbc:	f7fe fc74 	bl	80004a8 <__aeabi_f2d>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	483c      	ldr	r0, [pc, #240]	; (8001cb8 <imu_calibrate+0x178>)
 8001bc6:	f003 ffb5 	bl	8005b34 <iprintf>
	printf("y gyro bias = %f\n\r", gyroBias[1]);
 8001bca:	6868      	ldr	r0, [r5, #4]
 8001bcc:	f7fe fc6c 	bl	80004a8 <__aeabi_f2d>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	4839      	ldr	r0, [pc, #228]	; (8001cbc <imu_calibrate+0x17c>)
 8001bd6:	f003 ffad 	bl	8005b34 <iprintf>
	printf("z gyro bias = %f\n\r", gyroBias[2]);
 8001bda:	68a8      	ldr	r0, [r5, #8]
 8001bdc:	f7fe fc64 	bl	80004a8 <__aeabi_f2d>
 8001be0:	4602      	mov	r2, r0
 8001be2:	460b      	mov	r3, r1
 8001be4:	4836      	ldr	r0, [pc, #216]	; (8001cc0 <imu_calibrate+0x180>)
 8001be6:	f003 ffa5 	bl	8005b34 <iprintf>
	printf("x accel bias = %f\n\r", accelBias[0]);
 8001bea:	6820      	ldr	r0, [r4, #0]
 8001bec:	f7fe fc5c 	bl	80004a8 <__aeabi_f2d>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4833      	ldr	r0, [pc, #204]	; (8001cc4 <imu_calibrate+0x184>)
 8001bf6:	f003 ff9d 	bl	8005b34 <iprintf>
	printf("y accel bias = %f\n\r", accelBias[1]);
 8001bfa:	6860      	ldr	r0, [r4, #4]
 8001bfc:	f7fe fc54 	bl	80004a8 <__aeabi_f2d>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4830      	ldr	r0, [pc, #192]	; (8001cc8 <imu_calibrate+0x188>)
 8001c06:	f003 ff95 	bl	8005b34 <iprintf>
	printf("z accel bias = %f\n\r", accelBias[2]);
 8001c0a:	68a0      	ldr	r0, [r4, #8]
 8001c0c:	f7fe fc4c 	bl	80004a8 <__aeabi_f2d>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	482d      	ldr	r0, [pc, #180]	; (8001ccc <imu_calibrate+0x18c>)
 8001c16:	f003 ff8d 	bl	8005b34 <iprintf>
	initMPU9250();
 8001c1a:	f7ff fb69 	bl	80012f0 <initMPU9250>
	initAK8963(magCalibration);
 8001c1e:	482c      	ldr	r0, [pc, #176]	; (8001cd0 <imu_calibrate+0x190>)
 8001c20:	f7ff fb02 	bl	8001228 <initAK8963>
	printf("Accelerometer full-scale range = %f  g\n\r", 2.0f*(float)(1<<Ascale));
 8001c24:	4b2b      	ldr	r3, [pc, #172]	; (8001cd4 <imu_calibrate+0x194>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	2401      	movs	r4, #1
 8001c2a:	fa04 f303 	lsl.w	r3, r4, r3
 8001c2e:	ee07 3a90 	vmov	s15, r3
 8001c32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c36:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c3a:	ee17 0a90 	vmov	r0, s15
 8001c3e:	f7fe fc33 	bl	80004a8 <__aeabi_f2d>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	4824      	ldr	r0, [pc, #144]	; (8001cd8 <imu_calibrate+0x198>)
 8001c48:	f003 ff74 	bl	8005b34 <iprintf>
	printf("Gyroscope full-scale range = %f  deg/s\n\r", 250.0f*(float)(1<<Gscale));
 8001c4c:	4b23      	ldr	r3, [pc, #140]	; (8001cdc <imu_calibrate+0x19c>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	409c      	lsls	r4, r3
 8001c52:	ee07 4a90 	vmov	s15, r4
 8001c56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c5a:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001ce0 <imu_calibrate+0x1a0>
 8001c5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c62:	ee17 0a90 	vmov	r0, s15
 8001c66:	f7fe fc1f 	bl	80004a8 <__aeabi_f2d>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	481d      	ldr	r0, [pc, #116]	; (8001ce4 <imu_calibrate+0x1a4>)
 8001c70:	f003 ff60 	bl	8005b34 <iprintf>
	getAres(); // Get accelerometer sensitivity
 8001c74:	f7ff fa3a 	bl	80010ec <getAres>
	getGres(); // Get gyro sensitivity
 8001c78:	f7ff fa14 	bl	80010a4 <getGres>
	getMres(); // Get magnetometer sensitivity
 8001c7c:	f7ff f9fc 	bl	8001078 <getMres>
	magbias[0] = +470.; // User environmental x-axis correction in milliGauss, should be automatically calculated
 8001c80:	4b19      	ldr	r3, [pc, #100]	; (8001ce8 <imu_calibrate+0x1a8>)
 8001c82:	4a1a      	ldr	r2, [pc, #104]	; (8001cec <imu_calibrate+0x1ac>)
 8001c84:	601a      	str	r2, [r3, #0]
	magbias[1] = +120.; // User environmental x-axis correction in milliGauss
 8001c86:	4a1a      	ldr	r2, [pc, #104]	; (8001cf0 <imu_calibrate+0x1b0>)
 8001c88:	605a      	str	r2, [r3, #4]
	magbias[2] = +125.; // User environmental x-axis correction in milliGauss
 8001c8a:	4a1a      	ldr	r2, [pc, #104]	; (8001cf4 <imu_calibrate+0x1b4>)
 8001c8c:	609a      	str	r2, [r3, #8]
}
 8001c8e:	2000      	movs	r0, #0
 8001c90:	bd38      	pop	{r3, r4, r5, pc}
 8001c92:	bf00      	nop
 8001c94:	200002d0 	.word	0x200002d0
 8001c98:	080094e8 	.word	0x080094e8
 8001c9c:	0800952c 	.word	0x0800952c
 8001ca0:	08009570 	.word	0x08009570
 8001ca4:	080095b4 	.word	0x080095b4
 8001ca8:	080095f4 	.word	0x080095f4
 8001cac:	08009634 	.word	0x08009634
 8001cb0:	20000004 	.word	0x20000004
 8001cb4:	20000010 	.word	0x20000010
 8001cb8:	08009674 	.word	0x08009674
 8001cbc:	08009688 	.word	0x08009688
 8001cc0:	0800969c 	.word	0x0800969c
 8001cc4:	080096b0 	.word	0x080096b0
 8001cc8:	080096c4 	.word	0x080096c4
 8001ccc:	080096d8 	.word	0x080096d8
 8001cd0:	2000025c 	.word	0x2000025c
 8001cd4:	20000240 	.word	0x20000240
 8001cd8:	080096ec 	.word	0x080096ec
 8001cdc:	20000241 	.word	0x20000241
 8001ce0:	437a0000 	.word	0x437a0000
 8001ce4:	08009718 	.word	0x08009718
 8001ce8:	20000268 	.word	0x20000268
 8001cec:	43eb0000 	.word	0x43eb0000
 8001cf0:	42f00000 	.word	0x42f00000
 8001cf4:	42fa0000 	.word	0x42fa0000

08001cf8 <MahonyQuaternionUpdate>:
}

// Similar to Madgwick scheme but uses proportional and integral filtering on the error between estimated reference vectors and
// measured ones.
void MahonyQuaternionUpdate(float ax, float ay, float az, float gx, float gy,
		float gz, float mx, float my, float mz) {
 8001cf8:	b500      	push	{lr}
 8001cfa:	ed2d 8b10 	vpush	{d8-d15}
 8001cfe:	b08d      	sub	sp, #52	; 0x34
 8001d00:	eeb0 ba40 	vmov.f32	s22, s0
 8001d04:	eef0 aa60 	vmov.f32	s21, s1
 8001d08:	eeb0 aa41 	vmov.f32	s20, s2
 8001d0c:	edcd 1a04 	vstr	s3, [sp, #16]
 8001d10:	ed8d 2a05 	vstr	s4, [sp, #20]
 8001d14:	edcd 2a06 	vstr	s5, [sp, #24]
 8001d18:	eef0 da43 	vmov.f32	s27, s6
 8001d1c:	eeb0 da63 	vmov.f32	s26, s7
 8001d20:	eef0 ca44 	vmov.f32	s25, s8

	float q1 = q[0], q2 = q[1], q3 = q[2], q4 = q[3]; // short name local variable for readability
 8001d24:	4be4      	ldr	r3, [pc, #912]	; (80020b8 <MahonyQuaternionUpdate+0x3c0>)
 8001d26:	edd3 9a00 	vldr	s19, [r3]
 8001d2a:	ed93 9a01 	vldr	s18, [r3, #4]
 8001d2e:	edd3 8a02 	vldr	s17, [r3, #8]
 8001d32:	ed93 8a03 	vldr	s16, [r3, #12]
	float vx, vy, vz, wx, wy, wz;
	float ex, ey, ez;
	float pa, pb, pc;

	// Auxiliary variables to avoid repeated arithmetic
	float q1q1 = q1 * q1;
 8001d36:	ee69 7aa9 	vmul.f32	s15, s19, s19
 8001d3a:	edcd 7a03 	vstr	s15, [sp, #12]
	float q1q2 = q1 * q2;
 8001d3e:	ee69 7a89 	vmul.f32	s15, s19, s18
 8001d42:	edcd 7a00 	vstr	s15, [sp]
	float q1q3 = q1 * q3;
 8001d46:	ee29 faa8 	vmul.f32	s30, s19, s17
	float q1q4 = q1 * q4;
 8001d4a:	ee69 ba88 	vmul.f32	s23, s19, s16
	float q2q2 = q2 * q2;
 8001d4e:	ee69 7a09 	vmul.f32	s15, s18, s18
 8001d52:	edcd 7a01 	vstr	s15, [sp, #4]
	float q2q3 = q2 * q3;
 8001d56:	ee69 fa28 	vmul.f32	s31, s18, s17
	float q2q4 = q2 * q4;
 8001d5a:	ee29 ca08 	vmul.f32	s24, s18, s16
	float q3q3 = q3 * q3;
 8001d5e:	ee68 eaa8 	vmul.f32	s29, s17, s17
	float q3q4 = q3 * q4;
 8001d62:	ee68 7a88 	vmul.f32	s15, s17, s16
 8001d66:	edcd 7a02 	vstr	s15, [sp, #8]
	float q4q4 = q4 * q4;
 8001d6a:	ee28 ea08 	vmul.f32	s28, s16, s16

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
 8001d6e:	ee60 7a00 	vmul.f32	s15, s0, s0
 8001d72:	ee20 7aa0 	vmul.f32	s14, s1, s1
 8001d76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d7a:	ee21 7a01 	vmul.f32	s14, s2, s2
 8001d7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d82:	ee17 0a90 	vmov	r0, s15
 8001d86:	f7fe fb8f 	bl	80004a8 <__aeabi_f2d>
 8001d8a:	ec41 0b10 	vmov	d0, r0, r1
 8001d8e:	f005 ffcb 	bl	8007d28 <sqrt>
 8001d92:	ec51 0b10 	vmov	r0, r1, d0
 8001d96:	f7fe fdf1 	bl	800097c <__aeabi_d2f>
 8001d9a:	ee07 0a90 	vmov	s15, r0
	if (norm == 0.0f)
 8001d9e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da6:	d104      	bne.n	8001db2 <MahonyQuaternionUpdate+0xba>
	q[0] = q1 * norm;
	q[1] = q2 * norm;
	q[2] = q3 * norm;
	q[3] = q4 * norm;

}
 8001da8:	b00d      	add	sp, #52	; 0x34
 8001daa:	ecbd 8b10 	vpop	{d8-d15}
 8001dae:	f85d fb04 	ldr.w	pc, [sp], #4
	norm = 1.0f / norm;        // use reciprocal for division
 8001db2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001db6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
	ax *= norm;
 8001dba:	ee2b ba07 	vmul.f32	s22, s22, s14
	ay *= norm;
 8001dbe:	ee6a aa87 	vmul.f32	s21, s21, s14
	az *= norm;
 8001dc2:	ee2a aa07 	vmul.f32	s20, s20, s14
	norm = sqrt(mx * mx + my * my + mz * mz);
 8001dc6:	ee6d 7aad 	vmul.f32	s15, s27, s27
 8001dca:	ee2d 7a0d 	vmul.f32	s14, s26, s26
 8001dce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dd2:	ee2c 7aac 	vmul.f32	s14, s25, s25
 8001dd6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dda:	ee17 0a90 	vmov	r0, s15
 8001dde:	f7fe fb63 	bl	80004a8 <__aeabi_f2d>
 8001de2:	ec41 0b10 	vmov	d0, r0, r1
 8001de6:	f005 ff9f 	bl	8007d28 <sqrt>
 8001dea:	ec51 0b10 	vmov	r0, r1, d0
 8001dee:	f7fe fdc5 	bl	800097c <__aeabi_d2f>
 8001df2:	ee07 0a90 	vmov	s15, r0
	if (norm == 0.0f)
 8001df6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dfe:	d0d3      	beq.n	8001da8 <MahonyQuaternionUpdate+0xb0>
	norm = 1.0f / norm;        // use reciprocal for division
 8001e00:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001e04:	ee87 7a27 	vdiv.f32	s14, s14, s15
	mx *= norm;
 8001e08:	ee6d da87 	vmul.f32	s27, s27, s14
	my *= norm;
 8001e0c:	ee2d da07 	vmul.f32	s26, s26, s14
	mz *= norm;
 8001e10:	ee6c ca87 	vmul.f32	s25, s25, s14
	hx = 2.0f * mx * (0.5f - q3q3 - q4q4) + 2.0f * my * (q2q3 - q1q4)
 8001e14:	ee7d 6aad 	vadd.f32	s13, s27, s27
 8001e18:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001e1c:	ee76 7a6e 	vsub.f32	s15, s12, s29
 8001e20:	ee77 7ace 	vsub.f32	s15, s15, s28
 8001e24:	edcd 7a08 	vstr	s15, [sp, #32]
 8001e28:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8001e2c:	ee7d 5a0d 	vadd.f32	s11, s26, s26
 8001e30:	ee3f 5aeb 	vsub.f32	s10, s31, s23
 8001e34:	ed8d 5a0a 	vstr	s10, [sp, #40]	; 0x28
 8001e38:	ee65 7a85 	vmul.f32	s15, s11, s10
 8001e3c:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ 2.0f * mz * (q2q4 + q1q3);
 8001e40:	ee7c 4aac 	vadd.f32	s9, s25, s25
 8001e44:	ee3f 4a0c 	vadd.f32	s8, s30, s24
 8001e48:	ed8d 4a0b 	vstr	s8, [sp, #44]	; 0x2c
 8001e4c:	ee64 7a84 	vmul.f32	s15, s9, s8
	hx = 2.0f * mx * (0.5f - q3q3 - q4q4) + 2.0f * my * (q2q3 - q1q4)
 8001e50:	ee37 7a27 	vadd.f32	s14, s14, s15
	hy = 2.0f * mx * (q2q3 + q1q4) + 2.0f * my * (0.5f - q2q2 - q4q4)
 8001e54:	ee7b 7aaf 	vadd.f32	s15, s23, s31
 8001e58:	edcd 6a07 	vstr	s13, [sp, #28]
 8001e5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e60:	eddd 3a01 	vldr	s7, [sp, #4]
 8001e64:	ee76 fa63 	vsub.f32	s31, s12, s7
 8001e68:	ee7f bace 	vsub.f32	s23, s31, s28
 8001e6c:	edcd 5a09 	vstr	s11, [sp, #36]	; 0x24
 8001e70:	ee65 baab 	vmul.f32	s23, s11, s23
 8001e74:	ee77 7aab 	vadd.f32	s15, s15, s23
			+ 2.0f * mz * (q3q4 - q1q2);
 8001e78:	ed9d 3a02 	vldr	s6, [sp, #8]
 8001e7c:	eddd 2a00 	vldr	s5, [sp]
 8001e80:	ee73 6a62 	vsub.f32	s13, s6, s5
 8001e84:	eef0 ba64 	vmov.f32	s23, s9
 8001e88:	ee64 6aa6 	vmul.f32	s13, s9, s13
	hy = 2.0f * mx * (q2q3 + q1q4) + 2.0f * my * (0.5f - q2q2 - q4q4)
 8001e8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
	bx = sqrt((hx * hx) + (hy * hy));
 8001e90:	ee27 7a07 	vmul.f32	s14, s14, s14
 8001e94:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001e98:	ee37 2a27 	vadd.f32	s4, s14, s15
 8001e9c:	ee12 0a10 	vmov	r0, s4
 8001ea0:	f7fe fb02 	bl	80004a8 <__aeabi_f2d>
 8001ea4:	ec41 0b10 	vmov	d0, r0, r1
 8001ea8:	f005 ff3e 	bl	8007d28 <sqrt>
 8001eac:	ec51 0b10 	vmov	r0, r1, d0
 8001eb0:	f7fe fd64 	bl	800097c <__aeabi_d2f>
	bz = 2.0f * mx * (q2q4 - q1q3) + 2.0f * my * (q3q4 + q1q2)
 8001eb4:	ee3c ca4f 	vsub.f32	s24, s24, s30
 8001eb8:	eddd 6a07 	vldr	s13, [sp, #28]
 8001ebc:	ee26 7a8c 	vmul.f32	s14, s13, s24
 8001ec0:	eddd 4a00 	vldr	s9, [sp]
 8001ec4:	ed9d 3a02 	vldr	s6, [sp, #8]
 8001ec8:	ee34 5a83 	vadd.f32	s10, s9, s6
 8001ecc:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
 8001ed0:	ee65 7a85 	vmul.f32	s15, s11, s10
 8001ed4:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ 2.0f * mz * (0.5f - q2q2 - q3q3);
 8001ed8:	ee7f 4aee 	vsub.f32	s9, s31, s29
 8001edc:	ee6b 7aa4 	vmul.f32	s15, s23, s9
	bz = 2.0f * mx * (q2q4 - q1q3) + 2.0f * my * (q3q4 + q1q2)
 8001ee0:	ee37 7a27 	vadd.f32	s14, s14, s15
	vx = 2.0f * (q2q4 - q1q3);
 8001ee4:	ee7c 7a0c 	vadd.f32	s15, s24, s24
	vy = 2.0f * (q1q2 + q3q4);
 8001ee8:	ee35 6a05 	vadd.f32	s12, s10, s10
	vz = q1q1 - q2q2 - q3q3 + q4q4;
 8001eec:	eddd 5a03 	vldr	s11, [sp, #12]
 8001ef0:	eddd 3a01 	vldr	s7, [sp, #4]
 8001ef4:	ee75 6ae3 	vsub.f32	s13, s11, s7
 8001ef8:	ee76 eaee 	vsub.f32	s29, s13, s29
 8001efc:	ee3e ea8e 	vadd.f32	s28, s29, s28
	wx = 2.0f * bx * (0.5f - q3q3 - q4q4) + 2.0f * bz * (q2q4 - q1q3);
 8001f00:	ee05 0a90 	vmov	s11, r0
 8001f04:	ee75 faa5 	vadd.f32	s31, s11, s11
 8001f08:	eddd 6a08 	vldr	s13, [sp, #32]
 8001f0c:	ee26 faaf 	vmul.f32	s30, s13, s31
 8001f10:	ee37 7a07 	vadd.f32	s14, s14, s14
 8001f14:	ee2c ca07 	vmul.f32	s24, s24, s14
 8001f18:	ee3f ca0c 	vadd.f32	s24, s30, s24
	wy = 2.0f * bx * (q2q3 - q1q4) + 2.0f * bz * (q1q2 + q3q4);
 8001f1c:	eddd 6a0a 	vldr	s13, [sp, #40]	; 0x28
 8001f20:	ee66 5aaf 	vmul.f32	s11, s13, s31
 8001f24:	ee25 5a07 	vmul.f32	s10, s10, s14
 8001f28:	ee75 5a85 	vadd.f32	s11, s11, s10
	wz = 2.0f * bx * (q1q3 + q2q4) + 2.0f * bz * (0.5f - q2q2 - q3q3);
 8001f2c:	ed9d 4a0b 	vldr	s8, [sp, #44]	; 0x2c
 8001f30:	ee64 fa2f 	vmul.f32	s31, s8, s31
 8001f34:	ee24 7a87 	vmul.f32	s14, s9, s14
 8001f38:	ee7f fa87 	vadd.f32	s31, s31, s14
	ex = (ay * vz - az * vy) + (my * wz - mz * wy);
 8001f3c:	ee6a 6a8e 	vmul.f32	s13, s21, s28
 8001f40:	ee2a 7a06 	vmul.f32	s14, s20, s12
 8001f44:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8001f48:	ee2d 7a2f 	vmul.f32	s14, s26, s31
 8001f4c:	ee2c 5aa5 	vmul.f32	s10, s25, s11
 8001f50:	ee37 7a45 	vsub.f32	s14, s14, s10
 8001f54:	ee76 6a87 	vadd.f32	s13, s13, s14
	ey = (az * vx - ax * vz) + (mz * wx - mx * wz);
 8001f58:	ee2a aa27 	vmul.f32	s20, s20, s15
 8001f5c:	ee2b 7a0e 	vmul.f32	s14, s22, s28
 8001f60:	ee3a 7a47 	vsub.f32	s14, s20, s14
 8001f64:	ee6c ca8c 	vmul.f32	s25, s25, s24
 8001f68:	ee6d faaf 	vmul.f32	s31, s27, s31
 8001f6c:	ee7c faef 	vsub.f32	s31, s25, s31
 8001f70:	ee37 7a2f 	vadd.f32	s14, s14, s31
	ez = (ax * vy - ay * vx) + (mx * wy - my * wx);
 8001f74:	ee2b ba06 	vmul.f32	s22, s22, s12
 8001f78:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8001f7c:	ee7b 7a67 	vsub.f32	s15, s22, s15
 8001f80:	ee6d daa5 	vmul.f32	s27, s27, s11
 8001f84:	ee2d da0c 	vmul.f32	s26, s26, s24
 8001f88:	ee3d dacd 	vsub.f32	s26, s27, s26
 8001f8c:	ee77 7a8d 	vadd.f32	s15, s15, s26
		eInt[0] = 0.0f;     // prevent integral wind up
 8001f90:	4b4a      	ldr	r3, [pc, #296]	; (80020bc <MahonyQuaternionUpdate+0x3c4>)
 8001f92:	ed9f 6a4b 	vldr	s12, [pc, #300]	; 80020c0 <MahonyQuaternionUpdate+0x3c8>
 8001f96:	ed83 6a00 	vstr	s12, [r3]
		eInt[1] = 0.0f;
 8001f9a:	ed83 6a01 	vstr	s12, [r3, #4]
		eInt[2] = 0.0f;
 8001f9e:	ed83 6a02 	vstr	s12, [r3, #8]
	gx = gx + Kp * ex + Ki * eInt[0];
 8001fa2:	eef2 5a04 	vmov.f32	s11, #36	; 0x41200000  10.0
 8001fa6:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8001faa:	eddd 4a04 	vldr	s9, [sp, #16]
 8001fae:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8001fb2:	ee76 6a86 	vadd.f32	s13, s13, s12
	gy = gy + Kp * ey + Ki * eInt[1];
 8001fb6:	ee27 7a25 	vmul.f32	s14, s14, s11
 8001fba:	eddd 4a05 	vldr	s9, [sp, #20]
 8001fbe:	ee37 7a24 	vadd.f32	s14, s14, s9
 8001fc2:	ee37 7a06 	vadd.f32	s14, s14, s12
	gz = gz + Kp * ez + Ki * eInt[2];
 8001fc6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8001fca:	eddd 5a06 	vldr	s11, [sp, #24]
 8001fce:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8001fd2:	ee77 7a86 	vadd.f32	s15, s15, s12
	q1 = q1 + (-q2 * gx - q3 * gy - q4 * gz) * (0.5f * deltat);
 8001fd6:	ee69 5a66 	vnmul.f32	s11, s18, s13
 8001fda:	ee28 6a87 	vmul.f32	s12, s17, s14
 8001fde:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8001fe2:	ee28 6a27 	vmul.f32	s12, s16, s15
 8001fe6:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8001fea:	4b36      	ldr	r3, [pc, #216]	; (80020c4 <MahonyQuaternionUpdate+0x3cc>)
 8001fec:	ed93 6a00 	vldr	s12, [r3]
 8001ff0:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 8001ff4:	ee26 6a05 	vmul.f32	s12, s12, s10
 8001ff8:	ee65 5a86 	vmul.f32	s11, s11, s12
 8001ffc:	ee79 9aa5 	vadd.f32	s19, s19, s11
	q2 = pa + (q1 * gx + pb * gz - pc * gy) * (0.5f * deltat);
 8002000:	ee66 aaa9 	vmul.f32	s21, s13, s19
 8002004:	ee68 5aa7 	vmul.f32	s11, s17, s15
 8002008:	ee7a aaa5 	vadd.f32	s21, s21, s11
 800200c:	ee68 5a07 	vmul.f32	s11, s16, s14
 8002010:	ee7a aae5 	vsub.f32	s21, s21, s11
 8002014:	ee66 aa2a 	vmul.f32	s21, s12, s21
 8002018:	ee79 aa2a 	vadd.f32	s21, s18, s21
	q3 = pb + (q1 * gy - pa * gz + pc * gx) * (0.5f * deltat);
 800201c:	ee27 aa29 	vmul.f32	s20, s14, s19
 8002020:	ee69 5a27 	vmul.f32	s11, s18, s15
 8002024:	ee3a aa65 	vsub.f32	s20, s20, s11
 8002028:	ee68 5a26 	vmul.f32	s11, s16, s13
 800202c:	ee3a aa25 	vadd.f32	s20, s20, s11
 8002030:	ee26 aa0a 	vmul.f32	s20, s12, s20
 8002034:	ee38 aa8a 	vadd.f32	s20, s17, s20
	q4 = pc + (q1 * gz + pa * gy - pb * gx) * (0.5f * deltat);
 8002038:	ee67 7aa9 	vmul.f32	s15, s15, s19
 800203c:	ee29 9a07 	vmul.f32	s18, s18, s14
 8002040:	ee37 9a89 	vadd.f32	s18, s15, s18
 8002044:	ee68 8aa6 	vmul.f32	s17, s17, s13
 8002048:	ee79 8a68 	vsub.f32	s17, s18, s17
 800204c:	ee66 8a28 	vmul.f32	s17, s12, s17
 8002050:	ee38 8a28 	vadd.f32	s16, s16, s17
	norm = sqrt(q1 * q1 + q2 * q2 + q3 * q3 + q4 * q4);
 8002054:	ee69 7aa9 	vmul.f32	s15, s19, s19
 8002058:	ee2a 7aaa 	vmul.f32	s14, s21, s21
 800205c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002060:	ee2a 7a0a 	vmul.f32	s14, s20, s20
 8002064:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002068:	ee28 7a08 	vmul.f32	s14, s16, s16
 800206c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002070:	ee17 0a90 	vmov	r0, s15
 8002074:	f7fe fa18 	bl	80004a8 <__aeabi_f2d>
 8002078:	ec41 0b10 	vmov	d0, r0, r1
 800207c:	f005 fe54 	bl	8007d28 <sqrt>
 8002080:	ec51 0b10 	vmov	r0, r1, d0
 8002084:	f7fe fc7a 	bl	800097c <__aeabi_d2f>
	norm = 1.0f / norm;
 8002088:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800208c:	ee07 0a90 	vmov	s15, r0
 8002090:	eec7 7a27 	vdiv.f32	s15, s14, s15
	q[0] = q1 * norm;
 8002094:	ee69 9aa7 	vmul.f32	s19, s19, s15
 8002098:	4b07      	ldr	r3, [pc, #28]	; (80020b8 <MahonyQuaternionUpdate+0x3c0>)
 800209a:	edc3 9a00 	vstr	s19, [r3]
	q[1] = q2 * norm;
 800209e:	ee6a aaa7 	vmul.f32	s21, s21, s15
 80020a2:	edc3 aa01 	vstr	s21, [r3, #4]
	q[2] = q3 * norm;
 80020a6:	ee2a aa27 	vmul.f32	s20, s20, s15
 80020aa:	ed83 aa02 	vstr	s20, [r3, #8]
	q[3] = q4 * norm;
 80020ae:	ee28 8a27 	vmul.f32	s16, s16, s15
 80020b2:	ed83 8a03 	vstr	s16, [r3, #12]
 80020b6:	e677      	b.n	8001da8 <MahonyQuaternionUpdate+0xb0>
 80020b8:	2000001c 	.word	0x2000001c
 80020bc:	2000024c 	.word	0x2000024c
 80020c0:	00000000 	.word	0x00000000
 80020c4:	20000248 	.word	0x20000248

080020c8 <calc_RollPitchYaw>:
void calc_RollPitchYaw(int counter_value) {
 80020c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020cc:	ed2d 8b04 	vpush	{d8-d9}
 80020d0:	b087      	sub	sp, #28
 80020d2:	ee08 0a10 	vmov	s16, r0
	if (readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, INT_STATUS) & 0x01) { // On interrupt, check if data ready interrupt
 80020d6:	223a      	movs	r2, #58	; 0x3a
 80020d8:	21d1      	movs	r1, #209	; 0xd1
 80020da:	20d0      	movs	r0, #208	; 0xd0
 80020dc:	f7fe ff5e 	bl	8000f9c <readByte>
 80020e0:	f010 0f01 	tst.w	r0, #1
 80020e4:	f040 8170 	bne.w	80023c8 <calc_RollPitchYaw+0x300>
	Now = counter_value;
 80020e8:	eef8 7ac8 	vcvt.f32.s32	s15, s16
 80020ec:	4ba0      	ldr	r3, [pc, #640]	; (8002370 <calc_RollPitchYaw+0x2a8>)
 80020ee:	edc3 7a00 	vstr	s15, [r3]
	if(Now - lastUpdate < 0){
 80020f2:	4ba0      	ldr	r3, [pc, #640]	; (8002374 <calc_RollPitchYaw+0x2ac>)
 80020f4:	ed93 7a00 	vldr	s14, [r3]
 80020f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80020fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002104:	f100 820d 	bmi.w	8002522 <calc_RollPitchYaw+0x45a>
		float32_t result1 = 0;
 8002108:	2500      	movs	r5, #0
 800210a:	ac06      	add	r4, sp, #24
 800210c:	f844 5d0c 	str.w	r5, [r4, #-12]!
		arm_sub_f32(&Now, &lastUpdate, &result1, 1);
 8002110:	2301      	movs	r3, #1
 8002112:	4622      	mov	r2, r4
 8002114:	4997      	ldr	r1, [pc, #604]	; (8002374 <calc_RollPitchYaw+0x2ac>)
 8002116:	4896      	ldr	r0, [pc, #600]	; (8002370 <calc_RollPitchYaw+0x2a8>)
 8002118:	f002 fb9f 	bl	800485a <arm_sub_f32>
		float32_t result2 = 0;
 800211c:	9504      	str	r5, [sp, #16]
		float32_t prescaler = 2000;
 800211e:	4b96      	ldr	r3, [pc, #600]	; (8002378 <calc_RollPitchYaw+0x2b0>)
 8002120:	9305      	str	r3, [sp, #20]
		arm_mult_f32(&result1, &prescaler,&result2, 1);
 8002122:	2301      	movs	r3, #1
 8002124:	aa04      	add	r2, sp, #16
 8002126:	a905      	add	r1, sp, #20
 8002128:	4620      	mov	r0, r4
 800212a:	f002 fb69 	bl	8004800 <arm_mult_f32>
		deltat = result2/TIMER_CLK_FREQ;
 800212e:	eddd 6a04 	vldr	s13, [sp, #16]
 8002132:	ed9f 7a92 	vldr	s14, [pc, #584]	; 800237c <calc_RollPitchYaw+0x2b4>
 8002136:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800213a:	4b91      	ldr	r3, [pc, #580]	; (8002380 <calc_RollPitchYaw+0x2b8>)
 800213c:	edc3 7a00 	vstr	s15, [r3]
	lastUpdate = Now;
 8002140:	4b8b      	ldr	r3, [pc, #556]	; (8002370 <calc_RollPitchYaw+0x2a8>)
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	4b8b      	ldr	r3, [pc, #556]	; (8002374 <calc_RollPitchYaw+0x2ac>)
 8002146:	601a      	str	r2, [r3, #0]
	sum += deltat;
 8002148:	4e8e      	ldr	r6, [pc, #568]	; (8002384 <calc_RollPitchYaw+0x2bc>)
 800214a:	edd6 7a00 	vldr	s15, [r6]
 800214e:	4b8c      	ldr	r3, [pc, #560]	; (8002380 <calc_RollPitchYaw+0x2b8>)
 8002150:	ed93 7a00 	vldr	s14, [r3]
 8002154:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002158:	edc6 7a00 	vstr	s15, [r6]
	sumCount++;
 800215c:	4d8a      	ldr	r5, [pc, #552]	; (8002388 <calc_RollPitchYaw+0x2c0>)
 800215e:	682b      	ldr	r3, [r5, #0]
 8002160:	3301      	adds	r3, #1
 8002162:	602b      	str	r3, [r5, #0]
	MahonyQuaternionUpdate(ax, ay, az, gx * PI / 180.0, gy * PI / 180.0, gz * PI / 180.0, my, mx, mz);
 8002164:	4b89      	ldr	r3, [pc, #548]	; (800238c <calc_RollPitchYaw+0x2c4>)
 8002166:	edd3 1a00 	vldr	s3, [r3]
 800216a:	eddf 7a89 	vldr	s15, [pc, #548]	; 8002390 <calc_RollPitchYaw+0x2c8>
 800216e:	ee61 1aa7 	vmul.f32	s3, s3, s15
 8002172:	4b88      	ldr	r3, [pc, #544]	; (8002394 <calc_RollPitchYaw+0x2cc>)
 8002174:	ed93 2a00 	vldr	s4, [r3]
 8002178:	ee22 2a27 	vmul.f32	s4, s4, s15
 800217c:	4b86      	ldr	r3, [pc, #536]	; (8002398 <calc_RollPitchYaw+0x2d0>)
 800217e:	edd3 2a00 	vldr	s5, [r3]
 8002182:	ee62 2aa7 	vmul.f32	s5, s5, s15
 8002186:	eddf 7a85 	vldr	s15, [pc, #532]	; 800239c <calc_RollPitchYaw+0x2d4>
 800218a:	4b85      	ldr	r3, [pc, #532]	; (80023a0 <calc_RollPitchYaw+0x2d8>)
 800218c:	ed93 4a00 	vldr	s8, [r3]
 8002190:	4b84      	ldr	r3, [pc, #528]	; (80023a4 <calc_RollPitchYaw+0x2dc>)
 8002192:	edd3 3a00 	vldr	s7, [r3]
 8002196:	4b84      	ldr	r3, [pc, #528]	; (80023a8 <calc_RollPitchYaw+0x2e0>)
 8002198:	ed93 3a00 	vldr	s6, [r3]
 800219c:	eec2 2aa7 	vdiv.f32	s5, s5, s15
 80021a0:	ee82 2a27 	vdiv.f32	s4, s4, s15
 80021a4:	eec1 1aa7 	vdiv.f32	s3, s3, s15
 80021a8:	4b80      	ldr	r3, [pc, #512]	; (80023ac <calc_RollPitchYaw+0x2e4>)
 80021aa:	ed93 1a00 	vldr	s2, [r3]
 80021ae:	4b80      	ldr	r3, [pc, #512]	; (80023b0 <calc_RollPitchYaw+0x2e8>)
 80021b0:	edd3 0a00 	vldr	s1, [r3]
 80021b4:	4b7f      	ldr	r3, [pc, #508]	; (80023b4 <calc_RollPitchYaw+0x2ec>)
 80021b6:	ed93 0a00 	vldr	s0, [r3]
 80021ba:	f7ff fd9d 	bl	8001cf8 <MahonyQuaternionUpdate>
	yaw = atan2(2.0 * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3] * q[3]);
 80021be:	4c7e      	ldr	r4, [pc, #504]	; (80023b8 <calc_RollPitchYaw+0x2f0>)
 80021c0:	edd4 9a01 	vldr	s19, [r4, #4]
 80021c4:	ed94 9a02 	vldr	s18, [r4, #8]
 80021c8:	ee29 7a89 	vmul.f32	s14, s19, s18
 80021cc:	ed94 8a00 	vldr	s16, [r4]
 80021d0:	edd4 8a03 	vldr	s17, [r4, #12]
 80021d4:	ee68 7a28 	vmul.f32	s15, s16, s17
 80021d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021dc:	ee17 0a90 	vmov	r0, s15
 80021e0:	f7fe f962 	bl	80004a8 <__aeabi_f2d>
 80021e4:	4680      	mov	r8, r0
 80021e6:	4689      	mov	r9, r1
 80021e8:	ee28 8a08 	vmul.f32	s16, s16, s16
 80021ec:	ee69 9aa9 	vmul.f32	s19, s19, s19
 80021f0:	ee38 8a29 	vadd.f32	s16, s16, s19
 80021f4:	ee29 9a09 	vmul.f32	s18, s18, s18
 80021f8:	ee38 8a49 	vsub.f32	s16, s16, s18
 80021fc:	ee68 8aa8 	vmul.f32	s17, s17, s17
 8002200:	ee78 7a68 	vsub.f32	s15, s16, s17
 8002204:	ee17 0a90 	vmov	r0, s15
 8002208:	f7fe f94e 	bl	80004a8 <__aeabi_f2d>
 800220c:	4682      	mov	sl, r0
 800220e:	468b      	mov	fp, r1
 8002210:	4642      	mov	r2, r8
 8002212:	464b      	mov	r3, r9
 8002214:	4640      	mov	r0, r8
 8002216:	4649      	mov	r1, r9
 8002218:	f7fd ffe8 	bl	80001ec <__adddf3>
 800221c:	ec4b ab11 	vmov	d1, sl, fp
 8002220:	ec41 0b10 	vmov	d0, r0, r1
 8002224:	f005 fc0e 	bl	8007a44 <atan2>
 8002228:	ec51 0b10 	vmov	r0, r1, d0
 800222c:	f7fe fba6 	bl	800097c <__aeabi_d2f>
 8002230:	4f62      	ldr	r7, [pc, #392]	; (80023bc <calc_RollPitchYaw+0x2f4>)
 8002232:	6038      	str	r0, [r7, #0]
	pitch = -asin(2.0 * (q[1] * q[3] - q[0] * q[2]));
 8002234:	ed94 7a01 	vldr	s14, [r4, #4]
 8002238:	edd4 7a03 	vldr	s15, [r4, #12]
 800223c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002240:	edd4 7a00 	vldr	s15, [r4]
 8002244:	edd4 6a02 	vldr	s13, [r4, #8]
 8002248:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800224c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002250:	ee17 0a90 	vmov	r0, s15
 8002254:	f7fe f928 	bl	80004a8 <__aeabi_f2d>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	f7fd ffc6 	bl	80001ec <__adddf3>
 8002260:	ec41 0b10 	vmov	d0, r0, r1
 8002264:	f005 fb96 	bl	8007994 <asin>
 8002268:	ec51 0b10 	vmov	r0, r1, d0
 800226c:	f7fe fb86 	bl	800097c <__aeabi_d2f>
 8002270:	f8df a150 	ldr.w	sl, [pc, #336]	; 80023c4 <calc_RollPitchYaw+0x2fc>
 8002274:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8002278:	f8ca 0000 	str.w	r0, [sl]
	roll = atan2(2.0 * (q[0] * q[1] + q[2] * q[3]), q[0] * q[0] - q[1] * q[1] - q[2] * q[2] + q[3] * q[3]);
 800227c:	ed94 8a00 	vldr	s16, [r4]
 8002280:	edd4 9a01 	vldr	s19, [r4, #4]
 8002284:	ee28 7a29 	vmul.f32	s14, s16, s19
 8002288:	ed94 9a02 	vldr	s18, [r4, #8]
 800228c:	edd4 8a03 	vldr	s17, [r4, #12]
 8002290:	ee69 7a28 	vmul.f32	s15, s18, s17
 8002294:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002298:	ee17 0a90 	vmov	r0, s15
 800229c:	f7fe f904 	bl	80004a8 <__aeabi_f2d>
 80022a0:	4680      	mov	r8, r0
 80022a2:	4689      	mov	r9, r1
 80022a4:	ee28 8a08 	vmul.f32	s16, s16, s16
 80022a8:	ee69 9aa9 	vmul.f32	s19, s19, s19
 80022ac:	ee38 8a69 	vsub.f32	s16, s16, s19
 80022b0:	ee29 9a09 	vmul.f32	s18, s18, s18
 80022b4:	ee38 8a49 	vsub.f32	s16, s16, s18
 80022b8:	ee68 8aa8 	vmul.f32	s17, s17, s17
 80022bc:	ee78 7a28 	vadd.f32	s15, s16, s17
 80022c0:	ee17 0a90 	vmov	r0, s15
 80022c4:	f7fe f8f0 	bl	80004a8 <__aeabi_f2d>
 80022c8:	ec41 0b18 	vmov	d8, r0, r1
 80022cc:	4642      	mov	r2, r8
 80022ce:	464b      	mov	r3, r9
 80022d0:	4640      	mov	r0, r8
 80022d2:	4649      	mov	r1, r9
 80022d4:	f7fd ff8a 	bl	80001ec <__adddf3>
 80022d8:	eeb0 1a48 	vmov.f32	s2, s16
 80022dc:	eef0 1a68 	vmov.f32	s3, s17
 80022e0:	ec41 0b10 	vmov	d0, r0, r1
 80022e4:	f005 fbae 	bl	8007a44 <atan2>
 80022e8:	ec51 0b10 	vmov	r0, r1, d0
 80022ec:	f7fe fb46 	bl	800097c <__aeabi_d2f>
 80022f0:	4604      	mov	r4, r0
	pitch *= 180.0 / PI;
 80022f2:	f8da 0000 	ldr.w	r0, [sl]
 80022f6:	f7fe f8d7 	bl	80004a8 <__aeabi_f2d>
 80022fa:	a319      	add	r3, pc, #100	; (adr r3, 8002360 <calc_RollPitchYaw+0x298>)
 80022fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002300:	f7fe f92a 	bl	8000558 <__aeabi_dmul>
 8002304:	f7fe fb3a 	bl	800097c <__aeabi_d2f>
 8002308:	f8ca 0000 	str.w	r0, [sl]
	yaw *= 180.0 / PI;
 800230c:	6838      	ldr	r0, [r7, #0]
 800230e:	f7fe f8cb 	bl	80004a8 <__aeabi_f2d>
 8002312:	a313      	add	r3, pc, #76	; (adr r3, 8002360 <calc_RollPitchYaw+0x298>)
 8002314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002318:	f7fe f91e 	bl	8000558 <__aeabi_dmul>
 800231c:	f7fe fb2e 	bl	800097c <__aeabi_d2f>
	yaw -=  -1.1; // CHANGE-> (In Leeds, UK declination = -1.1) ... Declination at Danville, California is 13 degrees 48 minutes and 47 seconds on 2014-04-04 (+13.8)
 8002320:	f7fe f8c2 	bl	80004a8 <__aeabi_f2d>
 8002324:	a310      	add	r3, pc, #64	; (adr r3, 8002368 <calc_RollPitchYaw+0x2a0>)
 8002326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800232a:	f7fd ff5f 	bl	80001ec <__adddf3>
 800232e:	f7fe fb25 	bl	800097c <__aeabi_d2f>
 8002332:	6038      	str	r0, [r7, #0]
	roll *= 180.0 / PI;
 8002334:	4620      	mov	r0, r4
 8002336:	f7fe f8b7 	bl	80004a8 <__aeabi_f2d>
 800233a:	a309      	add	r3, pc, #36	; (adr r3, 8002360 <calc_RollPitchYaw+0x298>)
 800233c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002340:	f7fe f90a 	bl	8000558 <__aeabi_dmul>
 8002344:	f7fe fb1a 	bl	800097c <__aeabi_d2f>
 8002348:	4b1d      	ldr	r3, [pc, #116]	; (80023c0 <calc_RollPitchYaw+0x2f8>)
 800234a:	6018      	str	r0, [r3, #0]
	sum = 0;
 800234c:	2300      	movs	r3, #0
 800234e:	6033      	str	r3, [r6, #0]
	sumCount = 0;
 8002350:	2300      	movs	r3, #0
 8002352:	602b      	str	r3, [r5, #0]
}
 8002354:	b007      	add	sp, #28
 8002356:	ecbd 8b04 	vpop	{d8-d9}
 800235a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800235e:	bf00      	nop
 8002360:	0d03cf26 	.word	0x0d03cf26
 8002364:	404ca5dc 	.word	0x404ca5dc
 8002368:	9999999a 	.word	0x9999999a
 800236c:	3ff19999 	.word	0x3ff19999
 8002370:	20000244 	.word	0x20000244
 8002374:	20000258 	.word	0x20000258
 8002378:	44fa0000 	.word	0x44fa0000
 800237c:	4cbebc20 	.word	0x4cbebc20
 8002380:	20000248 	.word	0x20000248
 8002384:	20000274 	.word	0x20000274
 8002388:	20000278 	.word	0x20000278
 800238c:	20000384 	.word	0x20000384
 8002390:	40490fdb 	.word	0x40490fdb
 8002394:	2000033c 	.word	0x2000033c
 8002398:	20000360 	.word	0x20000360
 800239c:	43340000 	.word	0x43340000
 80023a0:	20000368 	.word	0x20000368
 80023a4:	2000038c 	.word	0x2000038c
 80023a8:	20000350 	.word	0x20000350
 80023ac:	20000340 	.word	0x20000340
 80023b0:	20000388 	.word	0x20000388
 80023b4:	20000354 	.word	0x20000354
 80023b8:	2000001c 	.word	0x2000001c
 80023bc:	2000036c 	.word	0x2000036c
 80023c0:	2000037c 	.word	0x2000037c
 80023c4:	20000378 	.word	0x20000378
		readAccelData(accelCount);  // Read the x/y/z adc values
 80023c8:	4c69      	ldr	r4, [pc, #420]	; (8002570 <calc_RollPitchYaw+0x4a8>)
 80023ca:	4620      	mov	r0, r4
 80023cc:	f7fe feae 	bl	800112c <readAccelData>
		ax = (float) accelCount[0] * aRes - accelBias[0]; // get actual g value, this depends on scale being set
 80023d0:	f9b4 3000 	ldrsh.w	r3, [r4]
 80023d4:	ee07 3a10 	vmov	s14, r3
 80023d8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80023dc:	4b65      	ldr	r3, [pc, #404]	; (8002574 <calc_RollPitchYaw+0x4ac>)
 80023de:	edd3 7a00 	vldr	s15, [r3]
 80023e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023e6:	4b64      	ldr	r3, [pc, #400]	; (8002578 <calc_RollPitchYaw+0x4b0>)
 80023e8:	edd3 6a00 	vldr	s13, [r3]
 80023ec:	ee37 7a66 	vsub.f32	s14, s14, s13
 80023f0:	4a62      	ldr	r2, [pc, #392]	; (800257c <calc_RollPitchYaw+0x4b4>)
 80023f2:	ed82 7a00 	vstr	s14, [r2]
		ay = (float) accelCount[1] * aRes - accelBias[1];
 80023f6:	f9b4 2002 	ldrsh.w	r2, [r4, #2]
 80023fa:	ee07 2a10 	vmov	s14, r2
 80023fe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002402:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002406:	edd3 6a01 	vldr	s13, [r3, #4]
 800240a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800240e:	4a5c      	ldr	r2, [pc, #368]	; (8002580 <calc_RollPitchYaw+0x4b8>)
 8002410:	ed82 7a00 	vstr	s14, [r2]
		az = (float) accelCount[2] * aRes - accelBias[2];
 8002414:	f9b4 2004 	ldrsh.w	r2, [r4, #4]
 8002418:	ee07 2a10 	vmov	s14, r2
 800241c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002420:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002424:	ed93 7a02 	vldr	s14, [r3, #8]
 8002428:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800242c:	4b55      	ldr	r3, [pc, #340]	; (8002584 <calc_RollPitchYaw+0x4bc>)
 800242e:	edc3 7a00 	vstr	s15, [r3]
		readGyroData(gyroCount);  // Read the x/y/z adc values
 8002432:	4c55      	ldr	r4, [pc, #340]	; (8002588 <calc_RollPitchYaw+0x4c0>)
 8002434:	4620      	mov	r0, r4
 8002436:	f7fe fe9b 	bl	8001170 <readGyroData>
		gx = (float) gyroCount[0] * gRes - gyroBias[0]; // get actual gyro value, this depends on scale being set
 800243a:	f9b4 3000 	ldrsh.w	r3, [r4]
 800243e:	ee07 3a10 	vmov	s14, r3
 8002442:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002446:	4b51      	ldr	r3, [pc, #324]	; (800258c <calc_RollPitchYaw+0x4c4>)
 8002448:	edd3 7a00 	vldr	s15, [r3]
 800244c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002450:	4b4f      	ldr	r3, [pc, #316]	; (8002590 <calc_RollPitchYaw+0x4c8>)
 8002452:	edd3 6a00 	vldr	s13, [r3]
 8002456:	ee37 7a66 	vsub.f32	s14, s14, s13
 800245a:	4a4e      	ldr	r2, [pc, #312]	; (8002594 <calc_RollPitchYaw+0x4cc>)
 800245c:	ed82 7a00 	vstr	s14, [r2]
		gy = (float) gyroCount[1] * gRes - gyroBias[1];
 8002460:	f9b4 2002 	ldrsh.w	r2, [r4, #2]
 8002464:	ee07 2a10 	vmov	s14, r2
 8002468:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800246c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002470:	edd3 6a01 	vldr	s13, [r3, #4]
 8002474:	ee37 7a66 	vsub.f32	s14, s14, s13
 8002478:	4a47      	ldr	r2, [pc, #284]	; (8002598 <calc_RollPitchYaw+0x4d0>)
 800247a:	ed82 7a00 	vstr	s14, [r2]
		gz = (float) gyroCount[2] * gRes - gyroBias[2];
 800247e:	f9b4 2004 	ldrsh.w	r2, [r4, #4]
 8002482:	ee07 2a10 	vmov	s14, r2
 8002486:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800248a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800248e:	ed93 7a02 	vldr	s14, [r3, #8]
 8002492:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002496:	4b41      	ldr	r3, [pc, #260]	; (800259c <calc_RollPitchYaw+0x4d4>)
 8002498:	edc3 7a00 	vstr	s15, [r3]
		readMagData(magCount);  // Read the x/y/z adc values
 800249c:	4c40      	ldr	r4, [pc, #256]	; (80025a0 <calc_RollPitchYaw+0x4d8>)
 800249e:	4620      	mov	r0, r4
 80024a0:	f7fe fe88 	bl	80011b4 <readMagData>
		mx = (float) magCount[0] * mRes * magCalibration[0] - magbias[0]; // get actual magnetometer value, this depends on scale being set
 80024a4:	f9b4 3000 	ldrsh.w	r3, [r4]
 80024a8:	ee07 3a10 	vmov	s14, r3
 80024ac:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80024b0:	4b3c      	ldr	r3, [pc, #240]	; (80025a4 <calc_RollPitchYaw+0x4dc>)
 80024b2:	edd3 7a00 	vldr	s15, [r3]
 80024b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024ba:	4a3b      	ldr	r2, [pc, #236]	; (80025a8 <calc_RollPitchYaw+0x4e0>)
 80024bc:	edd2 6a00 	vldr	s13, [r2]
 80024c0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80024c4:	4b39      	ldr	r3, [pc, #228]	; (80025ac <calc_RollPitchYaw+0x4e4>)
 80024c6:	edd3 6a00 	vldr	s13, [r3]
 80024ca:	ee37 7a66 	vsub.f32	s14, s14, s13
 80024ce:	4938      	ldr	r1, [pc, #224]	; (80025b0 <calc_RollPitchYaw+0x4e8>)
 80024d0:	ed81 7a00 	vstr	s14, [r1]
		my = (float) magCount[1] * mRes * magCalibration[1] - magbias[1];
 80024d4:	f9b4 1002 	ldrsh.w	r1, [r4, #2]
 80024d8:	ee07 1a10 	vmov	s14, r1
 80024dc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80024e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80024e4:	edd2 6a01 	vldr	s13, [r2, #4]
 80024e8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80024ec:	edd3 6a01 	vldr	s13, [r3, #4]
 80024f0:	ee37 7a66 	vsub.f32	s14, s14, s13
 80024f4:	492f      	ldr	r1, [pc, #188]	; (80025b4 <calc_RollPitchYaw+0x4ec>)
 80024f6:	ed81 7a00 	vstr	s14, [r1]
		mz = (float) magCount[2] * mRes * magCalibration[2] - magbias[2];
 80024fa:	f9b4 1004 	ldrsh.w	r1, [r4, #4]
 80024fe:	ee07 1a10 	vmov	s14, r1
 8002502:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800250a:	ed92 7a02 	vldr	s14, [r2, #8]
 800250e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002512:	ed93 7a02 	vldr	s14, [r3, #8]
 8002516:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800251a:	4b27      	ldr	r3, [pc, #156]	; (80025b8 <calc_RollPitchYaw+0x4f0>)
 800251c:	edc3 7a00 	vstr	s15, [r3]
 8002520:	e5e2      	b.n	80020e8 <calc_RollPitchYaw+0x20>
		float32_t timer_load = 65535;
 8002522:	4b26      	ldr	r3, [pc, #152]	; (80025bc <calc_RollPitchYaw+0x4f4>)
 8002524:	9301      	str	r3, [sp, #4]
		float32_t time_difference = 0;
 8002526:	2600      	movs	r6, #0
 8002528:	ad06      	add	r5, sp, #24
 800252a:	f845 6d10 	str.w	r6, [r5, #-16]!
		arm_sub_f32(&timer_load, &lastUpdate, &time_difference, 1);
 800252e:	2301      	movs	r3, #1
 8002530:	462a      	mov	r2, r5
 8002532:	4923      	ldr	r1, [pc, #140]	; (80025c0 <calc_RollPitchYaw+0x4f8>)
 8002534:	a801      	add	r0, sp, #4
 8002536:	f002 f990 	bl	800485a <arm_sub_f32>
		float32_t time_diff_plus_now = 0;
 800253a:	ac06      	add	r4, sp, #24
 800253c:	f844 6d0c 	str.w	r6, [r4, #-12]!
		arm_add_f32(&time_difference, &Now, &time_diff_plus_now, 1);
 8002540:	2301      	movs	r3, #1
 8002542:	4622      	mov	r2, r4
 8002544:	491f      	ldr	r1, [pc, #124]	; (80025c4 <calc_RollPitchYaw+0x4fc>)
 8002546:	4628      	mov	r0, r5
 8002548:	f002 f94a 	bl	80047e0 <arm_add_f32>
		float32_t prescaler = 2000;
 800254c:	4b1e      	ldr	r3, [pc, #120]	; (80025c8 <calc_RollPitchYaw+0x500>)
 800254e:	9305      	str	r3, [sp, #20]
		arm_mult_f32(&prescaler, &time_diff_plus_now, &top, 1);
 8002550:	2301      	movs	r3, #1
 8002552:	aa04      	add	r2, sp, #16
 8002554:	4621      	mov	r1, r4
 8002556:	a805      	add	r0, sp, #20
 8002558:	f002 f952 	bl	8004800 <arm_mult_f32>
		deltat = top/TIMER_CLK_FREQ;
 800255c:	eddd 6a04 	vldr	s13, [sp, #16]
 8002560:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80025cc <calc_RollPitchYaw+0x504>
 8002564:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002568:	4b19      	ldr	r3, [pc, #100]	; (80025d0 <calc_RollPitchYaw+0x508>)
 800256a:	edc3 7a00 	vstr	s15, [r3]
 800256e:	e5e7      	b.n	8002140 <calc_RollPitchYaw+0x78>
 8002570:	200002c8 	.word	0x200002c8
 8002574:	20000358 	.word	0x20000358
 8002578:	20000004 	.word	0x20000004
 800257c:	20000354 	.word	0x20000354
 8002580:	20000388 	.word	0x20000388
 8002584:	20000340 	.word	0x20000340
 8002588:	20000348 	.word	0x20000348
 800258c:	20000364 	.word	0x20000364
 8002590:	20000010 	.word	0x20000010
 8002594:	20000384 	.word	0x20000384
 8002598:	2000033c 	.word	0x2000033c
 800259c:	20000360 	.word	0x20000360
 80025a0:	20000370 	.word	0x20000370
 80025a4:	20000380 	.word	0x20000380
 80025a8:	2000025c 	.word	0x2000025c
 80025ac:	20000268 	.word	0x20000268
 80025b0:	2000038c 	.word	0x2000038c
 80025b4:	20000350 	.word	0x20000350
 80025b8:	20000368 	.word	0x20000368
 80025bc:	477fff00 	.word	0x477fff00
 80025c0:	20000258 	.word	0x20000258
 80025c4:	20000244 	.word	0x20000244
 80025c8:	44fa0000 	.word	0x44fa0000
 80025cc:	4cbebc20 	.word	0x4cbebc20
 80025d0:	20000248 	.word	0x20000248

080025d4 <pid_calculate_pitch>:
float pid_calculate_pitch(float IMU_pitch_value, int timer_value) {

	//pitch calculations

	//Calculate error
	pitch_error = IMU_pitch_value - pitch_setpoint;
 80025d4:	4b38      	ldr	r3, [pc, #224]	; (80026b8 <pid_calculate_pitch+0xe4>)
 80025d6:	edd3 7a00 	vldr	s15, [r3]
 80025da:	ee30 0a67 	vsub.f32	s0, s0, s15
 80025de:	4b37      	ldr	r3, [pc, #220]	; (80026bc <pid_calculate_pitch+0xe8>)
 80025e0:	ed83 0a00 	vstr	s0, [r3]

	//Proportional component
	pitch_p = pitch_p_gain * pitch_error;
 80025e4:	4b36      	ldr	r3, [pc, #216]	; (80026c0 <pid_calculate_pitch+0xec>)
 80025e6:	ed93 7a00 	vldr	s14, [r3]
 80025ea:	ee20 7a07 	vmul.f32	s14, s0, s14
 80025ee:	4b35      	ldr	r3, [pc, #212]	; (80026c4 <pid_calculate_pitch+0xf0>)
 80025f0:	ed83 7a00 	vstr	s14, [r3]

	//Integral
	pitch_i += (pitch_i_gain * pitch_error);
 80025f4:	4b34      	ldr	r3, [pc, #208]	; (80026c8 <pid_calculate_pitch+0xf4>)
 80025f6:	edd3 6a00 	vldr	s13, [r3]
 80025fa:	ee60 6a26 	vmul.f32	s13, s0, s13
 80025fe:	4b33      	ldr	r3, [pc, #204]	; (80026cc <pid_calculate_pitch+0xf8>)
 8002600:	edd3 7a00 	vldr	s15, [r3]
 8002604:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002608:	edc3 6a00 	vstr	s13, [r3]
		} else if (pitch_i > 800) {
			pitch_i = 800;
		}*/

	//Derivative component
	pitch_now = timer_value;
 800260c:	4b30      	ldr	r3, [pc, #192]	; (80026d0 <pid_calculate_pitch+0xfc>)
 800260e:	6018      	str	r0, [r3, #0]

	if (pitch_now - pitch_last_update < 0) {
 8002610:	4b30      	ldr	r3, [pc, #192]	; (80026d4 <pid_calculate_pitch+0x100>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	1ac2      	subs	r2, r0, r3
 8002616:	d439      	bmi.n	800268c <pid_calculate_pitch+0xb8>
		//Formula for getting timer count into seconds = COUNT * (1/TIMER_CLK)*PRESCALER
		pitch_elapsed_time = (float) (((65535 - pitch_last_update) + pitch_now)* (1 / (100000000.0f / 2000.0f)));

	} else {
		//Otherwise normally the count difference will be positive
		pitch_elapsed_time = (float) ((pitch_now - pitch_last_update) * (1 / (100000000.0f / 2000.0f))); // set integration time by time elapsed since last filter update
 8002618:	ee07 2a90 	vmov	s15, r2
 800261c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002620:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 80026d8 <pid_calculate_pitch+0x104>
 8002624:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002628:	4b2c      	ldr	r3, [pc, #176]	; (80026dc <pid_calculate_pitch+0x108>)
 800262a:	edc3 7a00 	vstr	s15, [r3]
	}

	pitch_d = pitch_d_gain
			* ((pitch_error - pitch_last_d_error) / pitch_elapsed_time);
 800262e:	4b2c      	ldr	r3, [pc, #176]	; (80026e0 <pid_calculate_pitch+0x10c>)
 8002630:	ed93 6a00 	vldr	s12, [r3]
 8002634:	ee30 6a46 	vsub.f32	s12, s0, s12
 8002638:	4a28      	ldr	r2, [pc, #160]	; (80026dc <pid_calculate_pitch+0x108>)
 800263a:	edd2 5a00 	vldr	s11, [r2]
 800263e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002642:	4a28      	ldr	r2, [pc, #160]	; (80026e4 <pid_calculate_pitch+0x110>)
 8002644:	ed92 6a00 	vldr	s12, [r2]
 8002648:	ee67 7a86 	vmul.f32	s15, s15, s12
	pitch_d = pitch_d_gain
 800264c:	4a26      	ldr	r2, [pc, #152]	; (80026e8 <pid_calculate_pitch+0x114>)
 800264e:	edc2 7a00 	vstr	s15, [r2]
	pitch_last_update = pitch_now;
 8002652:	4a20      	ldr	r2, [pc, #128]	; (80026d4 <pid_calculate_pitch+0x100>)
 8002654:	6010      	str	r0, [r2, #0]
	pitch_last_d_error = pitch_error;
 8002656:	ed83 0a00 	vstr	s0, [r3]

	//PID together
	pitch_output = pitch_p + pitch_i + pitch_d;
 800265a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800265e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002662:	4b22      	ldr	r3, [pc, #136]	; (80026ec <pid_calculate_pitch+0x118>)
 8002664:	edc3 7a00 	vstr	s15, [r3]

	//Clip PID output in event of extreme swings
	if (pitch_output < -2000) {
 8002668:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80026f0 <pid_calculate_pitch+0x11c>
 800266c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002674:	d41a      	bmi.n	80026ac <pid_calculate_pitch+0xd8>
		pitch_output = -2000;
	} else if (pitch_output > 2000) {
 8002676:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80026f4 <pid_calculate_pitch+0x120>
 800267a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800267e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002682:	dd15      	ble.n	80026b0 <pid_calculate_pitch+0xdc>
		pitch_output = 2000;
 8002684:	4b19      	ldr	r3, [pc, #100]	; (80026ec <pid_calculate_pitch+0x118>)
 8002686:	ed83 7a00 	vstr	s14, [r3]
 800268a:	e011      	b.n	80026b0 <pid_calculate_pitch+0xdc>
		pitch_elapsed_time = (float) (((65535 - pitch_last_update) + pitch_now)* (1 / (100000000.0f / 2000.0f)));
 800268c:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8002690:	33ff      	adds	r3, #255	; 0xff
 8002692:	4403      	add	r3, r0
 8002694:	ee07 3a90 	vmov	s15, r3
 8002698:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800269c:	ed9f 6a0e 	vldr	s12, [pc, #56]	; 80026d8 <pid_calculate_pitch+0x104>
 80026a0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80026a4:	4b0d      	ldr	r3, [pc, #52]	; (80026dc <pid_calculate_pitch+0x108>)
 80026a6:	edc3 7a00 	vstr	s15, [r3]
 80026aa:	e7c0      	b.n	800262e <pid_calculate_pitch+0x5a>
		pitch_output = -2000;
 80026ac:	ed83 7a00 	vstr	s14, [r3]
	}

	return pitch_output;
}
 80026b0:	4b0e      	ldr	r3, [pc, #56]	; (80026ec <pid_calculate_pitch+0x118>)
 80026b2:	ed93 0a00 	vldr	s0, [r3]
 80026b6:	4770      	bx	lr
 80026b8:	20000298 	.word	0x20000298
 80026bc:	20000284 	.word	0x20000284
 80026c0:	20000030 	.word	0x20000030
 80026c4:	20000398 	.word	0x20000398
 80026c8:	2000002c 	.word	0x2000002c
 80026cc:	2000039c 	.word	0x2000039c
 80026d0:	20000290 	.word	0x20000290
 80026d4:	2000028c 	.word	0x2000028c
 80026d8:	37a7c5ac 	.word	0x37a7c5ac
 80026dc:	20000280 	.word	0x20000280
 80026e0:	20000288 	.word	0x20000288
 80026e4:	2000027c 	.word	0x2000027c
 80026e8:	20000394 	.word	0x20000394
 80026ec:	20000294 	.word	0x20000294
 80026f0:	c4fa0000 	.word	0xc4fa0000
 80026f4:	44fa0000 	.word	0x44fa0000

080026f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026f8:	b510      	push	{r4, lr}
 80026fa:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026fc:	4b0e      	ldr	r3, [pc, #56]	; (8002738 <HAL_InitTick+0x40>)
 80026fe:	7818      	ldrb	r0, [r3, #0]
 8002700:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002704:	fbb3 f3f0 	udiv	r3, r3, r0
 8002708:	4a0c      	ldr	r2, [pc, #48]	; (800273c <HAL_InitTick+0x44>)
 800270a:	6810      	ldr	r0, [r2, #0]
 800270c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002710:	f000 f8ac 	bl	800286c <HAL_SYSTICK_Config>
 8002714:	b968      	cbnz	r0, 8002732 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002716:	2c0f      	cmp	r4, #15
 8002718:	d901      	bls.n	800271e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800271a:	2001      	movs	r0, #1
 800271c:	e00a      	b.n	8002734 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800271e:	2200      	movs	r2, #0
 8002720:	4621      	mov	r1, r4
 8002722:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002726:	f000 f85f 	bl	80027e8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800272a:	4b05      	ldr	r3, [pc, #20]	; (8002740 <HAL_InitTick+0x48>)
 800272c:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800272e:	2000      	movs	r0, #0
 8002730:	e000      	b.n	8002734 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8002732:	2001      	movs	r0, #1
}
 8002734:	bd10      	pop	{r4, pc}
 8002736:	bf00      	nop
 8002738:	20000034 	.word	0x20000034
 800273c:	2000004c 	.word	0x2000004c
 8002740:	20000038 	.word	0x20000038

08002744 <HAL_Init>:
{
 8002744:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002746:	4b0b      	ldr	r3, [pc, #44]	; (8002774 <HAL_Init+0x30>)
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800274e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002756:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800275e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002760:	2003      	movs	r0, #3
 8002762:	f000 f82f 	bl	80027c4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8002766:	2000      	movs	r0, #0
 8002768:	f7ff ffc6 	bl	80026f8 <HAL_InitTick>
  HAL_MspInit();
 800276c:	f002 fb92 	bl	8004e94 <HAL_MspInit>
}
 8002770:	2000      	movs	r0, #0
 8002772:	bd08      	pop	{r3, pc}
 8002774:	40023c00 	.word	0x40023c00

08002778 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002778:	4a03      	ldr	r2, [pc, #12]	; (8002788 <HAL_IncTick+0x10>)
 800277a:	6811      	ldr	r1, [r2, #0]
 800277c:	4b03      	ldr	r3, [pc, #12]	; (800278c <HAL_IncTick+0x14>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	440b      	add	r3, r1
 8002782:	6013      	str	r3, [r2, #0]
}
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	200003a8 	.word	0x200003a8
 800278c:	20000034 	.word	0x20000034

08002790 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002790:	4b01      	ldr	r3, [pc, #4]	; (8002798 <HAL_GetTick+0x8>)
 8002792:	6818      	ldr	r0, [r3, #0]
}
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	200003a8 	.word	0x200003a8

0800279c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800279c:	b538      	push	{r3, r4, r5, lr}
 800279e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80027a0:	f7ff fff6 	bl	8002790 <HAL_GetTick>
 80027a4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027a6:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 80027aa:	d002      	beq.n	80027b2 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80027ac:	4b04      	ldr	r3, [pc, #16]	; (80027c0 <HAL_Delay+0x24>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027b2:	f7ff ffed 	bl	8002790 <HAL_GetTick>
 80027b6:	1b40      	subs	r0, r0, r5
 80027b8:	42a0      	cmp	r0, r4
 80027ba:	d3fa      	bcc.n	80027b2 <HAL_Delay+0x16>
  {
  }
}
 80027bc:	bd38      	pop	{r3, r4, r5, pc}
 80027be:	bf00      	nop
 80027c0:	20000034 	.word	0x20000034

080027c4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027c4:	4a07      	ldr	r2, [pc, #28]	; (80027e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80027c6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027c8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80027cc:	041b      	lsls	r3, r3, #16
 80027ce:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027d0:	0200      	lsls	r0, r0, #8
 80027d2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027d6:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80027d8:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80027dc:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80027e0:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80027e2:	4770      	bx	lr
 80027e4:	e000ed00 	.word	0xe000ed00

080027e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027e8:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027ea:	4b17      	ldr	r3, [pc, #92]	; (8002848 <HAL_NVIC_SetPriority+0x60>)
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027f2:	f1c3 0407 	rsb	r4, r3, #7
 80027f6:	2c04      	cmp	r4, #4
 80027f8:	bf28      	it	cs
 80027fa:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027fc:	1d1d      	adds	r5, r3, #4
 80027fe:	2d06      	cmp	r5, #6
 8002800:	d918      	bls.n	8002834 <HAL_NVIC_SetPriority+0x4c>
 8002802:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002804:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002808:	fa05 f404 	lsl.w	r4, r5, r4
 800280c:	ea21 0104 	bic.w	r1, r1, r4
 8002810:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002812:	fa05 f303 	lsl.w	r3, r5, r3
 8002816:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800281a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800281c:	2800      	cmp	r0, #0
 800281e:	db0b      	blt.n	8002838 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002820:	0109      	lsls	r1, r1, #4
 8002822:	b2c9      	uxtb	r1, r1
 8002824:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002828:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800282c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002830:	bc30      	pop	{r4, r5}
 8002832:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002834:	2300      	movs	r3, #0
 8002836:	e7e5      	b.n	8002804 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002838:	f000 000f 	and.w	r0, r0, #15
 800283c:	0109      	lsls	r1, r1, #4
 800283e:	b2c9      	uxtb	r1, r1
 8002840:	4b02      	ldr	r3, [pc, #8]	; (800284c <HAL_NVIC_SetPriority+0x64>)
 8002842:	5419      	strb	r1, [r3, r0]
 8002844:	e7f4      	b.n	8002830 <HAL_NVIC_SetPriority+0x48>
 8002846:	bf00      	nop
 8002848:	e000ed00 	.word	0xe000ed00
 800284c:	e000ed14 	.word	0xe000ed14

08002850 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002850:	2800      	cmp	r0, #0
 8002852:	db07      	blt.n	8002864 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002854:	f000 021f 	and.w	r2, r0, #31
 8002858:	0940      	lsrs	r0, r0, #5
 800285a:	2301      	movs	r3, #1
 800285c:	4093      	lsls	r3, r2
 800285e:	4a02      	ldr	r2, [pc, #8]	; (8002868 <HAL_NVIC_EnableIRQ+0x18>)
 8002860:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	e000e100 	.word	0xe000e100

0800286c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800286c:	3801      	subs	r0, #1
 800286e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002872:	d20a      	bcs.n	800288a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002874:	4b06      	ldr	r3, [pc, #24]	; (8002890 <HAL_SYSTICK_Config+0x24>)
 8002876:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002878:	4a06      	ldr	r2, [pc, #24]	; (8002894 <HAL_SYSTICK_Config+0x28>)
 800287a:	21f0      	movs	r1, #240	; 0xf0
 800287c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002880:	2000      	movs	r0, #0
 8002882:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002884:	2207      	movs	r2, #7
 8002886:	601a      	str	r2, [r3, #0]
 8002888:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800288a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	e000e010 	.word	0xe000e010
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002898:	2300      	movs	r3, #0
 800289a:	2b0f      	cmp	r3, #15
 800289c:	f200 80c5 	bhi.w	8002a2a <HAL_GPIO_Init+0x192>
{
 80028a0:	b4f0      	push	{r4, r5, r6, r7}
 80028a2:	b082      	sub	sp, #8
 80028a4:	e039      	b.n	800291a <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028a6:	2204      	movs	r2, #4
 80028a8:	e000      	b.n	80028ac <HAL_GPIO_Init+0x14>
 80028aa:	2200      	movs	r2, #0
 80028ac:	40b2      	lsls	r2, r6
 80028ae:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028b0:	3402      	adds	r4, #2
 80028b2:	4e5e      	ldr	r6, [pc, #376]	; (8002a2c <HAL_GPIO_Init+0x194>)
 80028b4:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028b8:	4a5d      	ldr	r2, [pc, #372]	; (8002a30 <HAL_GPIO_Init+0x198>)
 80028ba:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80028bc:	43ea      	mvns	r2, r5
 80028be:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028c2:	684f      	ldr	r7, [r1, #4]
 80028c4:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 80028c8:	d001      	beq.n	80028ce <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 80028ca:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 80028ce:	4c58      	ldr	r4, [pc, #352]	; (8002a30 <HAL_GPIO_Init+0x198>)
 80028d0:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 80028d2:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 80028d4:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028d8:	684f      	ldr	r7, [r1, #4]
 80028da:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 80028de:	d001      	beq.n	80028e4 <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 80028e0:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 80028e4:	4c52      	ldr	r4, [pc, #328]	; (8002a30 <HAL_GPIO_Init+0x198>)
 80028e6:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028e8:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 80028ea:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028ee:	684f      	ldr	r7, [r1, #4]
 80028f0:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 80028f4:	d001      	beq.n	80028fa <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 80028f6:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 80028fa:	4c4d      	ldr	r4, [pc, #308]	; (8002a30 <HAL_GPIO_Init+0x198>)
 80028fc:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 80028fe:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8002900:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002902:	684e      	ldr	r6, [r1, #4]
 8002904:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8002908:	d001      	beq.n	800290e <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 800290a:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 800290e:	4c48      	ldr	r4, [pc, #288]	; (8002a30 <HAL_GPIO_Init+0x198>)
 8002910:	60e2      	str	r2, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002912:	3301      	adds	r3, #1
 8002914:	2b0f      	cmp	r3, #15
 8002916:	f200 8085 	bhi.w	8002a24 <HAL_GPIO_Init+0x18c>
    ioposition = 0x01U << position;
 800291a:	2201      	movs	r2, #1
 800291c:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800291e:	680c      	ldr	r4, [r1, #0]
 8002920:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 8002924:	42aa      	cmp	r2, r5
 8002926:	d1f4      	bne.n	8002912 <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002928:	684c      	ldr	r4, [r1, #4]
 800292a:	2c02      	cmp	r4, #2
 800292c:	d001      	beq.n	8002932 <HAL_GPIO_Init+0x9a>
 800292e:	2c12      	cmp	r4, #18
 8002930:	d110      	bne.n	8002954 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->AFR[position >> 3U];
 8002932:	08de      	lsrs	r6, r3, #3
 8002934:	3608      	adds	r6, #8
 8002936:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800293a:	f003 0407 	and.w	r4, r3, #7
 800293e:	00a7      	lsls	r7, r4, #2
 8002940:	240f      	movs	r4, #15
 8002942:	40bc      	lsls	r4, r7
 8002944:	ea2c 0c04 	bic.w	ip, ip, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002948:	690c      	ldr	r4, [r1, #16]
 800294a:	40bc      	lsls	r4, r7
 800294c:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->AFR[position >> 3U] = temp;
 8002950:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 8002954:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002956:	005f      	lsls	r7, r3, #1
 8002958:	2603      	movs	r6, #3
 800295a:	40be      	lsls	r6, r7
 800295c:	43f6      	mvns	r6, r6
 800295e:	ea06 0c04 	and.w	ip, r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002962:	684c      	ldr	r4, [r1, #4]
 8002964:	f004 0403 	and.w	r4, r4, #3
 8002968:	40bc      	lsls	r4, r7
 800296a:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800296e:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002970:	684c      	ldr	r4, [r1, #4]
 8002972:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
 8002976:	f1bc 0f01 	cmp.w	ip, #1
 800297a:	d903      	bls.n	8002984 <HAL_GPIO_Init+0xec>
 800297c:	2c11      	cmp	r4, #17
 800297e:	d001      	beq.n	8002984 <HAL_GPIO_Init+0xec>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002980:	2c12      	cmp	r4, #18
 8002982:	d110      	bne.n	80029a6 <HAL_GPIO_Init+0x10e>
        temp = GPIOx->OSPEEDR; 
 8002984:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002986:	ea06 0c04 	and.w	ip, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 800298a:	68cc      	ldr	r4, [r1, #12]
 800298c:	40bc      	lsls	r4, r7
 800298e:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OSPEEDR = temp;
 8002992:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8002994:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002996:	ea24 0202 	bic.w	r2, r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800299a:	684c      	ldr	r4, [r1, #4]
 800299c:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80029a0:	409c      	lsls	r4, r3
 80029a2:	4314      	orrs	r4, r2
        GPIOx->OTYPER = temp;
 80029a4:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 80029a6:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029a8:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029aa:	688a      	ldr	r2, [r1, #8]
 80029ac:	40ba      	lsls	r2, r7
 80029ae:	4332      	orrs	r2, r6
      GPIOx->PUPDR = temp;
 80029b0:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029b2:	684a      	ldr	r2, [r1, #4]
 80029b4:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 80029b8:	d0ab      	beq.n	8002912 <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ba:	2200      	movs	r2, #0
 80029bc:	9201      	str	r2, [sp, #4]
 80029be:	4a1d      	ldr	r2, [pc, #116]	; (8002a34 <HAL_GPIO_Init+0x19c>)
 80029c0:	6c54      	ldr	r4, [r2, #68]	; 0x44
 80029c2:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 80029c6:	6454      	str	r4, [r2, #68]	; 0x44
 80029c8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80029ca:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80029ce:	9201      	str	r2, [sp, #4]
 80029d0:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80029d2:	089c      	lsrs	r4, r3, #2
 80029d4:	1ca6      	adds	r6, r4, #2
 80029d6:	4a15      	ldr	r2, [pc, #84]	; (8002a2c <HAL_GPIO_Init+0x194>)
 80029d8:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029dc:	f003 0203 	and.w	r2, r3, #3
 80029e0:	0096      	lsls	r6, r2, #2
 80029e2:	220f      	movs	r2, #15
 80029e4:	40b2      	lsls	r2, r6
 80029e6:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029ea:	4a13      	ldr	r2, [pc, #76]	; (8002a38 <HAL_GPIO_Init+0x1a0>)
 80029ec:	4290      	cmp	r0, r2
 80029ee:	f43f af5c 	beq.w	80028aa <HAL_GPIO_Init+0x12>
 80029f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029f6:	4290      	cmp	r0, r2
 80029f8:	d00e      	beq.n	8002a18 <HAL_GPIO_Init+0x180>
 80029fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029fe:	4290      	cmp	r0, r2
 8002a00:	d00c      	beq.n	8002a1c <HAL_GPIO_Init+0x184>
 8002a02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a06:	4290      	cmp	r0, r2
 8002a08:	d00a      	beq.n	8002a20 <HAL_GPIO_Init+0x188>
 8002a0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a0e:	4290      	cmp	r0, r2
 8002a10:	f43f af49 	beq.w	80028a6 <HAL_GPIO_Init+0xe>
 8002a14:	2207      	movs	r2, #7
 8002a16:	e749      	b.n	80028ac <HAL_GPIO_Init+0x14>
 8002a18:	2201      	movs	r2, #1
 8002a1a:	e747      	b.n	80028ac <HAL_GPIO_Init+0x14>
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	e745      	b.n	80028ac <HAL_GPIO_Init+0x14>
 8002a20:	2203      	movs	r2, #3
 8002a22:	e743      	b.n	80028ac <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 8002a24:	b002      	add	sp, #8
 8002a26:	bcf0      	pop	{r4, r5, r6, r7}
 8002a28:	4770      	bx	lr
 8002a2a:	4770      	bx	lr
 8002a2c:	40013800 	.word	0x40013800
 8002a30:	40013c00 	.word	0x40013c00
 8002a34:	40023800 	.word	0x40023800
 8002a38:	40020000 	.word	0x40020000

08002a3c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a3c:	b912      	cbnz	r2, 8002a44 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a3e:	0409      	lsls	r1, r1, #16
 8002a40:	6181      	str	r1, [r0, #24]
  }
}
 8002a42:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8002a44:	6181      	str	r1, [r0, #24]
 8002a46:	4770      	bx	lr

08002a48 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002a48:	6943      	ldr	r3, [r0, #20]
 8002a4a:	ea31 0303 	bics.w	r3, r1, r3
 8002a4e:	d001      	beq.n	8002a54 <HAL_GPIO_TogglePin+0xc>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a50:	6181      	str	r1, [r0, #24]
  }
}
 8002a52:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002a54:	0409      	lsls	r1, r1, #16
 8002a56:	6181      	str	r1, [r0, #24]
 8002a58:	4770      	bx	lr

08002a5a <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a5a:	6803      	ldr	r3, [r0, #0]
 8002a5c:	695a      	ldr	r2, [r3, #20]
 8002a5e:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8002a62:	d011      	beq.n	8002a88 <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a64:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a68:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002a6e:	2220      	movs	r2, #32
 8002a70:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a74:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a78:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002a7a:	f042 0204 	orr.w	r2, r2, #4
 8002a7e:	6402      	str	r2, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a80:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

    return HAL_ERROR;
 8002a84:	2001      	movs	r0, #1
 8002a86:	4770      	bx	lr
  }
  return HAL_OK;
 8002a88:	2000      	movs	r0, #0
}
 8002a8a:	4770      	bx	lr

08002a8c <I2C_WaitOnFlagUntilTimeout>:
{
 8002a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a8e:	4606      	mov	r6, r0
 8002a90:	460c      	mov	r4, r1
 8002a92:	4617      	mov	r7, r2
 8002a94:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a96:	e022      	b.n	8002ade <I2C_WaitOnFlagUntilTimeout+0x52>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a98:	f7ff fe7a 	bl	8002790 <HAL_GetTick>
 8002a9c:	9b06      	ldr	r3, [sp, #24]
 8002a9e:	1ac0      	subs	r0, r0, r3
 8002aa0:	42a8      	cmp	r0, r5
 8002aa2:	d800      	bhi.n	8002aa6 <I2C_WaitOnFlagUntilTimeout+0x1a>
 8002aa4:	b9dd      	cbnz	r5, 8002ade <I2C_WaitOnFlagUntilTimeout+0x52>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	6333      	str	r3, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002aaa:	2220      	movs	r2, #32
 8002aac:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002ab0:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002ab4:	6c32      	ldr	r2, [r6, #64]	; 0x40
 8002ab6:	f042 0220 	orr.w	r2, r2, #32
 8002aba:	6432      	str	r2, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002abc:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
        return HAL_ERROR;
 8002ac0:	2001      	movs	r0, #1
 8002ac2:	e01a      	b.n	8002afa <I2C_WaitOnFlagUntilTimeout+0x6e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ac4:	6833      	ldr	r3, [r6, #0]
 8002ac6:	695b      	ldr	r3, [r3, #20]
 8002ac8:	ea24 0303 	bic.w	r3, r4, r3
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	fab3 f383 	clz	r3, r3
 8002ad2:	095b      	lsrs	r3, r3, #5
 8002ad4:	429f      	cmp	r7, r3
 8002ad6:	d10f      	bne.n	8002af8 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8002ad8:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8002adc:	d1dc      	bne.n	8002a98 <I2C_WaitOnFlagUntilTimeout+0xc>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ade:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d0ee      	beq.n	8002ac4 <I2C_WaitOnFlagUntilTimeout+0x38>
 8002ae6:	6833      	ldr	r3, [r6, #0]
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	ea24 0303 	bic.w	r3, r4, r3
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	fab3 f383 	clz	r3, r3
 8002af4:	095b      	lsrs	r3, r3, #5
 8002af6:	e7ed      	b.n	8002ad4 <I2C_WaitOnFlagUntilTimeout+0x48>
  return HAL_OK;
 8002af8:	2000      	movs	r0, #0
}
 8002afa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002afc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8002afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002afe:	4604      	mov	r4, r0
 8002b00:	460d      	mov	r5, r1
 8002b02:	4616      	mov	r6, r2
 8002b04:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b06:	e03c      	b.n	8002b82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b0e:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b10:	6823      	ldr	r3, [r4, #0]
 8002b12:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002b16:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b1c:	2220      	movs	r2, #32
 8002b1e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b22:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b26:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002b28:	f042 0204 	orr.w	r2, r2, #4
 8002b2c:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8002b2e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8002b32:	2001      	movs	r0, #1
 8002b34:	e033      	b.n	8002b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b36:	f7ff fe2b 	bl	8002790 <HAL_GetTick>
 8002b3a:	1bc0      	subs	r0, r0, r7
 8002b3c:	42b0      	cmp	r0, r6
 8002b3e:	d800      	bhi.n	8002b42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x46>
 8002b40:	b9fe      	cbnz	r6, 8002b82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b42:	2300      	movs	r3, #0
 8002b44:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b46:	2220      	movs	r2, #32
 8002b48:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b4c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b50:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002b52:	f042 0220 	orr.w	r2, r2, #32
 8002b56:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002b58:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8002b5c:	2001      	movs	r0, #1
 8002b5e:	e01e      	b.n	8002b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b60:	6823      	ldr	r3, [r4, #0]
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	ea25 0303 	bic.w	r3, r5, r3
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	3300      	adds	r3, #0
 8002b6c:	bf18      	it	ne
 8002b6e:	2301      	movne	r3, #1
 8002b70:	b1a3      	cbz	r3, 8002b9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b72:	6823      	ldr	r3, [r4, #0]
 8002b74:	695a      	ldr	r2, [r3, #20]
 8002b76:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8002b7a:	d1c5      	bne.n	8002b08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
    if (Timeout != HAL_MAX_DELAY)
 8002b7c:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 8002b80:	d1d9      	bne.n	8002b36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b82:	f3c5 4307 	ubfx	r3, r5, #16, #8
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d0ea      	beq.n	8002b60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x64>
 8002b8a:	6823      	ldr	r3, [r4, #0]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	ea25 0303 	bic.w	r3, r5, r3
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	3300      	adds	r3, #0
 8002b96:	bf18      	it	ne
 8002b98:	2301      	movne	r3, #1
 8002b9a:	e7e9      	b.n	8002b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x74>
  return HAL_OK;
 8002b9c:	2000      	movs	r0, #0
}
 8002b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002ba0 <I2C_MasterRequestWrite>:
{
 8002ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	4604      	mov	r4, r0
 8002ba6:	460f      	mov	r7, r1
 8002ba8:	4615      	mov	r5, r2
 8002baa:	461e      	mov	r6, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002bac:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002bae:	2b08      	cmp	r3, #8
 8002bb0:	d00d      	beq.n	8002bce <I2C_MasterRequestWrite+0x2e>
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d00b      	beq.n	8002bce <I2C_MasterRequestWrite+0x2e>
 8002bb6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002bba:	d008      	beq.n	8002bce <I2C_MasterRequestWrite+0x2e>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002bbc:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002bbe:	2b12      	cmp	r3, #18
 8002bc0:	d10a      	bne.n	8002bd8 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bc2:	6802      	ldr	r2, [r0, #0]
 8002bc4:	6813      	ldr	r3, [r2, #0]
 8002bc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bca:	6013      	str	r3, [r2, #0]
 8002bcc:	e004      	b.n	8002bd8 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bce:	6822      	ldr	r2, [r4, #0]
 8002bd0:	6813      	ldr	r3, [r2, #0]
 8002bd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bd6:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002bd8:	9600      	str	r6, [sp, #0]
 8002bda:	462b      	mov	r3, r5
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002be2:	4620      	mov	r0, r4
 8002be4:	f7ff ff52 	bl	8002a8c <I2C_WaitOnFlagUntilTimeout>
 8002be8:	bb18      	cbnz	r0, 8002c32 <I2C_MasterRequestWrite+0x92>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bea:	6923      	ldr	r3, [r4, #16]
 8002bec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002bf0:	d10d      	bne.n	8002c0e <I2C_MasterRequestWrite+0x6e>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002bf2:	6823      	ldr	r3, [r4, #0]
 8002bf4:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8002bf8:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bfa:	4633      	mov	r3, r6
 8002bfc:	462a      	mov	r2, r5
 8002bfe:	4910      	ldr	r1, [pc, #64]	; (8002c40 <I2C_MasterRequestWrite+0xa0>)
 8002c00:	4620      	mov	r0, r4
 8002c02:	f7ff ff7b 	bl	8002afc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c06:	4603      	mov	r3, r0
 8002c08:	b1a0      	cbz	r0, 8002c34 <I2C_MasterRequestWrite+0x94>
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e012      	b.n	8002c34 <I2C_MasterRequestWrite+0x94>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002c0e:	11fb      	asrs	r3, r7, #7
 8002c10:	6822      	ldr	r2, [r4, #0]
 8002c12:	f003 0306 	and.w	r3, r3, #6
 8002c16:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8002c1a:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002c1c:	4633      	mov	r3, r6
 8002c1e:	462a      	mov	r2, r5
 8002c20:	4908      	ldr	r1, [pc, #32]	; (8002c44 <I2C_MasterRequestWrite+0xa4>)
 8002c22:	4620      	mov	r0, r4
 8002c24:	f7ff ff6a 	bl	8002afc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c28:	b938      	cbnz	r0, 8002c3a <I2C_MasterRequestWrite+0x9a>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002c2a:	6823      	ldr	r3, [r4, #0]
 8002c2c:	b2ff      	uxtb	r7, r7
 8002c2e:	611f      	str	r7, [r3, #16]
 8002c30:	e7e3      	b.n	8002bfa <I2C_MasterRequestWrite+0x5a>
    return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	b003      	add	sp, #12
 8002c38:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e7fa      	b.n	8002c34 <I2C_MasterRequestWrite+0x94>
 8002c3e:	bf00      	nop
 8002c40:	00010002 	.word	0x00010002
 8002c44:	00010008 	.word	0x00010008

08002c48 <I2C_MasterRequestRead>:
{
 8002c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c4c:	b084      	sub	sp, #16
 8002c4e:	4604      	mov	r4, r0
 8002c50:	460d      	mov	r5, r1
 8002c52:	4616      	mov	r6, r2
 8002c54:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c56:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c58:	6801      	ldr	r1, [r0, #0]
 8002c5a:	680b      	ldr	r3, [r1, #0]
 8002c5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c60:	600b      	str	r3, [r1, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002c62:	2a08      	cmp	r2, #8
 8002c64:	d00d      	beq.n	8002c82 <I2C_MasterRequestRead+0x3a>
 8002c66:	2a01      	cmp	r2, #1
 8002c68:	d00b      	beq.n	8002c82 <I2C_MasterRequestRead+0x3a>
 8002c6a:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002c6e:	d008      	beq.n	8002c82 <I2C_MasterRequestRead+0x3a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002c70:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002c72:	2b11      	cmp	r3, #17
 8002c74:	d10a      	bne.n	8002c8c <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c76:	6802      	ldr	r2, [r0, #0]
 8002c78:	6813      	ldr	r3, [r2, #0]
 8002c7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c7e:	6013      	str	r3, [r2, #0]
 8002c80:	e004      	b.n	8002c8c <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c82:	6822      	ldr	r2, [r4, #0]
 8002c84:	6813      	ldr	r3, [r2, #0]
 8002c86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c8a:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c8c:	9700      	str	r7, [sp, #0]
 8002c8e:	4633      	mov	r3, r6
 8002c90:	2200      	movs	r2, #0
 8002c92:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c96:	4620      	mov	r0, r4
 8002c98:	f7ff fef8 	bl	8002a8c <I2C_WaitOnFlagUntilTimeout>
 8002c9c:	2800      	cmp	r0, #0
 8002c9e:	d149      	bne.n	8002d34 <I2C_MasterRequestRead+0xec>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ca0:	6923      	ldr	r3, [r4, #16]
 8002ca2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ca6:	d10f      	bne.n	8002cc8 <I2C_MasterRequestRead+0x80>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002ca8:	6823      	ldr	r3, [r4, #0]
 8002caa:	f045 0501 	orr.w	r5, r5, #1
 8002cae:	b2ed      	uxtb	r5, r5
 8002cb0:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002cb2:	463b      	mov	r3, r7
 8002cb4:	4632      	mov	r2, r6
 8002cb6:	4923      	ldr	r1, [pc, #140]	; (8002d44 <I2C_MasterRequestRead+0xfc>)
 8002cb8:	4620      	mov	r0, r4
 8002cba:	f7ff ff1f 	bl	8002afc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2800      	cmp	r0, #0
 8002cc2:	d038      	beq.n	8002d36 <I2C_MasterRequestRead+0xee>
    return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e036      	b.n	8002d36 <I2C_MasterRequestRead+0xee>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002cc8:	ea4f 18e5 	mov.w	r8, r5, asr #7
 8002ccc:	f008 0806 	and.w	r8, r8, #6
 8002cd0:	6823      	ldr	r3, [r4, #0]
 8002cd2:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 8002cd6:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002cd8:	463b      	mov	r3, r7
 8002cda:	4632      	mov	r2, r6
 8002cdc:	491a      	ldr	r1, [pc, #104]	; (8002d48 <I2C_MasterRequestRead+0x100>)
 8002cde:	4620      	mov	r0, r4
 8002ce0:	f7ff ff0c 	bl	8002afc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ce4:	b108      	cbz	r0, 8002cea <I2C_MasterRequestRead+0xa2>
      return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e025      	b.n	8002d36 <I2C_MasterRequestRead+0xee>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002cea:	6823      	ldr	r3, [r4, #0]
 8002cec:	b2ed      	uxtb	r5, r5
 8002cee:	611d      	str	r5, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002cf0:	463b      	mov	r3, r7
 8002cf2:	4632      	mov	r2, r6
 8002cf4:	4913      	ldr	r1, [pc, #76]	; (8002d44 <I2C_MasterRequestRead+0xfc>)
 8002cf6:	4620      	mov	r0, r4
 8002cf8:	f7ff ff00 	bl	8002afc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cfc:	b108      	cbz	r0, 8002d02 <I2C_MasterRequestRead+0xba>
      return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e019      	b.n	8002d36 <I2C_MasterRequestRead+0xee>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d02:	2200      	movs	r2, #0
 8002d04:	9203      	str	r2, [sp, #12]
 8002d06:	6823      	ldr	r3, [r4, #0]
 8002d08:	6959      	ldr	r1, [r3, #20]
 8002d0a:	9103      	str	r1, [sp, #12]
 8002d0c:	6999      	ldr	r1, [r3, #24]
 8002d0e:	9103      	str	r1, [sp, #12]
 8002d10:	9903      	ldr	r1, [sp, #12]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d12:	6819      	ldr	r1, [r3, #0]
 8002d14:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002d18:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d1a:	9700      	str	r7, [sp, #0]
 8002d1c:	4633      	mov	r3, r6
 8002d1e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d22:	4620      	mov	r0, r4
 8002d24:	f7ff feb2 	bl	8002a8c <I2C_WaitOnFlagUntilTimeout>
 8002d28:	b948      	cbnz	r0, 8002d3e <I2C_MasterRequestRead+0xf6>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002d2a:	6822      	ldr	r2, [r4, #0]
 8002d2c:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8002d30:	6113      	str	r3, [r2, #16]
 8002d32:	e7be      	b.n	8002cb2 <I2C_MasterRequestRead+0x6a>
    return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	b004      	add	sp, #16
 8002d3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e7f9      	b.n	8002d36 <I2C_MasterRequestRead+0xee>
 8002d42:	bf00      	nop
 8002d44:	00010002 	.word	0x00010002
 8002d48:	00010008 	.word	0x00010008

08002d4c <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8002d4c:	b570      	push	{r4, r5, r6, lr}
 8002d4e:	4604      	mov	r4, r0
 8002d50:	460d      	mov	r5, r1
 8002d52:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d54:	6823      	ldr	r3, [r4, #0]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002d5c:	d11c      	bne.n	8002d98 <I2C_WaitOnTXEFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d5e:	4620      	mov	r0, r4
 8002d60:	f7ff fe7b 	bl	8002a5a <I2C_IsAcknowledgeFailed>
 8002d64:	b9d0      	cbnz	r0, 8002d9c <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8002d66:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8002d6a:	d0f3      	beq.n	8002d54 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d6c:	f7ff fd10 	bl	8002790 <HAL_GetTick>
 8002d70:	1b80      	subs	r0, r0, r6
 8002d72:	42a8      	cmp	r0, r5
 8002d74:	d801      	bhi.n	8002d7a <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8002d76:	2d00      	cmp	r5, #0
 8002d78:	d1ec      	bne.n	8002d54 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d7e:	2220      	movs	r2, #32
 8002d80:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d84:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d88:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002d8a:	f042 0220 	orr.w	r2, r2, #32
 8002d8e:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002d90:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8002d94:	2001      	movs	r0, #1
 8002d96:	e000      	b.n	8002d9a <I2C_WaitOnTXEFlagUntilTimeout+0x4e>
  return HAL_OK;
 8002d98:	2000      	movs	r0, #0
}
 8002d9a:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002d9c:	2001      	movs	r0, #1
 8002d9e:	e7fc      	b.n	8002d9a <I2C_WaitOnTXEFlagUntilTimeout+0x4e>

08002da0 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8002da0:	b570      	push	{r4, r5, r6, lr}
 8002da2:	4604      	mov	r4, r0
 8002da4:	460d      	mov	r5, r1
 8002da6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002da8:	6823      	ldr	r3, [r4, #0]
 8002daa:	695b      	ldr	r3, [r3, #20]
 8002dac:	f013 0f04 	tst.w	r3, #4
 8002db0:	d11c      	bne.n	8002dec <I2C_WaitOnBTFFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002db2:	4620      	mov	r0, r4
 8002db4:	f7ff fe51 	bl	8002a5a <I2C_IsAcknowledgeFailed>
 8002db8:	b9d0      	cbnz	r0, 8002df0 <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8002dba:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8002dbe:	d0f3      	beq.n	8002da8 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dc0:	f7ff fce6 	bl	8002790 <HAL_GetTick>
 8002dc4:	1b80      	subs	r0, r0, r6
 8002dc6:	42a8      	cmp	r0, r5
 8002dc8:	d801      	bhi.n	8002dce <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8002dca:	2d00      	cmp	r5, #0
 8002dcc:	d1ec      	bne.n	8002da8 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002dd2:	2220      	movs	r2, #32
 8002dd4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dd8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ddc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002dde:	f042 0220 	orr.w	r2, r2, #32
 8002de2:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002de4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8002de8:	2001      	movs	r0, #1
 8002dea:	e000      	b.n	8002dee <I2C_WaitOnBTFFlagUntilTimeout+0x4e>
  return HAL_OK;
 8002dec:	2000      	movs	r0, #0
}
 8002dee:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002df0:	2001      	movs	r0, #1
 8002df2:	e7fc      	b.n	8002dee <I2C_WaitOnBTFFlagUntilTimeout+0x4e>

08002df4 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8002df4:	b570      	push	{r4, r5, r6, lr}
 8002df6:	4605      	mov	r5, r0
 8002df8:	460c      	mov	r4, r1
 8002dfa:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002dfc:	682b      	ldr	r3, [r5, #0]
 8002dfe:	695a      	ldr	r2, [r3, #20]
 8002e00:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002e04:	d129      	bne.n	8002e5a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002e06:	695a      	ldr	r2, [r3, #20]
 8002e08:	f012 0f10 	tst.w	r2, #16
 8002e0c:	d115      	bne.n	8002e3a <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e0e:	f7ff fcbf 	bl	8002790 <HAL_GetTick>
 8002e12:	1b80      	subs	r0, r0, r6
 8002e14:	42a0      	cmp	r0, r4
 8002e16:	d801      	bhi.n	8002e1c <I2C_WaitOnRXNEFlagUntilTimeout+0x28>
 8002e18:	2c00      	cmp	r4, #0
 8002e1a:	d1ef      	bne.n	8002dfc <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e20:	2220      	movs	r2, #32
 8002e22:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e26:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e2a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002e2c:	f042 0220 	orr.w	r2, r2, #32
 8002e30:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8002e32:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 8002e36:	2001      	movs	r0, #1
}
 8002e38:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e3a:	f06f 0210 	mvn.w	r2, #16
 8002e3e:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e40:	2300      	movs	r3, #0
 8002e42:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e44:	2220      	movs	r2, #32
 8002e46:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e4a:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002e4e:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002e50:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8002e52:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 8002e56:	2001      	movs	r0, #1
 8002e58:	e7ee      	b.n	8002e38 <I2C_WaitOnRXNEFlagUntilTimeout+0x44>
  return HAL_OK;
 8002e5a:	2000      	movs	r0, #0
 8002e5c:	e7ec      	b.n	8002e38 <I2C_WaitOnRXNEFlagUntilTimeout+0x44>
	...

08002e60 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8002e60:	2800      	cmp	r0, #0
 8002e62:	f000 80be 	beq.w	8002fe2 <HAL_I2C_Init+0x182>
{
 8002e66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e68:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e6a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d06b      	beq.n	8002f4a <HAL_I2C_Init+0xea>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e72:	2324      	movs	r3, #36	; 0x24
 8002e74:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002e78:	6822      	ldr	r2, [r4, #0]
 8002e7a:	6813      	ldr	r3, [r2, #0]
 8002e7c:	f023 0301 	bic.w	r3, r3, #1
 8002e80:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e82:	f000 fe8b 	bl	8003b9c <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e86:	6862      	ldr	r2, [r4, #4]
 8002e88:	4b58      	ldr	r3, [pc, #352]	; (8002fec <HAL_I2C_Init+0x18c>)
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d862      	bhi.n	8002f54 <HAL_I2C_Init+0xf4>
 8002e8e:	4b58      	ldr	r3, [pc, #352]	; (8002ff0 <HAL_I2C_Init+0x190>)
 8002e90:	4298      	cmp	r0, r3
 8002e92:	bf8c      	ite	hi
 8002e94:	2300      	movhi	r3, #0
 8002e96:	2301      	movls	r3, #1
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f040 80a4 	bne.w	8002fe6 <HAL_I2C_Init+0x186>
  freqrange = I2C_FREQRANGE(pclk1);
 8002e9e:	4b55      	ldr	r3, [pc, #340]	; (8002ff4 <HAL_I2C_Init+0x194>)
 8002ea0:	fba3 2300 	umull	r2, r3, r3, r0
 8002ea4:	0c9b      	lsrs	r3, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ea6:	6821      	ldr	r1, [r4, #0]
 8002ea8:	684a      	ldr	r2, [r1, #4]
 8002eaa:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	604a      	str	r2, [r1, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002eb2:	6825      	ldr	r5, [r4, #0]
 8002eb4:	6a2a      	ldr	r2, [r5, #32]
 8002eb6:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002eba:	6866      	ldr	r6, [r4, #4]
 8002ebc:	494b      	ldr	r1, [pc, #300]	; (8002fec <HAL_I2C_Init+0x18c>)
 8002ebe:	428e      	cmp	r6, r1
 8002ec0:	d84e      	bhi.n	8002f60 <HAL_I2C_Init+0x100>
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	622b      	str	r3, [r5, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ec8:	6825      	ldr	r5, [r4, #0]
 8002eca:	69e9      	ldr	r1, [r5, #28]
 8002ecc:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8002ed0:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002ed4:	6863      	ldr	r3, [r4, #4]
 8002ed6:	4a45      	ldr	r2, [pc, #276]	; (8002fec <HAL_I2C_Init+0x18c>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d84b      	bhi.n	8002f74 <HAL_I2C_Init+0x114>
 8002edc:	3801      	subs	r0, #1
 8002ede:	005b      	lsls	r3, r3, #1
 8002ee0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	bf38      	it	cc
 8002eee:	2304      	movcc	r3, #4
 8002ef0:	430b      	orrs	r3, r1
 8002ef2:	61eb      	str	r3, [r5, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ef4:	6821      	ldr	r1, [r4, #0]
 8002ef6:	680b      	ldr	r3, [r1, #0]
 8002ef8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002efc:	69e2      	ldr	r2, [r4, #28]
 8002efe:	6a20      	ldr	r0, [r4, #32]
 8002f00:	4302      	orrs	r2, r0
 8002f02:	4313      	orrs	r3, r2
 8002f04:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f06:	6821      	ldr	r1, [r4, #0]
 8002f08:	688b      	ldr	r3, [r1, #8]
 8002f0a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f0e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f12:	6922      	ldr	r2, [r4, #16]
 8002f14:	68e0      	ldr	r0, [r4, #12]
 8002f16:	4302      	orrs	r2, r0
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f1c:	6821      	ldr	r1, [r4, #0]
 8002f1e:	68cb      	ldr	r3, [r1, #12]
 8002f20:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f24:	6962      	ldr	r2, [r4, #20]
 8002f26:	69a0      	ldr	r0, [r4, #24]
 8002f28:	4302      	orrs	r2, r0
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8002f2e:	6822      	ldr	r2, [r4, #0]
 8002f30:	6813      	ldr	r3, [r2, #0]
 8002f32:	f043 0301 	orr.w	r3, r3, #1
 8002f36:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f38:	2000      	movs	r0, #0
 8002f3a:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f3c:	2320      	movs	r3, #32
 8002f3e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f42:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f44:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
}
 8002f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002f4a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8002f4e:	f001 ffc1 	bl	8004ed4 <HAL_I2C_MspInit>
 8002f52:	e78e      	b.n	8002e72 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f54:	4b28      	ldr	r3, [pc, #160]	; (8002ff8 <HAL_I2C_Init+0x198>)
 8002f56:	4298      	cmp	r0, r3
 8002f58:	bf8c      	ite	hi
 8002f5a:	2300      	movhi	r3, #0
 8002f5c:	2301      	movls	r3, #1
 8002f5e:	e79b      	b.n	8002e98 <HAL_I2C_Init+0x38>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f60:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8002f64:	fb01 f303 	mul.w	r3, r1, r3
 8002f68:	4924      	ldr	r1, [pc, #144]	; (8002ffc <HAL_I2C_Init+0x19c>)
 8002f6a:	fba1 1303 	umull	r1, r3, r1, r3
 8002f6e:	099b      	lsrs	r3, r3, #6
 8002f70:	3301      	adds	r3, #1
 8002f72:	e7a7      	b.n	8002ec4 <HAL_I2C_Init+0x64>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f74:	68a2      	ldr	r2, [r4, #8]
 8002f76:	b9ba      	cbnz	r2, 8002fa8 <HAL_I2C_Init+0x148>
 8002f78:	1e46      	subs	r6, r0, #1
 8002f7a:	eb03 0743 	add.w	r7, r3, r3, lsl #1
 8002f7e:	fbb6 f6f7 	udiv	r6, r6, r7
 8002f82:	3601      	adds	r6, #1
 8002f84:	f3c6 060b 	ubfx	r6, r6, #0, #12
 8002f88:	fab6 f686 	clz	r6, r6
 8002f8c:	0976      	lsrs	r6, r6, #5
 8002f8e:	bb36      	cbnz	r6, 8002fde <HAL_I2C_Init+0x17e>
 8002f90:	b9c2      	cbnz	r2, 8002fc4 <HAL_I2C_Init+0x164>
 8002f92:	3801      	subs	r0, #1
 8002f94:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002f98:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8002fa2:	f442 4300 	orr.w	r3, r2, #32768	; 0x8000
 8002fa6:	e7a3      	b.n	8002ef0 <HAL_I2C_Init+0x90>
 8002fa8:	1e46      	subs	r6, r0, #1
 8002faa:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 8002fae:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8002fb2:	fbb6 f6f7 	udiv	r6, r6, r7
 8002fb6:	3601      	adds	r6, #1
 8002fb8:	f3c6 060b 	ubfx	r6, r6, #0, #12
 8002fbc:	fab6 f686 	clz	r6, r6
 8002fc0:	0976      	lsrs	r6, r6, #5
 8002fc2:	e7e4      	b.n	8002f8e <HAL_I2C_Init+0x12e>
 8002fc4:	3801      	subs	r0, #1
 8002fc6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002fca:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002fce:	fbb0 f2f3 	udiv	r2, r0, r3
 8002fd2:	3201      	adds	r2, #1
 8002fd4:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002fd8:	f442 4340 	orr.w	r3, r2, #49152	; 0xc000
 8002fdc:	e788      	b.n	8002ef0 <HAL_I2C_Init+0x90>
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e786      	b.n	8002ef0 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8002fe2:	2001      	movs	r0, #1
}
 8002fe4:	4770      	bx	lr
    return HAL_ERROR;
 8002fe6:	2001      	movs	r0, #1
 8002fe8:	e7ae      	b.n	8002f48 <HAL_I2C_Init+0xe8>
 8002fea:	bf00      	nop
 8002fec:	000186a0 	.word	0x000186a0
 8002ff0:	001e847f 	.word	0x001e847f
 8002ff4:	431bde83 	.word	0x431bde83
 8002ff8:	003d08ff 	.word	0x003d08ff
 8002ffc:	10624dd3 	.word	0x10624dd3

08003000 <HAL_I2C_Master_Transmit>:
{
 8003000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003004:	b084      	sub	sp, #16
 8003006:	4604      	mov	r4, r0
 8003008:	460e      	mov	r6, r1
 800300a:	4690      	mov	r8, r2
 800300c:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 800300e:	f7ff fbbf 	bl	8002790 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003012:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003016:	b2db      	uxtb	r3, r3
 8003018:	2b20      	cmp	r3, #32
 800301a:	d004      	beq.n	8003026 <HAL_I2C_Master_Transmit+0x26>
    return HAL_BUSY;
 800301c:	2602      	movs	r6, #2
}
 800301e:	4630      	mov	r0, r6
 8003020:	b004      	add	sp, #16
 8003022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003026:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003028:	9000      	str	r0, [sp, #0]
 800302a:	2319      	movs	r3, #25
 800302c:	2201      	movs	r2, #1
 800302e:	494f      	ldr	r1, [pc, #316]	; (800316c <HAL_I2C_Master_Transmit+0x16c>)
 8003030:	4620      	mov	r0, r4
 8003032:	f7ff fd2b 	bl	8002a8c <I2C_WaitOnFlagUntilTimeout>
 8003036:	2800      	cmp	r0, #0
 8003038:	f040 8091 	bne.w	800315e <HAL_I2C_Master_Transmit+0x15e>
    __HAL_LOCK(hi2c);
 800303c:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003040:	2b01      	cmp	r3, #1
 8003042:	f000 808e 	beq.w	8003162 <HAL_I2C_Master_Transmit+0x162>
 8003046:	2301      	movs	r3, #1
 8003048:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800304c:	6823      	ldr	r3, [r4, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	f012 0f01 	tst.w	r2, #1
 8003054:	d103      	bne.n	800305e <HAL_I2C_Master_Transmit+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	f042 0201 	orr.w	r2, r2, #1
 800305c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800305e:	6822      	ldr	r2, [r4, #0]
 8003060:	6813      	ldr	r3, [r2, #0]
 8003062:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003066:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003068:	2321      	movs	r3, #33	; 0x21
 800306a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800306e:	2310      	movs	r3, #16
 8003070:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003074:	2300      	movs	r3, #0
 8003076:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003078:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 800307c:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800307e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003080:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003082:	4b3b      	ldr	r3, [pc, #236]	; (8003170 <HAL_I2C_Master_Transmit+0x170>)
 8003084:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003086:	462b      	mov	r3, r5
 8003088:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800308a:	4631      	mov	r1, r6
 800308c:	4620      	mov	r0, r4
 800308e:	f7ff fd87 	bl	8002ba0 <I2C_MasterRequestWrite>
 8003092:	4606      	mov	r6, r0
 8003094:	2800      	cmp	r0, #0
 8003096:	d166      	bne.n	8003166 <HAL_I2C_Master_Transmit+0x166>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003098:	2300      	movs	r3, #0
 800309a:	9303      	str	r3, [sp, #12]
 800309c:	6823      	ldr	r3, [r4, #0]
 800309e:	695a      	ldr	r2, [r3, #20]
 80030a0:	9203      	str	r2, [sp, #12]
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	9303      	str	r3, [sp, #12]
 80030a6:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 80030a8:	e012      	b.n	80030d0 <HAL_I2C_Master_Transmit+0xd0>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80030ac:	2b04      	cmp	r3, #4
 80030ae:	d001      	beq.n	80030b4 <HAL_I2C_Master_Transmit+0xb4>
        return HAL_ERROR;
 80030b0:	2601      	movs	r6, #1
 80030b2:	e7b4      	b.n	800301e <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030b4:	6822      	ldr	r2, [r4, #0]
 80030b6:	6813      	ldr	r3, [r2, #0]
 80030b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030bc:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 80030be:	2601      	movs	r6, #1
 80030c0:	e7ad      	b.n	800301e <HAL_I2C_Master_Transmit+0x1e>
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030c2:	462a      	mov	r2, r5
 80030c4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80030c6:	4620      	mov	r0, r4
 80030c8:	f7ff fe6a 	bl	8002da0 <I2C_WaitOnBTFFlagUntilTimeout>
 80030cc:	2800      	cmp	r0, #0
 80030ce:	d12c      	bne.n	800312a <HAL_I2C_Master_Transmit+0x12a>
    while (hi2c->XferSize > 0U)
 80030d0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d035      	beq.n	8003142 <HAL_I2C_Master_Transmit+0x142>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030d6:	462a      	mov	r2, r5
 80030d8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80030da:	4620      	mov	r0, r4
 80030dc:	f7ff fe36 	bl	8002d4c <I2C_WaitOnTXEFlagUntilTimeout>
 80030e0:	2800      	cmp	r0, #0
 80030e2:	d1e2      	bne.n	80030aa <HAL_I2C_Master_Transmit+0xaa>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80030e6:	6823      	ldr	r3, [r4, #0]
 80030e8:	7812      	ldrb	r2, [r2, #0]
 80030ea:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80030ec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80030ee:	1c4b      	adds	r3, r1, #1
 80030f0:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80030f2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80030f4:	3b01      	subs	r3, #1
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80030fa:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80030fc:	3b01      	subs	r3, #1
 80030fe:	b29b      	uxth	r3, r3
 8003100:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003102:	6822      	ldr	r2, [r4, #0]
 8003104:	6950      	ldr	r0, [r2, #20]
 8003106:	f010 0f04 	tst.w	r0, #4
 800310a:	d0da      	beq.n	80030c2 <HAL_I2C_Master_Transmit+0xc2>
 800310c:	2b00      	cmp	r3, #0
 800310e:	d0d8      	beq.n	80030c2 <HAL_I2C_Master_Transmit+0xc2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003110:	784b      	ldrb	r3, [r1, #1]
 8003112:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 8003114:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003116:	3301      	adds	r3, #1
 8003118:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800311a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800311c:	3b01      	subs	r3, #1
 800311e:	b29b      	uxth	r3, r3
 8003120:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8003122:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003124:	3b01      	subs	r3, #1
 8003126:	8523      	strh	r3, [r4, #40]	; 0x28
 8003128:	e7cb      	b.n	80030c2 <HAL_I2C_Master_Transmit+0xc2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800312a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800312c:	2b04      	cmp	r3, #4
 800312e:	d001      	beq.n	8003134 <HAL_I2C_Master_Transmit+0x134>
        return HAL_ERROR;
 8003130:	2601      	movs	r6, #1
 8003132:	e774      	b.n	800301e <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003134:	6822      	ldr	r2, [r4, #0]
 8003136:	6813      	ldr	r3, [r2, #0]
 8003138:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800313c:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 800313e:	2601      	movs	r6, #1
 8003140:	e76d      	b.n	800301e <HAL_I2C_Master_Transmit+0x1e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003142:	6822      	ldr	r2, [r4, #0]
 8003144:	6813      	ldr	r3, [r2, #0]
 8003146:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800314a:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800314c:	2320      	movs	r3, #32
 800314e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003152:	2300      	movs	r3, #0
 8003154:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8003158:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 800315c:	e75f      	b.n	800301e <HAL_I2C_Master_Transmit+0x1e>
      return HAL_BUSY;
 800315e:	2602      	movs	r6, #2
 8003160:	e75d      	b.n	800301e <HAL_I2C_Master_Transmit+0x1e>
    __HAL_LOCK(hi2c);
 8003162:	2602      	movs	r6, #2
 8003164:	e75b      	b.n	800301e <HAL_I2C_Master_Transmit+0x1e>
      return HAL_ERROR;
 8003166:	2601      	movs	r6, #1
 8003168:	e759      	b.n	800301e <HAL_I2C_Master_Transmit+0x1e>
 800316a:	bf00      	nop
 800316c:	00100002 	.word	0x00100002
 8003170:	ffff0000 	.word	0xffff0000

08003174 <HAL_I2C_Master_Receive>:
{
 8003174:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003178:	b086      	sub	sp, #24
 800317a:	4604      	mov	r4, r0
 800317c:	460e      	mov	r6, r1
 800317e:	4690      	mov	r8, r2
 8003180:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 8003182:	f7ff fb05 	bl	8002790 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003186:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2b20      	cmp	r3, #32
 800318e:	d004      	beq.n	800319a <HAL_I2C_Master_Receive+0x26>
    return HAL_BUSY;
 8003190:	2602      	movs	r6, #2
}
 8003192:	4630      	mov	r0, r6
 8003194:	b006      	add	sp, #24
 8003196:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800319a:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800319c:	9000      	str	r0, [sp, #0]
 800319e:	2319      	movs	r3, #25
 80031a0:	2201      	movs	r2, #1
 80031a2:	499e      	ldr	r1, [pc, #632]	; (800341c <HAL_I2C_Master_Receive+0x2a8>)
 80031a4:	4620      	mov	r0, r4
 80031a6:	f7ff fc71 	bl	8002a8c <I2C_WaitOnFlagUntilTimeout>
 80031aa:	2800      	cmp	r0, #0
 80031ac:	f040 8134 	bne.w	8003418 <HAL_I2C_Master_Receive+0x2a4>
    __HAL_LOCK(hi2c);
 80031b0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	f000 8137 	beq.w	8003428 <HAL_I2C_Master_Receive+0x2b4>
 80031ba:	2301      	movs	r3, #1
 80031bc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031c0:	6823      	ldr	r3, [r4, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	f012 0f01 	tst.w	r2, #1
 80031c8:	d103      	bne.n	80031d2 <HAL_I2C_Master_Receive+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	f042 0201 	orr.w	r2, r2, #1
 80031d0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031d2:	6822      	ldr	r2, [r4, #0]
 80031d4:	6813      	ldr	r3, [r2, #0]
 80031d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80031da:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80031dc:	2322      	movs	r3, #34	; 0x22
 80031de:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031e2:	2310      	movs	r3, #16
 80031e4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031e8:	2300      	movs	r3, #0
 80031ea:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80031ec:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031f0:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031f2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80031f4:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031f6:	4b8a      	ldr	r3, [pc, #552]	; (8003420 <HAL_I2C_Master_Receive+0x2ac>)
 80031f8:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80031fa:	462b      	mov	r3, r5
 80031fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80031fe:	4631      	mov	r1, r6
 8003200:	4620      	mov	r0, r4
 8003202:	f7ff fd21 	bl	8002c48 <I2C_MasterRequestRead>
 8003206:	4606      	mov	r6, r0
 8003208:	2800      	cmp	r0, #0
 800320a:	f040 810f 	bne.w	800342c <HAL_I2C_Master_Receive+0x2b8>
    if (hi2c->XferSize == 0U)
 800320e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003210:	b95b      	cbnz	r3, 800322a <HAL_I2C_Master_Receive+0xb6>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003212:	9302      	str	r3, [sp, #8]
 8003214:	6823      	ldr	r3, [r4, #0]
 8003216:	695a      	ldr	r2, [r3, #20]
 8003218:	9202      	str	r2, [sp, #8]
 800321a:	699a      	ldr	r2, [r3, #24]
 800321c:	9202      	str	r2, [sp, #8]
 800321e:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003226:	601a      	str	r2, [r3, #0]
 8003228:	e077      	b.n	800331a <HAL_I2C_Master_Receive+0x1a6>
    else if (hi2c->XferSize == 1U)
 800322a:	2b01      	cmp	r3, #1
 800322c:	d00f      	beq.n	800324e <HAL_I2C_Master_Receive+0xda>
    else if (hi2c->XferSize == 2U)
 800322e:	2b02      	cmp	r3, #2
 8003230:	d01f      	beq.n	8003272 <HAL_I2C_Master_Receive+0xfe>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003232:	6822      	ldr	r2, [r4, #0]
 8003234:	6813      	ldr	r3, [r2, #0]
 8003236:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800323a:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800323c:	2300      	movs	r3, #0
 800323e:	9305      	str	r3, [sp, #20]
 8003240:	6823      	ldr	r3, [r4, #0]
 8003242:	695a      	ldr	r2, [r3, #20]
 8003244:	9205      	str	r2, [sp, #20]
 8003246:	699b      	ldr	r3, [r3, #24]
 8003248:	9305      	str	r3, [sp, #20]
 800324a:	9b05      	ldr	r3, [sp, #20]
 800324c:	e065      	b.n	800331a <HAL_I2C_Master_Receive+0x1a6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800324e:	6822      	ldr	r2, [r4, #0]
 8003250:	6813      	ldr	r3, [r2, #0]
 8003252:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003256:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003258:	2300      	movs	r3, #0
 800325a:	9303      	str	r3, [sp, #12]
 800325c:	6823      	ldr	r3, [r4, #0]
 800325e:	695a      	ldr	r2, [r3, #20]
 8003260:	9203      	str	r2, [sp, #12]
 8003262:	699a      	ldr	r2, [r3, #24]
 8003264:	9203      	str	r2, [sp, #12]
 8003266:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	e053      	b.n	800331a <HAL_I2C_Master_Receive+0x1a6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003272:	6822      	ldr	r2, [r4, #0]
 8003274:	6813      	ldr	r3, [r2, #0]
 8003276:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800327a:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800327c:	6822      	ldr	r2, [r4, #0]
 800327e:	6813      	ldr	r3, [r2, #0]
 8003280:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003284:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003286:	2300      	movs	r3, #0
 8003288:	9304      	str	r3, [sp, #16]
 800328a:	6823      	ldr	r3, [r4, #0]
 800328c:	695a      	ldr	r2, [r3, #20]
 800328e:	9204      	str	r2, [sp, #16]
 8003290:	699b      	ldr	r3, [r3, #24]
 8003292:	9304      	str	r3, [sp, #16]
 8003294:	9b04      	ldr	r3, [sp, #16]
 8003296:	e040      	b.n	800331a <HAL_I2C_Master_Receive+0x1a6>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003298:	462a      	mov	r2, r5
 800329a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800329c:	4620      	mov	r0, r4
 800329e:	f7ff fda9 	bl	8002df4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80032a2:	2800      	cmp	r0, #0
 80032a4:	f040 80c4 	bne.w	8003430 <HAL_I2C_Master_Receive+0x2bc>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032a8:	6823      	ldr	r3, [r4, #0]
 80032aa:	691a      	ldr	r2, [r3, #16]
 80032ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032ae:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80032b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032b2:	3301      	adds	r3, #1
 80032b4:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80032b6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80032b8:	3b01      	subs	r3, #1
 80032ba:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80032bc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80032be:	3b01      	subs	r3, #1
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	8563      	strh	r3, [r4, #42]	; 0x2a
 80032c4:	e029      	b.n	800331a <HAL_I2C_Master_Receive+0x1a6>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032c6:	9500      	str	r5, [sp, #0]
 80032c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80032ca:	2200      	movs	r2, #0
 80032cc:	4955      	ldr	r1, [pc, #340]	; (8003424 <HAL_I2C_Master_Receive+0x2b0>)
 80032ce:	4620      	mov	r0, r4
 80032d0:	f7ff fbdc 	bl	8002a8c <I2C_WaitOnFlagUntilTimeout>
 80032d4:	2800      	cmp	r0, #0
 80032d6:	f040 80ad 	bne.w	8003434 <HAL_I2C_Master_Receive+0x2c0>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032da:	6822      	ldr	r2, [r4, #0]
 80032dc:	6813      	ldr	r3, [r2, #0]
 80032de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032e2:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032e4:	6823      	ldr	r3, [r4, #0]
 80032e6:	691a      	ldr	r2, [r3, #16]
 80032e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032ea:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80032ec:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80032ee:	1c53      	adds	r3, r2, #1
 80032f0:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80032f2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80032f4:	3b01      	subs	r3, #1
 80032f6:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80032f8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80032fa:	3b01      	subs	r3, #1
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003300:	6823      	ldr	r3, [r4, #0]
 8003302:	691b      	ldr	r3, [r3, #16]
 8003304:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8003306:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003308:	3301      	adds	r3, #1
 800330a:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 800330c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800330e:	3b01      	subs	r3, #1
 8003310:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003312:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003314:	3b01      	subs	r3, #1
 8003316:	b29b      	uxth	r3, r3
 8003318:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800331a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800331c:	2b00      	cmp	r3, #0
 800331e:	d072      	beq.n	8003406 <HAL_I2C_Master_Receive+0x292>
      if (hi2c->XferSize <= 3U)
 8003320:	2b03      	cmp	r3, #3
 8003322:	d849      	bhi.n	80033b8 <HAL_I2C_Master_Receive+0x244>
        if (hi2c->XferSize == 1U)
 8003324:	2b01      	cmp	r3, #1
 8003326:	d0b7      	beq.n	8003298 <HAL_I2C_Master_Receive+0x124>
        else if (hi2c->XferSize == 2U)
 8003328:	2b02      	cmp	r3, #2
 800332a:	d0cc      	beq.n	80032c6 <HAL_I2C_Master_Receive+0x152>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800332c:	9500      	str	r5, [sp, #0]
 800332e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003330:	2200      	movs	r2, #0
 8003332:	493c      	ldr	r1, [pc, #240]	; (8003424 <HAL_I2C_Master_Receive+0x2b0>)
 8003334:	4620      	mov	r0, r4
 8003336:	f7ff fba9 	bl	8002a8c <I2C_WaitOnFlagUntilTimeout>
 800333a:	2800      	cmp	r0, #0
 800333c:	d17c      	bne.n	8003438 <HAL_I2C_Master_Receive+0x2c4>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800333e:	6822      	ldr	r2, [r4, #0]
 8003340:	6813      	ldr	r3, [r2, #0]
 8003342:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003346:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003348:	6823      	ldr	r3, [r4, #0]
 800334a:	691a      	ldr	r2, [r3, #16]
 800334c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800334e:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003350:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003352:	3301      	adds	r3, #1
 8003354:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003356:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003358:	3b01      	subs	r3, #1
 800335a:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800335c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800335e:	3b01      	subs	r3, #1
 8003360:	b29b      	uxth	r3, r3
 8003362:	8563      	strh	r3, [r4, #42]	; 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003364:	9500      	str	r5, [sp, #0]
 8003366:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003368:	2200      	movs	r2, #0
 800336a:	492e      	ldr	r1, [pc, #184]	; (8003424 <HAL_I2C_Master_Receive+0x2b0>)
 800336c:	4620      	mov	r0, r4
 800336e:	f7ff fb8d 	bl	8002a8c <I2C_WaitOnFlagUntilTimeout>
 8003372:	2800      	cmp	r0, #0
 8003374:	d162      	bne.n	800343c <HAL_I2C_Master_Receive+0x2c8>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003376:	6822      	ldr	r2, [r4, #0]
 8003378:	6813      	ldr	r3, [r2, #0]
 800337a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800337e:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003380:	6823      	ldr	r3, [r4, #0]
 8003382:	691a      	ldr	r2, [r3, #16]
 8003384:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003386:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003388:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800338a:	1c53      	adds	r3, r2, #1
 800338c:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 800338e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003390:	3b01      	subs	r3, #1
 8003392:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003394:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003396:	3b01      	subs	r3, #1
 8003398:	b29b      	uxth	r3, r3
 800339a:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800339c:	6823      	ldr	r3, [r4, #0]
 800339e:	691b      	ldr	r3, [r3, #16]
 80033a0:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 80033a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033a4:	3301      	adds	r3, #1
 80033a6:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80033a8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80033aa:	3b01      	subs	r3, #1
 80033ac:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80033ae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80033b0:	3b01      	subs	r3, #1
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	8563      	strh	r3, [r4, #42]	; 0x2a
 80033b6:	e7b0      	b.n	800331a <HAL_I2C_Master_Receive+0x1a6>
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033b8:	462a      	mov	r2, r5
 80033ba:	990c      	ldr	r1, [sp, #48]	; 0x30
 80033bc:	4620      	mov	r0, r4
 80033be:	f7ff fd19 	bl	8002df4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80033c2:	2800      	cmp	r0, #0
 80033c4:	d13c      	bne.n	8003440 <HAL_I2C_Master_Receive+0x2cc>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c6:	6823      	ldr	r3, [r4, #0]
 80033c8:	691a      	ldr	r2, [r3, #16]
 80033ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033cc:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80033ce:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80033d0:	1c53      	adds	r3, r2, #1
 80033d2:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 80033d4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80033d6:	3b01      	subs	r3, #1
 80033d8:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 80033da:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80033dc:	3b01      	subs	r3, #1
 80033de:	b29b      	uxth	r3, r3
 80033e0:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033e2:	6823      	ldr	r3, [r4, #0]
 80033e4:	6959      	ldr	r1, [r3, #20]
 80033e6:	f011 0f04 	tst.w	r1, #4
 80033ea:	d096      	beq.n	800331a <HAL_I2C_Master_Receive+0x1a6>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 80033f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033f2:	3301      	adds	r3, #1
 80033f4:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80033f6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80033f8:	3b01      	subs	r3, #1
 80033fa:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80033fc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80033fe:	3b01      	subs	r3, #1
 8003400:	b29b      	uxth	r3, r3
 8003402:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003404:	e789      	b.n	800331a <HAL_I2C_Master_Receive+0x1a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8003406:	2320      	movs	r3, #32
 8003408:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800340c:	2300      	movs	r3, #0
 800340e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8003412:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8003416:	e6bc      	b.n	8003192 <HAL_I2C_Master_Receive+0x1e>
      return HAL_BUSY;
 8003418:	2602      	movs	r6, #2
 800341a:	e6ba      	b.n	8003192 <HAL_I2C_Master_Receive+0x1e>
 800341c:	00100002 	.word	0x00100002
 8003420:	ffff0000 	.word	0xffff0000
 8003424:	00010004 	.word	0x00010004
    __HAL_LOCK(hi2c);
 8003428:	2602      	movs	r6, #2
 800342a:	e6b2      	b.n	8003192 <HAL_I2C_Master_Receive+0x1e>
      return HAL_ERROR;
 800342c:	2601      	movs	r6, #1
 800342e:	e6b0      	b.n	8003192 <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8003430:	2601      	movs	r6, #1
 8003432:	e6ae      	b.n	8003192 <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8003434:	2601      	movs	r6, #1
 8003436:	e6ac      	b.n	8003192 <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8003438:	2601      	movs	r6, #1
 800343a:	e6aa      	b.n	8003192 <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 800343c:	2601      	movs	r6, #1
 800343e:	e6a8      	b.n	8003192 <HAL_I2C_Master_Receive+0x1e>
          return HAL_ERROR;
 8003440:	2601      	movs	r6, #1
 8003442:	e6a6      	b.n	8003192 <HAL_I2C_Master_Receive+0x1e>

08003444 <HAL_I2C_IsDeviceReady>:
{
 8003444:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003448:	b085      	sub	sp, #20
 800344a:	4604      	mov	r4, r0
 800344c:	4688      	mov	r8, r1
 800344e:	4691      	mov	r9, r2
 8003450:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8003452:	f7ff f99d 	bl	8002790 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003456:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800345a:	b2db      	uxtb	r3, r3
 800345c:	2b20      	cmp	r3, #32
 800345e:	d004      	beq.n	800346a <HAL_I2C_IsDeviceReady+0x26>
    return HAL_BUSY;
 8003460:	2302      	movs	r3, #2
}
 8003462:	4618      	mov	r0, r3
 8003464:	b005      	add	sp, #20
 8003466:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800346a:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800346c:	9000      	str	r0, [sp, #0]
 800346e:	2319      	movs	r3, #25
 8003470:	2201      	movs	r2, #1
 8003472:	4954      	ldr	r1, [pc, #336]	; (80035c4 <HAL_I2C_IsDeviceReady+0x180>)
 8003474:	4620      	mov	r0, r4
 8003476:	f7ff fb09 	bl	8002a8c <I2C_WaitOnFlagUntilTimeout>
 800347a:	2800      	cmp	r0, #0
 800347c:	f040 8097 	bne.w	80035ae <HAL_I2C_IsDeviceReady+0x16a>
    __HAL_LOCK(hi2c);
 8003480:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003484:	2b01      	cmp	r3, #1
 8003486:	f000 8094 	beq.w	80035b2 <HAL_I2C_IsDeviceReady+0x16e>
 800348a:	2301      	movs	r3, #1
 800348c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003490:	6823      	ldr	r3, [r4, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	f012 0f01 	tst.w	r2, #1
 8003498:	d103      	bne.n	80034a2 <HAL_I2C_IsDeviceReady+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	f042 0201 	orr.w	r2, r2, #1
 80034a0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034a2:	6822      	ldr	r2, [r4, #0]
 80034a4:	6813      	ldr	r3, [r2, #0]
 80034a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80034aa:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80034ac:	2324      	movs	r3, #36	; 0x24
 80034ae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034b2:	2300      	movs	r3, #0
 80034b4:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034b6:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80034ba:	62e3      	str	r3, [r4, #44]	; 0x2c
  uint32_t I2C_Trials = 1U;
 80034bc:	2701      	movs	r7, #1
 80034be:	e034      	b.n	800352a <HAL_I2C_IsDeviceReady+0xe6>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80034c0:	23a0      	movs	r3, #160	; 0xa0
 80034c2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80034c6:	6823      	ldr	r3, [r4, #0]
 80034c8:	695a      	ldr	r2, [r3, #20]
 80034ca:	f3c2 0240 	ubfx	r2, r2, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80034ce:	6959      	ldr	r1, [r3, #20]
 80034d0:	f3c1 2180 	ubfx	r1, r1, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80034d4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2ba0      	cmp	r3, #160	; 0xa0
 80034dc:	d009      	beq.n	80034f2 <HAL_I2C_IsDeviceReady+0xae>
 80034de:	b942      	cbnz	r2, 80034f2 <HAL_I2C_IsDeviceReady+0xae>
 80034e0:	b939      	cbnz	r1, 80034f2 <HAL_I2C_IsDeviceReady+0xae>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80034e2:	f7ff f955 	bl	8002790 <HAL_GetTick>
 80034e6:	1b80      	subs	r0, r0, r6
 80034e8:	42a8      	cmp	r0, r5
 80034ea:	d8e9      	bhi.n	80034c0 <HAL_I2C_IsDeviceReady+0x7c>
 80034ec:	2d00      	cmp	r5, #0
 80034ee:	d1ea      	bne.n	80034c6 <HAL_I2C_IsDeviceReady+0x82>
 80034f0:	e7e6      	b.n	80034c0 <HAL_I2C_IsDeviceReady+0x7c>
      hi2c->State = HAL_I2C_STATE_READY;
 80034f2:	2320      	movs	r3, #32
 80034f4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80034f8:	6823      	ldr	r3, [r4, #0]
 80034fa:	695a      	ldr	r2, [r3, #20]
 80034fc:	f012 0f02 	tst.w	r2, #2
 8003500:	d131      	bne.n	8003566 <HAL_I2C_IsDeviceReady+0x122>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003508:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800350a:	6823      	ldr	r3, [r4, #0]
 800350c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003510:	615a      	str	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003512:	9600      	str	r6, [sp, #0]
 8003514:	2319      	movs	r3, #25
 8003516:	2201      	movs	r2, #1
 8003518:	492a      	ldr	r1, [pc, #168]	; (80035c4 <HAL_I2C_IsDeviceReady+0x180>)
 800351a:	4620      	mov	r0, r4
 800351c:	f7ff fab6 	bl	8002a8c <I2C_WaitOnFlagUntilTimeout>
 8003520:	2800      	cmp	r0, #0
 8003522:	d14c      	bne.n	80035be <HAL_I2C_IsDeviceReady+0x17a>
      I2C_Trials++;
 8003524:	3701      	adds	r7, #1
    while (I2C_Trials < Trials);
 8003526:	454f      	cmp	r7, r9
 8003528:	d239      	bcs.n	800359e <HAL_I2C_IsDeviceReady+0x15a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800352a:	6822      	ldr	r2, [r4, #0]
 800352c:	6813      	ldr	r3, [r2, #0]
 800352e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003532:	6013      	str	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003534:	9600      	str	r6, [sp, #0]
 8003536:	462b      	mov	r3, r5
 8003538:	2200      	movs	r2, #0
 800353a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800353e:	4620      	mov	r0, r4
 8003540:	f7ff faa4 	bl	8002a8c <I2C_WaitOnFlagUntilTimeout>
 8003544:	2800      	cmp	r0, #0
 8003546:	d136      	bne.n	80035b6 <HAL_I2C_IsDeviceReady+0x172>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003548:	6823      	ldr	r3, [r4, #0]
 800354a:	f008 02fe 	and.w	r2, r8, #254	; 0xfe
 800354e:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 8003550:	f7ff f91e 	bl	8002790 <HAL_GetTick>
 8003554:	4606      	mov	r6, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003556:	6823      	ldr	r3, [r4, #0]
 8003558:	695a      	ldr	r2, [r3, #20]
 800355a:	f3c2 0240 	ubfx	r2, r2, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800355e:	6959      	ldr	r1, [r3, #20]
 8003560:	f3c1 2180 	ubfx	r1, r1, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003564:	e7b6      	b.n	80034d4 <HAL_I2C_IsDeviceReady+0x90>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800356c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800356e:	2300      	movs	r3, #0
 8003570:	9303      	str	r3, [sp, #12]
 8003572:	6823      	ldr	r3, [r4, #0]
 8003574:	695a      	ldr	r2, [r3, #20]
 8003576:	9203      	str	r2, [sp, #12]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	9303      	str	r3, [sp, #12]
 800357c:	9b03      	ldr	r3, [sp, #12]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800357e:	9600      	str	r6, [sp, #0]
 8003580:	2319      	movs	r3, #25
 8003582:	2201      	movs	r2, #1
 8003584:	490f      	ldr	r1, [pc, #60]	; (80035c4 <HAL_I2C_IsDeviceReady+0x180>)
 8003586:	4620      	mov	r0, r4
 8003588:	f7ff fa80 	bl	8002a8c <I2C_WaitOnFlagUntilTimeout>
 800358c:	4603      	mov	r3, r0
 800358e:	b9a0      	cbnz	r0, 80035ba <HAL_I2C_IsDeviceReady+0x176>
        hi2c->State = HAL_I2C_STATE_READY;
 8003590:	2220      	movs	r2, #32
 8003592:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8003596:	2200      	movs	r2, #0
 8003598:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_OK;
 800359c:	e761      	b.n	8003462 <HAL_I2C_IsDeviceReady+0x1e>
    hi2c->State = HAL_I2C_STATE_READY;
 800359e:	2320      	movs	r3, #32
 80035a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 80035a4:	2300      	movs	r3, #0
 80035a6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e759      	b.n	8003462 <HAL_I2C_IsDeviceReady+0x1e>
      return HAL_BUSY;
 80035ae:	2302      	movs	r3, #2
 80035b0:	e757      	b.n	8003462 <HAL_I2C_IsDeviceReady+0x1e>
    __HAL_LOCK(hi2c);
 80035b2:	2302      	movs	r3, #2
 80035b4:	e755      	b.n	8003462 <HAL_I2C_IsDeviceReady+0x1e>
        return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e753      	b.n	8003462 <HAL_I2C_IsDeviceReady+0x1e>
          return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e751      	b.n	8003462 <HAL_I2C_IsDeviceReady+0x1e>
          return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e74f      	b.n	8003462 <HAL_I2C_IsDeviceReady+0x1e>
 80035c2:	bf00      	nop
 80035c4:	00100002 	.word	0x00100002

080035c8 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035c8:	2800      	cmp	r0, #0
 80035ca:	f000 81bb 	beq.w	8003944 <HAL_RCC_OscConfig+0x37c>
{
 80035ce:	b570      	push	{r4, r5, r6, lr}
 80035d0:	b082      	sub	sp, #8
 80035d2:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035d4:	6803      	ldr	r3, [r0, #0]
 80035d6:	f013 0f01 	tst.w	r3, #1
 80035da:	d03b      	beq.n	8003654 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035dc:	4ba7      	ldr	r3, [pc, #668]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f003 030c 	and.w	r3, r3, #12
 80035e4:	2b04      	cmp	r3, #4
 80035e6:	d02c      	beq.n	8003642 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035e8:	4ba4      	ldr	r3, [pc, #656]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035f0:	2b08      	cmp	r3, #8
 80035f2:	d021      	beq.n	8003638 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035f4:	6863      	ldr	r3, [r4, #4]
 80035f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035fa:	d04f      	beq.n	800369c <HAL_RCC_OscConfig+0xd4>
 80035fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003600:	d052      	beq.n	80036a8 <HAL_RCC_OscConfig+0xe0>
 8003602:	4b9e      	ldr	r3, [pc, #632]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800360a:	601a      	str	r2, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003612:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003614:	6863      	ldr	r3, [r4, #4]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d050      	beq.n	80036bc <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800361a:	f7ff f8b9 	bl	8002790 <HAL_GetTick>
 800361e:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003620:	4b96      	ldr	r3, [pc, #600]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003628:	d114      	bne.n	8003654 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800362a:	f7ff f8b1 	bl	8002790 <HAL_GetTick>
 800362e:	1b40      	subs	r0, r0, r5
 8003630:	2864      	cmp	r0, #100	; 0x64
 8003632:	d9f5      	bls.n	8003620 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8003634:	2003      	movs	r0, #3
 8003636:	e18a      	b.n	800394e <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003638:	4b90      	ldr	r3, [pc, #576]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8003640:	d0d8      	beq.n	80035f4 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003642:	4b8e      	ldr	r3, [pc, #568]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800364a:	d003      	beq.n	8003654 <HAL_RCC_OscConfig+0x8c>
 800364c:	6863      	ldr	r3, [r4, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	f000 817a 	beq.w	8003948 <HAL_RCC_OscConfig+0x380>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003654:	6823      	ldr	r3, [r4, #0]
 8003656:	f013 0f02 	tst.w	r3, #2
 800365a:	d055      	beq.n	8003708 <HAL_RCC_OscConfig+0x140>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800365c:	4b87      	ldr	r3, [pc, #540]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f013 0f0c 	tst.w	r3, #12
 8003664:	d03e      	beq.n	80036e4 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003666:	4b85      	ldr	r3, [pc, #532]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800366e:	2b08      	cmp	r3, #8
 8003670:	d033      	beq.n	80036da <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003672:	68e3      	ldr	r3, [r4, #12]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d068      	beq.n	800374a <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003678:	4b81      	ldr	r3, [pc, #516]	; (8003880 <HAL_RCC_OscConfig+0x2b8>)
 800367a:	2201      	movs	r2, #1
 800367c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800367e:	f7ff f887 	bl	8002790 <HAL_GetTick>
 8003682:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003684:	4b7d      	ldr	r3, [pc, #500]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f013 0f02 	tst.w	r3, #2
 800368c:	d154      	bne.n	8003738 <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800368e:	f7ff f87f 	bl	8002790 <HAL_GetTick>
 8003692:	1b40      	subs	r0, r0, r5
 8003694:	2802      	cmp	r0, #2
 8003696:	d9f5      	bls.n	8003684 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8003698:	2003      	movs	r0, #3
 800369a:	e158      	b.n	800394e <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800369c:	4a77      	ldr	r2, [pc, #476]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 800369e:	6813      	ldr	r3, [r2, #0]
 80036a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036a4:	6013      	str	r3, [r2, #0]
 80036a6:	e7b5      	b.n	8003614 <HAL_RCC_OscConfig+0x4c>
 80036a8:	4b74      	ldr	r3, [pc, #464]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80036b0:	601a      	str	r2, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80036b8:	601a      	str	r2, [r3, #0]
 80036ba:	e7ab      	b.n	8003614 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 80036bc:	f7ff f868 	bl	8002790 <HAL_GetTick>
 80036c0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036c2:	4b6e      	ldr	r3, [pc, #440]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80036ca:	d0c3      	beq.n	8003654 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036cc:	f7ff f860 	bl	8002790 <HAL_GetTick>
 80036d0:	1b40      	subs	r0, r0, r5
 80036d2:	2864      	cmp	r0, #100	; 0x64
 80036d4:	d9f5      	bls.n	80036c2 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 80036d6:	2003      	movs	r0, #3
 80036d8:	e139      	b.n	800394e <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036da:	4b68      	ldr	r3, [pc, #416]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80036e2:	d1c6      	bne.n	8003672 <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036e4:	4b65      	ldr	r3, [pc, #404]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f013 0f02 	tst.w	r3, #2
 80036ec:	d004      	beq.n	80036f8 <HAL_RCC_OscConfig+0x130>
 80036ee:	68e3      	ldr	r3, [r4, #12]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d001      	beq.n	80036f8 <HAL_RCC_OscConfig+0x130>
        return HAL_ERROR;
 80036f4:	2001      	movs	r0, #1
 80036f6:	e12a      	b.n	800394e <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036f8:	4a60      	ldr	r2, [pc, #384]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 80036fa:	6813      	ldr	r3, [r2, #0]
 80036fc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003700:	6921      	ldr	r1, [r4, #16]
 8003702:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003706:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003708:	6823      	ldr	r3, [r4, #0]
 800370a:	f013 0f08 	tst.w	r3, #8
 800370e:	d040      	beq.n	8003792 <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003710:	6963      	ldr	r3, [r4, #20]
 8003712:	b363      	cbz	r3, 800376e <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003714:	4b5b      	ldr	r3, [pc, #364]	; (8003884 <HAL_RCC_OscConfig+0x2bc>)
 8003716:	2201      	movs	r2, #1
 8003718:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800371a:	f7ff f839 	bl	8002790 <HAL_GetTick>
 800371e:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003720:	4b56      	ldr	r3, [pc, #344]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 8003722:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003724:	f013 0f02 	tst.w	r3, #2
 8003728:	d133      	bne.n	8003792 <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800372a:	f7ff f831 	bl	8002790 <HAL_GetTick>
 800372e:	1b40      	subs	r0, r0, r5
 8003730:	2802      	cmp	r0, #2
 8003732:	d9f5      	bls.n	8003720 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8003734:	2003      	movs	r0, #3
 8003736:	e10a      	b.n	800394e <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003738:	4a50      	ldr	r2, [pc, #320]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 800373a:	6813      	ldr	r3, [r2, #0]
 800373c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003740:	6921      	ldr	r1, [r4, #16]
 8003742:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003746:	6013      	str	r3, [r2, #0]
 8003748:	e7de      	b.n	8003708 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 800374a:	4b4d      	ldr	r3, [pc, #308]	; (8003880 <HAL_RCC_OscConfig+0x2b8>)
 800374c:	2200      	movs	r2, #0
 800374e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003750:	f7ff f81e 	bl	8002790 <HAL_GetTick>
 8003754:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003756:	4b49      	ldr	r3, [pc, #292]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f013 0f02 	tst.w	r3, #2
 800375e:	d0d3      	beq.n	8003708 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003760:	f7ff f816 	bl	8002790 <HAL_GetTick>
 8003764:	1b40      	subs	r0, r0, r5
 8003766:	2802      	cmp	r0, #2
 8003768:	d9f5      	bls.n	8003756 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 800376a:	2003      	movs	r0, #3
 800376c:	e0ef      	b.n	800394e <HAL_RCC_OscConfig+0x386>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800376e:	4b45      	ldr	r3, [pc, #276]	; (8003884 <HAL_RCC_OscConfig+0x2bc>)
 8003770:	2200      	movs	r2, #0
 8003772:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003774:	f7ff f80c 	bl	8002790 <HAL_GetTick>
 8003778:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800377a:	4b40      	ldr	r3, [pc, #256]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 800377c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800377e:	f013 0f02 	tst.w	r3, #2
 8003782:	d006      	beq.n	8003792 <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003784:	f7ff f804 	bl	8002790 <HAL_GetTick>
 8003788:	1b40      	subs	r0, r0, r5
 800378a:	2802      	cmp	r0, #2
 800378c:	d9f5      	bls.n	800377a <HAL_RCC_OscConfig+0x1b2>
        {
          return HAL_TIMEOUT;
 800378e:	2003      	movs	r0, #3
 8003790:	e0dd      	b.n	800394e <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003792:	6823      	ldr	r3, [r4, #0]
 8003794:	f013 0f04 	tst.w	r3, #4
 8003798:	d079      	beq.n	800388e <HAL_RCC_OscConfig+0x2c6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800379a:	4b38      	ldr	r3, [pc, #224]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 800379c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80037a2:	d133      	bne.n	800380c <HAL_RCC_OscConfig+0x244>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037a4:	2300      	movs	r3, #0
 80037a6:	9301      	str	r3, [sp, #4]
 80037a8:	4b34      	ldr	r3, [pc, #208]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 80037aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037ac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80037b0:	641a      	str	r2, [r3, #64]	; 0x40
 80037b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037b8:	9301      	str	r3, [sp, #4]
 80037ba:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80037bc:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037be:	4b32      	ldr	r3, [pc, #200]	; (8003888 <HAL_RCC_OscConfig+0x2c0>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80037c6:	d023      	beq.n	8003810 <HAL_RCC_OscConfig+0x248>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037c8:	68a3      	ldr	r3, [r4, #8]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d034      	beq.n	8003838 <HAL_RCC_OscConfig+0x270>
 80037ce:	2b05      	cmp	r3, #5
 80037d0:	d038      	beq.n	8003844 <HAL_RCC_OscConfig+0x27c>
 80037d2:	4b2a      	ldr	r3, [pc, #168]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 80037d4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80037d6:	f022 0201 	bic.w	r2, r2, #1
 80037da:	671a      	str	r2, [r3, #112]	; 0x70
 80037dc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80037de:	f022 0204 	bic.w	r2, r2, #4
 80037e2:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037e4:	68a3      	ldr	r3, [r4, #8]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d036      	beq.n	8003858 <HAL_RCC_OscConfig+0x290>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ea:	f7fe ffd1 	bl	8002790 <HAL_GetTick>
 80037ee:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037f0:	4b22      	ldr	r3, [pc, #136]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 80037f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037f4:	f013 0f02 	tst.w	r3, #2
 80037f8:	d148      	bne.n	800388c <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037fa:	f7fe ffc9 	bl	8002790 <HAL_GetTick>
 80037fe:	1b80      	subs	r0, r0, r6
 8003800:	f241 3388 	movw	r3, #5000	; 0x1388
 8003804:	4298      	cmp	r0, r3
 8003806:	d9f3      	bls.n	80037f0 <HAL_RCC_OscConfig+0x228>
        {
          return HAL_TIMEOUT;
 8003808:	2003      	movs	r0, #3
 800380a:	e0a0      	b.n	800394e <HAL_RCC_OscConfig+0x386>
    FlagStatus       pwrclkchanged = RESET;
 800380c:	2500      	movs	r5, #0
 800380e:	e7d6      	b.n	80037be <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003810:	4a1d      	ldr	r2, [pc, #116]	; (8003888 <HAL_RCC_OscConfig+0x2c0>)
 8003812:	6813      	ldr	r3, [r2, #0]
 8003814:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003818:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800381a:	f7fe ffb9 	bl	8002790 <HAL_GetTick>
 800381e:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003820:	4b19      	ldr	r3, [pc, #100]	; (8003888 <HAL_RCC_OscConfig+0x2c0>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003828:	d1ce      	bne.n	80037c8 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800382a:	f7fe ffb1 	bl	8002790 <HAL_GetTick>
 800382e:	1b80      	subs	r0, r0, r6
 8003830:	2802      	cmp	r0, #2
 8003832:	d9f5      	bls.n	8003820 <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 8003834:	2003      	movs	r0, #3
 8003836:	e08a      	b.n	800394e <HAL_RCC_OscConfig+0x386>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003838:	4a10      	ldr	r2, [pc, #64]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 800383a:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800383c:	f043 0301 	orr.w	r3, r3, #1
 8003840:	6713      	str	r3, [r2, #112]	; 0x70
 8003842:	e7cf      	b.n	80037e4 <HAL_RCC_OscConfig+0x21c>
 8003844:	4b0d      	ldr	r3, [pc, #52]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 8003846:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003848:	f042 0204 	orr.w	r2, r2, #4
 800384c:	671a      	str	r2, [r3, #112]	; 0x70
 800384e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003850:	f042 0201 	orr.w	r2, r2, #1
 8003854:	671a      	str	r2, [r3, #112]	; 0x70
 8003856:	e7c5      	b.n	80037e4 <HAL_RCC_OscConfig+0x21c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003858:	f7fe ff9a 	bl	8002790 <HAL_GetTick>
 800385c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800385e:	4b07      	ldr	r3, [pc, #28]	; (800387c <HAL_RCC_OscConfig+0x2b4>)
 8003860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003862:	f013 0f02 	tst.w	r3, #2
 8003866:	d011      	beq.n	800388c <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003868:	f7fe ff92 	bl	8002790 <HAL_GetTick>
 800386c:	1b80      	subs	r0, r0, r6
 800386e:	f241 3388 	movw	r3, #5000	; 0x1388
 8003872:	4298      	cmp	r0, r3
 8003874:	d9f3      	bls.n	800385e <HAL_RCC_OscConfig+0x296>
        {
          return HAL_TIMEOUT;
 8003876:	2003      	movs	r0, #3
 8003878:	e069      	b.n	800394e <HAL_RCC_OscConfig+0x386>
 800387a:	bf00      	nop
 800387c:	40023800 	.word	0x40023800
 8003880:	42470000 	.word	0x42470000
 8003884:	42470e80 	.word	0x42470e80
 8003888:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800388c:	b9e5      	cbnz	r5, 80038c8 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800388e:	69a3      	ldr	r3, [r4, #24]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d05b      	beq.n	800394c <HAL_RCC_OscConfig+0x384>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003894:	4a30      	ldr	r2, [pc, #192]	; (8003958 <HAL_RCC_OscConfig+0x390>)
 8003896:	6892      	ldr	r2, [r2, #8]
 8003898:	f002 020c 	and.w	r2, r2, #12
 800389c:	2a08      	cmp	r2, #8
 800389e:	d058      	beq.n	8003952 <HAL_RCC_OscConfig+0x38a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d017      	beq.n	80038d4 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038a4:	4b2d      	ldr	r3, [pc, #180]	; (800395c <HAL_RCC_OscConfig+0x394>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038aa:	f7fe ff71 	bl	8002790 <HAL_GetTick>
 80038ae:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038b0:	4b29      	ldr	r3, [pc, #164]	; (8003958 <HAL_RCC_OscConfig+0x390>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80038b8:	d042      	beq.n	8003940 <HAL_RCC_OscConfig+0x378>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038ba:	f7fe ff69 	bl	8002790 <HAL_GetTick>
 80038be:	1b00      	subs	r0, r0, r4
 80038c0:	2802      	cmp	r0, #2
 80038c2:	d9f5      	bls.n	80038b0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80038c4:	2003      	movs	r0, #3
 80038c6:	e042      	b.n	800394e <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_PWR_CLK_DISABLE();
 80038c8:	4a23      	ldr	r2, [pc, #140]	; (8003958 <HAL_RCC_OscConfig+0x390>)
 80038ca:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80038cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038d0:	6413      	str	r3, [r2, #64]	; 0x40
 80038d2:	e7dc      	b.n	800388e <HAL_RCC_OscConfig+0x2c6>
        __HAL_RCC_PLL_DISABLE();
 80038d4:	4b21      	ldr	r3, [pc, #132]	; (800395c <HAL_RCC_OscConfig+0x394>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80038da:	f7fe ff59 	bl	8002790 <HAL_GetTick>
 80038de:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038e0:	4b1d      	ldr	r3, [pc, #116]	; (8003958 <HAL_RCC_OscConfig+0x390>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80038e8:	d006      	beq.n	80038f8 <HAL_RCC_OscConfig+0x330>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038ea:	f7fe ff51 	bl	8002790 <HAL_GetTick>
 80038ee:	1b40      	subs	r0, r0, r5
 80038f0:	2802      	cmp	r0, #2
 80038f2:	d9f5      	bls.n	80038e0 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 80038f4:	2003      	movs	r0, #3
 80038f6:	e02a      	b.n	800394e <HAL_RCC_OscConfig+0x386>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038f8:	69e3      	ldr	r3, [r4, #28]
 80038fa:	6a22      	ldr	r2, [r4, #32]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003900:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003904:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003906:	0852      	lsrs	r2, r2, #1
 8003908:	3a01      	subs	r2, #1
 800390a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800390e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003910:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003914:	4a10      	ldr	r2, [pc, #64]	; (8003958 <HAL_RCC_OscConfig+0x390>)
 8003916:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8003918:	4b10      	ldr	r3, [pc, #64]	; (800395c <HAL_RCC_OscConfig+0x394>)
 800391a:	2201      	movs	r2, #1
 800391c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800391e:	f7fe ff37 	bl	8002790 <HAL_GetTick>
 8003922:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003924:	4b0c      	ldr	r3, [pc, #48]	; (8003958 <HAL_RCC_OscConfig+0x390>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800392c:	d106      	bne.n	800393c <HAL_RCC_OscConfig+0x374>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800392e:	f7fe ff2f 	bl	8002790 <HAL_GetTick>
 8003932:	1b00      	subs	r0, r0, r4
 8003934:	2802      	cmp	r0, #2
 8003936:	d9f5      	bls.n	8003924 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 8003938:	2003      	movs	r0, #3
 800393a:	e008      	b.n	800394e <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 800393c:	2000      	movs	r0, #0
 800393e:	e006      	b.n	800394e <HAL_RCC_OscConfig+0x386>
 8003940:	2000      	movs	r0, #0
 8003942:	e004      	b.n	800394e <HAL_RCC_OscConfig+0x386>
    return HAL_ERROR;
 8003944:	2001      	movs	r0, #1
}
 8003946:	4770      	bx	lr
        return HAL_ERROR;
 8003948:	2001      	movs	r0, #1
 800394a:	e000      	b.n	800394e <HAL_RCC_OscConfig+0x386>
  return HAL_OK;
 800394c:	2000      	movs	r0, #0
}
 800394e:	b002      	add	sp, #8
 8003950:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8003952:	2001      	movs	r0, #1
 8003954:	e7fb      	b.n	800394e <HAL_RCC_OscConfig+0x386>
 8003956:	bf00      	nop
 8003958:	40023800 	.word	0x40023800
 800395c:	42470060 	.word	0x42470060

08003960 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003960:	4b32      	ldr	r3, [pc, #200]	; (8003a2c <HAL_RCC_GetSysClockFreq+0xcc>)
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f003 030c 	and.w	r3, r3, #12
 8003968:	2b04      	cmp	r3, #4
 800396a:	d05c      	beq.n	8003a26 <HAL_RCC_GetSysClockFreq+0xc6>
 800396c:	2b08      	cmp	r3, #8
 800396e:	d001      	beq.n	8003974 <HAL_RCC_GetSysClockFreq+0x14>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003970:	482f      	ldr	r0, [pc, #188]	; (8003a30 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003972:	4770      	bx	lr
{
 8003974:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003978:	4b2c      	ldr	r3, [pc, #176]	; (8003a2c <HAL_RCC_GetSysClockFreq+0xcc>)
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8003986:	d02b      	beq.n	80039e0 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003988:	4b28      	ldr	r3, [pc, #160]	; (8003a2c <HAL_RCC_GetSysClockFreq+0xcc>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8003990:	461e      	mov	r6, r3
 8003992:	2700      	movs	r7, #0
 8003994:	015c      	lsls	r4, r3, #5
 8003996:	2500      	movs	r5, #0
 8003998:	1ae4      	subs	r4, r4, r3
 800399a:	eb65 0507 	sbc.w	r5, r5, r7
 800399e:	01a9      	lsls	r1, r5, #6
 80039a0:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 80039a4:	01a0      	lsls	r0, r4, #6
 80039a6:	1b00      	subs	r0, r0, r4
 80039a8:	eb61 0105 	sbc.w	r1, r1, r5
 80039ac:	00cb      	lsls	r3, r1, #3
 80039ae:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80039b2:	00c4      	lsls	r4, r0, #3
 80039b4:	19a0      	adds	r0, r4, r6
 80039b6:	eb43 0107 	adc.w	r1, r3, r7
 80039ba:	024b      	lsls	r3, r1, #9
 80039bc:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 80039c0:	0244      	lsls	r4, r0, #9
 80039c2:	4620      	mov	r0, r4
 80039c4:	4619      	mov	r1, r3
 80039c6:	2300      	movs	r3, #0
 80039c8:	f7fd f828 	bl	8000a1c <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80039cc:	4b17      	ldr	r3, [pc, #92]	; (8003a2c <HAL_RCC_GetSysClockFreq+0xcc>)
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80039d4:	3301      	adds	r3, #1
 80039d6:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 80039d8:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80039dc:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039e0:	4b12      	ldr	r3, [pc, #72]	; (8003a2c <HAL_RCC_GetSysClockFreq+0xcc>)
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80039e8:	461e      	mov	r6, r3
 80039ea:	2700      	movs	r7, #0
 80039ec:	015c      	lsls	r4, r3, #5
 80039ee:	2500      	movs	r5, #0
 80039f0:	1ae4      	subs	r4, r4, r3
 80039f2:	eb65 0507 	sbc.w	r5, r5, r7
 80039f6:	01a9      	lsls	r1, r5, #6
 80039f8:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 80039fc:	01a0      	lsls	r0, r4, #6
 80039fe:	1b00      	subs	r0, r0, r4
 8003a00:	eb61 0105 	sbc.w	r1, r1, r5
 8003a04:	00cb      	lsls	r3, r1, #3
 8003a06:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8003a0a:	00c4      	lsls	r4, r0, #3
 8003a0c:	19a0      	adds	r0, r4, r6
 8003a0e:	eb43 0107 	adc.w	r1, r3, r7
 8003a12:	028b      	lsls	r3, r1, #10
 8003a14:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8003a18:	0284      	lsls	r4, r0, #10
 8003a1a:	4620      	mov	r0, r4
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	2300      	movs	r3, #0
 8003a20:	f7fc fffc 	bl	8000a1c <__aeabi_uldivmod>
 8003a24:	e7d2      	b.n	80039cc <HAL_RCC_GetSysClockFreq+0x6c>
      sysclockfreq = HSE_VALUE;
 8003a26:	4803      	ldr	r0, [pc, #12]	; (8003a34 <HAL_RCC_GetSysClockFreq+0xd4>)
}
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	40023800 	.word	0x40023800
 8003a30:	00f42400 	.word	0x00f42400
 8003a34:	007a1200 	.word	0x007a1200

08003a38 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8003a38:	2800      	cmp	r0, #0
 8003a3a:	f000 809d 	beq.w	8003b78 <HAL_RCC_ClockConfig+0x140>
{
 8003a3e:	b570      	push	{r4, r5, r6, lr}
 8003a40:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a42:	4b4f      	ldr	r3, [pc, #316]	; (8003b80 <HAL_RCC_ClockConfig+0x148>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 030f 	and.w	r3, r3, #15
 8003a4a:	428b      	cmp	r3, r1
 8003a4c:	d209      	bcs.n	8003a62 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a4e:	b2cb      	uxtb	r3, r1
 8003a50:	4a4b      	ldr	r2, [pc, #300]	; (8003b80 <HAL_RCC_ClockConfig+0x148>)
 8003a52:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a54:	6813      	ldr	r3, [r2, #0]
 8003a56:	f003 030f 	and.w	r3, r3, #15
 8003a5a:	428b      	cmp	r3, r1
 8003a5c:	d001      	beq.n	8003a62 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 8003a5e:	2001      	movs	r0, #1
}
 8003a60:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a62:	6823      	ldr	r3, [r4, #0]
 8003a64:	f013 0f02 	tst.w	r3, #2
 8003a68:	d017      	beq.n	8003a9a <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a6a:	f013 0f04 	tst.w	r3, #4
 8003a6e:	d004      	beq.n	8003a7a <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a70:	4a44      	ldr	r2, [pc, #272]	; (8003b84 <HAL_RCC_ClockConfig+0x14c>)
 8003a72:	6893      	ldr	r3, [r2, #8]
 8003a74:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a78:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a7a:	6823      	ldr	r3, [r4, #0]
 8003a7c:	f013 0f08 	tst.w	r3, #8
 8003a80:	d004      	beq.n	8003a8c <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a82:	4a40      	ldr	r2, [pc, #256]	; (8003b84 <HAL_RCC_ClockConfig+0x14c>)
 8003a84:	6893      	ldr	r3, [r2, #8]
 8003a86:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a8a:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a8c:	4a3d      	ldr	r2, [pc, #244]	; (8003b84 <HAL_RCC_ClockConfig+0x14c>)
 8003a8e:	6893      	ldr	r3, [r2, #8]
 8003a90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a94:	68a0      	ldr	r0, [r4, #8]
 8003a96:	4303      	orrs	r3, r0
 8003a98:	6093      	str	r3, [r2, #8]
 8003a9a:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a9c:	6823      	ldr	r3, [r4, #0]
 8003a9e:	f013 0f01 	tst.w	r3, #1
 8003aa2:	d032      	beq.n	8003b0a <HAL_RCC_ClockConfig+0xd2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aa4:	6863      	ldr	r3, [r4, #4]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d021      	beq.n	8003aee <HAL_RCC_ClockConfig+0xb6>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aaa:	1e9a      	subs	r2, r3, #2
 8003aac:	2a01      	cmp	r2, #1
 8003aae:	d925      	bls.n	8003afc <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ab0:	4a34      	ldr	r2, [pc, #208]	; (8003b84 <HAL_RCC_ClockConfig+0x14c>)
 8003ab2:	6812      	ldr	r2, [r2, #0]
 8003ab4:	f012 0f02 	tst.w	r2, #2
 8003ab8:	d060      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003aba:	4932      	ldr	r1, [pc, #200]	; (8003b84 <HAL_RCC_ClockConfig+0x14c>)
 8003abc:	688a      	ldr	r2, [r1, #8]
 8003abe:	f022 0203 	bic.w	r2, r2, #3
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8003ac6:	f7fe fe63 	bl	8002790 <HAL_GetTick>
 8003aca:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003acc:	4b2d      	ldr	r3, [pc, #180]	; (8003b84 <HAL_RCC_ClockConfig+0x14c>)
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f003 030c 	and.w	r3, r3, #12
 8003ad4:	6862      	ldr	r2, [r4, #4]
 8003ad6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003ada:	d016      	beq.n	8003b0a <HAL_RCC_ClockConfig+0xd2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003adc:	f7fe fe58 	bl	8002790 <HAL_GetTick>
 8003ae0:	1b80      	subs	r0, r0, r6
 8003ae2:	f241 3388 	movw	r3, #5000	; 0x1388
 8003ae6:	4298      	cmp	r0, r3
 8003ae8:	d9f0      	bls.n	8003acc <HAL_RCC_ClockConfig+0x94>
        return HAL_TIMEOUT;
 8003aea:	2003      	movs	r0, #3
 8003aec:	e7b8      	b.n	8003a60 <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aee:	4a25      	ldr	r2, [pc, #148]	; (8003b84 <HAL_RCC_ClockConfig+0x14c>)
 8003af0:	6812      	ldr	r2, [r2, #0]
 8003af2:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8003af6:	d1e0      	bne.n	8003aba <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8003af8:	2001      	movs	r0, #1
 8003afa:	e7b1      	b.n	8003a60 <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003afc:	4a21      	ldr	r2, [pc, #132]	; (8003b84 <HAL_RCC_ClockConfig+0x14c>)
 8003afe:	6812      	ldr	r2, [r2, #0]
 8003b00:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8003b04:	d1d9      	bne.n	8003aba <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8003b06:	2001      	movs	r0, #1
 8003b08:	e7aa      	b.n	8003a60 <HAL_RCC_ClockConfig+0x28>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b0a:	4b1d      	ldr	r3, [pc, #116]	; (8003b80 <HAL_RCC_ClockConfig+0x148>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 030f 	and.w	r3, r3, #15
 8003b12:	42ab      	cmp	r3, r5
 8003b14:	d909      	bls.n	8003b2a <HAL_RCC_ClockConfig+0xf2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b16:	b2ea      	uxtb	r2, r5
 8003b18:	4b19      	ldr	r3, [pc, #100]	; (8003b80 <HAL_RCC_ClockConfig+0x148>)
 8003b1a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 030f 	and.w	r3, r3, #15
 8003b22:	42ab      	cmp	r3, r5
 8003b24:	d001      	beq.n	8003b2a <HAL_RCC_ClockConfig+0xf2>
      return HAL_ERROR;
 8003b26:	2001      	movs	r0, #1
 8003b28:	e79a      	b.n	8003a60 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b2a:	6823      	ldr	r3, [r4, #0]
 8003b2c:	f013 0f04 	tst.w	r3, #4
 8003b30:	d006      	beq.n	8003b40 <HAL_RCC_ClockConfig+0x108>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b32:	4a14      	ldr	r2, [pc, #80]	; (8003b84 <HAL_RCC_ClockConfig+0x14c>)
 8003b34:	6893      	ldr	r3, [r2, #8]
 8003b36:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8003b3a:	68e1      	ldr	r1, [r4, #12]
 8003b3c:	430b      	orrs	r3, r1
 8003b3e:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b40:	6823      	ldr	r3, [r4, #0]
 8003b42:	f013 0f08 	tst.w	r3, #8
 8003b46:	d007      	beq.n	8003b58 <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b48:	4a0e      	ldr	r2, [pc, #56]	; (8003b84 <HAL_RCC_ClockConfig+0x14c>)
 8003b4a:	6893      	ldr	r3, [r2, #8]
 8003b4c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8003b50:	6921      	ldr	r1, [r4, #16]
 8003b52:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003b56:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b58:	f7ff ff02 	bl	8003960 <HAL_RCC_GetSysClockFreq>
 8003b5c:	4b09      	ldr	r3, [pc, #36]	; (8003b84 <HAL_RCC_ClockConfig+0x14c>)
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003b64:	4a08      	ldr	r2, [pc, #32]	; (8003b88 <HAL_RCC_ClockConfig+0x150>)
 8003b66:	5cd3      	ldrb	r3, [r2, r3]
 8003b68:	40d8      	lsrs	r0, r3
 8003b6a:	4b08      	ldr	r3, [pc, #32]	; (8003b8c <HAL_RCC_ClockConfig+0x154>)
 8003b6c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003b6e:	2000      	movs	r0, #0
 8003b70:	f7fe fdc2 	bl	80026f8 <HAL_InitTick>
  return HAL_OK;
 8003b74:	2000      	movs	r0, #0
 8003b76:	e773      	b.n	8003a60 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8003b78:	2001      	movs	r0, #1
}
 8003b7a:	4770      	bx	lr
        return HAL_ERROR;
 8003b7c:	2001      	movs	r0, #1
 8003b7e:	e76f      	b.n	8003a60 <HAL_RCC_ClockConfig+0x28>
 8003b80:	40023c00 	.word	0x40023c00
 8003b84:	40023800 	.word	0x40023800
 8003b88:	08009780 	.word	0x08009780
 8003b8c:	2000004c 	.word	0x2000004c

08003b90 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8003b90:	4b01      	ldr	r3, [pc, #4]	; (8003b98 <HAL_RCC_GetHCLKFreq+0x8>)
 8003b92:	6818      	ldr	r0, [r3, #0]
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop
 8003b98:	2000004c 	.word	0x2000004c

08003b9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b9c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003b9e:	f7ff fff7 	bl	8003b90 <HAL_RCC_GetHCLKFreq>
 8003ba2:	4b04      	ldr	r3, [pc, #16]	; (8003bb4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003baa:	4a03      	ldr	r2, [pc, #12]	; (8003bb8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003bac:	5cd3      	ldrb	r3, [r2, r3]
}
 8003bae:	40d8      	lsrs	r0, r3
 8003bb0:	bd08      	pop	{r3, pc}
 8003bb2:	bf00      	nop
 8003bb4:	40023800 	.word	0x40023800
 8003bb8:	08009790 	.word	0x08009790

08003bbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bbc:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003bbe:	f7ff ffe7 	bl	8003b90 <HAL_RCC_GetHCLKFreq>
 8003bc2:	4b04      	ldr	r3, [pc, #16]	; (8003bd4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003bca:	4a03      	ldr	r2, [pc, #12]	; (8003bd8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003bcc:	5cd3      	ldrb	r3, [r2, r3]
}
 8003bce:	40d8      	lsrs	r0, r3
 8003bd0:	bd08      	pop	{r3, pc}
 8003bd2:	bf00      	nop
 8003bd4:	40023800 	.word	0x40023800
 8003bd8:	08009790 	.word	0x08009790

08003bdc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003bdc:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bde:	6a03      	ldr	r3, [r0, #32]
 8003be0:	f023 0301 	bic.w	r3, r3, #1
 8003be4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003be6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003be8:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bea:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003bec:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bf0:	680d      	ldr	r5, [r1, #0]
 8003bf2:	ea45 0604 	orr.w	r6, r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003bf6:	f023 0402 	bic.w	r4, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003bfa:	688b      	ldr	r3, [r1, #8]
 8003bfc:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003bfe:	4d0d      	ldr	r5, [pc, #52]	; (8003c34 <TIM_OC1_SetConfig+0x58>)
 8003c00:	42a8      	cmp	r0, r5
 8003c02:	d009      	beq.n	8003c18 <TIM_OC1_SetConfig+0x3c>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c04:	4d0b      	ldr	r5, [pc, #44]	; (8003c34 <TIM_OC1_SetConfig+0x58>)
 8003c06:	42a8      	cmp	r0, r5
 8003c08:	d00d      	beq.n	8003c26 <TIM_OC1_SetConfig+0x4a>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c0a:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c0c:	6186      	str	r6, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c0e:	684a      	ldr	r2, [r1, #4]
 8003c10:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c12:	6203      	str	r3, [r0, #32]
}
 8003c14:	bc70      	pop	{r4, r5, r6}
 8003c16:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c18:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003c1c:	68cc      	ldr	r4, [r1, #12]
 8003c1e:	4323      	orrs	r3, r4
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c20:	f023 0304 	bic.w	r3, r3, #4
 8003c24:	e7ee      	b.n	8003c04 <TIM_OC1_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c26:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 8003c2a:	694c      	ldr	r4, [r1, #20]
 8003c2c:	4314      	orrs	r4, r2
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c2e:	698a      	ldr	r2, [r1, #24]
 8003c30:	4322      	orrs	r2, r4
 8003c32:	e7ea      	b.n	8003c0a <TIM_OC1_SetConfig+0x2e>
 8003c34:	40010000 	.word	0x40010000

08003c38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c38:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c3a:	6a03      	ldr	r3, [r0, #32]
 8003c3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c40:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c42:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c44:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c46:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c48:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c4c:	680d      	ldr	r5, [r1, #0]
 8003c4e:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c54:	688d      	ldr	r5, [r1, #8]
 8003c56:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c5a:	4d0f      	ldr	r5, [pc, #60]	; (8003c98 <TIM_OC3_SetConfig+0x60>)
 8003c5c:	42a8      	cmp	r0, r5
 8003c5e:	d009      	beq.n	8003c74 <TIM_OC3_SetConfig+0x3c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c60:	4d0d      	ldr	r5, [pc, #52]	; (8003c98 <TIM_OC3_SetConfig+0x60>)
 8003c62:	42a8      	cmp	r0, r5
 8003c64:	d00e      	beq.n	8003c84 <TIM_OC3_SetConfig+0x4c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c66:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c68:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c6a:	684a      	ldr	r2, [r1, #4]
 8003c6c:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c6e:	6203      	str	r3, [r0, #32]
}
 8003c70:	bc30      	pop	{r4, r5}
 8003c72:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c78:	68cd      	ldr	r5, [r1, #12]
 8003c7a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c7e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c82:	e7ed      	b.n	8003c60 <TIM_OC3_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c84:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c88:	694d      	ldr	r5, [r1, #20]
 8003c8a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c8e:	698d      	ldr	r5, [r1, #24]
 8003c90:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8003c94:	e7e7      	b.n	8003c66 <TIM_OC3_SetConfig+0x2e>
 8003c96:	bf00      	nop
 8003c98:	40010000 	.word	0x40010000

08003c9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c9c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c9e:	6a03      	ldr	r3, [r0, #32]
 8003ca0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ca4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ca6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ca8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003caa:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003cac:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cb0:	680d      	ldr	r5, [r1, #0]
 8003cb2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003cb6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003cba:	688d      	ldr	r5, [r1, #8]
 8003cbc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cc0:	4d07      	ldr	r5, [pc, #28]	; (8003ce0 <TIM_OC4_SetConfig+0x44>)
 8003cc2:	42a8      	cmp	r0, r5
 8003cc4:	d006      	beq.n	8003cd4 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cc6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cc8:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003cca:	684a      	ldr	r2, [r1, #4]
 8003ccc:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cce:	6203      	str	r3, [r0, #32]
}
 8003cd0:	bc30      	pop	{r4, r5}
 8003cd2:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003cd4:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003cd8:	694d      	ldr	r5, [r1, #20]
 8003cda:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8003cde:	e7f2      	b.n	8003cc6 <TIM_OC4_SetConfig+0x2a>
 8003ce0:	40010000 	.word	0x40010000

08003ce4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ce4:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ce6:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ce8:	6a04      	ldr	r4, [r0, #32]
 8003cea:	f024 0401 	bic.w	r4, r4, #1
 8003cee:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cf0:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003cf2:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003cf6:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003cfa:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8003cfe:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d00:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003d02:	6203      	str	r3, [r0, #32]
}
 8003d04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d08:	4770      	bx	lr

08003d0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d0a:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d0c:	6a03      	ldr	r3, [r0, #32]
 8003d0e:	f023 0310 	bic.w	r3, r3, #16
 8003d12:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d14:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8003d16:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d18:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d1c:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d20:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d24:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d28:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003d2a:	6203      	str	r3, [r0, #32]
}
 8003d2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d30:	4770      	bx	lr

08003d32 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d32:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d38:	4319      	orrs	r1, r3
 8003d3a:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d3e:	6081      	str	r1, [r0, #8]
}
 8003d40:	4770      	bx	lr

08003d42 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d42:	6802      	ldr	r2, [r0, #0]
 8003d44:	68d3      	ldr	r3, [r2, #12]
 8003d46:	f043 0301 	orr.w	r3, r3, #1
 8003d4a:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d4c:	6802      	ldr	r2, [r0, #0]
 8003d4e:	6893      	ldr	r3, [r2, #8]
 8003d50:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d54:	2b06      	cmp	r3, #6
 8003d56:	d003      	beq.n	8003d60 <HAL_TIM_Base_Start_IT+0x1e>
    __HAL_TIM_ENABLE(htim);
 8003d58:	6813      	ldr	r3, [r2, #0]
 8003d5a:	f043 0301 	orr.w	r3, r3, #1
 8003d5e:	6013      	str	r3, [r2, #0]
}
 8003d60:	2000      	movs	r0, #0
 8003d62:	4770      	bx	lr

08003d64 <HAL_TIM_PWM_MspInit>:
}
 8003d64:	4770      	bx	lr

08003d66 <HAL_TIM_PeriodElapsedCallback>:
}
 8003d66:	4770      	bx	lr

08003d68 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8003d68:	4770      	bx	lr

08003d6a <HAL_TIM_IC_CaptureCallback>:
}
 8003d6a:	4770      	bx	lr

08003d6c <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8003d6c:	4770      	bx	lr

08003d6e <HAL_TIM_TriggerCallback>:
}
 8003d6e:	4770      	bx	lr

08003d70 <HAL_TIM_IRQHandler>:
{
 8003d70:	b510      	push	{r4, lr}
 8003d72:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d74:	6803      	ldr	r3, [r0, #0]
 8003d76:	691a      	ldr	r2, [r3, #16]
 8003d78:	f012 0f02 	tst.w	r2, #2
 8003d7c:	d011      	beq.n	8003da2 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d7e:	68da      	ldr	r2, [r3, #12]
 8003d80:	f012 0f02 	tst.w	r2, #2
 8003d84:	d00d      	beq.n	8003da2 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d86:	f06f 0202 	mvn.w	r2, #2
 8003d8a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d90:	6803      	ldr	r3, [r0, #0]
 8003d92:	699b      	ldr	r3, [r3, #24]
 8003d94:	f013 0f03 	tst.w	r3, #3
 8003d98:	d070      	beq.n	8003e7c <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8003d9a:	f7ff ffe6 	bl	8003d6a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003da2:	6823      	ldr	r3, [r4, #0]
 8003da4:	691a      	ldr	r2, [r3, #16]
 8003da6:	f012 0f04 	tst.w	r2, #4
 8003daa:	d012      	beq.n	8003dd2 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003dac:	68da      	ldr	r2, [r3, #12]
 8003dae:	f012 0f04 	tst.w	r2, #4
 8003db2:	d00e      	beq.n	8003dd2 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003db4:	f06f 0204 	mvn.w	r2, #4
 8003db8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003dba:	2302      	movs	r3, #2
 8003dbc:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003dbe:	6823      	ldr	r3, [r4, #0]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003dc6:	d05f      	beq.n	8003e88 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8003dc8:	4620      	mov	r0, r4
 8003dca:	f7ff ffce 	bl	8003d6a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003dd2:	6823      	ldr	r3, [r4, #0]
 8003dd4:	691a      	ldr	r2, [r3, #16]
 8003dd6:	f012 0f08 	tst.w	r2, #8
 8003dda:	d012      	beq.n	8003e02 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ddc:	68da      	ldr	r2, [r3, #12]
 8003dde:	f012 0f08 	tst.w	r2, #8
 8003de2:	d00e      	beq.n	8003e02 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003de4:	f06f 0208 	mvn.w	r2, #8
 8003de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003dea:	2304      	movs	r3, #4
 8003dec:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003dee:	6823      	ldr	r3, [r4, #0]
 8003df0:	69db      	ldr	r3, [r3, #28]
 8003df2:	f013 0f03 	tst.w	r3, #3
 8003df6:	d04e      	beq.n	8003e96 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 8003df8:	4620      	mov	r0, r4
 8003dfa:	f7ff ffb6 	bl	8003d6a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003e02:	6823      	ldr	r3, [r4, #0]
 8003e04:	691a      	ldr	r2, [r3, #16]
 8003e06:	f012 0f10 	tst.w	r2, #16
 8003e0a:	d012      	beq.n	8003e32 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003e0c:	68da      	ldr	r2, [r3, #12]
 8003e0e:	f012 0f10 	tst.w	r2, #16
 8003e12:	d00e      	beq.n	8003e32 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003e14:	f06f 0210 	mvn.w	r2, #16
 8003e18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e1a:	2308      	movs	r3, #8
 8003e1c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e1e:	6823      	ldr	r3, [r4, #0]
 8003e20:	69db      	ldr	r3, [r3, #28]
 8003e22:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003e26:	d03d      	beq.n	8003ea4 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 8003e28:	4620      	mov	r0, r4
 8003e2a:	f7ff ff9e 	bl	8003d6a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e32:	6823      	ldr	r3, [r4, #0]
 8003e34:	691a      	ldr	r2, [r3, #16]
 8003e36:	f012 0f01 	tst.w	r2, #1
 8003e3a:	d003      	beq.n	8003e44 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003e3c:	68da      	ldr	r2, [r3, #12]
 8003e3e:	f012 0f01 	tst.w	r2, #1
 8003e42:	d136      	bne.n	8003eb2 <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003e44:	6823      	ldr	r3, [r4, #0]
 8003e46:	691a      	ldr	r2, [r3, #16]
 8003e48:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003e4c:	d003      	beq.n	8003e56 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003e4e:	68da      	ldr	r2, [r3, #12]
 8003e50:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003e54:	d134      	bne.n	8003ec0 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003e56:	6823      	ldr	r3, [r4, #0]
 8003e58:	691a      	ldr	r2, [r3, #16]
 8003e5a:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003e5e:	d003      	beq.n	8003e68 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003e60:	68da      	ldr	r2, [r3, #12]
 8003e62:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003e66:	d132      	bne.n	8003ece <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003e68:	6823      	ldr	r3, [r4, #0]
 8003e6a:	691a      	ldr	r2, [r3, #16]
 8003e6c:	f012 0f20 	tst.w	r2, #32
 8003e70:	d003      	beq.n	8003e7a <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e72:	68da      	ldr	r2, [r3, #12]
 8003e74:	f012 0f20 	tst.w	r2, #32
 8003e78:	d130      	bne.n	8003edc <HAL_TIM_IRQHandler+0x16c>
}
 8003e7a:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e7c:	f7ff ff74 	bl	8003d68 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e80:	4620      	mov	r0, r4
 8003e82:	f7ff ff73 	bl	8003d6c <HAL_TIM_PWM_PulseFinishedCallback>
 8003e86:	e78a      	b.n	8003d9e <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e88:	4620      	mov	r0, r4
 8003e8a:	f7ff ff6d 	bl	8003d68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e8e:	4620      	mov	r0, r4
 8003e90:	f7ff ff6c 	bl	8003d6c <HAL_TIM_PWM_PulseFinishedCallback>
 8003e94:	e79b      	b.n	8003dce <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e96:	4620      	mov	r0, r4
 8003e98:	f7ff ff66 	bl	8003d68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e9c:	4620      	mov	r0, r4
 8003e9e:	f7ff ff65 	bl	8003d6c <HAL_TIM_PWM_PulseFinishedCallback>
 8003ea2:	e7ac      	b.n	8003dfe <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ea4:	4620      	mov	r0, r4
 8003ea6:	f7ff ff5f 	bl	8003d68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003eaa:	4620      	mov	r0, r4
 8003eac:	f7ff ff5e 	bl	8003d6c <HAL_TIM_PWM_PulseFinishedCallback>
 8003eb0:	e7bd      	b.n	8003e2e <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003eb2:	f06f 0201 	mvn.w	r2, #1
 8003eb6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003eb8:	4620      	mov	r0, r4
 8003eba:	f7ff ff54 	bl	8003d66 <HAL_TIM_PeriodElapsedCallback>
 8003ebe:	e7c1      	b.n	8003e44 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ec0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ec4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003ec6:	4620      	mov	r0, r4
 8003ec8:	f000 fa1e 	bl	8004308 <HAL_TIMEx_BreakCallback>
 8003ecc:	e7c3      	b.n	8003e56 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ece:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ed2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003ed4:	4620      	mov	r0, r4
 8003ed6:	f7ff ff4a 	bl	8003d6e <HAL_TIM_TriggerCallback>
 8003eda:	e7c5      	b.n	8003e68 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003edc:	f06f 0220 	mvn.w	r2, #32
 8003ee0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003ee2:	4620      	mov	r0, r4
 8003ee4:	f000 fa0f 	bl	8004306 <HAL_TIMEx_CommutCallback>
}
 8003ee8:	e7c7      	b.n	8003e7a <HAL_TIM_IRQHandler+0x10a>
	...

08003eec <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8003eec:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003eee:	4a25      	ldr	r2, [pc, #148]	; (8003f84 <TIM_Base_SetConfig+0x98>)
 8003ef0:	4290      	cmp	r0, r2
 8003ef2:	d00e      	beq.n	8003f12 <TIM_Base_SetConfig+0x26>
 8003ef4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003ef8:	d00b      	beq.n	8003f12 <TIM_Base_SetConfig+0x26>
 8003efa:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003efe:	4290      	cmp	r0, r2
 8003f00:	d007      	beq.n	8003f12 <TIM_Base_SetConfig+0x26>
 8003f02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f06:	4290      	cmp	r0, r2
 8003f08:	d003      	beq.n	8003f12 <TIM_Base_SetConfig+0x26>
 8003f0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f0e:	4290      	cmp	r0, r2
 8003f10:	d103      	bne.n	8003f1a <TIM_Base_SetConfig+0x2e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003f16:	684a      	ldr	r2, [r1, #4]
 8003f18:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f1a:	4a1a      	ldr	r2, [pc, #104]	; (8003f84 <TIM_Base_SetConfig+0x98>)
 8003f1c:	4290      	cmp	r0, r2
 8003f1e:	d01a      	beq.n	8003f56 <TIM_Base_SetConfig+0x6a>
 8003f20:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003f24:	d017      	beq.n	8003f56 <TIM_Base_SetConfig+0x6a>
 8003f26:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003f2a:	4290      	cmp	r0, r2
 8003f2c:	d013      	beq.n	8003f56 <TIM_Base_SetConfig+0x6a>
 8003f2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f32:	4290      	cmp	r0, r2
 8003f34:	d00f      	beq.n	8003f56 <TIM_Base_SetConfig+0x6a>
 8003f36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f3a:	4290      	cmp	r0, r2
 8003f3c:	d00b      	beq.n	8003f56 <TIM_Base_SetConfig+0x6a>
 8003f3e:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8003f42:	4290      	cmp	r0, r2
 8003f44:	d007      	beq.n	8003f56 <TIM_Base_SetConfig+0x6a>
 8003f46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f4a:	4290      	cmp	r0, r2
 8003f4c:	d003      	beq.n	8003f56 <TIM_Base_SetConfig+0x6a>
 8003f4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f52:	4290      	cmp	r0, r2
 8003f54:	d103      	bne.n	8003f5e <TIM_Base_SetConfig+0x72>
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f5a:	68ca      	ldr	r2, [r1, #12]
 8003f5c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f62:	694a      	ldr	r2, [r1, #20]
 8003f64:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003f66:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f68:	688b      	ldr	r3, [r1, #8]
 8003f6a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003f6c:	680b      	ldr	r3, [r1, #0]
 8003f6e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f70:	4b04      	ldr	r3, [pc, #16]	; (8003f84 <TIM_Base_SetConfig+0x98>)
 8003f72:	4298      	cmp	r0, r3
 8003f74:	d002      	beq.n	8003f7c <TIM_Base_SetConfig+0x90>
  TIMx->EGR = TIM_EGR_UG;
 8003f76:	2301      	movs	r3, #1
 8003f78:	6143      	str	r3, [r0, #20]
}
 8003f7a:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8003f7c:	690b      	ldr	r3, [r1, #16]
 8003f7e:	6303      	str	r3, [r0, #48]	; 0x30
 8003f80:	e7f9      	b.n	8003f76 <TIM_Base_SetConfig+0x8a>
 8003f82:	bf00      	nop
 8003f84:	40010000 	.word	0x40010000

08003f88 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003f88:	b1a8      	cbz	r0, 8003fb6 <HAL_TIM_Base_Init+0x2e>
{
 8003f8a:	b510      	push	{r4, lr}
 8003f8c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003f8e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003f92:	b15b      	cbz	r3, 8003fac <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8003f94:	2302      	movs	r3, #2
 8003f96:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f9a:	1d21      	adds	r1, r4, #4
 8003f9c:	6820      	ldr	r0, [r4, #0]
 8003f9e:	f7ff ffa5 	bl	8003eec <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003fa8:	2000      	movs	r0, #0
}
 8003faa:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003fac:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003fb0:	f000 ffde 	bl	8004f70 <HAL_TIM_Base_MspInit>
 8003fb4:	e7ee      	b.n	8003f94 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003fb6:	2001      	movs	r0, #1
}
 8003fb8:	4770      	bx	lr

08003fba <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003fba:	b1a8      	cbz	r0, 8003fe8 <HAL_TIM_PWM_Init+0x2e>
{
 8003fbc:	b510      	push	{r4, lr}
 8003fbe:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003fc0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003fc4:	b15b      	cbz	r3, 8003fde <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8003fc6:	2302      	movs	r3, #2
 8003fc8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fcc:	1d21      	adds	r1, r4, #4
 8003fce:	6820      	ldr	r0, [r4, #0]
 8003fd0:	f7ff ff8c 	bl	8003eec <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003fda:	2000      	movs	r0, #0
}
 8003fdc:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003fde:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003fe2:	f7ff febf 	bl	8003d64 <HAL_TIM_PWM_MspInit>
 8003fe6:	e7ee      	b.n	8003fc6 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8003fe8:	2001      	movs	r0, #1
}
 8003fea:	4770      	bx	lr

08003fec <TIM_OC2_SetConfig>:
{
 8003fec:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fee:	6a03      	ldr	r3, [r0, #32]
 8003ff0:	f023 0310 	bic.w	r3, r3, #16
 8003ff4:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003ff6:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003ff8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003ffa:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ffc:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004000:	680d      	ldr	r5, [r1, #0]
 8004002:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8004006:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800400a:	688d      	ldr	r5, [r1, #8]
 800400c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004010:	4d0e      	ldr	r5, [pc, #56]	; (800404c <TIM_OC2_SetConfig+0x60>)
 8004012:	42a8      	cmp	r0, r5
 8004014:	d009      	beq.n	800402a <TIM_OC2_SetConfig+0x3e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004016:	4d0d      	ldr	r5, [pc, #52]	; (800404c <TIM_OC2_SetConfig+0x60>)
 8004018:	42a8      	cmp	r0, r5
 800401a:	d00e      	beq.n	800403a <TIM_OC2_SetConfig+0x4e>
  TIMx->CR2 = tmpcr2;
 800401c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800401e:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004020:	684a      	ldr	r2, [r1, #4]
 8004022:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004024:	6203      	str	r3, [r0, #32]
}
 8004026:	bc30      	pop	{r4, r5}
 8004028:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 800402a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800402e:	68cd      	ldr	r5, [r1, #12]
 8004030:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8004034:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004038:	e7ed      	b.n	8004016 <TIM_OC2_SetConfig+0x2a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800403a:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800403e:	694d      	ldr	r5, [r1, #20]
 8004040:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004044:	698d      	ldr	r5, [r1, #24]
 8004046:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 800404a:	e7e7      	b.n	800401c <TIM_OC2_SetConfig+0x30>
 800404c:	40010000 	.word	0x40010000

08004050 <HAL_TIM_PWM_ConfigChannel>:
{
 8004050:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004052:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004056:	2b01      	cmp	r3, #1
 8004058:	d066      	beq.n	8004128 <HAL_TIM_PWM_ConfigChannel+0xd8>
 800405a:	460d      	mov	r5, r1
 800405c:	4604      	mov	r4, r0
 800405e:	2301      	movs	r3, #1
 8004060:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004064:	2302      	movs	r3, #2
 8004066:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 800406a:	2a0c      	cmp	r2, #12
 800406c:	d81a      	bhi.n	80040a4 <HAL_TIM_PWM_ConfigChannel+0x54>
 800406e:	e8df f002 	tbb	[pc, r2]
 8004072:	1907      	.short	0x1907
 8004074:	19201919 	.word	0x19201919
 8004078:	19341919 	.word	0x19341919
 800407c:	1919      	.short	0x1919
 800407e:	47          	.byte	0x47
 800407f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004080:	6800      	ldr	r0, [r0, #0]
 8004082:	f7ff fdab 	bl	8003bdc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004086:	6822      	ldr	r2, [r4, #0]
 8004088:	6993      	ldr	r3, [r2, #24]
 800408a:	f043 0308 	orr.w	r3, r3, #8
 800408e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004090:	6822      	ldr	r2, [r4, #0]
 8004092:	6993      	ldr	r3, [r2, #24]
 8004094:	f023 0304 	bic.w	r3, r3, #4
 8004098:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800409a:	6822      	ldr	r2, [r4, #0]
 800409c:	6993      	ldr	r3, [r2, #24]
 800409e:	6929      	ldr	r1, [r5, #16]
 80040a0:	430b      	orrs	r3, r1
 80040a2:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 80040a4:	2301      	movs	r3, #1
 80040a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80040aa:	2000      	movs	r0, #0
 80040ac:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80040b0:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80040b2:	6800      	ldr	r0, [r0, #0]
 80040b4:	f7ff ff9a 	bl	8003fec <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040b8:	6822      	ldr	r2, [r4, #0]
 80040ba:	6993      	ldr	r3, [r2, #24]
 80040bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80040c0:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80040c2:	6822      	ldr	r2, [r4, #0]
 80040c4:	6993      	ldr	r3, [r2, #24]
 80040c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040ca:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040cc:	6822      	ldr	r2, [r4, #0]
 80040ce:	6993      	ldr	r3, [r2, #24]
 80040d0:	6929      	ldr	r1, [r5, #16]
 80040d2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80040d6:	6193      	str	r3, [r2, #24]
      break;
 80040d8:	e7e4      	b.n	80040a4 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80040da:	6800      	ldr	r0, [r0, #0]
 80040dc:	f7ff fdac 	bl	8003c38 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040e0:	6822      	ldr	r2, [r4, #0]
 80040e2:	69d3      	ldr	r3, [r2, #28]
 80040e4:	f043 0308 	orr.w	r3, r3, #8
 80040e8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80040ea:	6822      	ldr	r2, [r4, #0]
 80040ec:	69d3      	ldr	r3, [r2, #28]
 80040ee:	f023 0304 	bic.w	r3, r3, #4
 80040f2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80040f4:	6822      	ldr	r2, [r4, #0]
 80040f6:	69d3      	ldr	r3, [r2, #28]
 80040f8:	6929      	ldr	r1, [r5, #16]
 80040fa:	430b      	orrs	r3, r1
 80040fc:	61d3      	str	r3, [r2, #28]
      break;
 80040fe:	e7d1      	b.n	80040a4 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004100:	6800      	ldr	r0, [r0, #0]
 8004102:	f7ff fdcb 	bl	8003c9c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004106:	6822      	ldr	r2, [r4, #0]
 8004108:	69d3      	ldr	r3, [r2, #28]
 800410a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800410e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004110:	6822      	ldr	r2, [r4, #0]
 8004112:	69d3      	ldr	r3, [r2, #28]
 8004114:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004118:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800411a:	6822      	ldr	r2, [r4, #0]
 800411c:	69d3      	ldr	r3, [r2, #28]
 800411e:	6929      	ldr	r1, [r5, #16]
 8004120:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004124:	61d3      	str	r3, [r2, #28]
      break;
 8004126:	e7bd      	b.n	80040a4 <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_LOCK(htim);
 8004128:	2002      	movs	r0, #2
 800412a:	e7c1      	b.n	80040b0 <HAL_TIM_PWM_ConfigChannel+0x60>

0800412c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800412c:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800412e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004130:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004134:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8004138:	430b      	orrs	r3, r1
 800413a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800413c:	6083      	str	r3, [r0, #8]
}
 800413e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004142:	4770      	bx	lr

08004144 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004144:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004148:	2b01      	cmp	r3, #1
 800414a:	d066      	beq.n	800421a <HAL_TIM_ConfigClockSource+0xd6>
{
 800414c:	b510      	push	{r4, lr}
 800414e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8004150:	2301      	movs	r3, #1
 8004152:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004156:	2302      	movs	r3, #2
 8004158:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800415c:	6802      	ldr	r2, [r0, #0]
 800415e:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004160:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004164:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004168:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800416a:	680b      	ldr	r3, [r1, #0]
 800416c:	2b40      	cmp	r3, #64	; 0x40
 800416e:	d04a      	beq.n	8004206 <HAL_TIM_ConfigClockSource+0xc2>
 8004170:	d913      	bls.n	800419a <HAL_TIM_ConfigClockSource+0x56>
 8004172:	2b60      	cmp	r3, #96	; 0x60
 8004174:	d03d      	beq.n	80041f2 <HAL_TIM_ConfigClockSource+0xae>
 8004176:	d91e      	bls.n	80041b6 <HAL_TIM_ConfigClockSource+0x72>
 8004178:	2b70      	cmp	r3, #112	; 0x70
 800417a:	d028      	beq.n	80041ce <HAL_TIM_ConfigClockSource+0x8a>
 800417c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004180:	d130      	bne.n	80041e4 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 8004182:	68cb      	ldr	r3, [r1, #12]
 8004184:	684a      	ldr	r2, [r1, #4]
 8004186:	6889      	ldr	r1, [r1, #8]
 8004188:	6800      	ldr	r0, [r0, #0]
 800418a:	f7ff ffcf 	bl	800412c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800418e:	6822      	ldr	r2, [r4, #0]
 8004190:	6893      	ldr	r3, [r2, #8]
 8004192:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004196:	6093      	str	r3, [r2, #8]
      break;
 8004198:	e024      	b.n	80041e4 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 800419a:	2b10      	cmp	r3, #16
 800419c:	d006      	beq.n	80041ac <HAL_TIM_ConfigClockSource+0x68>
 800419e:	d904      	bls.n	80041aa <HAL_TIM_ConfigClockSource+0x66>
 80041a0:	2b20      	cmp	r3, #32
 80041a2:	d003      	beq.n	80041ac <HAL_TIM_ConfigClockSource+0x68>
 80041a4:	2b30      	cmp	r3, #48	; 0x30
 80041a6:	d001      	beq.n	80041ac <HAL_TIM_ConfigClockSource+0x68>
 80041a8:	e01c      	b.n	80041e4 <HAL_TIM_ConfigClockSource+0xa0>
 80041aa:	b9db      	cbnz	r3, 80041e4 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041ac:	4619      	mov	r1, r3
 80041ae:	6820      	ldr	r0, [r4, #0]
 80041b0:	f7ff fdbf 	bl	8003d32 <TIM_ITRx_SetConfig>
      break;
 80041b4:	e016      	b.n	80041e4 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 80041b6:	2b50      	cmp	r3, #80	; 0x50
 80041b8:	d114      	bne.n	80041e4 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041ba:	68ca      	ldr	r2, [r1, #12]
 80041bc:	6849      	ldr	r1, [r1, #4]
 80041be:	6800      	ldr	r0, [r0, #0]
 80041c0:	f7ff fd90 	bl	8003ce4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80041c4:	2150      	movs	r1, #80	; 0x50
 80041c6:	6820      	ldr	r0, [r4, #0]
 80041c8:	f7ff fdb3 	bl	8003d32 <TIM_ITRx_SetConfig>
      break;
 80041cc:	e00a      	b.n	80041e4 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 80041ce:	68cb      	ldr	r3, [r1, #12]
 80041d0:	684a      	ldr	r2, [r1, #4]
 80041d2:	6889      	ldr	r1, [r1, #8]
 80041d4:	6800      	ldr	r0, [r0, #0]
 80041d6:	f7ff ffa9 	bl	800412c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80041da:	6822      	ldr	r2, [r4, #0]
 80041dc:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041de:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80041e2:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80041e4:	2301      	movs	r3, #1
 80041e6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80041ea:	2000      	movs	r0, #0
 80041ec:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80041f0:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 80041f2:	68ca      	ldr	r2, [r1, #12]
 80041f4:	6849      	ldr	r1, [r1, #4]
 80041f6:	6800      	ldr	r0, [r0, #0]
 80041f8:	f7ff fd87 	bl	8003d0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041fc:	2160      	movs	r1, #96	; 0x60
 80041fe:	6820      	ldr	r0, [r4, #0]
 8004200:	f7ff fd97 	bl	8003d32 <TIM_ITRx_SetConfig>
      break;
 8004204:	e7ee      	b.n	80041e4 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004206:	68ca      	ldr	r2, [r1, #12]
 8004208:	6849      	ldr	r1, [r1, #4]
 800420a:	6800      	ldr	r0, [r0, #0]
 800420c:	f7ff fd6a 	bl	8003ce4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004210:	2140      	movs	r1, #64	; 0x40
 8004212:	6820      	ldr	r0, [r4, #0]
 8004214:	f7ff fd8d 	bl	8003d32 <TIM_ITRx_SetConfig>
      break;
 8004218:	e7e4      	b.n	80041e4 <HAL_TIM_ConfigClockSource+0xa0>
  __HAL_LOCK(htim);
 800421a:	2002      	movs	r0, #2
}
 800421c:	4770      	bx	lr

0800421e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800421e:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004220:	f001 011f 	and.w	r1, r1, #31
 8004224:	2301      	movs	r3, #1
 8004226:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800422a:	6a03      	ldr	r3, [r0, #32]
 800422c:	ea23 0304 	bic.w	r3, r3, r4
 8004230:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004232:	6a03      	ldr	r3, [r0, #32]
 8004234:	408a      	lsls	r2, r1
 8004236:	4313      	orrs	r3, r2
 8004238:	6203      	str	r3, [r0, #32]
}
 800423a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800423e:	4770      	bx	lr

08004240 <HAL_TIM_PWM_Start_IT>:
{
 8004240:	b510      	push	{r4, lr}
 8004242:	4604      	mov	r4, r0
  switch (Channel)
 8004244:	290c      	cmp	r1, #12
 8004246:	d80d      	bhi.n	8004264 <HAL_TIM_PWM_Start_IT+0x24>
 8004248:	e8df f001 	tbb	[pc, r1]
 800424c:	0c0c0c07 	.word	0x0c0c0c07
 8004250:	0c0c0c20 	.word	0x0c0c0c20
 8004254:	0c0c0c26 	.word	0x0c0c0c26
 8004258:	2c          	.byte	0x2c
 8004259:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800425a:	6802      	ldr	r2, [r0, #0]
 800425c:	68d3      	ldr	r3, [r2, #12]
 800425e:	f043 0302 	orr.w	r3, r3, #2
 8004262:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004264:	2201      	movs	r2, #1
 8004266:	6820      	ldr	r0, [r4, #0]
 8004268:	f7ff ffd9 	bl	800421e <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800426c:	6823      	ldr	r3, [r4, #0]
 800426e:	4a13      	ldr	r2, [pc, #76]	; (80042bc <HAL_TIM_PWM_Start_IT+0x7c>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d01d      	beq.n	80042b0 <HAL_TIM_PWM_Start_IT+0x70>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004274:	6822      	ldr	r2, [r4, #0]
 8004276:	6893      	ldr	r3, [r2, #8]
 8004278:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800427c:	2b06      	cmp	r3, #6
 800427e:	d003      	beq.n	8004288 <HAL_TIM_PWM_Start_IT+0x48>
    __HAL_TIM_ENABLE(htim);
 8004280:	6813      	ldr	r3, [r2, #0]
 8004282:	f043 0301 	orr.w	r3, r3, #1
 8004286:	6013      	str	r3, [r2, #0]
}
 8004288:	2000      	movs	r0, #0
 800428a:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800428c:	6802      	ldr	r2, [r0, #0]
 800428e:	68d3      	ldr	r3, [r2, #12]
 8004290:	f043 0304 	orr.w	r3, r3, #4
 8004294:	60d3      	str	r3, [r2, #12]
      break;
 8004296:	e7e5      	b.n	8004264 <HAL_TIM_PWM_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004298:	6802      	ldr	r2, [r0, #0]
 800429a:	68d3      	ldr	r3, [r2, #12]
 800429c:	f043 0308 	orr.w	r3, r3, #8
 80042a0:	60d3      	str	r3, [r2, #12]
      break;
 80042a2:	e7df      	b.n	8004264 <HAL_TIM_PWM_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80042a4:	6802      	ldr	r2, [r0, #0]
 80042a6:	68d3      	ldr	r3, [r2, #12]
 80042a8:	f043 0310 	orr.w	r3, r3, #16
 80042ac:	60d3      	str	r3, [r2, #12]
      break;
 80042ae:	e7d9      	b.n	8004264 <HAL_TIM_PWM_Start_IT+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 80042b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042b6:	645a      	str	r2, [r3, #68]	; 0x44
 80042b8:	e7dc      	b.n	8004274 <HAL_TIM_PWM_Start_IT+0x34>
 80042ba:	bf00      	nop
 80042bc:	40010000 	.word	0x40010000

080042c0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042c0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d01c      	beq.n	8004302 <HAL_TIMEx_MasterConfigSynchronization+0x42>
{
 80042c8:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 80042ca:	2601      	movs	r6, #1
 80042cc:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042d0:	2302      	movs	r3, #2
 80042d2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042d6:	6802      	ldr	r2, [r0, #0]
 80042d8:	6855      	ldr	r5, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042da:	6893      	ldr	r3, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042dc:	f025 0570 	bic.w	r5, r5, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042e0:	680c      	ldr	r4, [r1, #0]
 80042e2:	432c      	orrs	r4, r5

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80042e4:	f023 0580 	bic.w	r5, r3, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042e8:	684b      	ldr	r3, [r1, #4]
 80042ea:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042ec:	6054      	str	r4, [r2, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80042ee:	6802      	ldr	r2, [r0, #0]
 80042f0:	6093      	str	r3, [r2, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042f2:	f880 603d 	strb.w	r6, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042f6:	2300      	movs	r3, #0
 80042f8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80042fc:	4618      	mov	r0, r3
}
 80042fe:	bc70      	pop	{r4, r5, r6}
 8004300:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004302:	2002      	movs	r0, #2
}
 8004304:	4770      	bx	lr

08004306 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004306:	4770      	bx	lr

08004308 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004308:	4770      	bx	lr
	...

0800430c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800430c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004310:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004312:	6802      	ldr	r2, [r0, #0]
 8004314:	6913      	ldr	r3, [r2, #16]
 8004316:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800431a:	68c1      	ldr	r1, [r0, #12]
 800431c:	430b      	orrs	r3, r1
 800431e:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004320:	6883      	ldr	r3, [r0, #8]
 8004322:	6902      	ldr	r2, [r0, #16]
 8004324:	4313      	orrs	r3, r2
 8004326:	6942      	ldr	r2, [r0, #20]
 8004328:	4313      	orrs	r3, r2
 800432a:	69c2      	ldr	r2, [r0, #28]
 800432c:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 800432e:	6801      	ldr	r1, [r0, #0]
 8004330:	68cb      	ldr	r3, [r1, #12]
 8004332:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004336:	f023 030c 	bic.w	r3, r3, #12
 800433a:	4313      	orrs	r3, r2
 800433c:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800433e:	6802      	ldr	r2, [r0, #0]
 8004340:	6953      	ldr	r3, [r2, #20]
 8004342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004346:	6981      	ldr	r1, [r0, #24]
 8004348:	430b      	orrs	r3, r1
 800434a:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800434c:	69c3      	ldr	r3, [r0, #28]
 800434e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004352:	d060      	beq.n	8004416 <UART_SetConfig+0x10a>
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004354:	6803      	ldr	r3, [r0, #0]
 8004356:	4ab8      	ldr	r2, [pc, #736]	; (8004638 <UART_SetConfig+0x32c>)
 8004358:	4293      	cmp	r3, r2
 800435a:	f000 8114 	beq.w	8004586 <UART_SetConfig+0x27a>
 800435e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004362:	4293      	cmp	r3, r2
 8004364:	f000 810f 	beq.w	8004586 <UART_SetConfig+0x27a>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004368:	f7ff fc18 	bl	8003b9c <HAL_RCC_GetPCLK1Freq>
 800436c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004370:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004374:	6865      	ldr	r5, [r4, #4]
 8004376:	00ad      	lsls	r5, r5, #2
 8004378:	fbb0 f5f5 	udiv	r5, r0, r5
 800437c:	4faf      	ldr	r7, [pc, #700]	; (800463c <UART_SetConfig+0x330>)
 800437e:	fba7 3505 	umull	r3, r5, r7, r5
 8004382:	096d      	lsrs	r5, r5, #5
 8004384:	012e      	lsls	r6, r5, #4
 8004386:	f7ff fc09 	bl	8003b9c <HAL_RCC_GetPCLK1Freq>
 800438a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800438e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004392:	6865      	ldr	r5, [r4, #4]
 8004394:	00ad      	lsls	r5, r5, #2
 8004396:	fbb0 f9f5 	udiv	r9, r0, r5
 800439a:	f7ff fbff 	bl	8003b9c <HAL_RCC_GetPCLK1Freq>
 800439e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80043a2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80043a6:	6865      	ldr	r5, [r4, #4]
 80043a8:	00ad      	lsls	r5, r5, #2
 80043aa:	fbb0 f5f5 	udiv	r5, r0, r5
 80043ae:	fba7 3505 	umull	r3, r5, r7, r5
 80043b2:	096d      	lsrs	r5, r5, #5
 80043b4:	f04f 0864 	mov.w	r8, #100	; 0x64
 80043b8:	fb08 9515 	mls	r5, r8, r5, r9
 80043bc:	012d      	lsls	r5, r5, #4
 80043be:	3532      	adds	r5, #50	; 0x32
 80043c0:	fba7 3505 	umull	r3, r5, r7, r5
 80043c4:	096d      	lsrs	r5, r5, #5
 80043c6:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 80043ca:	4435      	add	r5, r6
 80043cc:	f7ff fbe6 	bl	8003b9c <HAL_RCC_GetPCLK1Freq>
 80043d0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80043d4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80043d8:	6866      	ldr	r6, [r4, #4]
 80043da:	00b6      	lsls	r6, r6, #2
 80043dc:	fbb0 f6f6 	udiv	r6, r0, r6
 80043e0:	f7ff fbdc 	bl	8003b9c <HAL_RCC_GetPCLK1Freq>
 80043e4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80043e8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80043ec:	6863      	ldr	r3, [r4, #4]
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	fbb0 f0f3 	udiv	r0, r0, r3
 80043f4:	fba7 3000 	umull	r3, r0, r7, r0
 80043f8:	0940      	lsrs	r0, r0, #5
 80043fa:	fb08 6810 	mls	r8, r8, r0, r6
 80043fe:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8004402:	f108 0832 	add.w	r8, r8, #50	; 0x32
 8004406:	fba7 3708 	umull	r3, r7, r7, r8
 800440a:	f3c7 1743 	ubfx	r7, r7, #5, #4
 800440e:	6823      	ldr	r3, [r4, #0]
 8004410:	442f      	add	r7, r5
 8004412:	609f      	str	r7, [r3, #8]
    }
  }
}
 8004414:	e10d      	b.n	8004632 <UART_SetConfig+0x326>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004416:	6803      	ldr	r3, [r0, #0]
 8004418:	4a87      	ldr	r2, [pc, #540]	; (8004638 <UART_SetConfig+0x32c>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d05b      	beq.n	80044d6 <UART_SetConfig+0x1ca>
 800441e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004422:	4293      	cmp	r3, r2
 8004424:	d057      	beq.n	80044d6 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004426:	f7ff fbb9 	bl	8003b9c <HAL_RCC_GetPCLK1Freq>
 800442a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800442e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004432:	6865      	ldr	r5, [r4, #4]
 8004434:	006d      	lsls	r5, r5, #1
 8004436:	fbb0 f5f5 	udiv	r5, r0, r5
 800443a:	4f80      	ldr	r7, [pc, #512]	; (800463c <UART_SetConfig+0x330>)
 800443c:	fba7 3505 	umull	r3, r5, r7, r5
 8004440:	096d      	lsrs	r5, r5, #5
 8004442:	012e      	lsls	r6, r5, #4
 8004444:	f7ff fbaa 	bl	8003b9c <HAL_RCC_GetPCLK1Freq>
 8004448:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800444c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004450:	6865      	ldr	r5, [r4, #4]
 8004452:	006d      	lsls	r5, r5, #1
 8004454:	fbb0 f9f5 	udiv	r9, r0, r5
 8004458:	f7ff fba0 	bl	8003b9c <HAL_RCC_GetPCLK1Freq>
 800445c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004460:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004464:	6865      	ldr	r5, [r4, #4]
 8004466:	006d      	lsls	r5, r5, #1
 8004468:	fbb0 f5f5 	udiv	r5, r0, r5
 800446c:	fba7 3505 	umull	r3, r5, r7, r5
 8004470:	096d      	lsrs	r5, r5, #5
 8004472:	f04f 0864 	mov.w	r8, #100	; 0x64
 8004476:	fb08 9515 	mls	r5, r8, r5, r9
 800447a:	00ed      	lsls	r5, r5, #3
 800447c:	3532      	adds	r5, #50	; 0x32
 800447e:	fba7 3505 	umull	r3, r5, r7, r5
 8004482:	096d      	lsrs	r5, r5, #5
 8004484:	006d      	lsls	r5, r5, #1
 8004486:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 800448a:	4435      	add	r5, r6
 800448c:	f7ff fb86 	bl	8003b9c <HAL_RCC_GetPCLK1Freq>
 8004490:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004494:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004498:	6866      	ldr	r6, [r4, #4]
 800449a:	0076      	lsls	r6, r6, #1
 800449c:	fbb0 f6f6 	udiv	r6, r0, r6
 80044a0:	f7ff fb7c 	bl	8003b9c <HAL_RCC_GetPCLK1Freq>
 80044a4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80044a8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80044ac:	6863      	ldr	r3, [r4, #4]
 80044ae:	005b      	lsls	r3, r3, #1
 80044b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80044b4:	fba7 2303 	umull	r2, r3, r7, r3
 80044b8:	095b      	lsrs	r3, r3, #5
 80044ba:	fb08 6813 	mls	r8, r8, r3, r6
 80044be:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 80044c2:	f108 0832 	add.w	r8, r8, #50	; 0x32
 80044c6:	fba7 3708 	umull	r3, r7, r7, r8
 80044ca:	f3c7 1742 	ubfx	r7, r7, #5, #3
 80044ce:	6823      	ldr	r3, [r4, #0]
 80044d0:	442f      	add	r7, r5
 80044d2:	609f      	str	r7, [r3, #8]
 80044d4:	e0ad      	b.n	8004632 <UART_SetConfig+0x326>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80044d6:	f7ff fb71 	bl	8003bbc <HAL_RCC_GetPCLK2Freq>
 80044da:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80044de:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80044e2:	6865      	ldr	r5, [r4, #4]
 80044e4:	006d      	lsls	r5, r5, #1
 80044e6:	fbb0 f5f5 	udiv	r5, r0, r5
 80044ea:	4f54      	ldr	r7, [pc, #336]	; (800463c <UART_SetConfig+0x330>)
 80044ec:	fba7 3505 	umull	r3, r5, r7, r5
 80044f0:	096d      	lsrs	r5, r5, #5
 80044f2:	012e      	lsls	r6, r5, #4
 80044f4:	f7ff fb62 	bl	8003bbc <HAL_RCC_GetPCLK2Freq>
 80044f8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80044fc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004500:	6865      	ldr	r5, [r4, #4]
 8004502:	006d      	lsls	r5, r5, #1
 8004504:	fbb0 f9f5 	udiv	r9, r0, r5
 8004508:	f7ff fb58 	bl	8003bbc <HAL_RCC_GetPCLK2Freq>
 800450c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004510:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004514:	6865      	ldr	r5, [r4, #4]
 8004516:	006d      	lsls	r5, r5, #1
 8004518:	fbb0 f5f5 	udiv	r5, r0, r5
 800451c:	fba7 3505 	umull	r3, r5, r7, r5
 8004520:	096d      	lsrs	r5, r5, #5
 8004522:	f04f 0864 	mov.w	r8, #100	; 0x64
 8004526:	fb08 9515 	mls	r5, r8, r5, r9
 800452a:	00ed      	lsls	r5, r5, #3
 800452c:	3532      	adds	r5, #50	; 0x32
 800452e:	fba7 3505 	umull	r3, r5, r7, r5
 8004532:	096d      	lsrs	r5, r5, #5
 8004534:	006d      	lsls	r5, r5, #1
 8004536:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 800453a:	4435      	add	r5, r6
 800453c:	f7ff fb3e 	bl	8003bbc <HAL_RCC_GetPCLK2Freq>
 8004540:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004544:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004548:	6866      	ldr	r6, [r4, #4]
 800454a:	0076      	lsls	r6, r6, #1
 800454c:	fbb0 f6f6 	udiv	r6, r0, r6
 8004550:	f7ff fb34 	bl	8003bbc <HAL_RCC_GetPCLK2Freq>
 8004554:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004558:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800455c:	6863      	ldr	r3, [r4, #4]
 800455e:	005b      	lsls	r3, r3, #1
 8004560:	fbb0 f3f3 	udiv	r3, r0, r3
 8004564:	fba7 2303 	umull	r2, r3, r7, r3
 8004568:	095b      	lsrs	r3, r3, #5
 800456a:	fb08 6813 	mls	r8, r8, r3, r6
 800456e:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 8004572:	f108 0832 	add.w	r8, r8, #50	; 0x32
 8004576:	fba7 3708 	umull	r3, r7, r7, r8
 800457a:	f3c7 1742 	ubfx	r7, r7, #5, #3
 800457e:	6823      	ldr	r3, [r4, #0]
 8004580:	442f      	add	r7, r5
 8004582:	609f      	str	r7, [r3, #8]
 8004584:	e055      	b.n	8004632 <UART_SetConfig+0x326>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004586:	f7ff fb19 	bl	8003bbc <HAL_RCC_GetPCLK2Freq>
 800458a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800458e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004592:	6865      	ldr	r5, [r4, #4]
 8004594:	00ad      	lsls	r5, r5, #2
 8004596:	fbb0 f5f5 	udiv	r5, r0, r5
 800459a:	4f28      	ldr	r7, [pc, #160]	; (800463c <UART_SetConfig+0x330>)
 800459c:	fba7 3505 	umull	r3, r5, r7, r5
 80045a0:	096d      	lsrs	r5, r5, #5
 80045a2:	012e      	lsls	r6, r5, #4
 80045a4:	f7ff fb0a 	bl	8003bbc <HAL_RCC_GetPCLK2Freq>
 80045a8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80045ac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80045b0:	6865      	ldr	r5, [r4, #4]
 80045b2:	00ad      	lsls	r5, r5, #2
 80045b4:	fbb0 f9f5 	udiv	r9, r0, r5
 80045b8:	f7ff fb00 	bl	8003bbc <HAL_RCC_GetPCLK2Freq>
 80045bc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80045c0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80045c4:	6865      	ldr	r5, [r4, #4]
 80045c6:	00ad      	lsls	r5, r5, #2
 80045c8:	fbb0 f5f5 	udiv	r5, r0, r5
 80045cc:	fba7 3505 	umull	r3, r5, r7, r5
 80045d0:	096d      	lsrs	r5, r5, #5
 80045d2:	f04f 0864 	mov.w	r8, #100	; 0x64
 80045d6:	fb08 9515 	mls	r5, r8, r5, r9
 80045da:	012d      	lsls	r5, r5, #4
 80045dc:	3532      	adds	r5, #50	; 0x32
 80045de:	fba7 3505 	umull	r3, r5, r7, r5
 80045e2:	096d      	lsrs	r5, r5, #5
 80045e4:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 80045e8:	4435      	add	r5, r6
 80045ea:	f7ff fae7 	bl	8003bbc <HAL_RCC_GetPCLK2Freq>
 80045ee:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80045f2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80045f6:	6866      	ldr	r6, [r4, #4]
 80045f8:	00b6      	lsls	r6, r6, #2
 80045fa:	fbb0 f6f6 	udiv	r6, r0, r6
 80045fe:	f7ff fadd 	bl	8003bbc <HAL_RCC_GetPCLK2Freq>
 8004602:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004606:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800460a:	6863      	ldr	r3, [r4, #4]
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	fbb0 f0f3 	udiv	r0, r0, r3
 8004612:	fba7 3000 	umull	r3, r0, r7, r0
 8004616:	0940      	lsrs	r0, r0, #5
 8004618:	fb08 6810 	mls	r8, r8, r0, r6
 800461c:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8004620:	f108 0832 	add.w	r8, r8, #50	; 0x32
 8004624:	fba7 3708 	umull	r3, r7, r7, r8
 8004628:	f3c7 1743 	ubfx	r7, r7, #5, #4
 800462c:	6823      	ldr	r3, [r4, #0]
 800462e:	442f      	add	r7, r5
 8004630:	609f      	str	r7, [r3, #8]
}
 8004632:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004636:	bf00      	nop
 8004638:	40011000 	.word	0x40011000
 800463c:	51eb851f 	.word	0x51eb851f

08004640 <UART_WaitOnFlagUntilTimeout>:
{
 8004640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004644:	4605      	mov	r5, r0
 8004646:	460f      	mov	r7, r1
 8004648:	4616      	mov	r6, r2
 800464a:	4698      	mov	r8, r3
 800464c:	9c06      	ldr	r4, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800464e:	682b      	ldr	r3, [r5, #0]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	ea37 0303 	bics.w	r3, r7, r3
 8004656:	bf0c      	ite	eq
 8004658:	2301      	moveq	r3, #1
 800465a:	2300      	movne	r3, #0
 800465c:	42b3      	cmp	r3, r6
 800465e:	d11d      	bne.n	800469c <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 8004660:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8004664:	d0f3      	beq.n	800464e <UART_WaitOnFlagUntilTimeout+0xe>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004666:	b12c      	cbz	r4, 8004674 <UART_WaitOnFlagUntilTimeout+0x34>
 8004668:	f7fe f892 	bl	8002790 <HAL_GetTick>
 800466c:	eba0 0008 	sub.w	r0, r0, r8
 8004670:	42a0      	cmp	r0, r4
 8004672:	d9ec      	bls.n	800464e <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004674:	682a      	ldr	r2, [r5, #0]
 8004676:	68d3      	ldr	r3, [r2, #12]
 8004678:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800467c:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800467e:	682a      	ldr	r2, [r5, #0]
 8004680:	6953      	ldr	r3, [r2, #20]
 8004682:	f023 0301 	bic.w	r3, r3, #1
 8004686:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8004688:	2320      	movs	r3, #32
 800468a:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800468e:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8004692:	2300      	movs	r3, #0
 8004694:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
        return HAL_TIMEOUT;
 8004698:	2003      	movs	r0, #3
 800469a:	e000      	b.n	800469e <UART_WaitOnFlagUntilTimeout+0x5e>
  return HAL_OK;
 800469c:	2000      	movs	r0, #0
}
 800469e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080046a2 <HAL_UART_Init>:
  if (huart == NULL)
 80046a2:	b358      	cbz	r0, 80046fc <HAL_UART_Init+0x5a>
{
 80046a4:	b510      	push	{r4, lr}
 80046a6:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80046a8:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80046ac:	b30b      	cbz	r3, 80046f2 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80046ae:	2324      	movs	r3, #36	; 0x24
 80046b0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80046b4:	6822      	ldr	r2, [r4, #0]
 80046b6:	68d3      	ldr	r3, [r2, #12]
 80046b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80046bc:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80046be:	4620      	mov	r0, r4
 80046c0:	f7ff fe24 	bl	800430c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046c4:	6822      	ldr	r2, [r4, #0]
 80046c6:	6913      	ldr	r3, [r2, #16]
 80046c8:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80046cc:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046ce:	6822      	ldr	r2, [r4, #0]
 80046d0:	6953      	ldr	r3, [r2, #20]
 80046d2:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80046d6:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80046d8:	6822      	ldr	r2, [r4, #0]
 80046da:	68d3      	ldr	r3, [r2, #12]
 80046dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80046e0:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046e2:	2000      	movs	r0, #0
 80046e4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80046e6:	2320      	movs	r3, #32
 80046e8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80046ec:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 80046f0:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80046f2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80046f6:	f000 fca3 	bl	8005040 <HAL_UART_MspInit>
 80046fa:	e7d8      	b.n	80046ae <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80046fc:	2001      	movs	r0, #1
}
 80046fe:	4770      	bx	lr

08004700 <HAL_UART_Transmit>:
{
 8004700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004704:	b082      	sub	sp, #8
 8004706:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8004708:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800470c:	b2db      	uxtb	r3, r3
 800470e:	2b20      	cmp	r3, #32
 8004710:	d155      	bne.n	80047be <HAL_UART_Transmit+0xbe>
 8004712:	4604      	mov	r4, r0
 8004714:	460d      	mov	r5, r1
 8004716:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8004718:	2900      	cmp	r1, #0
 800471a:	d055      	beq.n	80047c8 <HAL_UART_Transmit+0xc8>
 800471c:	2a00      	cmp	r2, #0
 800471e:	d055      	beq.n	80047cc <HAL_UART_Transmit+0xcc>
    __HAL_LOCK(huart);
 8004720:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8004724:	2b01      	cmp	r3, #1
 8004726:	d053      	beq.n	80047d0 <HAL_UART_Transmit+0xd0>
 8004728:	2301      	movs	r3, #1
 800472a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800472e:	2300      	movs	r3, #0
 8004730:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004732:	2321      	movs	r3, #33	; 0x21
 8004734:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8004738:	f7fe f82a 	bl	8002790 <HAL_GetTick>
 800473c:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 800473e:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8004742:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004746:	e010      	b.n	800476a <HAL_UART_Transmit+0x6a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004748:	9600      	str	r6, [sp, #0]
 800474a:	463b      	mov	r3, r7
 800474c:	2200      	movs	r2, #0
 800474e:	2180      	movs	r1, #128	; 0x80
 8004750:	4620      	mov	r0, r4
 8004752:	f7ff ff75 	bl	8004640 <UART_WaitOnFlagUntilTimeout>
 8004756:	2800      	cmp	r0, #0
 8004758:	d13c      	bne.n	80047d4 <HAL_UART_Transmit+0xd4>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800475a:	882b      	ldrh	r3, [r5, #0]
 800475c:	6822      	ldr	r2, [r4, #0]
 800475e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004762:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004764:	6923      	ldr	r3, [r4, #16]
 8004766:	b9c3      	cbnz	r3, 800479a <HAL_UART_Transmit+0x9a>
          pData += 2U;
 8004768:	3502      	adds	r5, #2
    while (huart->TxXferCount > 0U)
 800476a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800476c:	b29b      	uxth	r3, r3
 800476e:	b1b3      	cbz	r3, 800479e <HAL_UART_Transmit+0x9e>
      huart->TxXferCount--;
 8004770:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8004772:	3b01      	subs	r3, #1
 8004774:	b29b      	uxth	r3, r3
 8004776:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004778:	68a3      	ldr	r3, [r4, #8]
 800477a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800477e:	d0e3      	beq.n	8004748 <HAL_UART_Transmit+0x48>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004780:	9600      	str	r6, [sp, #0]
 8004782:	463b      	mov	r3, r7
 8004784:	2200      	movs	r2, #0
 8004786:	2180      	movs	r1, #128	; 0x80
 8004788:	4620      	mov	r0, r4
 800478a:	f7ff ff59 	bl	8004640 <UART_WaitOnFlagUntilTimeout>
 800478e:	bb18      	cbnz	r0, 80047d8 <HAL_UART_Transmit+0xd8>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004790:	782a      	ldrb	r2, [r5, #0]
 8004792:	6823      	ldr	r3, [r4, #0]
 8004794:	605a      	str	r2, [r3, #4]
 8004796:	3501      	adds	r5, #1
 8004798:	e7e7      	b.n	800476a <HAL_UART_Transmit+0x6a>
          pData += 1U;
 800479a:	3501      	adds	r5, #1
 800479c:	e7e5      	b.n	800476a <HAL_UART_Transmit+0x6a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800479e:	9600      	str	r6, [sp, #0]
 80047a0:	463b      	mov	r3, r7
 80047a2:	2200      	movs	r2, #0
 80047a4:	2140      	movs	r1, #64	; 0x40
 80047a6:	4620      	mov	r0, r4
 80047a8:	f7ff ff4a 	bl	8004640 <UART_WaitOnFlagUntilTimeout>
 80047ac:	4603      	mov	r3, r0
 80047ae:	b9a8      	cbnz	r0, 80047dc <HAL_UART_Transmit+0xdc>
    huart->gState = HAL_UART_STATE_READY;
 80047b0:	2220      	movs	r2, #32
 80047b2:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 80047b6:	2200      	movs	r2, #0
 80047b8:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    return HAL_OK;
 80047bc:	e000      	b.n	80047c0 <HAL_UART_Transmit+0xc0>
    return HAL_BUSY;
 80047be:	2302      	movs	r3, #2
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	b002      	add	sp, #8
 80047c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e7f9      	b.n	80047c0 <HAL_UART_Transmit+0xc0>
 80047cc:	2301      	movs	r3, #1
 80047ce:	e7f7      	b.n	80047c0 <HAL_UART_Transmit+0xc0>
    __HAL_LOCK(huart);
 80047d0:	2302      	movs	r3, #2
 80047d2:	e7f5      	b.n	80047c0 <HAL_UART_Transmit+0xc0>
          return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e7f3      	b.n	80047c0 <HAL_UART_Transmit+0xc0>
          return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e7f1      	b.n	80047c0 <HAL_UART_Transmit+0xc0>
      return HAL_TIMEOUT;
 80047dc:	2303      	movs	r3, #3
 80047de:	e7ef      	b.n	80047c0 <HAL_UART_Transmit+0xc0>

080047e0 <arm_add_f32>:
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 80047e0:	e00b      	b.n	80047fa <arm_add_f32+0x1a>
  {
    /* C = A + B */

    /* Add and store result in destination buffer. */
    *pDst++ = (*pSrcA++) + (*pSrcB++);
 80047e2:	edd0 7a00 	vldr	s15, [r0]
 80047e6:	ed91 7a00 	vldr	s14, [r1]
 80047ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80047ee:	edc2 7a00 	vstr	s15, [r2]

    /* Decrement loop counter */
    blkCnt--;
 80047f2:	3b01      	subs	r3, #1
    *pDst++ = (*pSrcA++) + (*pSrcB++);
 80047f4:	3204      	adds	r2, #4
 80047f6:	3104      	adds	r1, #4
 80047f8:	3004      	adds	r0, #4
  while (blkCnt > 0U)
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1f1      	bne.n	80047e2 <arm_add_f32+0x2>
  }

}
 80047fe:	4770      	bx	lr

08004800 <arm_mult_f32>:
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 8004800:	e00b      	b.n	800481a <arm_mult_f32+0x1a>
  {
    /* C = A * B */

    /* Multiply input and store result in destination buffer. */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
 8004802:	edd0 7a00 	vldr	s15, [r0]
 8004806:	ed91 7a00 	vldr	s14, [r1]
 800480a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800480e:	edc2 7a00 	vstr	s15, [r2]

    /* Decrement loop counter */
    blkCnt--;
 8004812:	3b01      	subs	r3, #1
    *pDst++ = (*pSrcA++) * (*pSrcB++);
 8004814:	3204      	adds	r2, #4
 8004816:	3104      	adds	r1, #4
 8004818:	3004      	adds	r0, #4
  while (blkCnt > 0U)
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1f1      	bne.n	8004802 <arm_mult_f32+0x2>
  }

}
 800481e:	4770      	bx	lr

08004820 <arm_pid_init_f32>:
void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 8004820:	edd0 7a06 	vldr	s15, [r0, #24]
 8004824:	ed90 7a07 	vldr	s14, [r0, #28]
 8004828:	ee37 7a87 	vadd.f32	s14, s15, s14
 800482c:	edd0 6a08 	vldr	s13, [r0, #32]
 8004830:	ee37 7a26 	vadd.f32	s14, s14, s13
 8004834:	ed80 7a00 	vstr	s14, [r0]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0 * S->Kd);
 8004838:	eef1 7a67 	vneg.f32	s15, s15
 800483c:	ee36 7aa6 	vadd.f32	s14, s13, s13
 8004840:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004844:	edc0 7a01 	vstr	s15, [r0, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 8004848:	edc0 6a02 	vstr	s13, [r0, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 800484c:	b901      	cbnz	r1, 8004850 <arm_pid_init_f32+0x30>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
  }

}
 800484e:	4770      	bx	lr
    memset(S->state, 0, 3U * sizeof(float32_t));
 8004850:	2300      	movs	r3, #0
 8004852:	60c3      	str	r3, [r0, #12]
 8004854:	6103      	str	r3, [r0, #16]
 8004856:	6143      	str	r3, [r0, #20]
}
 8004858:	e7f9      	b.n	800484e <arm_pid_init_f32+0x2e>

0800485a <arm_sub_f32>:
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 800485a:	e00b      	b.n	8004874 <arm_sub_f32+0x1a>
  {
    /* C = A - B */

    /* Subtract and store result in destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
 800485c:	edd0 7a00 	vldr	s15, [r0]
 8004860:	ed91 7a00 	vldr	s14, [r1]
 8004864:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004868:	edc2 7a00 	vstr	s15, [r2]

    /* Decrement loop counter */
    blkCnt--;
 800486c:	3b01      	subs	r3, #1
    *pDst++ = (*pSrcA++) - (*pSrcB++);
 800486e:	3204      	adds	r2, #4
 8004870:	3104      	adds	r1, #4
 8004872:	3004      	adds	r0, #4
  while (blkCnt > 0U)
 8004874:	2b00      	cmp	r3, #0
 8004876:	d1f1      	bne.n	800485c <arm_sub_f32+0x2>
  }

}
 8004878:	4770      	bx	lr
	...

0800487c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800487c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800487e:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004880:	2400      	movs	r4, #0
 8004882:	9405      	str	r4, [sp, #20]
 8004884:	9406      	str	r4, [sp, #24]
 8004886:	9407      	str	r4, [sp, #28]
 8004888:	9408      	str	r4, [sp, #32]
 800488a:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800488c:	9401      	str	r4, [sp, #4]
 800488e:	4b24      	ldr	r3, [pc, #144]	; (8004920 <MX_GPIO_Init+0xa4>)
 8004890:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004892:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004896:	631a      	str	r2, [r3, #48]	; 0x30
 8004898:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800489a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800489e:	9201      	str	r2, [sp, #4]
 80048a0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80048a2:	9402      	str	r4, [sp, #8]
 80048a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048a6:	f042 0204 	orr.w	r2, r2, #4
 80048aa:	631a      	str	r2, [r3, #48]	; 0x30
 80048ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048ae:	f002 0204 	and.w	r2, r2, #4
 80048b2:	9202      	str	r2, [sp, #8]
 80048b4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80048b6:	9403      	str	r4, [sp, #12]
 80048b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048ba:	f042 0201 	orr.w	r2, r2, #1
 80048be:	631a      	str	r2, [r3, #48]	; 0x30
 80048c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048c2:	f002 0201 	and.w	r2, r2, #1
 80048c6:	9203      	str	r2, [sp, #12]
 80048c8:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80048ca:	9404      	str	r4, [sp, #16]
 80048cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048ce:	f042 0202 	orr.w	r2, r2, #2
 80048d2:	631a      	str	r2, [r3, #48]	; 0x30
 80048d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	9304      	str	r3, [sp, #16]
 80048dc:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80048de:	4f11      	ldr	r7, [pc, #68]	; (8004924 <MX_GPIO_Init+0xa8>)
 80048e0:	4622      	mov	r2, r4
 80048e2:	2101      	movs	r1, #1
 80048e4:	4638      	mov	r0, r7
 80048e6:	f7fe f8a9 	bl	8002a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80048ea:	4e0f      	ldr	r6, [pc, #60]	; (8004928 <MX_GPIO_Init+0xac>)
 80048ec:	4622      	mov	r2, r4
 80048ee:	2120      	movs	r1, #32
 80048f0:	4630      	mov	r0, r6
 80048f2:	f7fe f8a3 	bl	8002a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80048f6:	2501      	movs	r5, #1
 80048f8:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048fa:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048fc:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048fe:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004900:	a905      	add	r1, sp, #20
 8004902:	4638      	mov	r0, r7
 8004904:	f7fd ffc8 	bl	8002898 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004908:	2320      	movs	r3, #32
 800490a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800490c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800490e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004910:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004912:	a905      	add	r1, sp, #20
 8004914:	4630      	mov	r0, r6
 8004916:	f7fd ffbf 	bl	8002898 <HAL_GPIO_Init>

}
 800491a:	b00b      	add	sp, #44	; 0x2c
 800491c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800491e:	bf00      	nop
 8004920:	40023800 	.word	0x40023800
 8004924:	40020800 	.word	0x40020800
 8004928:	40020000 	.word	0x40020000

0800492c <MX_USART2_UART_Init>:
{
 800492c:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 800492e:	4808      	ldr	r0, [pc, #32]	; (8004950 <MX_USART2_UART_Init+0x24>)
 8004930:	4b08      	ldr	r3, [pc, #32]	; (8004954 <MX_USART2_UART_Init+0x28>)
 8004932:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8004934:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004938:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800493a:	2300      	movs	r3, #0
 800493c:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800493e:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004940:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004942:	220c      	movs	r2, #12
 8004944:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004946:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004948:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800494a:	f7ff feaa 	bl	80046a2 <HAL_UART_Init>
}
 800494e:	bd08      	pop	{r3, pc}
 8004950:	2000045c 	.word	0x2000045c
 8004954:	40004400 	.word	0x40004400

08004958 <MX_I2C2_Init>:
{
 8004958:	b508      	push	{r3, lr}
  hi2c2.Instance = I2C2;
 800495a:	4809      	ldr	r0, [pc, #36]	; (8004980 <MX_I2C2_Init+0x28>)
 800495c:	4b09      	ldr	r3, [pc, #36]	; (8004984 <MX_I2C2_Init+0x2c>)
 800495e:	6003      	str	r3, [r0, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8004960:	4b09      	ldr	r3, [pc, #36]	; (8004988 <MX_I2C2_Init+0x30>)
 8004962:	6043      	str	r3, [r0, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004964:	2300      	movs	r3, #0
 8004966:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8004968:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800496a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800496e:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004970:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004972:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004974:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004976:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004978:	f7fe fa72 	bl	8002e60 <HAL_I2C_Init>
}
 800497c:	bd08      	pop	{r3, pc}
 800497e:	bf00      	nop
 8004980:	200002e8 	.word	0x200002e8
 8004984:	40005800 	.word	0x40005800
 8004988:	00061a80 	.word	0x00061a80

0800498c <MX_TIM3_Init>:
{
 800498c:	b530      	push	{r4, r5, lr}
 800498e:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004990:	2400      	movs	r4, #0
 8004992:	9402      	str	r4, [sp, #8]
 8004994:	9403      	str	r4, [sp, #12]
 8004996:	9404      	str	r4, [sp, #16]
 8004998:	9405      	str	r4, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800499a:	9400      	str	r4, [sp, #0]
 800499c:	9401      	str	r4, [sp, #4]
  htim3.Instance = TIM3;
 800499e:	4d0f      	ldr	r5, [pc, #60]	; (80049dc <MX_TIM3_Init+0x50>)
 80049a0:	4b0f      	ldr	r3, [pc, #60]	; (80049e0 <MX_TIM3_Init+0x54>)
 80049a2:	602b      	str	r3, [r5, #0]
  htim3.Init.Prescaler = 2000;
 80049a4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80049a8:	606b      	str	r3, [r5, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049aa:	60ac      	str	r4, [r5, #8]
  htim3.Init.Period = 65535;
 80049ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80049b0:	60eb      	str	r3, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049b2:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049b4:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80049b6:	4628      	mov	r0, r5
 80049b8:	f7ff fae6 	bl	8003f88 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80049bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80049c0:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80049c2:	a902      	add	r1, sp, #8
 80049c4:	4628      	mov	r0, r5
 80049c6:	f7ff fbbd 	bl	8004144 <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80049ca:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80049cc:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80049ce:	4669      	mov	r1, sp
 80049d0:	4628      	mov	r0, r5
 80049d2:	f7ff fc75 	bl	80042c0 <HAL_TIMEx_MasterConfigSynchronization>
}
 80049d6:	b007      	add	sp, #28
 80049d8:	bd30      	pop	{r4, r5, pc}
 80049da:	bf00      	nop
 80049dc:	200003f0 	.word	0x200003f0
 80049e0:	40000400 	.word	0x40000400

080049e4 <MX_TIM4_Init>:
{
 80049e4:	b570      	push	{r4, r5, r6, lr}
 80049e6:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80049e8:	2400      	movs	r4, #0
 80049ea:	940a      	str	r4, [sp, #40]	; 0x28
 80049ec:	940b      	str	r4, [sp, #44]	; 0x2c
 80049ee:	940c      	str	r4, [sp, #48]	; 0x30
 80049f0:	940d      	str	r4, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049f2:	9408      	str	r4, [sp, #32]
 80049f4:	9409      	str	r4, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80049f6:	9401      	str	r4, [sp, #4]
 80049f8:	9402      	str	r4, [sp, #8]
 80049fa:	9403      	str	r4, [sp, #12]
 80049fc:	9404      	str	r4, [sp, #16]
 80049fe:	9405      	str	r4, [sp, #20]
 8004a00:	9406      	str	r4, [sp, #24]
 8004a02:	9407      	str	r4, [sp, #28]
  htim4.Instance = TIM4;
 8004a04:	4d1f      	ldr	r5, [pc, #124]	; (8004a84 <MX_TIM4_Init+0xa0>)
 8004a06:	4b20      	ldr	r3, [pc, #128]	; (8004a88 <MX_TIM4_Init+0xa4>)
 8004a08:	602b      	str	r3, [r5, #0]
  htim4.Init.Prescaler = 4;
 8004a0a:	2604      	movs	r6, #4
 8004a0c:	606e      	str	r6, [r5, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a0e:	60ac      	str	r4, [r5, #8]
  htim4.Init.Period = 10000;
 8004a10:	f242 7310 	movw	r3, #10000	; 0x2710
 8004a14:	60eb      	str	r3, [r5, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a16:	612c      	str	r4, [r5, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a18:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004a1a:	4628      	mov	r0, r5
 8004a1c:	f7ff fab4 	bl	8003f88 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a24:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004a26:	a90a      	add	r1, sp, #40	; 0x28
 8004a28:	4628      	mov	r0, r5
 8004a2a:	f7ff fb8b 	bl	8004144 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004a2e:	4628      	mov	r0, r5
 8004a30:	f7ff fac3 	bl	8003fba <HAL_TIM_PWM_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a34:	9408      	str	r4, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a36:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004a38:	a908      	add	r1, sp, #32
 8004a3a:	4628      	mov	r0, r5
 8004a3c:	f7ff fc40 	bl	80042c0 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004a40:	2360      	movs	r3, #96	; 0x60
 8004a42:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8004a44:	9402      	str	r4, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004a46:	9403      	str	r4, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8004a48:	9605      	str	r6, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004a4a:	4622      	mov	r2, r4
 8004a4c:	eb0d 0106 	add.w	r1, sp, r6
 8004a50:	4628      	mov	r0, r5
 8004a52:	f7ff fafd 	bl	8004050 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004a56:	4632      	mov	r2, r6
 8004a58:	eb0d 0106 	add.w	r1, sp, r6
 8004a5c:	4628      	mov	r0, r5
 8004a5e:	f7ff faf7 	bl	8004050 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004a62:	2208      	movs	r2, #8
 8004a64:	eb0d 0106 	add.w	r1, sp, r6
 8004a68:	4628      	mov	r0, r5
 8004a6a:	f7ff faf1 	bl	8004050 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004a6e:	220c      	movs	r2, #12
 8004a70:	eb0d 0106 	add.w	r1, sp, r6
 8004a74:	4628      	mov	r0, r5
 8004a76:	f7ff faeb 	bl	8004050 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim4);
 8004a7a:	4628      	mov	r0, r5
 8004a7c:	f000 fab2 	bl	8004fe4 <HAL_TIM_MspPostInit>
}
 8004a80:	b00e      	add	sp, #56	; 0x38
 8004a82:	bd70      	pop	{r4, r5, r6, pc}
 8004a84:	200003b0 	.word	0x200003b0
 8004a88:	40000800 	.word	0x40000800

08004a8c <SystemClock_Config>:
{
 8004a8c:	b530      	push	{r4, r5, lr}
 8004a8e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004a90:	2230      	movs	r2, #48	; 0x30
 8004a92:	2100      	movs	r1, #0
 8004a94:	a808      	add	r0, sp, #32
 8004a96:	f000 fbe9 	bl	800526c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004a9a:	2400      	movs	r4, #0
 8004a9c:	9403      	str	r4, [sp, #12]
 8004a9e:	9404      	str	r4, [sp, #16]
 8004aa0:	9405      	str	r4, [sp, #20]
 8004aa2:	9406      	str	r4, [sp, #24]
 8004aa4:	9407      	str	r4, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004aa6:	9401      	str	r4, [sp, #4]
 8004aa8:	4b1a      	ldr	r3, [pc, #104]	; (8004b14 <SystemClock_Config+0x88>)
 8004aaa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004aac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004ab0:	641a      	str	r2, [r3, #64]	; 0x40
 8004ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ab8:	9301      	str	r3, [sp, #4]
 8004aba:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004abc:	9402      	str	r4, [sp, #8]
 8004abe:	4b16      	ldr	r3, [pc, #88]	; (8004b18 <SystemClock_Config+0x8c>)
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8004ac6:	601a      	str	r2, [r3, #0]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004ace:	9302      	str	r3, [sp, #8]
 8004ad0:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004ad2:	2502      	movs	r5, #2
 8004ad4:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004ada:	2310      	movs	r3, #16
 8004adc:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004ade:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004ae0:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004ae2:	2308      	movs	r3, #8
 8004ae4:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8004ae6:	2364      	movs	r3, #100	; 0x64
 8004ae8:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004aea:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004aec:	2304      	movs	r3, #4
 8004aee:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004af0:	a808      	add	r0, sp, #32
 8004af2:	f7fe fd69 	bl	80035c8 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004af6:	230f      	movs	r3, #15
 8004af8:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004afa:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004afc:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004afe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b02:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004b04:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8004b06:	2103      	movs	r1, #3
 8004b08:	a803      	add	r0, sp, #12
 8004b0a:	f7fe ff95 	bl	8003a38 <HAL_RCC_ClockConfig>
}
 8004b0e:	b015      	add	sp, #84	; 0x54
 8004b10:	bd30      	pop	{r4, r5, pc}
 8004b12:	bf00      	nop
 8004b14:	40023800 	.word	0x40023800
 8004b18:	40007000 	.word	0x40007000

08004b1c <PWM1_Set>:

}

//These 4 functions set the PWM duty cycles
void PWM1_Set(uint16_t value) {
	htim4.Instance->CCR1 = value;
 8004b1c:	4b01      	ldr	r3, [pc, #4]	; (8004b24 <PWM1_Set+0x8>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	6358      	str	r0, [r3, #52]	; 0x34
}
 8004b22:	4770      	bx	lr
 8004b24:	200003b0 	.word	0x200003b0

08004b28 <PWM2_Set>:

void PWM2_Set(uint16_t value) {
	htim4.Instance->CCR2 = value;
 8004b28:	4b01      	ldr	r3, [pc, #4]	; (8004b30 <PWM2_Set+0x8>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	6398      	str	r0, [r3, #56]	; 0x38

}
 8004b2e:	4770      	bx	lr
 8004b30:	200003b0 	.word	0x200003b0

08004b34 <PWM3_Set>:

void PWM3_Set(uint16_t value) {
	htim4.Instance->CCR3 = value;
 8004b34:	4b01      	ldr	r3, [pc, #4]	; (8004b3c <PWM3_Set+0x8>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	63d8      	str	r0, [r3, #60]	; 0x3c
}
 8004b3a:	4770      	bx	lr
 8004b3c:	200003b0 	.word	0x200003b0

08004b40 <PWM4_Set>:

void PWM4_Set(uint16_t value) {
	htim4.Instance->CCR4 = value;
 8004b40:	4b01      	ldr	r3, [pc, #4]	; (8004b48 <PWM4_Set+0x8>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	6418      	str	r0, [r3, #64]	; 0x40
}
 8004b46:	4770      	bx	lr
 8004b48:	200003b0 	.word	0x200003b0

08004b4c <ARM_ESCs>:
void ARM_ESCs() {
 8004b4c:	b508      	push	{r3, lr}
	HAL_Delay(100);
 8004b4e:	2064      	movs	r0, #100	; 0x64
 8004b50:	f7fd fe24 	bl	800279c <HAL_Delay>
	PWM1_Set(ESC_MAX); //Send max value (250us pulse)
 8004b54:	f241 30d8 	movw	r0, #5080	; 0x13d8
 8004b58:	f7ff ffe0 	bl	8004b1c <PWM1_Set>
	PWM2_Set(ESC_MAX); //Send max value (250us pulse)
 8004b5c:	f241 30d8 	movw	r0, #5080	; 0x13d8
 8004b60:	f7ff ffe2 	bl	8004b28 <PWM2_Set>
	PWM3_Set(ESC_MAX); //Send max value (250us pulse)
 8004b64:	f241 30d8 	movw	r0, #5080	; 0x13d8
 8004b68:	f7ff ffe4 	bl	8004b34 <PWM3_Set>
	PWM4_Set(ESC_MAX); //Send max value (250us pulse)
 8004b6c:	f241 30d8 	movw	r0, #5080	; 0x13d8
 8004b70:	f7ff ffe6 	bl	8004b40 <PWM4_Set>
	HAL_Delay(delay_time); //Wait
 8004b74:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8004b78:	f7fd fe10 	bl	800279c <HAL_Delay>
	PWM1_Set(ESC_MIN); //Send lowest value (125us pulse)
 8004b7c:	f640 10ec 	movw	r0, #2540	; 0x9ec
 8004b80:	f7ff ffcc 	bl	8004b1c <PWM1_Set>
	PWM2_Set(ESC_MIN); //Send lowest value (125us pulse)
 8004b84:	f640 10ec 	movw	r0, #2540	; 0x9ec
 8004b88:	f7ff ffce 	bl	8004b28 <PWM2_Set>
	PWM3_Set(ESC_MIN); //Send lowest value (125us pulse)
 8004b8c:	f640 10ec 	movw	r0, #2540	; 0x9ec
 8004b90:	f7ff ffd0 	bl	8004b34 <PWM3_Set>
	PWM4_Set(ESC_MIN); //Send lowest value (125us pulse)
 8004b94:	f640 10ec 	movw	r0, #2540	; 0x9ec
 8004b98:	f7ff ffd2 	bl	8004b40 <PWM4_Set>
	HAL_Delay(delay_time); //Wait
 8004b9c:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8004ba0:	f7fd fdfc 	bl	800279c <HAL_Delay>
}
 8004ba4:	bd08      	pop	{r3, pc}
	...

08004ba8 <main>:
{
 8004ba8:	b510      	push	{r4, lr}
  HAL_Init();
 8004baa:	f7fd fdcb 	bl	8002744 <HAL_Init>
  SystemClock_Config();
 8004bae:	f7ff ff6d 	bl	8004a8c <SystemClock_Config>
  MX_GPIO_Init();
 8004bb2:	f7ff fe63 	bl	800487c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8004bb6:	f7ff feb9 	bl	800492c <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8004bba:	f7ff fecd 	bl	8004958 <MX_I2C2_Init>
  MX_TIM3_Init();
 8004bbe:	f7ff fee5 	bl	800498c <MX_TIM3_Init>
  MX_TIM4_Init();
 8004bc2:	f7ff ff0f 	bl	80049e4 <MX_TIM4_Init>
	if (imu_init(&hi2c2) == IMU_SUCCESS) {
 8004bc6:	482b      	ldr	r0, [pc, #172]	; (8004c74 <main+0xcc>)
 8004bc8:	f7fc fa04 	bl	8000fd4 <imu_init>
 8004bcc:	b908      	cbnz	r0, 8004bd2 <main+0x2a>
		imu_calibrate();
 8004bce:	f7fc ffb7 	bl	8001b40 <imu_calibrate>
	HAL_TIM_Base_Start_IT(&htim3);
 8004bd2:	4829      	ldr	r0, [pc, #164]	; (8004c78 <main+0xd0>)
 8004bd4:	f7ff f8b5 	bl	8003d42 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 8004bd8:	4c28      	ldr	r4, [pc, #160]	; (8004c7c <main+0xd4>)
 8004bda:	2100      	movs	r1, #0
 8004bdc:	4620      	mov	r0, r4
 8004bde:	f7ff fb2f 	bl	8004240 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_2);
 8004be2:	2104      	movs	r1, #4
 8004be4:	4620      	mov	r0, r4
 8004be6:	f7ff fb2b 	bl	8004240 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_3);
 8004bea:	2108      	movs	r1, #8
 8004bec:	4620      	mov	r0, r4
 8004bee:	f7ff fb27 	bl	8004240 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_4);
 8004bf2:	210c      	movs	r1, #12
 8004bf4:	4620      	mov	r0, r4
 8004bf6:	f7ff fb23 	bl	8004240 <HAL_TIM_PWM_Start_IT>
	ARM_ESCs();
 8004bfa:	f7ff ffa7 	bl	8004b4c <ARM_ESCs>
	PWM1_Set(ESC_MIN + 500);
 8004bfe:	f44f 603e 	mov.w	r0, #3040	; 0xbe0
 8004c02:	f7ff ff8b 	bl	8004b1c <PWM1_Set>
	PWM2_Set(ESC_MIN + 500);
 8004c06:	f44f 603e 	mov.w	r0, #3040	; 0xbe0
 8004c0a:	f7ff ff8d 	bl	8004b28 <PWM2_Set>
	PWM3_Set(ESC_MIN + 500);
 8004c0e:	f44f 603e 	mov.w	r0, #3040	; 0xbe0
 8004c12:	f7ff ff8f 	bl	8004b34 <PWM3_Set>
	PWM4_Set(ESC_MIN + 500);
 8004c16:	f44f 603e 	mov.w	r0, #3040	; 0xbe0
 8004c1a:	f7ff ff91 	bl	8004b40 <PWM4_Set>
	pid_pitch_gains.Kp = 5;
 8004c1e:	4818      	ldr	r0, [pc, #96]	; (8004c80 <main+0xd8>)
 8004c20:	4b18      	ldr	r3, [pc, #96]	; (8004c84 <main+0xdc>)
 8004c22:	6183      	str	r3, [r0, #24]
	pid_pitch_gains.Ki = 0.02;
 8004c24:	4b18      	ldr	r3, [pc, #96]	; (8004c88 <main+0xe0>)
 8004c26:	61c3      	str	r3, [r0, #28]
	pid_pitch_gains.Kd = 0;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	6203      	str	r3, [r0, #32]
	arm_pid_init_f32(&pid_pitch_gains, 0);
 8004c2c:	2100      	movs	r1, #0
 8004c2e:	f7ff fdf7 	bl	8004820 <arm_pid_init_f32>
		main_loop = 1;
 8004c32:	4b16      	ldr	r3, [pc, #88]	; (8004c8c <main+0xe4>)
 8004c34:	2201      	movs	r2, #1
 8004c36:	701a      	strb	r2, [r3, #0]
		if (getRPY_flag) {
 8004c38:	4b15      	ldr	r3, [pc, #84]	; (8004c90 <main+0xe8>)
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d0f8      	beq.n	8004c32 <main+0x8a>
			count = htim3.Instance->CNT; //read TIM3 counter value
 8004c40:	4b0d      	ldr	r3, [pc, #52]	; (8004c78 <main+0xd0>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	6a5c      	ldr	r4, [r3, #36]	; 0x24
			calc_RollPitchYaw(count);
 8004c46:	4620      	mov	r0, r4
 8004c48:	f7fd fa3e 	bl	80020c8 <calc_RollPitchYaw>
			imu_roll = get_roll();
 8004c4c:	f7fc f986 	bl	8000f5c <get_roll>
 8004c50:	4b10      	ldr	r3, [pc, #64]	; (8004c94 <main+0xec>)
 8004c52:	ed83 0a00 	vstr	s0, [r3]
			imu_pitch = get_pitch();
 8004c56:	f7fc f987 	bl	8000f68 <get_pitch>
 8004c5a:	4b0f      	ldr	r3, [pc, #60]	; (8004c98 <main+0xf0>)
 8004c5c:	ed83 0a00 	vstr	s0, [r3]
			pid_output_pitch = pid_calculate_pitch(imu_pitch, count);
 8004c60:	4620      	mov	r0, r4
 8004c62:	f7fd fcb7 	bl	80025d4 <pid_calculate_pitch>
 8004c66:	4b0d      	ldr	r3, [pc, #52]	; (8004c9c <main+0xf4>)
 8004c68:	ed83 0a00 	vstr	s0, [r3]
			getRPY_flag = 0;
 8004c6c:	4b08      	ldr	r3, [pc, #32]	; (8004c90 <main+0xe8>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	701a      	strb	r2, [r3, #0]
 8004c72:	e7de      	b.n	8004c32 <main+0x8a>
 8004c74:	200002e8 	.word	0x200002e8
 8004c78:	200003f0 	.word	0x200003f0
 8004c7c:	200003b0 	.word	0x200003b0
 8004c80:	20000430 	.word	0x20000430
 8004c84:	40a00000 	.word	0x40a00000
 8004c88:	3ca3d70a 	.word	0x3ca3d70a
 8004c8c:	200002ad 	.word	0x200002ad
 8004c90:	200002ac 	.word	0x200002ac
 8004c94:	20000454 	.word	0x20000454
 8004c98:	20000458 	.word	0x20000458
 8004c9c:	200002b0 	.word	0x200002b0

08004ca0 <pulse_complete_handler>:

//This is called when each PWM pulse finishes, ie the falling edge of each pulse
void pulse_complete_handler() {

	//Only want this to happen in main loop - not during init sequence
	if (main_loop) {
 8004ca0:	4b60      	ldr	r3, [pc, #384]	; (8004e24 <pulse_complete_handler+0x184>)
 8004ca2:	781b      	ldrb	r3, [r3, #0]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	f000 80bc 	beq.w	8004e22 <pulse_complete_handler+0x182>
void pulse_complete_handler() {
 8004caa:	b510      	push	{r4, lr}

		switch (pulse_count) {
 8004cac:	4b5e      	ldr	r3, [pc, #376]	; (8004e28 <pulse_complete_handler+0x188>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	f000 80a6 	beq.w	8004e02 <pulse_complete_handler+0x162>
 8004cb6:	2b03      	cmp	r3, #3
 8004cb8:	f040 80af 	bne.w	8004e1a <pulse_complete_handler+0x17a>

		//Last pulse before returning to 0
		case PULSE_DIV - 1:

			//Calculate new pulse width values
			esc1_total = ESC_MIN + esc1_throttle + pid_output_pitch;
 8004cbc:	4b5b      	ldr	r3, [pc, #364]	; (8004e2c <pulse_complete_handler+0x18c>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f603 13ec 	addw	r3, r3, #2540	; 0x9ec
 8004cc4:	ee07 3a10 	vmov	s14, r3
 8004cc8:	4b59      	ldr	r3, [pc, #356]	; (8004e30 <pulse_complete_handler+0x190>)
 8004cca:	edd3 6a00 	vldr	s13, [r3]
 8004cce:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004cd2:	ee37 7a26 	vadd.f32	s14, s14, s13
 8004cd6:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8004cda:	ee17 0a90 	vmov	r0, s15
 8004cde:	4b55      	ldr	r3, [pc, #340]	; (8004e34 <pulse_complete_handler+0x194>)
 8004ce0:	edc3 7a00 	vstr	s15, [r3]
			esc2_total = ESC_MIN + esc2_throttle + pid_output_pitch;
 8004ce4:	4b54      	ldr	r3, [pc, #336]	; (8004e38 <pulse_complete_handler+0x198>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f603 13ec 	addw	r3, r3, #2540	; 0x9ec
 8004cec:	ee07 3a10 	vmov	s14, r3
 8004cf0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004cf4:	ee37 7a26 	vadd.f32	s14, s14, s13
 8004cf8:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8004cfc:	ee17 1a90 	vmov	r1, s15
 8004d00:	4b4e      	ldr	r3, [pc, #312]	; (8004e3c <pulse_complete_handler+0x19c>)
 8004d02:	edc3 7a00 	vstr	s15, [r3]
			esc3_total = ESC_MIN + esc3_throttle - pid_output_pitch;
 8004d06:	4b4e      	ldr	r3, [pc, #312]	; (8004e40 <pulse_complete_handler+0x1a0>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f603 13ec 	addw	r3, r3, #2540	; 0x9ec
 8004d0e:	ee07 3a10 	vmov	s14, r3
 8004d12:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004d16:	ee37 7a66 	vsub.f32	s14, s14, s13
 8004d1a:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8004d1e:	ee17 2a90 	vmov	r2, s15
 8004d22:	4b48      	ldr	r3, [pc, #288]	; (8004e44 <pulse_complete_handler+0x1a4>)
 8004d24:	edc3 7a00 	vstr	s15, [r3]
			esc4_total = ESC_MIN + esc4_throttle - pid_output_pitch;
 8004d28:	4b47      	ldr	r3, [pc, #284]	; (8004e48 <pulse_complete_handler+0x1a8>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f603 13ec 	addw	r3, r3, #2540	; 0x9ec
 8004d30:	ee07 3a90 	vmov	s15, r3
 8004d34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d38:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004d3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d40:	ee17 3a90 	vmov	r3, s15
 8004d44:	4c41      	ldr	r4, [pc, #260]	; (8004e4c <pulse_complete_handler+0x1ac>)
 8004d46:	edc4 7a00 	vstr	s15, [r4]

			//Clip PWM values to make sure they don't go outside of range
			if (esc1_total < ESC_MIN) {
 8004d4a:	f640 14eb 	movw	r4, #2539	; 0x9eb
 8004d4e:	42a0      	cmp	r0, r4
 8004d50:	dc03      	bgt.n	8004d5a <pulse_complete_handler+0xba>
				esc1_total = ESC_MIN;
 8004d52:	4838      	ldr	r0, [pc, #224]	; (8004e34 <pulse_complete_handler+0x194>)
 8004d54:	f640 14ec 	movw	r4, #2540	; 0x9ec
 8004d58:	6004      	str	r4, [r0, #0]
			}
			if (esc1_total > ESC_MAX) {
 8004d5a:	4836      	ldr	r0, [pc, #216]	; (8004e34 <pulse_complete_handler+0x194>)
 8004d5c:	6804      	ldr	r4, [r0, #0]
 8004d5e:	f241 30d8 	movw	r0, #5080	; 0x13d8
 8004d62:	4284      	cmp	r4, r0
 8004d64:	dd03      	ble.n	8004d6e <pulse_complete_handler+0xce>
				esc1_total = ESC_MAX;
 8004d66:	4833      	ldr	r0, [pc, #204]	; (8004e34 <pulse_complete_handler+0x194>)
 8004d68:	f241 34d8 	movw	r4, #5080	; 0x13d8
 8004d6c:	6004      	str	r4, [r0, #0]
			}
			if (esc2_total < ESC_MIN) {
 8004d6e:	f640 10eb 	movw	r0, #2539	; 0x9eb
 8004d72:	4281      	cmp	r1, r0
 8004d74:	dc03      	bgt.n	8004d7e <pulse_complete_handler+0xde>
				esc2_total = ESC_MIN;
 8004d76:	4931      	ldr	r1, [pc, #196]	; (8004e3c <pulse_complete_handler+0x19c>)
 8004d78:	f640 10ec 	movw	r0, #2540	; 0x9ec
 8004d7c:	6008      	str	r0, [r1, #0]
			}
			if (esc2_total > ESC_MAX) {
 8004d7e:	492f      	ldr	r1, [pc, #188]	; (8004e3c <pulse_complete_handler+0x19c>)
 8004d80:	6808      	ldr	r0, [r1, #0]
 8004d82:	f241 31d8 	movw	r1, #5080	; 0x13d8
 8004d86:	4288      	cmp	r0, r1
 8004d88:	dd03      	ble.n	8004d92 <pulse_complete_handler+0xf2>
				esc2_total = ESC_MAX;
 8004d8a:	492c      	ldr	r1, [pc, #176]	; (8004e3c <pulse_complete_handler+0x19c>)
 8004d8c:	f241 30d8 	movw	r0, #5080	; 0x13d8
 8004d90:	6008      	str	r0, [r1, #0]
			}
			if (esc3_total < ESC_MIN) {
 8004d92:	f640 11eb 	movw	r1, #2539	; 0x9eb
 8004d96:	428a      	cmp	r2, r1
 8004d98:	dc03      	bgt.n	8004da2 <pulse_complete_handler+0x102>
				esc3_total = ESC_MIN;
 8004d9a:	4a2a      	ldr	r2, [pc, #168]	; (8004e44 <pulse_complete_handler+0x1a4>)
 8004d9c:	f640 11ec 	movw	r1, #2540	; 0x9ec
 8004da0:	6011      	str	r1, [r2, #0]
			}
			if (esc3_total > ESC_MAX) {
 8004da2:	4a28      	ldr	r2, [pc, #160]	; (8004e44 <pulse_complete_handler+0x1a4>)
 8004da4:	6811      	ldr	r1, [r2, #0]
 8004da6:	f241 32d8 	movw	r2, #5080	; 0x13d8
 8004daa:	4291      	cmp	r1, r2
 8004dac:	dd03      	ble.n	8004db6 <pulse_complete_handler+0x116>
				esc3_total = ESC_MAX;
 8004dae:	4a25      	ldr	r2, [pc, #148]	; (8004e44 <pulse_complete_handler+0x1a4>)
 8004db0:	f241 31d8 	movw	r1, #5080	; 0x13d8
 8004db4:	6011      	str	r1, [r2, #0]
			}
			if (esc4_total < ESC_MIN) {
 8004db6:	f640 12eb 	movw	r2, #2539	; 0x9eb
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	dc03      	bgt.n	8004dc6 <pulse_complete_handler+0x126>
				esc4_total = ESC_MIN;
 8004dbe:	4b23      	ldr	r3, [pc, #140]	; (8004e4c <pulse_complete_handler+0x1ac>)
 8004dc0:	f640 12ec 	movw	r2, #2540	; 0x9ec
 8004dc4:	601a      	str	r2, [r3, #0]
			}
			if (esc4_total > ESC_MAX) {
 8004dc6:	4b21      	ldr	r3, [pc, #132]	; (8004e4c <pulse_complete_handler+0x1ac>)
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	f241 33d8 	movw	r3, #5080	; 0x13d8
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	dd03      	ble.n	8004dda <pulse_complete_handler+0x13a>
				esc4_total = ESC_MAX;
 8004dd2:	4b1e      	ldr	r3, [pc, #120]	; (8004e4c <pulse_complete_handler+0x1ac>)
 8004dd4:	f241 32d8 	movw	r2, #5080	; 0x13d8
 8004dd8:	601a      	str	r2, [r3, #0]
			}

			PWM1_Set(esc1_total); //PWM1 = Back left, CW
 8004dda:	4b16      	ldr	r3, [pc, #88]	; (8004e34 <pulse_complete_handler+0x194>)
 8004ddc:	8818      	ldrh	r0, [r3, #0]
 8004dde:	f7ff fe9d 	bl	8004b1c <PWM1_Set>
			PWM2_Set(esc2_total); //PWM2 = Front left, CCW
 8004de2:	4b16      	ldr	r3, [pc, #88]	; (8004e3c <pulse_complete_handler+0x19c>)
 8004de4:	8818      	ldrh	r0, [r3, #0]
 8004de6:	f7ff fe9f 	bl	8004b28 <PWM2_Set>
			PWM3_Set(esc3_total); //PWM3 = Back right, CCW
 8004dea:	4b16      	ldr	r3, [pc, #88]	; (8004e44 <pulse_complete_handler+0x1a4>)
 8004dec:	8818      	ldrh	r0, [r3, #0]
 8004dee:	f7ff fea1 	bl	8004b34 <PWM3_Set>
			PWM4_Set(esc4_total); //PWM4 = Front right, CW
 8004df2:	4b16      	ldr	r3, [pc, #88]	; (8004e4c <pulse_complete_handler+0x1ac>)
 8004df4:	8818      	ldrh	r0, [r3, #0]
 8004df6:	f7ff fea3 	bl	8004b40 <PWM4_Set>

			pulse_count = 0;
 8004dfa:	4b0b      	ldr	r3, [pc, #44]	; (8004e28 <pulse_complete_handler+0x188>)
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	601a      	str	r2, [r3, #0]
			break;
		}

	}

}
 8004e00:	bd10      	pop	{r4, pc}
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 8004e02:	2101      	movs	r1, #1
 8004e04:	4812      	ldr	r0, [pc, #72]	; (8004e50 <pulse_complete_handler+0x1b0>)
 8004e06:	f7fd fe1f 	bl	8002a48 <HAL_GPIO_TogglePin>
			getRPY_flag = 1;
 8004e0a:	4b12      	ldr	r3, [pc, #72]	; (8004e54 <pulse_complete_handler+0x1b4>)
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	701a      	strb	r2, [r3, #0]
			pulse_count++;
 8004e10:	4a05      	ldr	r2, [pc, #20]	; (8004e28 <pulse_complete_handler+0x188>)
 8004e12:	6813      	ldr	r3, [r2, #0]
 8004e14:	3301      	adds	r3, #1
 8004e16:	6013      	str	r3, [r2, #0]
			break;
 8004e18:	e7f2      	b.n	8004e00 <pulse_complete_handler+0x160>
			pulse_count++;
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	4a02      	ldr	r2, [pc, #8]	; (8004e28 <pulse_complete_handler+0x188>)
 8004e1e:	6013      	str	r3, [r2, #0]
}
 8004e20:	e7ee      	b.n	8004e00 <pulse_complete_handler+0x160>
 8004e22:	4770      	bx	lr
 8004e24:	200002ad 	.word	0x200002ad
 8004e28:	200002b4 	.word	0x200002b4
 8004e2c:	2000003c 	.word	0x2000003c
 8004e30:	200002b0 	.word	0x200002b0
 8004e34:	2000029c 	.word	0x2000029c
 8004e38:	20000040 	.word	0x20000040
 8004e3c:	200002a0 	.word	0x200002a0
 8004e40:	20000044 	.word	0x20000044
 8004e44:	200002a4 	.word	0x200002a4
 8004e48:	20000048 	.word	0x20000048
 8004e4c:	200002a8 	.word	0x200002a8
 8004e50:	40020800 	.word	0x40020800
 8004e54:	200002ac 	.word	0x200002ac

08004e58 <__io_putchar>:
/*
 *	Some functions to allow the program to use printf,
 *	adapted from http://www.emcu.eu/how-to-implement-printf-for-send-message-via-usb-on-stm32-nucleo-boards-using-atollic/
 *
 */
int __io_putchar(int ch) {
 8004e58:	b510      	push	{r4, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	4604      	mov	r4, r0
	uint8_t c[1];
	c[0] = ch & 0x00FF;
 8004e5e:	a902      	add	r1, sp, #8
 8004e60:	f801 0d04 	strb.w	r0, [r1, #-4]!

	HAL_UART_Transmit(&huart2, &*c, 1, 10);
 8004e64:	230a      	movs	r3, #10
 8004e66:	2201      	movs	r2, #1
 8004e68:	4802      	ldr	r0, [pc, #8]	; (8004e74 <__io_putchar+0x1c>)
 8004e6a:	f7ff fc49 	bl	8004700 <HAL_UART_Transmit>
	return ch;
}
 8004e6e:	4620      	mov	r0, r4
 8004e70:	b002      	add	sp, #8
 8004e72:	bd10      	pop	{r4, pc}
 8004e74:	2000045c 	.word	0x2000045c

08004e78 <_write>:

int _write(int file, char *ptr, int len) {
 8004e78:	b570      	push	{r4, r5, r6, lr}
 8004e7a:	4616      	mov	r6, r2
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004e7c:	2400      	movs	r4, #0
 8004e7e:	e005      	b.n	8004e8c <_write+0x14>
		__io_putchar(*ptr++);
 8004e80:	1c4d      	adds	r5, r1, #1
 8004e82:	7808      	ldrb	r0, [r1, #0]
 8004e84:	f7ff ffe8 	bl	8004e58 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004e88:	3401      	adds	r4, #1
		__io_putchar(*ptr++);
 8004e8a:	4629      	mov	r1, r5
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004e8c:	42b4      	cmp	r4, r6
 8004e8e:	dbf7      	blt.n	8004e80 <_write+0x8>
	}
	return len;
}
 8004e90:	4630      	mov	r0, r6
 8004e92:	bd70      	pop	{r4, r5, r6, pc}

08004e94 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004e94:	b500      	push	{lr}
 8004e96:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e98:	2100      	movs	r1, #0
 8004e9a:	9100      	str	r1, [sp, #0]
 8004e9c:	4b0c      	ldr	r3, [pc, #48]	; (8004ed0 <HAL_MspInit+0x3c>)
 8004e9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ea0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ea4:	645a      	str	r2, [r3, #68]	; 0x44
 8004ea6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ea8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004eac:	9200      	str	r2, [sp, #0]
 8004eae:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004eb0:	9101      	str	r1, [sp, #4]
 8004eb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004eb4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004eb8:	641a      	str	r2, [r3, #64]	; 0x40
 8004eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ec0:	9301      	str	r3, [sp, #4]
 8004ec2:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004ec4:	2007      	movs	r0, #7
 8004ec6:	f7fd fc7d 	bl	80027c4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004eca:	b003      	add	sp, #12
 8004ecc:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ed0:	40023800 	.word	0x40023800

08004ed4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004ed4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004ed8:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004eda:	2300      	movs	r3, #0
 8004edc:	9303      	str	r3, [sp, #12]
 8004ede:	9304      	str	r3, [sp, #16]
 8004ee0:	9305      	str	r3, [sp, #20]
 8004ee2:	9306      	str	r3, [sp, #24]
 8004ee4:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C2)
 8004ee6:	6802      	ldr	r2, [r0, #0]
 8004ee8:	4b1e      	ldr	r3, [pc, #120]	; (8004f64 <HAL_I2C_MspInit+0x90>)
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d002      	beq.n	8004ef4 <HAL_I2C_MspInit+0x20>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004eee:	b009      	add	sp, #36	; 0x24
 8004ef0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ef4:	2500      	movs	r5, #0
 8004ef6:	9501      	str	r5, [sp, #4]
 8004ef8:	4c1b      	ldr	r4, [pc, #108]	; (8004f68 <HAL_I2C_MspInit+0x94>)
 8004efa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004efc:	f043 0302 	orr.w	r3, r3, #2
 8004f00:	6323      	str	r3, [r4, #48]	; 0x30
 8004f02:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004f04:	f003 0302 	and.w	r3, r3, #2
 8004f08:	9301      	str	r3, [sp, #4]
 8004f0a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004f0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f10:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004f12:	f04f 0912 	mov.w	r9, #18
 8004f16:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f1a:	f04f 0801 	mov.w	r8, #1
 8004f1e:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f22:	2703      	movs	r7, #3
 8004f24:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004f26:	2304      	movs	r3, #4
 8004f28:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f2a:	4e10      	ldr	r6, [pc, #64]	; (8004f6c <HAL_I2C_MspInit+0x98>)
 8004f2c:	a903      	add	r1, sp, #12
 8004f2e:	4630      	mov	r0, r6
 8004f30:	f7fd fcb2 	bl	8002898 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004f34:	2308      	movs	r3, #8
 8004f36:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004f38:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f3c:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f40:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8004f42:	2309      	movs	r3, #9
 8004f44:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f46:	a903      	add	r1, sp, #12
 8004f48:	4630      	mov	r0, r6
 8004f4a:	f7fd fca5 	bl	8002898 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004f4e:	9502      	str	r5, [sp, #8]
 8004f50:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f52:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004f56:	6423      	str	r3, [r4, #64]	; 0x40
 8004f58:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f5e:	9302      	str	r3, [sp, #8]
 8004f60:	9b02      	ldr	r3, [sp, #8]
}
 8004f62:	e7c4      	b.n	8004eee <HAL_I2C_MspInit+0x1a>
 8004f64:	40005800 	.word	0x40005800
 8004f68:	40023800 	.word	0x40023800
 8004f6c:	40020400 	.word	0x40020400

08004f70 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004f70:	b500      	push	{lr}
 8004f72:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM3)
 8004f74:	6803      	ldr	r3, [r0, #0]
 8004f76:	4a18      	ldr	r2, [pc, #96]	; (8004fd8 <HAL_TIM_Base_MspInit+0x68>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d005      	beq.n	8004f88 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8004f7c:	4a17      	ldr	r2, [pc, #92]	; (8004fdc <HAL_TIM_Base_MspInit+0x6c>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d016      	beq.n	8004fb0 <HAL_TIM_Base_MspInit+0x40>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004f82:	b003      	add	sp, #12
 8004f84:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004f88:	2100      	movs	r1, #0
 8004f8a:	9100      	str	r1, [sp, #0]
 8004f8c:	4b14      	ldr	r3, [pc, #80]	; (8004fe0 <HAL_TIM_Base_MspInit+0x70>)
 8004f8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f90:	f042 0202 	orr.w	r2, r2, #2
 8004f94:	641a      	str	r2, [r3, #64]	; 0x40
 8004f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f98:	f003 0302 	and.w	r3, r3, #2
 8004f9c:	9300      	str	r3, [sp, #0]
 8004f9e:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004fa0:	460a      	mov	r2, r1
 8004fa2:	201d      	movs	r0, #29
 8004fa4:	f7fd fc20 	bl	80027e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004fa8:	201d      	movs	r0, #29
 8004faa:	f7fd fc51 	bl	8002850 <HAL_NVIC_EnableIRQ>
 8004fae:	e7e8      	b.n	8004f82 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004fb0:	2100      	movs	r1, #0
 8004fb2:	9101      	str	r1, [sp, #4]
 8004fb4:	4b0a      	ldr	r3, [pc, #40]	; (8004fe0 <HAL_TIM_Base_MspInit+0x70>)
 8004fb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fb8:	f042 0204 	orr.w	r2, r2, #4
 8004fbc:	641a      	str	r2, [r3, #64]	; 0x40
 8004fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc0:	f003 0304 	and.w	r3, r3, #4
 8004fc4:	9301      	str	r3, [sp, #4]
 8004fc6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004fc8:	460a      	mov	r2, r1
 8004fca:	201e      	movs	r0, #30
 8004fcc:	f7fd fc0c 	bl	80027e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004fd0:	201e      	movs	r0, #30
 8004fd2:	f7fd fc3d 	bl	8002850 <HAL_NVIC_EnableIRQ>
}
 8004fd6:	e7d4      	b.n	8004f82 <HAL_TIM_Base_MspInit+0x12>
 8004fd8:	40000400 	.word	0x40000400
 8004fdc:	40000800 	.word	0x40000800
 8004fe0:	40023800 	.word	0x40023800

08004fe4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004fe4:	b500      	push	{lr}
 8004fe6:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fe8:	2300      	movs	r3, #0
 8004fea:	9301      	str	r3, [sp, #4]
 8004fec:	9302      	str	r3, [sp, #8]
 8004fee:	9303      	str	r3, [sp, #12]
 8004ff0:	9304      	str	r3, [sp, #16]
 8004ff2:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM4)
 8004ff4:	6802      	ldr	r2, [r0, #0]
 8004ff6:	4b0f      	ldr	r3, [pc, #60]	; (8005034 <HAL_TIM_MspPostInit+0x50>)
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d002      	beq.n	8005002 <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004ffc:	b007      	add	sp, #28
 8004ffe:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005002:	2300      	movs	r3, #0
 8005004:	9300      	str	r3, [sp, #0]
 8005006:	4b0c      	ldr	r3, [pc, #48]	; (8005038 <HAL_TIM_MspPostInit+0x54>)
 8005008:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800500a:	f042 0202 	orr.w	r2, r2, #2
 800500e:	631a      	str	r2, [r3, #48]	; 0x30
 8005010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005012:	f003 0302 	and.w	r3, r3, #2
 8005016:	9300      	str	r3, [sp, #0]
 8005018:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800501a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800501e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005020:	2302      	movs	r3, #2
 8005022:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005024:	2203      	movs	r2, #3
 8005026:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005028:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800502a:	a901      	add	r1, sp, #4
 800502c:	4803      	ldr	r0, [pc, #12]	; (800503c <HAL_TIM_MspPostInit+0x58>)
 800502e:	f7fd fc33 	bl	8002898 <HAL_GPIO_Init>
}
 8005032:	e7e3      	b.n	8004ffc <HAL_TIM_MspPostInit+0x18>
 8005034:	40000800 	.word	0x40000800
 8005038:	40023800 	.word	0x40023800
 800503c:	40020400 	.word	0x40020400

08005040 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005040:	b500      	push	{lr}
 8005042:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005044:	2300      	movs	r3, #0
 8005046:	9303      	str	r3, [sp, #12]
 8005048:	9304      	str	r3, [sp, #16]
 800504a:	9305      	str	r3, [sp, #20]
 800504c:	9306      	str	r3, [sp, #24]
 800504e:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 8005050:	6802      	ldr	r2, [r0, #0]
 8005052:	4b16      	ldr	r3, [pc, #88]	; (80050ac <HAL_UART_MspInit+0x6c>)
 8005054:	429a      	cmp	r2, r3
 8005056:	d002      	beq.n	800505e <HAL_UART_MspInit+0x1e>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005058:	b009      	add	sp, #36	; 0x24
 800505a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART2_CLK_ENABLE();
 800505e:	2100      	movs	r1, #0
 8005060:	9101      	str	r1, [sp, #4]
 8005062:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8005066:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005068:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800506c:	641a      	str	r2, [r3, #64]	; 0x40
 800506e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005070:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005074:	9201      	str	r2, [sp, #4]
 8005076:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005078:	9102      	str	r1, [sp, #8]
 800507a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800507c:	f042 0201 	orr.w	r2, r2, #1
 8005080:	631a      	str	r2, [r3, #48]	; 0x30
 8005082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005084:	f003 0301 	and.w	r3, r3, #1
 8005088:	9302      	str	r3, [sp, #8]
 800508a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800508c:	230c      	movs	r3, #12
 800508e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005090:	2302      	movs	r3, #2
 8005092:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005094:	2301      	movs	r3, #1
 8005096:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005098:	2303      	movs	r3, #3
 800509a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800509c:	2307      	movs	r3, #7
 800509e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050a0:	a903      	add	r1, sp, #12
 80050a2:	4803      	ldr	r0, [pc, #12]	; (80050b0 <HAL_UART_MspInit+0x70>)
 80050a4:	f7fd fbf8 	bl	8002898 <HAL_GPIO_Init>
}
 80050a8:	e7d6      	b.n	8005058 <HAL_UART_MspInit+0x18>
 80050aa:	bf00      	nop
 80050ac:	40004400 	.word	0x40004400
 80050b0:	40020000 	.word	0x40020000

080050b4 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80050b4:	4770      	bx	lr

080050b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80050b6:	e7fe      	b.n	80050b6 <HardFault_Handler>

080050b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80050b8:	e7fe      	b.n	80050b8 <MemManage_Handler>

080050ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80050ba:	e7fe      	b.n	80050ba <BusFault_Handler>

080050bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80050bc:	e7fe      	b.n	80050bc <UsageFault_Handler>

080050be <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80050be:	4770      	bx	lr

080050c0 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80050c0:	4770      	bx	lr

080050c2 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80050c2:	4770      	bx	lr

080050c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80050c4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80050c6:	f7fd fb57 	bl	8002778 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80050ca:	bd08      	pop	{r3, pc}

080050cc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80050cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80050ce:	4802      	ldr	r0, [pc, #8]	; (80050d8 <TIM3_IRQHandler+0xc>)
 80050d0:	f7fe fe4e 	bl	8003d70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80050d4:	bd08      	pop	{r3, pc}
 80050d6:	bf00      	nop
 80050d8:	200003f0 	.word	0x200003f0

080050dc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80050dc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80050de:	4808      	ldr	r0, [pc, #32]	; (8005100 <TIM4_IRQHandler+0x24>)
 80050e0:	f7fe fe46 	bl	8003d70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  if(trigger_tim4 == 1){
 80050e4:	4b07      	ldr	r3, [pc, #28]	; (8005104 <TIM4_IRQHandler+0x28>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d003      	beq.n	80050f4 <TIM4_IRQHandler+0x18>
  pulse_complete_handler();
  trigger_tim4 = 0;
  }
  else{
	  trigger_tim4++;
 80050ec:	3301      	adds	r3, #1
 80050ee:	4a05      	ldr	r2, [pc, #20]	; (8005104 <TIM4_IRQHandler+0x28>)
 80050f0:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END TIM4_IRQn 1 */
}
 80050f2:	bd08      	pop	{r3, pc}
  pulse_complete_handler();
 80050f4:	f7ff fdd4 	bl	8004ca0 <pulse_complete_handler>
  trigger_tim4 = 0;
 80050f8:	4b02      	ldr	r3, [pc, #8]	; (8005104 <TIM4_IRQHandler+0x28>)
 80050fa:	2200      	movs	r2, #0
 80050fc:	601a      	str	r2, [r3, #0]
 80050fe:	e7f8      	b.n	80050f2 <TIM4_IRQHandler+0x16>
 8005100:	200003b0 	.word	0x200003b0
 8005104:	200002b8 	.word	0x200002b8

08005108 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005108:	b570      	push	{r4, r5, r6, lr}
 800510a:	460d      	mov	r5, r1
 800510c:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800510e:	2400      	movs	r4, #0
 8005110:	e004      	b.n	800511c <_read+0x14>
	{
		*ptr++ = __io_getchar();
 8005112:	f3af 8000 	nop.w
 8005116:	7028      	strb	r0, [r5, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005118:	3401      	adds	r4, #1
		*ptr++ = __io_getchar();
 800511a:	3501      	adds	r5, #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800511c:	42b4      	cmp	r4, r6
 800511e:	dbf8      	blt.n	8005112 <_read+0xa>
	}

return len;
}
 8005120:	4630      	mov	r0, r6
 8005122:	bd70      	pop	{r4, r5, r6, pc}

08005124 <_close>:
}

int _close(int file)
{
	return -1;
}
 8005124:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005128:	4770      	bx	lr

0800512a <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800512a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800512e:	604b      	str	r3, [r1, #4]
	return 0;
}
 8005130:	2000      	movs	r0, #0
 8005132:	4770      	bx	lr

08005134 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8005134:	2001      	movs	r0, #1
 8005136:	4770      	bx	lr

08005138 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8005138:	2000      	movs	r0, #0
 800513a:	4770      	bx	lr

0800513c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800513c:	b508      	push	{r3, lr}
 800513e:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005140:	4a0b      	ldr	r2, [pc, #44]	; (8005170 <_sbrk+0x34>)
 8005142:	6812      	ldr	r2, [r2, #0]
 8005144:	b142      	cbz	r2, 8005158 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 8005146:	4a0a      	ldr	r2, [pc, #40]	; (8005170 <_sbrk+0x34>)
 8005148:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 800514a:	4403      	add	r3, r0
 800514c:	466a      	mov	r2, sp
 800514e:	4293      	cmp	r3, r2
 8005150:	d806      	bhi.n	8005160 <_sbrk+0x24>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8005152:	4a07      	ldr	r2, [pc, #28]	; (8005170 <_sbrk+0x34>)
 8005154:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8005156:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8005158:	4a05      	ldr	r2, [pc, #20]	; (8005170 <_sbrk+0x34>)
 800515a:	4906      	ldr	r1, [pc, #24]	; (8005174 <_sbrk+0x38>)
 800515c:	6011      	str	r1, [r2, #0]
 800515e:	e7f2      	b.n	8005146 <_sbrk+0xa>
		errno = ENOMEM;
 8005160:	f000 f85a 	bl	8005218 <__errno>
 8005164:	230c      	movs	r3, #12
 8005166:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8005168:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800516c:	e7f3      	b.n	8005156 <_sbrk+0x1a>
 800516e:	bf00      	nop
 8005170:	200002bc 	.word	0x200002bc
 8005174:	200004a0 	.word	0x200004a0

08005178 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005178:	490f      	ldr	r1, [pc, #60]	; (80051b8 <SystemInit+0x40>)
 800517a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800517e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005182:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005186:	4b0d      	ldr	r3, [pc, #52]	; (80051bc <SystemInit+0x44>)
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	f042 0201 	orr.w	r2, r2, #1
 800518e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005190:	2000      	movs	r0, #0
 8005192:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800519a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800519e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80051a0:	4a07      	ldr	r2, [pc, #28]	; (80051c0 <SystemInit+0x48>)
 80051a2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80051aa:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80051ac:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80051ae:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80051b2:	608b      	str	r3, [r1, #8]
#endif
}
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	e000ed00 	.word	0xe000ed00
 80051bc:	40023800 	.word	0x40023800
 80051c0:	24003010 	.word	0x24003010

080051c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80051c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80051fc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80051c8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80051ca:	e003      	b.n	80051d4 <LoopCopyDataInit>

080051cc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80051cc:	4b0c      	ldr	r3, [pc, #48]	; (8005200 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80051ce:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80051d0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80051d2:	3104      	adds	r1, #4

080051d4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80051d4:	480b      	ldr	r0, [pc, #44]	; (8005204 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80051d6:	4b0c      	ldr	r3, [pc, #48]	; (8005208 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80051d8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80051da:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80051dc:	d3f6      	bcc.n	80051cc <CopyDataInit>
  ldr  r2, =_sbss
 80051de:	4a0b      	ldr	r2, [pc, #44]	; (800520c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80051e0:	e002      	b.n	80051e8 <LoopFillZerobss>

080051e2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80051e2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80051e4:	f842 3b04 	str.w	r3, [r2], #4

080051e8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80051e8:	4b09      	ldr	r3, [pc, #36]	; (8005210 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80051ea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80051ec:	d3f9      	bcc.n	80051e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80051ee:	f7ff ffc3 	bl	8005178 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80051f2:	f000 f817 	bl	8005224 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80051f6:	f7ff fcd7 	bl	8004ba8 <main>
  bx  lr    
 80051fa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80051fc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005200:	08009af8 	.word	0x08009af8
  ldr  r0, =_sdata
 8005204:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005208:	20000224 	.word	0x20000224
  ldr  r2, =_sbss
 800520c:	20000224 	.word	0x20000224
  ldr  r3, = _ebss
 8005210:	200004a0 	.word	0x200004a0

08005214 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005214:	e7fe      	b.n	8005214 <ADC_IRQHandler>
	...

08005218 <__errno>:
 8005218:	4b01      	ldr	r3, [pc, #4]	; (8005220 <__errno+0x8>)
 800521a:	6818      	ldr	r0, [r3, #0]
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	20000050 	.word	0x20000050

08005224 <__libc_init_array>:
 8005224:	b570      	push	{r4, r5, r6, lr}
 8005226:	4e0d      	ldr	r6, [pc, #52]	; (800525c <__libc_init_array+0x38>)
 8005228:	4c0d      	ldr	r4, [pc, #52]	; (8005260 <__libc_init_array+0x3c>)
 800522a:	1ba4      	subs	r4, r4, r6
 800522c:	10a4      	asrs	r4, r4, #2
 800522e:	2500      	movs	r5, #0
 8005230:	42a5      	cmp	r5, r4
 8005232:	d109      	bne.n	8005248 <__libc_init_array+0x24>
 8005234:	4e0b      	ldr	r6, [pc, #44]	; (8005264 <__libc_init_array+0x40>)
 8005236:	4c0c      	ldr	r4, [pc, #48]	; (8005268 <__libc_init_array+0x44>)
 8005238:	f004 f948 	bl	80094cc <_init>
 800523c:	1ba4      	subs	r4, r4, r6
 800523e:	10a4      	asrs	r4, r4, #2
 8005240:	2500      	movs	r5, #0
 8005242:	42a5      	cmp	r5, r4
 8005244:	d105      	bne.n	8005252 <__libc_init_array+0x2e>
 8005246:	bd70      	pop	{r4, r5, r6, pc}
 8005248:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800524c:	4798      	blx	r3
 800524e:	3501      	adds	r5, #1
 8005250:	e7ee      	b.n	8005230 <__libc_init_array+0xc>
 8005252:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005256:	4798      	blx	r3
 8005258:	3501      	adds	r5, #1
 800525a:	e7f2      	b.n	8005242 <__libc_init_array+0x1e>
 800525c:	08009af0 	.word	0x08009af0
 8005260:	08009af0 	.word	0x08009af0
 8005264:	08009af0 	.word	0x08009af0
 8005268:	08009af4 	.word	0x08009af4

0800526c <memset>:
 800526c:	4402      	add	r2, r0
 800526e:	4603      	mov	r3, r0
 8005270:	4293      	cmp	r3, r2
 8005272:	d100      	bne.n	8005276 <memset+0xa>
 8005274:	4770      	bx	lr
 8005276:	f803 1b01 	strb.w	r1, [r3], #1
 800527a:	e7f9      	b.n	8005270 <memset+0x4>

0800527c <__cvt>:
 800527c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005280:	ec55 4b10 	vmov	r4, r5, d0
 8005284:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005286:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800528a:	2d00      	cmp	r5, #0
 800528c:	460e      	mov	r6, r1
 800528e:	4691      	mov	r9, r2
 8005290:	4619      	mov	r1, r3
 8005292:	bfb8      	it	lt
 8005294:	4622      	movlt	r2, r4
 8005296:	462b      	mov	r3, r5
 8005298:	f027 0720 	bic.w	r7, r7, #32
 800529c:	bfbb      	ittet	lt
 800529e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80052a2:	461d      	movlt	r5, r3
 80052a4:	2300      	movge	r3, #0
 80052a6:	232d      	movlt	r3, #45	; 0x2d
 80052a8:	bfb8      	it	lt
 80052aa:	4614      	movlt	r4, r2
 80052ac:	2f46      	cmp	r7, #70	; 0x46
 80052ae:	700b      	strb	r3, [r1, #0]
 80052b0:	d004      	beq.n	80052bc <__cvt+0x40>
 80052b2:	2f45      	cmp	r7, #69	; 0x45
 80052b4:	d100      	bne.n	80052b8 <__cvt+0x3c>
 80052b6:	3601      	adds	r6, #1
 80052b8:	2102      	movs	r1, #2
 80052ba:	e000      	b.n	80052be <__cvt+0x42>
 80052bc:	2103      	movs	r1, #3
 80052be:	ab03      	add	r3, sp, #12
 80052c0:	9301      	str	r3, [sp, #4]
 80052c2:	ab02      	add	r3, sp, #8
 80052c4:	9300      	str	r3, [sp, #0]
 80052c6:	4632      	mov	r2, r6
 80052c8:	4653      	mov	r3, sl
 80052ca:	ec45 4b10 	vmov	d0, r4, r5
 80052ce:	f000 fdfb 	bl	8005ec8 <_dtoa_r>
 80052d2:	2f47      	cmp	r7, #71	; 0x47
 80052d4:	4680      	mov	r8, r0
 80052d6:	d102      	bne.n	80052de <__cvt+0x62>
 80052d8:	f019 0f01 	tst.w	r9, #1
 80052dc:	d026      	beq.n	800532c <__cvt+0xb0>
 80052de:	2f46      	cmp	r7, #70	; 0x46
 80052e0:	eb08 0906 	add.w	r9, r8, r6
 80052e4:	d111      	bne.n	800530a <__cvt+0x8e>
 80052e6:	f898 3000 	ldrb.w	r3, [r8]
 80052ea:	2b30      	cmp	r3, #48	; 0x30
 80052ec:	d10a      	bne.n	8005304 <__cvt+0x88>
 80052ee:	2200      	movs	r2, #0
 80052f0:	2300      	movs	r3, #0
 80052f2:	4620      	mov	r0, r4
 80052f4:	4629      	mov	r1, r5
 80052f6:	f7fb fdc1 	bl	8000e7c <__aeabi_dcmpeq>
 80052fa:	b918      	cbnz	r0, 8005304 <__cvt+0x88>
 80052fc:	f1c6 0601 	rsb	r6, r6, #1
 8005300:	f8ca 6000 	str.w	r6, [sl]
 8005304:	f8da 3000 	ldr.w	r3, [sl]
 8005308:	4499      	add	r9, r3
 800530a:	2200      	movs	r2, #0
 800530c:	2300      	movs	r3, #0
 800530e:	4620      	mov	r0, r4
 8005310:	4629      	mov	r1, r5
 8005312:	f7fb fdb3 	bl	8000e7c <__aeabi_dcmpeq>
 8005316:	b938      	cbnz	r0, 8005328 <__cvt+0xac>
 8005318:	2230      	movs	r2, #48	; 0x30
 800531a:	9b03      	ldr	r3, [sp, #12]
 800531c:	454b      	cmp	r3, r9
 800531e:	d205      	bcs.n	800532c <__cvt+0xb0>
 8005320:	1c59      	adds	r1, r3, #1
 8005322:	9103      	str	r1, [sp, #12]
 8005324:	701a      	strb	r2, [r3, #0]
 8005326:	e7f8      	b.n	800531a <__cvt+0x9e>
 8005328:	f8cd 900c 	str.w	r9, [sp, #12]
 800532c:	9b03      	ldr	r3, [sp, #12]
 800532e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005330:	eba3 0308 	sub.w	r3, r3, r8
 8005334:	4640      	mov	r0, r8
 8005336:	6013      	str	r3, [r2, #0]
 8005338:	b004      	add	sp, #16
 800533a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800533e <__exponent>:
 800533e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005340:	2900      	cmp	r1, #0
 8005342:	4604      	mov	r4, r0
 8005344:	bfba      	itte	lt
 8005346:	4249      	neglt	r1, r1
 8005348:	232d      	movlt	r3, #45	; 0x2d
 800534a:	232b      	movge	r3, #43	; 0x2b
 800534c:	2909      	cmp	r1, #9
 800534e:	f804 2b02 	strb.w	r2, [r4], #2
 8005352:	7043      	strb	r3, [r0, #1]
 8005354:	dd20      	ble.n	8005398 <__exponent+0x5a>
 8005356:	f10d 0307 	add.w	r3, sp, #7
 800535a:	461f      	mov	r7, r3
 800535c:	260a      	movs	r6, #10
 800535e:	fb91 f5f6 	sdiv	r5, r1, r6
 8005362:	fb06 1115 	mls	r1, r6, r5, r1
 8005366:	3130      	adds	r1, #48	; 0x30
 8005368:	2d09      	cmp	r5, #9
 800536a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800536e:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8005372:	4629      	mov	r1, r5
 8005374:	dc09      	bgt.n	800538a <__exponent+0x4c>
 8005376:	3130      	adds	r1, #48	; 0x30
 8005378:	3b02      	subs	r3, #2
 800537a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800537e:	42bb      	cmp	r3, r7
 8005380:	4622      	mov	r2, r4
 8005382:	d304      	bcc.n	800538e <__exponent+0x50>
 8005384:	1a10      	subs	r0, r2, r0
 8005386:	b003      	add	sp, #12
 8005388:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800538a:	4613      	mov	r3, r2
 800538c:	e7e7      	b.n	800535e <__exponent+0x20>
 800538e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005392:	f804 2b01 	strb.w	r2, [r4], #1
 8005396:	e7f2      	b.n	800537e <__exponent+0x40>
 8005398:	2330      	movs	r3, #48	; 0x30
 800539a:	4419      	add	r1, r3
 800539c:	7083      	strb	r3, [r0, #2]
 800539e:	1d02      	adds	r2, r0, #4
 80053a0:	70c1      	strb	r1, [r0, #3]
 80053a2:	e7ef      	b.n	8005384 <__exponent+0x46>

080053a4 <_printf_float>:
 80053a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053a8:	b08d      	sub	sp, #52	; 0x34
 80053aa:	460c      	mov	r4, r1
 80053ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80053b0:	4616      	mov	r6, r2
 80053b2:	461f      	mov	r7, r3
 80053b4:	4605      	mov	r5, r0
 80053b6:	f001 fcb9 	bl	8006d2c <_localeconv_r>
 80053ba:	6803      	ldr	r3, [r0, #0]
 80053bc:	9304      	str	r3, [sp, #16]
 80053be:	4618      	mov	r0, r3
 80053c0:	f7fb fcac 	bl	8000d1c <strlen>
 80053c4:	2300      	movs	r3, #0
 80053c6:	930a      	str	r3, [sp, #40]	; 0x28
 80053c8:	f8d8 3000 	ldr.w	r3, [r8]
 80053cc:	9005      	str	r0, [sp, #20]
 80053ce:	3307      	adds	r3, #7
 80053d0:	f023 0307 	bic.w	r3, r3, #7
 80053d4:	f103 0208 	add.w	r2, r3, #8
 80053d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80053dc:	f8d4 b000 	ldr.w	fp, [r4]
 80053e0:	f8c8 2000 	str.w	r2, [r8]
 80053e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80053ec:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80053f0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80053f4:	9307      	str	r3, [sp, #28]
 80053f6:	f8cd 8018 	str.w	r8, [sp, #24]
 80053fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80053fe:	4ba7      	ldr	r3, [pc, #668]	; (800569c <_printf_float+0x2f8>)
 8005400:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005404:	f7fb fd6c 	bl	8000ee0 <__aeabi_dcmpun>
 8005408:	bb70      	cbnz	r0, 8005468 <_printf_float+0xc4>
 800540a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800540e:	4ba3      	ldr	r3, [pc, #652]	; (800569c <_printf_float+0x2f8>)
 8005410:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005414:	f7fb fd46 	bl	8000ea4 <__aeabi_dcmple>
 8005418:	bb30      	cbnz	r0, 8005468 <_printf_float+0xc4>
 800541a:	2200      	movs	r2, #0
 800541c:	2300      	movs	r3, #0
 800541e:	4640      	mov	r0, r8
 8005420:	4649      	mov	r1, r9
 8005422:	f7fb fd35 	bl	8000e90 <__aeabi_dcmplt>
 8005426:	b110      	cbz	r0, 800542e <_printf_float+0x8a>
 8005428:	232d      	movs	r3, #45	; 0x2d
 800542a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800542e:	4a9c      	ldr	r2, [pc, #624]	; (80056a0 <_printf_float+0x2fc>)
 8005430:	4b9c      	ldr	r3, [pc, #624]	; (80056a4 <_printf_float+0x300>)
 8005432:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005436:	bf8c      	ite	hi
 8005438:	4690      	movhi	r8, r2
 800543a:	4698      	movls	r8, r3
 800543c:	2303      	movs	r3, #3
 800543e:	f02b 0204 	bic.w	r2, fp, #4
 8005442:	6123      	str	r3, [r4, #16]
 8005444:	6022      	str	r2, [r4, #0]
 8005446:	f04f 0900 	mov.w	r9, #0
 800544a:	9700      	str	r7, [sp, #0]
 800544c:	4633      	mov	r3, r6
 800544e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005450:	4621      	mov	r1, r4
 8005452:	4628      	mov	r0, r5
 8005454:	f000 f9e6 	bl	8005824 <_printf_common>
 8005458:	3001      	adds	r0, #1
 800545a:	f040 808d 	bne.w	8005578 <_printf_float+0x1d4>
 800545e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005462:	b00d      	add	sp, #52	; 0x34
 8005464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005468:	4642      	mov	r2, r8
 800546a:	464b      	mov	r3, r9
 800546c:	4640      	mov	r0, r8
 800546e:	4649      	mov	r1, r9
 8005470:	f7fb fd36 	bl	8000ee0 <__aeabi_dcmpun>
 8005474:	b110      	cbz	r0, 800547c <_printf_float+0xd8>
 8005476:	4a8c      	ldr	r2, [pc, #560]	; (80056a8 <_printf_float+0x304>)
 8005478:	4b8c      	ldr	r3, [pc, #560]	; (80056ac <_printf_float+0x308>)
 800547a:	e7da      	b.n	8005432 <_printf_float+0x8e>
 800547c:	6861      	ldr	r1, [r4, #4]
 800547e:	1c4b      	adds	r3, r1, #1
 8005480:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005484:	a80a      	add	r0, sp, #40	; 0x28
 8005486:	d13e      	bne.n	8005506 <_printf_float+0x162>
 8005488:	2306      	movs	r3, #6
 800548a:	6063      	str	r3, [r4, #4]
 800548c:	2300      	movs	r3, #0
 800548e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005492:	ab09      	add	r3, sp, #36	; 0x24
 8005494:	9300      	str	r3, [sp, #0]
 8005496:	ec49 8b10 	vmov	d0, r8, r9
 800549a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800549e:	6022      	str	r2, [r4, #0]
 80054a0:	f8cd a004 	str.w	sl, [sp, #4]
 80054a4:	6861      	ldr	r1, [r4, #4]
 80054a6:	4628      	mov	r0, r5
 80054a8:	f7ff fee8 	bl	800527c <__cvt>
 80054ac:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80054b0:	2b47      	cmp	r3, #71	; 0x47
 80054b2:	4680      	mov	r8, r0
 80054b4:	d109      	bne.n	80054ca <_printf_float+0x126>
 80054b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054b8:	1cd8      	adds	r0, r3, #3
 80054ba:	db02      	blt.n	80054c2 <_printf_float+0x11e>
 80054bc:	6862      	ldr	r2, [r4, #4]
 80054be:	4293      	cmp	r3, r2
 80054c0:	dd47      	ble.n	8005552 <_printf_float+0x1ae>
 80054c2:	f1aa 0a02 	sub.w	sl, sl, #2
 80054c6:	fa5f fa8a 	uxtb.w	sl, sl
 80054ca:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80054ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80054d0:	d824      	bhi.n	800551c <_printf_float+0x178>
 80054d2:	3901      	subs	r1, #1
 80054d4:	4652      	mov	r2, sl
 80054d6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80054da:	9109      	str	r1, [sp, #36]	; 0x24
 80054dc:	f7ff ff2f 	bl	800533e <__exponent>
 80054e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80054e2:	1813      	adds	r3, r2, r0
 80054e4:	2a01      	cmp	r2, #1
 80054e6:	4681      	mov	r9, r0
 80054e8:	6123      	str	r3, [r4, #16]
 80054ea:	dc02      	bgt.n	80054f2 <_printf_float+0x14e>
 80054ec:	6822      	ldr	r2, [r4, #0]
 80054ee:	07d1      	lsls	r1, r2, #31
 80054f0:	d501      	bpl.n	80054f6 <_printf_float+0x152>
 80054f2:	3301      	adds	r3, #1
 80054f4:	6123      	str	r3, [r4, #16]
 80054f6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d0a5      	beq.n	800544a <_printf_float+0xa6>
 80054fe:	232d      	movs	r3, #45	; 0x2d
 8005500:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005504:	e7a1      	b.n	800544a <_printf_float+0xa6>
 8005506:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800550a:	f000 8177 	beq.w	80057fc <_printf_float+0x458>
 800550e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005512:	d1bb      	bne.n	800548c <_printf_float+0xe8>
 8005514:	2900      	cmp	r1, #0
 8005516:	d1b9      	bne.n	800548c <_printf_float+0xe8>
 8005518:	2301      	movs	r3, #1
 800551a:	e7b6      	b.n	800548a <_printf_float+0xe6>
 800551c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005520:	d119      	bne.n	8005556 <_printf_float+0x1b2>
 8005522:	2900      	cmp	r1, #0
 8005524:	6863      	ldr	r3, [r4, #4]
 8005526:	dd0c      	ble.n	8005542 <_printf_float+0x19e>
 8005528:	6121      	str	r1, [r4, #16]
 800552a:	b913      	cbnz	r3, 8005532 <_printf_float+0x18e>
 800552c:	6822      	ldr	r2, [r4, #0]
 800552e:	07d2      	lsls	r2, r2, #31
 8005530:	d502      	bpl.n	8005538 <_printf_float+0x194>
 8005532:	3301      	adds	r3, #1
 8005534:	440b      	add	r3, r1
 8005536:	6123      	str	r3, [r4, #16]
 8005538:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800553a:	65a3      	str	r3, [r4, #88]	; 0x58
 800553c:	f04f 0900 	mov.w	r9, #0
 8005540:	e7d9      	b.n	80054f6 <_printf_float+0x152>
 8005542:	b913      	cbnz	r3, 800554a <_printf_float+0x1a6>
 8005544:	6822      	ldr	r2, [r4, #0]
 8005546:	07d0      	lsls	r0, r2, #31
 8005548:	d501      	bpl.n	800554e <_printf_float+0x1aa>
 800554a:	3302      	adds	r3, #2
 800554c:	e7f3      	b.n	8005536 <_printf_float+0x192>
 800554e:	2301      	movs	r3, #1
 8005550:	e7f1      	b.n	8005536 <_printf_float+0x192>
 8005552:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005556:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800555a:	4293      	cmp	r3, r2
 800555c:	db05      	blt.n	800556a <_printf_float+0x1c6>
 800555e:	6822      	ldr	r2, [r4, #0]
 8005560:	6123      	str	r3, [r4, #16]
 8005562:	07d1      	lsls	r1, r2, #31
 8005564:	d5e8      	bpl.n	8005538 <_printf_float+0x194>
 8005566:	3301      	adds	r3, #1
 8005568:	e7e5      	b.n	8005536 <_printf_float+0x192>
 800556a:	2b00      	cmp	r3, #0
 800556c:	bfd4      	ite	le
 800556e:	f1c3 0302 	rsble	r3, r3, #2
 8005572:	2301      	movgt	r3, #1
 8005574:	4413      	add	r3, r2
 8005576:	e7de      	b.n	8005536 <_printf_float+0x192>
 8005578:	6823      	ldr	r3, [r4, #0]
 800557a:	055a      	lsls	r2, r3, #21
 800557c:	d407      	bmi.n	800558e <_printf_float+0x1ea>
 800557e:	6923      	ldr	r3, [r4, #16]
 8005580:	4642      	mov	r2, r8
 8005582:	4631      	mov	r1, r6
 8005584:	4628      	mov	r0, r5
 8005586:	47b8      	blx	r7
 8005588:	3001      	adds	r0, #1
 800558a:	d12b      	bne.n	80055e4 <_printf_float+0x240>
 800558c:	e767      	b.n	800545e <_printf_float+0xba>
 800558e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005592:	f240 80dc 	bls.w	800574e <_printf_float+0x3aa>
 8005596:	2200      	movs	r2, #0
 8005598:	2300      	movs	r3, #0
 800559a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800559e:	f7fb fc6d 	bl	8000e7c <__aeabi_dcmpeq>
 80055a2:	2800      	cmp	r0, #0
 80055a4:	d033      	beq.n	800560e <_printf_float+0x26a>
 80055a6:	2301      	movs	r3, #1
 80055a8:	4a41      	ldr	r2, [pc, #260]	; (80056b0 <_printf_float+0x30c>)
 80055aa:	4631      	mov	r1, r6
 80055ac:	4628      	mov	r0, r5
 80055ae:	47b8      	blx	r7
 80055b0:	3001      	adds	r0, #1
 80055b2:	f43f af54 	beq.w	800545e <_printf_float+0xba>
 80055b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055ba:	429a      	cmp	r2, r3
 80055bc:	db02      	blt.n	80055c4 <_printf_float+0x220>
 80055be:	6823      	ldr	r3, [r4, #0]
 80055c0:	07d8      	lsls	r0, r3, #31
 80055c2:	d50f      	bpl.n	80055e4 <_printf_float+0x240>
 80055c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055c8:	4631      	mov	r1, r6
 80055ca:	4628      	mov	r0, r5
 80055cc:	47b8      	blx	r7
 80055ce:	3001      	adds	r0, #1
 80055d0:	f43f af45 	beq.w	800545e <_printf_float+0xba>
 80055d4:	f04f 0800 	mov.w	r8, #0
 80055d8:	f104 091a 	add.w	r9, r4, #26
 80055dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055de:	3b01      	subs	r3, #1
 80055e0:	4543      	cmp	r3, r8
 80055e2:	dc09      	bgt.n	80055f8 <_printf_float+0x254>
 80055e4:	6823      	ldr	r3, [r4, #0]
 80055e6:	079b      	lsls	r3, r3, #30
 80055e8:	f100 8103 	bmi.w	80057f2 <_printf_float+0x44e>
 80055ec:	68e0      	ldr	r0, [r4, #12]
 80055ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055f0:	4298      	cmp	r0, r3
 80055f2:	bfb8      	it	lt
 80055f4:	4618      	movlt	r0, r3
 80055f6:	e734      	b.n	8005462 <_printf_float+0xbe>
 80055f8:	2301      	movs	r3, #1
 80055fa:	464a      	mov	r2, r9
 80055fc:	4631      	mov	r1, r6
 80055fe:	4628      	mov	r0, r5
 8005600:	47b8      	blx	r7
 8005602:	3001      	adds	r0, #1
 8005604:	f43f af2b 	beq.w	800545e <_printf_float+0xba>
 8005608:	f108 0801 	add.w	r8, r8, #1
 800560c:	e7e6      	b.n	80055dc <_printf_float+0x238>
 800560e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005610:	2b00      	cmp	r3, #0
 8005612:	dc2b      	bgt.n	800566c <_printf_float+0x2c8>
 8005614:	2301      	movs	r3, #1
 8005616:	4a26      	ldr	r2, [pc, #152]	; (80056b0 <_printf_float+0x30c>)
 8005618:	4631      	mov	r1, r6
 800561a:	4628      	mov	r0, r5
 800561c:	47b8      	blx	r7
 800561e:	3001      	adds	r0, #1
 8005620:	f43f af1d 	beq.w	800545e <_printf_float+0xba>
 8005624:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005626:	b923      	cbnz	r3, 8005632 <_printf_float+0x28e>
 8005628:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800562a:	b913      	cbnz	r3, 8005632 <_printf_float+0x28e>
 800562c:	6823      	ldr	r3, [r4, #0]
 800562e:	07d9      	lsls	r1, r3, #31
 8005630:	d5d8      	bpl.n	80055e4 <_printf_float+0x240>
 8005632:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005636:	4631      	mov	r1, r6
 8005638:	4628      	mov	r0, r5
 800563a:	47b8      	blx	r7
 800563c:	3001      	adds	r0, #1
 800563e:	f43f af0e 	beq.w	800545e <_printf_float+0xba>
 8005642:	f04f 0900 	mov.w	r9, #0
 8005646:	f104 0a1a 	add.w	sl, r4, #26
 800564a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800564c:	425b      	negs	r3, r3
 800564e:	454b      	cmp	r3, r9
 8005650:	dc01      	bgt.n	8005656 <_printf_float+0x2b2>
 8005652:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005654:	e794      	b.n	8005580 <_printf_float+0x1dc>
 8005656:	2301      	movs	r3, #1
 8005658:	4652      	mov	r2, sl
 800565a:	4631      	mov	r1, r6
 800565c:	4628      	mov	r0, r5
 800565e:	47b8      	blx	r7
 8005660:	3001      	adds	r0, #1
 8005662:	f43f aefc 	beq.w	800545e <_printf_float+0xba>
 8005666:	f109 0901 	add.w	r9, r9, #1
 800566a:	e7ee      	b.n	800564a <_printf_float+0x2a6>
 800566c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800566e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005670:	429a      	cmp	r2, r3
 8005672:	bfa8      	it	ge
 8005674:	461a      	movge	r2, r3
 8005676:	2a00      	cmp	r2, #0
 8005678:	4691      	mov	r9, r2
 800567a:	dd07      	ble.n	800568c <_printf_float+0x2e8>
 800567c:	4613      	mov	r3, r2
 800567e:	4631      	mov	r1, r6
 8005680:	4642      	mov	r2, r8
 8005682:	4628      	mov	r0, r5
 8005684:	47b8      	blx	r7
 8005686:	3001      	adds	r0, #1
 8005688:	f43f aee9 	beq.w	800545e <_printf_float+0xba>
 800568c:	f104 031a 	add.w	r3, r4, #26
 8005690:	f04f 0b00 	mov.w	fp, #0
 8005694:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005698:	9306      	str	r3, [sp, #24]
 800569a:	e015      	b.n	80056c8 <_printf_float+0x324>
 800569c:	7fefffff 	.word	0x7fefffff
 80056a0:	080097a0 	.word	0x080097a0
 80056a4:	0800979c 	.word	0x0800979c
 80056a8:	080097a8 	.word	0x080097a8
 80056ac:	080097a4 	.word	0x080097a4
 80056b0:	080097ac 	.word	0x080097ac
 80056b4:	2301      	movs	r3, #1
 80056b6:	9a06      	ldr	r2, [sp, #24]
 80056b8:	4631      	mov	r1, r6
 80056ba:	4628      	mov	r0, r5
 80056bc:	47b8      	blx	r7
 80056be:	3001      	adds	r0, #1
 80056c0:	f43f aecd 	beq.w	800545e <_printf_float+0xba>
 80056c4:	f10b 0b01 	add.w	fp, fp, #1
 80056c8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80056cc:	ebaa 0309 	sub.w	r3, sl, r9
 80056d0:	455b      	cmp	r3, fp
 80056d2:	dcef      	bgt.n	80056b4 <_printf_float+0x310>
 80056d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056d8:	429a      	cmp	r2, r3
 80056da:	44d0      	add	r8, sl
 80056dc:	db15      	blt.n	800570a <_printf_float+0x366>
 80056de:	6823      	ldr	r3, [r4, #0]
 80056e0:	07da      	lsls	r2, r3, #31
 80056e2:	d412      	bmi.n	800570a <_printf_float+0x366>
 80056e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056e8:	eba3 020a 	sub.w	r2, r3, sl
 80056ec:	eba3 0a01 	sub.w	sl, r3, r1
 80056f0:	4592      	cmp	sl, r2
 80056f2:	bfa8      	it	ge
 80056f4:	4692      	movge	sl, r2
 80056f6:	f1ba 0f00 	cmp.w	sl, #0
 80056fa:	dc0e      	bgt.n	800571a <_printf_float+0x376>
 80056fc:	f04f 0800 	mov.w	r8, #0
 8005700:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005704:	f104 091a 	add.w	r9, r4, #26
 8005708:	e019      	b.n	800573e <_printf_float+0x39a>
 800570a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800570e:	4631      	mov	r1, r6
 8005710:	4628      	mov	r0, r5
 8005712:	47b8      	blx	r7
 8005714:	3001      	adds	r0, #1
 8005716:	d1e5      	bne.n	80056e4 <_printf_float+0x340>
 8005718:	e6a1      	b.n	800545e <_printf_float+0xba>
 800571a:	4653      	mov	r3, sl
 800571c:	4642      	mov	r2, r8
 800571e:	4631      	mov	r1, r6
 8005720:	4628      	mov	r0, r5
 8005722:	47b8      	blx	r7
 8005724:	3001      	adds	r0, #1
 8005726:	d1e9      	bne.n	80056fc <_printf_float+0x358>
 8005728:	e699      	b.n	800545e <_printf_float+0xba>
 800572a:	2301      	movs	r3, #1
 800572c:	464a      	mov	r2, r9
 800572e:	4631      	mov	r1, r6
 8005730:	4628      	mov	r0, r5
 8005732:	47b8      	blx	r7
 8005734:	3001      	adds	r0, #1
 8005736:	f43f ae92 	beq.w	800545e <_printf_float+0xba>
 800573a:	f108 0801 	add.w	r8, r8, #1
 800573e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005742:	1a9b      	subs	r3, r3, r2
 8005744:	eba3 030a 	sub.w	r3, r3, sl
 8005748:	4543      	cmp	r3, r8
 800574a:	dcee      	bgt.n	800572a <_printf_float+0x386>
 800574c:	e74a      	b.n	80055e4 <_printf_float+0x240>
 800574e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005750:	2a01      	cmp	r2, #1
 8005752:	dc01      	bgt.n	8005758 <_printf_float+0x3b4>
 8005754:	07db      	lsls	r3, r3, #31
 8005756:	d53a      	bpl.n	80057ce <_printf_float+0x42a>
 8005758:	2301      	movs	r3, #1
 800575a:	4642      	mov	r2, r8
 800575c:	4631      	mov	r1, r6
 800575e:	4628      	mov	r0, r5
 8005760:	47b8      	blx	r7
 8005762:	3001      	adds	r0, #1
 8005764:	f43f ae7b 	beq.w	800545e <_printf_float+0xba>
 8005768:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800576c:	4631      	mov	r1, r6
 800576e:	4628      	mov	r0, r5
 8005770:	47b8      	blx	r7
 8005772:	3001      	adds	r0, #1
 8005774:	f108 0801 	add.w	r8, r8, #1
 8005778:	f43f ae71 	beq.w	800545e <_printf_float+0xba>
 800577c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800577e:	2200      	movs	r2, #0
 8005780:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8005784:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005788:	2300      	movs	r3, #0
 800578a:	f7fb fb77 	bl	8000e7c <__aeabi_dcmpeq>
 800578e:	b9c8      	cbnz	r0, 80057c4 <_printf_float+0x420>
 8005790:	4653      	mov	r3, sl
 8005792:	4642      	mov	r2, r8
 8005794:	4631      	mov	r1, r6
 8005796:	4628      	mov	r0, r5
 8005798:	47b8      	blx	r7
 800579a:	3001      	adds	r0, #1
 800579c:	d10e      	bne.n	80057bc <_printf_float+0x418>
 800579e:	e65e      	b.n	800545e <_printf_float+0xba>
 80057a0:	2301      	movs	r3, #1
 80057a2:	4652      	mov	r2, sl
 80057a4:	4631      	mov	r1, r6
 80057a6:	4628      	mov	r0, r5
 80057a8:	47b8      	blx	r7
 80057aa:	3001      	adds	r0, #1
 80057ac:	f43f ae57 	beq.w	800545e <_printf_float+0xba>
 80057b0:	f108 0801 	add.w	r8, r8, #1
 80057b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057b6:	3b01      	subs	r3, #1
 80057b8:	4543      	cmp	r3, r8
 80057ba:	dcf1      	bgt.n	80057a0 <_printf_float+0x3fc>
 80057bc:	464b      	mov	r3, r9
 80057be:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80057c2:	e6de      	b.n	8005582 <_printf_float+0x1de>
 80057c4:	f04f 0800 	mov.w	r8, #0
 80057c8:	f104 0a1a 	add.w	sl, r4, #26
 80057cc:	e7f2      	b.n	80057b4 <_printf_float+0x410>
 80057ce:	2301      	movs	r3, #1
 80057d0:	e7df      	b.n	8005792 <_printf_float+0x3ee>
 80057d2:	2301      	movs	r3, #1
 80057d4:	464a      	mov	r2, r9
 80057d6:	4631      	mov	r1, r6
 80057d8:	4628      	mov	r0, r5
 80057da:	47b8      	blx	r7
 80057dc:	3001      	adds	r0, #1
 80057de:	f43f ae3e 	beq.w	800545e <_printf_float+0xba>
 80057e2:	f108 0801 	add.w	r8, r8, #1
 80057e6:	68e3      	ldr	r3, [r4, #12]
 80057e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80057ea:	1a9b      	subs	r3, r3, r2
 80057ec:	4543      	cmp	r3, r8
 80057ee:	dcf0      	bgt.n	80057d2 <_printf_float+0x42e>
 80057f0:	e6fc      	b.n	80055ec <_printf_float+0x248>
 80057f2:	f04f 0800 	mov.w	r8, #0
 80057f6:	f104 0919 	add.w	r9, r4, #25
 80057fa:	e7f4      	b.n	80057e6 <_printf_float+0x442>
 80057fc:	2900      	cmp	r1, #0
 80057fe:	f43f ae8b 	beq.w	8005518 <_printf_float+0x174>
 8005802:	2300      	movs	r3, #0
 8005804:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005808:	ab09      	add	r3, sp, #36	; 0x24
 800580a:	9300      	str	r3, [sp, #0]
 800580c:	ec49 8b10 	vmov	d0, r8, r9
 8005810:	6022      	str	r2, [r4, #0]
 8005812:	f8cd a004 	str.w	sl, [sp, #4]
 8005816:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800581a:	4628      	mov	r0, r5
 800581c:	f7ff fd2e 	bl	800527c <__cvt>
 8005820:	4680      	mov	r8, r0
 8005822:	e648      	b.n	80054b6 <_printf_float+0x112>

08005824 <_printf_common>:
 8005824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005828:	4691      	mov	r9, r2
 800582a:	461f      	mov	r7, r3
 800582c:	688a      	ldr	r2, [r1, #8]
 800582e:	690b      	ldr	r3, [r1, #16]
 8005830:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005834:	4293      	cmp	r3, r2
 8005836:	bfb8      	it	lt
 8005838:	4613      	movlt	r3, r2
 800583a:	f8c9 3000 	str.w	r3, [r9]
 800583e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005842:	4606      	mov	r6, r0
 8005844:	460c      	mov	r4, r1
 8005846:	b112      	cbz	r2, 800584e <_printf_common+0x2a>
 8005848:	3301      	adds	r3, #1
 800584a:	f8c9 3000 	str.w	r3, [r9]
 800584e:	6823      	ldr	r3, [r4, #0]
 8005850:	0699      	lsls	r1, r3, #26
 8005852:	bf42      	ittt	mi
 8005854:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005858:	3302      	addmi	r3, #2
 800585a:	f8c9 3000 	strmi.w	r3, [r9]
 800585e:	6825      	ldr	r5, [r4, #0]
 8005860:	f015 0506 	ands.w	r5, r5, #6
 8005864:	d107      	bne.n	8005876 <_printf_common+0x52>
 8005866:	f104 0a19 	add.w	sl, r4, #25
 800586a:	68e3      	ldr	r3, [r4, #12]
 800586c:	f8d9 2000 	ldr.w	r2, [r9]
 8005870:	1a9b      	subs	r3, r3, r2
 8005872:	42ab      	cmp	r3, r5
 8005874:	dc28      	bgt.n	80058c8 <_printf_common+0xa4>
 8005876:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800587a:	6822      	ldr	r2, [r4, #0]
 800587c:	3300      	adds	r3, #0
 800587e:	bf18      	it	ne
 8005880:	2301      	movne	r3, #1
 8005882:	0692      	lsls	r2, r2, #26
 8005884:	d42d      	bmi.n	80058e2 <_printf_common+0xbe>
 8005886:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800588a:	4639      	mov	r1, r7
 800588c:	4630      	mov	r0, r6
 800588e:	47c0      	blx	r8
 8005890:	3001      	adds	r0, #1
 8005892:	d020      	beq.n	80058d6 <_printf_common+0xb2>
 8005894:	6823      	ldr	r3, [r4, #0]
 8005896:	68e5      	ldr	r5, [r4, #12]
 8005898:	f8d9 2000 	ldr.w	r2, [r9]
 800589c:	f003 0306 	and.w	r3, r3, #6
 80058a0:	2b04      	cmp	r3, #4
 80058a2:	bf08      	it	eq
 80058a4:	1aad      	subeq	r5, r5, r2
 80058a6:	68a3      	ldr	r3, [r4, #8]
 80058a8:	6922      	ldr	r2, [r4, #16]
 80058aa:	bf0c      	ite	eq
 80058ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058b0:	2500      	movne	r5, #0
 80058b2:	4293      	cmp	r3, r2
 80058b4:	bfc4      	itt	gt
 80058b6:	1a9b      	subgt	r3, r3, r2
 80058b8:	18ed      	addgt	r5, r5, r3
 80058ba:	f04f 0900 	mov.w	r9, #0
 80058be:	341a      	adds	r4, #26
 80058c0:	454d      	cmp	r5, r9
 80058c2:	d11a      	bne.n	80058fa <_printf_common+0xd6>
 80058c4:	2000      	movs	r0, #0
 80058c6:	e008      	b.n	80058da <_printf_common+0xb6>
 80058c8:	2301      	movs	r3, #1
 80058ca:	4652      	mov	r2, sl
 80058cc:	4639      	mov	r1, r7
 80058ce:	4630      	mov	r0, r6
 80058d0:	47c0      	blx	r8
 80058d2:	3001      	adds	r0, #1
 80058d4:	d103      	bne.n	80058de <_printf_common+0xba>
 80058d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058de:	3501      	adds	r5, #1
 80058e0:	e7c3      	b.n	800586a <_printf_common+0x46>
 80058e2:	18e1      	adds	r1, r4, r3
 80058e4:	1c5a      	adds	r2, r3, #1
 80058e6:	2030      	movs	r0, #48	; 0x30
 80058e8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80058ec:	4422      	add	r2, r4
 80058ee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80058f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80058f6:	3302      	adds	r3, #2
 80058f8:	e7c5      	b.n	8005886 <_printf_common+0x62>
 80058fa:	2301      	movs	r3, #1
 80058fc:	4622      	mov	r2, r4
 80058fe:	4639      	mov	r1, r7
 8005900:	4630      	mov	r0, r6
 8005902:	47c0      	blx	r8
 8005904:	3001      	adds	r0, #1
 8005906:	d0e6      	beq.n	80058d6 <_printf_common+0xb2>
 8005908:	f109 0901 	add.w	r9, r9, #1
 800590c:	e7d8      	b.n	80058c0 <_printf_common+0x9c>
	...

08005910 <_printf_i>:
 8005910:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005914:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005918:	460c      	mov	r4, r1
 800591a:	7e09      	ldrb	r1, [r1, #24]
 800591c:	b085      	sub	sp, #20
 800591e:	296e      	cmp	r1, #110	; 0x6e
 8005920:	4617      	mov	r7, r2
 8005922:	4606      	mov	r6, r0
 8005924:	4698      	mov	r8, r3
 8005926:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005928:	f000 80b3 	beq.w	8005a92 <_printf_i+0x182>
 800592c:	d822      	bhi.n	8005974 <_printf_i+0x64>
 800592e:	2963      	cmp	r1, #99	; 0x63
 8005930:	d036      	beq.n	80059a0 <_printf_i+0x90>
 8005932:	d80a      	bhi.n	800594a <_printf_i+0x3a>
 8005934:	2900      	cmp	r1, #0
 8005936:	f000 80b9 	beq.w	8005aac <_printf_i+0x19c>
 800593a:	2958      	cmp	r1, #88	; 0x58
 800593c:	f000 8083 	beq.w	8005a46 <_printf_i+0x136>
 8005940:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005944:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005948:	e032      	b.n	80059b0 <_printf_i+0xa0>
 800594a:	2964      	cmp	r1, #100	; 0x64
 800594c:	d001      	beq.n	8005952 <_printf_i+0x42>
 800594e:	2969      	cmp	r1, #105	; 0x69
 8005950:	d1f6      	bne.n	8005940 <_printf_i+0x30>
 8005952:	6820      	ldr	r0, [r4, #0]
 8005954:	6813      	ldr	r3, [r2, #0]
 8005956:	0605      	lsls	r5, r0, #24
 8005958:	f103 0104 	add.w	r1, r3, #4
 800595c:	d52a      	bpl.n	80059b4 <_printf_i+0xa4>
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	6011      	str	r1, [r2, #0]
 8005962:	2b00      	cmp	r3, #0
 8005964:	da03      	bge.n	800596e <_printf_i+0x5e>
 8005966:	222d      	movs	r2, #45	; 0x2d
 8005968:	425b      	negs	r3, r3
 800596a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800596e:	486f      	ldr	r0, [pc, #444]	; (8005b2c <_printf_i+0x21c>)
 8005970:	220a      	movs	r2, #10
 8005972:	e039      	b.n	80059e8 <_printf_i+0xd8>
 8005974:	2973      	cmp	r1, #115	; 0x73
 8005976:	f000 809d 	beq.w	8005ab4 <_printf_i+0x1a4>
 800597a:	d808      	bhi.n	800598e <_printf_i+0x7e>
 800597c:	296f      	cmp	r1, #111	; 0x6f
 800597e:	d020      	beq.n	80059c2 <_printf_i+0xb2>
 8005980:	2970      	cmp	r1, #112	; 0x70
 8005982:	d1dd      	bne.n	8005940 <_printf_i+0x30>
 8005984:	6823      	ldr	r3, [r4, #0]
 8005986:	f043 0320 	orr.w	r3, r3, #32
 800598a:	6023      	str	r3, [r4, #0]
 800598c:	e003      	b.n	8005996 <_printf_i+0x86>
 800598e:	2975      	cmp	r1, #117	; 0x75
 8005990:	d017      	beq.n	80059c2 <_printf_i+0xb2>
 8005992:	2978      	cmp	r1, #120	; 0x78
 8005994:	d1d4      	bne.n	8005940 <_printf_i+0x30>
 8005996:	2378      	movs	r3, #120	; 0x78
 8005998:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800599c:	4864      	ldr	r0, [pc, #400]	; (8005b30 <_printf_i+0x220>)
 800599e:	e055      	b.n	8005a4c <_printf_i+0x13c>
 80059a0:	6813      	ldr	r3, [r2, #0]
 80059a2:	1d19      	adds	r1, r3, #4
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	6011      	str	r1, [r2, #0]
 80059a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80059b0:	2301      	movs	r3, #1
 80059b2:	e08c      	b.n	8005ace <_printf_i+0x1be>
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	6011      	str	r1, [r2, #0]
 80059b8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80059bc:	bf18      	it	ne
 80059be:	b21b      	sxthne	r3, r3
 80059c0:	e7cf      	b.n	8005962 <_printf_i+0x52>
 80059c2:	6813      	ldr	r3, [r2, #0]
 80059c4:	6825      	ldr	r5, [r4, #0]
 80059c6:	1d18      	adds	r0, r3, #4
 80059c8:	6010      	str	r0, [r2, #0]
 80059ca:	0628      	lsls	r0, r5, #24
 80059cc:	d501      	bpl.n	80059d2 <_printf_i+0xc2>
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	e002      	b.n	80059d8 <_printf_i+0xc8>
 80059d2:	0668      	lsls	r0, r5, #25
 80059d4:	d5fb      	bpl.n	80059ce <_printf_i+0xbe>
 80059d6:	881b      	ldrh	r3, [r3, #0]
 80059d8:	4854      	ldr	r0, [pc, #336]	; (8005b2c <_printf_i+0x21c>)
 80059da:	296f      	cmp	r1, #111	; 0x6f
 80059dc:	bf14      	ite	ne
 80059de:	220a      	movne	r2, #10
 80059e0:	2208      	moveq	r2, #8
 80059e2:	2100      	movs	r1, #0
 80059e4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80059e8:	6865      	ldr	r5, [r4, #4]
 80059ea:	60a5      	str	r5, [r4, #8]
 80059ec:	2d00      	cmp	r5, #0
 80059ee:	f2c0 8095 	blt.w	8005b1c <_printf_i+0x20c>
 80059f2:	6821      	ldr	r1, [r4, #0]
 80059f4:	f021 0104 	bic.w	r1, r1, #4
 80059f8:	6021      	str	r1, [r4, #0]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d13d      	bne.n	8005a7a <_printf_i+0x16a>
 80059fe:	2d00      	cmp	r5, #0
 8005a00:	f040 808e 	bne.w	8005b20 <_printf_i+0x210>
 8005a04:	4665      	mov	r5, ip
 8005a06:	2a08      	cmp	r2, #8
 8005a08:	d10b      	bne.n	8005a22 <_printf_i+0x112>
 8005a0a:	6823      	ldr	r3, [r4, #0]
 8005a0c:	07db      	lsls	r3, r3, #31
 8005a0e:	d508      	bpl.n	8005a22 <_printf_i+0x112>
 8005a10:	6923      	ldr	r3, [r4, #16]
 8005a12:	6862      	ldr	r2, [r4, #4]
 8005a14:	429a      	cmp	r2, r3
 8005a16:	bfde      	ittt	le
 8005a18:	2330      	movle	r3, #48	; 0x30
 8005a1a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005a1e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005a22:	ebac 0305 	sub.w	r3, ip, r5
 8005a26:	6123      	str	r3, [r4, #16]
 8005a28:	f8cd 8000 	str.w	r8, [sp]
 8005a2c:	463b      	mov	r3, r7
 8005a2e:	aa03      	add	r2, sp, #12
 8005a30:	4621      	mov	r1, r4
 8005a32:	4630      	mov	r0, r6
 8005a34:	f7ff fef6 	bl	8005824 <_printf_common>
 8005a38:	3001      	adds	r0, #1
 8005a3a:	d14d      	bne.n	8005ad8 <_printf_i+0x1c8>
 8005a3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a40:	b005      	add	sp, #20
 8005a42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a46:	4839      	ldr	r0, [pc, #228]	; (8005b2c <_printf_i+0x21c>)
 8005a48:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005a4c:	6813      	ldr	r3, [r2, #0]
 8005a4e:	6821      	ldr	r1, [r4, #0]
 8005a50:	1d1d      	adds	r5, r3, #4
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	6015      	str	r5, [r2, #0]
 8005a56:	060a      	lsls	r2, r1, #24
 8005a58:	d50b      	bpl.n	8005a72 <_printf_i+0x162>
 8005a5a:	07ca      	lsls	r2, r1, #31
 8005a5c:	bf44      	itt	mi
 8005a5e:	f041 0120 	orrmi.w	r1, r1, #32
 8005a62:	6021      	strmi	r1, [r4, #0]
 8005a64:	b91b      	cbnz	r3, 8005a6e <_printf_i+0x15e>
 8005a66:	6822      	ldr	r2, [r4, #0]
 8005a68:	f022 0220 	bic.w	r2, r2, #32
 8005a6c:	6022      	str	r2, [r4, #0]
 8005a6e:	2210      	movs	r2, #16
 8005a70:	e7b7      	b.n	80059e2 <_printf_i+0xd2>
 8005a72:	064d      	lsls	r5, r1, #25
 8005a74:	bf48      	it	mi
 8005a76:	b29b      	uxthmi	r3, r3
 8005a78:	e7ef      	b.n	8005a5a <_printf_i+0x14a>
 8005a7a:	4665      	mov	r5, ip
 8005a7c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005a80:	fb02 3311 	mls	r3, r2, r1, r3
 8005a84:	5cc3      	ldrb	r3, [r0, r3]
 8005a86:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005a8a:	460b      	mov	r3, r1
 8005a8c:	2900      	cmp	r1, #0
 8005a8e:	d1f5      	bne.n	8005a7c <_printf_i+0x16c>
 8005a90:	e7b9      	b.n	8005a06 <_printf_i+0xf6>
 8005a92:	6813      	ldr	r3, [r2, #0]
 8005a94:	6825      	ldr	r5, [r4, #0]
 8005a96:	6961      	ldr	r1, [r4, #20]
 8005a98:	1d18      	adds	r0, r3, #4
 8005a9a:	6010      	str	r0, [r2, #0]
 8005a9c:	0628      	lsls	r0, r5, #24
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	d501      	bpl.n	8005aa6 <_printf_i+0x196>
 8005aa2:	6019      	str	r1, [r3, #0]
 8005aa4:	e002      	b.n	8005aac <_printf_i+0x19c>
 8005aa6:	066a      	lsls	r2, r5, #25
 8005aa8:	d5fb      	bpl.n	8005aa2 <_printf_i+0x192>
 8005aaa:	8019      	strh	r1, [r3, #0]
 8005aac:	2300      	movs	r3, #0
 8005aae:	6123      	str	r3, [r4, #16]
 8005ab0:	4665      	mov	r5, ip
 8005ab2:	e7b9      	b.n	8005a28 <_printf_i+0x118>
 8005ab4:	6813      	ldr	r3, [r2, #0]
 8005ab6:	1d19      	adds	r1, r3, #4
 8005ab8:	6011      	str	r1, [r2, #0]
 8005aba:	681d      	ldr	r5, [r3, #0]
 8005abc:	6862      	ldr	r2, [r4, #4]
 8005abe:	2100      	movs	r1, #0
 8005ac0:	4628      	mov	r0, r5
 8005ac2:	f7fb f935 	bl	8000d30 <memchr>
 8005ac6:	b108      	cbz	r0, 8005acc <_printf_i+0x1bc>
 8005ac8:	1b40      	subs	r0, r0, r5
 8005aca:	6060      	str	r0, [r4, #4]
 8005acc:	6863      	ldr	r3, [r4, #4]
 8005ace:	6123      	str	r3, [r4, #16]
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ad6:	e7a7      	b.n	8005a28 <_printf_i+0x118>
 8005ad8:	6923      	ldr	r3, [r4, #16]
 8005ada:	462a      	mov	r2, r5
 8005adc:	4639      	mov	r1, r7
 8005ade:	4630      	mov	r0, r6
 8005ae0:	47c0      	blx	r8
 8005ae2:	3001      	adds	r0, #1
 8005ae4:	d0aa      	beq.n	8005a3c <_printf_i+0x12c>
 8005ae6:	6823      	ldr	r3, [r4, #0]
 8005ae8:	079b      	lsls	r3, r3, #30
 8005aea:	d413      	bmi.n	8005b14 <_printf_i+0x204>
 8005aec:	68e0      	ldr	r0, [r4, #12]
 8005aee:	9b03      	ldr	r3, [sp, #12]
 8005af0:	4298      	cmp	r0, r3
 8005af2:	bfb8      	it	lt
 8005af4:	4618      	movlt	r0, r3
 8005af6:	e7a3      	b.n	8005a40 <_printf_i+0x130>
 8005af8:	2301      	movs	r3, #1
 8005afa:	464a      	mov	r2, r9
 8005afc:	4639      	mov	r1, r7
 8005afe:	4630      	mov	r0, r6
 8005b00:	47c0      	blx	r8
 8005b02:	3001      	adds	r0, #1
 8005b04:	d09a      	beq.n	8005a3c <_printf_i+0x12c>
 8005b06:	3501      	adds	r5, #1
 8005b08:	68e3      	ldr	r3, [r4, #12]
 8005b0a:	9a03      	ldr	r2, [sp, #12]
 8005b0c:	1a9b      	subs	r3, r3, r2
 8005b0e:	42ab      	cmp	r3, r5
 8005b10:	dcf2      	bgt.n	8005af8 <_printf_i+0x1e8>
 8005b12:	e7eb      	b.n	8005aec <_printf_i+0x1dc>
 8005b14:	2500      	movs	r5, #0
 8005b16:	f104 0919 	add.w	r9, r4, #25
 8005b1a:	e7f5      	b.n	8005b08 <_printf_i+0x1f8>
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d1ac      	bne.n	8005a7a <_printf_i+0x16a>
 8005b20:	7803      	ldrb	r3, [r0, #0]
 8005b22:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b26:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b2a:	e76c      	b.n	8005a06 <_printf_i+0xf6>
 8005b2c:	080097ae 	.word	0x080097ae
 8005b30:	080097bf 	.word	0x080097bf

08005b34 <iprintf>:
 8005b34:	b40f      	push	{r0, r1, r2, r3}
 8005b36:	4b0a      	ldr	r3, [pc, #40]	; (8005b60 <iprintf+0x2c>)
 8005b38:	b513      	push	{r0, r1, r4, lr}
 8005b3a:	681c      	ldr	r4, [r3, #0]
 8005b3c:	b124      	cbz	r4, 8005b48 <iprintf+0x14>
 8005b3e:	69a3      	ldr	r3, [r4, #24]
 8005b40:	b913      	cbnz	r3, 8005b48 <iprintf+0x14>
 8005b42:	4620      	mov	r0, r4
 8005b44:	f001 f868 	bl	8006c18 <__sinit>
 8005b48:	ab05      	add	r3, sp, #20
 8005b4a:	9a04      	ldr	r2, [sp, #16]
 8005b4c:	68a1      	ldr	r1, [r4, #8]
 8005b4e:	9301      	str	r3, [sp, #4]
 8005b50:	4620      	mov	r0, r4
 8005b52:	f001 fd2b 	bl	80075ac <_vfiprintf_r>
 8005b56:	b002      	add	sp, #8
 8005b58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b5c:	b004      	add	sp, #16
 8005b5e:	4770      	bx	lr
 8005b60:	20000050 	.word	0x20000050

08005b64 <_puts_r>:
 8005b64:	b570      	push	{r4, r5, r6, lr}
 8005b66:	460e      	mov	r6, r1
 8005b68:	4605      	mov	r5, r0
 8005b6a:	b118      	cbz	r0, 8005b74 <_puts_r+0x10>
 8005b6c:	6983      	ldr	r3, [r0, #24]
 8005b6e:	b90b      	cbnz	r3, 8005b74 <_puts_r+0x10>
 8005b70:	f001 f852 	bl	8006c18 <__sinit>
 8005b74:	69ab      	ldr	r3, [r5, #24]
 8005b76:	68ac      	ldr	r4, [r5, #8]
 8005b78:	b913      	cbnz	r3, 8005b80 <_puts_r+0x1c>
 8005b7a:	4628      	mov	r0, r5
 8005b7c:	f001 f84c 	bl	8006c18 <__sinit>
 8005b80:	4b23      	ldr	r3, [pc, #140]	; (8005c10 <_puts_r+0xac>)
 8005b82:	429c      	cmp	r4, r3
 8005b84:	d117      	bne.n	8005bb6 <_puts_r+0x52>
 8005b86:	686c      	ldr	r4, [r5, #4]
 8005b88:	89a3      	ldrh	r3, [r4, #12]
 8005b8a:	071b      	lsls	r3, r3, #28
 8005b8c:	d51d      	bpl.n	8005bca <_puts_r+0x66>
 8005b8e:	6923      	ldr	r3, [r4, #16]
 8005b90:	b1db      	cbz	r3, 8005bca <_puts_r+0x66>
 8005b92:	3e01      	subs	r6, #1
 8005b94:	68a3      	ldr	r3, [r4, #8]
 8005b96:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	60a3      	str	r3, [r4, #8]
 8005b9e:	b9e9      	cbnz	r1, 8005bdc <_puts_r+0x78>
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	da2e      	bge.n	8005c02 <_puts_r+0x9e>
 8005ba4:	4622      	mov	r2, r4
 8005ba6:	210a      	movs	r1, #10
 8005ba8:	4628      	mov	r0, r5
 8005baa:	f000 f83f 	bl	8005c2c <__swbuf_r>
 8005bae:	3001      	adds	r0, #1
 8005bb0:	d011      	beq.n	8005bd6 <_puts_r+0x72>
 8005bb2:	200a      	movs	r0, #10
 8005bb4:	e011      	b.n	8005bda <_puts_r+0x76>
 8005bb6:	4b17      	ldr	r3, [pc, #92]	; (8005c14 <_puts_r+0xb0>)
 8005bb8:	429c      	cmp	r4, r3
 8005bba:	d101      	bne.n	8005bc0 <_puts_r+0x5c>
 8005bbc:	68ac      	ldr	r4, [r5, #8]
 8005bbe:	e7e3      	b.n	8005b88 <_puts_r+0x24>
 8005bc0:	4b15      	ldr	r3, [pc, #84]	; (8005c18 <_puts_r+0xb4>)
 8005bc2:	429c      	cmp	r4, r3
 8005bc4:	bf08      	it	eq
 8005bc6:	68ec      	ldreq	r4, [r5, #12]
 8005bc8:	e7de      	b.n	8005b88 <_puts_r+0x24>
 8005bca:	4621      	mov	r1, r4
 8005bcc:	4628      	mov	r0, r5
 8005bce:	f000 f87f 	bl	8005cd0 <__swsetup_r>
 8005bd2:	2800      	cmp	r0, #0
 8005bd4:	d0dd      	beq.n	8005b92 <_puts_r+0x2e>
 8005bd6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005bda:	bd70      	pop	{r4, r5, r6, pc}
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	da04      	bge.n	8005bea <_puts_r+0x86>
 8005be0:	69a2      	ldr	r2, [r4, #24]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	dc06      	bgt.n	8005bf4 <_puts_r+0x90>
 8005be6:	290a      	cmp	r1, #10
 8005be8:	d004      	beq.n	8005bf4 <_puts_r+0x90>
 8005bea:	6823      	ldr	r3, [r4, #0]
 8005bec:	1c5a      	adds	r2, r3, #1
 8005bee:	6022      	str	r2, [r4, #0]
 8005bf0:	7019      	strb	r1, [r3, #0]
 8005bf2:	e7cf      	b.n	8005b94 <_puts_r+0x30>
 8005bf4:	4622      	mov	r2, r4
 8005bf6:	4628      	mov	r0, r5
 8005bf8:	f000 f818 	bl	8005c2c <__swbuf_r>
 8005bfc:	3001      	adds	r0, #1
 8005bfe:	d1c9      	bne.n	8005b94 <_puts_r+0x30>
 8005c00:	e7e9      	b.n	8005bd6 <_puts_r+0x72>
 8005c02:	6823      	ldr	r3, [r4, #0]
 8005c04:	200a      	movs	r0, #10
 8005c06:	1c5a      	adds	r2, r3, #1
 8005c08:	6022      	str	r2, [r4, #0]
 8005c0a:	7018      	strb	r0, [r3, #0]
 8005c0c:	e7e5      	b.n	8005bda <_puts_r+0x76>
 8005c0e:	bf00      	nop
 8005c10:	08009800 	.word	0x08009800
 8005c14:	08009820 	.word	0x08009820
 8005c18:	080097e0 	.word	0x080097e0

08005c1c <puts>:
 8005c1c:	4b02      	ldr	r3, [pc, #8]	; (8005c28 <puts+0xc>)
 8005c1e:	4601      	mov	r1, r0
 8005c20:	6818      	ldr	r0, [r3, #0]
 8005c22:	f7ff bf9f 	b.w	8005b64 <_puts_r>
 8005c26:	bf00      	nop
 8005c28:	20000050 	.word	0x20000050

08005c2c <__swbuf_r>:
 8005c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c2e:	460e      	mov	r6, r1
 8005c30:	4614      	mov	r4, r2
 8005c32:	4605      	mov	r5, r0
 8005c34:	b118      	cbz	r0, 8005c3e <__swbuf_r+0x12>
 8005c36:	6983      	ldr	r3, [r0, #24]
 8005c38:	b90b      	cbnz	r3, 8005c3e <__swbuf_r+0x12>
 8005c3a:	f000 ffed 	bl	8006c18 <__sinit>
 8005c3e:	4b21      	ldr	r3, [pc, #132]	; (8005cc4 <__swbuf_r+0x98>)
 8005c40:	429c      	cmp	r4, r3
 8005c42:	d12a      	bne.n	8005c9a <__swbuf_r+0x6e>
 8005c44:	686c      	ldr	r4, [r5, #4]
 8005c46:	69a3      	ldr	r3, [r4, #24]
 8005c48:	60a3      	str	r3, [r4, #8]
 8005c4a:	89a3      	ldrh	r3, [r4, #12]
 8005c4c:	071a      	lsls	r2, r3, #28
 8005c4e:	d52e      	bpl.n	8005cae <__swbuf_r+0x82>
 8005c50:	6923      	ldr	r3, [r4, #16]
 8005c52:	b363      	cbz	r3, 8005cae <__swbuf_r+0x82>
 8005c54:	6923      	ldr	r3, [r4, #16]
 8005c56:	6820      	ldr	r0, [r4, #0]
 8005c58:	1ac0      	subs	r0, r0, r3
 8005c5a:	6963      	ldr	r3, [r4, #20]
 8005c5c:	b2f6      	uxtb	r6, r6
 8005c5e:	4283      	cmp	r3, r0
 8005c60:	4637      	mov	r7, r6
 8005c62:	dc04      	bgt.n	8005c6e <__swbuf_r+0x42>
 8005c64:	4621      	mov	r1, r4
 8005c66:	4628      	mov	r0, r5
 8005c68:	f000 ff6c 	bl	8006b44 <_fflush_r>
 8005c6c:	bb28      	cbnz	r0, 8005cba <__swbuf_r+0x8e>
 8005c6e:	68a3      	ldr	r3, [r4, #8]
 8005c70:	3b01      	subs	r3, #1
 8005c72:	60a3      	str	r3, [r4, #8]
 8005c74:	6823      	ldr	r3, [r4, #0]
 8005c76:	1c5a      	adds	r2, r3, #1
 8005c78:	6022      	str	r2, [r4, #0]
 8005c7a:	701e      	strb	r6, [r3, #0]
 8005c7c:	6963      	ldr	r3, [r4, #20]
 8005c7e:	3001      	adds	r0, #1
 8005c80:	4283      	cmp	r3, r0
 8005c82:	d004      	beq.n	8005c8e <__swbuf_r+0x62>
 8005c84:	89a3      	ldrh	r3, [r4, #12]
 8005c86:	07db      	lsls	r3, r3, #31
 8005c88:	d519      	bpl.n	8005cbe <__swbuf_r+0x92>
 8005c8a:	2e0a      	cmp	r6, #10
 8005c8c:	d117      	bne.n	8005cbe <__swbuf_r+0x92>
 8005c8e:	4621      	mov	r1, r4
 8005c90:	4628      	mov	r0, r5
 8005c92:	f000 ff57 	bl	8006b44 <_fflush_r>
 8005c96:	b190      	cbz	r0, 8005cbe <__swbuf_r+0x92>
 8005c98:	e00f      	b.n	8005cba <__swbuf_r+0x8e>
 8005c9a:	4b0b      	ldr	r3, [pc, #44]	; (8005cc8 <__swbuf_r+0x9c>)
 8005c9c:	429c      	cmp	r4, r3
 8005c9e:	d101      	bne.n	8005ca4 <__swbuf_r+0x78>
 8005ca0:	68ac      	ldr	r4, [r5, #8]
 8005ca2:	e7d0      	b.n	8005c46 <__swbuf_r+0x1a>
 8005ca4:	4b09      	ldr	r3, [pc, #36]	; (8005ccc <__swbuf_r+0xa0>)
 8005ca6:	429c      	cmp	r4, r3
 8005ca8:	bf08      	it	eq
 8005caa:	68ec      	ldreq	r4, [r5, #12]
 8005cac:	e7cb      	b.n	8005c46 <__swbuf_r+0x1a>
 8005cae:	4621      	mov	r1, r4
 8005cb0:	4628      	mov	r0, r5
 8005cb2:	f000 f80d 	bl	8005cd0 <__swsetup_r>
 8005cb6:	2800      	cmp	r0, #0
 8005cb8:	d0cc      	beq.n	8005c54 <__swbuf_r+0x28>
 8005cba:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005cbe:	4638      	mov	r0, r7
 8005cc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	08009800 	.word	0x08009800
 8005cc8:	08009820 	.word	0x08009820
 8005ccc:	080097e0 	.word	0x080097e0

08005cd0 <__swsetup_r>:
 8005cd0:	4b32      	ldr	r3, [pc, #200]	; (8005d9c <__swsetup_r+0xcc>)
 8005cd2:	b570      	push	{r4, r5, r6, lr}
 8005cd4:	681d      	ldr	r5, [r3, #0]
 8005cd6:	4606      	mov	r6, r0
 8005cd8:	460c      	mov	r4, r1
 8005cda:	b125      	cbz	r5, 8005ce6 <__swsetup_r+0x16>
 8005cdc:	69ab      	ldr	r3, [r5, #24]
 8005cde:	b913      	cbnz	r3, 8005ce6 <__swsetup_r+0x16>
 8005ce0:	4628      	mov	r0, r5
 8005ce2:	f000 ff99 	bl	8006c18 <__sinit>
 8005ce6:	4b2e      	ldr	r3, [pc, #184]	; (8005da0 <__swsetup_r+0xd0>)
 8005ce8:	429c      	cmp	r4, r3
 8005cea:	d10f      	bne.n	8005d0c <__swsetup_r+0x3c>
 8005cec:	686c      	ldr	r4, [r5, #4]
 8005cee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cf2:	b29a      	uxth	r2, r3
 8005cf4:	0715      	lsls	r5, r2, #28
 8005cf6:	d42c      	bmi.n	8005d52 <__swsetup_r+0x82>
 8005cf8:	06d0      	lsls	r0, r2, #27
 8005cfa:	d411      	bmi.n	8005d20 <__swsetup_r+0x50>
 8005cfc:	2209      	movs	r2, #9
 8005cfe:	6032      	str	r2, [r6, #0]
 8005d00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d04:	81a3      	strh	r3, [r4, #12]
 8005d06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d0a:	e03e      	b.n	8005d8a <__swsetup_r+0xba>
 8005d0c:	4b25      	ldr	r3, [pc, #148]	; (8005da4 <__swsetup_r+0xd4>)
 8005d0e:	429c      	cmp	r4, r3
 8005d10:	d101      	bne.n	8005d16 <__swsetup_r+0x46>
 8005d12:	68ac      	ldr	r4, [r5, #8]
 8005d14:	e7eb      	b.n	8005cee <__swsetup_r+0x1e>
 8005d16:	4b24      	ldr	r3, [pc, #144]	; (8005da8 <__swsetup_r+0xd8>)
 8005d18:	429c      	cmp	r4, r3
 8005d1a:	bf08      	it	eq
 8005d1c:	68ec      	ldreq	r4, [r5, #12]
 8005d1e:	e7e6      	b.n	8005cee <__swsetup_r+0x1e>
 8005d20:	0751      	lsls	r1, r2, #29
 8005d22:	d512      	bpl.n	8005d4a <__swsetup_r+0x7a>
 8005d24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d26:	b141      	cbz	r1, 8005d3a <__swsetup_r+0x6a>
 8005d28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d2c:	4299      	cmp	r1, r3
 8005d2e:	d002      	beq.n	8005d36 <__swsetup_r+0x66>
 8005d30:	4630      	mov	r0, r6
 8005d32:	f001 fb69 	bl	8007408 <_free_r>
 8005d36:	2300      	movs	r3, #0
 8005d38:	6363      	str	r3, [r4, #52]	; 0x34
 8005d3a:	89a3      	ldrh	r3, [r4, #12]
 8005d3c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005d40:	81a3      	strh	r3, [r4, #12]
 8005d42:	2300      	movs	r3, #0
 8005d44:	6063      	str	r3, [r4, #4]
 8005d46:	6923      	ldr	r3, [r4, #16]
 8005d48:	6023      	str	r3, [r4, #0]
 8005d4a:	89a3      	ldrh	r3, [r4, #12]
 8005d4c:	f043 0308 	orr.w	r3, r3, #8
 8005d50:	81a3      	strh	r3, [r4, #12]
 8005d52:	6923      	ldr	r3, [r4, #16]
 8005d54:	b94b      	cbnz	r3, 8005d6a <__swsetup_r+0x9a>
 8005d56:	89a3      	ldrh	r3, [r4, #12]
 8005d58:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005d5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d60:	d003      	beq.n	8005d6a <__swsetup_r+0x9a>
 8005d62:	4621      	mov	r1, r4
 8005d64:	4630      	mov	r0, r6
 8005d66:	f001 f813 	bl	8006d90 <__smakebuf_r>
 8005d6a:	89a2      	ldrh	r2, [r4, #12]
 8005d6c:	f012 0301 	ands.w	r3, r2, #1
 8005d70:	d00c      	beq.n	8005d8c <__swsetup_r+0xbc>
 8005d72:	2300      	movs	r3, #0
 8005d74:	60a3      	str	r3, [r4, #8]
 8005d76:	6963      	ldr	r3, [r4, #20]
 8005d78:	425b      	negs	r3, r3
 8005d7a:	61a3      	str	r3, [r4, #24]
 8005d7c:	6923      	ldr	r3, [r4, #16]
 8005d7e:	b953      	cbnz	r3, 8005d96 <__swsetup_r+0xc6>
 8005d80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d84:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005d88:	d1ba      	bne.n	8005d00 <__swsetup_r+0x30>
 8005d8a:	bd70      	pop	{r4, r5, r6, pc}
 8005d8c:	0792      	lsls	r2, r2, #30
 8005d8e:	bf58      	it	pl
 8005d90:	6963      	ldrpl	r3, [r4, #20]
 8005d92:	60a3      	str	r3, [r4, #8]
 8005d94:	e7f2      	b.n	8005d7c <__swsetup_r+0xac>
 8005d96:	2000      	movs	r0, #0
 8005d98:	e7f7      	b.n	8005d8a <__swsetup_r+0xba>
 8005d9a:	bf00      	nop
 8005d9c:	20000050 	.word	0x20000050
 8005da0:	08009800 	.word	0x08009800
 8005da4:	08009820 	.word	0x08009820
 8005da8:	080097e0 	.word	0x080097e0

08005dac <quorem>:
 8005dac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005db0:	6903      	ldr	r3, [r0, #16]
 8005db2:	690c      	ldr	r4, [r1, #16]
 8005db4:	42a3      	cmp	r3, r4
 8005db6:	4680      	mov	r8, r0
 8005db8:	f2c0 8082 	blt.w	8005ec0 <quorem+0x114>
 8005dbc:	3c01      	subs	r4, #1
 8005dbe:	f101 0714 	add.w	r7, r1, #20
 8005dc2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005dc6:	f100 0614 	add.w	r6, r0, #20
 8005dca:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005dce:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005dd2:	eb06 030c 	add.w	r3, r6, ip
 8005dd6:	3501      	adds	r5, #1
 8005dd8:	eb07 090c 	add.w	r9, r7, ip
 8005ddc:	9301      	str	r3, [sp, #4]
 8005dde:	fbb0 f5f5 	udiv	r5, r0, r5
 8005de2:	b395      	cbz	r5, 8005e4a <quorem+0x9e>
 8005de4:	f04f 0a00 	mov.w	sl, #0
 8005de8:	4638      	mov	r0, r7
 8005dea:	46b6      	mov	lr, r6
 8005dec:	46d3      	mov	fp, sl
 8005dee:	f850 2b04 	ldr.w	r2, [r0], #4
 8005df2:	b293      	uxth	r3, r2
 8005df4:	fb05 a303 	mla	r3, r5, r3, sl
 8005df8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	ebab 0303 	sub.w	r3, fp, r3
 8005e02:	0c12      	lsrs	r2, r2, #16
 8005e04:	f8de b000 	ldr.w	fp, [lr]
 8005e08:	fb05 a202 	mla	r2, r5, r2, sl
 8005e0c:	fa13 f38b 	uxtah	r3, r3, fp
 8005e10:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005e14:	fa1f fb82 	uxth.w	fp, r2
 8005e18:	f8de 2000 	ldr.w	r2, [lr]
 8005e1c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005e20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e2a:	4581      	cmp	r9, r0
 8005e2c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005e30:	f84e 3b04 	str.w	r3, [lr], #4
 8005e34:	d2db      	bcs.n	8005dee <quorem+0x42>
 8005e36:	f856 300c 	ldr.w	r3, [r6, ip]
 8005e3a:	b933      	cbnz	r3, 8005e4a <quorem+0x9e>
 8005e3c:	9b01      	ldr	r3, [sp, #4]
 8005e3e:	3b04      	subs	r3, #4
 8005e40:	429e      	cmp	r6, r3
 8005e42:	461a      	mov	r2, r3
 8005e44:	d330      	bcc.n	8005ea8 <quorem+0xfc>
 8005e46:	f8c8 4010 	str.w	r4, [r8, #16]
 8005e4a:	4640      	mov	r0, r8
 8005e4c:	f001 fa08 	bl	8007260 <__mcmp>
 8005e50:	2800      	cmp	r0, #0
 8005e52:	db25      	blt.n	8005ea0 <quorem+0xf4>
 8005e54:	3501      	adds	r5, #1
 8005e56:	4630      	mov	r0, r6
 8005e58:	f04f 0c00 	mov.w	ip, #0
 8005e5c:	f857 2b04 	ldr.w	r2, [r7], #4
 8005e60:	f8d0 e000 	ldr.w	lr, [r0]
 8005e64:	b293      	uxth	r3, r2
 8005e66:	ebac 0303 	sub.w	r3, ip, r3
 8005e6a:	0c12      	lsrs	r2, r2, #16
 8005e6c:	fa13 f38e 	uxtah	r3, r3, lr
 8005e70:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005e74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e7e:	45b9      	cmp	r9, r7
 8005e80:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005e84:	f840 3b04 	str.w	r3, [r0], #4
 8005e88:	d2e8      	bcs.n	8005e5c <quorem+0xb0>
 8005e8a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005e8e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005e92:	b92a      	cbnz	r2, 8005ea0 <quorem+0xf4>
 8005e94:	3b04      	subs	r3, #4
 8005e96:	429e      	cmp	r6, r3
 8005e98:	461a      	mov	r2, r3
 8005e9a:	d30b      	bcc.n	8005eb4 <quorem+0x108>
 8005e9c:	f8c8 4010 	str.w	r4, [r8, #16]
 8005ea0:	4628      	mov	r0, r5
 8005ea2:	b003      	add	sp, #12
 8005ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ea8:	6812      	ldr	r2, [r2, #0]
 8005eaa:	3b04      	subs	r3, #4
 8005eac:	2a00      	cmp	r2, #0
 8005eae:	d1ca      	bne.n	8005e46 <quorem+0x9a>
 8005eb0:	3c01      	subs	r4, #1
 8005eb2:	e7c5      	b.n	8005e40 <quorem+0x94>
 8005eb4:	6812      	ldr	r2, [r2, #0]
 8005eb6:	3b04      	subs	r3, #4
 8005eb8:	2a00      	cmp	r2, #0
 8005eba:	d1ef      	bne.n	8005e9c <quorem+0xf0>
 8005ebc:	3c01      	subs	r4, #1
 8005ebe:	e7ea      	b.n	8005e96 <quorem+0xea>
 8005ec0:	2000      	movs	r0, #0
 8005ec2:	e7ee      	b.n	8005ea2 <quorem+0xf6>
 8005ec4:	0000      	movs	r0, r0
	...

08005ec8 <_dtoa_r>:
 8005ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ecc:	ec57 6b10 	vmov	r6, r7, d0
 8005ed0:	b097      	sub	sp, #92	; 0x5c
 8005ed2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005ed4:	9106      	str	r1, [sp, #24]
 8005ed6:	4604      	mov	r4, r0
 8005ed8:	920b      	str	r2, [sp, #44]	; 0x2c
 8005eda:	9312      	str	r3, [sp, #72]	; 0x48
 8005edc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005ee0:	e9cd 6700 	strd	r6, r7, [sp]
 8005ee4:	b93d      	cbnz	r5, 8005ef6 <_dtoa_r+0x2e>
 8005ee6:	2010      	movs	r0, #16
 8005ee8:	f000 ff92 	bl	8006e10 <malloc>
 8005eec:	6260      	str	r0, [r4, #36]	; 0x24
 8005eee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005ef2:	6005      	str	r5, [r0, #0]
 8005ef4:	60c5      	str	r5, [r0, #12]
 8005ef6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ef8:	6819      	ldr	r1, [r3, #0]
 8005efa:	b151      	cbz	r1, 8005f12 <_dtoa_r+0x4a>
 8005efc:	685a      	ldr	r2, [r3, #4]
 8005efe:	604a      	str	r2, [r1, #4]
 8005f00:	2301      	movs	r3, #1
 8005f02:	4093      	lsls	r3, r2
 8005f04:	608b      	str	r3, [r1, #8]
 8005f06:	4620      	mov	r0, r4
 8005f08:	f000 ffc9 	bl	8006e9e <_Bfree>
 8005f0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f0e:	2200      	movs	r2, #0
 8005f10:	601a      	str	r2, [r3, #0]
 8005f12:	1e3b      	subs	r3, r7, #0
 8005f14:	bfbb      	ittet	lt
 8005f16:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005f1a:	9301      	strlt	r3, [sp, #4]
 8005f1c:	2300      	movge	r3, #0
 8005f1e:	2201      	movlt	r2, #1
 8005f20:	bfac      	ite	ge
 8005f22:	f8c8 3000 	strge.w	r3, [r8]
 8005f26:	f8c8 2000 	strlt.w	r2, [r8]
 8005f2a:	4baf      	ldr	r3, [pc, #700]	; (80061e8 <_dtoa_r+0x320>)
 8005f2c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005f30:	ea33 0308 	bics.w	r3, r3, r8
 8005f34:	d114      	bne.n	8005f60 <_dtoa_r+0x98>
 8005f36:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f38:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f3c:	6013      	str	r3, [r2, #0]
 8005f3e:	9b00      	ldr	r3, [sp, #0]
 8005f40:	b923      	cbnz	r3, 8005f4c <_dtoa_r+0x84>
 8005f42:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005f46:	2800      	cmp	r0, #0
 8005f48:	f000 8542 	beq.w	80069d0 <_dtoa_r+0xb08>
 8005f4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f4e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80061fc <_dtoa_r+0x334>
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f000 8544 	beq.w	80069e0 <_dtoa_r+0xb18>
 8005f58:	f10b 0303 	add.w	r3, fp, #3
 8005f5c:	f000 bd3e 	b.w	80069dc <_dtoa_r+0xb14>
 8005f60:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005f64:	2200      	movs	r2, #0
 8005f66:	2300      	movs	r3, #0
 8005f68:	4630      	mov	r0, r6
 8005f6a:	4639      	mov	r1, r7
 8005f6c:	f7fa ff86 	bl	8000e7c <__aeabi_dcmpeq>
 8005f70:	4681      	mov	r9, r0
 8005f72:	b168      	cbz	r0, 8005f90 <_dtoa_r+0xc8>
 8005f74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f76:	2301      	movs	r3, #1
 8005f78:	6013      	str	r3, [r2, #0]
 8005f7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	f000 8524 	beq.w	80069ca <_dtoa_r+0xb02>
 8005f82:	4b9a      	ldr	r3, [pc, #616]	; (80061ec <_dtoa_r+0x324>)
 8005f84:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005f86:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8005f8a:	6013      	str	r3, [r2, #0]
 8005f8c:	f000 bd28 	b.w	80069e0 <_dtoa_r+0xb18>
 8005f90:	aa14      	add	r2, sp, #80	; 0x50
 8005f92:	a915      	add	r1, sp, #84	; 0x54
 8005f94:	ec47 6b10 	vmov	d0, r6, r7
 8005f98:	4620      	mov	r0, r4
 8005f9a:	f001 f9d8 	bl	800734e <__d2b>
 8005f9e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005fa2:	9004      	str	r0, [sp, #16]
 8005fa4:	2d00      	cmp	r5, #0
 8005fa6:	d07c      	beq.n	80060a2 <_dtoa_r+0x1da>
 8005fa8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005fac:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8005fb0:	46b2      	mov	sl, r6
 8005fb2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8005fb6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005fba:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	4b8b      	ldr	r3, [pc, #556]	; (80061f0 <_dtoa_r+0x328>)
 8005fc2:	4650      	mov	r0, sl
 8005fc4:	4659      	mov	r1, fp
 8005fc6:	f7fa f90f 	bl	80001e8 <__aeabi_dsub>
 8005fca:	a381      	add	r3, pc, #516	; (adr r3, 80061d0 <_dtoa_r+0x308>)
 8005fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd0:	f7fa fac2 	bl	8000558 <__aeabi_dmul>
 8005fd4:	a380      	add	r3, pc, #512	; (adr r3, 80061d8 <_dtoa_r+0x310>)
 8005fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fda:	f7fa f907 	bl	80001ec <__adddf3>
 8005fde:	4606      	mov	r6, r0
 8005fe0:	4628      	mov	r0, r5
 8005fe2:	460f      	mov	r7, r1
 8005fe4:	f7fa fa4e 	bl	8000484 <__aeabi_i2d>
 8005fe8:	a37d      	add	r3, pc, #500	; (adr r3, 80061e0 <_dtoa_r+0x318>)
 8005fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fee:	f7fa fab3 	bl	8000558 <__aeabi_dmul>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	460b      	mov	r3, r1
 8005ff6:	4630      	mov	r0, r6
 8005ff8:	4639      	mov	r1, r7
 8005ffa:	f7fa f8f7 	bl	80001ec <__adddf3>
 8005ffe:	4606      	mov	r6, r0
 8006000:	460f      	mov	r7, r1
 8006002:	f7fa ff83 	bl	8000f0c <__aeabi_d2iz>
 8006006:	2200      	movs	r2, #0
 8006008:	4682      	mov	sl, r0
 800600a:	2300      	movs	r3, #0
 800600c:	4630      	mov	r0, r6
 800600e:	4639      	mov	r1, r7
 8006010:	f7fa ff3e 	bl	8000e90 <__aeabi_dcmplt>
 8006014:	b148      	cbz	r0, 800602a <_dtoa_r+0x162>
 8006016:	4650      	mov	r0, sl
 8006018:	f7fa fa34 	bl	8000484 <__aeabi_i2d>
 800601c:	4632      	mov	r2, r6
 800601e:	463b      	mov	r3, r7
 8006020:	f7fa ff2c 	bl	8000e7c <__aeabi_dcmpeq>
 8006024:	b908      	cbnz	r0, 800602a <_dtoa_r+0x162>
 8006026:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800602a:	f1ba 0f16 	cmp.w	sl, #22
 800602e:	d859      	bhi.n	80060e4 <_dtoa_r+0x21c>
 8006030:	4970      	ldr	r1, [pc, #448]	; (80061f4 <_dtoa_r+0x32c>)
 8006032:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006036:	e9dd 2300 	ldrd	r2, r3, [sp]
 800603a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800603e:	f7fa ff45 	bl	8000ecc <__aeabi_dcmpgt>
 8006042:	2800      	cmp	r0, #0
 8006044:	d050      	beq.n	80060e8 <_dtoa_r+0x220>
 8006046:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800604a:	2300      	movs	r3, #0
 800604c:	930f      	str	r3, [sp, #60]	; 0x3c
 800604e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006050:	1b5d      	subs	r5, r3, r5
 8006052:	f1b5 0801 	subs.w	r8, r5, #1
 8006056:	bf49      	itett	mi
 8006058:	f1c5 0301 	rsbmi	r3, r5, #1
 800605c:	2300      	movpl	r3, #0
 800605e:	9305      	strmi	r3, [sp, #20]
 8006060:	f04f 0800 	movmi.w	r8, #0
 8006064:	bf58      	it	pl
 8006066:	9305      	strpl	r3, [sp, #20]
 8006068:	f1ba 0f00 	cmp.w	sl, #0
 800606c:	db3e      	blt.n	80060ec <_dtoa_r+0x224>
 800606e:	2300      	movs	r3, #0
 8006070:	44d0      	add	r8, sl
 8006072:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006076:	9307      	str	r3, [sp, #28]
 8006078:	9b06      	ldr	r3, [sp, #24]
 800607a:	2b09      	cmp	r3, #9
 800607c:	f200 8090 	bhi.w	80061a0 <_dtoa_r+0x2d8>
 8006080:	2b05      	cmp	r3, #5
 8006082:	bfc4      	itt	gt
 8006084:	3b04      	subgt	r3, #4
 8006086:	9306      	strgt	r3, [sp, #24]
 8006088:	9b06      	ldr	r3, [sp, #24]
 800608a:	f1a3 0302 	sub.w	r3, r3, #2
 800608e:	bfcc      	ite	gt
 8006090:	2500      	movgt	r5, #0
 8006092:	2501      	movle	r5, #1
 8006094:	2b03      	cmp	r3, #3
 8006096:	f200 808f 	bhi.w	80061b8 <_dtoa_r+0x2f0>
 800609a:	e8df f003 	tbb	[pc, r3]
 800609e:	7f7d      	.short	0x7f7d
 80060a0:	7131      	.short	0x7131
 80060a2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80060a6:	441d      	add	r5, r3
 80060a8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80060ac:	2820      	cmp	r0, #32
 80060ae:	dd13      	ble.n	80060d8 <_dtoa_r+0x210>
 80060b0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80060b4:	9b00      	ldr	r3, [sp, #0]
 80060b6:	fa08 f800 	lsl.w	r8, r8, r0
 80060ba:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80060be:	fa23 f000 	lsr.w	r0, r3, r0
 80060c2:	ea48 0000 	orr.w	r0, r8, r0
 80060c6:	f7fa f9cd 	bl	8000464 <__aeabi_ui2d>
 80060ca:	2301      	movs	r3, #1
 80060cc:	4682      	mov	sl, r0
 80060ce:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80060d2:	3d01      	subs	r5, #1
 80060d4:	9313      	str	r3, [sp, #76]	; 0x4c
 80060d6:	e772      	b.n	8005fbe <_dtoa_r+0xf6>
 80060d8:	9b00      	ldr	r3, [sp, #0]
 80060da:	f1c0 0020 	rsb	r0, r0, #32
 80060de:	fa03 f000 	lsl.w	r0, r3, r0
 80060e2:	e7f0      	b.n	80060c6 <_dtoa_r+0x1fe>
 80060e4:	2301      	movs	r3, #1
 80060e6:	e7b1      	b.n	800604c <_dtoa_r+0x184>
 80060e8:	900f      	str	r0, [sp, #60]	; 0x3c
 80060ea:	e7b0      	b.n	800604e <_dtoa_r+0x186>
 80060ec:	9b05      	ldr	r3, [sp, #20]
 80060ee:	eba3 030a 	sub.w	r3, r3, sl
 80060f2:	9305      	str	r3, [sp, #20]
 80060f4:	f1ca 0300 	rsb	r3, sl, #0
 80060f8:	9307      	str	r3, [sp, #28]
 80060fa:	2300      	movs	r3, #0
 80060fc:	930e      	str	r3, [sp, #56]	; 0x38
 80060fe:	e7bb      	b.n	8006078 <_dtoa_r+0x1b0>
 8006100:	2301      	movs	r3, #1
 8006102:	930a      	str	r3, [sp, #40]	; 0x28
 8006104:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006106:	2b00      	cmp	r3, #0
 8006108:	dd59      	ble.n	80061be <_dtoa_r+0x2f6>
 800610a:	9302      	str	r3, [sp, #8]
 800610c:	4699      	mov	r9, r3
 800610e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006110:	2200      	movs	r2, #0
 8006112:	6072      	str	r2, [r6, #4]
 8006114:	2204      	movs	r2, #4
 8006116:	f102 0014 	add.w	r0, r2, #20
 800611a:	4298      	cmp	r0, r3
 800611c:	6871      	ldr	r1, [r6, #4]
 800611e:	d953      	bls.n	80061c8 <_dtoa_r+0x300>
 8006120:	4620      	mov	r0, r4
 8006122:	f000 fe88 	bl	8006e36 <_Balloc>
 8006126:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006128:	6030      	str	r0, [r6, #0]
 800612a:	f1b9 0f0e 	cmp.w	r9, #14
 800612e:	f8d3 b000 	ldr.w	fp, [r3]
 8006132:	f200 80e6 	bhi.w	8006302 <_dtoa_r+0x43a>
 8006136:	2d00      	cmp	r5, #0
 8006138:	f000 80e3 	beq.w	8006302 <_dtoa_r+0x43a>
 800613c:	ed9d 7b00 	vldr	d7, [sp]
 8006140:	f1ba 0f00 	cmp.w	sl, #0
 8006144:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006148:	dd74      	ble.n	8006234 <_dtoa_r+0x36c>
 800614a:	4a2a      	ldr	r2, [pc, #168]	; (80061f4 <_dtoa_r+0x32c>)
 800614c:	f00a 030f 	and.w	r3, sl, #15
 8006150:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006154:	ed93 7b00 	vldr	d7, [r3]
 8006158:	ea4f 162a 	mov.w	r6, sl, asr #4
 800615c:	06f0      	lsls	r0, r6, #27
 800615e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8006162:	d565      	bpl.n	8006230 <_dtoa_r+0x368>
 8006164:	4b24      	ldr	r3, [pc, #144]	; (80061f8 <_dtoa_r+0x330>)
 8006166:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800616a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800616e:	f7fa fb1d 	bl	80007ac <__aeabi_ddiv>
 8006172:	e9cd 0100 	strd	r0, r1, [sp]
 8006176:	f006 060f 	and.w	r6, r6, #15
 800617a:	2503      	movs	r5, #3
 800617c:	4f1e      	ldr	r7, [pc, #120]	; (80061f8 <_dtoa_r+0x330>)
 800617e:	e04c      	b.n	800621a <_dtoa_r+0x352>
 8006180:	2301      	movs	r3, #1
 8006182:	930a      	str	r3, [sp, #40]	; 0x28
 8006184:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006186:	4453      	add	r3, sl
 8006188:	f103 0901 	add.w	r9, r3, #1
 800618c:	9302      	str	r3, [sp, #8]
 800618e:	464b      	mov	r3, r9
 8006190:	2b01      	cmp	r3, #1
 8006192:	bfb8      	it	lt
 8006194:	2301      	movlt	r3, #1
 8006196:	e7ba      	b.n	800610e <_dtoa_r+0x246>
 8006198:	2300      	movs	r3, #0
 800619a:	e7b2      	b.n	8006102 <_dtoa_r+0x23a>
 800619c:	2300      	movs	r3, #0
 800619e:	e7f0      	b.n	8006182 <_dtoa_r+0x2ba>
 80061a0:	2501      	movs	r5, #1
 80061a2:	2300      	movs	r3, #0
 80061a4:	9306      	str	r3, [sp, #24]
 80061a6:	950a      	str	r5, [sp, #40]	; 0x28
 80061a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80061ac:	9302      	str	r3, [sp, #8]
 80061ae:	4699      	mov	r9, r3
 80061b0:	2200      	movs	r2, #0
 80061b2:	2312      	movs	r3, #18
 80061b4:	920b      	str	r2, [sp, #44]	; 0x2c
 80061b6:	e7aa      	b.n	800610e <_dtoa_r+0x246>
 80061b8:	2301      	movs	r3, #1
 80061ba:	930a      	str	r3, [sp, #40]	; 0x28
 80061bc:	e7f4      	b.n	80061a8 <_dtoa_r+0x2e0>
 80061be:	2301      	movs	r3, #1
 80061c0:	9302      	str	r3, [sp, #8]
 80061c2:	4699      	mov	r9, r3
 80061c4:	461a      	mov	r2, r3
 80061c6:	e7f5      	b.n	80061b4 <_dtoa_r+0x2ec>
 80061c8:	3101      	adds	r1, #1
 80061ca:	6071      	str	r1, [r6, #4]
 80061cc:	0052      	lsls	r2, r2, #1
 80061ce:	e7a2      	b.n	8006116 <_dtoa_r+0x24e>
 80061d0:	636f4361 	.word	0x636f4361
 80061d4:	3fd287a7 	.word	0x3fd287a7
 80061d8:	8b60c8b3 	.word	0x8b60c8b3
 80061dc:	3fc68a28 	.word	0x3fc68a28
 80061e0:	509f79fb 	.word	0x509f79fb
 80061e4:	3fd34413 	.word	0x3fd34413
 80061e8:	7ff00000 	.word	0x7ff00000
 80061ec:	080097ad 	.word	0x080097ad
 80061f0:	3ff80000 	.word	0x3ff80000
 80061f4:	08009868 	.word	0x08009868
 80061f8:	08009840 	.word	0x08009840
 80061fc:	080097d9 	.word	0x080097d9
 8006200:	07f1      	lsls	r1, r6, #31
 8006202:	d508      	bpl.n	8006216 <_dtoa_r+0x34e>
 8006204:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006208:	e9d7 2300 	ldrd	r2, r3, [r7]
 800620c:	f7fa f9a4 	bl	8000558 <__aeabi_dmul>
 8006210:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006214:	3501      	adds	r5, #1
 8006216:	1076      	asrs	r6, r6, #1
 8006218:	3708      	adds	r7, #8
 800621a:	2e00      	cmp	r6, #0
 800621c:	d1f0      	bne.n	8006200 <_dtoa_r+0x338>
 800621e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006222:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006226:	f7fa fac1 	bl	80007ac <__aeabi_ddiv>
 800622a:	e9cd 0100 	strd	r0, r1, [sp]
 800622e:	e01a      	b.n	8006266 <_dtoa_r+0x39e>
 8006230:	2502      	movs	r5, #2
 8006232:	e7a3      	b.n	800617c <_dtoa_r+0x2b4>
 8006234:	f000 80a0 	beq.w	8006378 <_dtoa_r+0x4b0>
 8006238:	f1ca 0600 	rsb	r6, sl, #0
 800623c:	4b9f      	ldr	r3, [pc, #636]	; (80064bc <_dtoa_r+0x5f4>)
 800623e:	4fa0      	ldr	r7, [pc, #640]	; (80064c0 <_dtoa_r+0x5f8>)
 8006240:	f006 020f 	and.w	r2, r6, #15
 8006244:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800624c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006250:	f7fa f982 	bl	8000558 <__aeabi_dmul>
 8006254:	e9cd 0100 	strd	r0, r1, [sp]
 8006258:	1136      	asrs	r6, r6, #4
 800625a:	2300      	movs	r3, #0
 800625c:	2502      	movs	r5, #2
 800625e:	2e00      	cmp	r6, #0
 8006260:	d17f      	bne.n	8006362 <_dtoa_r+0x49a>
 8006262:	2b00      	cmp	r3, #0
 8006264:	d1e1      	bne.n	800622a <_dtoa_r+0x362>
 8006266:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006268:	2b00      	cmp	r3, #0
 800626a:	f000 8087 	beq.w	800637c <_dtoa_r+0x4b4>
 800626e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006272:	2200      	movs	r2, #0
 8006274:	4b93      	ldr	r3, [pc, #588]	; (80064c4 <_dtoa_r+0x5fc>)
 8006276:	4630      	mov	r0, r6
 8006278:	4639      	mov	r1, r7
 800627a:	f7fa fe09 	bl	8000e90 <__aeabi_dcmplt>
 800627e:	2800      	cmp	r0, #0
 8006280:	d07c      	beq.n	800637c <_dtoa_r+0x4b4>
 8006282:	f1b9 0f00 	cmp.w	r9, #0
 8006286:	d079      	beq.n	800637c <_dtoa_r+0x4b4>
 8006288:	9b02      	ldr	r3, [sp, #8]
 800628a:	2b00      	cmp	r3, #0
 800628c:	dd35      	ble.n	80062fa <_dtoa_r+0x432>
 800628e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8006292:	9308      	str	r3, [sp, #32]
 8006294:	4639      	mov	r1, r7
 8006296:	2200      	movs	r2, #0
 8006298:	4b8b      	ldr	r3, [pc, #556]	; (80064c8 <_dtoa_r+0x600>)
 800629a:	4630      	mov	r0, r6
 800629c:	f7fa f95c 	bl	8000558 <__aeabi_dmul>
 80062a0:	e9cd 0100 	strd	r0, r1, [sp]
 80062a4:	9f02      	ldr	r7, [sp, #8]
 80062a6:	3501      	adds	r5, #1
 80062a8:	4628      	mov	r0, r5
 80062aa:	f7fa f8eb 	bl	8000484 <__aeabi_i2d>
 80062ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80062b2:	f7fa f951 	bl	8000558 <__aeabi_dmul>
 80062b6:	2200      	movs	r2, #0
 80062b8:	4b84      	ldr	r3, [pc, #528]	; (80064cc <_dtoa_r+0x604>)
 80062ba:	f7f9 ff97 	bl	80001ec <__adddf3>
 80062be:	4605      	mov	r5, r0
 80062c0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80062c4:	2f00      	cmp	r7, #0
 80062c6:	d15d      	bne.n	8006384 <_dtoa_r+0x4bc>
 80062c8:	2200      	movs	r2, #0
 80062ca:	4b81      	ldr	r3, [pc, #516]	; (80064d0 <_dtoa_r+0x608>)
 80062cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062d0:	f7f9 ff8a 	bl	80001e8 <__aeabi_dsub>
 80062d4:	462a      	mov	r2, r5
 80062d6:	4633      	mov	r3, r6
 80062d8:	e9cd 0100 	strd	r0, r1, [sp]
 80062dc:	f7fa fdf6 	bl	8000ecc <__aeabi_dcmpgt>
 80062e0:	2800      	cmp	r0, #0
 80062e2:	f040 8288 	bne.w	80067f6 <_dtoa_r+0x92e>
 80062e6:	462a      	mov	r2, r5
 80062e8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80062ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062f0:	f7fa fdce 	bl	8000e90 <__aeabi_dcmplt>
 80062f4:	2800      	cmp	r0, #0
 80062f6:	f040 827c 	bne.w	80067f2 <_dtoa_r+0x92a>
 80062fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80062fe:	e9cd 2300 	strd	r2, r3, [sp]
 8006302:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006304:	2b00      	cmp	r3, #0
 8006306:	f2c0 8150 	blt.w	80065aa <_dtoa_r+0x6e2>
 800630a:	f1ba 0f0e 	cmp.w	sl, #14
 800630e:	f300 814c 	bgt.w	80065aa <_dtoa_r+0x6e2>
 8006312:	4b6a      	ldr	r3, [pc, #424]	; (80064bc <_dtoa_r+0x5f4>)
 8006314:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006318:	ed93 7b00 	vldr	d7, [r3]
 800631c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800631e:	2b00      	cmp	r3, #0
 8006320:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006324:	f280 80d8 	bge.w	80064d8 <_dtoa_r+0x610>
 8006328:	f1b9 0f00 	cmp.w	r9, #0
 800632c:	f300 80d4 	bgt.w	80064d8 <_dtoa_r+0x610>
 8006330:	f040 825e 	bne.w	80067f0 <_dtoa_r+0x928>
 8006334:	2200      	movs	r2, #0
 8006336:	4b66      	ldr	r3, [pc, #408]	; (80064d0 <_dtoa_r+0x608>)
 8006338:	ec51 0b17 	vmov	r0, r1, d7
 800633c:	f7fa f90c 	bl	8000558 <__aeabi_dmul>
 8006340:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006344:	f7fa fdb8 	bl	8000eb8 <__aeabi_dcmpge>
 8006348:	464f      	mov	r7, r9
 800634a:	464e      	mov	r6, r9
 800634c:	2800      	cmp	r0, #0
 800634e:	f040 8234 	bne.w	80067ba <_dtoa_r+0x8f2>
 8006352:	2331      	movs	r3, #49	; 0x31
 8006354:	f10b 0501 	add.w	r5, fp, #1
 8006358:	f88b 3000 	strb.w	r3, [fp]
 800635c:	f10a 0a01 	add.w	sl, sl, #1
 8006360:	e22f      	b.n	80067c2 <_dtoa_r+0x8fa>
 8006362:	07f2      	lsls	r2, r6, #31
 8006364:	d505      	bpl.n	8006372 <_dtoa_r+0x4aa>
 8006366:	e9d7 2300 	ldrd	r2, r3, [r7]
 800636a:	f7fa f8f5 	bl	8000558 <__aeabi_dmul>
 800636e:	3501      	adds	r5, #1
 8006370:	2301      	movs	r3, #1
 8006372:	1076      	asrs	r6, r6, #1
 8006374:	3708      	adds	r7, #8
 8006376:	e772      	b.n	800625e <_dtoa_r+0x396>
 8006378:	2502      	movs	r5, #2
 800637a:	e774      	b.n	8006266 <_dtoa_r+0x39e>
 800637c:	f8cd a020 	str.w	sl, [sp, #32]
 8006380:	464f      	mov	r7, r9
 8006382:	e791      	b.n	80062a8 <_dtoa_r+0x3e0>
 8006384:	4b4d      	ldr	r3, [pc, #308]	; (80064bc <_dtoa_r+0x5f4>)
 8006386:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800638a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800638e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006390:	2b00      	cmp	r3, #0
 8006392:	d047      	beq.n	8006424 <_dtoa_r+0x55c>
 8006394:	4602      	mov	r2, r0
 8006396:	460b      	mov	r3, r1
 8006398:	2000      	movs	r0, #0
 800639a:	494e      	ldr	r1, [pc, #312]	; (80064d4 <_dtoa_r+0x60c>)
 800639c:	f7fa fa06 	bl	80007ac <__aeabi_ddiv>
 80063a0:	462a      	mov	r2, r5
 80063a2:	4633      	mov	r3, r6
 80063a4:	f7f9 ff20 	bl	80001e8 <__aeabi_dsub>
 80063a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80063ac:	465d      	mov	r5, fp
 80063ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063b2:	f7fa fdab 	bl	8000f0c <__aeabi_d2iz>
 80063b6:	4606      	mov	r6, r0
 80063b8:	f7fa f864 	bl	8000484 <__aeabi_i2d>
 80063bc:	4602      	mov	r2, r0
 80063be:	460b      	mov	r3, r1
 80063c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063c4:	f7f9 ff10 	bl	80001e8 <__aeabi_dsub>
 80063c8:	3630      	adds	r6, #48	; 0x30
 80063ca:	f805 6b01 	strb.w	r6, [r5], #1
 80063ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80063d2:	e9cd 0100 	strd	r0, r1, [sp]
 80063d6:	f7fa fd5b 	bl	8000e90 <__aeabi_dcmplt>
 80063da:	2800      	cmp	r0, #0
 80063dc:	d163      	bne.n	80064a6 <_dtoa_r+0x5de>
 80063de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80063e2:	2000      	movs	r0, #0
 80063e4:	4937      	ldr	r1, [pc, #220]	; (80064c4 <_dtoa_r+0x5fc>)
 80063e6:	f7f9 feff 	bl	80001e8 <__aeabi_dsub>
 80063ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80063ee:	f7fa fd4f 	bl	8000e90 <__aeabi_dcmplt>
 80063f2:	2800      	cmp	r0, #0
 80063f4:	f040 80b7 	bne.w	8006566 <_dtoa_r+0x69e>
 80063f8:	eba5 030b 	sub.w	r3, r5, fp
 80063fc:	429f      	cmp	r7, r3
 80063fe:	f77f af7c 	ble.w	80062fa <_dtoa_r+0x432>
 8006402:	2200      	movs	r2, #0
 8006404:	4b30      	ldr	r3, [pc, #192]	; (80064c8 <_dtoa_r+0x600>)
 8006406:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800640a:	f7fa f8a5 	bl	8000558 <__aeabi_dmul>
 800640e:	2200      	movs	r2, #0
 8006410:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006414:	4b2c      	ldr	r3, [pc, #176]	; (80064c8 <_dtoa_r+0x600>)
 8006416:	e9dd 0100 	ldrd	r0, r1, [sp]
 800641a:	f7fa f89d 	bl	8000558 <__aeabi_dmul>
 800641e:	e9cd 0100 	strd	r0, r1, [sp]
 8006422:	e7c4      	b.n	80063ae <_dtoa_r+0x4e6>
 8006424:	462a      	mov	r2, r5
 8006426:	4633      	mov	r3, r6
 8006428:	f7fa f896 	bl	8000558 <__aeabi_dmul>
 800642c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006430:	eb0b 0507 	add.w	r5, fp, r7
 8006434:	465e      	mov	r6, fp
 8006436:	e9dd 0100 	ldrd	r0, r1, [sp]
 800643a:	f7fa fd67 	bl	8000f0c <__aeabi_d2iz>
 800643e:	4607      	mov	r7, r0
 8006440:	f7fa f820 	bl	8000484 <__aeabi_i2d>
 8006444:	3730      	adds	r7, #48	; 0x30
 8006446:	4602      	mov	r2, r0
 8006448:	460b      	mov	r3, r1
 800644a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800644e:	f7f9 fecb 	bl	80001e8 <__aeabi_dsub>
 8006452:	f806 7b01 	strb.w	r7, [r6], #1
 8006456:	42ae      	cmp	r6, r5
 8006458:	e9cd 0100 	strd	r0, r1, [sp]
 800645c:	f04f 0200 	mov.w	r2, #0
 8006460:	d126      	bne.n	80064b0 <_dtoa_r+0x5e8>
 8006462:	4b1c      	ldr	r3, [pc, #112]	; (80064d4 <_dtoa_r+0x60c>)
 8006464:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006468:	f7f9 fec0 	bl	80001ec <__adddf3>
 800646c:	4602      	mov	r2, r0
 800646e:	460b      	mov	r3, r1
 8006470:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006474:	f7fa fd2a 	bl	8000ecc <__aeabi_dcmpgt>
 8006478:	2800      	cmp	r0, #0
 800647a:	d174      	bne.n	8006566 <_dtoa_r+0x69e>
 800647c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006480:	2000      	movs	r0, #0
 8006482:	4914      	ldr	r1, [pc, #80]	; (80064d4 <_dtoa_r+0x60c>)
 8006484:	f7f9 feb0 	bl	80001e8 <__aeabi_dsub>
 8006488:	4602      	mov	r2, r0
 800648a:	460b      	mov	r3, r1
 800648c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006490:	f7fa fcfe 	bl	8000e90 <__aeabi_dcmplt>
 8006494:	2800      	cmp	r0, #0
 8006496:	f43f af30 	beq.w	80062fa <_dtoa_r+0x432>
 800649a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800649e:	2b30      	cmp	r3, #48	; 0x30
 80064a0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80064a4:	d002      	beq.n	80064ac <_dtoa_r+0x5e4>
 80064a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80064aa:	e04a      	b.n	8006542 <_dtoa_r+0x67a>
 80064ac:	4615      	mov	r5, r2
 80064ae:	e7f4      	b.n	800649a <_dtoa_r+0x5d2>
 80064b0:	4b05      	ldr	r3, [pc, #20]	; (80064c8 <_dtoa_r+0x600>)
 80064b2:	f7fa f851 	bl	8000558 <__aeabi_dmul>
 80064b6:	e9cd 0100 	strd	r0, r1, [sp]
 80064ba:	e7bc      	b.n	8006436 <_dtoa_r+0x56e>
 80064bc:	08009868 	.word	0x08009868
 80064c0:	08009840 	.word	0x08009840
 80064c4:	3ff00000 	.word	0x3ff00000
 80064c8:	40240000 	.word	0x40240000
 80064cc:	401c0000 	.word	0x401c0000
 80064d0:	40140000 	.word	0x40140000
 80064d4:	3fe00000 	.word	0x3fe00000
 80064d8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80064dc:	465d      	mov	r5, fp
 80064de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80064e2:	4630      	mov	r0, r6
 80064e4:	4639      	mov	r1, r7
 80064e6:	f7fa f961 	bl	80007ac <__aeabi_ddiv>
 80064ea:	f7fa fd0f 	bl	8000f0c <__aeabi_d2iz>
 80064ee:	4680      	mov	r8, r0
 80064f0:	f7f9 ffc8 	bl	8000484 <__aeabi_i2d>
 80064f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80064f8:	f7fa f82e 	bl	8000558 <__aeabi_dmul>
 80064fc:	4602      	mov	r2, r0
 80064fe:	460b      	mov	r3, r1
 8006500:	4630      	mov	r0, r6
 8006502:	4639      	mov	r1, r7
 8006504:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006508:	f7f9 fe6e 	bl	80001e8 <__aeabi_dsub>
 800650c:	f805 6b01 	strb.w	r6, [r5], #1
 8006510:	eba5 060b 	sub.w	r6, r5, fp
 8006514:	45b1      	cmp	r9, r6
 8006516:	4602      	mov	r2, r0
 8006518:	460b      	mov	r3, r1
 800651a:	d139      	bne.n	8006590 <_dtoa_r+0x6c8>
 800651c:	f7f9 fe66 	bl	80001ec <__adddf3>
 8006520:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006524:	4606      	mov	r6, r0
 8006526:	460f      	mov	r7, r1
 8006528:	f7fa fcd0 	bl	8000ecc <__aeabi_dcmpgt>
 800652c:	b9c8      	cbnz	r0, 8006562 <_dtoa_r+0x69a>
 800652e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006532:	4630      	mov	r0, r6
 8006534:	4639      	mov	r1, r7
 8006536:	f7fa fca1 	bl	8000e7c <__aeabi_dcmpeq>
 800653a:	b110      	cbz	r0, 8006542 <_dtoa_r+0x67a>
 800653c:	f018 0f01 	tst.w	r8, #1
 8006540:	d10f      	bne.n	8006562 <_dtoa_r+0x69a>
 8006542:	9904      	ldr	r1, [sp, #16]
 8006544:	4620      	mov	r0, r4
 8006546:	f000 fcaa 	bl	8006e9e <_Bfree>
 800654a:	2300      	movs	r3, #0
 800654c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800654e:	702b      	strb	r3, [r5, #0]
 8006550:	f10a 0301 	add.w	r3, sl, #1
 8006554:	6013      	str	r3, [r2, #0]
 8006556:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006558:	2b00      	cmp	r3, #0
 800655a:	f000 8241 	beq.w	80069e0 <_dtoa_r+0xb18>
 800655e:	601d      	str	r5, [r3, #0]
 8006560:	e23e      	b.n	80069e0 <_dtoa_r+0xb18>
 8006562:	f8cd a020 	str.w	sl, [sp, #32]
 8006566:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800656a:	2a39      	cmp	r2, #57	; 0x39
 800656c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8006570:	d108      	bne.n	8006584 <_dtoa_r+0x6bc>
 8006572:	459b      	cmp	fp, r3
 8006574:	d10a      	bne.n	800658c <_dtoa_r+0x6c4>
 8006576:	9b08      	ldr	r3, [sp, #32]
 8006578:	3301      	adds	r3, #1
 800657a:	9308      	str	r3, [sp, #32]
 800657c:	2330      	movs	r3, #48	; 0x30
 800657e:	f88b 3000 	strb.w	r3, [fp]
 8006582:	465b      	mov	r3, fp
 8006584:	781a      	ldrb	r2, [r3, #0]
 8006586:	3201      	adds	r2, #1
 8006588:	701a      	strb	r2, [r3, #0]
 800658a:	e78c      	b.n	80064a6 <_dtoa_r+0x5de>
 800658c:	461d      	mov	r5, r3
 800658e:	e7ea      	b.n	8006566 <_dtoa_r+0x69e>
 8006590:	2200      	movs	r2, #0
 8006592:	4b9b      	ldr	r3, [pc, #620]	; (8006800 <_dtoa_r+0x938>)
 8006594:	f7f9 ffe0 	bl	8000558 <__aeabi_dmul>
 8006598:	2200      	movs	r2, #0
 800659a:	2300      	movs	r3, #0
 800659c:	4606      	mov	r6, r0
 800659e:	460f      	mov	r7, r1
 80065a0:	f7fa fc6c 	bl	8000e7c <__aeabi_dcmpeq>
 80065a4:	2800      	cmp	r0, #0
 80065a6:	d09a      	beq.n	80064de <_dtoa_r+0x616>
 80065a8:	e7cb      	b.n	8006542 <_dtoa_r+0x67a>
 80065aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065ac:	2a00      	cmp	r2, #0
 80065ae:	f000 808b 	beq.w	80066c8 <_dtoa_r+0x800>
 80065b2:	9a06      	ldr	r2, [sp, #24]
 80065b4:	2a01      	cmp	r2, #1
 80065b6:	dc6e      	bgt.n	8006696 <_dtoa_r+0x7ce>
 80065b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80065ba:	2a00      	cmp	r2, #0
 80065bc:	d067      	beq.n	800668e <_dtoa_r+0x7c6>
 80065be:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80065c2:	9f07      	ldr	r7, [sp, #28]
 80065c4:	9d05      	ldr	r5, [sp, #20]
 80065c6:	9a05      	ldr	r2, [sp, #20]
 80065c8:	2101      	movs	r1, #1
 80065ca:	441a      	add	r2, r3
 80065cc:	4620      	mov	r0, r4
 80065ce:	9205      	str	r2, [sp, #20]
 80065d0:	4498      	add	r8, r3
 80065d2:	f000 fd04 	bl	8006fde <__i2b>
 80065d6:	4606      	mov	r6, r0
 80065d8:	2d00      	cmp	r5, #0
 80065da:	dd0c      	ble.n	80065f6 <_dtoa_r+0x72e>
 80065dc:	f1b8 0f00 	cmp.w	r8, #0
 80065e0:	dd09      	ble.n	80065f6 <_dtoa_r+0x72e>
 80065e2:	4545      	cmp	r5, r8
 80065e4:	9a05      	ldr	r2, [sp, #20]
 80065e6:	462b      	mov	r3, r5
 80065e8:	bfa8      	it	ge
 80065ea:	4643      	movge	r3, r8
 80065ec:	1ad2      	subs	r2, r2, r3
 80065ee:	9205      	str	r2, [sp, #20]
 80065f0:	1aed      	subs	r5, r5, r3
 80065f2:	eba8 0803 	sub.w	r8, r8, r3
 80065f6:	9b07      	ldr	r3, [sp, #28]
 80065f8:	b1eb      	cbz	r3, 8006636 <_dtoa_r+0x76e>
 80065fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d067      	beq.n	80066d0 <_dtoa_r+0x808>
 8006600:	b18f      	cbz	r7, 8006626 <_dtoa_r+0x75e>
 8006602:	4631      	mov	r1, r6
 8006604:	463a      	mov	r2, r7
 8006606:	4620      	mov	r0, r4
 8006608:	f000 fd88 	bl	800711c <__pow5mult>
 800660c:	9a04      	ldr	r2, [sp, #16]
 800660e:	4601      	mov	r1, r0
 8006610:	4606      	mov	r6, r0
 8006612:	4620      	mov	r0, r4
 8006614:	f000 fcec 	bl	8006ff0 <__multiply>
 8006618:	9904      	ldr	r1, [sp, #16]
 800661a:	9008      	str	r0, [sp, #32]
 800661c:	4620      	mov	r0, r4
 800661e:	f000 fc3e 	bl	8006e9e <_Bfree>
 8006622:	9b08      	ldr	r3, [sp, #32]
 8006624:	9304      	str	r3, [sp, #16]
 8006626:	9b07      	ldr	r3, [sp, #28]
 8006628:	1bda      	subs	r2, r3, r7
 800662a:	d004      	beq.n	8006636 <_dtoa_r+0x76e>
 800662c:	9904      	ldr	r1, [sp, #16]
 800662e:	4620      	mov	r0, r4
 8006630:	f000 fd74 	bl	800711c <__pow5mult>
 8006634:	9004      	str	r0, [sp, #16]
 8006636:	2101      	movs	r1, #1
 8006638:	4620      	mov	r0, r4
 800663a:	f000 fcd0 	bl	8006fde <__i2b>
 800663e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006640:	4607      	mov	r7, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	f000 81d0 	beq.w	80069e8 <_dtoa_r+0xb20>
 8006648:	461a      	mov	r2, r3
 800664a:	4601      	mov	r1, r0
 800664c:	4620      	mov	r0, r4
 800664e:	f000 fd65 	bl	800711c <__pow5mult>
 8006652:	9b06      	ldr	r3, [sp, #24]
 8006654:	2b01      	cmp	r3, #1
 8006656:	4607      	mov	r7, r0
 8006658:	dc40      	bgt.n	80066dc <_dtoa_r+0x814>
 800665a:	9b00      	ldr	r3, [sp, #0]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d139      	bne.n	80066d4 <_dtoa_r+0x80c>
 8006660:	9b01      	ldr	r3, [sp, #4]
 8006662:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006666:	2b00      	cmp	r3, #0
 8006668:	d136      	bne.n	80066d8 <_dtoa_r+0x810>
 800666a:	9b01      	ldr	r3, [sp, #4]
 800666c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006670:	0d1b      	lsrs	r3, r3, #20
 8006672:	051b      	lsls	r3, r3, #20
 8006674:	b12b      	cbz	r3, 8006682 <_dtoa_r+0x7ba>
 8006676:	9b05      	ldr	r3, [sp, #20]
 8006678:	3301      	adds	r3, #1
 800667a:	9305      	str	r3, [sp, #20]
 800667c:	f108 0801 	add.w	r8, r8, #1
 8006680:	2301      	movs	r3, #1
 8006682:	9307      	str	r3, [sp, #28]
 8006684:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006686:	2b00      	cmp	r3, #0
 8006688:	d12a      	bne.n	80066e0 <_dtoa_r+0x818>
 800668a:	2001      	movs	r0, #1
 800668c:	e030      	b.n	80066f0 <_dtoa_r+0x828>
 800668e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006690:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006694:	e795      	b.n	80065c2 <_dtoa_r+0x6fa>
 8006696:	9b07      	ldr	r3, [sp, #28]
 8006698:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800669c:	42bb      	cmp	r3, r7
 800669e:	bfbf      	itttt	lt
 80066a0:	9b07      	ldrlt	r3, [sp, #28]
 80066a2:	9707      	strlt	r7, [sp, #28]
 80066a4:	1afa      	sublt	r2, r7, r3
 80066a6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80066a8:	bfbb      	ittet	lt
 80066aa:	189b      	addlt	r3, r3, r2
 80066ac:	930e      	strlt	r3, [sp, #56]	; 0x38
 80066ae:	1bdf      	subge	r7, r3, r7
 80066b0:	2700      	movlt	r7, #0
 80066b2:	f1b9 0f00 	cmp.w	r9, #0
 80066b6:	bfb5      	itete	lt
 80066b8:	9b05      	ldrlt	r3, [sp, #20]
 80066ba:	9d05      	ldrge	r5, [sp, #20]
 80066bc:	eba3 0509 	sublt.w	r5, r3, r9
 80066c0:	464b      	movge	r3, r9
 80066c2:	bfb8      	it	lt
 80066c4:	2300      	movlt	r3, #0
 80066c6:	e77e      	b.n	80065c6 <_dtoa_r+0x6fe>
 80066c8:	9f07      	ldr	r7, [sp, #28]
 80066ca:	9d05      	ldr	r5, [sp, #20]
 80066cc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80066ce:	e783      	b.n	80065d8 <_dtoa_r+0x710>
 80066d0:	9a07      	ldr	r2, [sp, #28]
 80066d2:	e7ab      	b.n	800662c <_dtoa_r+0x764>
 80066d4:	2300      	movs	r3, #0
 80066d6:	e7d4      	b.n	8006682 <_dtoa_r+0x7ba>
 80066d8:	9b00      	ldr	r3, [sp, #0]
 80066da:	e7d2      	b.n	8006682 <_dtoa_r+0x7ba>
 80066dc:	2300      	movs	r3, #0
 80066de:	9307      	str	r3, [sp, #28]
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80066e6:	6918      	ldr	r0, [r3, #16]
 80066e8:	f000 fc2b 	bl	8006f42 <__hi0bits>
 80066ec:	f1c0 0020 	rsb	r0, r0, #32
 80066f0:	4440      	add	r0, r8
 80066f2:	f010 001f 	ands.w	r0, r0, #31
 80066f6:	d047      	beq.n	8006788 <_dtoa_r+0x8c0>
 80066f8:	f1c0 0320 	rsb	r3, r0, #32
 80066fc:	2b04      	cmp	r3, #4
 80066fe:	dd3b      	ble.n	8006778 <_dtoa_r+0x8b0>
 8006700:	9b05      	ldr	r3, [sp, #20]
 8006702:	f1c0 001c 	rsb	r0, r0, #28
 8006706:	4403      	add	r3, r0
 8006708:	9305      	str	r3, [sp, #20]
 800670a:	4405      	add	r5, r0
 800670c:	4480      	add	r8, r0
 800670e:	9b05      	ldr	r3, [sp, #20]
 8006710:	2b00      	cmp	r3, #0
 8006712:	dd05      	ble.n	8006720 <_dtoa_r+0x858>
 8006714:	461a      	mov	r2, r3
 8006716:	9904      	ldr	r1, [sp, #16]
 8006718:	4620      	mov	r0, r4
 800671a:	f000 fd4d 	bl	80071b8 <__lshift>
 800671e:	9004      	str	r0, [sp, #16]
 8006720:	f1b8 0f00 	cmp.w	r8, #0
 8006724:	dd05      	ble.n	8006732 <_dtoa_r+0x86a>
 8006726:	4639      	mov	r1, r7
 8006728:	4642      	mov	r2, r8
 800672a:	4620      	mov	r0, r4
 800672c:	f000 fd44 	bl	80071b8 <__lshift>
 8006730:	4607      	mov	r7, r0
 8006732:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006734:	b353      	cbz	r3, 800678c <_dtoa_r+0x8c4>
 8006736:	4639      	mov	r1, r7
 8006738:	9804      	ldr	r0, [sp, #16]
 800673a:	f000 fd91 	bl	8007260 <__mcmp>
 800673e:	2800      	cmp	r0, #0
 8006740:	da24      	bge.n	800678c <_dtoa_r+0x8c4>
 8006742:	2300      	movs	r3, #0
 8006744:	220a      	movs	r2, #10
 8006746:	9904      	ldr	r1, [sp, #16]
 8006748:	4620      	mov	r0, r4
 800674a:	f000 fbbf 	bl	8006ecc <__multadd>
 800674e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006750:	9004      	str	r0, [sp, #16]
 8006752:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006756:	2b00      	cmp	r3, #0
 8006758:	f000 814d 	beq.w	80069f6 <_dtoa_r+0xb2e>
 800675c:	2300      	movs	r3, #0
 800675e:	4631      	mov	r1, r6
 8006760:	220a      	movs	r2, #10
 8006762:	4620      	mov	r0, r4
 8006764:	f000 fbb2 	bl	8006ecc <__multadd>
 8006768:	9b02      	ldr	r3, [sp, #8]
 800676a:	2b00      	cmp	r3, #0
 800676c:	4606      	mov	r6, r0
 800676e:	dc4f      	bgt.n	8006810 <_dtoa_r+0x948>
 8006770:	9b06      	ldr	r3, [sp, #24]
 8006772:	2b02      	cmp	r3, #2
 8006774:	dd4c      	ble.n	8006810 <_dtoa_r+0x948>
 8006776:	e011      	b.n	800679c <_dtoa_r+0x8d4>
 8006778:	d0c9      	beq.n	800670e <_dtoa_r+0x846>
 800677a:	9a05      	ldr	r2, [sp, #20]
 800677c:	331c      	adds	r3, #28
 800677e:	441a      	add	r2, r3
 8006780:	9205      	str	r2, [sp, #20]
 8006782:	441d      	add	r5, r3
 8006784:	4498      	add	r8, r3
 8006786:	e7c2      	b.n	800670e <_dtoa_r+0x846>
 8006788:	4603      	mov	r3, r0
 800678a:	e7f6      	b.n	800677a <_dtoa_r+0x8b2>
 800678c:	f1b9 0f00 	cmp.w	r9, #0
 8006790:	dc38      	bgt.n	8006804 <_dtoa_r+0x93c>
 8006792:	9b06      	ldr	r3, [sp, #24]
 8006794:	2b02      	cmp	r3, #2
 8006796:	dd35      	ble.n	8006804 <_dtoa_r+0x93c>
 8006798:	f8cd 9008 	str.w	r9, [sp, #8]
 800679c:	9b02      	ldr	r3, [sp, #8]
 800679e:	b963      	cbnz	r3, 80067ba <_dtoa_r+0x8f2>
 80067a0:	4639      	mov	r1, r7
 80067a2:	2205      	movs	r2, #5
 80067a4:	4620      	mov	r0, r4
 80067a6:	f000 fb91 	bl	8006ecc <__multadd>
 80067aa:	4601      	mov	r1, r0
 80067ac:	4607      	mov	r7, r0
 80067ae:	9804      	ldr	r0, [sp, #16]
 80067b0:	f000 fd56 	bl	8007260 <__mcmp>
 80067b4:	2800      	cmp	r0, #0
 80067b6:	f73f adcc 	bgt.w	8006352 <_dtoa_r+0x48a>
 80067ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067bc:	465d      	mov	r5, fp
 80067be:	ea6f 0a03 	mvn.w	sl, r3
 80067c2:	f04f 0900 	mov.w	r9, #0
 80067c6:	4639      	mov	r1, r7
 80067c8:	4620      	mov	r0, r4
 80067ca:	f000 fb68 	bl	8006e9e <_Bfree>
 80067ce:	2e00      	cmp	r6, #0
 80067d0:	f43f aeb7 	beq.w	8006542 <_dtoa_r+0x67a>
 80067d4:	f1b9 0f00 	cmp.w	r9, #0
 80067d8:	d005      	beq.n	80067e6 <_dtoa_r+0x91e>
 80067da:	45b1      	cmp	r9, r6
 80067dc:	d003      	beq.n	80067e6 <_dtoa_r+0x91e>
 80067de:	4649      	mov	r1, r9
 80067e0:	4620      	mov	r0, r4
 80067e2:	f000 fb5c 	bl	8006e9e <_Bfree>
 80067e6:	4631      	mov	r1, r6
 80067e8:	4620      	mov	r0, r4
 80067ea:	f000 fb58 	bl	8006e9e <_Bfree>
 80067ee:	e6a8      	b.n	8006542 <_dtoa_r+0x67a>
 80067f0:	2700      	movs	r7, #0
 80067f2:	463e      	mov	r6, r7
 80067f4:	e7e1      	b.n	80067ba <_dtoa_r+0x8f2>
 80067f6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80067fa:	463e      	mov	r6, r7
 80067fc:	e5a9      	b.n	8006352 <_dtoa_r+0x48a>
 80067fe:	bf00      	nop
 8006800:	40240000 	.word	0x40240000
 8006804:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006806:	f8cd 9008 	str.w	r9, [sp, #8]
 800680a:	2b00      	cmp	r3, #0
 800680c:	f000 80fa 	beq.w	8006a04 <_dtoa_r+0xb3c>
 8006810:	2d00      	cmp	r5, #0
 8006812:	dd05      	ble.n	8006820 <_dtoa_r+0x958>
 8006814:	4631      	mov	r1, r6
 8006816:	462a      	mov	r2, r5
 8006818:	4620      	mov	r0, r4
 800681a:	f000 fccd 	bl	80071b8 <__lshift>
 800681e:	4606      	mov	r6, r0
 8006820:	9b07      	ldr	r3, [sp, #28]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d04c      	beq.n	80068c0 <_dtoa_r+0x9f8>
 8006826:	6871      	ldr	r1, [r6, #4]
 8006828:	4620      	mov	r0, r4
 800682a:	f000 fb04 	bl	8006e36 <_Balloc>
 800682e:	6932      	ldr	r2, [r6, #16]
 8006830:	3202      	adds	r2, #2
 8006832:	4605      	mov	r5, r0
 8006834:	0092      	lsls	r2, r2, #2
 8006836:	f106 010c 	add.w	r1, r6, #12
 800683a:	300c      	adds	r0, #12
 800683c:	f000 faf0 	bl	8006e20 <memcpy>
 8006840:	2201      	movs	r2, #1
 8006842:	4629      	mov	r1, r5
 8006844:	4620      	mov	r0, r4
 8006846:	f000 fcb7 	bl	80071b8 <__lshift>
 800684a:	9b00      	ldr	r3, [sp, #0]
 800684c:	f8cd b014 	str.w	fp, [sp, #20]
 8006850:	f003 0301 	and.w	r3, r3, #1
 8006854:	46b1      	mov	r9, r6
 8006856:	9307      	str	r3, [sp, #28]
 8006858:	4606      	mov	r6, r0
 800685a:	4639      	mov	r1, r7
 800685c:	9804      	ldr	r0, [sp, #16]
 800685e:	f7ff faa5 	bl	8005dac <quorem>
 8006862:	4649      	mov	r1, r9
 8006864:	4605      	mov	r5, r0
 8006866:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800686a:	9804      	ldr	r0, [sp, #16]
 800686c:	f000 fcf8 	bl	8007260 <__mcmp>
 8006870:	4632      	mov	r2, r6
 8006872:	9000      	str	r0, [sp, #0]
 8006874:	4639      	mov	r1, r7
 8006876:	4620      	mov	r0, r4
 8006878:	f000 fd0c 	bl	8007294 <__mdiff>
 800687c:	68c3      	ldr	r3, [r0, #12]
 800687e:	4602      	mov	r2, r0
 8006880:	bb03      	cbnz	r3, 80068c4 <_dtoa_r+0x9fc>
 8006882:	4601      	mov	r1, r0
 8006884:	9008      	str	r0, [sp, #32]
 8006886:	9804      	ldr	r0, [sp, #16]
 8006888:	f000 fcea 	bl	8007260 <__mcmp>
 800688c:	9a08      	ldr	r2, [sp, #32]
 800688e:	4603      	mov	r3, r0
 8006890:	4611      	mov	r1, r2
 8006892:	4620      	mov	r0, r4
 8006894:	9308      	str	r3, [sp, #32]
 8006896:	f000 fb02 	bl	8006e9e <_Bfree>
 800689a:	9b08      	ldr	r3, [sp, #32]
 800689c:	b9a3      	cbnz	r3, 80068c8 <_dtoa_r+0xa00>
 800689e:	9a06      	ldr	r2, [sp, #24]
 80068a0:	b992      	cbnz	r2, 80068c8 <_dtoa_r+0xa00>
 80068a2:	9a07      	ldr	r2, [sp, #28]
 80068a4:	b982      	cbnz	r2, 80068c8 <_dtoa_r+0xa00>
 80068a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80068aa:	d029      	beq.n	8006900 <_dtoa_r+0xa38>
 80068ac:	9b00      	ldr	r3, [sp, #0]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	dd01      	ble.n	80068b6 <_dtoa_r+0x9ee>
 80068b2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80068b6:	9b05      	ldr	r3, [sp, #20]
 80068b8:	1c5d      	adds	r5, r3, #1
 80068ba:	f883 8000 	strb.w	r8, [r3]
 80068be:	e782      	b.n	80067c6 <_dtoa_r+0x8fe>
 80068c0:	4630      	mov	r0, r6
 80068c2:	e7c2      	b.n	800684a <_dtoa_r+0x982>
 80068c4:	2301      	movs	r3, #1
 80068c6:	e7e3      	b.n	8006890 <_dtoa_r+0x9c8>
 80068c8:	9a00      	ldr	r2, [sp, #0]
 80068ca:	2a00      	cmp	r2, #0
 80068cc:	db04      	blt.n	80068d8 <_dtoa_r+0xa10>
 80068ce:	d125      	bne.n	800691c <_dtoa_r+0xa54>
 80068d0:	9a06      	ldr	r2, [sp, #24]
 80068d2:	bb1a      	cbnz	r2, 800691c <_dtoa_r+0xa54>
 80068d4:	9a07      	ldr	r2, [sp, #28]
 80068d6:	bb0a      	cbnz	r2, 800691c <_dtoa_r+0xa54>
 80068d8:	2b00      	cmp	r3, #0
 80068da:	ddec      	ble.n	80068b6 <_dtoa_r+0x9ee>
 80068dc:	2201      	movs	r2, #1
 80068de:	9904      	ldr	r1, [sp, #16]
 80068e0:	4620      	mov	r0, r4
 80068e2:	f000 fc69 	bl	80071b8 <__lshift>
 80068e6:	4639      	mov	r1, r7
 80068e8:	9004      	str	r0, [sp, #16]
 80068ea:	f000 fcb9 	bl	8007260 <__mcmp>
 80068ee:	2800      	cmp	r0, #0
 80068f0:	dc03      	bgt.n	80068fa <_dtoa_r+0xa32>
 80068f2:	d1e0      	bne.n	80068b6 <_dtoa_r+0x9ee>
 80068f4:	f018 0f01 	tst.w	r8, #1
 80068f8:	d0dd      	beq.n	80068b6 <_dtoa_r+0x9ee>
 80068fa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80068fe:	d1d8      	bne.n	80068b2 <_dtoa_r+0x9ea>
 8006900:	9b05      	ldr	r3, [sp, #20]
 8006902:	9a05      	ldr	r2, [sp, #20]
 8006904:	1c5d      	adds	r5, r3, #1
 8006906:	2339      	movs	r3, #57	; 0x39
 8006908:	7013      	strb	r3, [r2, #0]
 800690a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800690e:	2b39      	cmp	r3, #57	; 0x39
 8006910:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8006914:	d04f      	beq.n	80069b6 <_dtoa_r+0xaee>
 8006916:	3301      	adds	r3, #1
 8006918:	7013      	strb	r3, [r2, #0]
 800691a:	e754      	b.n	80067c6 <_dtoa_r+0x8fe>
 800691c:	9a05      	ldr	r2, [sp, #20]
 800691e:	2b00      	cmp	r3, #0
 8006920:	f102 0501 	add.w	r5, r2, #1
 8006924:	dd06      	ble.n	8006934 <_dtoa_r+0xa6c>
 8006926:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800692a:	d0e9      	beq.n	8006900 <_dtoa_r+0xa38>
 800692c:	f108 0801 	add.w	r8, r8, #1
 8006930:	9b05      	ldr	r3, [sp, #20]
 8006932:	e7c2      	b.n	80068ba <_dtoa_r+0x9f2>
 8006934:	9a02      	ldr	r2, [sp, #8]
 8006936:	f805 8c01 	strb.w	r8, [r5, #-1]
 800693a:	eba5 030b 	sub.w	r3, r5, fp
 800693e:	4293      	cmp	r3, r2
 8006940:	d021      	beq.n	8006986 <_dtoa_r+0xabe>
 8006942:	2300      	movs	r3, #0
 8006944:	220a      	movs	r2, #10
 8006946:	9904      	ldr	r1, [sp, #16]
 8006948:	4620      	mov	r0, r4
 800694a:	f000 fabf 	bl	8006ecc <__multadd>
 800694e:	45b1      	cmp	r9, r6
 8006950:	9004      	str	r0, [sp, #16]
 8006952:	f04f 0300 	mov.w	r3, #0
 8006956:	f04f 020a 	mov.w	r2, #10
 800695a:	4649      	mov	r1, r9
 800695c:	4620      	mov	r0, r4
 800695e:	d105      	bne.n	800696c <_dtoa_r+0xaa4>
 8006960:	f000 fab4 	bl	8006ecc <__multadd>
 8006964:	4681      	mov	r9, r0
 8006966:	4606      	mov	r6, r0
 8006968:	9505      	str	r5, [sp, #20]
 800696a:	e776      	b.n	800685a <_dtoa_r+0x992>
 800696c:	f000 faae 	bl	8006ecc <__multadd>
 8006970:	4631      	mov	r1, r6
 8006972:	4681      	mov	r9, r0
 8006974:	2300      	movs	r3, #0
 8006976:	220a      	movs	r2, #10
 8006978:	4620      	mov	r0, r4
 800697a:	f000 faa7 	bl	8006ecc <__multadd>
 800697e:	4606      	mov	r6, r0
 8006980:	e7f2      	b.n	8006968 <_dtoa_r+0xaa0>
 8006982:	f04f 0900 	mov.w	r9, #0
 8006986:	2201      	movs	r2, #1
 8006988:	9904      	ldr	r1, [sp, #16]
 800698a:	4620      	mov	r0, r4
 800698c:	f000 fc14 	bl	80071b8 <__lshift>
 8006990:	4639      	mov	r1, r7
 8006992:	9004      	str	r0, [sp, #16]
 8006994:	f000 fc64 	bl	8007260 <__mcmp>
 8006998:	2800      	cmp	r0, #0
 800699a:	dcb6      	bgt.n	800690a <_dtoa_r+0xa42>
 800699c:	d102      	bne.n	80069a4 <_dtoa_r+0xadc>
 800699e:	f018 0f01 	tst.w	r8, #1
 80069a2:	d1b2      	bne.n	800690a <_dtoa_r+0xa42>
 80069a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80069a8:	2b30      	cmp	r3, #48	; 0x30
 80069aa:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80069ae:	f47f af0a 	bne.w	80067c6 <_dtoa_r+0x8fe>
 80069b2:	4615      	mov	r5, r2
 80069b4:	e7f6      	b.n	80069a4 <_dtoa_r+0xadc>
 80069b6:	4593      	cmp	fp, r2
 80069b8:	d105      	bne.n	80069c6 <_dtoa_r+0xafe>
 80069ba:	2331      	movs	r3, #49	; 0x31
 80069bc:	f10a 0a01 	add.w	sl, sl, #1
 80069c0:	f88b 3000 	strb.w	r3, [fp]
 80069c4:	e6ff      	b.n	80067c6 <_dtoa_r+0x8fe>
 80069c6:	4615      	mov	r5, r2
 80069c8:	e79f      	b.n	800690a <_dtoa_r+0xa42>
 80069ca:	f8df b064 	ldr.w	fp, [pc, #100]	; 8006a30 <_dtoa_r+0xb68>
 80069ce:	e007      	b.n	80069e0 <_dtoa_r+0xb18>
 80069d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069d2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8006a34 <_dtoa_r+0xb6c>
 80069d6:	b11b      	cbz	r3, 80069e0 <_dtoa_r+0xb18>
 80069d8:	f10b 0308 	add.w	r3, fp, #8
 80069dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80069de:	6013      	str	r3, [r2, #0]
 80069e0:	4658      	mov	r0, fp
 80069e2:	b017      	add	sp, #92	; 0x5c
 80069e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069e8:	9b06      	ldr	r3, [sp, #24]
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	f77f ae35 	ble.w	800665a <_dtoa_r+0x792>
 80069f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069f2:	9307      	str	r3, [sp, #28]
 80069f4:	e649      	b.n	800668a <_dtoa_r+0x7c2>
 80069f6:	9b02      	ldr	r3, [sp, #8]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	dc03      	bgt.n	8006a04 <_dtoa_r+0xb3c>
 80069fc:	9b06      	ldr	r3, [sp, #24]
 80069fe:	2b02      	cmp	r3, #2
 8006a00:	f73f aecc 	bgt.w	800679c <_dtoa_r+0x8d4>
 8006a04:	465d      	mov	r5, fp
 8006a06:	4639      	mov	r1, r7
 8006a08:	9804      	ldr	r0, [sp, #16]
 8006a0a:	f7ff f9cf 	bl	8005dac <quorem>
 8006a0e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006a12:	f805 8b01 	strb.w	r8, [r5], #1
 8006a16:	9a02      	ldr	r2, [sp, #8]
 8006a18:	eba5 030b 	sub.w	r3, r5, fp
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	ddb0      	ble.n	8006982 <_dtoa_r+0xaba>
 8006a20:	2300      	movs	r3, #0
 8006a22:	220a      	movs	r2, #10
 8006a24:	9904      	ldr	r1, [sp, #16]
 8006a26:	4620      	mov	r0, r4
 8006a28:	f000 fa50 	bl	8006ecc <__multadd>
 8006a2c:	9004      	str	r0, [sp, #16]
 8006a2e:	e7ea      	b.n	8006a06 <_dtoa_r+0xb3e>
 8006a30:	080097ac 	.word	0x080097ac
 8006a34:	080097d0 	.word	0x080097d0

08006a38 <__sflush_r>:
 8006a38:	898a      	ldrh	r2, [r1, #12]
 8006a3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a3e:	4605      	mov	r5, r0
 8006a40:	0710      	lsls	r0, r2, #28
 8006a42:	460c      	mov	r4, r1
 8006a44:	d458      	bmi.n	8006af8 <__sflush_r+0xc0>
 8006a46:	684b      	ldr	r3, [r1, #4]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	dc05      	bgt.n	8006a58 <__sflush_r+0x20>
 8006a4c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	dc02      	bgt.n	8006a58 <__sflush_r+0x20>
 8006a52:	2000      	movs	r0, #0
 8006a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a5a:	2e00      	cmp	r6, #0
 8006a5c:	d0f9      	beq.n	8006a52 <__sflush_r+0x1a>
 8006a5e:	2300      	movs	r3, #0
 8006a60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a64:	682f      	ldr	r7, [r5, #0]
 8006a66:	6a21      	ldr	r1, [r4, #32]
 8006a68:	602b      	str	r3, [r5, #0]
 8006a6a:	d032      	beq.n	8006ad2 <__sflush_r+0x9a>
 8006a6c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006a6e:	89a3      	ldrh	r3, [r4, #12]
 8006a70:	075a      	lsls	r2, r3, #29
 8006a72:	d505      	bpl.n	8006a80 <__sflush_r+0x48>
 8006a74:	6863      	ldr	r3, [r4, #4]
 8006a76:	1ac0      	subs	r0, r0, r3
 8006a78:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006a7a:	b10b      	cbz	r3, 8006a80 <__sflush_r+0x48>
 8006a7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a7e:	1ac0      	subs	r0, r0, r3
 8006a80:	2300      	movs	r3, #0
 8006a82:	4602      	mov	r2, r0
 8006a84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a86:	6a21      	ldr	r1, [r4, #32]
 8006a88:	4628      	mov	r0, r5
 8006a8a:	47b0      	blx	r6
 8006a8c:	1c43      	adds	r3, r0, #1
 8006a8e:	89a3      	ldrh	r3, [r4, #12]
 8006a90:	d106      	bne.n	8006aa0 <__sflush_r+0x68>
 8006a92:	6829      	ldr	r1, [r5, #0]
 8006a94:	291d      	cmp	r1, #29
 8006a96:	d848      	bhi.n	8006b2a <__sflush_r+0xf2>
 8006a98:	4a29      	ldr	r2, [pc, #164]	; (8006b40 <__sflush_r+0x108>)
 8006a9a:	40ca      	lsrs	r2, r1
 8006a9c:	07d6      	lsls	r6, r2, #31
 8006a9e:	d544      	bpl.n	8006b2a <__sflush_r+0xf2>
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	6062      	str	r2, [r4, #4]
 8006aa4:	04d9      	lsls	r1, r3, #19
 8006aa6:	6922      	ldr	r2, [r4, #16]
 8006aa8:	6022      	str	r2, [r4, #0]
 8006aaa:	d504      	bpl.n	8006ab6 <__sflush_r+0x7e>
 8006aac:	1c42      	adds	r2, r0, #1
 8006aae:	d101      	bne.n	8006ab4 <__sflush_r+0x7c>
 8006ab0:	682b      	ldr	r3, [r5, #0]
 8006ab2:	b903      	cbnz	r3, 8006ab6 <__sflush_r+0x7e>
 8006ab4:	6560      	str	r0, [r4, #84]	; 0x54
 8006ab6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ab8:	602f      	str	r7, [r5, #0]
 8006aba:	2900      	cmp	r1, #0
 8006abc:	d0c9      	beq.n	8006a52 <__sflush_r+0x1a>
 8006abe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ac2:	4299      	cmp	r1, r3
 8006ac4:	d002      	beq.n	8006acc <__sflush_r+0x94>
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	f000 fc9e 	bl	8007408 <_free_r>
 8006acc:	2000      	movs	r0, #0
 8006ace:	6360      	str	r0, [r4, #52]	; 0x34
 8006ad0:	e7c0      	b.n	8006a54 <__sflush_r+0x1c>
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	4628      	mov	r0, r5
 8006ad6:	47b0      	blx	r6
 8006ad8:	1c41      	adds	r1, r0, #1
 8006ada:	d1c8      	bne.n	8006a6e <__sflush_r+0x36>
 8006adc:	682b      	ldr	r3, [r5, #0]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d0c5      	beq.n	8006a6e <__sflush_r+0x36>
 8006ae2:	2b1d      	cmp	r3, #29
 8006ae4:	d001      	beq.n	8006aea <__sflush_r+0xb2>
 8006ae6:	2b16      	cmp	r3, #22
 8006ae8:	d101      	bne.n	8006aee <__sflush_r+0xb6>
 8006aea:	602f      	str	r7, [r5, #0]
 8006aec:	e7b1      	b.n	8006a52 <__sflush_r+0x1a>
 8006aee:	89a3      	ldrh	r3, [r4, #12]
 8006af0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006af4:	81a3      	strh	r3, [r4, #12]
 8006af6:	e7ad      	b.n	8006a54 <__sflush_r+0x1c>
 8006af8:	690f      	ldr	r7, [r1, #16]
 8006afa:	2f00      	cmp	r7, #0
 8006afc:	d0a9      	beq.n	8006a52 <__sflush_r+0x1a>
 8006afe:	0793      	lsls	r3, r2, #30
 8006b00:	680e      	ldr	r6, [r1, #0]
 8006b02:	bf08      	it	eq
 8006b04:	694b      	ldreq	r3, [r1, #20]
 8006b06:	600f      	str	r7, [r1, #0]
 8006b08:	bf18      	it	ne
 8006b0a:	2300      	movne	r3, #0
 8006b0c:	eba6 0807 	sub.w	r8, r6, r7
 8006b10:	608b      	str	r3, [r1, #8]
 8006b12:	f1b8 0f00 	cmp.w	r8, #0
 8006b16:	dd9c      	ble.n	8006a52 <__sflush_r+0x1a>
 8006b18:	4643      	mov	r3, r8
 8006b1a:	463a      	mov	r2, r7
 8006b1c:	6a21      	ldr	r1, [r4, #32]
 8006b1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006b20:	4628      	mov	r0, r5
 8006b22:	47b0      	blx	r6
 8006b24:	2800      	cmp	r0, #0
 8006b26:	dc06      	bgt.n	8006b36 <__sflush_r+0xfe>
 8006b28:	89a3      	ldrh	r3, [r4, #12]
 8006b2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b2e:	81a3      	strh	r3, [r4, #12]
 8006b30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b34:	e78e      	b.n	8006a54 <__sflush_r+0x1c>
 8006b36:	4407      	add	r7, r0
 8006b38:	eba8 0800 	sub.w	r8, r8, r0
 8006b3c:	e7e9      	b.n	8006b12 <__sflush_r+0xda>
 8006b3e:	bf00      	nop
 8006b40:	20400001 	.word	0x20400001

08006b44 <_fflush_r>:
 8006b44:	b538      	push	{r3, r4, r5, lr}
 8006b46:	690b      	ldr	r3, [r1, #16]
 8006b48:	4605      	mov	r5, r0
 8006b4a:	460c      	mov	r4, r1
 8006b4c:	b1db      	cbz	r3, 8006b86 <_fflush_r+0x42>
 8006b4e:	b118      	cbz	r0, 8006b58 <_fflush_r+0x14>
 8006b50:	6983      	ldr	r3, [r0, #24]
 8006b52:	b90b      	cbnz	r3, 8006b58 <_fflush_r+0x14>
 8006b54:	f000 f860 	bl	8006c18 <__sinit>
 8006b58:	4b0c      	ldr	r3, [pc, #48]	; (8006b8c <_fflush_r+0x48>)
 8006b5a:	429c      	cmp	r4, r3
 8006b5c:	d109      	bne.n	8006b72 <_fflush_r+0x2e>
 8006b5e:	686c      	ldr	r4, [r5, #4]
 8006b60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b64:	b17b      	cbz	r3, 8006b86 <_fflush_r+0x42>
 8006b66:	4621      	mov	r1, r4
 8006b68:	4628      	mov	r0, r5
 8006b6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b6e:	f7ff bf63 	b.w	8006a38 <__sflush_r>
 8006b72:	4b07      	ldr	r3, [pc, #28]	; (8006b90 <_fflush_r+0x4c>)
 8006b74:	429c      	cmp	r4, r3
 8006b76:	d101      	bne.n	8006b7c <_fflush_r+0x38>
 8006b78:	68ac      	ldr	r4, [r5, #8]
 8006b7a:	e7f1      	b.n	8006b60 <_fflush_r+0x1c>
 8006b7c:	4b05      	ldr	r3, [pc, #20]	; (8006b94 <_fflush_r+0x50>)
 8006b7e:	429c      	cmp	r4, r3
 8006b80:	bf08      	it	eq
 8006b82:	68ec      	ldreq	r4, [r5, #12]
 8006b84:	e7ec      	b.n	8006b60 <_fflush_r+0x1c>
 8006b86:	2000      	movs	r0, #0
 8006b88:	bd38      	pop	{r3, r4, r5, pc}
 8006b8a:	bf00      	nop
 8006b8c:	08009800 	.word	0x08009800
 8006b90:	08009820 	.word	0x08009820
 8006b94:	080097e0 	.word	0x080097e0

08006b98 <std>:
 8006b98:	2300      	movs	r3, #0
 8006b9a:	b510      	push	{r4, lr}
 8006b9c:	4604      	mov	r4, r0
 8006b9e:	e9c0 3300 	strd	r3, r3, [r0]
 8006ba2:	6083      	str	r3, [r0, #8]
 8006ba4:	8181      	strh	r1, [r0, #12]
 8006ba6:	6643      	str	r3, [r0, #100]	; 0x64
 8006ba8:	81c2      	strh	r2, [r0, #14]
 8006baa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006bae:	6183      	str	r3, [r0, #24]
 8006bb0:	4619      	mov	r1, r3
 8006bb2:	2208      	movs	r2, #8
 8006bb4:	305c      	adds	r0, #92	; 0x5c
 8006bb6:	f7fe fb59 	bl	800526c <memset>
 8006bba:	4b05      	ldr	r3, [pc, #20]	; (8006bd0 <std+0x38>)
 8006bbc:	6263      	str	r3, [r4, #36]	; 0x24
 8006bbe:	4b05      	ldr	r3, [pc, #20]	; (8006bd4 <std+0x3c>)
 8006bc0:	62a3      	str	r3, [r4, #40]	; 0x28
 8006bc2:	4b05      	ldr	r3, [pc, #20]	; (8006bd8 <std+0x40>)
 8006bc4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006bc6:	4b05      	ldr	r3, [pc, #20]	; (8006bdc <std+0x44>)
 8006bc8:	6224      	str	r4, [r4, #32]
 8006bca:	6323      	str	r3, [r4, #48]	; 0x30
 8006bcc:	bd10      	pop	{r4, pc}
 8006bce:	bf00      	nop
 8006bd0:	080077f9 	.word	0x080077f9
 8006bd4:	0800781b 	.word	0x0800781b
 8006bd8:	08007853 	.word	0x08007853
 8006bdc:	08007877 	.word	0x08007877

08006be0 <_cleanup_r>:
 8006be0:	4901      	ldr	r1, [pc, #4]	; (8006be8 <_cleanup_r+0x8>)
 8006be2:	f000 b885 	b.w	8006cf0 <_fwalk_reent>
 8006be6:	bf00      	nop
 8006be8:	08006b45 	.word	0x08006b45

08006bec <__sfmoreglue>:
 8006bec:	b570      	push	{r4, r5, r6, lr}
 8006bee:	1e4a      	subs	r2, r1, #1
 8006bf0:	2568      	movs	r5, #104	; 0x68
 8006bf2:	4355      	muls	r5, r2
 8006bf4:	460e      	mov	r6, r1
 8006bf6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006bfa:	f000 fc53 	bl	80074a4 <_malloc_r>
 8006bfe:	4604      	mov	r4, r0
 8006c00:	b140      	cbz	r0, 8006c14 <__sfmoreglue+0x28>
 8006c02:	2100      	movs	r1, #0
 8006c04:	e9c0 1600 	strd	r1, r6, [r0]
 8006c08:	300c      	adds	r0, #12
 8006c0a:	60a0      	str	r0, [r4, #8]
 8006c0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006c10:	f7fe fb2c 	bl	800526c <memset>
 8006c14:	4620      	mov	r0, r4
 8006c16:	bd70      	pop	{r4, r5, r6, pc}

08006c18 <__sinit>:
 8006c18:	6983      	ldr	r3, [r0, #24]
 8006c1a:	b510      	push	{r4, lr}
 8006c1c:	4604      	mov	r4, r0
 8006c1e:	bb33      	cbnz	r3, 8006c6e <__sinit+0x56>
 8006c20:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006c24:	6503      	str	r3, [r0, #80]	; 0x50
 8006c26:	4b12      	ldr	r3, [pc, #72]	; (8006c70 <__sinit+0x58>)
 8006c28:	4a12      	ldr	r2, [pc, #72]	; (8006c74 <__sinit+0x5c>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	6282      	str	r2, [r0, #40]	; 0x28
 8006c2e:	4298      	cmp	r0, r3
 8006c30:	bf04      	itt	eq
 8006c32:	2301      	moveq	r3, #1
 8006c34:	6183      	streq	r3, [r0, #24]
 8006c36:	f000 f81f 	bl	8006c78 <__sfp>
 8006c3a:	6060      	str	r0, [r4, #4]
 8006c3c:	4620      	mov	r0, r4
 8006c3e:	f000 f81b 	bl	8006c78 <__sfp>
 8006c42:	60a0      	str	r0, [r4, #8]
 8006c44:	4620      	mov	r0, r4
 8006c46:	f000 f817 	bl	8006c78 <__sfp>
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	60e0      	str	r0, [r4, #12]
 8006c4e:	2104      	movs	r1, #4
 8006c50:	6860      	ldr	r0, [r4, #4]
 8006c52:	f7ff ffa1 	bl	8006b98 <std>
 8006c56:	2201      	movs	r2, #1
 8006c58:	2109      	movs	r1, #9
 8006c5a:	68a0      	ldr	r0, [r4, #8]
 8006c5c:	f7ff ff9c 	bl	8006b98 <std>
 8006c60:	2202      	movs	r2, #2
 8006c62:	2112      	movs	r1, #18
 8006c64:	68e0      	ldr	r0, [r4, #12]
 8006c66:	f7ff ff97 	bl	8006b98 <std>
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	61a3      	str	r3, [r4, #24]
 8006c6e:	bd10      	pop	{r4, pc}
 8006c70:	08009798 	.word	0x08009798
 8006c74:	08006be1 	.word	0x08006be1

08006c78 <__sfp>:
 8006c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c7a:	4b1b      	ldr	r3, [pc, #108]	; (8006ce8 <__sfp+0x70>)
 8006c7c:	681e      	ldr	r6, [r3, #0]
 8006c7e:	69b3      	ldr	r3, [r6, #24]
 8006c80:	4607      	mov	r7, r0
 8006c82:	b913      	cbnz	r3, 8006c8a <__sfp+0x12>
 8006c84:	4630      	mov	r0, r6
 8006c86:	f7ff ffc7 	bl	8006c18 <__sinit>
 8006c8a:	3648      	adds	r6, #72	; 0x48
 8006c8c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006c90:	3b01      	subs	r3, #1
 8006c92:	d503      	bpl.n	8006c9c <__sfp+0x24>
 8006c94:	6833      	ldr	r3, [r6, #0]
 8006c96:	b133      	cbz	r3, 8006ca6 <__sfp+0x2e>
 8006c98:	6836      	ldr	r6, [r6, #0]
 8006c9a:	e7f7      	b.n	8006c8c <__sfp+0x14>
 8006c9c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006ca0:	b16d      	cbz	r5, 8006cbe <__sfp+0x46>
 8006ca2:	3468      	adds	r4, #104	; 0x68
 8006ca4:	e7f4      	b.n	8006c90 <__sfp+0x18>
 8006ca6:	2104      	movs	r1, #4
 8006ca8:	4638      	mov	r0, r7
 8006caa:	f7ff ff9f 	bl	8006bec <__sfmoreglue>
 8006cae:	6030      	str	r0, [r6, #0]
 8006cb0:	2800      	cmp	r0, #0
 8006cb2:	d1f1      	bne.n	8006c98 <__sfp+0x20>
 8006cb4:	230c      	movs	r3, #12
 8006cb6:	603b      	str	r3, [r7, #0]
 8006cb8:	4604      	mov	r4, r0
 8006cba:	4620      	mov	r0, r4
 8006cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cbe:	4b0b      	ldr	r3, [pc, #44]	; (8006cec <__sfp+0x74>)
 8006cc0:	6665      	str	r5, [r4, #100]	; 0x64
 8006cc2:	e9c4 5500 	strd	r5, r5, [r4]
 8006cc6:	60a5      	str	r5, [r4, #8]
 8006cc8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006ccc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006cd0:	2208      	movs	r2, #8
 8006cd2:	4629      	mov	r1, r5
 8006cd4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006cd8:	f7fe fac8 	bl	800526c <memset>
 8006cdc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006ce0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006ce4:	e7e9      	b.n	8006cba <__sfp+0x42>
 8006ce6:	bf00      	nop
 8006ce8:	08009798 	.word	0x08009798
 8006cec:	ffff0001 	.word	0xffff0001

08006cf0 <_fwalk_reent>:
 8006cf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cf4:	4680      	mov	r8, r0
 8006cf6:	4689      	mov	r9, r1
 8006cf8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006cfc:	2600      	movs	r6, #0
 8006cfe:	b914      	cbnz	r4, 8006d06 <_fwalk_reent+0x16>
 8006d00:	4630      	mov	r0, r6
 8006d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d06:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006d0a:	3f01      	subs	r7, #1
 8006d0c:	d501      	bpl.n	8006d12 <_fwalk_reent+0x22>
 8006d0e:	6824      	ldr	r4, [r4, #0]
 8006d10:	e7f5      	b.n	8006cfe <_fwalk_reent+0xe>
 8006d12:	89ab      	ldrh	r3, [r5, #12]
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d907      	bls.n	8006d28 <_fwalk_reent+0x38>
 8006d18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d1c:	3301      	adds	r3, #1
 8006d1e:	d003      	beq.n	8006d28 <_fwalk_reent+0x38>
 8006d20:	4629      	mov	r1, r5
 8006d22:	4640      	mov	r0, r8
 8006d24:	47c8      	blx	r9
 8006d26:	4306      	orrs	r6, r0
 8006d28:	3568      	adds	r5, #104	; 0x68
 8006d2a:	e7ee      	b.n	8006d0a <_fwalk_reent+0x1a>

08006d2c <_localeconv_r>:
 8006d2c:	4b04      	ldr	r3, [pc, #16]	; (8006d40 <_localeconv_r+0x14>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	6a18      	ldr	r0, [r3, #32]
 8006d32:	4b04      	ldr	r3, [pc, #16]	; (8006d44 <_localeconv_r+0x18>)
 8006d34:	2800      	cmp	r0, #0
 8006d36:	bf08      	it	eq
 8006d38:	4618      	moveq	r0, r3
 8006d3a:	30f0      	adds	r0, #240	; 0xf0
 8006d3c:	4770      	bx	lr
 8006d3e:	bf00      	nop
 8006d40:	20000050 	.word	0x20000050
 8006d44:	200000b4 	.word	0x200000b4

08006d48 <__swhatbuf_r>:
 8006d48:	b570      	push	{r4, r5, r6, lr}
 8006d4a:	460e      	mov	r6, r1
 8006d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d50:	2900      	cmp	r1, #0
 8006d52:	b096      	sub	sp, #88	; 0x58
 8006d54:	4614      	mov	r4, r2
 8006d56:	461d      	mov	r5, r3
 8006d58:	da07      	bge.n	8006d6a <__swhatbuf_r+0x22>
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	602b      	str	r3, [r5, #0]
 8006d5e:	89b3      	ldrh	r3, [r6, #12]
 8006d60:	061a      	lsls	r2, r3, #24
 8006d62:	d410      	bmi.n	8006d86 <__swhatbuf_r+0x3e>
 8006d64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d68:	e00e      	b.n	8006d88 <__swhatbuf_r+0x40>
 8006d6a:	466a      	mov	r2, sp
 8006d6c:	f000 fdaa 	bl	80078c4 <_fstat_r>
 8006d70:	2800      	cmp	r0, #0
 8006d72:	dbf2      	blt.n	8006d5a <__swhatbuf_r+0x12>
 8006d74:	9a01      	ldr	r2, [sp, #4]
 8006d76:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006d7a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006d7e:	425a      	negs	r2, r3
 8006d80:	415a      	adcs	r2, r3
 8006d82:	602a      	str	r2, [r5, #0]
 8006d84:	e7ee      	b.n	8006d64 <__swhatbuf_r+0x1c>
 8006d86:	2340      	movs	r3, #64	; 0x40
 8006d88:	2000      	movs	r0, #0
 8006d8a:	6023      	str	r3, [r4, #0]
 8006d8c:	b016      	add	sp, #88	; 0x58
 8006d8e:	bd70      	pop	{r4, r5, r6, pc}

08006d90 <__smakebuf_r>:
 8006d90:	898b      	ldrh	r3, [r1, #12]
 8006d92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006d94:	079d      	lsls	r5, r3, #30
 8006d96:	4606      	mov	r6, r0
 8006d98:	460c      	mov	r4, r1
 8006d9a:	d507      	bpl.n	8006dac <__smakebuf_r+0x1c>
 8006d9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006da0:	6023      	str	r3, [r4, #0]
 8006da2:	6123      	str	r3, [r4, #16]
 8006da4:	2301      	movs	r3, #1
 8006da6:	6163      	str	r3, [r4, #20]
 8006da8:	b002      	add	sp, #8
 8006daa:	bd70      	pop	{r4, r5, r6, pc}
 8006dac:	ab01      	add	r3, sp, #4
 8006dae:	466a      	mov	r2, sp
 8006db0:	f7ff ffca 	bl	8006d48 <__swhatbuf_r>
 8006db4:	9900      	ldr	r1, [sp, #0]
 8006db6:	4605      	mov	r5, r0
 8006db8:	4630      	mov	r0, r6
 8006dba:	f000 fb73 	bl	80074a4 <_malloc_r>
 8006dbe:	b948      	cbnz	r0, 8006dd4 <__smakebuf_r+0x44>
 8006dc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dc4:	059a      	lsls	r2, r3, #22
 8006dc6:	d4ef      	bmi.n	8006da8 <__smakebuf_r+0x18>
 8006dc8:	f023 0303 	bic.w	r3, r3, #3
 8006dcc:	f043 0302 	orr.w	r3, r3, #2
 8006dd0:	81a3      	strh	r3, [r4, #12]
 8006dd2:	e7e3      	b.n	8006d9c <__smakebuf_r+0xc>
 8006dd4:	4b0d      	ldr	r3, [pc, #52]	; (8006e0c <__smakebuf_r+0x7c>)
 8006dd6:	62b3      	str	r3, [r6, #40]	; 0x28
 8006dd8:	89a3      	ldrh	r3, [r4, #12]
 8006dda:	6020      	str	r0, [r4, #0]
 8006ddc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006de0:	81a3      	strh	r3, [r4, #12]
 8006de2:	9b00      	ldr	r3, [sp, #0]
 8006de4:	6163      	str	r3, [r4, #20]
 8006de6:	9b01      	ldr	r3, [sp, #4]
 8006de8:	6120      	str	r0, [r4, #16]
 8006dea:	b15b      	cbz	r3, 8006e04 <__smakebuf_r+0x74>
 8006dec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006df0:	4630      	mov	r0, r6
 8006df2:	f000 fd79 	bl	80078e8 <_isatty_r>
 8006df6:	b128      	cbz	r0, 8006e04 <__smakebuf_r+0x74>
 8006df8:	89a3      	ldrh	r3, [r4, #12]
 8006dfa:	f023 0303 	bic.w	r3, r3, #3
 8006dfe:	f043 0301 	orr.w	r3, r3, #1
 8006e02:	81a3      	strh	r3, [r4, #12]
 8006e04:	89a3      	ldrh	r3, [r4, #12]
 8006e06:	431d      	orrs	r5, r3
 8006e08:	81a5      	strh	r5, [r4, #12]
 8006e0a:	e7cd      	b.n	8006da8 <__smakebuf_r+0x18>
 8006e0c:	08006be1 	.word	0x08006be1

08006e10 <malloc>:
 8006e10:	4b02      	ldr	r3, [pc, #8]	; (8006e1c <malloc+0xc>)
 8006e12:	4601      	mov	r1, r0
 8006e14:	6818      	ldr	r0, [r3, #0]
 8006e16:	f000 bb45 	b.w	80074a4 <_malloc_r>
 8006e1a:	bf00      	nop
 8006e1c:	20000050 	.word	0x20000050

08006e20 <memcpy>:
 8006e20:	b510      	push	{r4, lr}
 8006e22:	1e43      	subs	r3, r0, #1
 8006e24:	440a      	add	r2, r1
 8006e26:	4291      	cmp	r1, r2
 8006e28:	d100      	bne.n	8006e2c <memcpy+0xc>
 8006e2a:	bd10      	pop	{r4, pc}
 8006e2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e34:	e7f7      	b.n	8006e26 <memcpy+0x6>

08006e36 <_Balloc>:
 8006e36:	b570      	push	{r4, r5, r6, lr}
 8006e38:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006e3a:	4604      	mov	r4, r0
 8006e3c:	460e      	mov	r6, r1
 8006e3e:	b93d      	cbnz	r5, 8006e50 <_Balloc+0x1a>
 8006e40:	2010      	movs	r0, #16
 8006e42:	f7ff ffe5 	bl	8006e10 <malloc>
 8006e46:	6260      	str	r0, [r4, #36]	; 0x24
 8006e48:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006e4c:	6005      	str	r5, [r0, #0]
 8006e4e:	60c5      	str	r5, [r0, #12]
 8006e50:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006e52:	68eb      	ldr	r3, [r5, #12]
 8006e54:	b183      	cbz	r3, 8006e78 <_Balloc+0x42>
 8006e56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006e5e:	b9b8      	cbnz	r0, 8006e90 <_Balloc+0x5a>
 8006e60:	2101      	movs	r1, #1
 8006e62:	fa01 f506 	lsl.w	r5, r1, r6
 8006e66:	1d6a      	adds	r2, r5, #5
 8006e68:	0092      	lsls	r2, r2, #2
 8006e6a:	4620      	mov	r0, r4
 8006e6c:	f000 fabe 	bl	80073ec <_calloc_r>
 8006e70:	b160      	cbz	r0, 8006e8c <_Balloc+0x56>
 8006e72:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006e76:	e00e      	b.n	8006e96 <_Balloc+0x60>
 8006e78:	2221      	movs	r2, #33	; 0x21
 8006e7a:	2104      	movs	r1, #4
 8006e7c:	4620      	mov	r0, r4
 8006e7e:	f000 fab5 	bl	80073ec <_calloc_r>
 8006e82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e84:	60e8      	str	r0, [r5, #12]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d1e4      	bne.n	8006e56 <_Balloc+0x20>
 8006e8c:	2000      	movs	r0, #0
 8006e8e:	bd70      	pop	{r4, r5, r6, pc}
 8006e90:	6802      	ldr	r2, [r0, #0]
 8006e92:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006e96:	2300      	movs	r3, #0
 8006e98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e9c:	e7f7      	b.n	8006e8e <_Balloc+0x58>

08006e9e <_Bfree>:
 8006e9e:	b570      	push	{r4, r5, r6, lr}
 8006ea0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006ea2:	4606      	mov	r6, r0
 8006ea4:	460d      	mov	r5, r1
 8006ea6:	b93c      	cbnz	r4, 8006eb8 <_Bfree+0x1a>
 8006ea8:	2010      	movs	r0, #16
 8006eaa:	f7ff ffb1 	bl	8006e10 <malloc>
 8006eae:	6270      	str	r0, [r6, #36]	; 0x24
 8006eb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006eb4:	6004      	str	r4, [r0, #0]
 8006eb6:	60c4      	str	r4, [r0, #12]
 8006eb8:	b13d      	cbz	r5, 8006eca <_Bfree+0x2c>
 8006eba:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006ebc:	686a      	ldr	r2, [r5, #4]
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ec4:	6029      	str	r1, [r5, #0]
 8006ec6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006eca:	bd70      	pop	{r4, r5, r6, pc}

08006ecc <__multadd>:
 8006ecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ed0:	690d      	ldr	r5, [r1, #16]
 8006ed2:	461f      	mov	r7, r3
 8006ed4:	4606      	mov	r6, r0
 8006ed6:	460c      	mov	r4, r1
 8006ed8:	f101 0c14 	add.w	ip, r1, #20
 8006edc:	2300      	movs	r3, #0
 8006ede:	f8dc 0000 	ldr.w	r0, [ip]
 8006ee2:	b281      	uxth	r1, r0
 8006ee4:	fb02 7101 	mla	r1, r2, r1, r7
 8006ee8:	0c0f      	lsrs	r7, r1, #16
 8006eea:	0c00      	lsrs	r0, r0, #16
 8006eec:	fb02 7000 	mla	r0, r2, r0, r7
 8006ef0:	b289      	uxth	r1, r1
 8006ef2:	3301      	adds	r3, #1
 8006ef4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006ef8:	429d      	cmp	r5, r3
 8006efa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006efe:	f84c 1b04 	str.w	r1, [ip], #4
 8006f02:	dcec      	bgt.n	8006ede <__multadd+0x12>
 8006f04:	b1d7      	cbz	r7, 8006f3c <__multadd+0x70>
 8006f06:	68a3      	ldr	r3, [r4, #8]
 8006f08:	42ab      	cmp	r3, r5
 8006f0a:	dc12      	bgt.n	8006f32 <__multadd+0x66>
 8006f0c:	6861      	ldr	r1, [r4, #4]
 8006f0e:	4630      	mov	r0, r6
 8006f10:	3101      	adds	r1, #1
 8006f12:	f7ff ff90 	bl	8006e36 <_Balloc>
 8006f16:	6922      	ldr	r2, [r4, #16]
 8006f18:	3202      	adds	r2, #2
 8006f1a:	f104 010c 	add.w	r1, r4, #12
 8006f1e:	4680      	mov	r8, r0
 8006f20:	0092      	lsls	r2, r2, #2
 8006f22:	300c      	adds	r0, #12
 8006f24:	f7ff ff7c 	bl	8006e20 <memcpy>
 8006f28:	4621      	mov	r1, r4
 8006f2a:	4630      	mov	r0, r6
 8006f2c:	f7ff ffb7 	bl	8006e9e <_Bfree>
 8006f30:	4644      	mov	r4, r8
 8006f32:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f36:	3501      	adds	r5, #1
 8006f38:	615f      	str	r7, [r3, #20]
 8006f3a:	6125      	str	r5, [r4, #16]
 8006f3c:	4620      	mov	r0, r4
 8006f3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006f42 <__hi0bits>:
 8006f42:	0c02      	lsrs	r2, r0, #16
 8006f44:	0412      	lsls	r2, r2, #16
 8006f46:	4603      	mov	r3, r0
 8006f48:	b9b2      	cbnz	r2, 8006f78 <__hi0bits+0x36>
 8006f4a:	0403      	lsls	r3, r0, #16
 8006f4c:	2010      	movs	r0, #16
 8006f4e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006f52:	bf04      	itt	eq
 8006f54:	021b      	lsleq	r3, r3, #8
 8006f56:	3008      	addeq	r0, #8
 8006f58:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006f5c:	bf04      	itt	eq
 8006f5e:	011b      	lsleq	r3, r3, #4
 8006f60:	3004      	addeq	r0, #4
 8006f62:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006f66:	bf04      	itt	eq
 8006f68:	009b      	lsleq	r3, r3, #2
 8006f6a:	3002      	addeq	r0, #2
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	db06      	blt.n	8006f7e <__hi0bits+0x3c>
 8006f70:	005b      	lsls	r3, r3, #1
 8006f72:	d503      	bpl.n	8006f7c <__hi0bits+0x3a>
 8006f74:	3001      	adds	r0, #1
 8006f76:	4770      	bx	lr
 8006f78:	2000      	movs	r0, #0
 8006f7a:	e7e8      	b.n	8006f4e <__hi0bits+0xc>
 8006f7c:	2020      	movs	r0, #32
 8006f7e:	4770      	bx	lr

08006f80 <__lo0bits>:
 8006f80:	6803      	ldr	r3, [r0, #0]
 8006f82:	f013 0207 	ands.w	r2, r3, #7
 8006f86:	4601      	mov	r1, r0
 8006f88:	d00b      	beq.n	8006fa2 <__lo0bits+0x22>
 8006f8a:	07da      	lsls	r2, r3, #31
 8006f8c:	d423      	bmi.n	8006fd6 <__lo0bits+0x56>
 8006f8e:	0798      	lsls	r0, r3, #30
 8006f90:	bf49      	itett	mi
 8006f92:	085b      	lsrmi	r3, r3, #1
 8006f94:	089b      	lsrpl	r3, r3, #2
 8006f96:	2001      	movmi	r0, #1
 8006f98:	600b      	strmi	r3, [r1, #0]
 8006f9a:	bf5c      	itt	pl
 8006f9c:	600b      	strpl	r3, [r1, #0]
 8006f9e:	2002      	movpl	r0, #2
 8006fa0:	4770      	bx	lr
 8006fa2:	b298      	uxth	r0, r3
 8006fa4:	b9a8      	cbnz	r0, 8006fd2 <__lo0bits+0x52>
 8006fa6:	0c1b      	lsrs	r3, r3, #16
 8006fa8:	2010      	movs	r0, #16
 8006faa:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006fae:	bf04      	itt	eq
 8006fb0:	0a1b      	lsreq	r3, r3, #8
 8006fb2:	3008      	addeq	r0, #8
 8006fb4:	071a      	lsls	r2, r3, #28
 8006fb6:	bf04      	itt	eq
 8006fb8:	091b      	lsreq	r3, r3, #4
 8006fba:	3004      	addeq	r0, #4
 8006fbc:	079a      	lsls	r2, r3, #30
 8006fbe:	bf04      	itt	eq
 8006fc0:	089b      	lsreq	r3, r3, #2
 8006fc2:	3002      	addeq	r0, #2
 8006fc4:	07da      	lsls	r2, r3, #31
 8006fc6:	d402      	bmi.n	8006fce <__lo0bits+0x4e>
 8006fc8:	085b      	lsrs	r3, r3, #1
 8006fca:	d006      	beq.n	8006fda <__lo0bits+0x5a>
 8006fcc:	3001      	adds	r0, #1
 8006fce:	600b      	str	r3, [r1, #0]
 8006fd0:	4770      	bx	lr
 8006fd2:	4610      	mov	r0, r2
 8006fd4:	e7e9      	b.n	8006faa <__lo0bits+0x2a>
 8006fd6:	2000      	movs	r0, #0
 8006fd8:	4770      	bx	lr
 8006fda:	2020      	movs	r0, #32
 8006fdc:	4770      	bx	lr

08006fde <__i2b>:
 8006fde:	b510      	push	{r4, lr}
 8006fe0:	460c      	mov	r4, r1
 8006fe2:	2101      	movs	r1, #1
 8006fe4:	f7ff ff27 	bl	8006e36 <_Balloc>
 8006fe8:	2201      	movs	r2, #1
 8006fea:	6144      	str	r4, [r0, #20]
 8006fec:	6102      	str	r2, [r0, #16]
 8006fee:	bd10      	pop	{r4, pc}

08006ff0 <__multiply>:
 8006ff0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff4:	4614      	mov	r4, r2
 8006ff6:	690a      	ldr	r2, [r1, #16]
 8006ff8:	6923      	ldr	r3, [r4, #16]
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	bfb8      	it	lt
 8006ffe:	460b      	movlt	r3, r1
 8007000:	4688      	mov	r8, r1
 8007002:	bfbc      	itt	lt
 8007004:	46a0      	movlt	r8, r4
 8007006:	461c      	movlt	r4, r3
 8007008:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800700c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007010:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007014:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007018:	eb07 0609 	add.w	r6, r7, r9
 800701c:	42b3      	cmp	r3, r6
 800701e:	bfb8      	it	lt
 8007020:	3101      	addlt	r1, #1
 8007022:	f7ff ff08 	bl	8006e36 <_Balloc>
 8007026:	f100 0514 	add.w	r5, r0, #20
 800702a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800702e:	462b      	mov	r3, r5
 8007030:	2200      	movs	r2, #0
 8007032:	4573      	cmp	r3, lr
 8007034:	d316      	bcc.n	8007064 <__multiply+0x74>
 8007036:	f104 0214 	add.w	r2, r4, #20
 800703a:	f108 0114 	add.w	r1, r8, #20
 800703e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007042:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007046:	9300      	str	r3, [sp, #0]
 8007048:	9b00      	ldr	r3, [sp, #0]
 800704a:	9201      	str	r2, [sp, #4]
 800704c:	4293      	cmp	r3, r2
 800704e:	d80c      	bhi.n	800706a <__multiply+0x7a>
 8007050:	2e00      	cmp	r6, #0
 8007052:	dd03      	ble.n	800705c <__multiply+0x6c>
 8007054:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007058:	2b00      	cmp	r3, #0
 800705a:	d05d      	beq.n	8007118 <__multiply+0x128>
 800705c:	6106      	str	r6, [r0, #16]
 800705e:	b003      	add	sp, #12
 8007060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007064:	f843 2b04 	str.w	r2, [r3], #4
 8007068:	e7e3      	b.n	8007032 <__multiply+0x42>
 800706a:	f8b2 b000 	ldrh.w	fp, [r2]
 800706e:	f1bb 0f00 	cmp.w	fp, #0
 8007072:	d023      	beq.n	80070bc <__multiply+0xcc>
 8007074:	4689      	mov	r9, r1
 8007076:	46ac      	mov	ip, r5
 8007078:	f04f 0800 	mov.w	r8, #0
 800707c:	f859 4b04 	ldr.w	r4, [r9], #4
 8007080:	f8dc a000 	ldr.w	sl, [ip]
 8007084:	b2a3      	uxth	r3, r4
 8007086:	fa1f fa8a 	uxth.w	sl, sl
 800708a:	fb0b a303 	mla	r3, fp, r3, sl
 800708e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007092:	f8dc 4000 	ldr.w	r4, [ip]
 8007096:	4443      	add	r3, r8
 8007098:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800709c:	fb0b 840a 	mla	r4, fp, sl, r8
 80070a0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80070a4:	46e2      	mov	sl, ip
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80070ac:	454f      	cmp	r7, r9
 80070ae:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80070b2:	f84a 3b04 	str.w	r3, [sl], #4
 80070b6:	d82b      	bhi.n	8007110 <__multiply+0x120>
 80070b8:	f8cc 8004 	str.w	r8, [ip, #4]
 80070bc:	9b01      	ldr	r3, [sp, #4]
 80070be:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80070c2:	3204      	adds	r2, #4
 80070c4:	f1ba 0f00 	cmp.w	sl, #0
 80070c8:	d020      	beq.n	800710c <__multiply+0x11c>
 80070ca:	682b      	ldr	r3, [r5, #0]
 80070cc:	4689      	mov	r9, r1
 80070ce:	46a8      	mov	r8, r5
 80070d0:	f04f 0b00 	mov.w	fp, #0
 80070d4:	f8b9 c000 	ldrh.w	ip, [r9]
 80070d8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80070dc:	fb0a 440c 	mla	r4, sl, ip, r4
 80070e0:	445c      	add	r4, fp
 80070e2:	46c4      	mov	ip, r8
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80070ea:	f84c 3b04 	str.w	r3, [ip], #4
 80070ee:	f859 3b04 	ldr.w	r3, [r9], #4
 80070f2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80070f6:	0c1b      	lsrs	r3, r3, #16
 80070f8:	fb0a b303 	mla	r3, sl, r3, fp
 80070fc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007100:	454f      	cmp	r7, r9
 8007102:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007106:	d805      	bhi.n	8007114 <__multiply+0x124>
 8007108:	f8c8 3004 	str.w	r3, [r8, #4]
 800710c:	3504      	adds	r5, #4
 800710e:	e79b      	b.n	8007048 <__multiply+0x58>
 8007110:	46d4      	mov	ip, sl
 8007112:	e7b3      	b.n	800707c <__multiply+0x8c>
 8007114:	46e0      	mov	r8, ip
 8007116:	e7dd      	b.n	80070d4 <__multiply+0xe4>
 8007118:	3e01      	subs	r6, #1
 800711a:	e799      	b.n	8007050 <__multiply+0x60>

0800711c <__pow5mult>:
 800711c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007120:	4615      	mov	r5, r2
 8007122:	f012 0203 	ands.w	r2, r2, #3
 8007126:	4606      	mov	r6, r0
 8007128:	460f      	mov	r7, r1
 800712a:	d007      	beq.n	800713c <__pow5mult+0x20>
 800712c:	3a01      	subs	r2, #1
 800712e:	4c21      	ldr	r4, [pc, #132]	; (80071b4 <__pow5mult+0x98>)
 8007130:	2300      	movs	r3, #0
 8007132:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007136:	f7ff fec9 	bl	8006ecc <__multadd>
 800713a:	4607      	mov	r7, r0
 800713c:	10ad      	asrs	r5, r5, #2
 800713e:	d035      	beq.n	80071ac <__pow5mult+0x90>
 8007140:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007142:	b93c      	cbnz	r4, 8007154 <__pow5mult+0x38>
 8007144:	2010      	movs	r0, #16
 8007146:	f7ff fe63 	bl	8006e10 <malloc>
 800714a:	6270      	str	r0, [r6, #36]	; 0x24
 800714c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007150:	6004      	str	r4, [r0, #0]
 8007152:	60c4      	str	r4, [r0, #12]
 8007154:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007158:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800715c:	b94c      	cbnz	r4, 8007172 <__pow5mult+0x56>
 800715e:	f240 2171 	movw	r1, #625	; 0x271
 8007162:	4630      	mov	r0, r6
 8007164:	f7ff ff3b 	bl	8006fde <__i2b>
 8007168:	2300      	movs	r3, #0
 800716a:	f8c8 0008 	str.w	r0, [r8, #8]
 800716e:	4604      	mov	r4, r0
 8007170:	6003      	str	r3, [r0, #0]
 8007172:	f04f 0800 	mov.w	r8, #0
 8007176:	07eb      	lsls	r3, r5, #31
 8007178:	d50a      	bpl.n	8007190 <__pow5mult+0x74>
 800717a:	4639      	mov	r1, r7
 800717c:	4622      	mov	r2, r4
 800717e:	4630      	mov	r0, r6
 8007180:	f7ff ff36 	bl	8006ff0 <__multiply>
 8007184:	4639      	mov	r1, r7
 8007186:	4681      	mov	r9, r0
 8007188:	4630      	mov	r0, r6
 800718a:	f7ff fe88 	bl	8006e9e <_Bfree>
 800718e:	464f      	mov	r7, r9
 8007190:	106d      	asrs	r5, r5, #1
 8007192:	d00b      	beq.n	80071ac <__pow5mult+0x90>
 8007194:	6820      	ldr	r0, [r4, #0]
 8007196:	b938      	cbnz	r0, 80071a8 <__pow5mult+0x8c>
 8007198:	4622      	mov	r2, r4
 800719a:	4621      	mov	r1, r4
 800719c:	4630      	mov	r0, r6
 800719e:	f7ff ff27 	bl	8006ff0 <__multiply>
 80071a2:	6020      	str	r0, [r4, #0]
 80071a4:	f8c0 8000 	str.w	r8, [r0]
 80071a8:	4604      	mov	r4, r0
 80071aa:	e7e4      	b.n	8007176 <__pow5mult+0x5a>
 80071ac:	4638      	mov	r0, r7
 80071ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071b2:	bf00      	nop
 80071b4:	08009930 	.word	0x08009930

080071b8 <__lshift>:
 80071b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071bc:	460c      	mov	r4, r1
 80071be:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80071c2:	6923      	ldr	r3, [r4, #16]
 80071c4:	6849      	ldr	r1, [r1, #4]
 80071c6:	eb0a 0903 	add.w	r9, sl, r3
 80071ca:	68a3      	ldr	r3, [r4, #8]
 80071cc:	4607      	mov	r7, r0
 80071ce:	4616      	mov	r6, r2
 80071d0:	f109 0501 	add.w	r5, r9, #1
 80071d4:	42ab      	cmp	r3, r5
 80071d6:	db32      	blt.n	800723e <__lshift+0x86>
 80071d8:	4638      	mov	r0, r7
 80071da:	f7ff fe2c 	bl	8006e36 <_Balloc>
 80071de:	2300      	movs	r3, #0
 80071e0:	4680      	mov	r8, r0
 80071e2:	f100 0114 	add.w	r1, r0, #20
 80071e6:	461a      	mov	r2, r3
 80071e8:	4553      	cmp	r3, sl
 80071ea:	db2b      	blt.n	8007244 <__lshift+0x8c>
 80071ec:	6920      	ldr	r0, [r4, #16]
 80071ee:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80071f2:	f104 0314 	add.w	r3, r4, #20
 80071f6:	f016 021f 	ands.w	r2, r6, #31
 80071fa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80071fe:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007202:	d025      	beq.n	8007250 <__lshift+0x98>
 8007204:	f1c2 0e20 	rsb	lr, r2, #32
 8007208:	2000      	movs	r0, #0
 800720a:	681e      	ldr	r6, [r3, #0]
 800720c:	468a      	mov	sl, r1
 800720e:	4096      	lsls	r6, r2
 8007210:	4330      	orrs	r0, r6
 8007212:	f84a 0b04 	str.w	r0, [sl], #4
 8007216:	f853 0b04 	ldr.w	r0, [r3], #4
 800721a:	459c      	cmp	ip, r3
 800721c:	fa20 f00e 	lsr.w	r0, r0, lr
 8007220:	d814      	bhi.n	800724c <__lshift+0x94>
 8007222:	6048      	str	r0, [r1, #4]
 8007224:	b108      	cbz	r0, 800722a <__lshift+0x72>
 8007226:	f109 0502 	add.w	r5, r9, #2
 800722a:	3d01      	subs	r5, #1
 800722c:	4638      	mov	r0, r7
 800722e:	f8c8 5010 	str.w	r5, [r8, #16]
 8007232:	4621      	mov	r1, r4
 8007234:	f7ff fe33 	bl	8006e9e <_Bfree>
 8007238:	4640      	mov	r0, r8
 800723a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800723e:	3101      	adds	r1, #1
 8007240:	005b      	lsls	r3, r3, #1
 8007242:	e7c7      	b.n	80071d4 <__lshift+0x1c>
 8007244:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007248:	3301      	adds	r3, #1
 800724a:	e7cd      	b.n	80071e8 <__lshift+0x30>
 800724c:	4651      	mov	r1, sl
 800724e:	e7dc      	b.n	800720a <__lshift+0x52>
 8007250:	3904      	subs	r1, #4
 8007252:	f853 2b04 	ldr.w	r2, [r3], #4
 8007256:	f841 2f04 	str.w	r2, [r1, #4]!
 800725a:	459c      	cmp	ip, r3
 800725c:	d8f9      	bhi.n	8007252 <__lshift+0x9a>
 800725e:	e7e4      	b.n	800722a <__lshift+0x72>

08007260 <__mcmp>:
 8007260:	6903      	ldr	r3, [r0, #16]
 8007262:	690a      	ldr	r2, [r1, #16]
 8007264:	1a9b      	subs	r3, r3, r2
 8007266:	b530      	push	{r4, r5, lr}
 8007268:	d10c      	bne.n	8007284 <__mcmp+0x24>
 800726a:	0092      	lsls	r2, r2, #2
 800726c:	3014      	adds	r0, #20
 800726e:	3114      	adds	r1, #20
 8007270:	1884      	adds	r4, r0, r2
 8007272:	4411      	add	r1, r2
 8007274:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007278:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800727c:	4295      	cmp	r5, r2
 800727e:	d003      	beq.n	8007288 <__mcmp+0x28>
 8007280:	d305      	bcc.n	800728e <__mcmp+0x2e>
 8007282:	2301      	movs	r3, #1
 8007284:	4618      	mov	r0, r3
 8007286:	bd30      	pop	{r4, r5, pc}
 8007288:	42a0      	cmp	r0, r4
 800728a:	d3f3      	bcc.n	8007274 <__mcmp+0x14>
 800728c:	e7fa      	b.n	8007284 <__mcmp+0x24>
 800728e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007292:	e7f7      	b.n	8007284 <__mcmp+0x24>

08007294 <__mdiff>:
 8007294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007298:	460d      	mov	r5, r1
 800729a:	4607      	mov	r7, r0
 800729c:	4611      	mov	r1, r2
 800729e:	4628      	mov	r0, r5
 80072a0:	4614      	mov	r4, r2
 80072a2:	f7ff ffdd 	bl	8007260 <__mcmp>
 80072a6:	1e06      	subs	r6, r0, #0
 80072a8:	d108      	bne.n	80072bc <__mdiff+0x28>
 80072aa:	4631      	mov	r1, r6
 80072ac:	4638      	mov	r0, r7
 80072ae:	f7ff fdc2 	bl	8006e36 <_Balloc>
 80072b2:	2301      	movs	r3, #1
 80072b4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80072b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072bc:	bfa4      	itt	ge
 80072be:	4623      	movge	r3, r4
 80072c0:	462c      	movge	r4, r5
 80072c2:	4638      	mov	r0, r7
 80072c4:	6861      	ldr	r1, [r4, #4]
 80072c6:	bfa6      	itte	ge
 80072c8:	461d      	movge	r5, r3
 80072ca:	2600      	movge	r6, #0
 80072cc:	2601      	movlt	r6, #1
 80072ce:	f7ff fdb2 	bl	8006e36 <_Balloc>
 80072d2:	692b      	ldr	r3, [r5, #16]
 80072d4:	60c6      	str	r6, [r0, #12]
 80072d6:	6926      	ldr	r6, [r4, #16]
 80072d8:	f105 0914 	add.w	r9, r5, #20
 80072dc:	f104 0214 	add.w	r2, r4, #20
 80072e0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80072e4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80072e8:	f100 0514 	add.w	r5, r0, #20
 80072ec:	f04f 0e00 	mov.w	lr, #0
 80072f0:	f852 ab04 	ldr.w	sl, [r2], #4
 80072f4:	f859 4b04 	ldr.w	r4, [r9], #4
 80072f8:	fa1e f18a 	uxtah	r1, lr, sl
 80072fc:	b2a3      	uxth	r3, r4
 80072fe:	1ac9      	subs	r1, r1, r3
 8007300:	0c23      	lsrs	r3, r4, #16
 8007302:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007306:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800730a:	b289      	uxth	r1, r1
 800730c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007310:	45c8      	cmp	r8, r9
 8007312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007316:	4694      	mov	ip, r2
 8007318:	f845 3b04 	str.w	r3, [r5], #4
 800731c:	d8e8      	bhi.n	80072f0 <__mdiff+0x5c>
 800731e:	45bc      	cmp	ip, r7
 8007320:	d304      	bcc.n	800732c <__mdiff+0x98>
 8007322:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007326:	b183      	cbz	r3, 800734a <__mdiff+0xb6>
 8007328:	6106      	str	r6, [r0, #16]
 800732a:	e7c5      	b.n	80072b8 <__mdiff+0x24>
 800732c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007330:	fa1e f381 	uxtah	r3, lr, r1
 8007334:	141a      	asrs	r2, r3, #16
 8007336:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800733a:	b29b      	uxth	r3, r3
 800733c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007340:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007344:	f845 3b04 	str.w	r3, [r5], #4
 8007348:	e7e9      	b.n	800731e <__mdiff+0x8a>
 800734a:	3e01      	subs	r6, #1
 800734c:	e7e9      	b.n	8007322 <__mdiff+0x8e>

0800734e <__d2b>:
 800734e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007352:	460e      	mov	r6, r1
 8007354:	2101      	movs	r1, #1
 8007356:	ec59 8b10 	vmov	r8, r9, d0
 800735a:	4615      	mov	r5, r2
 800735c:	f7ff fd6b 	bl	8006e36 <_Balloc>
 8007360:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007364:	4607      	mov	r7, r0
 8007366:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800736a:	bb34      	cbnz	r4, 80073ba <__d2b+0x6c>
 800736c:	9301      	str	r3, [sp, #4]
 800736e:	f1b8 0300 	subs.w	r3, r8, #0
 8007372:	d027      	beq.n	80073c4 <__d2b+0x76>
 8007374:	a802      	add	r0, sp, #8
 8007376:	f840 3d08 	str.w	r3, [r0, #-8]!
 800737a:	f7ff fe01 	bl	8006f80 <__lo0bits>
 800737e:	9900      	ldr	r1, [sp, #0]
 8007380:	b1f0      	cbz	r0, 80073c0 <__d2b+0x72>
 8007382:	9a01      	ldr	r2, [sp, #4]
 8007384:	f1c0 0320 	rsb	r3, r0, #32
 8007388:	fa02 f303 	lsl.w	r3, r2, r3
 800738c:	430b      	orrs	r3, r1
 800738e:	40c2      	lsrs	r2, r0
 8007390:	617b      	str	r3, [r7, #20]
 8007392:	9201      	str	r2, [sp, #4]
 8007394:	9b01      	ldr	r3, [sp, #4]
 8007396:	61bb      	str	r3, [r7, #24]
 8007398:	2b00      	cmp	r3, #0
 800739a:	bf14      	ite	ne
 800739c:	2102      	movne	r1, #2
 800739e:	2101      	moveq	r1, #1
 80073a0:	6139      	str	r1, [r7, #16]
 80073a2:	b1c4      	cbz	r4, 80073d6 <__d2b+0x88>
 80073a4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80073a8:	4404      	add	r4, r0
 80073aa:	6034      	str	r4, [r6, #0]
 80073ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80073b0:	6028      	str	r0, [r5, #0]
 80073b2:	4638      	mov	r0, r7
 80073b4:	b003      	add	sp, #12
 80073b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80073be:	e7d5      	b.n	800736c <__d2b+0x1e>
 80073c0:	6179      	str	r1, [r7, #20]
 80073c2:	e7e7      	b.n	8007394 <__d2b+0x46>
 80073c4:	a801      	add	r0, sp, #4
 80073c6:	f7ff fddb 	bl	8006f80 <__lo0bits>
 80073ca:	9b01      	ldr	r3, [sp, #4]
 80073cc:	617b      	str	r3, [r7, #20]
 80073ce:	2101      	movs	r1, #1
 80073d0:	6139      	str	r1, [r7, #16]
 80073d2:	3020      	adds	r0, #32
 80073d4:	e7e5      	b.n	80073a2 <__d2b+0x54>
 80073d6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80073da:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80073de:	6030      	str	r0, [r6, #0]
 80073e0:	6918      	ldr	r0, [r3, #16]
 80073e2:	f7ff fdae 	bl	8006f42 <__hi0bits>
 80073e6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80073ea:	e7e1      	b.n	80073b0 <__d2b+0x62>

080073ec <_calloc_r>:
 80073ec:	b538      	push	{r3, r4, r5, lr}
 80073ee:	fb02 f401 	mul.w	r4, r2, r1
 80073f2:	4621      	mov	r1, r4
 80073f4:	f000 f856 	bl	80074a4 <_malloc_r>
 80073f8:	4605      	mov	r5, r0
 80073fa:	b118      	cbz	r0, 8007404 <_calloc_r+0x18>
 80073fc:	4622      	mov	r2, r4
 80073fe:	2100      	movs	r1, #0
 8007400:	f7fd ff34 	bl	800526c <memset>
 8007404:	4628      	mov	r0, r5
 8007406:	bd38      	pop	{r3, r4, r5, pc}

08007408 <_free_r>:
 8007408:	b538      	push	{r3, r4, r5, lr}
 800740a:	4605      	mov	r5, r0
 800740c:	2900      	cmp	r1, #0
 800740e:	d045      	beq.n	800749c <_free_r+0x94>
 8007410:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007414:	1f0c      	subs	r4, r1, #4
 8007416:	2b00      	cmp	r3, #0
 8007418:	bfb8      	it	lt
 800741a:	18e4      	addlt	r4, r4, r3
 800741c:	f000 fa98 	bl	8007950 <__malloc_lock>
 8007420:	4a1f      	ldr	r2, [pc, #124]	; (80074a0 <_free_r+0x98>)
 8007422:	6813      	ldr	r3, [r2, #0]
 8007424:	4610      	mov	r0, r2
 8007426:	b933      	cbnz	r3, 8007436 <_free_r+0x2e>
 8007428:	6063      	str	r3, [r4, #4]
 800742a:	6014      	str	r4, [r2, #0]
 800742c:	4628      	mov	r0, r5
 800742e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007432:	f000 ba8e 	b.w	8007952 <__malloc_unlock>
 8007436:	42a3      	cmp	r3, r4
 8007438:	d90c      	bls.n	8007454 <_free_r+0x4c>
 800743a:	6821      	ldr	r1, [r4, #0]
 800743c:	1862      	adds	r2, r4, r1
 800743e:	4293      	cmp	r3, r2
 8007440:	bf04      	itt	eq
 8007442:	681a      	ldreq	r2, [r3, #0]
 8007444:	685b      	ldreq	r3, [r3, #4]
 8007446:	6063      	str	r3, [r4, #4]
 8007448:	bf04      	itt	eq
 800744a:	1852      	addeq	r2, r2, r1
 800744c:	6022      	streq	r2, [r4, #0]
 800744e:	6004      	str	r4, [r0, #0]
 8007450:	e7ec      	b.n	800742c <_free_r+0x24>
 8007452:	4613      	mov	r3, r2
 8007454:	685a      	ldr	r2, [r3, #4]
 8007456:	b10a      	cbz	r2, 800745c <_free_r+0x54>
 8007458:	42a2      	cmp	r2, r4
 800745a:	d9fa      	bls.n	8007452 <_free_r+0x4a>
 800745c:	6819      	ldr	r1, [r3, #0]
 800745e:	1858      	adds	r0, r3, r1
 8007460:	42a0      	cmp	r0, r4
 8007462:	d10b      	bne.n	800747c <_free_r+0x74>
 8007464:	6820      	ldr	r0, [r4, #0]
 8007466:	4401      	add	r1, r0
 8007468:	1858      	adds	r0, r3, r1
 800746a:	4282      	cmp	r2, r0
 800746c:	6019      	str	r1, [r3, #0]
 800746e:	d1dd      	bne.n	800742c <_free_r+0x24>
 8007470:	6810      	ldr	r0, [r2, #0]
 8007472:	6852      	ldr	r2, [r2, #4]
 8007474:	605a      	str	r2, [r3, #4]
 8007476:	4401      	add	r1, r0
 8007478:	6019      	str	r1, [r3, #0]
 800747a:	e7d7      	b.n	800742c <_free_r+0x24>
 800747c:	d902      	bls.n	8007484 <_free_r+0x7c>
 800747e:	230c      	movs	r3, #12
 8007480:	602b      	str	r3, [r5, #0]
 8007482:	e7d3      	b.n	800742c <_free_r+0x24>
 8007484:	6820      	ldr	r0, [r4, #0]
 8007486:	1821      	adds	r1, r4, r0
 8007488:	428a      	cmp	r2, r1
 800748a:	bf04      	itt	eq
 800748c:	6811      	ldreq	r1, [r2, #0]
 800748e:	6852      	ldreq	r2, [r2, #4]
 8007490:	6062      	str	r2, [r4, #4]
 8007492:	bf04      	itt	eq
 8007494:	1809      	addeq	r1, r1, r0
 8007496:	6021      	streq	r1, [r4, #0]
 8007498:	605c      	str	r4, [r3, #4]
 800749a:	e7c7      	b.n	800742c <_free_r+0x24>
 800749c:	bd38      	pop	{r3, r4, r5, pc}
 800749e:	bf00      	nop
 80074a0:	200002c0 	.word	0x200002c0

080074a4 <_malloc_r>:
 80074a4:	b570      	push	{r4, r5, r6, lr}
 80074a6:	1ccd      	adds	r5, r1, #3
 80074a8:	f025 0503 	bic.w	r5, r5, #3
 80074ac:	3508      	adds	r5, #8
 80074ae:	2d0c      	cmp	r5, #12
 80074b0:	bf38      	it	cc
 80074b2:	250c      	movcc	r5, #12
 80074b4:	2d00      	cmp	r5, #0
 80074b6:	4606      	mov	r6, r0
 80074b8:	db01      	blt.n	80074be <_malloc_r+0x1a>
 80074ba:	42a9      	cmp	r1, r5
 80074bc:	d903      	bls.n	80074c6 <_malloc_r+0x22>
 80074be:	230c      	movs	r3, #12
 80074c0:	6033      	str	r3, [r6, #0]
 80074c2:	2000      	movs	r0, #0
 80074c4:	bd70      	pop	{r4, r5, r6, pc}
 80074c6:	f000 fa43 	bl	8007950 <__malloc_lock>
 80074ca:	4a21      	ldr	r2, [pc, #132]	; (8007550 <_malloc_r+0xac>)
 80074cc:	6814      	ldr	r4, [r2, #0]
 80074ce:	4621      	mov	r1, r4
 80074d0:	b991      	cbnz	r1, 80074f8 <_malloc_r+0x54>
 80074d2:	4c20      	ldr	r4, [pc, #128]	; (8007554 <_malloc_r+0xb0>)
 80074d4:	6823      	ldr	r3, [r4, #0]
 80074d6:	b91b      	cbnz	r3, 80074e0 <_malloc_r+0x3c>
 80074d8:	4630      	mov	r0, r6
 80074da:	f000 f97d 	bl	80077d8 <_sbrk_r>
 80074de:	6020      	str	r0, [r4, #0]
 80074e0:	4629      	mov	r1, r5
 80074e2:	4630      	mov	r0, r6
 80074e4:	f000 f978 	bl	80077d8 <_sbrk_r>
 80074e8:	1c43      	adds	r3, r0, #1
 80074ea:	d124      	bne.n	8007536 <_malloc_r+0x92>
 80074ec:	230c      	movs	r3, #12
 80074ee:	6033      	str	r3, [r6, #0]
 80074f0:	4630      	mov	r0, r6
 80074f2:	f000 fa2e 	bl	8007952 <__malloc_unlock>
 80074f6:	e7e4      	b.n	80074c2 <_malloc_r+0x1e>
 80074f8:	680b      	ldr	r3, [r1, #0]
 80074fa:	1b5b      	subs	r3, r3, r5
 80074fc:	d418      	bmi.n	8007530 <_malloc_r+0x8c>
 80074fe:	2b0b      	cmp	r3, #11
 8007500:	d90f      	bls.n	8007522 <_malloc_r+0x7e>
 8007502:	600b      	str	r3, [r1, #0]
 8007504:	50cd      	str	r5, [r1, r3]
 8007506:	18cc      	adds	r4, r1, r3
 8007508:	4630      	mov	r0, r6
 800750a:	f000 fa22 	bl	8007952 <__malloc_unlock>
 800750e:	f104 000b 	add.w	r0, r4, #11
 8007512:	1d23      	adds	r3, r4, #4
 8007514:	f020 0007 	bic.w	r0, r0, #7
 8007518:	1ac3      	subs	r3, r0, r3
 800751a:	d0d3      	beq.n	80074c4 <_malloc_r+0x20>
 800751c:	425a      	negs	r2, r3
 800751e:	50e2      	str	r2, [r4, r3]
 8007520:	e7d0      	b.n	80074c4 <_malloc_r+0x20>
 8007522:	428c      	cmp	r4, r1
 8007524:	684b      	ldr	r3, [r1, #4]
 8007526:	bf16      	itet	ne
 8007528:	6063      	strne	r3, [r4, #4]
 800752a:	6013      	streq	r3, [r2, #0]
 800752c:	460c      	movne	r4, r1
 800752e:	e7eb      	b.n	8007508 <_malloc_r+0x64>
 8007530:	460c      	mov	r4, r1
 8007532:	6849      	ldr	r1, [r1, #4]
 8007534:	e7cc      	b.n	80074d0 <_malloc_r+0x2c>
 8007536:	1cc4      	adds	r4, r0, #3
 8007538:	f024 0403 	bic.w	r4, r4, #3
 800753c:	42a0      	cmp	r0, r4
 800753e:	d005      	beq.n	800754c <_malloc_r+0xa8>
 8007540:	1a21      	subs	r1, r4, r0
 8007542:	4630      	mov	r0, r6
 8007544:	f000 f948 	bl	80077d8 <_sbrk_r>
 8007548:	3001      	adds	r0, #1
 800754a:	d0cf      	beq.n	80074ec <_malloc_r+0x48>
 800754c:	6025      	str	r5, [r4, #0]
 800754e:	e7db      	b.n	8007508 <_malloc_r+0x64>
 8007550:	200002c0 	.word	0x200002c0
 8007554:	200002c4 	.word	0x200002c4

08007558 <__sfputc_r>:
 8007558:	6893      	ldr	r3, [r2, #8]
 800755a:	3b01      	subs	r3, #1
 800755c:	2b00      	cmp	r3, #0
 800755e:	b410      	push	{r4}
 8007560:	6093      	str	r3, [r2, #8]
 8007562:	da08      	bge.n	8007576 <__sfputc_r+0x1e>
 8007564:	6994      	ldr	r4, [r2, #24]
 8007566:	42a3      	cmp	r3, r4
 8007568:	db01      	blt.n	800756e <__sfputc_r+0x16>
 800756a:	290a      	cmp	r1, #10
 800756c:	d103      	bne.n	8007576 <__sfputc_r+0x1e>
 800756e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007572:	f7fe bb5b 	b.w	8005c2c <__swbuf_r>
 8007576:	6813      	ldr	r3, [r2, #0]
 8007578:	1c58      	adds	r0, r3, #1
 800757a:	6010      	str	r0, [r2, #0]
 800757c:	7019      	strb	r1, [r3, #0]
 800757e:	4608      	mov	r0, r1
 8007580:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007584:	4770      	bx	lr

08007586 <__sfputs_r>:
 8007586:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007588:	4606      	mov	r6, r0
 800758a:	460f      	mov	r7, r1
 800758c:	4614      	mov	r4, r2
 800758e:	18d5      	adds	r5, r2, r3
 8007590:	42ac      	cmp	r4, r5
 8007592:	d101      	bne.n	8007598 <__sfputs_r+0x12>
 8007594:	2000      	movs	r0, #0
 8007596:	e007      	b.n	80075a8 <__sfputs_r+0x22>
 8007598:	463a      	mov	r2, r7
 800759a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800759e:	4630      	mov	r0, r6
 80075a0:	f7ff ffda 	bl	8007558 <__sfputc_r>
 80075a4:	1c43      	adds	r3, r0, #1
 80075a6:	d1f3      	bne.n	8007590 <__sfputs_r+0xa>
 80075a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080075ac <_vfiprintf_r>:
 80075ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b0:	460c      	mov	r4, r1
 80075b2:	b09d      	sub	sp, #116	; 0x74
 80075b4:	4617      	mov	r7, r2
 80075b6:	461d      	mov	r5, r3
 80075b8:	4606      	mov	r6, r0
 80075ba:	b118      	cbz	r0, 80075c4 <_vfiprintf_r+0x18>
 80075bc:	6983      	ldr	r3, [r0, #24]
 80075be:	b90b      	cbnz	r3, 80075c4 <_vfiprintf_r+0x18>
 80075c0:	f7ff fb2a 	bl	8006c18 <__sinit>
 80075c4:	4b7c      	ldr	r3, [pc, #496]	; (80077b8 <_vfiprintf_r+0x20c>)
 80075c6:	429c      	cmp	r4, r3
 80075c8:	d158      	bne.n	800767c <_vfiprintf_r+0xd0>
 80075ca:	6874      	ldr	r4, [r6, #4]
 80075cc:	89a3      	ldrh	r3, [r4, #12]
 80075ce:	0718      	lsls	r0, r3, #28
 80075d0:	d55e      	bpl.n	8007690 <_vfiprintf_r+0xe4>
 80075d2:	6923      	ldr	r3, [r4, #16]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d05b      	beq.n	8007690 <_vfiprintf_r+0xe4>
 80075d8:	2300      	movs	r3, #0
 80075da:	9309      	str	r3, [sp, #36]	; 0x24
 80075dc:	2320      	movs	r3, #32
 80075de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075e2:	2330      	movs	r3, #48	; 0x30
 80075e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075e8:	9503      	str	r5, [sp, #12]
 80075ea:	f04f 0b01 	mov.w	fp, #1
 80075ee:	46b8      	mov	r8, r7
 80075f0:	4645      	mov	r5, r8
 80075f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80075f6:	b10b      	cbz	r3, 80075fc <_vfiprintf_r+0x50>
 80075f8:	2b25      	cmp	r3, #37	; 0x25
 80075fa:	d154      	bne.n	80076a6 <_vfiprintf_r+0xfa>
 80075fc:	ebb8 0a07 	subs.w	sl, r8, r7
 8007600:	d00b      	beq.n	800761a <_vfiprintf_r+0x6e>
 8007602:	4653      	mov	r3, sl
 8007604:	463a      	mov	r2, r7
 8007606:	4621      	mov	r1, r4
 8007608:	4630      	mov	r0, r6
 800760a:	f7ff ffbc 	bl	8007586 <__sfputs_r>
 800760e:	3001      	adds	r0, #1
 8007610:	f000 80c2 	beq.w	8007798 <_vfiprintf_r+0x1ec>
 8007614:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007616:	4453      	add	r3, sl
 8007618:	9309      	str	r3, [sp, #36]	; 0x24
 800761a:	f898 3000 	ldrb.w	r3, [r8]
 800761e:	2b00      	cmp	r3, #0
 8007620:	f000 80ba 	beq.w	8007798 <_vfiprintf_r+0x1ec>
 8007624:	2300      	movs	r3, #0
 8007626:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800762a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800762e:	9304      	str	r3, [sp, #16]
 8007630:	9307      	str	r3, [sp, #28]
 8007632:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007636:	931a      	str	r3, [sp, #104]	; 0x68
 8007638:	46a8      	mov	r8, r5
 800763a:	2205      	movs	r2, #5
 800763c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8007640:	485e      	ldr	r0, [pc, #376]	; (80077bc <_vfiprintf_r+0x210>)
 8007642:	f7f9 fb75 	bl	8000d30 <memchr>
 8007646:	9b04      	ldr	r3, [sp, #16]
 8007648:	bb78      	cbnz	r0, 80076aa <_vfiprintf_r+0xfe>
 800764a:	06d9      	lsls	r1, r3, #27
 800764c:	bf44      	itt	mi
 800764e:	2220      	movmi	r2, #32
 8007650:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007654:	071a      	lsls	r2, r3, #28
 8007656:	bf44      	itt	mi
 8007658:	222b      	movmi	r2, #43	; 0x2b
 800765a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800765e:	782a      	ldrb	r2, [r5, #0]
 8007660:	2a2a      	cmp	r2, #42	; 0x2a
 8007662:	d02a      	beq.n	80076ba <_vfiprintf_r+0x10e>
 8007664:	9a07      	ldr	r2, [sp, #28]
 8007666:	46a8      	mov	r8, r5
 8007668:	2000      	movs	r0, #0
 800766a:	250a      	movs	r5, #10
 800766c:	4641      	mov	r1, r8
 800766e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007672:	3b30      	subs	r3, #48	; 0x30
 8007674:	2b09      	cmp	r3, #9
 8007676:	d969      	bls.n	800774c <_vfiprintf_r+0x1a0>
 8007678:	b360      	cbz	r0, 80076d4 <_vfiprintf_r+0x128>
 800767a:	e024      	b.n	80076c6 <_vfiprintf_r+0x11a>
 800767c:	4b50      	ldr	r3, [pc, #320]	; (80077c0 <_vfiprintf_r+0x214>)
 800767e:	429c      	cmp	r4, r3
 8007680:	d101      	bne.n	8007686 <_vfiprintf_r+0xda>
 8007682:	68b4      	ldr	r4, [r6, #8]
 8007684:	e7a2      	b.n	80075cc <_vfiprintf_r+0x20>
 8007686:	4b4f      	ldr	r3, [pc, #316]	; (80077c4 <_vfiprintf_r+0x218>)
 8007688:	429c      	cmp	r4, r3
 800768a:	bf08      	it	eq
 800768c:	68f4      	ldreq	r4, [r6, #12]
 800768e:	e79d      	b.n	80075cc <_vfiprintf_r+0x20>
 8007690:	4621      	mov	r1, r4
 8007692:	4630      	mov	r0, r6
 8007694:	f7fe fb1c 	bl	8005cd0 <__swsetup_r>
 8007698:	2800      	cmp	r0, #0
 800769a:	d09d      	beq.n	80075d8 <_vfiprintf_r+0x2c>
 800769c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80076a0:	b01d      	add	sp, #116	; 0x74
 80076a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076a6:	46a8      	mov	r8, r5
 80076a8:	e7a2      	b.n	80075f0 <_vfiprintf_r+0x44>
 80076aa:	4a44      	ldr	r2, [pc, #272]	; (80077bc <_vfiprintf_r+0x210>)
 80076ac:	1a80      	subs	r0, r0, r2
 80076ae:	fa0b f000 	lsl.w	r0, fp, r0
 80076b2:	4318      	orrs	r0, r3
 80076b4:	9004      	str	r0, [sp, #16]
 80076b6:	4645      	mov	r5, r8
 80076b8:	e7be      	b.n	8007638 <_vfiprintf_r+0x8c>
 80076ba:	9a03      	ldr	r2, [sp, #12]
 80076bc:	1d11      	adds	r1, r2, #4
 80076be:	6812      	ldr	r2, [r2, #0]
 80076c0:	9103      	str	r1, [sp, #12]
 80076c2:	2a00      	cmp	r2, #0
 80076c4:	db01      	blt.n	80076ca <_vfiprintf_r+0x11e>
 80076c6:	9207      	str	r2, [sp, #28]
 80076c8:	e004      	b.n	80076d4 <_vfiprintf_r+0x128>
 80076ca:	4252      	negs	r2, r2
 80076cc:	f043 0302 	orr.w	r3, r3, #2
 80076d0:	9207      	str	r2, [sp, #28]
 80076d2:	9304      	str	r3, [sp, #16]
 80076d4:	f898 3000 	ldrb.w	r3, [r8]
 80076d8:	2b2e      	cmp	r3, #46	; 0x2e
 80076da:	d10e      	bne.n	80076fa <_vfiprintf_r+0x14e>
 80076dc:	f898 3001 	ldrb.w	r3, [r8, #1]
 80076e0:	2b2a      	cmp	r3, #42	; 0x2a
 80076e2:	d138      	bne.n	8007756 <_vfiprintf_r+0x1aa>
 80076e4:	9b03      	ldr	r3, [sp, #12]
 80076e6:	1d1a      	adds	r2, r3, #4
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	9203      	str	r2, [sp, #12]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	bfb8      	it	lt
 80076f0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80076f4:	f108 0802 	add.w	r8, r8, #2
 80076f8:	9305      	str	r3, [sp, #20]
 80076fa:	4d33      	ldr	r5, [pc, #204]	; (80077c8 <_vfiprintf_r+0x21c>)
 80076fc:	f898 1000 	ldrb.w	r1, [r8]
 8007700:	2203      	movs	r2, #3
 8007702:	4628      	mov	r0, r5
 8007704:	f7f9 fb14 	bl	8000d30 <memchr>
 8007708:	b140      	cbz	r0, 800771c <_vfiprintf_r+0x170>
 800770a:	2340      	movs	r3, #64	; 0x40
 800770c:	1b40      	subs	r0, r0, r5
 800770e:	fa03 f000 	lsl.w	r0, r3, r0
 8007712:	9b04      	ldr	r3, [sp, #16]
 8007714:	4303      	orrs	r3, r0
 8007716:	f108 0801 	add.w	r8, r8, #1
 800771a:	9304      	str	r3, [sp, #16]
 800771c:	f898 1000 	ldrb.w	r1, [r8]
 8007720:	482a      	ldr	r0, [pc, #168]	; (80077cc <_vfiprintf_r+0x220>)
 8007722:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007726:	2206      	movs	r2, #6
 8007728:	f108 0701 	add.w	r7, r8, #1
 800772c:	f7f9 fb00 	bl	8000d30 <memchr>
 8007730:	2800      	cmp	r0, #0
 8007732:	d037      	beq.n	80077a4 <_vfiprintf_r+0x1f8>
 8007734:	4b26      	ldr	r3, [pc, #152]	; (80077d0 <_vfiprintf_r+0x224>)
 8007736:	bb1b      	cbnz	r3, 8007780 <_vfiprintf_r+0x1d4>
 8007738:	9b03      	ldr	r3, [sp, #12]
 800773a:	3307      	adds	r3, #7
 800773c:	f023 0307 	bic.w	r3, r3, #7
 8007740:	3308      	adds	r3, #8
 8007742:	9303      	str	r3, [sp, #12]
 8007744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007746:	444b      	add	r3, r9
 8007748:	9309      	str	r3, [sp, #36]	; 0x24
 800774a:	e750      	b.n	80075ee <_vfiprintf_r+0x42>
 800774c:	fb05 3202 	mla	r2, r5, r2, r3
 8007750:	2001      	movs	r0, #1
 8007752:	4688      	mov	r8, r1
 8007754:	e78a      	b.n	800766c <_vfiprintf_r+0xc0>
 8007756:	2300      	movs	r3, #0
 8007758:	f108 0801 	add.w	r8, r8, #1
 800775c:	9305      	str	r3, [sp, #20]
 800775e:	4619      	mov	r1, r3
 8007760:	250a      	movs	r5, #10
 8007762:	4640      	mov	r0, r8
 8007764:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007768:	3a30      	subs	r2, #48	; 0x30
 800776a:	2a09      	cmp	r2, #9
 800776c:	d903      	bls.n	8007776 <_vfiprintf_r+0x1ca>
 800776e:	2b00      	cmp	r3, #0
 8007770:	d0c3      	beq.n	80076fa <_vfiprintf_r+0x14e>
 8007772:	9105      	str	r1, [sp, #20]
 8007774:	e7c1      	b.n	80076fa <_vfiprintf_r+0x14e>
 8007776:	fb05 2101 	mla	r1, r5, r1, r2
 800777a:	2301      	movs	r3, #1
 800777c:	4680      	mov	r8, r0
 800777e:	e7f0      	b.n	8007762 <_vfiprintf_r+0x1b6>
 8007780:	ab03      	add	r3, sp, #12
 8007782:	9300      	str	r3, [sp, #0]
 8007784:	4622      	mov	r2, r4
 8007786:	4b13      	ldr	r3, [pc, #76]	; (80077d4 <_vfiprintf_r+0x228>)
 8007788:	a904      	add	r1, sp, #16
 800778a:	4630      	mov	r0, r6
 800778c:	f7fd fe0a 	bl	80053a4 <_printf_float>
 8007790:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007794:	4681      	mov	r9, r0
 8007796:	d1d5      	bne.n	8007744 <_vfiprintf_r+0x198>
 8007798:	89a3      	ldrh	r3, [r4, #12]
 800779a:	065b      	lsls	r3, r3, #25
 800779c:	f53f af7e 	bmi.w	800769c <_vfiprintf_r+0xf0>
 80077a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80077a2:	e77d      	b.n	80076a0 <_vfiprintf_r+0xf4>
 80077a4:	ab03      	add	r3, sp, #12
 80077a6:	9300      	str	r3, [sp, #0]
 80077a8:	4622      	mov	r2, r4
 80077aa:	4b0a      	ldr	r3, [pc, #40]	; (80077d4 <_vfiprintf_r+0x228>)
 80077ac:	a904      	add	r1, sp, #16
 80077ae:	4630      	mov	r0, r6
 80077b0:	f7fe f8ae 	bl	8005910 <_printf_i>
 80077b4:	e7ec      	b.n	8007790 <_vfiprintf_r+0x1e4>
 80077b6:	bf00      	nop
 80077b8:	08009800 	.word	0x08009800
 80077bc:	0800993c 	.word	0x0800993c
 80077c0:	08009820 	.word	0x08009820
 80077c4:	080097e0 	.word	0x080097e0
 80077c8:	08009942 	.word	0x08009942
 80077cc:	08009946 	.word	0x08009946
 80077d0:	080053a5 	.word	0x080053a5
 80077d4:	08007587 	.word	0x08007587

080077d8 <_sbrk_r>:
 80077d8:	b538      	push	{r3, r4, r5, lr}
 80077da:	4c06      	ldr	r4, [pc, #24]	; (80077f4 <_sbrk_r+0x1c>)
 80077dc:	2300      	movs	r3, #0
 80077de:	4605      	mov	r5, r0
 80077e0:	4608      	mov	r0, r1
 80077e2:	6023      	str	r3, [r4, #0]
 80077e4:	f7fd fcaa 	bl	800513c <_sbrk>
 80077e8:	1c43      	adds	r3, r0, #1
 80077ea:	d102      	bne.n	80077f2 <_sbrk_r+0x1a>
 80077ec:	6823      	ldr	r3, [r4, #0]
 80077ee:	b103      	cbz	r3, 80077f2 <_sbrk_r+0x1a>
 80077f0:	602b      	str	r3, [r5, #0]
 80077f2:	bd38      	pop	{r3, r4, r5, pc}
 80077f4:	2000049c 	.word	0x2000049c

080077f8 <__sread>:
 80077f8:	b510      	push	{r4, lr}
 80077fa:	460c      	mov	r4, r1
 80077fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007800:	f000 f8a8 	bl	8007954 <_read_r>
 8007804:	2800      	cmp	r0, #0
 8007806:	bfab      	itete	ge
 8007808:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800780a:	89a3      	ldrhlt	r3, [r4, #12]
 800780c:	181b      	addge	r3, r3, r0
 800780e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007812:	bfac      	ite	ge
 8007814:	6563      	strge	r3, [r4, #84]	; 0x54
 8007816:	81a3      	strhlt	r3, [r4, #12]
 8007818:	bd10      	pop	{r4, pc}

0800781a <__swrite>:
 800781a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800781e:	461f      	mov	r7, r3
 8007820:	898b      	ldrh	r3, [r1, #12]
 8007822:	05db      	lsls	r3, r3, #23
 8007824:	4605      	mov	r5, r0
 8007826:	460c      	mov	r4, r1
 8007828:	4616      	mov	r6, r2
 800782a:	d505      	bpl.n	8007838 <__swrite+0x1e>
 800782c:	2302      	movs	r3, #2
 800782e:	2200      	movs	r2, #0
 8007830:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007834:	f000 f868 	bl	8007908 <_lseek_r>
 8007838:	89a3      	ldrh	r3, [r4, #12]
 800783a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800783e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007842:	81a3      	strh	r3, [r4, #12]
 8007844:	4632      	mov	r2, r6
 8007846:	463b      	mov	r3, r7
 8007848:	4628      	mov	r0, r5
 800784a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800784e:	f000 b817 	b.w	8007880 <_write_r>

08007852 <__sseek>:
 8007852:	b510      	push	{r4, lr}
 8007854:	460c      	mov	r4, r1
 8007856:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800785a:	f000 f855 	bl	8007908 <_lseek_r>
 800785e:	1c43      	adds	r3, r0, #1
 8007860:	89a3      	ldrh	r3, [r4, #12]
 8007862:	bf15      	itete	ne
 8007864:	6560      	strne	r0, [r4, #84]	; 0x54
 8007866:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800786a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800786e:	81a3      	strheq	r3, [r4, #12]
 8007870:	bf18      	it	ne
 8007872:	81a3      	strhne	r3, [r4, #12]
 8007874:	bd10      	pop	{r4, pc}

08007876 <__sclose>:
 8007876:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800787a:	f000 b813 	b.w	80078a4 <_close_r>
	...

08007880 <_write_r>:
 8007880:	b538      	push	{r3, r4, r5, lr}
 8007882:	4c07      	ldr	r4, [pc, #28]	; (80078a0 <_write_r+0x20>)
 8007884:	4605      	mov	r5, r0
 8007886:	4608      	mov	r0, r1
 8007888:	4611      	mov	r1, r2
 800788a:	2200      	movs	r2, #0
 800788c:	6022      	str	r2, [r4, #0]
 800788e:	461a      	mov	r2, r3
 8007890:	f7fd faf2 	bl	8004e78 <_write>
 8007894:	1c43      	adds	r3, r0, #1
 8007896:	d102      	bne.n	800789e <_write_r+0x1e>
 8007898:	6823      	ldr	r3, [r4, #0]
 800789a:	b103      	cbz	r3, 800789e <_write_r+0x1e>
 800789c:	602b      	str	r3, [r5, #0]
 800789e:	bd38      	pop	{r3, r4, r5, pc}
 80078a0:	2000049c 	.word	0x2000049c

080078a4 <_close_r>:
 80078a4:	b538      	push	{r3, r4, r5, lr}
 80078a6:	4c06      	ldr	r4, [pc, #24]	; (80078c0 <_close_r+0x1c>)
 80078a8:	2300      	movs	r3, #0
 80078aa:	4605      	mov	r5, r0
 80078ac:	4608      	mov	r0, r1
 80078ae:	6023      	str	r3, [r4, #0]
 80078b0:	f7fd fc38 	bl	8005124 <_close>
 80078b4:	1c43      	adds	r3, r0, #1
 80078b6:	d102      	bne.n	80078be <_close_r+0x1a>
 80078b8:	6823      	ldr	r3, [r4, #0]
 80078ba:	b103      	cbz	r3, 80078be <_close_r+0x1a>
 80078bc:	602b      	str	r3, [r5, #0]
 80078be:	bd38      	pop	{r3, r4, r5, pc}
 80078c0:	2000049c 	.word	0x2000049c

080078c4 <_fstat_r>:
 80078c4:	b538      	push	{r3, r4, r5, lr}
 80078c6:	4c07      	ldr	r4, [pc, #28]	; (80078e4 <_fstat_r+0x20>)
 80078c8:	2300      	movs	r3, #0
 80078ca:	4605      	mov	r5, r0
 80078cc:	4608      	mov	r0, r1
 80078ce:	4611      	mov	r1, r2
 80078d0:	6023      	str	r3, [r4, #0]
 80078d2:	f7fd fc2a 	bl	800512a <_fstat>
 80078d6:	1c43      	adds	r3, r0, #1
 80078d8:	d102      	bne.n	80078e0 <_fstat_r+0x1c>
 80078da:	6823      	ldr	r3, [r4, #0]
 80078dc:	b103      	cbz	r3, 80078e0 <_fstat_r+0x1c>
 80078de:	602b      	str	r3, [r5, #0]
 80078e0:	bd38      	pop	{r3, r4, r5, pc}
 80078e2:	bf00      	nop
 80078e4:	2000049c 	.word	0x2000049c

080078e8 <_isatty_r>:
 80078e8:	b538      	push	{r3, r4, r5, lr}
 80078ea:	4c06      	ldr	r4, [pc, #24]	; (8007904 <_isatty_r+0x1c>)
 80078ec:	2300      	movs	r3, #0
 80078ee:	4605      	mov	r5, r0
 80078f0:	4608      	mov	r0, r1
 80078f2:	6023      	str	r3, [r4, #0]
 80078f4:	f7fd fc1e 	bl	8005134 <_isatty>
 80078f8:	1c43      	adds	r3, r0, #1
 80078fa:	d102      	bne.n	8007902 <_isatty_r+0x1a>
 80078fc:	6823      	ldr	r3, [r4, #0]
 80078fe:	b103      	cbz	r3, 8007902 <_isatty_r+0x1a>
 8007900:	602b      	str	r3, [r5, #0]
 8007902:	bd38      	pop	{r3, r4, r5, pc}
 8007904:	2000049c 	.word	0x2000049c

08007908 <_lseek_r>:
 8007908:	b538      	push	{r3, r4, r5, lr}
 800790a:	4c07      	ldr	r4, [pc, #28]	; (8007928 <_lseek_r+0x20>)
 800790c:	4605      	mov	r5, r0
 800790e:	4608      	mov	r0, r1
 8007910:	4611      	mov	r1, r2
 8007912:	2200      	movs	r2, #0
 8007914:	6022      	str	r2, [r4, #0]
 8007916:	461a      	mov	r2, r3
 8007918:	f7fd fc0e 	bl	8005138 <_lseek>
 800791c:	1c43      	adds	r3, r0, #1
 800791e:	d102      	bne.n	8007926 <_lseek_r+0x1e>
 8007920:	6823      	ldr	r3, [r4, #0]
 8007922:	b103      	cbz	r3, 8007926 <_lseek_r+0x1e>
 8007924:	602b      	str	r3, [r5, #0]
 8007926:	bd38      	pop	{r3, r4, r5, pc}
 8007928:	2000049c 	.word	0x2000049c

0800792c <__ascii_mbtowc>:
 800792c:	b082      	sub	sp, #8
 800792e:	b901      	cbnz	r1, 8007932 <__ascii_mbtowc+0x6>
 8007930:	a901      	add	r1, sp, #4
 8007932:	b142      	cbz	r2, 8007946 <__ascii_mbtowc+0x1a>
 8007934:	b14b      	cbz	r3, 800794a <__ascii_mbtowc+0x1e>
 8007936:	7813      	ldrb	r3, [r2, #0]
 8007938:	600b      	str	r3, [r1, #0]
 800793a:	7812      	ldrb	r2, [r2, #0]
 800793c:	1c10      	adds	r0, r2, #0
 800793e:	bf18      	it	ne
 8007940:	2001      	movne	r0, #1
 8007942:	b002      	add	sp, #8
 8007944:	4770      	bx	lr
 8007946:	4610      	mov	r0, r2
 8007948:	e7fb      	b.n	8007942 <__ascii_mbtowc+0x16>
 800794a:	f06f 0001 	mvn.w	r0, #1
 800794e:	e7f8      	b.n	8007942 <__ascii_mbtowc+0x16>

08007950 <__malloc_lock>:
 8007950:	4770      	bx	lr

08007952 <__malloc_unlock>:
 8007952:	4770      	bx	lr

08007954 <_read_r>:
 8007954:	b538      	push	{r3, r4, r5, lr}
 8007956:	4c07      	ldr	r4, [pc, #28]	; (8007974 <_read_r+0x20>)
 8007958:	4605      	mov	r5, r0
 800795a:	4608      	mov	r0, r1
 800795c:	4611      	mov	r1, r2
 800795e:	2200      	movs	r2, #0
 8007960:	6022      	str	r2, [r4, #0]
 8007962:	461a      	mov	r2, r3
 8007964:	f7fd fbd0 	bl	8005108 <_read>
 8007968:	1c43      	adds	r3, r0, #1
 800796a:	d102      	bne.n	8007972 <_read_r+0x1e>
 800796c:	6823      	ldr	r3, [r4, #0]
 800796e:	b103      	cbz	r3, 8007972 <_read_r+0x1e>
 8007970:	602b      	str	r3, [r5, #0]
 8007972:	bd38      	pop	{r3, r4, r5, pc}
 8007974:	2000049c 	.word	0x2000049c

08007978 <__ascii_wctomb>:
 8007978:	b149      	cbz	r1, 800798e <__ascii_wctomb+0x16>
 800797a:	2aff      	cmp	r2, #255	; 0xff
 800797c:	bf85      	ittet	hi
 800797e:	238a      	movhi	r3, #138	; 0x8a
 8007980:	6003      	strhi	r3, [r0, #0]
 8007982:	700a      	strbls	r2, [r1, #0]
 8007984:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007988:	bf98      	it	ls
 800798a:	2001      	movls	r0, #1
 800798c:	4770      	bx	lr
 800798e:	4608      	mov	r0, r1
 8007990:	4770      	bx	lr
	...

08007994 <asin>:
 8007994:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007996:	ed2d 8b02 	vpush	{d8}
 800799a:	4e26      	ldr	r6, [pc, #152]	; (8007a34 <asin+0xa0>)
 800799c:	b08b      	sub	sp, #44	; 0x2c
 800799e:	ec55 4b10 	vmov	r4, r5, d0
 80079a2:	f000 fa1d 	bl	8007de0 <__ieee754_asin>
 80079a6:	f996 3000 	ldrsb.w	r3, [r6]
 80079aa:	eeb0 8a40 	vmov.f32	s16, s0
 80079ae:	eef0 8a60 	vmov.f32	s17, s1
 80079b2:	3301      	adds	r3, #1
 80079b4:	d036      	beq.n	8007a24 <asin+0x90>
 80079b6:	4622      	mov	r2, r4
 80079b8:	462b      	mov	r3, r5
 80079ba:	4620      	mov	r0, r4
 80079bc:	4629      	mov	r1, r5
 80079be:	f7f9 fa8f 	bl	8000ee0 <__aeabi_dcmpun>
 80079c2:	4607      	mov	r7, r0
 80079c4:	bb70      	cbnz	r0, 8007a24 <asin+0x90>
 80079c6:	ec45 4b10 	vmov	d0, r4, r5
 80079ca:	f001 fc59 	bl	8009280 <fabs>
 80079ce:	2200      	movs	r2, #0
 80079d0:	4b19      	ldr	r3, [pc, #100]	; (8007a38 <asin+0xa4>)
 80079d2:	ec51 0b10 	vmov	r0, r1, d0
 80079d6:	f7f9 fa79 	bl	8000ecc <__aeabi_dcmpgt>
 80079da:	b318      	cbz	r0, 8007a24 <asin+0x90>
 80079dc:	2301      	movs	r3, #1
 80079de:	9300      	str	r3, [sp, #0]
 80079e0:	4816      	ldr	r0, [pc, #88]	; (8007a3c <asin+0xa8>)
 80079e2:	4b17      	ldr	r3, [pc, #92]	; (8007a40 <asin+0xac>)
 80079e4:	9301      	str	r3, [sp, #4]
 80079e6:	9708      	str	r7, [sp, #32]
 80079e8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80079ec:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80079f0:	f001 fc5a 	bl	80092a8 <nan>
 80079f4:	f996 3000 	ldrsb.w	r3, [r6]
 80079f8:	2b02      	cmp	r3, #2
 80079fa:	ed8d 0b06 	vstr	d0, [sp, #24]
 80079fe:	d104      	bne.n	8007a0a <asin+0x76>
 8007a00:	f7fd fc0a 	bl	8005218 <__errno>
 8007a04:	2321      	movs	r3, #33	; 0x21
 8007a06:	6003      	str	r3, [r0, #0]
 8007a08:	e004      	b.n	8007a14 <asin+0x80>
 8007a0a:	4668      	mov	r0, sp
 8007a0c:	f001 fc49 	bl	80092a2 <matherr>
 8007a10:	2800      	cmp	r0, #0
 8007a12:	d0f5      	beq.n	8007a00 <asin+0x6c>
 8007a14:	9b08      	ldr	r3, [sp, #32]
 8007a16:	b11b      	cbz	r3, 8007a20 <asin+0x8c>
 8007a18:	f7fd fbfe 	bl	8005218 <__errno>
 8007a1c:	9b08      	ldr	r3, [sp, #32]
 8007a1e:	6003      	str	r3, [r0, #0]
 8007a20:	ed9d 8b06 	vldr	d8, [sp, #24]
 8007a24:	eeb0 0a48 	vmov.f32	s0, s16
 8007a28:	eef0 0a68 	vmov.f32	s1, s17
 8007a2c:	b00b      	add	sp, #44	; 0x2c
 8007a2e:	ecbd 8b02 	vpop	{d8}
 8007a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a34:	20000220 	.word	0x20000220
 8007a38:	3ff00000 	.word	0x3ff00000
 8007a3c:	08009941 	.word	0x08009941
 8007a40:	08009a58 	.word	0x08009a58

08007a44 <atan2>:
 8007a44:	f000 bbdc 	b.w	8008200 <__ieee754_atan2>

08007a48 <pow>:
 8007a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a4c:	ed2d 8b04 	vpush	{d8-d9}
 8007a50:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8007d24 <pow+0x2dc>
 8007a54:	b08d      	sub	sp, #52	; 0x34
 8007a56:	ec57 6b10 	vmov	r6, r7, d0
 8007a5a:	ec55 4b11 	vmov	r4, r5, d1
 8007a5e:	f000 fcaf 	bl	80083c0 <__ieee754_pow>
 8007a62:	f999 3000 	ldrsb.w	r3, [r9]
 8007a66:	9300      	str	r3, [sp, #0]
 8007a68:	3301      	adds	r3, #1
 8007a6a:	eeb0 8a40 	vmov.f32	s16, s0
 8007a6e:	eef0 8a60 	vmov.f32	s17, s1
 8007a72:	46c8      	mov	r8, r9
 8007a74:	d05f      	beq.n	8007b36 <pow+0xee>
 8007a76:	4622      	mov	r2, r4
 8007a78:	462b      	mov	r3, r5
 8007a7a:	4620      	mov	r0, r4
 8007a7c:	4629      	mov	r1, r5
 8007a7e:	f7f9 fa2f 	bl	8000ee0 <__aeabi_dcmpun>
 8007a82:	4683      	mov	fp, r0
 8007a84:	2800      	cmp	r0, #0
 8007a86:	d156      	bne.n	8007b36 <pow+0xee>
 8007a88:	4632      	mov	r2, r6
 8007a8a:	463b      	mov	r3, r7
 8007a8c:	4630      	mov	r0, r6
 8007a8e:	4639      	mov	r1, r7
 8007a90:	f7f9 fa26 	bl	8000ee0 <__aeabi_dcmpun>
 8007a94:	9001      	str	r0, [sp, #4]
 8007a96:	b1e8      	cbz	r0, 8007ad4 <pow+0x8c>
 8007a98:	2200      	movs	r2, #0
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	4620      	mov	r0, r4
 8007a9e:	4629      	mov	r1, r5
 8007aa0:	f7f9 f9ec 	bl	8000e7c <__aeabi_dcmpeq>
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	d046      	beq.n	8007b36 <pow+0xee>
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	9302      	str	r3, [sp, #8]
 8007aac:	4b96      	ldr	r3, [pc, #600]	; (8007d08 <pow+0x2c0>)
 8007aae:	9303      	str	r3, [sp, #12]
 8007ab0:	4b96      	ldr	r3, [pc, #600]	; (8007d0c <pow+0x2c4>)
 8007ab2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007abc:	9b00      	ldr	r3, [sp, #0]
 8007abe:	2b02      	cmp	r3, #2
 8007ac0:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007ac4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007ac8:	d033      	beq.n	8007b32 <pow+0xea>
 8007aca:	a802      	add	r0, sp, #8
 8007acc:	f001 fbe9 	bl	80092a2 <matherr>
 8007ad0:	bb48      	cbnz	r0, 8007b26 <pow+0xde>
 8007ad2:	e05d      	b.n	8007b90 <pow+0x148>
 8007ad4:	f04f 0a00 	mov.w	sl, #0
 8007ad8:	f04f 0b00 	mov.w	fp, #0
 8007adc:	4652      	mov	r2, sl
 8007ade:	465b      	mov	r3, fp
 8007ae0:	4630      	mov	r0, r6
 8007ae2:	4639      	mov	r1, r7
 8007ae4:	f7f9 f9ca 	bl	8000e7c <__aeabi_dcmpeq>
 8007ae8:	ec4b ab19 	vmov	d9, sl, fp
 8007aec:	2800      	cmp	r0, #0
 8007aee:	d054      	beq.n	8007b9a <pow+0x152>
 8007af0:	4652      	mov	r2, sl
 8007af2:	465b      	mov	r3, fp
 8007af4:	4620      	mov	r0, r4
 8007af6:	4629      	mov	r1, r5
 8007af8:	f7f9 f9c0 	bl	8000e7c <__aeabi_dcmpeq>
 8007afc:	4680      	mov	r8, r0
 8007afe:	b318      	cbz	r0, 8007b48 <pow+0x100>
 8007b00:	2301      	movs	r3, #1
 8007b02:	9302      	str	r3, [sp, #8]
 8007b04:	4b80      	ldr	r3, [pc, #512]	; (8007d08 <pow+0x2c0>)
 8007b06:	9303      	str	r3, [sp, #12]
 8007b08:	9b01      	ldr	r3, [sp, #4]
 8007b0a:	930a      	str	r3, [sp, #40]	; 0x28
 8007b0c:	9b00      	ldr	r3, [sp, #0]
 8007b0e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007b12:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007b16:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d0d5      	beq.n	8007aca <pow+0x82>
 8007b1e:	4b7b      	ldr	r3, [pc, #492]	; (8007d0c <pow+0x2c4>)
 8007b20:	2200      	movs	r2, #0
 8007b22:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007b26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b28:	b11b      	cbz	r3, 8007b32 <pow+0xea>
 8007b2a:	f7fd fb75 	bl	8005218 <__errno>
 8007b2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b30:	6003      	str	r3, [r0, #0]
 8007b32:	ed9d 8b08 	vldr	d8, [sp, #32]
 8007b36:	eeb0 0a48 	vmov.f32	s0, s16
 8007b3a:	eef0 0a68 	vmov.f32	s1, s17
 8007b3e:	b00d      	add	sp, #52	; 0x34
 8007b40:	ecbd 8b04 	vpop	{d8-d9}
 8007b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b48:	ec45 4b10 	vmov	d0, r4, r5
 8007b4c:	f001 fba1 	bl	8009292 <finite>
 8007b50:	2800      	cmp	r0, #0
 8007b52:	d0f0      	beq.n	8007b36 <pow+0xee>
 8007b54:	4652      	mov	r2, sl
 8007b56:	465b      	mov	r3, fp
 8007b58:	4620      	mov	r0, r4
 8007b5a:	4629      	mov	r1, r5
 8007b5c:	f7f9 f998 	bl	8000e90 <__aeabi_dcmplt>
 8007b60:	2800      	cmp	r0, #0
 8007b62:	d0e8      	beq.n	8007b36 <pow+0xee>
 8007b64:	2301      	movs	r3, #1
 8007b66:	9302      	str	r3, [sp, #8]
 8007b68:	4b67      	ldr	r3, [pc, #412]	; (8007d08 <pow+0x2c0>)
 8007b6a:	9303      	str	r3, [sp, #12]
 8007b6c:	f999 3000 	ldrsb.w	r3, [r9]
 8007b70:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8007b74:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007b78:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007b7c:	b913      	cbnz	r3, 8007b84 <pow+0x13c>
 8007b7e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007b82:	e7a2      	b.n	8007aca <pow+0x82>
 8007b84:	4962      	ldr	r1, [pc, #392]	; (8007d10 <pow+0x2c8>)
 8007b86:	2000      	movs	r0, #0
 8007b88:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007b8c:	2b02      	cmp	r3, #2
 8007b8e:	d19c      	bne.n	8007aca <pow+0x82>
 8007b90:	f7fd fb42 	bl	8005218 <__errno>
 8007b94:	2321      	movs	r3, #33	; 0x21
 8007b96:	6003      	str	r3, [r0, #0]
 8007b98:	e7c5      	b.n	8007b26 <pow+0xde>
 8007b9a:	eeb0 0a48 	vmov.f32	s0, s16
 8007b9e:	eef0 0a68 	vmov.f32	s1, s17
 8007ba2:	f001 fb76 	bl	8009292 <finite>
 8007ba6:	9000      	str	r0, [sp, #0]
 8007ba8:	2800      	cmp	r0, #0
 8007baa:	f040 8081 	bne.w	8007cb0 <pow+0x268>
 8007bae:	ec47 6b10 	vmov	d0, r6, r7
 8007bb2:	f001 fb6e 	bl	8009292 <finite>
 8007bb6:	2800      	cmp	r0, #0
 8007bb8:	d07a      	beq.n	8007cb0 <pow+0x268>
 8007bba:	ec45 4b10 	vmov	d0, r4, r5
 8007bbe:	f001 fb68 	bl	8009292 <finite>
 8007bc2:	2800      	cmp	r0, #0
 8007bc4:	d074      	beq.n	8007cb0 <pow+0x268>
 8007bc6:	ec53 2b18 	vmov	r2, r3, d8
 8007bca:	ee18 0a10 	vmov	r0, s16
 8007bce:	4619      	mov	r1, r3
 8007bd0:	f7f9 f986 	bl	8000ee0 <__aeabi_dcmpun>
 8007bd4:	f999 9000 	ldrsb.w	r9, [r9]
 8007bd8:	4b4b      	ldr	r3, [pc, #300]	; (8007d08 <pow+0x2c0>)
 8007bda:	b1b0      	cbz	r0, 8007c0a <pow+0x1c2>
 8007bdc:	2201      	movs	r2, #1
 8007bde:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007be2:	9b00      	ldr	r3, [sp, #0]
 8007be4:	930a      	str	r3, [sp, #40]	; 0x28
 8007be6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007bea:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007bee:	f1b9 0f00 	cmp.w	r9, #0
 8007bf2:	d0c4      	beq.n	8007b7e <pow+0x136>
 8007bf4:	4652      	mov	r2, sl
 8007bf6:	465b      	mov	r3, fp
 8007bf8:	4650      	mov	r0, sl
 8007bfa:	4659      	mov	r1, fp
 8007bfc:	f7f8 fdd6 	bl	80007ac <__aeabi_ddiv>
 8007c00:	f1b9 0f02 	cmp.w	r9, #2
 8007c04:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007c08:	e7c1      	b.n	8007b8e <pow+0x146>
 8007c0a:	2203      	movs	r2, #3
 8007c0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007c10:	900a      	str	r0, [sp, #40]	; 0x28
 8007c12:	4629      	mov	r1, r5
 8007c14:	4620      	mov	r0, r4
 8007c16:	2200      	movs	r2, #0
 8007c18:	4b3e      	ldr	r3, [pc, #248]	; (8007d14 <pow+0x2cc>)
 8007c1a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007c1e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007c22:	f7f8 fc99 	bl	8000558 <__aeabi_dmul>
 8007c26:	4604      	mov	r4, r0
 8007c28:	460d      	mov	r5, r1
 8007c2a:	f1b9 0f00 	cmp.w	r9, #0
 8007c2e:	d124      	bne.n	8007c7a <pow+0x232>
 8007c30:	4b39      	ldr	r3, [pc, #228]	; (8007d18 <pow+0x2d0>)
 8007c32:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8007c36:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007c3a:	4630      	mov	r0, r6
 8007c3c:	4652      	mov	r2, sl
 8007c3e:	465b      	mov	r3, fp
 8007c40:	4639      	mov	r1, r7
 8007c42:	f7f9 f925 	bl	8000e90 <__aeabi_dcmplt>
 8007c46:	2800      	cmp	r0, #0
 8007c48:	d056      	beq.n	8007cf8 <pow+0x2b0>
 8007c4a:	ec45 4b10 	vmov	d0, r4, r5
 8007c4e:	f001 fb33 	bl	80092b8 <rint>
 8007c52:	4622      	mov	r2, r4
 8007c54:	462b      	mov	r3, r5
 8007c56:	ec51 0b10 	vmov	r0, r1, d0
 8007c5a:	f7f9 f90f 	bl	8000e7c <__aeabi_dcmpeq>
 8007c5e:	b920      	cbnz	r0, 8007c6a <pow+0x222>
 8007c60:	4b2e      	ldr	r3, [pc, #184]	; (8007d1c <pow+0x2d4>)
 8007c62:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8007c66:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007c6a:	f998 3000 	ldrsb.w	r3, [r8]
 8007c6e:	2b02      	cmp	r3, #2
 8007c70:	d142      	bne.n	8007cf8 <pow+0x2b0>
 8007c72:	f7fd fad1 	bl	8005218 <__errno>
 8007c76:	2322      	movs	r3, #34	; 0x22
 8007c78:	e78d      	b.n	8007b96 <pow+0x14e>
 8007c7a:	4b29      	ldr	r3, [pc, #164]	; (8007d20 <pow+0x2d8>)
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007c82:	4630      	mov	r0, r6
 8007c84:	4652      	mov	r2, sl
 8007c86:	465b      	mov	r3, fp
 8007c88:	4639      	mov	r1, r7
 8007c8a:	f7f9 f901 	bl	8000e90 <__aeabi_dcmplt>
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	d0eb      	beq.n	8007c6a <pow+0x222>
 8007c92:	ec45 4b10 	vmov	d0, r4, r5
 8007c96:	f001 fb0f 	bl	80092b8 <rint>
 8007c9a:	4622      	mov	r2, r4
 8007c9c:	462b      	mov	r3, r5
 8007c9e:	ec51 0b10 	vmov	r0, r1, d0
 8007ca2:	f7f9 f8eb 	bl	8000e7c <__aeabi_dcmpeq>
 8007ca6:	2800      	cmp	r0, #0
 8007ca8:	d1df      	bne.n	8007c6a <pow+0x222>
 8007caa:	2200      	movs	r2, #0
 8007cac:	4b18      	ldr	r3, [pc, #96]	; (8007d10 <pow+0x2c8>)
 8007cae:	e7da      	b.n	8007c66 <pow+0x21e>
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	ec51 0b18 	vmov	r0, r1, d8
 8007cb8:	f7f9 f8e0 	bl	8000e7c <__aeabi_dcmpeq>
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	f43f af3a 	beq.w	8007b36 <pow+0xee>
 8007cc2:	ec47 6b10 	vmov	d0, r6, r7
 8007cc6:	f001 fae4 	bl	8009292 <finite>
 8007cca:	2800      	cmp	r0, #0
 8007ccc:	f43f af33 	beq.w	8007b36 <pow+0xee>
 8007cd0:	ec45 4b10 	vmov	d0, r4, r5
 8007cd4:	f001 fadd 	bl	8009292 <finite>
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	f43f af2c 	beq.w	8007b36 <pow+0xee>
 8007cde:	2304      	movs	r3, #4
 8007ce0:	9302      	str	r3, [sp, #8]
 8007ce2:	4b09      	ldr	r3, [pc, #36]	; (8007d08 <pow+0x2c0>)
 8007ce4:	9303      	str	r3, [sp, #12]
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	930a      	str	r3, [sp, #40]	; 0x28
 8007cea:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007cee:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007cf2:	ed8d 9b08 	vstr	d9, [sp, #32]
 8007cf6:	e7b8      	b.n	8007c6a <pow+0x222>
 8007cf8:	a802      	add	r0, sp, #8
 8007cfa:	f001 fad2 	bl	80092a2 <matherr>
 8007cfe:	2800      	cmp	r0, #0
 8007d00:	f47f af11 	bne.w	8007b26 <pow+0xde>
 8007d04:	e7b5      	b.n	8007c72 <pow+0x22a>
 8007d06:	bf00      	nop
 8007d08:	08009a5d 	.word	0x08009a5d
 8007d0c:	3ff00000 	.word	0x3ff00000
 8007d10:	fff00000 	.word	0xfff00000
 8007d14:	3fe00000 	.word	0x3fe00000
 8007d18:	47efffff 	.word	0x47efffff
 8007d1c:	c7efffff 	.word	0xc7efffff
 8007d20:	7ff00000 	.word	0x7ff00000
 8007d24:	20000220 	.word	0x20000220

08007d28 <sqrt>:
 8007d28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007d2c:	ed2d 8b02 	vpush	{d8}
 8007d30:	b08b      	sub	sp, #44	; 0x2c
 8007d32:	ec55 4b10 	vmov	r4, r5, d0
 8007d36:	f001 f851 	bl	8008ddc <__ieee754_sqrt>
 8007d3a:	4b26      	ldr	r3, [pc, #152]	; (8007dd4 <sqrt+0xac>)
 8007d3c:	eeb0 8a40 	vmov.f32	s16, s0
 8007d40:	eef0 8a60 	vmov.f32	s17, s1
 8007d44:	f993 6000 	ldrsb.w	r6, [r3]
 8007d48:	1c73      	adds	r3, r6, #1
 8007d4a:	d02a      	beq.n	8007da2 <sqrt+0x7a>
 8007d4c:	4622      	mov	r2, r4
 8007d4e:	462b      	mov	r3, r5
 8007d50:	4620      	mov	r0, r4
 8007d52:	4629      	mov	r1, r5
 8007d54:	f7f9 f8c4 	bl	8000ee0 <__aeabi_dcmpun>
 8007d58:	4607      	mov	r7, r0
 8007d5a:	bb10      	cbnz	r0, 8007da2 <sqrt+0x7a>
 8007d5c:	f04f 0800 	mov.w	r8, #0
 8007d60:	f04f 0900 	mov.w	r9, #0
 8007d64:	4642      	mov	r2, r8
 8007d66:	464b      	mov	r3, r9
 8007d68:	4620      	mov	r0, r4
 8007d6a:	4629      	mov	r1, r5
 8007d6c:	f7f9 f890 	bl	8000e90 <__aeabi_dcmplt>
 8007d70:	b1b8      	cbz	r0, 8007da2 <sqrt+0x7a>
 8007d72:	2301      	movs	r3, #1
 8007d74:	9300      	str	r3, [sp, #0]
 8007d76:	4b18      	ldr	r3, [pc, #96]	; (8007dd8 <sqrt+0xb0>)
 8007d78:	9301      	str	r3, [sp, #4]
 8007d7a:	9708      	str	r7, [sp, #32]
 8007d7c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8007d80:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007d84:	b9b6      	cbnz	r6, 8007db4 <sqrt+0x8c>
 8007d86:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8007d8a:	4668      	mov	r0, sp
 8007d8c:	f001 fa89 	bl	80092a2 <matherr>
 8007d90:	b1d0      	cbz	r0, 8007dc8 <sqrt+0xa0>
 8007d92:	9b08      	ldr	r3, [sp, #32]
 8007d94:	b11b      	cbz	r3, 8007d9e <sqrt+0x76>
 8007d96:	f7fd fa3f 	bl	8005218 <__errno>
 8007d9a:	9b08      	ldr	r3, [sp, #32]
 8007d9c:	6003      	str	r3, [r0, #0]
 8007d9e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8007da2:	eeb0 0a48 	vmov.f32	s0, s16
 8007da6:	eef0 0a68 	vmov.f32	s1, s17
 8007daa:	b00b      	add	sp, #44	; 0x2c
 8007dac:	ecbd 8b02 	vpop	{d8}
 8007db0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007db4:	4642      	mov	r2, r8
 8007db6:	464b      	mov	r3, r9
 8007db8:	4640      	mov	r0, r8
 8007dba:	4649      	mov	r1, r9
 8007dbc:	f7f8 fcf6 	bl	80007ac <__aeabi_ddiv>
 8007dc0:	2e02      	cmp	r6, #2
 8007dc2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007dc6:	d1e0      	bne.n	8007d8a <sqrt+0x62>
 8007dc8:	f7fd fa26 	bl	8005218 <__errno>
 8007dcc:	2321      	movs	r3, #33	; 0x21
 8007dce:	6003      	str	r3, [r0, #0]
 8007dd0:	e7df      	b.n	8007d92 <sqrt+0x6a>
 8007dd2:	bf00      	nop
 8007dd4:	20000220 	.word	0x20000220
 8007dd8:	08009a61 	.word	0x08009a61
 8007ddc:	00000000 	.word	0x00000000

08007de0 <__ieee754_asin>:
 8007de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007de4:	ec55 4b10 	vmov	r4, r5, d0
 8007de8:	4bcb      	ldr	r3, [pc, #812]	; (8008118 <__ieee754_asin+0x338>)
 8007dea:	b087      	sub	sp, #28
 8007dec:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8007df0:	429f      	cmp	r7, r3
 8007df2:	9501      	str	r5, [sp, #4]
 8007df4:	dd31      	ble.n	8007e5a <__ieee754_asin+0x7a>
 8007df6:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 8007dfa:	ee10 3a10 	vmov	r3, s0
 8007dfe:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 8007e02:	433b      	orrs	r3, r7
 8007e04:	d117      	bne.n	8007e36 <__ieee754_asin+0x56>
 8007e06:	a3aa      	add	r3, pc, #680	; (adr r3, 80080b0 <__ieee754_asin+0x2d0>)
 8007e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e0c:	ee10 0a10 	vmov	r0, s0
 8007e10:	4629      	mov	r1, r5
 8007e12:	f7f8 fba1 	bl	8000558 <__aeabi_dmul>
 8007e16:	a3a8      	add	r3, pc, #672	; (adr r3, 80080b8 <__ieee754_asin+0x2d8>)
 8007e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1c:	4606      	mov	r6, r0
 8007e1e:	460f      	mov	r7, r1
 8007e20:	4620      	mov	r0, r4
 8007e22:	4629      	mov	r1, r5
 8007e24:	f7f8 fb98 	bl	8000558 <__aeabi_dmul>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	460b      	mov	r3, r1
 8007e2c:	4630      	mov	r0, r6
 8007e2e:	4639      	mov	r1, r7
 8007e30:	f7f8 f9dc 	bl	80001ec <__adddf3>
 8007e34:	e00a      	b.n	8007e4c <__ieee754_asin+0x6c>
 8007e36:	ee10 2a10 	vmov	r2, s0
 8007e3a:	462b      	mov	r3, r5
 8007e3c:	4620      	mov	r0, r4
 8007e3e:	4629      	mov	r1, r5
 8007e40:	f7f8 f9d2 	bl	80001e8 <__aeabi_dsub>
 8007e44:	4602      	mov	r2, r0
 8007e46:	460b      	mov	r3, r1
 8007e48:	f7f8 fcb0 	bl	80007ac <__aeabi_ddiv>
 8007e4c:	4604      	mov	r4, r0
 8007e4e:	460d      	mov	r5, r1
 8007e50:	ec45 4b10 	vmov	d0, r4, r5
 8007e54:	b007      	add	sp, #28
 8007e56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e5a:	4bb0      	ldr	r3, [pc, #704]	; (800811c <__ieee754_asin+0x33c>)
 8007e5c:	429f      	cmp	r7, r3
 8007e5e:	dc11      	bgt.n	8007e84 <__ieee754_asin+0xa4>
 8007e60:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8007e64:	f280 80ae 	bge.w	8007fc4 <__ieee754_asin+0x1e4>
 8007e68:	a395      	add	r3, pc, #596	; (adr r3, 80080c0 <__ieee754_asin+0x2e0>)
 8007e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6e:	ee10 0a10 	vmov	r0, s0
 8007e72:	4629      	mov	r1, r5
 8007e74:	f7f8 f9ba 	bl	80001ec <__adddf3>
 8007e78:	2200      	movs	r2, #0
 8007e7a:	4ba9      	ldr	r3, [pc, #676]	; (8008120 <__ieee754_asin+0x340>)
 8007e7c:	f7f9 f826 	bl	8000ecc <__aeabi_dcmpgt>
 8007e80:	2800      	cmp	r0, #0
 8007e82:	d1e5      	bne.n	8007e50 <__ieee754_asin+0x70>
 8007e84:	ec45 4b10 	vmov	d0, r4, r5
 8007e88:	f001 f9fa 	bl	8009280 <fabs>
 8007e8c:	2000      	movs	r0, #0
 8007e8e:	ec53 2b10 	vmov	r2, r3, d0
 8007e92:	49a3      	ldr	r1, [pc, #652]	; (8008120 <__ieee754_asin+0x340>)
 8007e94:	f7f8 f9a8 	bl	80001e8 <__aeabi_dsub>
 8007e98:	2200      	movs	r2, #0
 8007e9a:	4ba2      	ldr	r3, [pc, #648]	; (8008124 <__ieee754_asin+0x344>)
 8007e9c:	f7f8 fb5c 	bl	8000558 <__aeabi_dmul>
 8007ea0:	a389      	add	r3, pc, #548	; (adr r3, 80080c8 <__ieee754_asin+0x2e8>)
 8007ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea6:	4604      	mov	r4, r0
 8007ea8:	460d      	mov	r5, r1
 8007eaa:	f7f8 fb55 	bl	8000558 <__aeabi_dmul>
 8007eae:	a388      	add	r3, pc, #544	; (adr r3, 80080d0 <__ieee754_asin+0x2f0>)
 8007eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb4:	f7f8 f99a 	bl	80001ec <__adddf3>
 8007eb8:	4622      	mov	r2, r4
 8007eba:	462b      	mov	r3, r5
 8007ebc:	f7f8 fb4c 	bl	8000558 <__aeabi_dmul>
 8007ec0:	a385      	add	r3, pc, #532	; (adr r3, 80080d8 <__ieee754_asin+0x2f8>)
 8007ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec6:	f7f8 f98f 	bl	80001e8 <__aeabi_dsub>
 8007eca:	4622      	mov	r2, r4
 8007ecc:	462b      	mov	r3, r5
 8007ece:	f7f8 fb43 	bl	8000558 <__aeabi_dmul>
 8007ed2:	a383      	add	r3, pc, #524	; (adr r3, 80080e0 <__ieee754_asin+0x300>)
 8007ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed8:	f7f8 f988 	bl	80001ec <__adddf3>
 8007edc:	4622      	mov	r2, r4
 8007ede:	462b      	mov	r3, r5
 8007ee0:	f7f8 fb3a 	bl	8000558 <__aeabi_dmul>
 8007ee4:	a380      	add	r3, pc, #512	; (adr r3, 80080e8 <__ieee754_asin+0x308>)
 8007ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eea:	f7f8 f97d 	bl	80001e8 <__aeabi_dsub>
 8007eee:	4622      	mov	r2, r4
 8007ef0:	462b      	mov	r3, r5
 8007ef2:	f7f8 fb31 	bl	8000558 <__aeabi_dmul>
 8007ef6:	a37e      	add	r3, pc, #504	; (adr r3, 80080f0 <__ieee754_asin+0x310>)
 8007ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efc:	f7f8 f976 	bl	80001ec <__adddf3>
 8007f00:	4622      	mov	r2, r4
 8007f02:	462b      	mov	r3, r5
 8007f04:	f7f8 fb28 	bl	8000558 <__aeabi_dmul>
 8007f08:	a37b      	add	r3, pc, #492	; (adr r3, 80080f8 <__ieee754_asin+0x318>)
 8007f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f0e:	4680      	mov	r8, r0
 8007f10:	4689      	mov	r9, r1
 8007f12:	4620      	mov	r0, r4
 8007f14:	4629      	mov	r1, r5
 8007f16:	f7f8 fb1f 	bl	8000558 <__aeabi_dmul>
 8007f1a:	a379      	add	r3, pc, #484	; (adr r3, 8008100 <__ieee754_asin+0x320>)
 8007f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f20:	f7f8 f962 	bl	80001e8 <__aeabi_dsub>
 8007f24:	4622      	mov	r2, r4
 8007f26:	462b      	mov	r3, r5
 8007f28:	f7f8 fb16 	bl	8000558 <__aeabi_dmul>
 8007f2c:	a376      	add	r3, pc, #472	; (adr r3, 8008108 <__ieee754_asin+0x328>)
 8007f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f32:	f7f8 f95b 	bl	80001ec <__adddf3>
 8007f36:	4622      	mov	r2, r4
 8007f38:	462b      	mov	r3, r5
 8007f3a:	f7f8 fb0d 	bl	8000558 <__aeabi_dmul>
 8007f3e:	a374      	add	r3, pc, #464	; (adr r3, 8008110 <__ieee754_asin+0x330>)
 8007f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f44:	f7f8 f950 	bl	80001e8 <__aeabi_dsub>
 8007f48:	4622      	mov	r2, r4
 8007f4a:	462b      	mov	r3, r5
 8007f4c:	f7f8 fb04 	bl	8000558 <__aeabi_dmul>
 8007f50:	4b73      	ldr	r3, [pc, #460]	; (8008120 <__ieee754_asin+0x340>)
 8007f52:	2200      	movs	r2, #0
 8007f54:	f7f8 f94a 	bl	80001ec <__adddf3>
 8007f58:	ec45 4b10 	vmov	d0, r4, r5
 8007f5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f60:	f000 ff3c 	bl	8008ddc <__ieee754_sqrt>
 8007f64:	4b70      	ldr	r3, [pc, #448]	; (8008128 <__ieee754_asin+0x348>)
 8007f66:	429f      	cmp	r7, r3
 8007f68:	ec5b ab10 	vmov	sl, fp, d0
 8007f6c:	f340 80de 	ble.w	800812c <__ieee754_asin+0x34c>
 8007f70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f74:	4640      	mov	r0, r8
 8007f76:	4649      	mov	r1, r9
 8007f78:	f7f8 fc18 	bl	80007ac <__aeabi_ddiv>
 8007f7c:	4652      	mov	r2, sl
 8007f7e:	465b      	mov	r3, fp
 8007f80:	f7f8 faea 	bl	8000558 <__aeabi_dmul>
 8007f84:	4652      	mov	r2, sl
 8007f86:	465b      	mov	r3, fp
 8007f88:	f7f8 f930 	bl	80001ec <__adddf3>
 8007f8c:	4602      	mov	r2, r0
 8007f8e:	460b      	mov	r3, r1
 8007f90:	f7f8 f92c 	bl	80001ec <__adddf3>
 8007f94:	a348      	add	r3, pc, #288	; (adr r3, 80080b8 <__ieee754_asin+0x2d8>)
 8007f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9a:	f7f8 f925 	bl	80001e8 <__aeabi_dsub>
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	460b      	mov	r3, r1
 8007fa2:	a143      	add	r1, pc, #268	; (adr r1, 80080b0 <__ieee754_asin+0x2d0>)
 8007fa4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fa8:	f7f8 f91e 	bl	80001e8 <__aeabi_dsub>
 8007fac:	9b01      	ldr	r3, [sp, #4]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	bfdc      	itt	le
 8007fb2:	4602      	movle	r2, r0
 8007fb4:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8007fb8:	4604      	mov	r4, r0
 8007fba:	460d      	mov	r5, r1
 8007fbc:	bfdc      	itt	le
 8007fbe:	4614      	movle	r4, r2
 8007fc0:	461d      	movle	r5, r3
 8007fc2:	e745      	b.n	8007e50 <__ieee754_asin+0x70>
 8007fc4:	ee10 2a10 	vmov	r2, s0
 8007fc8:	ee10 0a10 	vmov	r0, s0
 8007fcc:	462b      	mov	r3, r5
 8007fce:	4629      	mov	r1, r5
 8007fd0:	f7f8 fac2 	bl	8000558 <__aeabi_dmul>
 8007fd4:	a33c      	add	r3, pc, #240	; (adr r3, 80080c8 <__ieee754_asin+0x2e8>)
 8007fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fda:	4606      	mov	r6, r0
 8007fdc:	460f      	mov	r7, r1
 8007fde:	f7f8 fabb 	bl	8000558 <__aeabi_dmul>
 8007fe2:	a33b      	add	r3, pc, #236	; (adr r3, 80080d0 <__ieee754_asin+0x2f0>)
 8007fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe8:	f7f8 f900 	bl	80001ec <__adddf3>
 8007fec:	4632      	mov	r2, r6
 8007fee:	463b      	mov	r3, r7
 8007ff0:	f7f8 fab2 	bl	8000558 <__aeabi_dmul>
 8007ff4:	a338      	add	r3, pc, #224	; (adr r3, 80080d8 <__ieee754_asin+0x2f8>)
 8007ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffa:	f7f8 f8f5 	bl	80001e8 <__aeabi_dsub>
 8007ffe:	4632      	mov	r2, r6
 8008000:	463b      	mov	r3, r7
 8008002:	f7f8 faa9 	bl	8000558 <__aeabi_dmul>
 8008006:	a336      	add	r3, pc, #216	; (adr r3, 80080e0 <__ieee754_asin+0x300>)
 8008008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800800c:	f7f8 f8ee 	bl	80001ec <__adddf3>
 8008010:	4632      	mov	r2, r6
 8008012:	463b      	mov	r3, r7
 8008014:	f7f8 faa0 	bl	8000558 <__aeabi_dmul>
 8008018:	a333      	add	r3, pc, #204	; (adr r3, 80080e8 <__ieee754_asin+0x308>)
 800801a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800801e:	f7f8 f8e3 	bl	80001e8 <__aeabi_dsub>
 8008022:	4632      	mov	r2, r6
 8008024:	463b      	mov	r3, r7
 8008026:	f7f8 fa97 	bl	8000558 <__aeabi_dmul>
 800802a:	a331      	add	r3, pc, #196	; (adr r3, 80080f0 <__ieee754_asin+0x310>)
 800802c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008030:	f7f8 f8dc 	bl	80001ec <__adddf3>
 8008034:	4632      	mov	r2, r6
 8008036:	463b      	mov	r3, r7
 8008038:	f7f8 fa8e 	bl	8000558 <__aeabi_dmul>
 800803c:	a32e      	add	r3, pc, #184	; (adr r3, 80080f8 <__ieee754_asin+0x318>)
 800803e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008042:	4680      	mov	r8, r0
 8008044:	4689      	mov	r9, r1
 8008046:	4630      	mov	r0, r6
 8008048:	4639      	mov	r1, r7
 800804a:	f7f8 fa85 	bl	8000558 <__aeabi_dmul>
 800804e:	a32c      	add	r3, pc, #176	; (adr r3, 8008100 <__ieee754_asin+0x320>)
 8008050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008054:	f7f8 f8c8 	bl	80001e8 <__aeabi_dsub>
 8008058:	4632      	mov	r2, r6
 800805a:	463b      	mov	r3, r7
 800805c:	f7f8 fa7c 	bl	8000558 <__aeabi_dmul>
 8008060:	a329      	add	r3, pc, #164	; (adr r3, 8008108 <__ieee754_asin+0x328>)
 8008062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008066:	f7f8 f8c1 	bl	80001ec <__adddf3>
 800806a:	4632      	mov	r2, r6
 800806c:	463b      	mov	r3, r7
 800806e:	f7f8 fa73 	bl	8000558 <__aeabi_dmul>
 8008072:	a327      	add	r3, pc, #156	; (adr r3, 8008110 <__ieee754_asin+0x330>)
 8008074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008078:	f7f8 f8b6 	bl	80001e8 <__aeabi_dsub>
 800807c:	4632      	mov	r2, r6
 800807e:	463b      	mov	r3, r7
 8008080:	f7f8 fa6a 	bl	8000558 <__aeabi_dmul>
 8008084:	2200      	movs	r2, #0
 8008086:	4b26      	ldr	r3, [pc, #152]	; (8008120 <__ieee754_asin+0x340>)
 8008088:	f7f8 f8b0 	bl	80001ec <__adddf3>
 800808c:	4602      	mov	r2, r0
 800808e:	460b      	mov	r3, r1
 8008090:	4640      	mov	r0, r8
 8008092:	4649      	mov	r1, r9
 8008094:	f7f8 fb8a 	bl	80007ac <__aeabi_ddiv>
 8008098:	4622      	mov	r2, r4
 800809a:	462b      	mov	r3, r5
 800809c:	f7f8 fa5c 	bl	8000558 <__aeabi_dmul>
 80080a0:	4602      	mov	r2, r0
 80080a2:	460b      	mov	r3, r1
 80080a4:	4620      	mov	r0, r4
 80080a6:	4629      	mov	r1, r5
 80080a8:	e6c2      	b.n	8007e30 <__ieee754_asin+0x50>
 80080aa:	bf00      	nop
 80080ac:	f3af 8000 	nop.w
 80080b0:	54442d18 	.word	0x54442d18
 80080b4:	3ff921fb 	.word	0x3ff921fb
 80080b8:	33145c07 	.word	0x33145c07
 80080bc:	3c91a626 	.word	0x3c91a626
 80080c0:	8800759c 	.word	0x8800759c
 80080c4:	7e37e43c 	.word	0x7e37e43c
 80080c8:	0dfdf709 	.word	0x0dfdf709
 80080cc:	3f023de1 	.word	0x3f023de1
 80080d0:	7501b288 	.word	0x7501b288
 80080d4:	3f49efe0 	.word	0x3f49efe0
 80080d8:	b5688f3b 	.word	0xb5688f3b
 80080dc:	3fa48228 	.word	0x3fa48228
 80080e0:	0e884455 	.word	0x0e884455
 80080e4:	3fc9c155 	.word	0x3fc9c155
 80080e8:	03eb6f7d 	.word	0x03eb6f7d
 80080ec:	3fd4d612 	.word	0x3fd4d612
 80080f0:	55555555 	.word	0x55555555
 80080f4:	3fc55555 	.word	0x3fc55555
 80080f8:	b12e9282 	.word	0xb12e9282
 80080fc:	3fb3b8c5 	.word	0x3fb3b8c5
 8008100:	1b8d0159 	.word	0x1b8d0159
 8008104:	3fe6066c 	.word	0x3fe6066c
 8008108:	9c598ac8 	.word	0x9c598ac8
 800810c:	40002ae5 	.word	0x40002ae5
 8008110:	1c8a2d4b 	.word	0x1c8a2d4b
 8008114:	40033a27 	.word	0x40033a27
 8008118:	3fefffff 	.word	0x3fefffff
 800811c:	3fdfffff 	.word	0x3fdfffff
 8008120:	3ff00000 	.word	0x3ff00000
 8008124:	3fe00000 	.word	0x3fe00000
 8008128:	3fef3332 	.word	0x3fef3332
 800812c:	ee10 2a10 	vmov	r2, s0
 8008130:	ee10 0a10 	vmov	r0, s0
 8008134:	465b      	mov	r3, fp
 8008136:	4659      	mov	r1, fp
 8008138:	f7f8 f858 	bl	80001ec <__adddf3>
 800813c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008140:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008144:	4640      	mov	r0, r8
 8008146:	4649      	mov	r1, r9
 8008148:	f7f8 fb30 	bl	80007ac <__aeabi_ddiv>
 800814c:	4602      	mov	r2, r0
 800814e:	460b      	mov	r3, r1
 8008150:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008154:	f7f8 fa00 	bl	8000558 <__aeabi_dmul>
 8008158:	2600      	movs	r6, #0
 800815a:	4680      	mov	r8, r0
 800815c:	4689      	mov	r9, r1
 800815e:	4632      	mov	r2, r6
 8008160:	465b      	mov	r3, fp
 8008162:	4630      	mov	r0, r6
 8008164:	4659      	mov	r1, fp
 8008166:	f7f8 f9f7 	bl	8000558 <__aeabi_dmul>
 800816a:	4602      	mov	r2, r0
 800816c:	460b      	mov	r3, r1
 800816e:	4620      	mov	r0, r4
 8008170:	4629      	mov	r1, r5
 8008172:	f7f8 f839 	bl	80001e8 <__aeabi_dsub>
 8008176:	4632      	mov	r2, r6
 8008178:	4604      	mov	r4, r0
 800817a:	460d      	mov	r5, r1
 800817c:	465b      	mov	r3, fp
 800817e:	4650      	mov	r0, sl
 8008180:	4659      	mov	r1, fp
 8008182:	f7f8 f833 	bl	80001ec <__adddf3>
 8008186:	4602      	mov	r2, r0
 8008188:	460b      	mov	r3, r1
 800818a:	4620      	mov	r0, r4
 800818c:	4629      	mov	r1, r5
 800818e:	f7f8 fb0d 	bl	80007ac <__aeabi_ddiv>
 8008192:	4602      	mov	r2, r0
 8008194:	460b      	mov	r3, r1
 8008196:	f7f8 f829 	bl	80001ec <__adddf3>
 800819a:	4602      	mov	r2, r0
 800819c:	460b      	mov	r3, r1
 800819e:	a114      	add	r1, pc, #80	; (adr r1, 80081f0 <__ieee754_asin+0x410>)
 80081a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081a4:	f7f8 f820 	bl	80001e8 <__aeabi_dsub>
 80081a8:	4602      	mov	r2, r0
 80081aa:	460b      	mov	r3, r1
 80081ac:	4640      	mov	r0, r8
 80081ae:	4649      	mov	r1, r9
 80081b0:	f7f8 f81a 	bl	80001e8 <__aeabi_dsub>
 80081b4:	465f      	mov	r7, fp
 80081b6:	4604      	mov	r4, r0
 80081b8:	460d      	mov	r5, r1
 80081ba:	4632      	mov	r2, r6
 80081bc:	465b      	mov	r3, fp
 80081be:	4630      	mov	r0, r6
 80081c0:	4639      	mov	r1, r7
 80081c2:	f7f8 f813 	bl	80001ec <__adddf3>
 80081c6:	4602      	mov	r2, r0
 80081c8:	460b      	mov	r3, r1
 80081ca:	a10b      	add	r1, pc, #44	; (adr r1, 80081f8 <__ieee754_asin+0x418>)
 80081cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081d0:	f7f8 f80a 	bl	80001e8 <__aeabi_dsub>
 80081d4:	4602      	mov	r2, r0
 80081d6:	460b      	mov	r3, r1
 80081d8:	4620      	mov	r0, r4
 80081da:	4629      	mov	r1, r5
 80081dc:	f7f8 f804 	bl	80001e8 <__aeabi_dsub>
 80081e0:	4602      	mov	r2, r0
 80081e2:	460b      	mov	r3, r1
 80081e4:	a104      	add	r1, pc, #16	; (adr r1, 80081f8 <__ieee754_asin+0x418>)
 80081e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081ea:	e6dd      	b.n	8007fa8 <__ieee754_asin+0x1c8>
 80081ec:	f3af 8000 	nop.w
 80081f0:	33145c07 	.word	0x33145c07
 80081f4:	3c91a626 	.word	0x3c91a626
 80081f8:	54442d18 	.word	0x54442d18
 80081fc:	3fe921fb 	.word	0x3fe921fb

08008200 <__ieee754_atan2>:
 8008200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008204:	ec57 6b11 	vmov	r6, r7, d1
 8008208:	4273      	negs	r3, r6
 800820a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800820e:	4333      	orrs	r3, r6
 8008210:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80083b8 <__ieee754_atan2+0x1b8>
 8008214:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8008218:	4573      	cmp	r3, lr
 800821a:	ec51 0b10 	vmov	r0, r1, d0
 800821e:	ee11 8a10 	vmov	r8, s2
 8008222:	d80a      	bhi.n	800823a <__ieee754_atan2+0x3a>
 8008224:	4244      	negs	r4, r0
 8008226:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800822a:	4304      	orrs	r4, r0
 800822c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8008230:	4574      	cmp	r4, lr
 8008232:	468c      	mov	ip, r1
 8008234:	ee10 9a10 	vmov	r9, s0
 8008238:	d907      	bls.n	800824a <__ieee754_atan2+0x4a>
 800823a:	4632      	mov	r2, r6
 800823c:	463b      	mov	r3, r7
 800823e:	f7f7 ffd5 	bl	80001ec <__adddf3>
 8008242:	ec41 0b10 	vmov	d0, r0, r1
 8008246:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800824a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800824e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008252:	4334      	orrs	r4, r6
 8008254:	d103      	bne.n	800825e <__ieee754_atan2+0x5e>
 8008256:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800825a:	f000 be71 	b.w	8008f40 <atan>
 800825e:	17bc      	asrs	r4, r7, #30
 8008260:	f004 0402 	and.w	r4, r4, #2
 8008264:	ea53 0909 	orrs.w	r9, r3, r9
 8008268:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800826c:	d107      	bne.n	800827e <__ieee754_atan2+0x7e>
 800826e:	2c02      	cmp	r4, #2
 8008270:	d073      	beq.n	800835a <__ieee754_atan2+0x15a>
 8008272:	2c03      	cmp	r4, #3
 8008274:	d1e5      	bne.n	8008242 <__ieee754_atan2+0x42>
 8008276:	a13e      	add	r1, pc, #248	; (adr r1, 8008370 <__ieee754_atan2+0x170>)
 8008278:	e9d1 0100 	ldrd	r0, r1, [r1]
 800827c:	e7e1      	b.n	8008242 <__ieee754_atan2+0x42>
 800827e:	ea52 0808 	orrs.w	r8, r2, r8
 8008282:	d106      	bne.n	8008292 <__ieee754_atan2+0x92>
 8008284:	f1bc 0f00 	cmp.w	ip, #0
 8008288:	da6b      	bge.n	8008362 <__ieee754_atan2+0x162>
 800828a:	a13b      	add	r1, pc, #236	; (adr r1, 8008378 <__ieee754_atan2+0x178>)
 800828c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008290:	e7d7      	b.n	8008242 <__ieee754_atan2+0x42>
 8008292:	4572      	cmp	r2, lr
 8008294:	d120      	bne.n	80082d8 <__ieee754_atan2+0xd8>
 8008296:	4293      	cmp	r3, r2
 8008298:	d111      	bne.n	80082be <__ieee754_atan2+0xbe>
 800829a:	2c02      	cmp	r4, #2
 800829c:	d007      	beq.n	80082ae <__ieee754_atan2+0xae>
 800829e:	2c03      	cmp	r4, #3
 80082a0:	d009      	beq.n	80082b6 <__ieee754_atan2+0xb6>
 80082a2:	2c01      	cmp	r4, #1
 80082a4:	d155      	bne.n	8008352 <__ieee754_atan2+0x152>
 80082a6:	a136      	add	r1, pc, #216	; (adr r1, 8008380 <__ieee754_atan2+0x180>)
 80082a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082ac:	e7c9      	b.n	8008242 <__ieee754_atan2+0x42>
 80082ae:	a136      	add	r1, pc, #216	; (adr r1, 8008388 <__ieee754_atan2+0x188>)
 80082b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082b4:	e7c5      	b.n	8008242 <__ieee754_atan2+0x42>
 80082b6:	a136      	add	r1, pc, #216	; (adr r1, 8008390 <__ieee754_atan2+0x190>)
 80082b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082bc:	e7c1      	b.n	8008242 <__ieee754_atan2+0x42>
 80082be:	2c02      	cmp	r4, #2
 80082c0:	d04b      	beq.n	800835a <__ieee754_atan2+0x15a>
 80082c2:	2c03      	cmp	r4, #3
 80082c4:	d0d7      	beq.n	8008276 <__ieee754_atan2+0x76>
 80082c6:	2c01      	cmp	r4, #1
 80082c8:	f04f 0000 	mov.w	r0, #0
 80082cc:	d102      	bne.n	80082d4 <__ieee754_atan2+0xd4>
 80082ce:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80082d2:	e7b6      	b.n	8008242 <__ieee754_atan2+0x42>
 80082d4:	2100      	movs	r1, #0
 80082d6:	e7b4      	b.n	8008242 <__ieee754_atan2+0x42>
 80082d8:	4573      	cmp	r3, lr
 80082da:	d0d3      	beq.n	8008284 <__ieee754_atan2+0x84>
 80082dc:	1a9b      	subs	r3, r3, r2
 80082de:	151b      	asrs	r3, r3, #20
 80082e0:	2b3c      	cmp	r3, #60	; 0x3c
 80082e2:	dc1e      	bgt.n	8008322 <__ieee754_atan2+0x122>
 80082e4:	2f00      	cmp	r7, #0
 80082e6:	da01      	bge.n	80082ec <__ieee754_atan2+0xec>
 80082e8:	333c      	adds	r3, #60	; 0x3c
 80082ea:	db1e      	blt.n	800832a <__ieee754_atan2+0x12a>
 80082ec:	4632      	mov	r2, r6
 80082ee:	463b      	mov	r3, r7
 80082f0:	f7f8 fa5c 	bl	80007ac <__aeabi_ddiv>
 80082f4:	ec41 0b10 	vmov	d0, r0, r1
 80082f8:	f000 ffc2 	bl	8009280 <fabs>
 80082fc:	f000 fe20 	bl	8008f40 <atan>
 8008300:	ec51 0b10 	vmov	r0, r1, d0
 8008304:	2c01      	cmp	r4, #1
 8008306:	d013      	beq.n	8008330 <__ieee754_atan2+0x130>
 8008308:	2c02      	cmp	r4, #2
 800830a:	d015      	beq.n	8008338 <__ieee754_atan2+0x138>
 800830c:	2c00      	cmp	r4, #0
 800830e:	d098      	beq.n	8008242 <__ieee754_atan2+0x42>
 8008310:	a321      	add	r3, pc, #132	; (adr r3, 8008398 <__ieee754_atan2+0x198>)
 8008312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008316:	f7f7 ff67 	bl	80001e8 <__aeabi_dsub>
 800831a:	a321      	add	r3, pc, #132	; (adr r3, 80083a0 <__ieee754_atan2+0x1a0>)
 800831c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008320:	e014      	b.n	800834c <__ieee754_atan2+0x14c>
 8008322:	a121      	add	r1, pc, #132	; (adr r1, 80083a8 <__ieee754_atan2+0x1a8>)
 8008324:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008328:	e7ec      	b.n	8008304 <__ieee754_atan2+0x104>
 800832a:	2000      	movs	r0, #0
 800832c:	2100      	movs	r1, #0
 800832e:	e7e9      	b.n	8008304 <__ieee754_atan2+0x104>
 8008330:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008334:	4619      	mov	r1, r3
 8008336:	e784      	b.n	8008242 <__ieee754_atan2+0x42>
 8008338:	a317      	add	r3, pc, #92	; (adr r3, 8008398 <__ieee754_atan2+0x198>)
 800833a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800833e:	f7f7 ff53 	bl	80001e8 <__aeabi_dsub>
 8008342:	4602      	mov	r2, r0
 8008344:	460b      	mov	r3, r1
 8008346:	a116      	add	r1, pc, #88	; (adr r1, 80083a0 <__ieee754_atan2+0x1a0>)
 8008348:	e9d1 0100 	ldrd	r0, r1, [r1]
 800834c:	f7f7 ff4c 	bl	80001e8 <__aeabi_dsub>
 8008350:	e777      	b.n	8008242 <__ieee754_atan2+0x42>
 8008352:	a117      	add	r1, pc, #92	; (adr r1, 80083b0 <__ieee754_atan2+0x1b0>)
 8008354:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008358:	e773      	b.n	8008242 <__ieee754_atan2+0x42>
 800835a:	a111      	add	r1, pc, #68	; (adr r1, 80083a0 <__ieee754_atan2+0x1a0>)
 800835c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008360:	e76f      	b.n	8008242 <__ieee754_atan2+0x42>
 8008362:	a111      	add	r1, pc, #68	; (adr r1, 80083a8 <__ieee754_atan2+0x1a8>)
 8008364:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008368:	e76b      	b.n	8008242 <__ieee754_atan2+0x42>
 800836a:	bf00      	nop
 800836c:	f3af 8000 	nop.w
 8008370:	54442d18 	.word	0x54442d18
 8008374:	c00921fb 	.word	0xc00921fb
 8008378:	54442d18 	.word	0x54442d18
 800837c:	bff921fb 	.word	0xbff921fb
 8008380:	54442d18 	.word	0x54442d18
 8008384:	bfe921fb 	.word	0xbfe921fb
 8008388:	7f3321d2 	.word	0x7f3321d2
 800838c:	4002d97c 	.word	0x4002d97c
 8008390:	7f3321d2 	.word	0x7f3321d2
 8008394:	c002d97c 	.word	0xc002d97c
 8008398:	33145c07 	.word	0x33145c07
 800839c:	3ca1a626 	.word	0x3ca1a626
 80083a0:	54442d18 	.word	0x54442d18
 80083a4:	400921fb 	.word	0x400921fb
 80083a8:	54442d18 	.word	0x54442d18
 80083ac:	3ff921fb 	.word	0x3ff921fb
 80083b0:	54442d18 	.word	0x54442d18
 80083b4:	3fe921fb 	.word	0x3fe921fb
 80083b8:	7ff00000 	.word	0x7ff00000
 80083bc:	00000000 	.word	0x00000000

080083c0 <__ieee754_pow>:
 80083c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083c4:	b091      	sub	sp, #68	; 0x44
 80083c6:	ed8d 1b00 	vstr	d1, [sp]
 80083ca:	e9dd 2900 	ldrd	r2, r9, [sp]
 80083ce:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80083d2:	ea58 0302 	orrs.w	r3, r8, r2
 80083d6:	ec57 6b10 	vmov	r6, r7, d0
 80083da:	f000 84be 	beq.w	8008d5a <__ieee754_pow+0x99a>
 80083de:	4b7a      	ldr	r3, [pc, #488]	; (80085c8 <__ieee754_pow+0x208>)
 80083e0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80083e4:	429c      	cmp	r4, r3
 80083e6:	463d      	mov	r5, r7
 80083e8:	ee10 aa10 	vmov	sl, s0
 80083ec:	dc09      	bgt.n	8008402 <__ieee754_pow+0x42>
 80083ee:	d103      	bne.n	80083f8 <__ieee754_pow+0x38>
 80083f0:	b93e      	cbnz	r6, 8008402 <__ieee754_pow+0x42>
 80083f2:	45a0      	cmp	r8, r4
 80083f4:	dc0d      	bgt.n	8008412 <__ieee754_pow+0x52>
 80083f6:	e001      	b.n	80083fc <__ieee754_pow+0x3c>
 80083f8:	4598      	cmp	r8, r3
 80083fa:	dc02      	bgt.n	8008402 <__ieee754_pow+0x42>
 80083fc:	4598      	cmp	r8, r3
 80083fe:	d10e      	bne.n	800841e <__ieee754_pow+0x5e>
 8008400:	b16a      	cbz	r2, 800841e <__ieee754_pow+0x5e>
 8008402:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008406:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800840a:	ea54 030a 	orrs.w	r3, r4, sl
 800840e:	f000 84a4 	beq.w	8008d5a <__ieee754_pow+0x99a>
 8008412:	486e      	ldr	r0, [pc, #440]	; (80085cc <__ieee754_pow+0x20c>)
 8008414:	b011      	add	sp, #68	; 0x44
 8008416:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800841a:	f000 bf45 	b.w	80092a8 <nan>
 800841e:	2d00      	cmp	r5, #0
 8008420:	da53      	bge.n	80084ca <__ieee754_pow+0x10a>
 8008422:	4b6b      	ldr	r3, [pc, #428]	; (80085d0 <__ieee754_pow+0x210>)
 8008424:	4598      	cmp	r8, r3
 8008426:	dc4d      	bgt.n	80084c4 <__ieee754_pow+0x104>
 8008428:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800842c:	4598      	cmp	r8, r3
 800842e:	dd4c      	ble.n	80084ca <__ieee754_pow+0x10a>
 8008430:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008434:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008438:	2b14      	cmp	r3, #20
 800843a:	dd26      	ble.n	800848a <__ieee754_pow+0xca>
 800843c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008440:	fa22 f103 	lsr.w	r1, r2, r3
 8008444:	fa01 f303 	lsl.w	r3, r1, r3
 8008448:	4293      	cmp	r3, r2
 800844a:	d13e      	bne.n	80084ca <__ieee754_pow+0x10a>
 800844c:	f001 0101 	and.w	r1, r1, #1
 8008450:	f1c1 0b02 	rsb	fp, r1, #2
 8008454:	2a00      	cmp	r2, #0
 8008456:	d15b      	bne.n	8008510 <__ieee754_pow+0x150>
 8008458:	4b5b      	ldr	r3, [pc, #364]	; (80085c8 <__ieee754_pow+0x208>)
 800845a:	4598      	cmp	r8, r3
 800845c:	d124      	bne.n	80084a8 <__ieee754_pow+0xe8>
 800845e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008462:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008466:	ea53 030a 	orrs.w	r3, r3, sl
 800846a:	f000 8476 	beq.w	8008d5a <__ieee754_pow+0x99a>
 800846e:	4b59      	ldr	r3, [pc, #356]	; (80085d4 <__ieee754_pow+0x214>)
 8008470:	429c      	cmp	r4, r3
 8008472:	dd2d      	ble.n	80084d0 <__ieee754_pow+0x110>
 8008474:	f1b9 0f00 	cmp.w	r9, #0
 8008478:	f280 8473 	bge.w	8008d62 <__ieee754_pow+0x9a2>
 800847c:	2000      	movs	r0, #0
 800847e:	2100      	movs	r1, #0
 8008480:	ec41 0b10 	vmov	d0, r0, r1
 8008484:	b011      	add	sp, #68	; 0x44
 8008486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800848a:	2a00      	cmp	r2, #0
 800848c:	d13e      	bne.n	800850c <__ieee754_pow+0x14c>
 800848e:	f1c3 0314 	rsb	r3, r3, #20
 8008492:	fa48 f103 	asr.w	r1, r8, r3
 8008496:	fa01 f303 	lsl.w	r3, r1, r3
 800849a:	4543      	cmp	r3, r8
 800849c:	f040 8469 	bne.w	8008d72 <__ieee754_pow+0x9b2>
 80084a0:	f001 0101 	and.w	r1, r1, #1
 80084a4:	f1c1 0b02 	rsb	fp, r1, #2
 80084a8:	4b4b      	ldr	r3, [pc, #300]	; (80085d8 <__ieee754_pow+0x218>)
 80084aa:	4598      	cmp	r8, r3
 80084ac:	d118      	bne.n	80084e0 <__ieee754_pow+0x120>
 80084ae:	f1b9 0f00 	cmp.w	r9, #0
 80084b2:	f280 845a 	bge.w	8008d6a <__ieee754_pow+0x9aa>
 80084b6:	4948      	ldr	r1, [pc, #288]	; (80085d8 <__ieee754_pow+0x218>)
 80084b8:	4632      	mov	r2, r6
 80084ba:	463b      	mov	r3, r7
 80084bc:	2000      	movs	r0, #0
 80084be:	f7f8 f975 	bl	80007ac <__aeabi_ddiv>
 80084c2:	e7dd      	b.n	8008480 <__ieee754_pow+0xc0>
 80084c4:	f04f 0b02 	mov.w	fp, #2
 80084c8:	e7c4      	b.n	8008454 <__ieee754_pow+0x94>
 80084ca:	f04f 0b00 	mov.w	fp, #0
 80084ce:	e7c1      	b.n	8008454 <__ieee754_pow+0x94>
 80084d0:	f1b9 0f00 	cmp.w	r9, #0
 80084d4:	dad2      	bge.n	800847c <__ieee754_pow+0xbc>
 80084d6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80084da:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80084de:	e7cf      	b.n	8008480 <__ieee754_pow+0xc0>
 80084e0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80084e4:	d106      	bne.n	80084f4 <__ieee754_pow+0x134>
 80084e6:	4632      	mov	r2, r6
 80084e8:	463b      	mov	r3, r7
 80084ea:	4610      	mov	r0, r2
 80084ec:	4619      	mov	r1, r3
 80084ee:	f7f8 f833 	bl	8000558 <__aeabi_dmul>
 80084f2:	e7c5      	b.n	8008480 <__ieee754_pow+0xc0>
 80084f4:	4b39      	ldr	r3, [pc, #228]	; (80085dc <__ieee754_pow+0x21c>)
 80084f6:	4599      	cmp	r9, r3
 80084f8:	d10a      	bne.n	8008510 <__ieee754_pow+0x150>
 80084fa:	2d00      	cmp	r5, #0
 80084fc:	db08      	blt.n	8008510 <__ieee754_pow+0x150>
 80084fe:	ec47 6b10 	vmov	d0, r6, r7
 8008502:	b011      	add	sp, #68	; 0x44
 8008504:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008508:	f000 bc68 	b.w	8008ddc <__ieee754_sqrt>
 800850c:	f04f 0b00 	mov.w	fp, #0
 8008510:	ec47 6b10 	vmov	d0, r6, r7
 8008514:	f000 feb4 	bl	8009280 <fabs>
 8008518:	ec51 0b10 	vmov	r0, r1, d0
 800851c:	f1ba 0f00 	cmp.w	sl, #0
 8008520:	d127      	bne.n	8008572 <__ieee754_pow+0x1b2>
 8008522:	b124      	cbz	r4, 800852e <__ieee754_pow+0x16e>
 8008524:	4b2c      	ldr	r3, [pc, #176]	; (80085d8 <__ieee754_pow+0x218>)
 8008526:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800852a:	429a      	cmp	r2, r3
 800852c:	d121      	bne.n	8008572 <__ieee754_pow+0x1b2>
 800852e:	f1b9 0f00 	cmp.w	r9, #0
 8008532:	da05      	bge.n	8008540 <__ieee754_pow+0x180>
 8008534:	4602      	mov	r2, r0
 8008536:	460b      	mov	r3, r1
 8008538:	2000      	movs	r0, #0
 800853a:	4927      	ldr	r1, [pc, #156]	; (80085d8 <__ieee754_pow+0x218>)
 800853c:	f7f8 f936 	bl	80007ac <__aeabi_ddiv>
 8008540:	2d00      	cmp	r5, #0
 8008542:	da9d      	bge.n	8008480 <__ieee754_pow+0xc0>
 8008544:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008548:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800854c:	ea54 030b 	orrs.w	r3, r4, fp
 8008550:	d108      	bne.n	8008564 <__ieee754_pow+0x1a4>
 8008552:	4602      	mov	r2, r0
 8008554:	460b      	mov	r3, r1
 8008556:	4610      	mov	r0, r2
 8008558:	4619      	mov	r1, r3
 800855a:	f7f7 fe45 	bl	80001e8 <__aeabi_dsub>
 800855e:	4602      	mov	r2, r0
 8008560:	460b      	mov	r3, r1
 8008562:	e7ac      	b.n	80084be <__ieee754_pow+0xfe>
 8008564:	f1bb 0f01 	cmp.w	fp, #1
 8008568:	d18a      	bne.n	8008480 <__ieee754_pow+0xc0>
 800856a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800856e:	4619      	mov	r1, r3
 8008570:	e786      	b.n	8008480 <__ieee754_pow+0xc0>
 8008572:	0fed      	lsrs	r5, r5, #31
 8008574:	1e6b      	subs	r3, r5, #1
 8008576:	930d      	str	r3, [sp, #52]	; 0x34
 8008578:	ea5b 0303 	orrs.w	r3, fp, r3
 800857c:	d102      	bne.n	8008584 <__ieee754_pow+0x1c4>
 800857e:	4632      	mov	r2, r6
 8008580:	463b      	mov	r3, r7
 8008582:	e7e8      	b.n	8008556 <__ieee754_pow+0x196>
 8008584:	4b16      	ldr	r3, [pc, #88]	; (80085e0 <__ieee754_pow+0x220>)
 8008586:	4598      	cmp	r8, r3
 8008588:	f340 80fe 	ble.w	8008788 <__ieee754_pow+0x3c8>
 800858c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008590:	4598      	cmp	r8, r3
 8008592:	dd0a      	ble.n	80085aa <__ieee754_pow+0x1ea>
 8008594:	4b0f      	ldr	r3, [pc, #60]	; (80085d4 <__ieee754_pow+0x214>)
 8008596:	429c      	cmp	r4, r3
 8008598:	dc0d      	bgt.n	80085b6 <__ieee754_pow+0x1f6>
 800859a:	f1b9 0f00 	cmp.w	r9, #0
 800859e:	f6bf af6d 	bge.w	800847c <__ieee754_pow+0xbc>
 80085a2:	a307      	add	r3, pc, #28	; (adr r3, 80085c0 <__ieee754_pow+0x200>)
 80085a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a8:	e79f      	b.n	80084ea <__ieee754_pow+0x12a>
 80085aa:	4b0e      	ldr	r3, [pc, #56]	; (80085e4 <__ieee754_pow+0x224>)
 80085ac:	429c      	cmp	r4, r3
 80085ae:	ddf4      	ble.n	800859a <__ieee754_pow+0x1da>
 80085b0:	4b09      	ldr	r3, [pc, #36]	; (80085d8 <__ieee754_pow+0x218>)
 80085b2:	429c      	cmp	r4, r3
 80085b4:	dd18      	ble.n	80085e8 <__ieee754_pow+0x228>
 80085b6:	f1b9 0f00 	cmp.w	r9, #0
 80085ba:	dcf2      	bgt.n	80085a2 <__ieee754_pow+0x1e2>
 80085bc:	e75e      	b.n	800847c <__ieee754_pow+0xbc>
 80085be:	bf00      	nop
 80085c0:	8800759c 	.word	0x8800759c
 80085c4:	7e37e43c 	.word	0x7e37e43c
 80085c8:	7ff00000 	.word	0x7ff00000
 80085cc:	08009941 	.word	0x08009941
 80085d0:	433fffff 	.word	0x433fffff
 80085d4:	3fefffff 	.word	0x3fefffff
 80085d8:	3ff00000 	.word	0x3ff00000
 80085dc:	3fe00000 	.word	0x3fe00000
 80085e0:	41e00000 	.word	0x41e00000
 80085e4:	3feffffe 	.word	0x3feffffe
 80085e8:	2200      	movs	r2, #0
 80085ea:	4b63      	ldr	r3, [pc, #396]	; (8008778 <__ieee754_pow+0x3b8>)
 80085ec:	f7f7 fdfc 	bl	80001e8 <__aeabi_dsub>
 80085f0:	a355      	add	r3, pc, #340	; (adr r3, 8008748 <__ieee754_pow+0x388>)
 80085f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f6:	4604      	mov	r4, r0
 80085f8:	460d      	mov	r5, r1
 80085fa:	f7f7 ffad 	bl	8000558 <__aeabi_dmul>
 80085fe:	a354      	add	r3, pc, #336	; (adr r3, 8008750 <__ieee754_pow+0x390>)
 8008600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008604:	4606      	mov	r6, r0
 8008606:	460f      	mov	r7, r1
 8008608:	4620      	mov	r0, r4
 800860a:	4629      	mov	r1, r5
 800860c:	f7f7 ffa4 	bl	8000558 <__aeabi_dmul>
 8008610:	2200      	movs	r2, #0
 8008612:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008616:	4b59      	ldr	r3, [pc, #356]	; (800877c <__ieee754_pow+0x3bc>)
 8008618:	4620      	mov	r0, r4
 800861a:	4629      	mov	r1, r5
 800861c:	f7f7 ff9c 	bl	8000558 <__aeabi_dmul>
 8008620:	4602      	mov	r2, r0
 8008622:	460b      	mov	r3, r1
 8008624:	a14c      	add	r1, pc, #304	; (adr r1, 8008758 <__ieee754_pow+0x398>)
 8008626:	e9d1 0100 	ldrd	r0, r1, [r1]
 800862a:	f7f7 fddd 	bl	80001e8 <__aeabi_dsub>
 800862e:	4622      	mov	r2, r4
 8008630:	462b      	mov	r3, r5
 8008632:	f7f7 ff91 	bl	8000558 <__aeabi_dmul>
 8008636:	4602      	mov	r2, r0
 8008638:	460b      	mov	r3, r1
 800863a:	2000      	movs	r0, #0
 800863c:	4950      	ldr	r1, [pc, #320]	; (8008780 <__ieee754_pow+0x3c0>)
 800863e:	f7f7 fdd3 	bl	80001e8 <__aeabi_dsub>
 8008642:	4622      	mov	r2, r4
 8008644:	462b      	mov	r3, r5
 8008646:	4680      	mov	r8, r0
 8008648:	4689      	mov	r9, r1
 800864a:	4620      	mov	r0, r4
 800864c:	4629      	mov	r1, r5
 800864e:	f7f7 ff83 	bl	8000558 <__aeabi_dmul>
 8008652:	4602      	mov	r2, r0
 8008654:	460b      	mov	r3, r1
 8008656:	4640      	mov	r0, r8
 8008658:	4649      	mov	r1, r9
 800865a:	f7f7 ff7d 	bl	8000558 <__aeabi_dmul>
 800865e:	a340      	add	r3, pc, #256	; (adr r3, 8008760 <__ieee754_pow+0x3a0>)
 8008660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008664:	f7f7 ff78 	bl	8000558 <__aeabi_dmul>
 8008668:	4602      	mov	r2, r0
 800866a:	460b      	mov	r3, r1
 800866c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008670:	f7f7 fdba 	bl	80001e8 <__aeabi_dsub>
 8008674:	4602      	mov	r2, r0
 8008676:	460b      	mov	r3, r1
 8008678:	4604      	mov	r4, r0
 800867a:	460d      	mov	r5, r1
 800867c:	4630      	mov	r0, r6
 800867e:	4639      	mov	r1, r7
 8008680:	f7f7 fdb4 	bl	80001ec <__adddf3>
 8008684:	2000      	movs	r0, #0
 8008686:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800868a:	4632      	mov	r2, r6
 800868c:	463b      	mov	r3, r7
 800868e:	f7f7 fdab 	bl	80001e8 <__aeabi_dsub>
 8008692:	4602      	mov	r2, r0
 8008694:	460b      	mov	r3, r1
 8008696:	4620      	mov	r0, r4
 8008698:	4629      	mov	r1, r5
 800869a:	f7f7 fda5 	bl	80001e8 <__aeabi_dsub>
 800869e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80086a0:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 80086a4:	4313      	orrs	r3, r2
 80086a6:	4606      	mov	r6, r0
 80086a8:	460f      	mov	r7, r1
 80086aa:	f040 81eb 	bne.w	8008a84 <__ieee754_pow+0x6c4>
 80086ae:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8008768 <__ieee754_pow+0x3a8>
 80086b2:	e9dd 4500 	ldrd	r4, r5, [sp]
 80086b6:	2400      	movs	r4, #0
 80086b8:	4622      	mov	r2, r4
 80086ba:	462b      	mov	r3, r5
 80086bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80086c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80086c4:	f7f7 fd90 	bl	80001e8 <__aeabi_dsub>
 80086c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086cc:	f7f7 ff44 	bl	8000558 <__aeabi_dmul>
 80086d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086d4:	4680      	mov	r8, r0
 80086d6:	4689      	mov	r9, r1
 80086d8:	4630      	mov	r0, r6
 80086da:	4639      	mov	r1, r7
 80086dc:	f7f7 ff3c 	bl	8000558 <__aeabi_dmul>
 80086e0:	4602      	mov	r2, r0
 80086e2:	460b      	mov	r3, r1
 80086e4:	4640      	mov	r0, r8
 80086e6:	4649      	mov	r1, r9
 80086e8:	f7f7 fd80 	bl	80001ec <__adddf3>
 80086ec:	4622      	mov	r2, r4
 80086ee:	462b      	mov	r3, r5
 80086f0:	4680      	mov	r8, r0
 80086f2:	4689      	mov	r9, r1
 80086f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086f8:	f7f7 ff2e 	bl	8000558 <__aeabi_dmul>
 80086fc:	460b      	mov	r3, r1
 80086fe:	4604      	mov	r4, r0
 8008700:	460d      	mov	r5, r1
 8008702:	4602      	mov	r2, r0
 8008704:	4649      	mov	r1, r9
 8008706:	4640      	mov	r0, r8
 8008708:	e9cd 4500 	strd	r4, r5, [sp]
 800870c:	f7f7 fd6e 	bl	80001ec <__adddf3>
 8008710:	4b1c      	ldr	r3, [pc, #112]	; (8008784 <__ieee754_pow+0x3c4>)
 8008712:	4299      	cmp	r1, r3
 8008714:	4606      	mov	r6, r0
 8008716:	460f      	mov	r7, r1
 8008718:	468b      	mov	fp, r1
 800871a:	f340 82f7 	ble.w	8008d0c <__ieee754_pow+0x94c>
 800871e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008722:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008726:	4303      	orrs	r3, r0
 8008728:	f000 81ea 	beq.w	8008b00 <__ieee754_pow+0x740>
 800872c:	a310      	add	r3, pc, #64	; (adr r3, 8008770 <__ieee754_pow+0x3b0>)
 800872e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008732:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008736:	f7f7 ff0f 	bl	8000558 <__aeabi_dmul>
 800873a:	a30d      	add	r3, pc, #52	; (adr r3, 8008770 <__ieee754_pow+0x3b0>)
 800873c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008740:	e6d5      	b.n	80084ee <__ieee754_pow+0x12e>
 8008742:	bf00      	nop
 8008744:	f3af 8000 	nop.w
 8008748:	60000000 	.word	0x60000000
 800874c:	3ff71547 	.word	0x3ff71547
 8008750:	f85ddf44 	.word	0xf85ddf44
 8008754:	3e54ae0b 	.word	0x3e54ae0b
 8008758:	55555555 	.word	0x55555555
 800875c:	3fd55555 	.word	0x3fd55555
 8008760:	652b82fe 	.word	0x652b82fe
 8008764:	3ff71547 	.word	0x3ff71547
 8008768:	00000000 	.word	0x00000000
 800876c:	bff00000 	.word	0xbff00000
 8008770:	8800759c 	.word	0x8800759c
 8008774:	7e37e43c 	.word	0x7e37e43c
 8008778:	3ff00000 	.word	0x3ff00000
 800877c:	3fd00000 	.word	0x3fd00000
 8008780:	3fe00000 	.word	0x3fe00000
 8008784:	408fffff 	.word	0x408fffff
 8008788:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800878c:	f04f 0200 	mov.w	r2, #0
 8008790:	da05      	bge.n	800879e <__ieee754_pow+0x3de>
 8008792:	4bd3      	ldr	r3, [pc, #844]	; (8008ae0 <__ieee754_pow+0x720>)
 8008794:	f7f7 fee0 	bl	8000558 <__aeabi_dmul>
 8008798:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800879c:	460c      	mov	r4, r1
 800879e:	1523      	asrs	r3, r4, #20
 80087a0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80087a4:	4413      	add	r3, r2
 80087a6:	9309      	str	r3, [sp, #36]	; 0x24
 80087a8:	4bce      	ldr	r3, [pc, #824]	; (8008ae4 <__ieee754_pow+0x724>)
 80087aa:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80087ae:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80087b2:	429c      	cmp	r4, r3
 80087b4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80087b8:	dd08      	ble.n	80087cc <__ieee754_pow+0x40c>
 80087ba:	4bcb      	ldr	r3, [pc, #812]	; (8008ae8 <__ieee754_pow+0x728>)
 80087bc:	429c      	cmp	r4, r3
 80087be:	f340 815e 	ble.w	8008a7e <__ieee754_pow+0x6be>
 80087c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087c4:	3301      	adds	r3, #1
 80087c6:	9309      	str	r3, [sp, #36]	; 0x24
 80087c8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80087cc:	f04f 0a00 	mov.w	sl, #0
 80087d0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80087d4:	930c      	str	r3, [sp, #48]	; 0x30
 80087d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80087d8:	4bc4      	ldr	r3, [pc, #784]	; (8008aec <__ieee754_pow+0x72c>)
 80087da:	4413      	add	r3, r2
 80087dc:	ed93 7b00 	vldr	d7, [r3]
 80087e0:	4629      	mov	r1, r5
 80087e2:	ec53 2b17 	vmov	r2, r3, d7
 80087e6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80087ea:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80087ee:	f7f7 fcfb 	bl	80001e8 <__aeabi_dsub>
 80087f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80087f6:	4606      	mov	r6, r0
 80087f8:	460f      	mov	r7, r1
 80087fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087fe:	f7f7 fcf5 	bl	80001ec <__adddf3>
 8008802:	4602      	mov	r2, r0
 8008804:	460b      	mov	r3, r1
 8008806:	2000      	movs	r0, #0
 8008808:	49b9      	ldr	r1, [pc, #740]	; (8008af0 <__ieee754_pow+0x730>)
 800880a:	f7f7 ffcf 	bl	80007ac <__aeabi_ddiv>
 800880e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008812:	4602      	mov	r2, r0
 8008814:	460b      	mov	r3, r1
 8008816:	4630      	mov	r0, r6
 8008818:	4639      	mov	r1, r7
 800881a:	f7f7 fe9d 	bl	8000558 <__aeabi_dmul>
 800881e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008822:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008826:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800882a:	2300      	movs	r3, #0
 800882c:	9302      	str	r3, [sp, #8]
 800882e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008832:	106d      	asrs	r5, r5, #1
 8008834:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8008838:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800883c:	2200      	movs	r2, #0
 800883e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8008842:	4640      	mov	r0, r8
 8008844:	4649      	mov	r1, r9
 8008846:	4614      	mov	r4, r2
 8008848:	461d      	mov	r5, r3
 800884a:	f7f7 fe85 	bl	8000558 <__aeabi_dmul>
 800884e:	4602      	mov	r2, r0
 8008850:	460b      	mov	r3, r1
 8008852:	4630      	mov	r0, r6
 8008854:	4639      	mov	r1, r7
 8008856:	f7f7 fcc7 	bl	80001e8 <__aeabi_dsub>
 800885a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800885e:	4606      	mov	r6, r0
 8008860:	460f      	mov	r7, r1
 8008862:	4620      	mov	r0, r4
 8008864:	4629      	mov	r1, r5
 8008866:	f7f7 fcbf 	bl	80001e8 <__aeabi_dsub>
 800886a:	4602      	mov	r2, r0
 800886c:	460b      	mov	r3, r1
 800886e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008872:	f7f7 fcb9 	bl	80001e8 <__aeabi_dsub>
 8008876:	4642      	mov	r2, r8
 8008878:	464b      	mov	r3, r9
 800887a:	f7f7 fe6d 	bl	8000558 <__aeabi_dmul>
 800887e:	4602      	mov	r2, r0
 8008880:	460b      	mov	r3, r1
 8008882:	4630      	mov	r0, r6
 8008884:	4639      	mov	r1, r7
 8008886:	f7f7 fcaf 	bl	80001e8 <__aeabi_dsub>
 800888a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800888e:	f7f7 fe63 	bl	8000558 <__aeabi_dmul>
 8008892:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008896:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800889a:	4610      	mov	r0, r2
 800889c:	4619      	mov	r1, r3
 800889e:	f7f7 fe5b 	bl	8000558 <__aeabi_dmul>
 80088a2:	a37b      	add	r3, pc, #492	; (adr r3, 8008a90 <__ieee754_pow+0x6d0>)
 80088a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a8:	4604      	mov	r4, r0
 80088aa:	460d      	mov	r5, r1
 80088ac:	f7f7 fe54 	bl	8000558 <__aeabi_dmul>
 80088b0:	a379      	add	r3, pc, #484	; (adr r3, 8008a98 <__ieee754_pow+0x6d8>)
 80088b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088b6:	f7f7 fc99 	bl	80001ec <__adddf3>
 80088ba:	4622      	mov	r2, r4
 80088bc:	462b      	mov	r3, r5
 80088be:	f7f7 fe4b 	bl	8000558 <__aeabi_dmul>
 80088c2:	a377      	add	r3, pc, #476	; (adr r3, 8008aa0 <__ieee754_pow+0x6e0>)
 80088c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088c8:	f7f7 fc90 	bl	80001ec <__adddf3>
 80088cc:	4622      	mov	r2, r4
 80088ce:	462b      	mov	r3, r5
 80088d0:	f7f7 fe42 	bl	8000558 <__aeabi_dmul>
 80088d4:	a374      	add	r3, pc, #464	; (adr r3, 8008aa8 <__ieee754_pow+0x6e8>)
 80088d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088da:	f7f7 fc87 	bl	80001ec <__adddf3>
 80088de:	4622      	mov	r2, r4
 80088e0:	462b      	mov	r3, r5
 80088e2:	f7f7 fe39 	bl	8000558 <__aeabi_dmul>
 80088e6:	a372      	add	r3, pc, #456	; (adr r3, 8008ab0 <__ieee754_pow+0x6f0>)
 80088e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ec:	f7f7 fc7e 	bl	80001ec <__adddf3>
 80088f0:	4622      	mov	r2, r4
 80088f2:	462b      	mov	r3, r5
 80088f4:	f7f7 fe30 	bl	8000558 <__aeabi_dmul>
 80088f8:	a36f      	add	r3, pc, #444	; (adr r3, 8008ab8 <__ieee754_pow+0x6f8>)
 80088fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088fe:	f7f7 fc75 	bl	80001ec <__adddf3>
 8008902:	4622      	mov	r2, r4
 8008904:	4606      	mov	r6, r0
 8008906:	460f      	mov	r7, r1
 8008908:	462b      	mov	r3, r5
 800890a:	4620      	mov	r0, r4
 800890c:	4629      	mov	r1, r5
 800890e:	f7f7 fe23 	bl	8000558 <__aeabi_dmul>
 8008912:	4602      	mov	r2, r0
 8008914:	460b      	mov	r3, r1
 8008916:	4630      	mov	r0, r6
 8008918:	4639      	mov	r1, r7
 800891a:	f7f7 fe1d 	bl	8000558 <__aeabi_dmul>
 800891e:	4642      	mov	r2, r8
 8008920:	4604      	mov	r4, r0
 8008922:	460d      	mov	r5, r1
 8008924:	464b      	mov	r3, r9
 8008926:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800892a:	f7f7 fc5f 	bl	80001ec <__adddf3>
 800892e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008932:	f7f7 fe11 	bl	8000558 <__aeabi_dmul>
 8008936:	4622      	mov	r2, r4
 8008938:	462b      	mov	r3, r5
 800893a:	f7f7 fc57 	bl	80001ec <__adddf3>
 800893e:	4642      	mov	r2, r8
 8008940:	4606      	mov	r6, r0
 8008942:	460f      	mov	r7, r1
 8008944:	464b      	mov	r3, r9
 8008946:	4640      	mov	r0, r8
 8008948:	4649      	mov	r1, r9
 800894a:	f7f7 fe05 	bl	8000558 <__aeabi_dmul>
 800894e:	2200      	movs	r2, #0
 8008950:	4b68      	ldr	r3, [pc, #416]	; (8008af4 <__ieee754_pow+0x734>)
 8008952:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008956:	f7f7 fc49 	bl	80001ec <__adddf3>
 800895a:	4632      	mov	r2, r6
 800895c:	463b      	mov	r3, r7
 800895e:	f7f7 fc45 	bl	80001ec <__adddf3>
 8008962:	9802      	ldr	r0, [sp, #8]
 8008964:	460d      	mov	r5, r1
 8008966:	4604      	mov	r4, r0
 8008968:	4602      	mov	r2, r0
 800896a:	460b      	mov	r3, r1
 800896c:	4640      	mov	r0, r8
 800896e:	4649      	mov	r1, r9
 8008970:	f7f7 fdf2 	bl	8000558 <__aeabi_dmul>
 8008974:	2200      	movs	r2, #0
 8008976:	4680      	mov	r8, r0
 8008978:	4689      	mov	r9, r1
 800897a:	4b5e      	ldr	r3, [pc, #376]	; (8008af4 <__ieee754_pow+0x734>)
 800897c:	4620      	mov	r0, r4
 800897e:	4629      	mov	r1, r5
 8008980:	f7f7 fc32 	bl	80001e8 <__aeabi_dsub>
 8008984:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008988:	f7f7 fc2e 	bl	80001e8 <__aeabi_dsub>
 800898c:	4602      	mov	r2, r0
 800898e:	460b      	mov	r3, r1
 8008990:	4630      	mov	r0, r6
 8008992:	4639      	mov	r1, r7
 8008994:	f7f7 fc28 	bl	80001e8 <__aeabi_dsub>
 8008998:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800899c:	f7f7 fddc 	bl	8000558 <__aeabi_dmul>
 80089a0:	4622      	mov	r2, r4
 80089a2:	4606      	mov	r6, r0
 80089a4:	460f      	mov	r7, r1
 80089a6:	462b      	mov	r3, r5
 80089a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80089ac:	f7f7 fdd4 	bl	8000558 <__aeabi_dmul>
 80089b0:	4602      	mov	r2, r0
 80089b2:	460b      	mov	r3, r1
 80089b4:	4630      	mov	r0, r6
 80089b6:	4639      	mov	r1, r7
 80089b8:	f7f7 fc18 	bl	80001ec <__adddf3>
 80089bc:	4606      	mov	r6, r0
 80089be:	460f      	mov	r7, r1
 80089c0:	4602      	mov	r2, r0
 80089c2:	460b      	mov	r3, r1
 80089c4:	4640      	mov	r0, r8
 80089c6:	4649      	mov	r1, r9
 80089c8:	f7f7 fc10 	bl	80001ec <__adddf3>
 80089cc:	9802      	ldr	r0, [sp, #8]
 80089ce:	a33c      	add	r3, pc, #240	; (adr r3, 8008ac0 <__ieee754_pow+0x700>)
 80089d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d4:	4604      	mov	r4, r0
 80089d6:	460d      	mov	r5, r1
 80089d8:	f7f7 fdbe 	bl	8000558 <__aeabi_dmul>
 80089dc:	4642      	mov	r2, r8
 80089de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80089e2:	464b      	mov	r3, r9
 80089e4:	4620      	mov	r0, r4
 80089e6:	4629      	mov	r1, r5
 80089e8:	f7f7 fbfe 	bl	80001e8 <__aeabi_dsub>
 80089ec:	4602      	mov	r2, r0
 80089ee:	460b      	mov	r3, r1
 80089f0:	4630      	mov	r0, r6
 80089f2:	4639      	mov	r1, r7
 80089f4:	f7f7 fbf8 	bl	80001e8 <__aeabi_dsub>
 80089f8:	a333      	add	r3, pc, #204	; (adr r3, 8008ac8 <__ieee754_pow+0x708>)
 80089fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fe:	f7f7 fdab 	bl	8000558 <__aeabi_dmul>
 8008a02:	a333      	add	r3, pc, #204	; (adr r3, 8008ad0 <__ieee754_pow+0x710>)
 8008a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a08:	4606      	mov	r6, r0
 8008a0a:	460f      	mov	r7, r1
 8008a0c:	4620      	mov	r0, r4
 8008a0e:	4629      	mov	r1, r5
 8008a10:	f7f7 fda2 	bl	8000558 <__aeabi_dmul>
 8008a14:	4602      	mov	r2, r0
 8008a16:	460b      	mov	r3, r1
 8008a18:	4630      	mov	r0, r6
 8008a1a:	4639      	mov	r1, r7
 8008a1c:	f7f7 fbe6 	bl	80001ec <__adddf3>
 8008a20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a22:	4b35      	ldr	r3, [pc, #212]	; (8008af8 <__ieee754_pow+0x738>)
 8008a24:	4413      	add	r3, r2
 8008a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a2a:	f7f7 fbdf 	bl	80001ec <__adddf3>
 8008a2e:	4604      	mov	r4, r0
 8008a30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a32:	460d      	mov	r5, r1
 8008a34:	f7f7 fd26 	bl	8000484 <__aeabi_i2d>
 8008a38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a3a:	4b30      	ldr	r3, [pc, #192]	; (8008afc <__ieee754_pow+0x73c>)
 8008a3c:	4413      	add	r3, r2
 8008a3e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008a42:	4606      	mov	r6, r0
 8008a44:	460f      	mov	r7, r1
 8008a46:	4622      	mov	r2, r4
 8008a48:	462b      	mov	r3, r5
 8008a4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a4e:	f7f7 fbcd 	bl	80001ec <__adddf3>
 8008a52:	4642      	mov	r2, r8
 8008a54:	464b      	mov	r3, r9
 8008a56:	f7f7 fbc9 	bl	80001ec <__adddf3>
 8008a5a:	4632      	mov	r2, r6
 8008a5c:	463b      	mov	r3, r7
 8008a5e:	f7f7 fbc5 	bl	80001ec <__adddf3>
 8008a62:	9802      	ldr	r0, [sp, #8]
 8008a64:	4632      	mov	r2, r6
 8008a66:	463b      	mov	r3, r7
 8008a68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a6c:	f7f7 fbbc 	bl	80001e8 <__aeabi_dsub>
 8008a70:	4642      	mov	r2, r8
 8008a72:	464b      	mov	r3, r9
 8008a74:	f7f7 fbb8 	bl	80001e8 <__aeabi_dsub>
 8008a78:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a7c:	e607      	b.n	800868e <__ieee754_pow+0x2ce>
 8008a7e:	f04f 0a01 	mov.w	sl, #1
 8008a82:	e6a5      	b.n	80087d0 <__ieee754_pow+0x410>
 8008a84:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8008ad8 <__ieee754_pow+0x718>
 8008a88:	e613      	b.n	80086b2 <__ieee754_pow+0x2f2>
 8008a8a:	bf00      	nop
 8008a8c:	f3af 8000 	nop.w
 8008a90:	4a454eef 	.word	0x4a454eef
 8008a94:	3fca7e28 	.word	0x3fca7e28
 8008a98:	93c9db65 	.word	0x93c9db65
 8008a9c:	3fcd864a 	.word	0x3fcd864a
 8008aa0:	a91d4101 	.word	0xa91d4101
 8008aa4:	3fd17460 	.word	0x3fd17460
 8008aa8:	518f264d 	.word	0x518f264d
 8008aac:	3fd55555 	.word	0x3fd55555
 8008ab0:	db6fabff 	.word	0xdb6fabff
 8008ab4:	3fdb6db6 	.word	0x3fdb6db6
 8008ab8:	33333303 	.word	0x33333303
 8008abc:	3fe33333 	.word	0x3fe33333
 8008ac0:	e0000000 	.word	0xe0000000
 8008ac4:	3feec709 	.word	0x3feec709
 8008ac8:	dc3a03fd 	.word	0xdc3a03fd
 8008acc:	3feec709 	.word	0x3feec709
 8008ad0:	145b01f5 	.word	0x145b01f5
 8008ad4:	be3e2fe0 	.word	0xbe3e2fe0
 8008ad8:	00000000 	.word	0x00000000
 8008adc:	3ff00000 	.word	0x3ff00000
 8008ae0:	43400000 	.word	0x43400000
 8008ae4:	0003988e 	.word	0x0003988e
 8008ae8:	000bb679 	.word	0x000bb679
 8008aec:	08009a68 	.word	0x08009a68
 8008af0:	3ff00000 	.word	0x3ff00000
 8008af4:	40080000 	.word	0x40080000
 8008af8:	08009a88 	.word	0x08009a88
 8008afc:	08009a78 	.word	0x08009a78
 8008b00:	a3b4      	add	r3, pc, #720	; (adr r3, 8008dd4 <__ieee754_pow+0xa14>)
 8008b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b06:	4640      	mov	r0, r8
 8008b08:	4649      	mov	r1, r9
 8008b0a:	f7f7 fb6f 	bl	80001ec <__adddf3>
 8008b0e:	4622      	mov	r2, r4
 8008b10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b14:	462b      	mov	r3, r5
 8008b16:	4630      	mov	r0, r6
 8008b18:	4639      	mov	r1, r7
 8008b1a:	f7f7 fb65 	bl	80001e8 <__aeabi_dsub>
 8008b1e:	4602      	mov	r2, r0
 8008b20:	460b      	mov	r3, r1
 8008b22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b26:	f7f8 f9d1 	bl	8000ecc <__aeabi_dcmpgt>
 8008b2a:	2800      	cmp	r0, #0
 8008b2c:	f47f adfe 	bne.w	800872c <__ieee754_pow+0x36c>
 8008b30:	4aa3      	ldr	r2, [pc, #652]	; (8008dc0 <__ieee754_pow+0xa00>)
 8008b32:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008b36:	4293      	cmp	r3, r2
 8008b38:	f340 810a 	ble.w	8008d50 <__ieee754_pow+0x990>
 8008b3c:	151b      	asrs	r3, r3, #20
 8008b3e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8008b42:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8008b46:	fa4a f303 	asr.w	r3, sl, r3
 8008b4a:	445b      	add	r3, fp
 8008b4c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8008b50:	4e9c      	ldr	r6, [pc, #624]	; (8008dc4 <__ieee754_pow+0xa04>)
 8008b52:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8008b56:	4116      	asrs	r6, r2
 8008b58:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8008b5c:	2000      	movs	r0, #0
 8008b5e:	ea23 0106 	bic.w	r1, r3, r6
 8008b62:	f1c2 0214 	rsb	r2, r2, #20
 8008b66:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8008b6a:	fa4a fa02 	asr.w	sl, sl, r2
 8008b6e:	f1bb 0f00 	cmp.w	fp, #0
 8008b72:	4602      	mov	r2, r0
 8008b74:	460b      	mov	r3, r1
 8008b76:	4620      	mov	r0, r4
 8008b78:	4629      	mov	r1, r5
 8008b7a:	bfb8      	it	lt
 8008b7c:	f1ca 0a00 	rsblt	sl, sl, #0
 8008b80:	f7f7 fb32 	bl	80001e8 <__aeabi_dsub>
 8008b84:	e9cd 0100 	strd	r0, r1, [sp]
 8008b88:	4642      	mov	r2, r8
 8008b8a:	464b      	mov	r3, r9
 8008b8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b90:	f7f7 fb2c 	bl	80001ec <__adddf3>
 8008b94:	2000      	movs	r0, #0
 8008b96:	a378      	add	r3, pc, #480	; (adr r3, 8008d78 <__ieee754_pow+0x9b8>)
 8008b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b9c:	4604      	mov	r4, r0
 8008b9e:	460d      	mov	r5, r1
 8008ba0:	f7f7 fcda 	bl	8000558 <__aeabi_dmul>
 8008ba4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ba8:	4606      	mov	r6, r0
 8008baa:	460f      	mov	r7, r1
 8008bac:	4620      	mov	r0, r4
 8008bae:	4629      	mov	r1, r5
 8008bb0:	f7f7 fb1a 	bl	80001e8 <__aeabi_dsub>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	460b      	mov	r3, r1
 8008bb8:	4640      	mov	r0, r8
 8008bba:	4649      	mov	r1, r9
 8008bbc:	f7f7 fb14 	bl	80001e8 <__aeabi_dsub>
 8008bc0:	a36f      	add	r3, pc, #444	; (adr r3, 8008d80 <__ieee754_pow+0x9c0>)
 8008bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc6:	f7f7 fcc7 	bl	8000558 <__aeabi_dmul>
 8008bca:	a36f      	add	r3, pc, #444	; (adr r3, 8008d88 <__ieee754_pow+0x9c8>)
 8008bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd0:	4680      	mov	r8, r0
 8008bd2:	4689      	mov	r9, r1
 8008bd4:	4620      	mov	r0, r4
 8008bd6:	4629      	mov	r1, r5
 8008bd8:	f7f7 fcbe 	bl	8000558 <__aeabi_dmul>
 8008bdc:	4602      	mov	r2, r0
 8008bde:	460b      	mov	r3, r1
 8008be0:	4640      	mov	r0, r8
 8008be2:	4649      	mov	r1, r9
 8008be4:	f7f7 fb02 	bl	80001ec <__adddf3>
 8008be8:	4604      	mov	r4, r0
 8008bea:	460d      	mov	r5, r1
 8008bec:	4602      	mov	r2, r0
 8008bee:	460b      	mov	r3, r1
 8008bf0:	4630      	mov	r0, r6
 8008bf2:	4639      	mov	r1, r7
 8008bf4:	f7f7 fafa 	bl	80001ec <__adddf3>
 8008bf8:	4632      	mov	r2, r6
 8008bfa:	463b      	mov	r3, r7
 8008bfc:	4680      	mov	r8, r0
 8008bfe:	4689      	mov	r9, r1
 8008c00:	f7f7 faf2 	bl	80001e8 <__aeabi_dsub>
 8008c04:	4602      	mov	r2, r0
 8008c06:	460b      	mov	r3, r1
 8008c08:	4620      	mov	r0, r4
 8008c0a:	4629      	mov	r1, r5
 8008c0c:	f7f7 faec 	bl	80001e8 <__aeabi_dsub>
 8008c10:	4642      	mov	r2, r8
 8008c12:	4606      	mov	r6, r0
 8008c14:	460f      	mov	r7, r1
 8008c16:	464b      	mov	r3, r9
 8008c18:	4640      	mov	r0, r8
 8008c1a:	4649      	mov	r1, r9
 8008c1c:	f7f7 fc9c 	bl	8000558 <__aeabi_dmul>
 8008c20:	a35b      	add	r3, pc, #364	; (adr r3, 8008d90 <__ieee754_pow+0x9d0>)
 8008c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c26:	4604      	mov	r4, r0
 8008c28:	460d      	mov	r5, r1
 8008c2a:	f7f7 fc95 	bl	8000558 <__aeabi_dmul>
 8008c2e:	a35a      	add	r3, pc, #360	; (adr r3, 8008d98 <__ieee754_pow+0x9d8>)
 8008c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c34:	f7f7 fad8 	bl	80001e8 <__aeabi_dsub>
 8008c38:	4622      	mov	r2, r4
 8008c3a:	462b      	mov	r3, r5
 8008c3c:	f7f7 fc8c 	bl	8000558 <__aeabi_dmul>
 8008c40:	a357      	add	r3, pc, #348	; (adr r3, 8008da0 <__ieee754_pow+0x9e0>)
 8008c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c46:	f7f7 fad1 	bl	80001ec <__adddf3>
 8008c4a:	4622      	mov	r2, r4
 8008c4c:	462b      	mov	r3, r5
 8008c4e:	f7f7 fc83 	bl	8000558 <__aeabi_dmul>
 8008c52:	a355      	add	r3, pc, #340	; (adr r3, 8008da8 <__ieee754_pow+0x9e8>)
 8008c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c58:	f7f7 fac6 	bl	80001e8 <__aeabi_dsub>
 8008c5c:	4622      	mov	r2, r4
 8008c5e:	462b      	mov	r3, r5
 8008c60:	f7f7 fc7a 	bl	8000558 <__aeabi_dmul>
 8008c64:	a352      	add	r3, pc, #328	; (adr r3, 8008db0 <__ieee754_pow+0x9f0>)
 8008c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c6a:	f7f7 fabf 	bl	80001ec <__adddf3>
 8008c6e:	4622      	mov	r2, r4
 8008c70:	462b      	mov	r3, r5
 8008c72:	f7f7 fc71 	bl	8000558 <__aeabi_dmul>
 8008c76:	4602      	mov	r2, r0
 8008c78:	460b      	mov	r3, r1
 8008c7a:	4640      	mov	r0, r8
 8008c7c:	4649      	mov	r1, r9
 8008c7e:	f7f7 fab3 	bl	80001e8 <__aeabi_dsub>
 8008c82:	4604      	mov	r4, r0
 8008c84:	460d      	mov	r5, r1
 8008c86:	4602      	mov	r2, r0
 8008c88:	460b      	mov	r3, r1
 8008c8a:	4640      	mov	r0, r8
 8008c8c:	4649      	mov	r1, r9
 8008c8e:	f7f7 fc63 	bl	8000558 <__aeabi_dmul>
 8008c92:	2200      	movs	r2, #0
 8008c94:	e9cd 0100 	strd	r0, r1, [sp]
 8008c98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008c9c:	4620      	mov	r0, r4
 8008c9e:	4629      	mov	r1, r5
 8008ca0:	f7f7 faa2 	bl	80001e8 <__aeabi_dsub>
 8008ca4:	4602      	mov	r2, r0
 8008ca6:	460b      	mov	r3, r1
 8008ca8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008cac:	f7f7 fd7e 	bl	80007ac <__aeabi_ddiv>
 8008cb0:	4632      	mov	r2, r6
 8008cb2:	4604      	mov	r4, r0
 8008cb4:	460d      	mov	r5, r1
 8008cb6:	463b      	mov	r3, r7
 8008cb8:	4640      	mov	r0, r8
 8008cba:	4649      	mov	r1, r9
 8008cbc:	f7f7 fc4c 	bl	8000558 <__aeabi_dmul>
 8008cc0:	4632      	mov	r2, r6
 8008cc2:	463b      	mov	r3, r7
 8008cc4:	f7f7 fa92 	bl	80001ec <__adddf3>
 8008cc8:	4602      	mov	r2, r0
 8008cca:	460b      	mov	r3, r1
 8008ccc:	4620      	mov	r0, r4
 8008cce:	4629      	mov	r1, r5
 8008cd0:	f7f7 fa8a 	bl	80001e8 <__aeabi_dsub>
 8008cd4:	4642      	mov	r2, r8
 8008cd6:	464b      	mov	r3, r9
 8008cd8:	f7f7 fa86 	bl	80001e8 <__aeabi_dsub>
 8008cdc:	4602      	mov	r2, r0
 8008cde:	460b      	mov	r3, r1
 8008ce0:	2000      	movs	r0, #0
 8008ce2:	4939      	ldr	r1, [pc, #228]	; (8008dc8 <__ieee754_pow+0xa08>)
 8008ce4:	f7f7 fa80 	bl	80001e8 <__aeabi_dsub>
 8008ce8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8008cec:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	460b      	mov	r3, r1
 8008cf4:	da2f      	bge.n	8008d56 <__ieee754_pow+0x996>
 8008cf6:	4650      	mov	r0, sl
 8008cf8:	ec43 2b10 	vmov	d0, r2, r3
 8008cfc:	f000 fb60 	bl	80093c0 <scalbn>
 8008d00:	ec51 0b10 	vmov	r0, r1, d0
 8008d04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d08:	f7ff bbf1 	b.w	80084ee <__ieee754_pow+0x12e>
 8008d0c:	4b2f      	ldr	r3, [pc, #188]	; (8008dcc <__ieee754_pow+0xa0c>)
 8008d0e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008d12:	429e      	cmp	r6, r3
 8008d14:	f77f af0c 	ble.w	8008b30 <__ieee754_pow+0x770>
 8008d18:	4b2d      	ldr	r3, [pc, #180]	; (8008dd0 <__ieee754_pow+0xa10>)
 8008d1a:	440b      	add	r3, r1
 8008d1c:	4303      	orrs	r3, r0
 8008d1e:	d00b      	beq.n	8008d38 <__ieee754_pow+0x978>
 8008d20:	a325      	add	r3, pc, #148	; (adr r3, 8008db8 <__ieee754_pow+0x9f8>)
 8008d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d2a:	f7f7 fc15 	bl	8000558 <__aeabi_dmul>
 8008d2e:	a322      	add	r3, pc, #136	; (adr r3, 8008db8 <__ieee754_pow+0x9f8>)
 8008d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d34:	f7ff bbdb 	b.w	80084ee <__ieee754_pow+0x12e>
 8008d38:	4622      	mov	r2, r4
 8008d3a:	462b      	mov	r3, r5
 8008d3c:	f7f7 fa54 	bl	80001e8 <__aeabi_dsub>
 8008d40:	4642      	mov	r2, r8
 8008d42:	464b      	mov	r3, r9
 8008d44:	f7f8 f8b8 	bl	8000eb8 <__aeabi_dcmpge>
 8008d48:	2800      	cmp	r0, #0
 8008d4a:	f43f aef1 	beq.w	8008b30 <__ieee754_pow+0x770>
 8008d4e:	e7e7      	b.n	8008d20 <__ieee754_pow+0x960>
 8008d50:	f04f 0a00 	mov.w	sl, #0
 8008d54:	e718      	b.n	8008b88 <__ieee754_pow+0x7c8>
 8008d56:	4621      	mov	r1, r4
 8008d58:	e7d4      	b.n	8008d04 <__ieee754_pow+0x944>
 8008d5a:	2000      	movs	r0, #0
 8008d5c:	491a      	ldr	r1, [pc, #104]	; (8008dc8 <__ieee754_pow+0xa08>)
 8008d5e:	f7ff bb8f 	b.w	8008480 <__ieee754_pow+0xc0>
 8008d62:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d66:	f7ff bb8b 	b.w	8008480 <__ieee754_pow+0xc0>
 8008d6a:	4630      	mov	r0, r6
 8008d6c:	4639      	mov	r1, r7
 8008d6e:	f7ff bb87 	b.w	8008480 <__ieee754_pow+0xc0>
 8008d72:	4693      	mov	fp, r2
 8008d74:	f7ff bb98 	b.w	80084a8 <__ieee754_pow+0xe8>
 8008d78:	00000000 	.word	0x00000000
 8008d7c:	3fe62e43 	.word	0x3fe62e43
 8008d80:	fefa39ef 	.word	0xfefa39ef
 8008d84:	3fe62e42 	.word	0x3fe62e42
 8008d88:	0ca86c39 	.word	0x0ca86c39
 8008d8c:	be205c61 	.word	0xbe205c61
 8008d90:	72bea4d0 	.word	0x72bea4d0
 8008d94:	3e663769 	.word	0x3e663769
 8008d98:	c5d26bf1 	.word	0xc5d26bf1
 8008d9c:	3ebbbd41 	.word	0x3ebbbd41
 8008da0:	af25de2c 	.word	0xaf25de2c
 8008da4:	3f11566a 	.word	0x3f11566a
 8008da8:	16bebd93 	.word	0x16bebd93
 8008dac:	3f66c16c 	.word	0x3f66c16c
 8008db0:	5555553e 	.word	0x5555553e
 8008db4:	3fc55555 	.word	0x3fc55555
 8008db8:	c2f8f359 	.word	0xc2f8f359
 8008dbc:	01a56e1f 	.word	0x01a56e1f
 8008dc0:	3fe00000 	.word	0x3fe00000
 8008dc4:	000fffff 	.word	0x000fffff
 8008dc8:	3ff00000 	.word	0x3ff00000
 8008dcc:	4090cbff 	.word	0x4090cbff
 8008dd0:	3f6f3400 	.word	0x3f6f3400
 8008dd4:	652b82fe 	.word	0x652b82fe
 8008dd8:	3c971547 	.word	0x3c971547

08008ddc <__ieee754_sqrt>:
 8008ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008de0:	4955      	ldr	r1, [pc, #340]	; (8008f38 <__ieee754_sqrt+0x15c>)
 8008de2:	ec55 4b10 	vmov	r4, r5, d0
 8008de6:	43a9      	bics	r1, r5
 8008de8:	462b      	mov	r3, r5
 8008dea:	462a      	mov	r2, r5
 8008dec:	d112      	bne.n	8008e14 <__ieee754_sqrt+0x38>
 8008dee:	ee10 2a10 	vmov	r2, s0
 8008df2:	ee10 0a10 	vmov	r0, s0
 8008df6:	4629      	mov	r1, r5
 8008df8:	f7f7 fbae 	bl	8000558 <__aeabi_dmul>
 8008dfc:	4602      	mov	r2, r0
 8008dfe:	460b      	mov	r3, r1
 8008e00:	4620      	mov	r0, r4
 8008e02:	4629      	mov	r1, r5
 8008e04:	f7f7 f9f2 	bl	80001ec <__adddf3>
 8008e08:	4604      	mov	r4, r0
 8008e0a:	460d      	mov	r5, r1
 8008e0c:	ec45 4b10 	vmov	d0, r4, r5
 8008e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e14:	2d00      	cmp	r5, #0
 8008e16:	ee10 0a10 	vmov	r0, s0
 8008e1a:	4621      	mov	r1, r4
 8008e1c:	dc0f      	bgt.n	8008e3e <__ieee754_sqrt+0x62>
 8008e1e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008e22:	4330      	orrs	r0, r6
 8008e24:	d0f2      	beq.n	8008e0c <__ieee754_sqrt+0x30>
 8008e26:	b155      	cbz	r5, 8008e3e <__ieee754_sqrt+0x62>
 8008e28:	ee10 2a10 	vmov	r2, s0
 8008e2c:	4620      	mov	r0, r4
 8008e2e:	4629      	mov	r1, r5
 8008e30:	f7f7 f9da 	bl	80001e8 <__aeabi_dsub>
 8008e34:	4602      	mov	r2, r0
 8008e36:	460b      	mov	r3, r1
 8008e38:	f7f7 fcb8 	bl	80007ac <__aeabi_ddiv>
 8008e3c:	e7e4      	b.n	8008e08 <__ieee754_sqrt+0x2c>
 8008e3e:	151b      	asrs	r3, r3, #20
 8008e40:	d073      	beq.n	8008f2a <__ieee754_sqrt+0x14e>
 8008e42:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008e46:	07dd      	lsls	r5, r3, #31
 8008e48:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8008e4c:	bf48      	it	mi
 8008e4e:	0fc8      	lsrmi	r0, r1, #31
 8008e50:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008e54:	bf44      	itt	mi
 8008e56:	0049      	lslmi	r1, r1, #1
 8008e58:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8008e5c:	2500      	movs	r5, #0
 8008e5e:	1058      	asrs	r0, r3, #1
 8008e60:	0fcb      	lsrs	r3, r1, #31
 8008e62:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8008e66:	0049      	lsls	r1, r1, #1
 8008e68:	2316      	movs	r3, #22
 8008e6a:	462c      	mov	r4, r5
 8008e6c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8008e70:	19a7      	adds	r7, r4, r6
 8008e72:	4297      	cmp	r7, r2
 8008e74:	bfde      	ittt	le
 8008e76:	19bc      	addle	r4, r7, r6
 8008e78:	1bd2      	suble	r2, r2, r7
 8008e7a:	19ad      	addle	r5, r5, r6
 8008e7c:	0fcf      	lsrs	r7, r1, #31
 8008e7e:	3b01      	subs	r3, #1
 8008e80:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8008e84:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008e88:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008e8c:	d1f0      	bne.n	8008e70 <__ieee754_sqrt+0x94>
 8008e8e:	f04f 0c20 	mov.w	ip, #32
 8008e92:	469e      	mov	lr, r3
 8008e94:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008e98:	42a2      	cmp	r2, r4
 8008e9a:	eb06 070e 	add.w	r7, r6, lr
 8008e9e:	dc02      	bgt.n	8008ea6 <__ieee754_sqrt+0xca>
 8008ea0:	d112      	bne.n	8008ec8 <__ieee754_sqrt+0xec>
 8008ea2:	428f      	cmp	r7, r1
 8008ea4:	d810      	bhi.n	8008ec8 <__ieee754_sqrt+0xec>
 8008ea6:	2f00      	cmp	r7, #0
 8008ea8:	eb07 0e06 	add.w	lr, r7, r6
 8008eac:	da42      	bge.n	8008f34 <__ieee754_sqrt+0x158>
 8008eae:	f1be 0f00 	cmp.w	lr, #0
 8008eb2:	db3f      	blt.n	8008f34 <__ieee754_sqrt+0x158>
 8008eb4:	f104 0801 	add.w	r8, r4, #1
 8008eb8:	1b12      	subs	r2, r2, r4
 8008eba:	428f      	cmp	r7, r1
 8008ebc:	bf88      	it	hi
 8008ebe:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8008ec2:	1bc9      	subs	r1, r1, r7
 8008ec4:	4433      	add	r3, r6
 8008ec6:	4644      	mov	r4, r8
 8008ec8:	0052      	lsls	r2, r2, #1
 8008eca:	f1bc 0c01 	subs.w	ip, ip, #1
 8008ece:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8008ed2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008ed6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008eda:	d1dd      	bne.n	8008e98 <__ieee754_sqrt+0xbc>
 8008edc:	430a      	orrs	r2, r1
 8008ede:	d006      	beq.n	8008eee <__ieee754_sqrt+0x112>
 8008ee0:	1c5c      	adds	r4, r3, #1
 8008ee2:	bf13      	iteet	ne
 8008ee4:	3301      	addne	r3, #1
 8008ee6:	3501      	addeq	r5, #1
 8008ee8:	4663      	moveq	r3, ip
 8008eea:	f023 0301 	bicne.w	r3, r3, #1
 8008eee:	106a      	asrs	r2, r5, #1
 8008ef0:	085b      	lsrs	r3, r3, #1
 8008ef2:	07e9      	lsls	r1, r5, #31
 8008ef4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8008ef8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8008efc:	bf48      	it	mi
 8008efe:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8008f02:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8008f06:	461c      	mov	r4, r3
 8008f08:	e780      	b.n	8008e0c <__ieee754_sqrt+0x30>
 8008f0a:	0aca      	lsrs	r2, r1, #11
 8008f0c:	3815      	subs	r0, #21
 8008f0e:	0549      	lsls	r1, r1, #21
 8008f10:	2a00      	cmp	r2, #0
 8008f12:	d0fa      	beq.n	8008f0a <__ieee754_sqrt+0x12e>
 8008f14:	02d6      	lsls	r6, r2, #11
 8008f16:	d50a      	bpl.n	8008f2e <__ieee754_sqrt+0x152>
 8008f18:	f1c3 0420 	rsb	r4, r3, #32
 8008f1c:	fa21 f404 	lsr.w	r4, r1, r4
 8008f20:	1e5d      	subs	r5, r3, #1
 8008f22:	4099      	lsls	r1, r3
 8008f24:	4322      	orrs	r2, r4
 8008f26:	1b43      	subs	r3, r0, r5
 8008f28:	e78b      	b.n	8008e42 <__ieee754_sqrt+0x66>
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	e7f0      	b.n	8008f10 <__ieee754_sqrt+0x134>
 8008f2e:	0052      	lsls	r2, r2, #1
 8008f30:	3301      	adds	r3, #1
 8008f32:	e7ef      	b.n	8008f14 <__ieee754_sqrt+0x138>
 8008f34:	46a0      	mov	r8, r4
 8008f36:	e7bf      	b.n	8008eb8 <__ieee754_sqrt+0xdc>
 8008f38:	7ff00000 	.word	0x7ff00000
 8008f3c:	00000000 	.word	0x00000000

08008f40 <atan>:
 8008f40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f44:	ec55 4b10 	vmov	r4, r5, d0
 8008f48:	4bc3      	ldr	r3, [pc, #780]	; (8009258 <atan+0x318>)
 8008f4a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008f4e:	429e      	cmp	r6, r3
 8008f50:	46ab      	mov	fp, r5
 8008f52:	dd18      	ble.n	8008f86 <atan+0x46>
 8008f54:	4bc1      	ldr	r3, [pc, #772]	; (800925c <atan+0x31c>)
 8008f56:	429e      	cmp	r6, r3
 8008f58:	dc01      	bgt.n	8008f5e <atan+0x1e>
 8008f5a:	d109      	bne.n	8008f70 <atan+0x30>
 8008f5c:	b144      	cbz	r4, 8008f70 <atan+0x30>
 8008f5e:	4622      	mov	r2, r4
 8008f60:	462b      	mov	r3, r5
 8008f62:	4620      	mov	r0, r4
 8008f64:	4629      	mov	r1, r5
 8008f66:	f7f7 f941 	bl	80001ec <__adddf3>
 8008f6a:	4604      	mov	r4, r0
 8008f6c:	460d      	mov	r5, r1
 8008f6e:	e006      	b.n	8008f7e <atan+0x3e>
 8008f70:	f1bb 0f00 	cmp.w	fp, #0
 8008f74:	f340 8131 	ble.w	80091da <atan+0x29a>
 8008f78:	a59b      	add	r5, pc, #620	; (adr r5, 80091e8 <atan+0x2a8>)
 8008f7a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008f7e:	ec45 4b10 	vmov	d0, r4, r5
 8008f82:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f86:	4bb6      	ldr	r3, [pc, #728]	; (8009260 <atan+0x320>)
 8008f88:	429e      	cmp	r6, r3
 8008f8a:	dc14      	bgt.n	8008fb6 <atan+0x76>
 8008f8c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8008f90:	429e      	cmp	r6, r3
 8008f92:	dc0d      	bgt.n	8008fb0 <atan+0x70>
 8008f94:	a396      	add	r3, pc, #600	; (adr r3, 80091f0 <atan+0x2b0>)
 8008f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f9a:	ee10 0a10 	vmov	r0, s0
 8008f9e:	4629      	mov	r1, r5
 8008fa0:	f7f7 f924 	bl	80001ec <__adddf3>
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	4baf      	ldr	r3, [pc, #700]	; (8009264 <atan+0x324>)
 8008fa8:	f7f7 ff90 	bl	8000ecc <__aeabi_dcmpgt>
 8008fac:	2800      	cmp	r0, #0
 8008fae:	d1e6      	bne.n	8008f7e <atan+0x3e>
 8008fb0:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008fb4:	e02b      	b.n	800900e <atan+0xce>
 8008fb6:	f000 f963 	bl	8009280 <fabs>
 8008fba:	4bab      	ldr	r3, [pc, #684]	; (8009268 <atan+0x328>)
 8008fbc:	429e      	cmp	r6, r3
 8008fbe:	ec55 4b10 	vmov	r4, r5, d0
 8008fc2:	f300 80bf 	bgt.w	8009144 <atan+0x204>
 8008fc6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8008fca:	429e      	cmp	r6, r3
 8008fcc:	f300 80a0 	bgt.w	8009110 <atan+0x1d0>
 8008fd0:	ee10 2a10 	vmov	r2, s0
 8008fd4:	ee10 0a10 	vmov	r0, s0
 8008fd8:	462b      	mov	r3, r5
 8008fda:	4629      	mov	r1, r5
 8008fdc:	f7f7 f906 	bl	80001ec <__adddf3>
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	4ba0      	ldr	r3, [pc, #640]	; (8009264 <atan+0x324>)
 8008fe4:	f7f7 f900 	bl	80001e8 <__aeabi_dsub>
 8008fe8:	2200      	movs	r2, #0
 8008fea:	4606      	mov	r6, r0
 8008fec:	460f      	mov	r7, r1
 8008fee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008ff2:	4620      	mov	r0, r4
 8008ff4:	4629      	mov	r1, r5
 8008ff6:	f7f7 f8f9 	bl	80001ec <__adddf3>
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	460b      	mov	r3, r1
 8008ffe:	4630      	mov	r0, r6
 8009000:	4639      	mov	r1, r7
 8009002:	f7f7 fbd3 	bl	80007ac <__aeabi_ddiv>
 8009006:	f04f 0a00 	mov.w	sl, #0
 800900a:	4604      	mov	r4, r0
 800900c:	460d      	mov	r5, r1
 800900e:	4622      	mov	r2, r4
 8009010:	462b      	mov	r3, r5
 8009012:	4620      	mov	r0, r4
 8009014:	4629      	mov	r1, r5
 8009016:	f7f7 fa9f 	bl	8000558 <__aeabi_dmul>
 800901a:	4602      	mov	r2, r0
 800901c:	460b      	mov	r3, r1
 800901e:	4680      	mov	r8, r0
 8009020:	4689      	mov	r9, r1
 8009022:	f7f7 fa99 	bl	8000558 <__aeabi_dmul>
 8009026:	a374      	add	r3, pc, #464	; (adr r3, 80091f8 <atan+0x2b8>)
 8009028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800902c:	4606      	mov	r6, r0
 800902e:	460f      	mov	r7, r1
 8009030:	f7f7 fa92 	bl	8000558 <__aeabi_dmul>
 8009034:	a372      	add	r3, pc, #456	; (adr r3, 8009200 <atan+0x2c0>)
 8009036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800903a:	f7f7 f8d7 	bl	80001ec <__adddf3>
 800903e:	4632      	mov	r2, r6
 8009040:	463b      	mov	r3, r7
 8009042:	f7f7 fa89 	bl	8000558 <__aeabi_dmul>
 8009046:	a370      	add	r3, pc, #448	; (adr r3, 8009208 <atan+0x2c8>)
 8009048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800904c:	f7f7 f8ce 	bl	80001ec <__adddf3>
 8009050:	4632      	mov	r2, r6
 8009052:	463b      	mov	r3, r7
 8009054:	f7f7 fa80 	bl	8000558 <__aeabi_dmul>
 8009058:	a36d      	add	r3, pc, #436	; (adr r3, 8009210 <atan+0x2d0>)
 800905a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800905e:	f7f7 f8c5 	bl	80001ec <__adddf3>
 8009062:	4632      	mov	r2, r6
 8009064:	463b      	mov	r3, r7
 8009066:	f7f7 fa77 	bl	8000558 <__aeabi_dmul>
 800906a:	a36b      	add	r3, pc, #428	; (adr r3, 8009218 <atan+0x2d8>)
 800906c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009070:	f7f7 f8bc 	bl	80001ec <__adddf3>
 8009074:	4632      	mov	r2, r6
 8009076:	463b      	mov	r3, r7
 8009078:	f7f7 fa6e 	bl	8000558 <__aeabi_dmul>
 800907c:	a368      	add	r3, pc, #416	; (adr r3, 8009220 <atan+0x2e0>)
 800907e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009082:	f7f7 f8b3 	bl	80001ec <__adddf3>
 8009086:	4642      	mov	r2, r8
 8009088:	464b      	mov	r3, r9
 800908a:	f7f7 fa65 	bl	8000558 <__aeabi_dmul>
 800908e:	a366      	add	r3, pc, #408	; (adr r3, 8009228 <atan+0x2e8>)
 8009090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009094:	4680      	mov	r8, r0
 8009096:	4689      	mov	r9, r1
 8009098:	4630      	mov	r0, r6
 800909a:	4639      	mov	r1, r7
 800909c:	f7f7 fa5c 	bl	8000558 <__aeabi_dmul>
 80090a0:	a363      	add	r3, pc, #396	; (adr r3, 8009230 <atan+0x2f0>)
 80090a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a6:	f7f7 f89f 	bl	80001e8 <__aeabi_dsub>
 80090aa:	4632      	mov	r2, r6
 80090ac:	463b      	mov	r3, r7
 80090ae:	f7f7 fa53 	bl	8000558 <__aeabi_dmul>
 80090b2:	a361      	add	r3, pc, #388	; (adr r3, 8009238 <atan+0x2f8>)
 80090b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b8:	f7f7 f896 	bl	80001e8 <__aeabi_dsub>
 80090bc:	4632      	mov	r2, r6
 80090be:	463b      	mov	r3, r7
 80090c0:	f7f7 fa4a 	bl	8000558 <__aeabi_dmul>
 80090c4:	a35e      	add	r3, pc, #376	; (adr r3, 8009240 <atan+0x300>)
 80090c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ca:	f7f7 f88d 	bl	80001e8 <__aeabi_dsub>
 80090ce:	4632      	mov	r2, r6
 80090d0:	463b      	mov	r3, r7
 80090d2:	f7f7 fa41 	bl	8000558 <__aeabi_dmul>
 80090d6:	a35c      	add	r3, pc, #368	; (adr r3, 8009248 <atan+0x308>)
 80090d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090dc:	f7f7 f884 	bl	80001e8 <__aeabi_dsub>
 80090e0:	4632      	mov	r2, r6
 80090e2:	463b      	mov	r3, r7
 80090e4:	f7f7 fa38 	bl	8000558 <__aeabi_dmul>
 80090e8:	4602      	mov	r2, r0
 80090ea:	460b      	mov	r3, r1
 80090ec:	4640      	mov	r0, r8
 80090ee:	4649      	mov	r1, r9
 80090f0:	f7f7 f87c 	bl	80001ec <__adddf3>
 80090f4:	4622      	mov	r2, r4
 80090f6:	462b      	mov	r3, r5
 80090f8:	f7f7 fa2e 	bl	8000558 <__aeabi_dmul>
 80090fc:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8009100:	4602      	mov	r2, r0
 8009102:	460b      	mov	r3, r1
 8009104:	d14b      	bne.n	800919e <atan+0x25e>
 8009106:	4620      	mov	r0, r4
 8009108:	4629      	mov	r1, r5
 800910a:	f7f7 f86d 	bl	80001e8 <__aeabi_dsub>
 800910e:	e72c      	b.n	8008f6a <atan+0x2a>
 8009110:	ee10 0a10 	vmov	r0, s0
 8009114:	2200      	movs	r2, #0
 8009116:	4b53      	ldr	r3, [pc, #332]	; (8009264 <atan+0x324>)
 8009118:	4629      	mov	r1, r5
 800911a:	f7f7 f865 	bl	80001e8 <__aeabi_dsub>
 800911e:	2200      	movs	r2, #0
 8009120:	4606      	mov	r6, r0
 8009122:	460f      	mov	r7, r1
 8009124:	4b4f      	ldr	r3, [pc, #316]	; (8009264 <atan+0x324>)
 8009126:	4620      	mov	r0, r4
 8009128:	4629      	mov	r1, r5
 800912a:	f7f7 f85f 	bl	80001ec <__adddf3>
 800912e:	4602      	mov	r2, r0
 8009130:	460b      	mov	r3, r1
 8009132:	4630      	mov	r0, r6
 8009134:	4639      	mov	r1, r7
 8009136:	f7f7 fb39 	bl	80007ac <__aeabi_ddiv>
 800913a:	f04f 0a01 	mov.w	sl, #1
 800913e:	4604      	mov	r4, r0
 8009140:	460d      	mov	r5, r1
 8009142:	e764      	b.n	800900e <atan+0xce>
 8009144:	4b49      	ldr	r3, [pc, #292]	; (800926c <atan+0x32c>)
 8009146:	429e      	cmp	r6, r3
 8009148:	dc1d      	bgt.n	8009186 <atan+0x246>
 800914a:	ee10 0a10 	vmov	r0, s0
 800914e:	2200      	movs	r2, #0
 8009150:	4b47      	ldr	r3, [pc, #284]	; (8009270 <atan+0x330>)
 8009152:	4629      	mov	r1, r5
 8009154:	f7f7 f848 	bl	80001e8 <__aeabi_dsub>
 8009158:	2200      	movs	r2, #0
 800915a:	4606      	mov	r6, r0
 800915c:	460f      	mov	r7, r1
 800915e:	4b44      	ldr	r3, [pc, #272]	; (8009270 <atan+0x330>)
 8009160:	4620      	mov	r0, r4
 8009162:	4629      	mov	r1, r5
 8009164:	f7f7 f9f8 	bl	8000558 <__aeabi_dmul>
 8009168:	2200      	movs	r2, #0
 800916a:	4b3e      	ldr	r3, [pc, #248]	; (8009264 <atan+0x324>)
 800916c:	f7f7 f83e 	bl	80001ec <__adddf3>
 8009170:	4602      	mov	r2, r0
 8009172:	460b      	mov	r3, r1
 8009174:	4630      	mov	r0, r6
 8009176:	4639      	mov	r1, r7
 8009178:	f7f7 fb18 	bl	80007ac <__aeabi_ddiv>
 800917c:	f04f 0a02 	mov.w	sl, #2
 8009180:	4604      	mov	r4, r0
 8009182:	460d      	mov	r5, r1
 8009184:	e743      	b.n	800900e <atan+0xce>
 8009186:	462b      	mov	r3, r5
 8009188:	ee10 2a10 	vmov	r2, s0
 800918c:	2000      	movs	r0, #0
 800918e:	4939      	ldr	r1, [pc, #228]	; (8009274 <atan+0x334>)
 8009190:	f7f7 fb0c 	bl	80007ac <__aeabi_ddiv>
 8009194:	f04f 0a03 	mov.w	sl, #3
 8009198:	4604      	mov	r4, r0
 800919a:	460d      	mov	r5, r1
 800919c:	e737      	b.n	800900e <atan+0xce>
 800919e:	4b36      	ldr	r3, [pc, #216]	; (8009278 <atan+0x338>)
 80091a0:	4e36      	ldr	r6, [pc, #216]	; (800927c <atan+0x33c>)
 80091a2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 80091a6:	4456      	add	r6, sl
 80091a8:	449a      	add	sl, r3
 80091aa:	e9da 2300 	ldrd	r2, r3, [sl]
 80091ae:	f7f7 f81b 	bl	80001e8 <__aeabi_dsub>
 80091b2:	4622      	mov	r2, r4
 80091b4:	462b      	mov	r3, r5
 80091b6:	f7f7 f817 	bl	80001e8 <__aeabi_dsub>
 80091ba:	4602      	mov	r2, r0
 80091bc:	460b      	mov	r3, r1
 80091be:	e9d6 0100 	ldrd	r0, r1, [r6]
 80091c2:	f7f7 f811 	bl	80001e8 <__aeabi_dsub>
 80091c6:	f1bb 0f00 	cmp.w	fp, #0
 80091ca:	4604      	mov	r4, r0
 80091cc:	460d      	mov	r5, r1
 80091ce:	f6bf aed6 	bge.w	8008f7e <atan+0x3e>
 80091d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80091d6:	461d      	mov	r5, r3
 80091d8:	e6d1      	b.n	8008f7e <atan+0x3e>
 80091da:	a51d      	add	r5, pc, #116	; (adr r5, 8009250 <atan+0x310>)
 80091dc:	e9d5 4500 	ldrd	r4, r5, [r5]
 80091e0:	e6cd      	b.n	8008f7e <atan+0x3e>
 80091e2:	bf00      	nop
 80091e4:	f3af 8000 	nop.w
 80091e8:	54442d18 	.word	0x54442d18
 80091ec:	3ff921fb 	.word	0x3ff921fb
 80091f0:	8800759c 	.word	0x8800759c
 80091f4:	7e37e43c 	.word	0x7e37e43c
 80091f8:	e322da11 	.word	0xe322da11
 80091fc:	3f90ad3a 	.word	0x3f90ad3a
 8009200:	24760deb 	.word	0x24760deb
 8009204:	3fa97b4b 	.word	0x3fa97b4b
 8009208:	a0d03d51 	.word	0xa0d03d51
 800920c:	3fb10d66 	.word	0x3fb10d66
 8009210:	c54c206e 	.word	0xc54c206e
 8009214:	3fb745cd 	.word	0x3fb745cd
 8009218:	920083ff 	.word	0x920083ff
 800921c:	3fc24924 	.word	0x3fc24924
 8009220:	5555550d 	.word	0x5555550d
 8009224:	3fd55555 	.word	0x3fd55555
 8009228:	2c6a6c2f 	.word	0x2c6a6c2f
 800922c:	bfa2b444 	.word	0xbfa2b444
 8009230:	52defd9a 	.word	0x52defd9a
 8009234:	3fadde2d 	.word	0x3fadde2d
 8009238:	af749a6d 	.word	0xaf749a6d
 800923c:	3fb3b0f2 	.word	0x3fb3b0f2
 8009240:	fe231671 	.word	0xfe231671
 8009244:	3fbc71c6 	.word	0x3fbc71c6
 8009248:	9998ebc4 	.word	0x9998ebc4
 800924c:	3fc99999 	.word	0x3fc99999
 8009250:	54442d18 	.word	0x54442d18
 8009254:	bff921fb 	.word	0xbff921fb
 8009258:	440fffff 	.word	0x440fffff
 800925c:	7ff00000 	.word	0x7ff00000
 8009260:	3fdbffff 	.word	0x3fdbffff
 8009264:	3ff00000 	.word	0x3ff00000
 8009268:	3ff2ffff 	.word	0x3ff2ffff
 800926c:	40037fff 	.word	0x40037fff
 8009270:	3ff80000 	.word	0x3ff80000
 8009274:	bff00000 	.word	0xbff00000
 8009278:	08009ab8 	.word	0x08009ab8
 800927c:	08009a98 	.word	0x08009a98

08009280 <fabs>:
 8009280:	ec51 0b10 	vmov	r0, r1, d0
 8009284:	ee10 2a10 	vmov	r2, s0
 8009288:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800928c:	ec43 2b10 	vmov	d0, r2, r3
 8009290:	4770      	bx	lr

08009292 <finite>:
 8009292:	ee10 3a90 	vmov	r3, s1
 8009296:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800929a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800929e:	0fc0      	lsrs	r0, r0, #31
 80092a0:	4770      	bx	lr

080092a2 <matherr>:
 80092a2:	2000      	movs	r0, #0
 80092a4:	4770      	bx	lr
	...

080092a8 <nan>:
 80092a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80092b0 <nan+0x8>
 80092ac:	4770      	bx	lr
 80092ae:	bf00      	nop
 80092b0:	00000000 	.word	0x00000000
 80092b4:	7ff80000 	.word	0x7ff80000

080092b8 <rint>:
 80092b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092ba:	ec51 0b10 	vmov	r0, r1, d0
 80092be:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80092c2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80092c6:	2e13      	cmp	r6, #19
 80092c8:	460b      	mov	r3, r1
 80092ca:	ee10 4a10 	vmov	r4, s0
 80092ce:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80092d2:	dc56      	bgt.n	8009382 <rint+0xca>
 80092d4:	2e00      	cmp	r6, #0
 80092d6:	da2b      	bge.n	8009330 <rint+0x78>
 80092d8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80092dc:	4302      	orrs	r2, r0
 80092de:	d023      	beq.n	8009328 <rint+0x70>
 80092e0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80092e4:	4302      	orrs	r2, r0
 80092e6:	4254      	negs	r4, r2
 80092e8:	4314      	orrs	r4, r2
 80092ea:	0c4b      	lsrs	r3, r1, #17
 80092ec:	0b24      	lsrs	r4, r4, #12
 80092ee:	045b      	lsls	r3, r3, #17
 80092f0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80092f4:	ea44 0103 	orr.w	r1, r4, r3
 80092f8:	460b      	mov	r3, r1
 80092fa:	492f      	ldr	r1, [pc, #188]	; (80093b8 <rint+0x100>)
 80092fc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8009300:	e9d1 6700 	ldrd	r6, r7, [r1]
 8009304:	4602      	mov	r2, r0
 8009306:	4639      	mov	r1, r7
 8009308:	4630      	mov	r0, r6
 800930a:	f7f6 ff6f 	bl	80001ec <__adddf3>
 800930e:	e9cd 0100 	strd	r0, r1, [sp]
 8009312:	463b      	mov	r3, r7
 8009314:	4632      	mov	r2, r6
 8009316:	e9dd 0100 	ldrd	r0, r1, [sp]
 800931a:	f7f6 ff65 	bl	80001e8 <__aeabi_dsub>
 800931e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009322:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8009326:	4639      	mov	r1, r7
 8009328:	ec41 0b10 	vmov	d0, r0, r1
 800932c:	b003      	add	sp, #12
 800932e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009330:	4a22      	ldr	r2, [pc, #136]	; (80093bc <rint+0x104>)
 8009332:	4132      	asrs	r2, r6
 8009334:	ea01 0702 	and.w	r7, r1, r2
 8009338:	4307      	orrs	r7, r0
 800933a:	d0f5      	beq.n	8009328 <rint+0x70>
 800933c:	0852      	lsrs	r2, r2, #1
 800933e:	4011      	ands	r1, r2
 8009340:	430c      	orrs	r4, r1
 8009342:	d00b      	beq.n	800935c <rint+0xa4>
 8009344:	ea23 0202 	bic.w	r2, r3, r2
 8009348:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800934c:	2e13      	cmp	r6, #19
 800934e:	fa43 f306 	asr.w	r3, r3, r6
 8009352:	bf0c      	ite	eq
 8009354:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8009358:	2400      	movne	r4, #0
 800935a:	4313      	orrs	r3, r2
 800935c:	4916      	ldr	r1, [pc, #88]	; (80093b8 <rint+0x100>)
 800935e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8009362:	4622      	mov	r2, r4
 8009364:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009368:	4620      	mov	r0, r4
 800936a:	4629      	mov	r1, r5
 800936c:	f7f6 ff3e 	bl	80001ec <__adddf3>
 8009370:	e9cd 0100 	strd	r0, r1, [sp]
 8009374:	4622      	mov	r2, r4
 8009376:	462b      	mov	r3, r5
 8009378:	e9dd 0100 	ldrd	r0, r1, [sp]
 800937c:	f7f6 ff34 	bl	80001e8 <__aeabi_dsub>
 8009380:	e7d2      	b.n	8009328 <rint+0x70>
 8009382:	2e33      	cmp	r6, #51	; 0x33
 8009384:	dd07      	ble.n	8009396 <rint+0xde>
 8009386:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800938a:	d1cd      	bne.n	8009328 <rint+0x70>
 800938c:	ee10 2a10 	vmov	r2, s0
 8009390:	f7f6 ff2c 	bl	80001ec <__adddf3>
 8009394:	e7c8      	b.n	8009328 <rint+0x70>
 8009396:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800939a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800939e:	40f2      	lsrs	r2, r6
 80093a0:	4210      	tst	r0, r2
 80093a2:	d0c1      	beq.n	8009328 <rint+0x70>
 80093a4:	0852      	lsrs	r2, r2, #1
 80093a6:	4210      	tst	r0, r2
 80093a8:	bf1f      	itttt	ne
 80093aa:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80093ae:	ea20 0202 	bicne.w	r2, r0, r2
 80093b2:	4134      	asrne	r4, r6
 80093b4:	4314      	orrne	r4, r2
 80093b6:	e7d1      	b.n	800935c <rint+0xa4>
 80093b8:	08009ad8 	.word	0x08009ad8
 80093bc:	000fffff 	.word	0x000fffff

080093c0 <scalbn>:
 80093c0:	b570      	push	{r4, r5, r6, lr}
 80093c2:	ec55 4b10 	vmov	r4, r5, d0
 80093c6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80093ca:	4606      	mov	r6, r0
 80093cc:	462b      	mov	r3, r5
 80093ce:	b9aa      	cbnz	r2, 80093fc <scalbn+0x3c>
 80093d0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80093d4:	4323      	orrs	r3, r4
 80093d6:	d03b      	beq.n	8009450 <scalbn+0x90>
 80093d8:	4b31      	ldr	r3, [pc, #196]	; (80094a0 <scalbn+0xe0>)
 80093da:	4629      	mov	r1, r5
 80093dc:	2200      	movs	r2, #0
 80093de:	ee10 0a10 	vmov	r0, s0
 80093e2:	f7f7 f8b9 	bl	8000558 <__aeabi_dmul>
 80093e6:	4b2f      	ldr	r3, [pc, #188]	; (80094a4 <scalbn+0xe4>)
 80093e8:	429e      	cmp	r6, r3
 80093ea:	4604      	mov	r4, r0
 80093ec:	460d      	mov	r5, r1
 80093ee:	da12      	bge.n	8009416 <scalbn+0x56>
 80093f0:	a327      	add	r3, pc, #156	; (adr r3, 8009490 <scalbn+0xd0>)
 80093f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093f6:	f7f7 f8af 	bl	8000558 <__aeabi_dmul>
 80093fa:	e009      	b.n	8009410 <scalbn+0x50>
 80093fc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009400:	428a      	cmp	r2, r1
 8009402:	d10c      	bne.n	800941e <scalbn+0x5e>
 8009404:	ee10 2a10 	vmov	r2, s0
 8009408:	4620      	mov	r0, r4
 800940a:	4629      	mov	r1, r5
 800940c:	f7f6 feee 	bl	80001ec <__adddf3>
 8009410:	4604      	mov	r4, r0
 8009412:	460d      	mov	r5, r1
 8009414:	e01c      	b.n	8009450 <scalbn+0x90>
 8009416:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800941a:	460b      	mov	r3, r1
 800941c:	3a36      	subs	r2, #54	; 0x36
 800941e:	4432      	add	r2, r6
 8009420:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009424:	428a      	cmp	r2, r1
 8009426:	dd0b      	ble.n	8009440 <scalbn+0x80>
 8009428:	ec45 4b11 	vmov	d1, r4, r5
 800942c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8009498 <scalbn+0xd8>
 8009430:	f000 f83c 	bl	80094ac <copysign>
 8009434:	a318      	add	r3, pc, #96	; (adr r3, 8009498 <scalbn+0xd8>)
 8009436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800943a:	ec51 0b10 	vmov	r0, r1, d0
 800943e:	e7da      	b.n	80093f6 <scalbn+0x36>
 8009440:	2a00      	cmp	r2, #0
 8009442:	dd08      	ble.n	8009456 <scalbn+0x96>
 8009444:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009448:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800944c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009450:	ec45 4b10 	vmov	d0, r4, r5
 8009454:	bd70      	pop	{r4, r5, r6, pc}
 8009456:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800945a:	da0d      	bge.n	8009478 <scalbn+0xb8>
 800945c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009460:	429e      	cmp	r6, r3
 8009462:	ec45 4b11 	vmov	d1, r4, r5
 8009466:	dce1      	bgt.n	800942c <scalbn+0x6c>
 8009468:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8009490 <scalbn+0xd0>
 800946c:	f000 f81e 	bl	80094ac <copysign>
 8009470:	a307      	add	r3, pc, #28	; (adr r3, 8009490 <scalbn+0xd0>)
 8009472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009476:	e7e0      	b.n	800943a <scalbn+0x7a>
 8009478:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800947c:	3236      	adds	r2, #54	; 0x36
 800947e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009482:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009486:	4620      	mov	r0, r4
 8009488:	4629      	mov	r1, r5
 800948a:	2200      	movs	r2, #0
 800948c:	4b06      	ldr	r3, [pc, #24]	; (80094a8 <scalbn+0xe8>)
 800948e:	e7b2      	b.n	80093f6 <scalbn+0x36>
 8009490:	c2f8f359 	.word	0xc2f8f359
 8009494:	01a56e1f 	.word	0x01a56e1f
 8009498:	8800759c 	.word	0x8800759c
 800949c:	7e37e43c 	.word	0x7e37e43c
 80094a0:	43500000 	.word	0x43500000
 80094a4:	ffff3cb0 	.word	0xffff3cb0
 80094a8:	3c900000 	.word	0x3c900000

080094ac <copysign>:
 80094ac:	ec51 0b10 	vmov	r0, r1, d0
 80094b0:	ee11 0a90 	vmov	r0, s3
 80094b4:	ee10 2a10 	vmov	r2, s0
 80094b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80094bc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80094c0:	ea41 0300 	orr.w	r3, r1, r0
 80094c4:	ec43 2b10 	vmov	d0, r2, r3
 80094c8:	4770      	bx	lr
	...

080094cc <_init>:
 80094cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094ce:	bf00      	nop
 80094d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094d2:	bc08      	pop	{r3}
 80094d4:	469e      	mov	lr, r3
 80094d6:	4770      	bx	lr

080094d8 <_fini>:
 80094d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094da:	bf00      	nop
 80094dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094de:	bc08      	pop	{r3}
 80094e0:	469e      	mov	lr, r3
 80094e2:	4770      	bx	lr
