#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe8a3e180 .scope module, "cpu_tb" "cpu_tb" 2 8;
 .timescale 0 0;
L_0x7fffe8aa9fc0/d .functor BUFZ 8, L_0x7fffe8aa9f00, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffe8aa9fc0 .delay 8 (2,2,2) L_0x7fffe8aa9fc0/d;
L_0x7fffe8aba500/d .functor BUFZ 8, L_0x7fffe8aaa230, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffe8aba500 .delay 8 (2,2,2) L_0x7fffe8aba500/d;
L_0x7fffe8aba9d0/d .functor BUFZ 8, L_0x7fffe8aba780, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffe8aba9d0 .delay 8 (2,2,2) L_0x7fffe8aba9d0/d;
L_0x7fffe8abb0e0/d .functor BUFZ 8, L_0x7fffe8abae50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffe8abb0e0 .delay 8 (2,2,2) L_0x7fffe8abb0e0/d;
v0x7fffe8aa8920_0 .var "CLK", 0 0;
v0x7fffe8aa8a30_0 .net "INSTRUCTION", 31 0, L_0x7fffe8abac20;  1 drivers
v0x7fffe8aa8af0_0 .net "PC", 31 0, v0x7fffe8aa6d30_0;  1 drivers
v0x7fffe8aa8bc0_0 .var "RESET", 0 0;
v0x7fffe8aa8cb0_0 .net *"_s10", 32 0, L_0x7fffe8aaa2d0;  1 drivers
L_0x7f691b000018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffe8aa8da0_0 .net *"_s13", 0 0, L_0x7f691b000018;  1 drivers
L_0x7f691b000060 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffe8aa8e80_0 .net/2u *"_s14", 32 0, L_0x7f691b000060;  1 drivers
v0x7fffe8aa8f60_0 .net *"_s16", 32 0, L_0x7fffe8aba460;  1 drivers
v0x7fffe8aa9040_0 .net *"_s19", 7 0, L_0x7fffe8aba500;  1 drivers
v0x7fffe8aa9120_0 .net *"_s2", 7 0, L_0x7fffe8aa9f00;  1 drivers
v0x7fffe8aa9200_0 .net *"_s22", 7 0, L_0x7fffe8aba780;  1 drivers
v0x7fffe8aa92e0_0 .net *"_s24", 32 0, L_0x7fffe8aba820;  1 drivers
L_0x7f691b0000a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffe8aa93c0_0 .net *"_s27", 0 0, L_0x7f691b0000a8;  1 drivers
L_0x7f691b0000f0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fffe8aa94a0_0 .net/2u *"_s28", 32 0, L_0x7f691b0000f0;  1 drivers
v0x7fffe8aa9580_0 .net *"_s30", 32 0, L_0x7fffe8aba930;  1 drivers
v0x7fffe8aa9660_0 .net *"_s33", 7 0, L_0x7fffe8aba9d0;  1 drivers
v0x7fffe8aa9740_0 .net *"_s37", 7 0, L_0x7fffe8abae50;  1 drivers
v0x7fffe8aa9820_0 .net *"_s39", 32 0, L_0x7fffe8abaef0;  1 drivers
L_0x7f691b000138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffe8aa9900_0 .net *"_s42", 0 0, L_0x7f691b000138;  1 drivers
L_0x7f691b000180 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffe8aa99e0_0 .net/2u *"_s43", 32 0, L_0x7f691b000180;  1 drivers
v0x7fffe8aa9ac0_0 .net *"_s45", 32 0, L_0x7fffe8abb040;  1 drivers
v0x7fffe8aa9ba0_0 .net *"_s48", 7 0, L_0x7fffe8abb0e0;  1 drivers
v0x7fffe8aa9c80_0 .net *"_s5", 7 0, L_0x7fffe8aa9fc0;  1 drivers
v0x7fffe8aa9d60_0 .net *"_s8", 7 0, L_0x7fffe8aaa230;  1 drivers
v0x7fffe8aa9e40 .array "instr_mem", 1024 0, 7 0;
L_0x7fffe8aa9f00 .array/port v0x7fffe8aa9e40, v0x7fffe8aa6d30_0;
L_0x7fffe8aaa230 .array/port v0x7fffe8aa9e40, L_0x7fffe8aba460;
L_0x7fffe8aaa2d0 .concat [ 32 1 0 0], v0x7fffe8aa6d30_0, L_0x7f691b000018;
L_0x7fffe8aba460 .arith/sum 33, L_0x7fffe8aaa2d0, L_0x7f691b000060;
L_0x7fffe8aba780 .array/port v0x7fffe8aa9e40, L_0x7fffe8aba930;
L_0x7fffe8aba820 .concat [ 32 1 0 0], v0x7fffe8aa6d30_0, L_0x7f691b0000a8;
L_0x7fffe8aba930 .arith/sum 33, L_0x7fffe8aba820, L_0x7f691b0000f0;
L_0x7fffe8abac20 .concat8 [ 8 8 8 8], L_0x7fffe8aa9fc0, L_0x7fffe8aba500, L_0x7fffe8aba9d0, L_0x7fffe8abb0e0;
L_0x7fffe8abae50 .array/port v0x7fffe8aa9e40, L_0x7fffe8abb040;
L_0x7fffe8abaef0 .concat [ 32 1 0 0], v0x7fffe8aa6d30_0, L_0x7f691b000138;
L_0x7fffe8abb040 .arith/sum 33, L_0x7fffe8abaef0, L_0x7f691b000180;
S_0x7fffe8a7ff20 .scope module, "mycpu" "cpu" 2 49, 2 79 0, S_0x7fffe8a3e180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
L_0x7fffe8abc8f0 .functor NOT 8, L_0x7fffe8abc790, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffe8abd990 .functor AND 1, v0x7fffe8aa1b60_0, v0x7fffe8aa34b0_0, C4<1>, C4<1>;
L_0x7fffe8abda50 .functor OR 1, L_0x7fffe8abd990, v0x7fffe8aa1cc0_0, C4<0>, C4<0>;
v0x7fffe8aa6820_0 .net "ALUOP", 2 0, v0x7fffe8a85770_0;  1 drivers
v0x7fffe8aa6900_0 .net "ALURESULT", 7 0, L_0x7fffe8abd920;  1 drivers
v0x7fffe8aa6a10_0 .net "CLK", 0 0, v0x7fffe8aa8920_0;  1 drivers
v0x7fffe8aa6ab0_0 .net "IMMEDIATE", 7 0, L_0x7fffe8abb7b0;  1 drivers
v0x7fffe8aa6b80_0 .net "INSTRUCTION", 31 0, L_0x7fffe8abac20;  alias, 1 drivers
v0x7fffe8aa6c70_0 .net "OPCODE", 7 0, L_0x7fffe8abb6c0;  1 drivers
v0x7fffe8aa6d30_0 .var "PC", 31 0;
v0x7fffe8aa6df0_0 .net "READREG1", 2 0, L_0x7fffe8abb4a0;  1 drivers
v0x7fffe8aa6ee0_0 .net "READREG2", 2 0, L_0x7fffe8abb620;  1 drivers
v0x7fffe8aa6fb0_0 .net "REGOUT1", 7 0, L_0x7fffe8abc4a0;  1 drivers
v0x7fffe8aa7050_0 .net "REGOUT2", 7 0, L_0x7fffe8abc790;  1 drivers
v0x7fffe8aa7110_0 .net "RESET", 0 0, v0x7fffe8aa8bc0_0;  1 drivers
v0x7fffe8aa71b0_0 .net "WRITEREG", 2 0, L_0x7fffe8abb3b0;  1 drivers
v0x7fffe8aa7280_0 .net "ZERO", 0 0, v0x7fffe8aa34b0_0;  1 drivers
v0x7fffe8aa7370_0 .net *"_s11", 7 0, L_0x7fffe8abb8a0;  1 drivers
L_0x7f691b0001c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe8aa7430_0 .net *"_s15", 23 0, L_0x7f691b0001c8;  1 drivers
v0x7fffe8aa7510_0 .net *"_s17", 0 0, L_0x7fffe8abbac0;  1 drivers
v0x7fffe8aa75f0_0 .net *"_s18", 21 0, L_0x7fffe8abbc00;  1 drivers
L_0x7f691b000210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe8aa76d0_0 .net/2u *"_s20", 1 0, L_0x7f691b000210;  1 drivers
v0x7fffe8aa77b0_0 .net *"_s22", 55 0, L_0x7fffe8abc0d0;  1 drivers
v0x7fffe8aa7890_0 .net *"_s26", 7 0, L_0x7fffe8abc8f0;  1 drivers
L_0x7f691b0002e8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7fffe8aa7970_0 .net/2u *"_s28", 7 0, L_0x7f691b0002e8;  1 drivers
L_0x7f691b000330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffe8aa7a50_0 .net/2u *"_s32", 31 0, L_0x7f691b000330;  1 drivers
L_0x7f691b000378 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffe8aa7b30_0 .net/2u *"_s36", 31 0, L_0x7f691b000378;  1 drivers
v0x7fffe8aa7c10_0 .net *"_s38", 31 0, L_0x7fffe8abce90;  1 drivers
v0x7fffe8aa7cf0_0 .net "beq", 0 0, L_0x7fffe8abd990;  1 drivers
v0x7fffe8aa7db0_0 .net "branch", 0 0, v0x7fffe8aa1b60_0;  1 drivers
v0x7fffe8aa7e50_0 .net "extended_offset", 31 0, L_0x7fffe8abc220;  1 drivers
v0x7fffe8aa7f10_0 .net "immediateSelect", 0 0, v0x7fffe8aa1c00_0;  1 drivers
v0x7fffe8aa8000_0 .net "jump", 0 0, v0x7fffe8aa1cc0_0;  1 drivers
v0x7fffe8aa80a0_0 .net "mux1out", 7 0, v0x7fffe8aa2490_0;  1 drivers
v0x7fffe8aa8190_0 .net "mux2out", 7 0, v0x7fffe8aa2ad0_0;  1 drivers
v0x7fffe8aa8250_0 .net "negative", 7 0, L_0x7fffe8abc9f0;  1 drivers
v0x7fffe8aa8310_0 .net "newPC", 31 0, v0x7fffe8aa5250_0;  1 drivers
v0x7fffe8aa83e0_0 .net "offset", 31 0, L_0x7fffe8abb980;  1 drivers
v0x7fffe8aa84a0_0 .net "offset_select", 0 0, L_0x7fffe8abda50;  1 drivers
v0x7fffe8aa8570_0 .net "suboraddSelect", 0 0, v0x7fffe8aa1dd0_0;  1 drivers
v0x7fffe8aa8660_0 .net "temp1PC", 31 0, L_0x7fffe8abccb0;  1 drivers
v0x7fffe8aa8700_0 .net "temp2PC", 31 0, L_0x7fffe8abd000;  1 drivers
v0x7fffe8aa87d0_0 .net "writeEnable", 0 0, v0x7fffe8aa1e90_0;  1 drivers
L_0x7fffe8abb3b0 .part L_0x7fffe8abac20, 16, 3;
L_0x7fffe8abb4a0 .part L_0x7fffe8abac20, 8, 3;
L_0x7fffe8abb620 .part L_0x7fffe8abac20, 0, 3;
L_0x7fffe8abb6c0 .part L_0x7fffe8abac20, 24, 8;
L_0x7fffe8abb7b0 .part L_0x7fffe8abac20, 0, 8;
L_0x7fffe8abb8a0 .part L_0x7fffe8abac20, 16, 8;
L_0x7fffe8abb980 .concat [ 8 24 0 0], L_0x7fffe8abb8a0, L_0x7f691b0001c8;
L_0x7fffe8abbac0 .part L_0x7fffe8abb980, 7, 1;
LS_0x7fffe8abbc00_0_0 .concat [ 1 1 1 1], L_0x7fffe8abbac0, L_0x7fffe8abbac0, L_0x7fffe8abbac0, L_0x7fffe8abbac0;
LS_0x7fffe8abbc00_0_4 .concat [ 1 1 1 1], L_0x7fffe8abbac0, L_0x7fffe8abbac0, L_0x7fffe8abbac0, L_0x7fffe8abbac0;
LS_0x7fffe8abbc00_0_8 .concat [ 1 1 1 1], L_0x7fffe8abbac0, L_0x7fffe8abbac0, L_0x7fffe8abbac0, L_0x7fffe8abbac0;
LS_0x7fffe8abbc00_0_12 .concat [ 1 1 1 1], L_0x7fffe8abbac0, L_0x7fffe8abbac0, L_0x7fffe8abbac0, L_0x7fffe8abbac0;
LS_0x7fffe8abbc00_0_16 .concat [ 1 1 1 1], L_0x7fffe8abbac0, L_0x7fffe8abbac0, L_0x7fffe8abbac0, L_0x7fffe8abbac0;
LS_0x7fffe8abbc00_0_20 .concat [ 1 1 0 0], L_0x7fffe8abbac0, L_0x7fffe8abbac0;
LS_0x7fffe8abbc00_1_0 .concat [ 4 4 4 4], LS_0x7fffe8abbc00_0_0, LS_0x7fffe8abbc00_0_4, LS_0x7fffe8abbc00_0_8, LS_0x7fffe8abbc00_0_12;
LS_0x7fffe8abbc00_1_4 .concat [ 4 2 0 0], LS_0x7fffe8abbc00_0_16, LS_0x7fffe8abbc00_0_20;
L_0x7fffe8abbc00 .concat [ 16 6 0 0], LS_0x7fffe8abbc00_1_0, LS_0x7fffe8abbc00_1_4;
L_0x7fffe8abc0d0 .concat [ 2 32 22 0], L_0x7f691b000210, L_0x7fffe8abb980, L_0x7fffe8abbc00;
L_0x7fffe8abc220 .part L_0x7fffe8abc0d0, 0, 32;
L_0x7fffe8abc9f0 .delay 8 (1,1,1) L_0x7fffe8abc9f0/d;
L_0x7fffe8abc9f0/d .arith/sum 8, L_0x7fffe8abc8f0, L_0x7f691b0002e8;
L_0x7fffe8abccb0 .delay 32 (1,1,1) L_0x7fffe8abccb0/d;
L_0x7fffe8abccb0/d .arith/sum 32, v0x7fffe8aa6d30_0, L_0x7f691b000330;
L_0x7fffe8abce90 .arith/sum 32, v0x7fffe8aa6d30_0, L_0x7f691b000378;
L_0x7fffe8abd000 .delay 32 (2,2,2) L_0x7fffe8abd000/d;
L_0x7fffe8abd000/d .arith/sum 32, L_0x7fffe8abce90, L_0x7fffe8abc220;
S_0x7fffe8a7efb0 .scope module, "controlUnit" "control_unit" 2 100, 2 134 0, S_0x7fffe8a7ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE"
    .port_info 1 /OUTPUT 1 "writeEnable"
    .port_info 2 /OUTPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 1 "immediateSelect"
    .port_info 4 /OUTPUT 1 "suboraddSelect"
    .port_info 5 /OUTPUT 1 "jump"
    .port_info 6 /OUTPUT 1 "branch"
v0x7fffe8a85770_0 .var "ALUOP", 2 0;
v0x7fffe8aa1a80_0 .net "OPCODE", 7 0, L_0x7fffe8abb6c0;  alias, 1 drivers
v0x7fffe8aa1b60_0 .var "branch", 0 0;
v0x7fffe8aa1c00_0 .var "immediateSelect", 0 0;
v0x7fffe8aa1cc0_0 .var "jump", 0 0;
v0x7fffe8aa1dd0_0 .var "suboraddSelect", 0 0;
v0x7fffe8aa1e90_0 .var "writeEnable", 0 0;
E_0x7fffe8a52520 .event edge, v0x7fffe8aa1a80_0;
S_0x7fffe8aa2030 .scope module, "mux1" "mux8bit2_1" 2 109, 2 157 0, S_0x7fffe8a7ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 8 "OUT"
v0x7fffe8aa22b0_0 .net "IN1", 7 0, L_0x7fffe8abc790;  alias, 1 drivers
v0x7fffe8aa23b0_0 .net "IN2", 7 0, L_0x7fffe8abc9f0;  alias, 1 drivers
v0x7fffe8aa2490_0 .var "OUT", 7 0;
v0x7fffe8aa2550_0 .net "SEL", 0 0, v0x7fffe8aa1dd0_0;  alias, 1 drivers
E_0x7fffe8a523e0 .event edge, v0x7fffe8aa1dd0_0, v0x7fffe8aa23b0_0, v0x7fffe8aa22b0_0;
S_0x7fffe8aa2650 .scope module, "mux2" "mux8bit2_1" 2 110, 2 157 0, S_0x7fffe8a7ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 8 "OUT"
v0x7fffe8aa28e0_0 .net "IN1", 7 0, L_0x7fffe8abb7b0;  alias, 1 drivers
v0x7fffe8aa29e0_0 .net "IN2", 7 0, v0x7fffe8aa2490_0;  alias, 1 drivers
v0x7fffe8aa2ad0_0 .var "OUT", 7 0;
v0x7fffe8aa2ba0_0 .net "SEL", 0 0, v0x7fffe8aa1c00_0;  alias, 1 drivers
E_0x7fffe8a52140 .event edge, v0x7fffe8aa1c00_0, v0x7fffe8aa2490_0, v0x7fffe8aa28e0_0;
S_0x7fffe8aa2d00 .scope module, "myalu" "alu" 2 112, 3 62 0, S_0x7fffe8a7ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
    .port_info 4 /OUTPUT 1 "ZERO"
L_0x7fffe8abd920 .functor BUFZ 8, v0x7fffe8aa4c40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffe8aa4500_0 .net/s "DATA1", 7 0, L_0x7fffe8abc4a0;  alias, 1 drivers
v0x7fffe8aa45c0_0 .net/s "DATA2", 7 0, v0x7fffe8aa2ad0_0;  alias, 1 drivers
v0x7fffe8aa4680_0 .net/s "RESULT", 7 0, L_0x7fffe8abd920;  alias, 1 drivers
v0x7fffe8aa4770_0 .net/s "RESULT1", 7 0, L_0x7fffe8abcc40;  1 drivers
v0x7fffe8aa4860_0 .net/s "RESULT2", 7 0, L_0x7fffe8abd320;  1 drivers
v0x7fffe8aa4900_0 .net/s "RESULT3", 7 0, L_0x7fffe8abca90;  1 drivers
v0x7fffe8aa49d0_0 .net/s "RESULT4", 7 0, L_0x7fffe8abd7c0;  1 drivers
v0x7fffe8aa4aa0_0 .net "SELECT", 2 0, v0x7fffe8a85770_0;  alias, 1 drivers
v0x7fffe8aa4b70_0 .net "ZERO", 0 0, v0x7fffe8aa34b0_0;  alias, 1 drivers
v0x7fffe8aa4c40_0 .var "out", 7 0;
E_0x7fffe8a86370/0 .event edge, v0x7fffe8aa43c0_0, v0x7fffe8aa3a30_0, v0x7fffe8aa33e0_0, v0x7fffe8aa3e70_0;
E_0x7fffe8a86370/1 .event edge, v0x7fffe8a85770_0;
E_0x7fffe8a86370 .event/or E_0x7fffe8a86370/0, E_0x7fffe8a86370/1;
S_0x7fffe8aa2f20 .scope module, "a2" "Add" 3 75, 3 108 0, S_0x7fffe8aa2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /OUTPUT 1 "ZERO"
v0x7fffe8aa31f0_0 .net/s "DATA1", 7 0, L_0x7fffe8abc4a0;  alias, 1 drivers
v0x7fffe8aa32f0_0 .net/s "DATA2", 7 0, v0x7fffe8aa2ad0_0;  alias, 1 drivers
v0x7fffe8aa33e0_0 .net/s "RESULT", 7 0, L_0x7fffe8abd320;  alias, 1 drivers
v0x7fffe8aa34b0_0 .var "ZERO", 0 0;
E_0x7fffe8a868d0 .event edge, v0x7fffe8aa33e0_0;
L_0x7fffe8abd320 .delay 8 (2,2,2) L_0x7fffe8abd320/d;
L_0x7fffe8abd320/d .arith/sum 8, L_0x7fffe8abc4a0, v0x7fffe8aa2ad0_0;
S_0x7fffe8aa3620 .scope module, "a3" "And" 3 76, 3 128 0, S_0x7fffe8aa2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fffe8abca90/d .functor AND 8, L_0x7fffe8abc4a0, v0x7fffe8aa2ad0_0, C4<11111111>, C4<11111111>;
L_0x7fffe8abca90 .delay 8 (1,1,1) L_0x7fffe8abca90/d;
v0x7fffe8aa3860_0 .net "DATA1", 7 0, L_0x7fffe8abc4a0;  alias, 1 drivers
v0x7fffe8aa3940_0 .net "DATA2", 7 0, v0x7fffe8aa2ad0_0;  alias, 1 drivers
v0x7fffe8aa3a30_0 .net "RESULT", 7 0, L_0x7fffe8abca90;  alias, 1 drivers
S_0x7fffe8aa3b70 .scope module, "f" "Forward" 3 74, 3 95 0, S_0x7fffe8aa2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x7fffe8abcc40/d .functor BUFZ 8, v0x7fffe8aa2ad0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffe8abcc40 .delay 8 (1,1,1) L_0x7fffe8abcc40/d;
v0x7fffe8aa3db0_0 .net "DATA2", 7 0, v0x7fffe8aa2ad0_0;  alias, 1 drivers
v0x7fffe8aa3e70_0 .net "RESULT", 7 0, L_0x7fffe8abcc40;  alias, 1 drivers
S_0x7fffe8aa3fb0 .scope module, "o1" "Or" 3 77, 3 141 0, S_0x7fffe8aa2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fffe8abd7c0/d .functor OR 8, v0x7fffe8aa2ad0_0, L_0x7fffe8abc4a0, C4<00000000>, C4<00000000>;
L_0x7fffe8abd7c0 .delay 8 (1,1,1) L_0x7fffe8abd7c0/d;
v0x7fffe8aa41d0_0 .net "DATA1", 7 0, L_0x7fffe8abc4a0;  alias, 1 drivers
v0x7fffe8aa4300_0 .net "DATA2", 7 0, v0x7fffe8aa2ad0_0;  alias, 1 drivers
v0x7fffe8aa43c0_0 .net "RESULT", 7 0, L_0x7fffe8abd7c0;  alias, 1 drivers
S_0x7fffe8aa4db0 .scope module, "pc_update" "mux32bit2_1" 2 118, 2 173 0, S_0x7fffe8a7ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN1"
    .port_info 1 /INPUT 32 "IN2"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 32 "OUT"
v0x7fffe8aa5070_0 .net "IN1", 31 0, L_0x7fffe8abccb0;  alias, 1 drivers
v0x7fffe8aa5170_0 .net "IN2", 31 0, L_0x7fffe8abd000;  alias, 1 drivers
v0x7fffe8aa5250_0 .var "OUT", 31 0;
v0x7fffe8aa5310_0 .net "SEL", 0 0, L_0x7fffe8abda50;  alias, 1 drivers
E_0x7fffe8aa4ff0 .event edge, v0x7fffe8aa5310_0, v0x7fffe8aa5170_0, v0x7fffe8aa5070_0;
S_0x7fffe8aa5480 .scope module, "regfile" "reg_file" 2 101, 4 85 0, S_0x7fffe8a7ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x7fffe8abc4a0/d .functor BUFZ 8, L_0x7fffe8abc2c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffe8abc4a0 .delay 8 (2,2,2) L_0x7fffe8abc4a0/d;
L_0x7fffe8abc790/d .functor BUFZ 8, L_0x7fffe8abc5b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffe8abc790 .delay 8 (2,2,2) L_0x7fffe8abc790/d;
v0x7fffe8aa5800_0 .net "CLK", 0 0, v0x7fffe8aa8920_0;  alias, 1 drivers
v0x7fffe8aa58e0_0 .net/s "IN", 7 0, L_0x7fffe8abd920;  alias, 1 drivers
v0x7fffe8aa59a0_0 .net "INADDRESS", 2 0, L_0x7fffe8abb3b0;  alias, 1 drivers
v0x7fffe8aa5a70_0 .net/s "OUT1", 7 0, L_0x7fffe8abc4a0;  alias, 1 drivers
v0x7fffe8aa5bc0_0 .net "OUT1ADDRESS", 2 0, L_0x7fffe8abb4a0;  alias, 1 drivers
v0x7fffe8aa5ca0_0 .net/s "OUT2", 7 0, L_0x7fffe8abc790;  alias, 1 drivers
v0x7fffe8aa5d60_0 .net "OUT2ADDRESS", 2 0, L_0x7fffe8abb620;  alias, 1 drivers
v0x7fffe8aa5e20_0 .net "RESET", 0 0, v0x7fffe8aa8bc0_0;  alias, 1 drivers
v0x7fffe8aa5ee0_0 .net "WRITE", 0 0, v0x7fffe8aa1e90_0;  alias, 1 drivers
v0x7fffe8aa6040_0 .net *"_s0", 7 0, L_0x7fffe8abc2c0;  1 drivers
v0x7fffe8aa6100_0 .net *"_s10", 4 0, L_0x7fffe8abc650;  1 drivers
L_0x7f691b0002a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe8aa61e0_0 .net *"_s13", 1 0, L_0x7f691b0002a0;  1 drivers
v0x7fffe8aa62c0_0 .net *"_s2", 4 0, L_0x7fffe8abc360;  1 drivers
L_0x7f691b000258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe8aa63a0_0 .net *"_s5", 1 0, L_0x7f691b000258;  1 drivers
v0x7fffe8aa6480_0 .net *"_s8", 7 0, L_0x7fffe8abc5b0;  1 drivers
v0x7fffe8aa6560_0 .var/i "i", 31 0;
v0x7fffe8aa6640 .array/s "registers", 0 7, 7 0;
E_0x7fffe8aa5780 .event posedge, v0x7fffe8aa5800_0;
L_0x7fffe8abc2c0 .array/port v0x7fffe8aa6640, L_0x7fffe8abc360;
L_0x7fffe8abc360 .concat [ 3 2 0 0], L_0x7fffe8abb4a0, L_0x7f691b000258;
L_0x7fffe8abc5b0 .array/port v0x7fffe8aa6640, L_0x7fffe8abc650;
L_0x7fffe8abc650 .concat [ 3 2 0 0], L_0x7fffe8abb620, L_0x7f691b0002a0;
    .scope S_0x7fffe8a7efb0;
T_0 ;
    %wait E_0x7fffe8a52520;
    %load/vec4 v0x7fffe8aa1a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1e90_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1c00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1dd0_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7fffe8a85770_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1cc0_0, 1;
    %assign/vec4 v0x7fffe8aa1b60_0, 1;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 3, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1e90_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1c00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1dd0_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7fffe8a85770_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1cc0_0, 1;
    %assign/vec4 v0x7fffe8aa1b60_0, 1;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 11, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1e90_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1c00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1dd0_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7fffe8a85770_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1cc0_0, 1;
    %assign/vec4 v0x7fffe8aa1b60_0, 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 15, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1e90_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1c00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1dd0_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7fffe8a85770_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1cc0_0, 1;
    %assign/vec4 v0x7fffe8aa1b60_0, 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 19, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1e90_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1c00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1dd0_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7fffe8a85770_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1cc0_0, 1;
    %assign/vec4 v0x7fffe8aa1b60_0, 1;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 27, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1e90_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1c00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1dd0_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7fffe8a85770_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1cc0_0, 1;
    %assign/vec4 v0x7fffe8aa1b60_0, 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 91, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1e90_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1c00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1dd0_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7fffe8a85770_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1cc0_0, 1;
    %assign/vec4 v0x7fffe8aa1b60_0, 1;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 155, 0, 8;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1e90_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1c00_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1dd0_0, 1;
    %split/vec4 3;
    %assign/vec4 v0x7fffe8a85770_0, 1;
    %split/vec4 1;
    %assign/vec4 v0x7fffe8aa1cc0_0, 1;
    %assign/vec4 v0x7fffe8aa1b60_0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffe8aa5480;
T_1 ;
    %wait E_0x7fffe8aa5780;
    %load/vec4 v0x7fffe8aa5ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffe8aa5e20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffe8aa58e0_0;
    %load/vec4 v0x7fffe8aa59a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffe8aa6640, 4, 0;
T_1.0 ;
    %load/vec4 v0x7fffe8aa5e20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe8aa6560_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x7fffe8aa6560_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fffe8aa6560_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x7fffe8aa6640, 0, 4;
    %load/vec4 v0x7fffe8aa6560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe8aa6560_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffe8aa5480;
T_2 ;
    %delay 5, 0;
    %vpi_call 4 122 "$display", "\012\011\011\011___________________________________________________" {0 0 0};
    %vpi_call 4 123 "$display", "\012\011\011\011 CHANGE OF REGISTER CONTENT STARTING FROM TIME #5" {0 0 0};
    %vpi_call 4 124 "$display", "\012\011\011\011___________________________________________________\012" {0 0 0};
    %vpi_call 4 125 "$display", "\011\011time\011reg0\011reg1\011reg2\011reg3\011reg4\011reg5\011reg6\011reg7" {0 0 0};
    %vpi_call 4 126 "$display", "\011\011____________________________________________________________________" {0 0 0};
    %vpi_call 4 127 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v0x7fffe8aa6640, 0>, &A<v0x7fffe8aa6640, 1>, &A<v0x7fffe8aa6640, 2>, &A<v0x7fffe8aa6640, 3>, &A<v0x7fffe8aa6640, 4>, &A<v0x7fffe8aa6640, 5>, &A<v0x7fffe8aa6640, 6>, &A<v0x7fffe8aa6640, 7> {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffe8aa2030;
T_3 ;
    %wait E_0x7fffe8a523e0;
    %load/vec4 v0x7fffe8aa2550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffe8aa23b0_0;
    %store/vec4 v0x7fffe8aa2490_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffe8aa22b0_0;
    %store/vec4 v0x7fffe8aa2490_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffe8aa2650;
T_4 ;
    %wait E_0x7fffe8a52140;
    %load/vec4 v0x7fffe8aa2ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fffe8aa29e0_0;
    %store/vec4 v0x7fffe8aa2ad0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffe8aa28e0_0;
    %store/vec4 v0x7fffe8aa2ad0_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffe8aa2f20;
T_5 ;
    %wait E_0x7fffe8a868d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe8aa34b0_0, 0, 1;
    %load/vec4 v0x7fffe8aa33e0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe8aa34b0_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffe8aa2d00;
T_6 ;
    %wait E_0x7fffe8a86370;
    %load/vec4 v0x7fffe8aa4aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7fffe8aa4770_0;
    %store/vec4 v0x7fffe8aa4c40_0, 0, 8;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7fffe8aa4860_0;
    %store/vec4 v0x7fffe8aa4c40_0, 0, 8;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7fffe8aa4900_0;
    %store/vec4 v0x7fffe8aa4c40_0, 0, 8;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x7fffe8aa49d0_0;
    %store/vec4 v0x7fffe8aa4c40_0, 0, 8;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffe8aa4db0;
T_7 ;
    %wait E_0x7fffe8aa4ff0;
    %load/vec4 v0x7fffe8aa5310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fffe8aa5170_0;
    %store/vec4 v0x7fffe8aa5250_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffe8aa5070_0;
    %store/vec4 v0x7fffe8aa5250_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffe8a7ff20;
T_8 ;
    %wait E_0x7fffe8aa5780;
    %load/vec4 v0x7fffe8aa7110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe8aa6d30_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %delay 1, 0;
    %load/vec4 v0x7fffe8aa8310_0;
    %store/vec4 v0x7fffe8aa6d30_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffe8a3e180;
T_9 ;
    %vpi_call 2 41 "$readmemb", "instr_mem.mem", v0x7fffe8aa9e40 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fffe8a3e180;
T_10 ;
    %vpi_call 2 55 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffe8a3e180 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe8aa8920_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe8aa8bc0_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe8aa8bc0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7fffe8a3e180;
T_11 ;
    %delay 4, 0;
    %load/vec4 v0x7fffe8aa8920_0;
    %inv;
    %store/vec4 v0x7fffe8aa8920_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./ALU.v";
    "./REG.v";
