<profile>

<section name = "Vitis HLS Report for 'state_table'" level="0">
<item name = "Date">Sat Mar 18 14:38:53 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 2.475 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 6.400 ns, 6.400 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 264, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 273, -</column>
<column name="Register">-, -, 386, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="state_table_1_U">state_table_state_table_1_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1000, 32, 1, 32000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln114_fu_478_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln142_1_fu_552_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln142_fu_540_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln154_fu_636_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln172_fu_600_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln194_1_fu_582_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln194_fu_570_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln84_fu_375_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_385">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_424">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_436">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_456">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_458">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_478">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_545">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_566">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_883">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_885">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_891">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_897">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op109_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op164_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op166_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op167_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op170_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op171_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op173_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op176_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op181_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op186_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op187_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op189_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op190_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op192_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op195_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op196_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op198_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op200_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op202_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op204_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op81_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="tmp_6_i_nbreadreq_fu_116_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_7_i_nbreadreq_fu_130_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_302_nbreadreq_fu_108_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_94_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln114_fu_472_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln122_fu_490_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln142_1_fu_546_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln142_fu_534_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln154_fu_630_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln172_fu_594_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln176_fu_612_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln194_1_fu_576_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln194_fu_564_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln84_fu_369_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_542">or, 0, 0, 2, 1, 1</column>
<column name="or_ln111_fu_426_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln138_fu_522_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln81_fu_323_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln111_fu_420_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln138_fu_516_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln81_fu_317_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_storemerge1_i_phi_fu_259_p4">14, 3, 1, 3</column>
<column name="ap_phi_mux_storemerge2_i_phi_fu_270_p4">14, 3, 1, 3</column>
<column name="ap_phi_mux_storemerge3_i_phi_fu_281_p4">14, 3, 1, 3</column>
<column name="ap_phi_mux_storemerge_i_phi_fu_248_p4">14, 3, 1, 3</column>
<column name="rxEng2stateTable_upd_req_blk_n">9, 2, 1, 2</column>
<column name="stateTable2rxEng_upd_rsp_blk_n">9, 2, 1, 2</column>
<column name="stateTable2sLookup_releaseSession_blk_n">9, 2, 1, 2</column>
<column name="stateTable2sLookup_releaseSession_din">26, 5, 16, 80</column>
<column name="stateTable2txApp_rsp_blk_n">9, 2, 1, 2</column>
<column name="stateTable2txApp_upd_rsp_blk_n">9, 2, 1, 2</column>
<column name="state_table_1_address1">43, 8, 10, 80</column>
<column name="state_table_1_d1">31, 6, 32, 192</column>
<column name="stt_rxSessionID_V">9, 2, 16, 32</column>
<column name="stt_rxSessionLocked">9, 2, 1, 2</column>
<column name="stt_txSessionID_V">9, 2, 16, 32</column>
<column name="stt_txSessionLocked">9, 2, 1, 2</column>
<column name="timer2stateTable_releaseState_blk_n">9, 2, 1, 2</column>
<column name="txApp2stateTable_req_blk_n">9, 2, 1, 2</column>
<column name="txApp2stateTable_upd_req_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln114_reg_762">1, 0, 1, 0</column>
<column name="and_ln114_reg_762_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="and_ln142_1_reg_794">1, 0, 1, 0</column>
<column name="and_ln142_reg_790">1, 0, 1, 0</column>
<column name="and_ln154_reg_814">1, 0, 1, 0</column>
<column name="and_ln154_reg_814_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="and_ln172_reg_806">1, 0, 1, 0</column>
<column name="and_ln172_reg_806_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="and_ln194_1_reg_802">1, 0, 1, 0</column>
<column name="and_ln194_reg_798">1, 0, 1, 0</column>
<column name="and_ln84_reg_711">1, 0, 1, 0</column>
<column name="and_ln84_reg_711_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="icmp_ln122_reg_766">1, 0, 1, 0</column>
<column name="icmp_ln176_reg_810">1, 0, 1, 0</column>
<column name="or_ln111_reg_743">1, 0, 1, 0</column>
<column name="or_ln111_reg_743_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="or_ln138_reg_780">1, 0, 1, 0</column>
<column name="or_ln138_reg_780_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="or_ln81_reg_698">1, 0, 1, 0</column>
<column name="or_ln81_reg_698_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="sessionID_V_reg_823">16, 0, 16, 0</column>
<column name="state_table_1_addr_3_reg_715">10, 0, 10, 0</column>
<column name="state_table_1_addr_5_reg_818">10, 0, 10, 0</column>
<column name="stt_closeSessionID_V">16, 0, 16, 0</column>
<column name="stt_closeSessionID_V_load_reg_774">16, 0, 16, 0</column>
<column name="stt_closeWait">1, 0, 1, 0</column>
<column name="stt_closeWait_load_reg_770">1, 0, 1, 0</column>
<column name="stt_rxAccess_sessionID_V">16, 0, 16, 0</column>
<column name="stt_rxAccess_sessionID_V_load_reg_728">16, 0, 16, 0</column>
<column name="stt_rxAccess_state">32, 0, 32, 0</column>
<column name="stt_rxAccess_state_load_reg_734">32, 0, 32, 0</column>
<column name="stt_rxAccess_write_V">1, 0, 1, 0</column>
<column name="stt_rxAccess_write_V_load_reg_739">1, 0, 1, 0</column>
<column name="stt_rxAccess_write_V_load_reg_739_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="stt_rxSessionID_V">16, 0, 16, 0</column>
<column name="stt_rxSessionLocked">1, 0, 1, 0</column>
<column name="stt_rxWait">1, 0, 1, 0</column>
<column name="stt_rxWait_load_reg_724">1, 0, 1, 0</column>
<column name="stt_rxWait_load_reg_724_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="stt_txAccess_sessionID_V">16, 0, 16, 0</column>
<column name="stt_txAccess_state">32, 0, 32, 0</column>
<column name="stt_txAccess_write_V">1, 0, 1, 0</column>
<column name="stt_txAccess_write_V_load_reg_694">1, 0, 1, 0</column>
<column name="stt_txAccess_write_V_load_reg_694_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="stt_txSessionID_V">16, 0, 16, 0</column>
<column name="stt_txSessionLocked">1, 0, 1, 0</column>
<column name="stt_txWait">1, 0, 1, 0</column>
<column name="stt_txWait_load_reg_690">1, 0, 1, 0</column>
<column name="stt_txWait_load_reg_690_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="timer2stateTable_releaseState_read_reg_784">16, 0, 16, 0</column>
<column name="tmp_240_reg_758">1, 0, 1, 0</column>
<column name="tmp_240_reg_758_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_i_302_reg_720">1, 0, 1, 0</column>
<column name="tmp_i_302_reg_720_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_reg_707">1, 0, 1, 0</column>
<column name="tmp_reg_707_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="trunc_ln144_30_reg_753">32, 0, 32, 0</column>
<column name="trunc_ln144_4_reg_747">16, 0, 16, 0</column>
<column name="trunc_ln144_s_reg_702">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, state_table, return value</column>
<column name="txApp2stateTable_upd_req_dout">in, 49, ap_fifo, txApp2stateTable_upd_req, pointer</column>
<column name="txApp2stateTable_upd_req_empty_n">in, 1, ap_fifo, txApp2stateTable_upd_req, pointer</column>
<column name="txApp2stateTable_upd_req_read">out, 1, ap_fifo, txApp2stateTable_upd_req, pointer</column>
<column name="rxEng2stateTable_upd_req_dout">in, 49, ap_fifo, rxEng2stateTable_upd_req, pointer</column>
<column name="rxEng2stateTable_upd_req_empty_n">in, 1, ap_fifo, rxEng2stateTable_upd_req, pointer</column>
<column name="rxEng2stateTable_upd_req_read">out, 1, ap_fifo, rxEng2stateTable_upd_req, pointer</column>
<column name="timer2stateTable_releaseState_dout">in, 16, ap_fifo, timer2stateTable_releaseState, pointer</column>
<column name="timer2stateTable_releaseState_empty_n">in, 1, ap_fifo, timer2stateTable_releaseState, pointer</column>
<column name="timer2stateTable_releaseState_read">out, 1, ap_fifo, timer2stateTable_releaseState, pointer</column>
<column name="txApp2stateTable_req_dout">in, 16, ap_fifo, txApp2stateTable_req, pointer</column>
<column name="txApp2stateTable_req_empty_n">in, 1, ap_fifo, txApp2stateTable_req, pointer</column>
<column name="txApp2stateTable_req_read">out, 1, ap_fifo, txApp2stateTable_req, pointer</column>
<column name="stateTable2sLookup_releaseSession_din">out, 16, ap_fifo, stateTable2sLookup_releaseSession, pointer</column>
<column name="stateTable2sLookup_releaseSession_full_n">in, 1, ap_fifo, stateTable2sLookup_releaseSession, pointer</column>
<column name="stateTable2sLookup_releaseSession_write">out, 1, ap_fifo, stateTable2sLookup_releaseSession, pointer</column>
<column name="stateTable2txApp_upd_rsp_din">out, 32, ap_fifo, stateTable2txApp_upd_rsp, pointer</column>
<column name="stateTable2txApp_upd_rsp_full_n">in, 1, ap_fifo, stateTable2txApp_upd_rsp, pointer</column>
<column name="stateTable2txApp_upd_rsp_write">out, 1, ap_fifo, stateTable2txApp_upd_rsp, pointer</column>
<column name="stateTable2rxEng_upd_rsp_din">out, 32, ap_fifo, stateTable2rxEng_upd_rsp, pointer</column>
<column name="stateTable2rxEng_upd_rsp_full_n">in, 1, ap_fifo, stateTable2rxEng_upd_rsp, pointer</column>
<column name="stateTable2rxEng_upd_rsp_write">out, 1, ap_fifo, stateTable2rxEng_upd_rsp, pointer</column>
<column name="stateTable2txApp_rsp_din">out, 32, ap_fifo, stateTable2txApp_rsp, pointer</column>
<column name="stateTable2txApp_rsp_full_n">in, 1, ap_fifo, stateTable2txApp_rsp, pointer</column>
<column name="stateTable2txApp_rsp_write">out, 1, ap_fifo, stateTable2txApp_rsp, pointer</column>
</table>
</item>
</section>
</profile>
