Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 29 11:51:15 2022
| Host         : ClarkPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: c5/COUNT_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.951        0.000                      0                  194        0.178        0.000                      0                  194        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.951        0.000                      0                  194        0.178        0.000                      0                  194        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 t0/tick_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/L_sec_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.138ns (23.773%)  route 3.649ns (76.227%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.560     5.081    t0/CLK
    SLICE_X54Y18         FDRE                                         r  t0/tick_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.478     5.559 r  t0/tick_reg[13]/Q
                         net (fo=3, routed)           1.159     6.718    t0/tick_reg_n_0_[13]
    SLICE_X56Y17         LUT4 (Prop_lut4_I1_O)        0.295     7.013 r  t0/tick[23]_i_5__0/O
                         net (fo=1, routed)           0.403     7.417    t0/tick[23]_i_5__0_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.541 f  t0/tick[23]_i_4__0/O
                         net (fo=43, routed)          0.703     8.243    t0/tick[23]_i_4__0_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.367 r  t0/L_sec_1[3]_i_3__0/O
                         net (fo=13, routed)          0.804     9.171    t0/L_sec_1[3]_i_3__0_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I2_O)        0.117     9.288 r  t0/L_sec_0[1]_i_1__0/O
                         net (fo=1, routed)           0.580     9.868    t0/L_sec_0[1]_i_1__0_n_0
    SLICE_X62Y19         FDRE                                         r  t0/L_sec_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.508    14.849    t0/CLK
    SLICE_X62Y19         FDRE                                         r  t0/L_sec_0_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y19         FDRE (Setup_fdre_C_D)       -0.255    14.819    t0/L_sec_0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 s0/tick_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/L_sec_3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.042ns (23.872%)  route 3.323ns (76.128%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.619     5.140    s0/CLK
    SLICE_X60Y23         FDRE                                         r  s0/tick_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  s0/tick_reg[6]/Q
                         net (fo=2, routed)           1.103     6.761    s0/tick[6]
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.885 f  s0/tick[23]_i_5/O
                         net (fo=2, routed)           0.324     7.209    s0/tick[23]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.333 r  s0/tick[23]_i_7/O
                         net (fo=26, routed)          0.504     7.838    s0/tick[23]_i_7_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.962 r  s0/L_sec_1[3]_i_1/O
                         net (fo=6, routed)           0.887     8.849    s0/L_sec_1
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.152     9.001 r  s0/L_sec_3[3]_i_1/O
                         net (fo=4, routed)           0.505     9.505    s0/L_sec_3[3]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  s0/L_sec_3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    14.844    s0/CLK
    SLICE_X61Y23         FDRE                                         r  s0/L_sec_3_reg[2]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDRE (Setup_fdre_C_CE)      -0.413    14.670    s0/L_sec_3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 t0/tick_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/sec_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.381ns (28.883%)  route 3.400ns (71.117%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.560     5.081    t0/CLK
    SLICE_X54Y18         FDRE                                         r  t0/tick_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.478     5.559 r  t0/tick_reg[13]/Q
                         net (fo=3, routed)           1.159     6.718    t0/tick_reg_n_0_[13]
    SLICE_X56Y17         LUT4 (Prop_lut4_I1_O)        0.295     7.013 r  t0/tick[23]_i_5__0/O
                         net (fo=1, routed)           0.403     7.417    t0/tick[23]_i_5__0_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.541 f  t0/tick[23]_i_4__0/O
                         net (fo=43, routed)          1.401     8.942    t0/tick[23]_i_4__0_n_0
    SLICE_X60Y19         LUT2 (Prop_lut2_I1_O)        0.153     9.095 r  t0/sec_3[0]_i_2/O
                         net (fo=1, routed)           0.437     9.532    t0/sec_3[0]_i_2_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.331     9.863 r  t0/sec_3[0]_i_1/O
                         net (fo=1, routed)           0.000     9.863    t0/sec_3[0]_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  t0/sec_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.507    14.848    t0/CLK
    SLICE_X61Y20         FDRE                                         r  t0/sec_3_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.031    15.104    t0/sec_3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 t0/tick_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/L_sec_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.145ns (23.827%)  route 3.661ns (76.173%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.560     5.081    t0/CLK
    SLICE_X54Y18         FDRE                                         r  t0/tick_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.478     5.559 f  t0/tick_reg[13]/Q
                         net (fo=3, routed)           1.159     6.718    t0/tick_reg_n_0_[13]
    SLICE_X56Y17         LUT4 (Prop_lut4_I1_O)        0.295     7.013 f  t0/tick[23]_i_5__0/O
                         net (fo=1, routed)           0.403     7.417    t0/tick[23]_i_5__0_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.541 r  t0/tick[23]_i_4__0/O
                         net (fo=43, routed)          1.418     8.959    t0/tick[23]_i_4__0_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.083 r  t0/L_sec_0[3]_i_2__0/O
                         net (fo=1, routed)           0.680     9.763    t0/L_sec_0[3]_i_2__0_n_0
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.124     9.887 r  t0/L_sec_0[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.887    t0/L_sec_0[3]_i_1__0_n_0
    SLICE_X60Y19         FDRE                                         r  t0/L_sec_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.507    14.848    t0/CLK
    SLICE_X60Y19         FDRE                                         r  t0/L_sec_0_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y19         FDRE (Setup_fdre_C_D)        0.077    15.150    t0/L_sec_0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 s0/tick_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/L_sec_3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.042ns (24.718%)  route 3.174ns (75.282%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.619     5.140    s0/CLK
    SLICE_X60Y23         FDRE                                         r  s0/tick_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  s0/tick_reg[6]/Q
                         net (fo=2, routed)           1.103     6.761    s0/tick[6]
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.885 f  s0/tick[23]_i_5/O
                         net (fo=2, routed)           0.324     7.209    s0/tick[23]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.333 r  s0/tick[23]_i_7/O
                         net (fo=26, routed)          0.504     7.838    s0/tick[23]_i_7_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.962 r  s0/L_sec_1[3]_i_1/O
                         net (fo=6, routed)           0.887     8.849    s0/L_sec_1
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.152     9.001 r  s0/L_sec_3[3]_i_1/O
                         net (fo=4, routed)           0.355     9.356    s0/L_sec_3[3]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  s0/L_sec_3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    s0/CLK
    SLICE_X62Y23         FDRE                                         r  s0/L_sec_3_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDRE (Setup_fdre_C_CE)      -0.413    14.657    s0/L_sec_3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 s0/tick_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/L_sec_3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.042ns (24.718%)  route 3.174ns (75.282%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.619     5.140    s0/CLK
    SLICE_X60Y23         FDRE                                         r  s0/tick_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  s0/tick_reg[6]/Q
                         net (fo=2, routed)           1.103     6.761    s0/tick[6]
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.885 f  s0/tick[23]_i_5/O
                         net (fo=2, routed)           0.324     7.209    s0/tick[23]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.333 r  s0/tick[23]_i_7/O
                         net (fo=26, routed)          0.504     7.838    s0/tick[23]_i_7_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.962 r  s0/L_sec_1[3]_i_1/O
                         net (fo=6, routed)           0.887     8.849    s0/L_sec_1
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.152     9.001 r  s0/L_sec_3[3]_i_1/O
                         net (fo=4, routed)           0.355     9.356    s0/L_sec_3[3]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  s0/L_sec_3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    s0/CLK
    SLICE_X62Y23         FDRE                                         r  s0/L_sec_3_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDRE (Setup_fdre_C_CE)      -0.413    14.657    s0/L_sec_3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 s0/tick_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/L_sec_3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.042ns (24.718%)  route 3.174ns (75.282%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.619     5.140    s0/CLK
    SLICE_X60Y23         FDRE                                         r  s0/tick_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  s0/tick_reg[6]/Q
                         net (fo=2, routed)           1.103     6.761    s0/tick[6]
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.885 f  s0/tick[23]_i_5/O
                         net (fo=2, routed)           0.324     7.209    s0/tick[23]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.333 r  s0/tick[23]_i_7/O
                         net (fo=26, routed)          0.504     7.838    s0/tick[23]_i_7_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.962 r  s0/L_sec_1[3]_i_1/O
                         net (fo=6, routed)           0.887     8.849    s0/L_sec_1
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.152     9.001 r  s0/L_sec_3[3]_i_1/O
                         net (fo=4, routed)           0.355     9.356    s0/L_sec_3[3]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  s0/L_sec_3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    s0/CLK
    SLICE_X62Y23         FDRE                                         r  s0/L_sec_3_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDRE (Setup_fdre_C_CE)      -0.413    14.657    s0/L_sec_3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 t0/tick_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/sec_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.021ns (22.917%)  route 3.434ns (77.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.560     5.081    t0/CLK
    SLICE_X54Y18         FDRE                                         r  t0/tick_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.478     5.559 f  t0/tick_reg[13]/Q
                         net (fo=3, routed)           1.159     6.718    t0/tick_reg_n_0_[13]
    SLICE_X56Y17         LUT4 (Prop_lut4_I1_O)        0.295     7.013 f  t0/tick[23]_i_5__0/O
                         net (fo=1, routed)           0.403     7.417    t0/tick[23]_i_5__0_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.541 r  t0/tick[23]_i_4__0/O
                         net (fo=43, routed)          1.401     8.942    t0/tick[23]_i_4__0_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.066 r  t0/sec_0[0]_i_1/O
                         net (fo=1, routed)           0.471     9.536    t0/sec_0[0]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  t0/sec_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.506    14.847    t0/CLK
    SLICE_X60Y21         FDRE                                         r  t0/sec_0_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDRE (Setup_fdre_C_D)       -0.031    15.041    t0/sec_0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 t0/L_sec_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/sec_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.378ns (30.750%)  route 3.103ns (69.250%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.626     5.147    t0/CLK
    SLICE_X62Y19         FDRE                                         r  t0/L_sec_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  t0/L_sec_2_reg[1]/Q
                         net (fo=7, routed)           0.998     6.601    t0/L_sec_2_reg_n_0_[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.150     6.751 f  t0/sec_1[0]_i_2/O
                         net (fo=10, routed)          0.628     7.379    t0/sec_1[0]_i_2_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.322     7.701 f  t0/sec_1[3]_i_2/O
                         net (fo=3, routed)           0.813     8.514    t0/sec_1[3]_i_2_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.326     8.840 r  t0/L_sec_2[0]_i_2/O
                         net (fo=2, routed)           0.665     9.505    t0/L_sec_2[0]_i_2_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.124     9.629 r  t0/sec_2[0]_i_1/O
                         net (fo=1, routed)           0.000     9.629    t0/sec_2[0]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  t0/sec_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.508    14.849    t0/CLK
    SLICE_X64Y19         FDRE                                         r  t0/sec_2_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)        0.081    15.169    t0/sec_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 t0/tick_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/sec_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.145ns (25.763%)  route 3.299ns (74.237%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.560     5.081    t0/CLK
    SLICE_X54Y18         FDRE                                         r  t0/tick_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.478     5.559 r  t0/tick_reg[13]/Q
                         net (fo=3, routed)           1.159     6.718    t0/tick_reg_n_0_[13]
    SLICE_X56Y17         LUT4 (Prop_lut4_I1_O)        0.295     7.013 r  t0/tick[23]_i_5__0/O
                         net (fo=1, routed)           0.403     7.417    t0/tick[23]_i_5__0_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.541 f  t0/tick[23]_i_4__0/O
                         net (fo=43, routed)          1.330     8.871    t0/tick[23]_i_4__0_n_0
    SLICE_X62Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.995 r  t0/sec_0[3]_i_2/O
                         net (fo=1, routed)           0.407     9.402    t0/sec_0[3]_i_2_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  t0/sec_0[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.526    t0/sec_0[3]_i_1__0_n_0
    SLICE_X63Y19         FDRE                                         r  t0/sec_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.508    14.849    t0/CLK
    SLICE_X63Y19         FDRE                                         r  t0/sec_0_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y19         FDRE (Setup_fdre_C_D)        0.031    15.105    t0/sec_0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  5.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 s0/L_sec_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/L_sec_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.564%)  route 0.126ns (40.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.583     1.466    s0/CLK
    SLICE_X65Y23         FDRE                                         r  s0/L_sec_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  s0/L_sec_2_reg[3]/Q
                         net (fo=5, routed)           0.126     1.733    s0/L_sec_2_reg_n_0_[3]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.778 r  s0/L_sec_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.778    s0/L_sec_2[1]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  s0/L_sec_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.851     1.978    s0/CLK
    SLICE_X64Y23         FDRE                                         r  s0/L_sec_2_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.121     1.600    s0/L_sec_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 s0/L_sec_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/sec_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.453%)  route 0.133ns (48.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.584     1.467    s0/CLK
    SLICE_X61Y22         FDRE                                         r  s0/L_sec_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  s0/L_sec_1_reg[0]/Q
                         net (fo=8, routed)           0.133     1.741    s0/L_sec_1_reg_n_0_[0]
    SLICE_X61Y21         FDRE                                         r  s0/sec_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.852     1.979    s0/CLK
    SLICE_X61Y21         FDRE                                         r  s0/sec_1_reg[0]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.070     1.551    s0/sec_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 s0/toggle_follow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/on_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     1.442    s0/CLK
    SLICE_X56Y20         FDRE                                         r  s0/toggle_follow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  s0/toggle_follow_reg/Q
                         net (fo=2, routed)           0.075     1.665    s0/toggle_follow
    SLICE_X56Y20         LUT5 (Prop_lut5_I2_O)        0.098     1.763 r  s0/on_i_1/O
                         net (fo=1, routed)           0.000     1.763    s0/on_i_1_n_0
    SLICE_X56Y20         FDRE                                         r  s0/on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.826     1.953    s0/CLK
    SLICE_X56Y20         FDRE                                         r  s0/on_reg/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y20         FDRE (Hold_fdre_C_D)         0.120     1.562    s0/on_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 s0/L_sec_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/sec_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.629%)  route 0.143ns (50.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.584     1.467    s0/CLK
    SLICE_X61Y22         FDRE                                         r  s0/L_sec_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  s0/L_sec_1_reg[1]/Q
                         net (fo=8, routed)           0.143     1.751    s0/L_sec_1_reg_n_0_[1]
    SLICE_X61Y21         FDRE                                         r  s0/sec_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.852     1.979    s0/CLK
    SLICE_X61Y21         FDRE                                         r  s0/sec_1_reg[1]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.066     1.547    s0/sec_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 s0/L_sec_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/sec_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.105%)  route 0.146ns (50.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.583     1.466    s0/CLK
    SLICE_X65Y23         FDRE                                         r  s0/L_sec_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  s0/L_sec_2_reg[3]/Q
                         net (fo=5, routed)           0.146     1.753    s0/L_sec_2_reg_n_0_[3]
    SLICE_X65Y22         FDRE                                         r  s0/sec_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.853     1.980    s0/CLK
    SLICE_X65Y22         FDRE                                         r  s0/sec_2_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.066     1.547    s0/sec_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 s0/L_sec_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/sec_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.912%)  route 0.153ns (52.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.584     1.467    s0/CLK
    SLICE_X61Y22         FDRE                                         r  s0/L_sec_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  s0/L_sec_1_reg[3]/Q
                         net (fo=7, routed)           0.153     1.761    s0/L_sec_1_reg_n_0_[3]
    SLICE_X61Y21         FDRE                                         r  s0/sec_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.852     1.979    s0/CLK
    SLICE_X61Y21         FDRE                                         r  s0/sec_1_reg[3]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.072     1.553    s0/sec_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 t0/L_sec_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/L_sec_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.586     1.469    t0/CLK
    SLICE_X62Y20         FDRE                                         r  t0/L_sec_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  t0/L_sec_1_reg[1]/Q
                         net (fo=7, routed)           0.130     1.740    t0/L_sec_1_reg_n_0_[1]
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  t0/L_sec_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    t0/L_sec_1[2]_i_1__0_n_0
    SLICE_X63Y20         FDRE                                         r  t0/L_sec_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.855     1.982    t0/CLK
    SLICE_X63Y20         FDRE                                         r  t0/L_sec_1_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.091     1.573    t0/L_sec_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 s0/L_sec_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/sec_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.081%)  route 0.165ns (53.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.583     1.466    s0/CLK
    SLICE_X62Y23         FDRE                                         r  s0/L_sec_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  s0/L_sec_3_reg[1]/Q
                         net (fo=6, routed)           0.165     1.772    s0/L_sec_3_reg_n_0_[1]
    SLICE_X62Y22         FDRE                                         r  s0/sec_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.853     1.980    s0/CLK
    SLICE_X62Y22         FDRE                                         r  s0/sec_3_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.070     1.551    s0/sec_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 s0/L_sec_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/sec_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.388%)  route 0.143ns (46.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.583     1.466    s0/CLK
    SLICE_X64Y23         FDRE                                         r  s0/L_sec_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  s0/L_sec_2_reg[1]/Q
                         net (fo=6, routed)           0.143     1.773    s0/L_sec_2_reg_n_0_[1]
    SLICE_X63Y23         FDRE                                         r  s0/sec_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.851     1.978    s0/CLK
    SLICE_X63Y23         FDRE                                         r  s0/sec_2_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.066     1.545    s0/sec_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 s0/L_sec_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/sec_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.334%)  route 0.170ns (54.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.583     1.466    s0/CLK
    SLICE_X62Y23         FDRE                                         r  s0/L_sec_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  s0/L_sec_3_reg[0]/Q
                         net (fo=6, routed)           0.170     1.777    s0/L_sec_3_reg_n_0_[0]
    SLICE_X62Y22         FDRE                                         r  s0/sec_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.853     1.980    s0/CLK
    SLICE_X62Y22         FDRE                                         r  s0/sec_3_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.066     1.547    s0/sec_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   c5/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   c5/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   c5/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   c5/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   c5/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   c5/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   c5/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   c5/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   c5/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   c5/COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   c5/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   c5/COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   c5/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   c5/COUNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   c5/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   c5/COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   c5/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   c5/COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   c5/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   c5/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   c5/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   c5/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   c5/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   c5/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   c5/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   c5/COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   c5/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   c5/COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   c5/COUNT_reg[13]/C



