#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed May 11 22:12:08 2022
# Process ID: 19712
# Current directory: C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19300 C:\Users\Gebruiker\Documents\Persoonlijk\PXL_GIT-21\SoC_project\Ethernet_test\Ethernet_test.xpr
# Log file: C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/vivado.log
# Journal file: C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test\vivado.jou
# Running On: ASPIRE7, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34182 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source Ethernet_to_parallel_tb.tcl
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
run all
run all
run all
run all
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
run all
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
run all
run 100 us
restart
run 100 us
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
restart
run all
restart
run 100 us
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
restart
run 100 us
close_sim
launch_simulation
launch_simulation
source Ethernet_to_parallel_tb.tcl
restart
run 100 us
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
restart
run 100 us
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
restart
run 100 us
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
restart
run 100 us
restart
run 9600 ns
restart
run 9700 ns
restart
run 9600 ns
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
restart
run 9600 ns
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
restart
run 9600 ns
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
restart
run 9600 ns
close_sim
launch_simulation
source Ethernet_to_parallel_tb.tcl
restart
run 9600 ns
create_project Ethernet_FPGA_Custom_AXI C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_FPGA_Custom_AXI -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
current_project Ethernet_test
current_project Ethernet_FPGA_Custom_AXI
create_peripheral xilinx.com user Ethernet_AXI_Core1 1.0 -dir C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_FPGA_Custom_AXI/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:Ethernet_AXI_Core1:1.0]
set_property VALUE 5 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:Ethernet_AXI_Core1:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:Ethernet_AXI_Core1:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Ethernet_AXI_Core1:1.0]
set_property  ip_repo_paths  C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_FPGA_Custom_AXI/../ip_repo/Ethernet_AXI_Core1_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_Ethernet_AXI_Core1_v1_0 -directory C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_FPGA_Custom_AXI/../ip_repo c:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/ip_repo/Ethernet_AXI_Core1_1.0/component.xml
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/ip_repo/Ethernet_AXI_Core1_1.0/hdl/Ethernet_AXI_Core1_v1_0.v] -no_script -reset -force -quiet
remove_files  c:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/ip_repo/Ethernet_AXI_Core1_1.0/hdl/Ethernet_AXI_Core1_v1_0.v
export_ip_user_files -of_objects  [get_files c:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/ip_repo/Ethernet_AXI_Core1_1.0/hdl/Ethernet_AXI_Core1_v1_0_S00_AXI.v] -no_script -reset -force -quiet
remove_files  c:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/ip_repo/Ethernet_AXI_Core1_1.0/hdl/Ethernet_AXI_Core1_v1_0_S00_AXI.v
create_peripheral xilinx.com user Ethernet_AXI_core1 1.0 -dir c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:Ethernet_AXI_core1:1.0]
set_property VALUE 8 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:Ethernet_AXI_core1:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:Ethernet_AXI_core1:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Ethernet_AXI_core1:1.0]
set_property  ip_repo_paths  {c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/../ip_repo/Ethernet_AXI_core1_1.0 C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/ip_repo/Ethernet_AXI_Core1_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_Ethernet_AXI_core1_v1_0 -directory c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/../ip_repo c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/Ethernet_AXI_core1_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/Ethernet_AXI_core1_1.0/src C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.srcs/sources_1/new/Ethernet_to_parallel.vhd
update_compile_order -fileset sources_1
set_property file_type VHDL [get_files  c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/Ethernet_AXI_core1_1.0/hdl/Ethernet_AXI_core1_v1_0_S00_AXI.v]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/Ethernet_AXI_core1_1.0/hdl/Ethernet_AXI_core1_v1_0.v] -no_script -reset -force -quiet
remove_files  c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/Ethernet_AXI_core1_1.0/hdl/Ethernet_AXI_core1_v1_0.v
update_compile_order -fileset sources_1
ipx::unload_core c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/Ethernet_AXI_core1_1.0/component.xml
set_property target_language VHDL [current_project]
export_ip_user_files -of_objects  [get_files c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/Ethernet_AXI_core1_1.0/hdl/Ethernet_AXI_core1_v1_0_S00_AXI.v] -no_script -reset -force -quiet
remove_files  c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/Ethernet_AXI_core1_1.0/hdl/Ethernet_AXI_core1_v1_0_S00_AXI.v
create_peripheral xilinx.com user Ethernet_FPGA_Custom_AXI.sim 1.0 -dir c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:Ethernet_FPGA_Custom_AXI.sim:1.0]
set_property VALUE 8 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:Ethernet_FPGA_Custom_AXI.sim:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:Ethernet_FPGA_Custom_AXI.sim:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Ethernet_FPGA_Custom_AXI.sim:1.0]
set_property  ip_repo_paths  {c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/../ip_repo/Ethernet_FPGA_Custom_AXI.sim_1.0 c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/Ethernet_AXI_core1_1.0 C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/ip_repo/Ethernet_AXI_Core1_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_Ethernet_FPGA_Custom_AXI.sim_v1_0 -directory c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/../ip_repo c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/Ethernet_FPGA_Custom_AXI.sim_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/Ethernet_FPGA_Custom_AXI.sim_1.0/src C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.srcs/sources_1/new/Ethernet_to_parallel.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\users\gebruiker\documents\persoonlijk\pxl_git-21\soc_project\ip_repo\Ethernet_FPGA_Custom_AXI.sim_1.0\xilinx.com_user_Ethernet_FPGA_Custom_AXI.sim_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path c:/users/gebruiker/documents/persoonlijk/pxl_git-21/soc_project/ip_repo/Ethernet_FPGA_Custom_AXI.sim_1.0
create_project Ethernet_Custom_AXI_Block_Design C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_Custom_AXI_Block_Design -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
current_project Ethernet_test
current_project Ethernet_Custom_AXI_Block_Design
set_property target_language VHDL [current_project]
set_property  ip_repo_paths  C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/ip_repo [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Ethernet_FPGA_Custom_AXI.sim:1.0 Ethernet_FPGA_Custom_0
endgroup
set_property location {1 59 65} [get_bd_cells Ethernet_FPGA_Custom_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/Ethernet_FPGA_Custom_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins Ethernet_FPGA_Custom_0/S00_AXI]
startgroup
make_bd_pins_external  [get_bd_pins Ethernet_FPGA_Custom_0/RX_plus]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Ethernet_FPGA_Custom_0/sys_clock_8x]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Ethernet_FPGA_Custom_0/value_out]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Ethernet_FPGA_Custom_0/packet_header_1_port_source]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Ethernet_FPGA_Custom_0/packet_header_1_port_destination]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Ethernet_FPGA_Custom_0/packet_header_2_length]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Ethernet_FPGA_Custom_0/packet_header_2_checksum]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Ethernet_FPGA_Custom_0/packet_payload]
endgroup
save_bd_design
close_project
current_project Ethernet_test
close_sim
close_project
current_project edit_Ethernet_AXI_Core1_v1_0
close_project
current_project Ethernet_FPGA_Custom_AXI
close_project
