# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_7.srcs/sources_1/new/cordic.v"
verilog xil_defaultlib  "../../../project_7.srcs/sources_1/new/seven_segment.v"
verilog xil_defaultlib  "../../../project_7.srcs/sources_1/new/lav7_top.v"
verilog xil_defaultlib  "../../../../../project_6/project_6/project_6.srcs/sources_1/new/clock_divider.v"
verilog xil_defaultlib  "../../../project_7.srcs/sim_1/new/lab7_test .v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
