Source Block: hdl/projects/fmcjesdadc1/kc705/system_top.v@200:210@HdlStmAssign

  assign ddr3_1_p = 2'b11;
  assign ddr3_1_n = 3'b000;
  assign fan_pwm = 1'b1;
  assign iic_rstn = 1'b1;
  assign spi_csn_0 = spi_csn;

  // pack & unpack here

  always @(posedge adc_clk) begin
    case ({adc_0_enable_b, adc_0_enable_a})

Diff Content:
- 205   assign spi_csn_0 = spi_csn;
+ 205   assign spi_csn_0 = spi_csn[0];

Clone Blocks:
Clone Blocks 1:
hdl/projects/fmcjesdadc1/kc705/system_top.v@199:209
  wire    [31:0]  adc_1_data_b;

  assign ddr3_1_p = 2'b11;
  assign ddr3_1_n = 3'b000;
  assign fan_pwm = 1'b1;
  assign iic_rstn = 1'b1;
  assign spi_csn_0 = spi_csn;

  // pack & unpack here

  always @(posedge adc_clk) begin

Clone Blocks 2:
hdl/projects/fmcjesdadc1/vc707/system_top.v@193:203
  wire    [31:0]  mb_intrs;

  assign ddr3_1_p = 2'b11;
  assign ddr3_1_n = 3'b000;
  assign iic_rstn = 1'b1;
  assign fan_pwm = 1'b1;
  assign spi_csn_0 = spi_csn[0];

  // pack & unpack here

  always @(posedge adc_clk) begin

Clone Blocks 3:
hdl/projects/fmcjesdadc1/vc707/system_top.v@194:204

  assign ddr3_1_p = 2'b11;
  assign ddr3_1_n = 3'b000;
  assign iic_rstn = 1'b1;
  assign fan_pwm = 1'b1;
  assign spi_csn_0 = spi_csn[0];

  // pack & unpack here

  always @(posedge adc_clk) begin
    case ({adc_0_enable_b, adc_0_enable_a})

Clone Blocks 4:
hdl/projects/fmcjesdadc1/kc705/system_top.v@198:208
  wire            adc_1_enable_b;
  wire    [31:0]  adc_1_data_b;

  assign ddr3_1_p = 2'b11;
  assign ddr3_1_n = 3'b000;
  assign fan_pwm = 1'b1;
  assign iic_rstn = 1'b1;
  assign spi_csn_0 = spi_csn;

  // pack & unpack here


