

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Sat Feb 18 16:33:56 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4620 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     
    49                           ; #config settings
    50                           
    51                           	psect	cinit
    52   00FFFA                     __pcinit:
    53                           	callstack 0
    54   00FFFA                     start_initialization:
    55                           	callstack 0
    56   00FFFA                     __initialization:
    57                           	callstack 0
    58   00FFFA                     end_of_initialization:
    59                           	callstack 0
    60   00FFFA                     __end_of__initialization:
    61                           	callstack 0
    62   00FFFA  0100               	movlb	0
    63   00FFFC  EFFB  F07F         	goto	_main	;jump to C main() function
    64                           
    65                           	psect	cstackCOMRAM
    66   000000                     __pcstackCOMRAM:
    67                           	callstack 0
    68   000000                     
    69                           ; 2 bytes @ 0x0
    70 ;;
    71 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    72 ;;
    73 ;; *************** function _main *****************
    74 ;; Defined at:
    75 ;;		line 8 in file "Application.c"
    76 ;; Parameters:    Size  Location     Type
    77 ;;		None
    78 ;; Auto vars:     Size  Location     Type
    79 ;;		None
    80 ;; Return value:  Size  Location     Type
    81 ;;                  2    4[None  ] int 
    82 ;; Registers used:
    83 ;;		None
    84 ;; Tracked objects:
    85 ;;		On entry : 0/0
    86 ;;		On exit  : 0/0
    87 ;;		Unchanged: 0/0
    88 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    89 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    90 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    91 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    92 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    93 ;;Total ram usage:        0 bytes
    94 ;; This function calls:
    95 ;;		Nothing
    96 ;; This function is called by:
    97 ;;		Startup code after reset
    98 ;; This function uses a non-reentrant model
    99 ;;
   100                           
   101                           	psect	text0
   102   00FFF6                     __ptext0:
   103                           	callstack 0
   104   00FFF6                     _main:
   105                           	callstack 31
   106   00FFF6  EF00  F000         	goto	start
   107   00FFFA                     __end_of_main:
   108                           	callstack 0
   109   000000                     
   110                           	psect	rparam
   111   000000                     
   112                           	psect	idloc
   113                           
   114                           ;Config register IDLOC0 @ 0x200000
   115                           ;	unspecified, using default values
   116   200000                     	org	2097152
   117   200000  FF                 	db	255
   118                           
   119                           ;Config register IDLOC1 @ 0x200001
   120                           ;	unspecified, using default values
   121   200001                     	org	2097153
   122   200001  FF                 	db	255
   123                           
   124                           ;Config register IDLOC2 @ 0x200002
   125                           ;	unspecified, using default values
   126   200002                     	org	2097154
   127   200002  FF                 	db	255
   128                           
   129                           ;Config register IDLOC3 @ 0x200003
   130                           ;	unspecified, using default values
   131   200003                     	org	2097155
   132   200003  FF                 	db	255
   133                           
   134                           ;Config register IDLOC4 @ 0x200004
   135                           ;	unspecified, using default values
   136   200004                     	org	2097156
   137   200004  FF                 	db	255
   138                           
   139                           ;Config register IDLOC5 @ 0x200005
   140                           ;	unspecified, using default values
   141   200005                     	org	2097157
   142   200005  FF                 	db	255
   143                           
   144                           ;Config register IDLOC6 @ 0x200006
   145                           ;	unspecified, using default values
   146   200006                     	org	2097158
   147   200006  FF                 	db	255
   148                           
   149                           ;Config register IDLOC7 @ 0x200007
   150                           ;	unspecified, using default values
   151   200007                     	org	2097159
   152   200007  FF                 	db	255
   153                           
   154                           	psect	config
   155                           
   156                           ; Padding undefined space
   157   300000                     	org	3145728
   158   300000  FF                 	db	255
   159                           
   160                           ;Config register CONFIG1H @ 0x300001
   161                           ;	unspecified, using default values
   162                           ;	Oscillator Selection bits
   163                           ;	OSC = 0x7, unprogrammed default
   164                           ;	Fail-Safe Clock Monitor Enable bit
   165                           ;	FCMEN = 0x0, unprogrammed default
   166                           ;	Internal/External Oscillator Switchover bit
   167                           ;	IESO = 0x0, unprogrammed default
   168   300001                     	org	3145729
   169   300001  07                 	db	7
   170                           
   171                           ;Config register CONFIG2L @ 0x300002
   172                           ;	unspecified, using default values
   173                           ;	Power-up Timer Enable bit
   174                           ;	PWRT = 0x1, unprogrammed default
   175                           ;	Brown-out Reset Enable bits
   176                           ;	BOREN = 0x3, unprogrammed default
   177                           ;	Brown Out Reset Voltage bits
   178                           ;	BORV = 0x3, unprogrammed default
   179   300002                     	org	3145730
   180   300002  1F                 	db	31
   181                           
   182                           ;Config register CONFIG2H @ 0x300003
   183                           ;	unspecified, using default values
   184                           ;	Watchdog Timer Enable bit
   185                           ;	WDT = 0x1, unprogrammed default
   186                           ;	Watchdog Timer Postscale Select bits
   187                           ;	WDTPS = 0xF, unprogrammed default
   188   300003                     	org	3145731
   189   300003  1F                 	db	31
   190                           
   191                           ; Padding undefined space
   192   300004                     	org	3145732
   193   300004  FF                 	db	255
   194                           
   195                           ;Config register CONFIG3H @ 0x300005
   196                           ;	unspecified, using default values
   197                           ;	CCP2 MUX bit
   198                           ;	CCP2MX = 0x1, unprogrammed default
   199                           ;	PORTB A/D Enable bit
   200                           ;	PBADEN = 0x1, unprogrammed default
   201                           ;	Low-Power Timer1 Oscillator Enable bit
   202                           ;	LPT1OSC = 0x0, unprogrammed default
   203                           ;	MCLR Pin Enable bit
   204                           ;	MCLRE = 0x1, unprogrammed default
   205   300005                     	org	3145733
   206   300005  83                 	db	131
   207                           
   208                           ;Config register CONFIG4L @ 0x300006
   209                           ;	unspecified, using default values
   210                           ;	Stack Full/Underflow Reset Enable bit
   211                           ;	STVREN = 0x1, unprogrammed default
   212                           ;	Single-Supply ICSP Enable bit
   213                           ;	LVP = 0x1, unprogrammed default
   214                           ;	Extended Instruction Set Enable bit
   215                           ;	XINST = 0x0, unprogrammed default
   216                           ;	Background Debugger Enable bit
   217                           ;	DEBUG = 0x1, unprogrammed default
   218   300006                     	org	3145734
   219   300006  85                 	db	133
   220                           
   221                           ; Padding undefined space
   222   300007                     	org	3145735
   223   300007  FF                 	db	255
   224                           
   225                           ;Config register CONFIG5L @ 0x300008
   226                           ;	unspecified, using default values
   227                           ;	Code Protection bit
   228                           ;	CP0 = 0x1, unprogrammed default
   229                           ;	Code Protection bit
   230                           ;	CP1 = 0x1, unprogrammed default
   231                           ;	Code Protection bit
   232                           ;	CP2 = 0x1, unprogrammed default
   233                           ;	Code Protection bit
   234                           ;	CP3 = 0x1, unprogrammed default
   235   300008                     	org	3145736
   236   300008  0F                 	db	15
   237                           
   238                           ;Config register CONFIG5H @ 0x300009
   239                           ;	unspecified, using default values
   240                           ;	Boot Block Code Protection bit
   241                           ;	CPB = 0x1, unprogrammed default
   242                           ;	Data EEPROM Code Protection bit
   243                           ;	CPD = 0x1, unprogrammed default
   244   300009                     	org	3145737
   245   300009  C0                 	db	192
   246                           
   247                           ;Config register CONFIG6L @ 0x30000A
   248                           ;	unspecified, using default values
   249                           ;	Write Protection bit
   250                           ;	WRT0 = 0x1, unprogrammed default
   251                           ;	Write Protection bit
   252                           ;	WRT1 = 0x1, unprogrammed default
   253                           ;	Write Protection bit
   254                           ;	WRT2 = 0x1, unprogrammed default
   255                           ;	Write Protection bit
   256                           ;	WRT3 = 0x1, unprogrammed default
   257   30000A                     	org	3145738
   258   30000A  0F                 	db	15
   259                           
   260                           ;Config register CONFIG6H @ 0x30000B
   261                           ;	unspecified, using default values
   262                           ;	Configuration Register Write Protection bit
   263                           ;	WRTC = 0x1, unprogrammed default
   264                           ;	Boot Block Write Protection bit
   265                           ;	WRTB = 0x1, unprogrammed default
   266                           ;	Data EEPROM Write Protection bit
   267                           ;	WRTD = 0x1, unprogrammed default
   268   30000B                     	org	3145739
   269   30000B  E0                 	db	224
   270                           
   271                           ;Config register CONFIG7L @ 0x30000C
   272                           ;	unspecified, using default values
   273                           ;	Table Read Protection bit
   274                           ;	EBTR0 = 0x1, unprogrammed default
   275                           ;	Table Read Protection bit
   276                           ;	EBTR1 = 0x1, unprogrammed default
   277                           ;	Table Read Protection bit
   278                           ;	EBTR2 = 0x1, unprogrammed default
   279                           ;	Table Read Protection bit
   280                           ;	EBTR3 = 0x1, unprogrammed default
   281   30000C                     	org	3145740
   282   30000C  0F                 	db	15
   283                           
   284                           ;Config register CONFIG7H @ 0x30000D
   285                           ;	unspecified, using default values
   286                           ;	Boot Block Table Read Protection bit
   287                           ;	EBTRB = 0x1, unprogrammed default
   288   30000D                     	org	3145741
   289   30000D  40                 	db	64
   290                           tosu	equ	0xFFF
   291                           tosh	equ	0xFFE
   292                           tosl	equ	0xFFD
   293                           stkptr	equ	0xFFC
   294                           pclatu	equ	0xFFB
   295                           pclath	equ	0xFFA
   296                           pcl	equ	0xFF9
   297                           tblptru	equ	0xFF8
   298                           tblptrh	equ	0xFF7
   299                           tblptrl	equ	0xFF6
   300                           tablat	equ	0xFF5
   301                           prodh	equ	0xFF4
   302                           prodl	equ	0xFF3
   303                           indf0	equ	0xFEF
   304                           postinc0	equ	0xFEE
   305                           postdec0	equ	0xFED
   306                           preinc0	equ	0xFEC
   307                           plusw0	equ	0xFEB
   308                           fsr0h	equ	0xFEA
   309                           fsr0l	equ	0xFE9
   310                           wreg	equ	0xFE8
   311                           indf1	equ	0xFE7
   312                           postinc1	equ	0xFE6
   313                           postdec1	equ	0xFE5
   314                           preinc1	equ	0xFE4
   315                           plusw1	equ	0xFE3
   316                           fsr1h	equ	0xFE2
   317                           fsr1l	equ	0xFE1
   318                           bsr	equ	0xFE0
   319                           indf2	equ	0xFDF
   320                           postinc2	equ	0xFDE
   321                           postdec2	equ	0xFDD
   322                           preinc2	equ	0xFDC
   323                           plusw2	equ	0xFDB
   324                           fsr2h	equ	0xFDA
   325                           fsr2l	equ	0xFD9
   326                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
ABS                  0      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15           80      0       0      35        0.0%
BANK15              80      0       0      36        0.0%
BITBIGSFR           80      0       0      37        0.0%
BIGRAM             F7F      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Sat Feb 18 16:33:56 2023

                      l5 FFF6                      l681 FFF6                     _main FFF6  
                   start 0000             ___param_bank 000000                    ?_main 0000  
        __initialization FFFA             __end_of_main FFFA                   ??_main 0000  
          __activetblptr 000000                   isa$std 000001               __accesstop 0080  
__end_of__initialization FFFA            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit FFFA  
                __ramtop 1000                  __ptext0 FFF6     end_of_initialization FFFA  
    start_initialization FFFA                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
