// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module hdmi_tx_bd_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bckgndYUV_dout,
        bckgndYUV_empty_n,
        bckgndYUV_read,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        ovrlayYUV_din,
        ovrlayYUV_full_n,
        ovrlayYUV_write,
        ovrlayYUV_num_data_valid,
        ovrlayYUV_fifo_cap,
        colorFormat_val,
        shl_ln,
        maskId_val,
        width_val,
        select_ln1977,
        and_ln1989,
        and_ln1993,
        and_ln1991,
        patternId_val,
        boxSize_val,
        y,
        boxColorB_val,
        boxColorG_val,
        boxColorR_val,
        pixOut_35,
        vMax,
        zext_ln789,
        hMax,
        zext_ln1974,
        icmp_ln1963,
        crossHairX_val,
        whiYuv_2_load,
        boxHCoord_loc_1_out_i,
        boxHCoord_loc_1_out_o,
        boxHCoord_loc_1_out_o_ap_vld,
        boxVCoord_loc_1_out_i,
        boxVCoord_loc_1_out_o,
        boxVCoord_loc_1_out_o_ap_vld,
        boxVCoord,
        boxVCoord_ap_vld,
        boxHCoord,
        boxHCoord_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [95:0] bckgndYUV_dout;
input   bckgndYUV_empty_n;
output   bckgndYUV_read;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
output  [95:0] ovrlayYUV_din;
input   ovrlayYUV_full_n;
output   ovrlayYUV_write;
input  [31:0] ovrlayYUV_num_data_valid;
input  [31:0] ovrlayYUV_fifo_cap;
input  [7:0] colorFormat_val;
input  [8:0] shl_ln;
input  [7:0] maskId_val;
input  [15:0] width_val;
input  [7:0] select_ln1977;
input  [0:0] and_ln1989;
input  [0:0] and_ln1993;
input  [0:0] and_ln1991;
input  [7:0] patternId_val;
input  [15:0] boxSize_val;
input  [15:0] y;
input  [7:0] boxColorB_val;
input  [7:0] boxColorG_val;
input  [7:0] boxColorR_val;
input  [7:0] pixOut_35;
input  [15:0] vMax;
input  [7:0] zext_ln789;
input  [15:0] hMax;
input  [15:0] zext_ln1974;
input  [0:0] icmp_ln1963;
input  [15:0] crossHairX_val;
input  [7:0] whiYuv_2_load;
input  [15:0] boxHCoord_loc_1_out_i;
output  [15:0] boxHCoord_loc_1_out_o;
output   boxHCoord_loc_1_out_o_ap_vld;
input  [15:0] boxVCoord_loc_1_out_i;
output  [15:0] boxVCoord_loc_1_out_o;
output   boxVCoord_loc_1_out_o_ap_vld;
output  [15:0] boxVCoord;
output   boxVCoord_ap_vld;
output  [15:0] boxHCoord;
output   boxHCoord_ap_vld;

reg ap_idle;
reg bckgndYUV_read;
reg ovrlayYUV_write;
reg[15:0] boxHCoord_loc_1_out_o;
reg boxHCoord_loc_1_out_o_ap_vld;
reg[15:0] boxVCoord_loc_1_out_o;
reg boxVCoord_loc_1_out_o_ap_vld;
reg boxVCoord_ap_vld;
reg boxHCoord_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln774_reg_1607;
reg   [0:0] icmp_ln774_reg_1607_pp0_iter1_reg;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln774_fu_527_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] vDir;
reg   [0:0] hDir;
reg    ovrlayYUV_blk_n;
wire    ap_block_pp0_stage0;
reg    bckgndYUV_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] pixOut_35_read_reg_1500;
reg   [7:0] boxColorR_val_read_reg_1506;
reg   [7:0] boxColorG_val_read_reg_1514;
reg   [7:0] boxColorB_val_read_reg_1520;
reg   [15:0] boxSize_val_read_reg_1534;
wire   [7:0] patternId_val_read_read_fu_266_p2;
reg   [7:0] patternId_val_read_reg_1540;
reg   [0:0] and_ln1991_read_reg_1544;
reg   [0:0] and_ln1993_read_reg_1552;
reg   [0:0] and_ln1989_read_reg_1560;
reg   [7:0] select_ln1977_read_reg_1568;
wire   [0:0] icmp_ln1974_fu_499_p2;
reg   [0:0] icmp_ln1974_reg_1577;
wire   [0:0] icmp_ln801_fu_509_p2;
reg   [0:0] icmp_ln801_reg_1583;
reg   [16:0] x_1_reg_1599;
wire   [0:0] icmp_ln1884_fu_551_p2;
reg   [0:0] icmp_ln1884_reg_1611;
wire   [0:0] or_ln1963_fu_681_p2;
reg   [0:0] or_ln1963_reg_1633;
reg   [0:0] or_ln1963_reg_1633_pp0_iter1_reg;
wire   [0:0] or_ln1963_2_fu_711_p2;
reg   [0:0] or_ln1963_2_reg_1640;
reg   [0:0] or_ln1963_2_reg_1640_pp0_iter1_reg;
wire   [0:0] or_ln1963_5_fu_741_p2;
reg   [0:0] or_ln1963_5_reg_1648;
reg   [0:0] or_ln1963_5_reg_1648_pp0_iter1_reg;
wire   [0:0] or_ln1963_7_fu_761_p2;
reg   [0:0] or_ln1963_7_reg_1655;
wire   [0:0] or_ln1942_2_fu_868_p2;
reg   [0:0] or_ln1942_2_reg_1659;
wire   [0:0] or_ln1942_4_fu_915_p2;
reg   [0:0] or_ln1942_4_reg_1666;
wire   [0:0] or_ln1942_6_fu_962_p2;
reg   [0:0] or_ln1942_6_reg_1673;
wire   [0:0] or_ln1942_8_fu_1000_p2;
reg   [0:0] or_ln1942_8_reg_1680;
wire   [7:0] pixIn_fu_1006_p1;
wire   [7:0] pixIn_23_fu_1010_p4;
wire   [7:0] pixIn_24_fu_1020_p4;
wire   [7:0] pixIn_25_fu_1030_p4;
wire   [7:0] pixIn_26_fu_1040_p4;
wire   [7:0] pixIn_27_fu_1050_p4;
wire   [7:0] pixIn_28_fu_1060_p4;
wire   [7:0] pixIn_29_fu_1070_p4;
wire   [7:0] pixIn_30_fu_1080_p4;
wire   [7:0] pixIn_31_fu_1090_p4;
wire   [7:0] pixIn_32_fu_1100_p4;
wire   [7:0] pixIn_33_fu_1110_p4;
wire   [7:0] pixOut_34_fu_1120_p3;
wire   [7:0] pixOut_33_fu_1126_p3;
wire   [7:0] pixOut_32_fu_1132_p3;
wire   [7:0] pixOut_38_fu_1138_p3;
wire   [7:0] pixOut_37_fu_1144_p3;
wire   [7:0] pixOut_36_fu_1150_p3;
wire   [7:0] pixOut_41_fu_1156_p3;
wire   [7:0] pixOut_40_fu_1162_p3;
wire   [7:0] pixOut_39_fu_1168_p3;
wire   [7:0] pixOut_44_fu_1174_p3;
wire   [7:0] pixOut_43_fu_1180_p3;
wire   [7:0] pixOut_42_fu_1186_p3;
wire   [7:0] pixOut_14_fu_1192_p3;
wire   [7:0] pixOut_13_fu_1198_p3;
wire   [7:0] pixOut_12_fu_1204_p3;
wire   [7:0] pixOut_17_fu_1242_p3;
wire   [7:0] pixOut_16_fu_1250_p3;
wire   [7:0] pixOut_15_fu_1257_p3;
wire   [7:0] pixOut_20_fu_1265_p3;
wire   [7:0] pixOut_19_fu_1271_p3;
wire   [7:0] pixOut_18_fu_1277_p3;
wire   [7:0] select_ln1974_fu_1284_p3;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_22_reg_333;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_22_reg_333;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_22_reg_333;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_22_reg_333;
reg    ap_predicate_pred325_state3;
reg    ap_predicate_pred332_state3;
reg    ap_predicate_pred338_state3;
reg    ap_predicate_pred342_state3;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_21_reg_346;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_21_reg_346;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_21_reg_346;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_21_reg_346;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_20_reg_359;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_20_reg_359;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_20_reg_359;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_20_reg_359;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_19_reg_374;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_19_reg_374;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_19_reg_374;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_19_reg_374;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_18_reg_387;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_18_reg_387;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_18_reg_387;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_18_reg_387;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_17_reg_400;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_17_reg_400;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_17_reg_400;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_17_reg_400;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_16_reg_413;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_16_reg_413;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_16_reg_413;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_16_reg_413;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_15_reg_426;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_15_reg_426;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_15_reg_426;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_15_reg_426;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_14_reg_439;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_14_reg_439;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_14_reg_439;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_14_reg_439;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_13_reg_452;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_13_reg_452;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_13_reg_452;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_13_reg_452;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_12_reg_465;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_12_reg_465;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_12_reg_465;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_12_reg_465;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_reg_478;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_reg_478;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_reg_478;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_reg_478;
wire   [15:0] sub_ln1914_fu_569_p2;
wire   [15:0] add_ln1912_fu_575_p2;
wire   [0:0] hDir_load_load_fu_561_p1;
wire   [0:0] icmp_ln1889_fu_581_p2;
wire   [0:0] icmp_ln1894_fu_599_p2;
wire    ap_block_pp0_stage0_grp0;
wire   [15:0] sub_ln1918_fu_627_p2;
wire   [15:0] add_ln1916_fu_633_p2;
wire   [0:0] vDir_load_load_fu_565_p1;
wire   [0:0] icmp_ln1906_fu_651_p2;
wire   [0:0] icmp_ln1901_fu_639_p2;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg   [16:0] x_fu_184;
wire   [16:0] add_ln774_fu_767_p2;
wire    ap_loop_init;
reg   [16:0] ap_sig_allocacmp_x_1;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] zext_ln772_fu_515_p1;
wire   [15:0] trunc_ln774_fu_533_p1;
wire   [15:0] or_ln1884_fu_545_p2;
wire   [15:0] zext_ln789_cast_fu_495_p1;
wire   [15:0] zext_ln1974_1_fu_505_p1;
wire   [16:0] zext_ln1974_cast_fu_491_p1;
wire   [0:0] icmp_ln1963_1_fu_675_p2;
wire   [14:0] tmp_fu_687_p4;
wire   [15:0] or_ln1963_1_fu_697_p3;
wire   [0:0] icmp_ln1963_2_fu_705_p2;
wire   [13:0] tmp_1_fu_717_p4;
wire   [15:0] or_ln1963_4_fu_727_p3;
wire   [0:0] icmp_ln1963_3_fu_735_p2;
wire   [15:0] or_ln1963_6_fu_747_p3;
wire   [0:0] icmp_ln1963_4_fu_755_p2;
wire   [15:0] boxRight_fu_806_p2;
wire   [15:0] boxBottom_fu_811_p2;
wire   [0:0] icmp_ln1942_fu_824_p2;
wire   [0:0] icmp_ln1942_1_fu_835_p2;
wire   [0:0] xor_ln1942_fu_829_p2;
wire   [16:0] zext_ln1937_fu_816_p1;
wire   [16:0] zext_ln1942_fu_820_p1;
wire   [0:0] icmp_ln1942_3_fu_851_p2;
wire   [0:0] icmp_ln1942_2_fu_846_p2;
wire   [0:0] or_ln1942_fu_840_p2;
wire   [0:0] or_ln1942_1_fu_862_p2;
wire   [0:0] xor_ln1942_1_fu_856_p2;
wire   [14:0] tmp_4_fu_874_p4;
wire   [15:0] or_ln_fu_883_p3;
wire   [0:0] icmp_ln1942_5_fu_897_p2;
wire   [0:0] icmp_ln1942_4_fu_891_p2;
wire   [0:0] or_ln1942_3_fu_909_p2;
wire   [0:0] xor_ln1942_2_fu_903_p2;
wire   [13:0] tmp_5_fu_921_p4;
wire   [15:0] or_ln1937_1_fu_930_p3;
wire   [0:0] icmp_ln1942_7_fu_944_p2;
wire   [0:0] icmp_ln1942_6_fu_938_p2;
wire   [0:0] or_ln1942_5_fu_956_p2;
wire   [0:0] xor_ln1942_3_fu_950_p2;
wire   [15:0] or_ln1937_2_fu_968_p3;
wire   [0:0] icmp_ln1942_9_fu_982_p2;
wire   [0:0] icmp_ln1942_8_fu_976_p2;
wire   [0:0] or_ln1942_7_fu_994_p2;
wire   [0:0] xor_ln1942_4_fu_988_p2;
wire   [0:0] xor_ln1963_fu_1211_p2;
wire   [0:0] or_ln1963_3_fu_1216_p2;
wire   [7:0] select_ln1963_fu_1221_p3;
wire   [7:0] select_ln1963_3_fu_1228_p3;
wire   [7:0] select_ln1963_4_fu_1235_p3;
wire   [7:0] select_ln1993_fu_1297_p3;
wire   [7:0] pixOut_57_fu_1290_p3;
wire   [7:0] select_ln1991_fu_1318_p3;
wire   [7:0] select_ln1989_fu_1332_p3;
wire   [7:0] select_ln1993_1_fu_1346_p3;
wire   [7:0] select_ln1991_1_fu_1360_p3;
wire   [7:0] select_ln1989_1_fu_1374_p3;
wire   [7:0] select_ln1993_2_fu_1388_p3;
wire   [7:0] select_ln1991_2_fu_1402_p3;
wire   [7:0] select_ln1989_2_fu_1416_p3;
wire   [7:0] select_ln1991_3_fu_1430_p3;
wire   [7:0] select_ln1993_3_fu_1444_p3;
wire   [7:0] outpix_0_11_0_0_0_load287_fu_1304_p3;
wire   [7:0] empty_fu_1325_p3;
wire   [7:0] empty_66_fu_1339_p3;
wire   [7:0] empty_67_fu_1353_p3;
wire   [7:0] empty_68_fu_1367_p3;
wire   [7:0] empty_69_fu_1381_p3;
wire   [7:0] empty_70_fu_1395_p3;
wire   [7:0] empty_71_fu_1409_p3;
wire   [7:0] empty_72_fu_1423_p3;
wire   [7:0] empty_74_fu_1451_p3;
wire   [7:0] empty_73_fu_1437_p3;
wire   [7:0] pixOut_58_fu_1311_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_467;
reg    ap_condition_474;
reg    ap_condition_406;
reg    ap_condition_1144;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 vDir = 1'd0;
#0 hDir = 1'd0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 x_fu_184 = 17'd0;
#0 ap_done_reg = 1'b0;
end

hdmi_tx_bd_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred342_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_12_reg_465 <= pixOut_33_fu_1126_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred338_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred332_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_pix_12_reg_465 <= pixOut_13_fu_1198_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred325_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_12_reg_465 <= {{bckgndYUV_dout[15:8]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_12_reg_465 <= ap_phi_reg_pp0_iter2_pix_12_reg_465;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred342_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_13_reg_452 <= pixOut_34_fu_1120_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred338_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred332_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_pix_13_reg_452 <= pixOut_14_fu_1192_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred325_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_13_reg_452 <= {{bckgndYUV_dout[23:16]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_13_reg_452 <= ap_phi_reg_pp0_iter2_pix_13_reg_452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred342_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_14_reg_439 <= pixOut_36_fu_1150_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred338_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred332_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_pix_14_reg_439 <= pixOut_15_fu_1257_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred325_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_14_reg_439 <= {{bckgndYUV_dout[31:24]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_14_reg_439 <= ap_phi_reg_pp0_iter2_pix_14_reg_439;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred342_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_15_reg_426 <= pixOut_37_fu_1144_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred338_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred332_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_pix_15_reg_426 <= pixOut_16_fu_1250_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred325_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_15_reg_426 <= {{bckgndYUV_dout[39:32]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_15_reg_426 <= ap_phi_reg_pp0_iter2_pix_15_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred342_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_16_reg_413 <= pixOut_38_fu_1138_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred338_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred332_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_pix_16_reg_413 <= pixOut_17_fu_1242_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred325_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_16_reg_413 <= {{bckgndYUV_dout[47:40]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_16_reg_413 <= ap_phi_reg_pp0_iter2_pix_16_reg_413;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred342_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_17_reg_400 <= pixOut_39_fu_1168_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred338_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred332_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_pix_17_reg_400 <= pixOut_18_fu_1277_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred325_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_17_reg_400 <= {{bckgndYUV_dout[55:48]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_17_reg_400 <= ap_phi_reg_pp0_iter2_pix_17_reg_400;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred342_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_18_reg_387 <= pixOut_40_fu_1162_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred338_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred332_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_pix_18_reg_387 <= pixOut_19_fu_1271_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred325_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_18_reg_387 <= {{bckgndYUV_dout[63:56]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_18_reg_387 <= ap_phi_reg_pp0_iter2_pix_18_reg_387;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred342_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_19_reg_374 <= pixOut_41_fu_1156_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred338_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred332_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_pix_19_reg_374 <= pixOut_20_fu_1265_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred325_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_19_reg_374 <= {{bckgndYUV_dout[71:64]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_19_reg_374 <= ap_phi_reg_pp0_iter2_pix_19_reg_374;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred342_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_20_reg_359 <= pixOut_42_fu_1186_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred338_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_20_reg_359 <= 8'd240;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred332_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred325_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_pix_20_reg_359 <= {{bckgndYUV_dout[79:72]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_20_reg_359 <= ap_phi_reg_pp0_iter2_pix_20_reg_359;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred342_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_21_reg_346 <= pixOut_43_fu_1180_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred338_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_21_reg_346 <= select_ln1974_fu_1284_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred332_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred325_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_pix_21_reg_346 <= {{bckgndYUV_dout[87:80]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_21_reg_346 <= ap_phi_reg_pp0_iter2_pix_21_reg_346;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred342_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_22_reg_333 <= pixOut_44_fu_1174_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred338_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_22_reg_333 <= select_ln1977_read_reg_1568;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred332_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred325_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_pix_22_reg_333 <= {{bckgndYUV_dout[95:88]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_22_reg_333 <= ap_phi_reg_pp0_iter2_pix_22_reg_333;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred342_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_reg_478 <= pixOut_32_fu_1132_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred338_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred332_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_pix_reg_478 <= pixOut_12_fu_1204_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred325_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_reg_478 <= pixIn_fu_1006_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_pix_reg_478 <= ap_phi_reg_pp0_iter2_pix_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1144)) begin
        if (((icmp_ln1894_fu_599_p2 == 1'd1) & (hDir_load_load_fu_561_p1 == 1'd1))) begin
            hDir <= 1'd0;
        end else if (((icmp_ln1889_fu_581_p2 == 1'd1) & (hDir_load_load_fu_561_p1 == 1'd0))) begin
            hDir <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1144)) begin
        if (((icmp_ln1906_fu_651_p2 == 1'd1) & (vDir_load_load_fu_565_p1 == 1'd1))) begin
            vDir <= 1'd0;
        end else if (((icmp_ln1901_fu_639_p2 == 1'd1) & (vDir_load_load_fu_565_p1 == 1'd0))) begin
            vDir <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln774_fu_527_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_184 <= add_ln774_fu_767_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_184 <= 17'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln1989_read_reg_1560 <= and_ln1989;
        and_ln1991_read_reg_1544 <= and_ln1991;
        and_ln1993_read_reg_1552 <= and_ln1993;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_predicate_pred325_state3 <= (~(patternId_val_read_reg_1540 == 8'd1) & ~(patternId_val_read_reg_1540 == 8'd2) & (icmp_ln774_reg_1607 == 1'd1));
        ap_predicate_pred332_state3 <= ((icmp_ln774_reg_1607 == 1'd1) & (or_ln1963_7_reg_1655 == 1'd0) & (patternId_val_read_reg_1540 == 8'd2));
        ap_predicate_pred338_state3 <= ((icmp_ln774_reg_1607 == 1'd1) & (or_ln1963_7_reg_1655 == 1'd1) & (patternId_val_read_reg_1540 == 8'd2));
        ap_predicate_pred342_state3 <= ((icmp_ln774_reg_1607 == 1'd1) & (patternId_val_read_reg_1540 == 8'd1));
        boxColorB_val_read_reg_1520 <= boxColorB_val;
        boxColorG_val_read_reg_1514 <= boxColorG_val;
        boxColorR_val_read_reg_1506 <= boxColorR_val;
        boxSize_val_read_reg_1534 <= boxSize_val;
        icmp_ln1884_reg_1611 <= icmp_ln1884_fu_551_p2;
        icmp_ln1974_reg_1577 <= icmp_ln1974_fu_499_p2;
        icmp_ln774_reg_1607 <= icmp_ln774_fu_527_p2;
        icmp_ln774_reg_1607_pp0_iter1_reg <= icmp_ln774_reg_1607;
        icmp_ln801_reg_1583 <= icmp_ln801_fu_509_p2;
        or_ln1942_2_reg_1659 <= or_ln1942_2_fu_868_p2;
        or_ln1942_4_reg_1666 <= or_ln1942_4_fu_915_p2;
        or_ln1942_6_reg_1673 <= or_ln1942_6_fu_962_p2;
        or_ln1942_8_reg_1680 <= or_ln1942_8_fu_1000_p2;
        or_ln1963_2_reg_1640 <= or_ln1963_2_fu_711_p2;
        or_ln1963_2_reg_1640_pp0_iter1_reg <= or_ln1963_2_reg_1640;
        or_ln1963_5_reg_1648 <= or_ln1963_5_fu_741_p2;
        or_ln1963_5_reg_1648_pp0_iter1_reg <= or_ln1963_5_reg_1648;
        or_ln1963_7_reg_1655 <= or_ln1963_7_fu_761_p2;
        or_ln1963_reg_1633 <= or_ln1963_fu_681_p2;
        or_ln1963_reg_1633_pp0_iter1_reg <= or_ln1963_reg_1633;
        patternId_val_read_reg_1540 <= patternId_val;
        pixOut_35_read_reg_1500 <= pixOut_35;
        select_ln1977_read_reg_1568 <= select_ln1977;
        x_1_reg_1599 <= ap_sig_allocacmp_x_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pix_12_reg_465 <= ap_phi_reg_pp0_iter0_pix_12_reg_465;
        ap_phi_reg_pp0_iter1_pix_13_reg_452 <= ap_phi_reg_pp0_iter0_pix_13_reg_452;
        ap_phi_reg_pp0_iter1_pix_14_reg_439 <= ap_phi_reg_pp0_iter0_pix_14_reg_439;
        ap_phi_reg_pp0_iter1_pix_15_reg_426 <= ap_phi_reg_pp0_iter0_pix_15_reg_426;
        ap_phi_reg_pp0_iter1_pix_16_reg_413 <= ap_phi_reg_pp0_iter0_pix_16_reg_413;
        ap_phi_reg_pp0_iter1_pix_17_reg_400 <= ap_phi_reg_pp0_iter0_pix_17_reg_400;
        ap_phi_reg_pp0_iter1_pix_18_reg_387 <= ap_phi_reg_pp0_iter0_pix_18_reg_387;
        ap_phi_reg_pp0_iter1_pix_19_reg_374 <= ap_phi_reg_pp0_iter0_pix_19_reg_374;
        ap_phi_reg_pp0_iter1_pix_20_reg_359 <= ap_phi_reg_pp0_iter0_pix_20_reg_359;
        ap_phi_reg_pp0_iter1_pix_21_reg_346 <= ap_phi_reg_pp0_iter0_pix_21_reg_346;
        ap_phi_reg_pp0_iter1_pix_22_reg_333 <= ap_phi_reg_pp0_iter0_pix_22_reg_333;
        ap_phi_reg_pp0_iter1_pix_reg_478 <= ap_phi_reg_pp0_iter0_pix_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_pix_12_reg_465 <= ap_phi_reg_pp0_iter1_pix_12_reg_465;
        ap_phi_reg_pp0_iter2_pix_13_reg_452 <= ap_phi_reg_pp0_iter1_pix_13_reg_452;
        ap_phi_reg_pp0_iter2_pix_14_reg_439 <= ap_phi_reg_pp0_iter1_pix_14_reg_439;
        ap_phi_reg_pp0_iter2_pix_15_reg_426 <= ap_phi_reg_pp0_iter1_pix_15_reg_426;
        ap_phi_reg_pp0_iter2_pix_16_reg_413 <= ap_phi_reg_pp0_iter1_pix_16_reg_413;
        ap_phi_reg_pp0_iter2_pix_17_reg_400 <= ap_phi_reg_pp0_iter1_pix_17_reg_400;
        ap_phi_reg_pp0_iter2_pix_18_reg_387 <= ap_phi_reg_pp0_iter1_pix_18_reg_387;
        ap_phi_reg_pp0_iter2_pix_19_reg_374 <= ap_phi_reg_pp0_iter1_pix_19_reg_374;
        ap_phi_reg_pp0_iter2_pix_20_reg_359 <= ap_phi_reg_pp0_iter1_pix_20_reg_359;
        ap_phi_reg_pp0_iter2_pix_21_reg_346 <= ap_phi_reg_pp0_iter1_pix_21_reg_346;
        ap_phi_reg_pp0_iter2_pix_22_reg_333 <= ap_phi_reg_pp0_iter1_pix_22_reg_333;
        ap_phi_reg_pp0_iter2_pix_reg_478 <= ap_phi_reg_pp0_iter1_pix_reg_478;
    end
end

always @ (*) begin
    if (((icmp_ln774_fu_527_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x_1 = 17'd0;
    end else begin
        ap_sig_allocacmp_x_1 = x_fu_184;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln774_reg_1607_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bckgndYUV_blk_n = bckgndYUV_empty_n;
    end else begin
        bckgndYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln774_reg_1607_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bckgndYUV_read = 1'b1;
    end else begin
        bckgndYUV_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (icmp_ln774_reg_1607 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1884_reg_1611 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (patternId_val_read_reg_1540 == 8'd1))) begin
        boxHCoord_ap_vld = 1'b1;
    end else begin
        boxHCoord_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln774_fu_527_p2 == 1'd1) & (icmp_ln1889_fu_581_p2 == 1'd0) & (hDir_load_load_fu_561_p1 == 1'd0) & (icmp_ln1884_fu_551_p2 == 1'd1) & (patternId_val_read_read_fu_266_p2 == 8'd1)) | ((icmp_ln774_fu_527_p2 == 1'd1) & (icmp_ln1894_fu_599_p2 == 1'd1) & (hDir_load_load_fu_561_p1 == 1'd1) & (icmp_ln1884_fu_551_p2 == 1'd1) & (patternId_val_read_read_fu_266_p2 == 8'd1))))) begin
        boxHCoord_loc_1_out_o = add_ln1912_fu_575_p2;
    end else if ((((icmp_ln774_fu_527_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1894_fu_599_p2 == 1'd0) & (hDir_load_load_fu_561_p1 == 1'd1) & (icmp_ln1884_fu_551_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (patternId_val_read_read_fu_266_p2 == 8'd1)) | ((icmp_ln774_fu_527_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1889_fu_581_p2 == 1'd1) & (hDir_load_load_fu_561_p1 == 1'd0) & (icmp_ln1884_fu_551_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (patternId_val_read_read_fu_266_p2 == 8'd1)))) begin
        boxHCoord_loc_1_out_o = sub_ln1914_fu_569_p2;
    end else begin
        boxHCoord_loc_1_out_o = boxHCoord_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln774_fu_527_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1894_fu_599_p2 == 1'd0) & (hDir_load_load_fu_561_p1 == 1'd1) & (icmp_ln1884_fu_551_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (patternId_val_read_read_fu_266_p2 == 8'd1)) | ((icmp_ln774_fu_527_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1889_fu_581_p2 == 1'd1) & (hDir_load_load_fu_561_p1 == 1'd0) & (icmp_ln1884_fu_551_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (patternId_val_read_read_fu_266_p2 == 8'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln774_fu_527_p2 == 1'd1) & (icmp_ln1889_fu_581_p2 == 1'd0) & (hDir_load_load_fu_561_p1 == 1'd0) & (icmp_ln1884_fu_551_p2 == 1'd1) & (patternId_val_read_read_fu_266_p2 == 8'd1)) | ((icmp_ln774_fu_527_p2 == 1'd1) & (icmp_ln1894_fu_599_p2 == 1'd1) & (hDir_load_load_fu_561_p1 == 1'd1) & (icmp_ln1884_fu_551_p2 == 1'd1) & (patternId_val_read_read_fu_266_p2 
    == 8'd1)))))) begin
        boxHCoord_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        boxHCoord_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1884_reg_1611 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (patternId_val_read_reg_1540 == 8'd1))) begin
        boxVCoord_ap_vld = 1'b1;
    end else begin
        boxVCoord_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_406)) begin
        if ((1'b1 == ap_condition_474)) begin
            boxVCoord_loc_1_out_o = add_ln1916_fu_633_p2;
        end else if ((1'b1 == ap_condition_467)) begin
            boxVCoord_loc_1_out_o = sub_ln1918_fu_627_p2;
        end else begin
            boxVCoord_loc_1_out_o = boxVCoord_loc_1_out_i;
        end
    end else begin
        boxVCoord_loc_1_out_o = boxVCoord_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln774_fu_527_p2 == 1'd1) & (icmp_ln1901_fu_639_p2 == 1'd0) & (vDir_load_load_fu_565_p1 == 1'd0) & (icmp_ln1884_fu_551_p2 == 1'd1) & (patternId_val_read_read_fu_266_p2 == 8'd1)) | ((icmp_ln774_fu_527_p2 == 1'd1) & (icmp_ln1906_fu_651_p2 == 1'd1) & (vDir_load_load_fu_565_p1 == 1'd1) & (icmp_ln1884_fu_551_p2 == 1'd1) & (patternId_val_read_read_fu_266_p2 == 8'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln774_fu_527_p2 == 1'd1) & (icmp_ln1901_fu_639_p2 == 1'd1) & (vDir_load_load_fu_565_p1 == 1'd0) & (icmp_ln1884_fu_551_p2 == 1'd1) & (patternId_val_read_read_fu_266_p2 == 8'd1)) | ((icmp_ln774_fu_527_p2 == 1'd1) & (icmp_ln1906_fu_651_p2 == 1'd0) & (vDir_load_load_fu_565_p1 == 1'd1) & (icmp_ln1884_fu_551_p2 == 1'd1) & (patternId_val_read_read_fu_266_p2 == 8'd1)))))) begin
        boxVCoord_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        boxVCoord_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ovrlayYUV_blk_n = ovrlayYUV_full_n;
    end else begin
        ovrlayYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ovrlayYUV_write = 1'b1;
    end else begin
        ovrlayYUV_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1912_fu_575_p2 = (boxHCoord_loc_1_out_i + zext_ln789_cast_fu_495_p1);

assign add_ln1916_fu_633_p2 = (boxVCoord_loc_1_out_i + zext_ln789_cast_fu_495_p1);

assign add_ln774_fu_767_p2 = (ap_sig_allocacmp_x_1 + 17'd4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((icmp_ln774_reg_1607_pp0_iter1_reg == 1'd1) & (bckgndYUV_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (ovrlayYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_1144 = ((icmp_ln774_fu_527_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1884_fu_551_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (patternId_val_read_read_fu_266_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_406 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_467 = (((icmp_ln774_fu_527_p2 == 1'd1) & (icmp_ln1901_fu_639_p2 == 1'd1) & (vDir_load_load_fu_565_p1 == 1'd0) & (icmp_ln1884_fu_551_p2 == 1'd1) & (patternId_val_read_read_fu_266_p2 == 8'd1)) | ((icmp_ln774_fu_527_p2 == 1'd1) & (icmp_ln1906_fu_651_p2 == 1'd0) & (vDir_load_load_fu_565_p1 == 1'd1) & (icmp_ln1884_fu_551_p2 == 1'd1) & (patternId_val_read_read_fu_266_p2 == 8'd1)));
end

always @ (*) begin
    ap_condition_474 = (((icmp_ln774_fu_527_p2 == 1'd1) & (icmp_ln1901_fu_639_p2 == 1'd0) & (vDir_load_load_fu_565_p1 == 1'd0) & (icmp_ln1884_fu_551_p2 == 1'd1) & (patternId_val_read_read_fu_266_p2 == 8'd1)) | ((icmp_ln774_fu_527_p2 == 1'd1) & (icmp_ln1906_fu_651_p2 == 1'd1) & (vDir_load_load_fu_565_p1 == 1'd1) & (icmp_ln1884_fu_551_p2 == 1'd1) & (patternId_val_read_read_fu_266_p2 == 8'd1)));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_pix_12_reg_465 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_13_reg_452 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_14_reg_439 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_15_reg_426 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_16_reg_413 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_17_reg_400 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_18_reg_387 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_19_reg_374 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_20_reg_359 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_21_reg_346 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_22_reg_333 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_reg_478 = 'bx;

assign ap_ready = ap_ready_sig;

assign boxBottom_fu_811_p2 = (boxVCoord_loc_1_out_i + boxSize_val_read_reg_1534);

assign boxHCoord = boxHCoord_loc_1_out_i;

assign boxRight_fu_806_p2 = (boxHCoord_loc_1_out_i + boxSize_val_read_reg_1534);

assign boxVCoord = boxVCoord_loc_1_out_i;

assign empty_66_fu_1339_p3 = ((icmp_ln801_reg_1583[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pix_20_reg_359 : select_ln1989_fu_1332_p3);

assign empty_67_fu_1353_p3 = ((icmp_ln801_reg_1583[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pix_19_reg_374 : select_ln1993_1_fu_1346_p3);

assign empty_68_fu_1367_p3 = ((icmp_ln801_reg_1583[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pix_18_reg_387 : select_ln1991_1_fu_1360_p3);

assign empty_69_fu_1381_p3 = ((icmp_ln801_reg_1583[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pix_17_reg_400 : select_ln1989_1_fu_1374_p3);

assign empty_70_fu_1395_p3 = ((icmp_ln801_reg_1583[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pix_16_reg_413 : select_ln1993_2_fu_1388_p3);

assign empty_71_fu_1409_p3 = ((icmp_ln801_reg_1583[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pix_15_reg_426 : select_ln1991_2_fu_1402_p3);

assign empty_72_fu_1423_p3 = ((icmp_ln801_reg_1583[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pix_14_reg_439 : select_ln1989_2_fu_1416_p3);

assign empty_73_fu_1437_p3 = ((icmp_ln801_reg_1583[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pix_12_reg_465 : select_ln1991_3_fu_1430_p3);

assign empty_74_fu_1451_p3 = ((icmp_ln801_reg_1583[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pix_13_reg_452 : select_ln1993_3_fu_1444_p3);

assign empty_fu_1325_p3 = ((icmp_ln801_reg_1583[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pix_21_reg_346 : select_ln1991_fu_1318_p3);

assign hDir_load_load_fu_561_p1 = hDir;

assign icmp_ln1884_fu_551_p2 = ((or_ln1884_fu_545_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1889_fu_581_p2 = ((boxHCoord_loc_1_out_i > hMax) ? 1'b1 : 1'b0);

assign icmp_ln1894_fu_599_p2 = ((zext_ln1974_1_fu_505_p1 > boxHCoord_loc_1_out_i) ? 1'b1 : 1'b0);

assign icmp_ln1901_fu_639_p2 = ((boxVCoord_loc_1_out_i > vMax) ? 1'b1 : 1'b0);

assign icmp_ln1906_fu_651_p2 = ((zext_ln1974_1_fu_505_p1 > boxVCoord_loc_1_out_i) ? 1'b1 : 1'b0);

assign icmp_ln1942_1_fu_835_p2 = ((y < boxVCoord_loc_1_out_i) ? 1'b1 : 1'b0);

assign icmp_ln1942_2_fu_846_p2 = ((x_1_reg_1599 < zext_ln1937_fu_816_p1) ? 1'b1 : 1'b0);

assign icmp_ln1942_3_fu_851_p2 = ((x_1_reg_1599 < zext_ln1942_fu_820_p1) ? 1'b1 : 1'b0);

assign icmp_ln1942_4_fu_891_p2 = ((or_ln_fu_883_p3 < boxHCoord_loc_1_out_i) ? 1'b1 : 1'b0);

assign icmp_ln1942_5_fu_897_p2 = ((or_ln_fu_883_p3 < boxRight_fu_806_p2) ? 1'b1 : 1'b0);

assign icmp_ln1942_6_fu_938_p2 = ((or_ln1937_1_fu_930_p3 < boxHCoord_loc_1_out_i) ? 1'b1 : 1'b0);

assign icmp_ln1942_7_fu_944_p2 = ((or_ln1937_1_fu_930_p3 < boxRight_fu_806_p2) ? 1'b1 : 1'b0);

assign icmp_ln1942_8_fu_976_p2 = ((or_ln1937_2_fu_968_p3 < boxHCoord_loc_1_out_i) ? 1'b1 : 1'b0);

assign icmp_ln1942_9_fu_982_p2 = ((or_ln1937_2_fu_968_p3 < boxRight_fu_806_p2) ? 1'b1 : 1'b0);

assign icmp_ln1942_fu_824_p2 = ((y < boxBottom_fu_811_p2) ? 1'b1 : 1'b0);

assign icmp_ln1963_1_fu_675_p2 = ((ap_sig_allocacmp_x_1 == zext_ln1974_cast_fu_491_p1) ? 1'b1 : 1'b0);

assign icmp_ln1963_2_fu_705_p2 = ((or_ln1963_1_fu_697_p3 == crossHairX_val) ? 1'b1 : 1'b0);

assign icmp_ln1963_3_fu_735_p2 = ((or_ln1963_4_fu_727_p3 == crossHairX_val) ? 1'b1 : 1'b0);

assign icmp_ln1963_4_fu_755_p2 = ((or_ln1963_6_fu_747_p3 == crossHairX_val) ? 1'b1 : 1'b0);

assign icmp_ln1974_fu_499_p2 = ((colorFormat_val == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln774_fu_527_p2 = ((ap_sig_allocacmp_x_1 < zext_ln772_fu_515_p1) ? 1'b1 : 1'b0);

assign icmp_ln801_fu_509_p2 = ((maskId_val == 8'd0) ? 1'b1 : 1'b0);

assign or_ln1884_fu_545_p2 = (y | trunc_ln774_fu_533_p1);

assign or_ln1937_1_fu_930_p3 = {{tmp_5_fu_921_p4}, {2'd2}};

assign or_ln1937_2_fu_968_p3 = {{tmp_5_fu_921_p4}, {2'd3}};

assign or_ln1942_1_fu_862_p2 = (or_ln1942_fu_840_p2 | icmp_ln1942_2_fu_846_p2);

assign or_ln1942_2_fu_868_p2 = (xor_ln1942_1_fu_856_p2 | or_ln1942_1_fu_862_p2);

assign or_ln1942_3_fu_909_p2 = (or_ln1942_fu_840_p2 | icmp_ln1942_4_fu_891_p2);

assign or_ln1942_4_fu_915_p2 = (xor_ln1942_2_fu_903_p2 | or_ln1942_3_fu_909_p2);

assign or_ln1942_5_fu_956_p2 = (or_ln1942_fu_840_p2 | icmp_ln1942_6_fu_938_p2);

assign or_ln1942_6_fu_962_p2 = (xor_ln1942_3_fu_950_p2 | or_ln1942_5_fu_956_p2);

assign or_ln1942_7_fu_994_p2 = (or_ln1942_fu_840_p2 | icmp_ln1942_8_fu_976_p2);

assign or_ln1942_8_fu_1000_p2 = (xor_ln1942_4_fu_988_p2 | or_ln1942_7_fu_994_p2);

assign or_ln1942_fu_840_p2 = (xor_ln1942_fu_829_p2 | icmp_ln1942_1_fu_835_p2);

assign or_ln1963_1_fu_697_p3 = {{tmp_fu_687_p4}, {1'd1}};

assign or_ln1963_2_fu_711_p2 = (icmp_ln1963_2_fu_705_p2 | icmp_ln1963);

assign or_ln1963_3_fu_1216_p2 = (xor_ln1963_fu_1211_p2 | icmp_ln1974_reg_1577);

assign or_ln1963_4_fu_727_p3 = {{tmp_1_fu_717_p4}, {2'd2}};

assign or_ln1963_5_fu_741_p2 = (icmp_ln1963_3_fu_735_p2 | icmp_ln1963);

assign or_ln1963_6_fu_747_p3 = {{tmp_1_fu_717_p4}, {2'd3}};

assign or_ln1963_7_fu_761_p2 = (icmp_ln1963_4_fu_755_p2 | icmp_ln1963);

assign or_ln1963_fu_681_p2 = (icmp_ln1963_1_fu_675_p2 | icmp_ln1963);

assign or_ln_fu_883_p3 = {{tmp_4_fu_874_p4}, {1'd1}};

assign outpix_0_11_0_0_0_load287_fu_1304_p3 = ((icmp_ln801_reg_1583[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pix_22_reg_333 : select_ln1993_fu_1297_p3);

assign ovrlayYUV_din = {{{{{{{{{{{{outpix_0_11_0_0_0_load287_fu_1304_p3}, {empty_fu_1325_p3}}, {empty_66_fu_1339_p3}}, {empty_67_fu_1353_p3}}, {empty_68_fu_1367_p3}}, {empty_69_fu_1381_p3}}, {empty_70_fu_1395_p3}}, {empty_71_fu_1409_p3}}, {empty_72_fu_1423_p3}}, {empty_74_fu_1451_p3}}, {empty_73_fu_1437_p3}}, {pixOut_58_fu_1311_p3}};

assign patternId_val_read_read_fu_266_p2 = patternId_val;

assign pixIn_23_fu_1010_p4 = {{bckgndYUV_dout[15:8]}};

assign pixIn_24_fu_1020_p4 = {{bckgndYUV_dout[23:16]}};

assign pixIn_25_fu_1030_p4 = {{bckgndYUV_dout[31:24]}};

assign pixIn_26_fu_1040_p4 = {{bckgndYUV_dout[39:32]}};

assign pixIn_27_fu_1050_p4 = {{bckgndYUV_dout[47:40]}};

assign pixIn_28_fu_1060_p4 = {{bckgndYUV_dout[55:48]}};

assign pixIn_29_fu_1070_p4 = {{bckgndYUV_dout[63:56]}};

assign pixIn_30_fu_1080_p4 = {{bckgndYUV_dout[71:64]}};

assign pixIn_31_fu_1090_p4 = {{bckgndYUV_dout[79:72]}};

assign pixIn_32_fu_1100_p4 = {{bckgndYUV_dout[87:80]}};

assign pixIn_33_fu_1110_p4 = {{bckgndYUV_dout[95:88]}};

assign pixIn_fu_1006_p1 = bckgndYUV_dout[7:0];

assign pixOut_12_fu_1204_p3 = ((or_ln1963_reg_1633_pp0_iter1_reg[0:0] == 1'b1) ? 8'd240 : pixIn_fu_1006_p1);

assign pixOut_13_fu_1198_p3 = ((or_ln1963_reg_1633_pp0_iter1_reg[0:0] == 1'b1) ? select_ln1977_read_reg_1568 : pixIn_23_fu_1010_p4);

assign pixOut_14_fu_1192_p3 = ((or_ln1963_reg_1633_pp0_iter1_reg[0:0] == 1'b1) ? select_ln1977_read_reg_1568 : pixIn_24_fu_1020_p4);

assign pixOut_15_fu_1257_p3 = ((or_ln1963_3_fu_1216_p2[0:0] == 1'b1) ? select_ln1963_4_fu_1235_p3 : 8'd240);

assign pixOut_16_fu_1250_p3 = ((or_ln1963_3_fu_1216_p2[0:0] == 1'b1) ? select_ln1963_3_fu_1228_p3 : whiYuv_2_load);

assign pixOut_17_fu_1242_p3 = ((or_ln1963_3_fu_1216_p2[0:0] == 1'b1) ? select_ln1963_fu_1221_p3 : 8'd128);

assign pixOut_18_fu_1277_p3 = ((or_ln1963_5_reg_1648_pp0_iter1_reg[0:0] == 1'b1) ? 8'd240 : pixIn_28_fu_1060_p4);

assign pixOut_19_fu_1271_p3 = ((or_ln1963_5_reg_1648_pp0_iter1_reg[0:0] == 1'b1) ? select_ln1977_read_reg_1568 : pixIn_29_fu_1070_p4);

assign pixOut_20_fu_1265_p3 = ((or_ln1963_5_reg_1648_pp0_iter1_reg[0:0] == 1'b1) ? select_ln1977_read_reg_1568 : pixIn_30_fu_1080_p4);

assign pixOut_32_fu_1132_p3 = ((or_ln1942_2_reg_1659[0:0] == 1'b1) ? pixIn_fu_1006_p1 : boxColorR_val_read_reg_1506);

assign pixOut_33_fu_1126_p3 = ((or_ln1942_2_reg_1659[0:0] == 1'b1) ? pixIn_23_fu_1010_p4 : boxColorG_val_read_reg_1514);

assign pixOut_34_fu_1120_p3 = ((or_ln1942_2_reg_1659[0:0] == 1'b1) ? pixIn_24_fu_1020_p4 : boxColorB_val_read_reg_1520);

assign pixOut_36_fu_1150_p3 = ((or_ln1942_4_reg_1666[0:0] == 1'b1) ? pixIn_25_fu_1030_p4 : boxColorR_val_read_reg_1506);

assign pixOut_37_fu_1144_p3 = ((or_ln1942_4_reg_1666[0:0] == 1'b1) ? pixIn_26_fu_1040_p4 : pixOut_35_read_reg_1500);

assign pixOut_38_fu_1138_p3 = ((or_ln1942_4_reg_1666[0:0] == 1'b1) ? pixIn_27_fu_1050_p4 : boxColorB_val_read_reg_1520);

assign pixOut_39_fu_1168_p3 = ((or_ln1942_6_reg_1673[0:0] == 1'b1) ? pixIn_28_fu_1060_p4 : boxColorR_val_read_reg_1506);

assign pixOut_40_fu_1162_p3 = ((or_ln1942_6_reg_1673[0:0] == 1'b1) ? pixIn_29_fu_1070_p4 : boxColorG_val_read_reg_1514);

assign pixOut_41_fu_1156_p3 = ((or_ln1942_6_reg_1673[0:0] == 1'b1) ? pixIn_30_fu_1080_p4 : boxColorB_val_read_reg_1520);

assign pixOut_42_fu_1186_p3 = ((or_ln1942_8_reg_1680[0:0] == 1'b1) ? pixIn_31_fu_1090_p4 : boxColorR_val_read_reg_1506);

assign pixOut_43_fu_1180_p3 = ((or_ln1942_8_reg_1680[0:0] == 1'b1) ? pixIn_32_fu_1100_p4 : pixOut_35_read_reg_1500);

assign pixOut_44_fu_1174_p3 = ((or_ln1942_8_reg_1680[0:0] == 1'b1) ? pixIn_33_fu_1110_p4 : boxColorB_val_read_reg_1520);

assign pixOut_57_fu_1290_p3 = ((and_ln1989_read_reg_1560[0:0] == 1'b1) ? 8'd0 : ap_phi_reg_pp0_iter3_pix_reg_478);

assign pixOut_58_fu_1311_p3 = ((icmp_ln801_reg_1583[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pix_reg_478 : pixOut_57_fu_1290_p3);

assign select_ln1963_3_fu_1228_p3 = ((or_ln1963_2_reg_1640_pp0_iter1_reg[0:0] == 1'b1) ? 8'd240 : pixIn_26_fu_1040_p4);

assign select_ln1963_4_fu_1235_p3 = ((or_ln1963_2_reg_1640_pp0_iter1_reg[0:0] == 1'b1) ? 8'd240 : pixIn_25_fu_1030_p4);

assign select_ln1963_fu_1221_p3 = ((or_ln1963_2_reg_1640_pp0_iter1_reg[0:0] == 1'b1) ? 8'd240 : pixIn_27_fu_1050_p4);

assign select_ln1974_fu_1284_p3 = ((icmp_ln1974_reg_1577[0:0] == 1'b1) ? 8'd240 : whiYuv_2_load);

assign select_ln1989_1_fu_1374_p3 = ((and_ln1989_read_reg_1560[0:0] == 1'b1) ? 8'd0 : ap_phi_reg_pp0_iter3_pix_17_reg_400);

assign select_ln1989_2_fu_1416_p3 = ((and_ln1989_read_reg_1560[0:0] == 1'b1) ? 8'd0 : ap_phi_reg_pp0_iter3_pix_14_reg_439);

assign select_ln1989_fu_1332_p3 = ((and_ln1989_read_reg_1560[0:0] == 1'b1) ? 8'd0 : ap_phi_reg_pp0_iter3_pix_20_reg_359);

assign select_ln1991_1_fu_1360_p3 = ((and_ln1991_read_reg_1544[0:0] == 1'b1) ? 8'd0 : ap_phi_reg_pp0_iter3_pix_18_reg_387);

assign select_ln1991_2_fu_1402_p3 = ((and_ln1991_read_reg_1544[0:0] == 1'b1) ? 8'd0 : ap_phi_reg_pp0_iter3_pix_15_reg_426);

assign select_ln1991_3_fu_1430_p3 = ((and_ln1991_read_reg_1544[0:0] == 1'b1) ? 8'd0 : ap_phi_reg_pp0_iter3_pix_12_reg_465);

assign select_ln1991_fu_1318_p3 = ((and_ln1991_read_reg_1544[0:0] == 1'b1) ? 8'd0 : ap_phi_reg_pp0_iter3_pix_21_reg_346);

assign select_ln1993_1_fu_1346_p3 = ((and_ln1993_read_reg_1552[0:0] == 1'b1) ? 8'd0 : ap_phi_reg_pp0_iter3_pix_19_reg_374);

assign select_ln1993_2_fu_1388_p3 = ((and_ln1993_read_reg_1552[0:0] == 1'b1) ? 8'd0 : ap_phi_reg_pp0_iter3_pix_16_reg_413);

assign select_ln1993_3_fu_1444_p3 = ((and_ln1993_read_reg_1552[0:0] == 1'b1) ? 8'd0 : ap_phi_reg_pp0_iter3_pix_13_reg_452);

assign select_ln1993_fu_1297_p3 = ((and_ln1993_read_reg_1552[0:0] == 1'b1) ? 8'd0 : ap_phi_reg_pp0_iter3_pix_22_reg_333);

assign sub_ln1914_fu_569_p2 = (boxHCoord_loc_1_out_i - zext_ln789_cast_fu_495_p1);

assign sub_ln1918_fu_627_p2 = (boxVCoord_loc_1_out_i - zext_ln789_cast_fu_495_p1);

assign tmp_1_fu_717_p4 = {{ap_sig_allocacmp_x_1[15:2]}};

assign tmp_4_fu_874_p4 = {{x_1_reg_1599[15:1]}};

assign tmp_5_fu_921_p4 = {{x_1_reg_1599[15:2]}};

assign tmp_fu_687_p4 = {{ap_sig_allocacmp_x_1[15:1]}};

assign trunc_ln774_fu_533_p1 = ap_sig_allocacmp_x_1[15:0];

assign vDir_load_load_fu_565_p1 = vDir;

assign xor_ln1942_1_fu_856_p2 = (icmp_ln1942_3_fu_851_p2 ^ 1'd1);

assign xor_ln1942_2_fu_903_p2 = (icmp_ln1942_5_fu_897_p2 ^ 1'd1);

assign xor_ln1942_3_fu_950_p2 = (icmp_ln1942_7_fu_944_p2 ^ 1'd1);

assign xor_ln1942_4_fu_988_p2 = (icmp_ln1942_9_fu_982_p2 ^ 1'd1);

assign xor_ln1942_fu_829_p2 = (icmp_ln1942_fu_824_p2 ^ 1'd1);

assign xor_ln1963_fu_1211_p2 = (or_ln1963_2_reg_1640_pp0_iter1_reg ^ 1'd1);

assign zext_ln1937_fu_816_p1 = boxHCoord_loc_1_out_i;

assign zext_ln1942_fu_820_p1 = boxRight_fu_806_p2;

assign zext_ln1974_1_fu_505_p1 = shl_ln;

assign zext_ln1974_cast_fu_491_p1 = zext_ln1974;

assign zext_ln772_fu_515_p1 = width_val;

assign zext_ln789_cast_fu_495_p1 = zext_ln789;

endmodule //hdmi_tx_bd_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2
