# 4-Bit-FullAdder
Design and implementation of a 4-bit full adder using Xilinx IP Catalog with functional simulation in Vivado.
