-- VHDL for IBM SMS ALD group BinTo2Of5
-- Title: BinTo2Of5
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 8/27/2020 2:36:41 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity BinTo2Of5 is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_TSLT_BINARY_TO_TH_POS_2: in STD_LOGIC;
		MS_AUX_BIN_ADDER_4_BIT: in STD_LOGIC;
		PS_AUX_BIN_ADDER_8_BIT: in STD_LOGIC;
		MS_AUX_BIN_ADDER_8_BIT: in STD_LOGIC;
		PS_AUX_BIN_ADDER_4_BIT: in STD_LOGIC;
		PS_TSLT_BINARY_TO_TH_POS_1: in STD_LOGIC;
		PS_TSLT_BINARY_TO_TTH_POS: in STD_LOGIC;
		PS_ASSEMBLY_CH_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		MS_ASSEMBLY_CH_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		MS_COMPAT_TSLTR_THP_0_BIT_A: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_0_BIT_B: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_0_BIT_C: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_0_BIT_D: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_0_BIT_E: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_0_BIT_F: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_4_BIT_A: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_4_BIT_B: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_1_BIT_A: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_1_BIT_B: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_1_BIT_C: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_2_BIT_A: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_2_BIT_B: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_2_BIT_C: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_2_BIT_D: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_8_BIT_A: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_8_BIT_B: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_8_BIT_C: out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_2_DOT_8_BITS: out STD_LOGIC;
		MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A: out STD_LOGIC;
		MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B: out STD_LOGIC;
		MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A: out STD_LOGIC;
		MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B: out STD_LOGIC);
end BinTo2Of5;


ARCHITECTURE structural of BinTo2Of5 is

BEGIN

Page_14_18_11_1: ENTITY ALD_14_18_11_1_1401_FULL_BINARY_TO_2_5_TRANS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_BUS(5),
	MS_AUX_BIN_ADDER_8_BIT =>
		MS_AUX_BIN_ADDER_8_BIT,
	MS_AUX_BIN_ADDER_4_BIT =>
		MS_AUX_BIN_ADDER_4_BIT,
	MS_ASSEMBLY_CH_A_BIT =>
		MS_ASSEMBLY_CH_BUS(4),
	PS_TSLT_BINARY_TO_TH_POS_2 =>
		PS_TSLT_BINARY_TO_TH_POS_2,
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_BUS(4),
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_BUS(5),
	PS_AUX_BIN_ADDER_8_BIT =>
		PS_AUX_BIN_ADDER_8_BIT,
	MS_COMPAT_TSLTR_THP_0_BIT_A =>
		MS_COMPAT_TSLTR_THP_0_BIT_A,
	MS_COMPAT_TSLTR_THP_0_BIT_B =>
		MS_COMPAT_TSLTR_THP_0_BIT_B,
	MS_COMPAT_TSLTR_THP_0_BIT_C =>
		MS_COMPAT_TSLTR_THP_0_BIT_C
	);

Page_14_18_12_1: ENTITY ALD_14_18_12_1_1401_FULL_BINARY_TO_2_5_TRANS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ASSEMBLY_CH_A_BIT =>
		MS_ASSEMBLY_CH_BUS(4),
	PS_AUX_BIN_ADDER_8_BIT =>
		PS_AUX_BIN_ADDER_8_BIT,
	PS_AUX_BIN_ADDER_4_BIT =>
		PS_AUX_BIN_ADDER_4_BIT,
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_BUS(5),
	PS_TSLT_BINARY_TO_TH_POS_2 =>
		PS_TSLT_BINARY_TO_TH_POS_2,
	MS_COMPAT_TSLTR_THP_0_BIT_D =>
		MS_COMPAT_TSLTR_THP_0_BIT_D,
	MS_COMPAT_TSLTR_THP_0_BIT_E =>
		MS_COMPAT_TSLTR_THP_0_BIT_E,
	MS_COMPAT_TSLTR_THP_0_BIT_F =>
		MS_COMPAT_TSLTR_THP_0_BIT_F
	);

Page_14_18_13_1: ENTITY ALD_14_18_13_1_1401_FULL_BINARY_TO_2_5_TRANS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_AUX_BIN_ADDER_8_BIT =>
		MS_AUX_BIN_ADDER_8_BIT,
	PS_AUX_BIN_ADDER_4_BIT =>
		PS_AUX_BIN_ADDER_4_BIT,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_BUS(5),
	PS_TSLT_BINARY_TO_TH_POS_2 =>
		PS_TSLT_BINARY_TO_TH_POS_2,
	MS_AUX_BIN_ADDER_4_BIT =>
		MS_AUX_BIN_ADDER_4_BIT,
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_BUS(5),
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_BUS(4),
	PS_AUX_BIN_ADDER_8_BIT =>
		PS_AUX_BIN_ADDER_8_BIT,
	PS_TSLT_BINARY_TO_TH_POS_1 =>
		PS_TSLT_BINARY_TO_TH_POS_1,
	MS_COMPAT_TSLTR_THP_4_BIT_A =>
		MS_COMPAT_TSLTR_THP_4_BIT_A,
	MS_COMPAT_TSLTR_THP_4_BIT_B =>
		MS_COMPAT_TSLTR_THP_4_BIT_B,
	MS_COMPAT_TSLTR_THP_1_BIT_A =>
		MS_COMPAT_TSLTR_THP_1_BIT_A,
	MS_COMPAT_TSLTR_THP_1_BIT_B =>
		MS_COMPAT_TSLTR_THP_1_BIT_B,
	MS_COMPAT_TSLTR_THP_1_BIT_C =>
		MS_COMPAT_TSLTR_THP_1_BIT_C
	);

Page_14_18_14_1: ENTITY ALD_14_18_14_1_1401_FULL_BINARY_2_5_TRANS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AUX_BIN_ADDER_8_BIT =>
		PS_AUX_BIN_ADDER_8_BIT,
	PS_AUX_BIN_ADDER_4_BIT =>
		PS_AUX_BIN_ADDER_4_BIT,
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_BUS(5),
	MS_AUX_BIN_ADDER_8_BIT =>
		MS_AUX_BIN_ADDER_8_BIT,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_BUS(5),
	PS_TSLT_BINARY_TO_TH_POS_1 =>
		PS_TSLT_BINARY_TO_TH_POS_1,
	MS_ASSEMBLY_CH_A_BIT =>
		MS_ASSEMBLY_CH_BUS(4),
	MS_AUX_BIN_ADDER_4_BIT =>
		MS_AUX_BIN_ADDER_4_BIT,
	MS_COMPAT_TSLTR_THP_2_BIT_A =>
		MS_COMPAT_TSLTR_THP_2_BIT_A,
	MS_COMPAT_TSLTR_THP_2_BIT_B =>
		MS_COMPAT_TSLTR_THP_2_BIT_B,
	MS_COMPAT_TSLTR_THP_2_BIT_C =>
		MS_COMPAT_TSLTR_THP_2_BIT_C,
	MS_COMPAT_TSLTR_THP_2_BIT_D =>
		MS_COMPAT_TSLTR_THP_2_BIT_D
	);

Page_14_18_15_1: ENTITY ALD_14_18_15_1_1401_FULL_BINARY_TO_2_5_TRANS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_BUS(5),
	PS_AUX_BIN_ADDER_8_BIT =>
		PS_AUX_BIN_ADDER_8_BIT,
	MS_AUX_BIN_ADDER_4_BIT =>
		MS_AUX_BIN_ADDER_4_BIT,
	PS_TSLT_BINARY_TO_TH_POS_1 =>
		PS_TSLT_BINARY_TO_TH_POS_1,
	PS_AUX_BIN_ADDER_4_BIT =>
		PS_AUX_BIN_ADDER_4_BIT,
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_BUS(4),
	MS_ASSEMBLY_CH_A_BIT =>
		MS_ASSEMBLY_CH_BUS(4),
	MS_AUX_BIN_ADDER_8_BIT =>
		MS_AUX_BIN_ADDER_8_BIT,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_BUS(5),
	MS_COMPAT_TSLTR_THP_8_BIT_A =>
		MS_COMPAT_TSLTR_THP_8_BIT_A,
	MS_COMPAT_TSLTR_THP_8_BIT_B =>
		MS_COMPAT_TSLTR_THP_8_BIT_B,
	MS_COMPAT_TSLTR_THP_8_BIT_C =>
		MS_COMPAT_TSLTR_THP_8_BIT_C,
	MS_COMPAT_TSLTR_THP_2_DOT_8_BITS =>
		MS_COMPAT_TSLTR_THP_2_DOT_8_BITS
	);

Page_14_18_16_1: ENTITY ALD_14_18_16_1_1401_FULL_BINARY_2_5_TRANS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_AUX_BIN_ADDER_4_BIT =>
		MS_AUX_BIN_ADDER_4_BIT,
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_BUS(5),
	MS_AUX_BIN_ADDER_8_BIT =>
		MS_AUX_BIN_ADDER_8_BIT,
	PS_TSLT_BINARY_TO_TTH_POS =>
		PS_TSLT_BINARY_TO_TTH_POS,
	PS_AUX_BIN_ADDER_4_BIT =>
		PS_AUX_BIN_ADDER_4_BIT,
	PS_AUX_BIN_ADDER_8_BIT =>
		PS_AUX_BIN_ADDER_8_BIT,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_BUS(5),
	MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A =>
		MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A,
	MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B =>
		MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B,
	MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A =>
		MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A,
	MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B =>
		MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B
	);


END;
