<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0G518X Driver Library: dl_unicommspi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0G518X Driver Library
   &#160;<span id="projectnumber">2.06.00.05</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1ec8ed615bc2da65e0c30f17adbe5612.html">bazel-out</a></li><li class="navelem"><a class="el" href="dir_81796cf7b8c85abf4aaa4478eac07be3.html">k8-opt</a></li><li class="navelem"><a class="el" href="dir_7d9ef33ae1d656eb0f786113430116c5.html">bin</a></li><li class="navelem"><a class="el" href="dir_e0abc62f7a8fffc210aad9d69afc4cc1.html">docs</a></li><li class="navelem"><a class="el" href="dir_a1b67bd9de939d499eb32d6d220671a0.html">chinese</a></li><li class="navelem"><a class="el" href="dir_bbe32cf608396e186d702eea875dea8c.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_1690a3b2d28b3b34800080b659b2b17e.html">mspm0g518x_api_guide-srcs</a></li><li class="navelem"><a class="el" href="dir_64aba4cfcbbca29cc55d0a822989bf69.html">source</a></li><li class="navelem"><a class="el" href="dir_14c125aec91c58aba327cfc7aba30982.html">ti</a></li><li class="navelem"><a class="el" href="dir_c3808ea1a9c12d30974ca9ff167cf791.html">driverlib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dl_unicommspi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dl__unicommspi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2025, Texas Instruments Incorporated</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * *  Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * *  Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*!****************************************************************************</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  @file       dl_unicommspi.h</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  @brief      Unified Communication Module (UNICOMM) - Serial Peripheral Interface (SPI) Driver Library</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *  @defgroup   UNICOMMSPI Unified Communication Module (UNICOMM) - Serial Peripheral Interface (SPI)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *  @anchor ti_dl_dl_unicommspi_Overview</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *  # Overview</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *  The Unified Communication Module Serial Peripheral Interface Driver Library allows</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *  full configuration of the UNICOMM SPI module.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *  This Serial Peripheral Interface (SPI) module provides a standardized</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *  serial interface to transfer data between devices and other external</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *  devices with SPI interface.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> *  &lt;hr&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#ifndef ti_dl_dl_unicommspi__include</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define ti_dl_dl_unicommspi__include</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &lt;ti/devices/msp/msp.h&gt;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="dl__common_8h.html">ti/driverlib/dl_common.h</a>&gt;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="dl__unicomm_8h.html">ti/driverlib/dl_unicomm.h</a>&gt;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#ifdef __MCU_HAS_UNICOMMSPI__</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* clang-format off */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___c_d___m_o_d_e.html#ga1f6e013f4b39760684a3d6414fffd106">   77</a></span>&#160;<span class="preprocessor">#define DL_SPI_CD_MODE_DATA             (UNICOMMSPI_CTL1_CDMODE_DATA &gt;&gt; UNICOMMSPI_CTL1_CDMODE_OFS)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___c_d___m_o_d_e.html#ga70a5796da0f80315d88f609d739756b6">   82</a></span>&#160;<span class="preprocessor">#define DL_SPI_CD_MODE_COMMAND       (UNICOMMSPI_CTL1_CDMODE_COMMAND &gt;&gt; UNICOMMSPI_CTL1_CDMODE_OFS)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga129202ee86d2dc54019e738cf2d04f6e">   94</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_DMA_DONE_TX                    (UNICOMMSPI_CPU_INT_IMASK_DMA_DONE_TX_SET)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga974cc5157e0bdfe272de2a06bfda32b9">   99</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_DMA_DONE_RX                    (UNICOMMSPI_CPU_INT_IMASK_DMA_DONE_RX_SET)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gac816d3e0e3175c524f1d7c339b2265fa">  104</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_DMA_PREIRQ_RX                (UNICOMMSPI_CPU_INT_IMASK_DMA_PREIRQ_RX_SET)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga0fc26c9cdd0714819c7991639837dcd8">  109</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_DMA_PREIRQ_TX    (UNICOMMSPI_CPU_INT_IMASK_DMA_PREIRQ_TX_SET)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga6d4a394394a7aa4506d23cd6bd9bf192">  114</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_LTOUT    (UNICOMMSPI_CPU_INT_IMASK_LTOUT_SET)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaee0ad6714fe1f645ade64397a0082613">  119</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_IDLE                   (UNICOMMSPI_CPU_INT_IMASK_IDLE_SET)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga0eb0812c715638d4e8e5eeb4afd7c19d">  124</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_TX_EMPTY            (UNICOMMSPI_CPU_INT_IMASK_TXEMPTY_SET)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaf35b59023bd0c7f532930941c6630445">  129</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_TX                       (UNICOMMSPI_CPU_INT_IMASK_TX_SET)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga0dae0f606942387e5ca2c7599ce71562">  134</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_RX                       (UNICOMMSPI_CPU_INT_IMASK_RX_SET)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga2d72aa44bc46a2d87c3bb32117a1ac56">  139</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_RX_TIMEOUT            (UNICOMMSPI_CPU_INT_IMASK_RTOUT_SET)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaa2d0d7d43bd9a7f1e446f4ab7e40b12f">  144</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_RX_FULL              (UNICOMMSPI_CPU_INT_IMASK_RXFULL_SET)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga15fc5eb4a8d720d787794833e092a234">  149</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_TX_UNDERFLOW     (UNICOMMSPI_CPU_INT_IMASK_TXFIFO_UNF_SET)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaa848fc4d8f759dae3b089e67d1c18531">  154</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_PARITY_ERROR            (UNICOMMSPI_CPU_INT_IMASK_PER_SET)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga59a7d0ba1b92fbe06157d43281d6e99b">  159</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_RX_OVERFLOW      (UNICOMMSPI_CPU_INT_IMASK_RXFIFO_OVF_SET)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___d_m_a___i_n_t_e_r_r_u_p_t___r_x.html#gaaf359c6c4adfec3a23d9f48fb005f5b2">  170</a></span>&#160;<span class="preprocessor">#define DL_SPI_DMA_INTERRUPT_RX               (UNICOMMSPI_DMA_TRIG_RX_IMASK_RX_SET)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___d_m_a___i_n_t_e_r_r_u_p_t___r_x.html#gaba81016e5bfd96be24d53dce6ef3dd3f">  175</a></span>&#160;<span class="preprocessor">#define DL_SPI_DMA_INTERRUPT_RX_TIMEOUT       (UNICOMMSPI_DMA_TRIG_RX_IMASK_RTOUT_SET)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga7aee472abfd5d78dfdac23ea78f434b9">  182</a></span>&#160;<span class="preprocessor">#define DL_SPI_DMA_INTERRUPT_TX               (UNICOMMSPI_DMA_TRIG_TX_IMASK_TX_SET)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/* clang-format on */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">  187</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga773029828a0b68cdff80d13e1fda363bafb807f04f1ff9e7a680743f613911af6">  189</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga773029828a0b68cdff80d13e1fda363bafb807f04f1ff9e7a680743f613911af6">DL_SPI_PARITY_EVEN</a> =</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        (UNICOMMSPI_CTL1_PES_ENABLE | UNICOMMSPI_CTL1_PREN_ENABLE |</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            UNICOMMSPI_CTL1_PTEN_ENABLE),</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba08e50ae539ffea21d62f322349d88814">  193</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba08e50ae539ffea21d62f322349d88814">DL_SPI_PARITY_ODD</a> =</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        (UNICOMMSPI_CTL1_PES_DISABLE | UNICOMMSPI_CTL1_PREN_ENABLE |</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;            UNICOMMSPI_CTL1_PTEN_ENABLE),</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba74d6cfb81a9045badfdeed0b05064ef7">  197</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba74d6cfb81a9045badfdeed0b05064ef7">DL_SPI_PARITY_NONE</a> =</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        (UNICOMMSPI_CTL1_PREN_DISABLE | UNICOMMSPI_CTL1_PTEN_DISABLE)</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;} <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">  202</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a27a4ca6631bdd276011fbbc5945adedd">  204</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a27a4ca6631bdd276011fbbc5945adedd">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA0</a> =</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        (UNICOMMSPI_CTL0_SPO_LOW | UNICOMMSPI_CTL0_SPH_FIRST |</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            UNICOMMSPI_CTL0_FRF_MOTOROLA_3WIRE),</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a7698d1a20993904d623376c374336e96">  208</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a7698d1a20993904d623376c374336e96">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA1</a> =</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        (UNICOMMSPI_CTL0_SPO_LOW | UNICOMMSPI_CTL0_SPH_SECOND |</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            UNICOMMSPI_CTL0_FRF_MOTOROLA_3WIRE),</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a3e642fe572393dff885f0b6398fe1517">  212</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a3e642fe572393dff885f0b6398fe1517">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA0</a> =</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        (UNICOMMSPI_CTL0_SPO_HIGH | UNICOMMSPI_CTL0_SPH_FIRST |</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;            UNICOMMSPI_CTL0_FRF_MOTOROLA_3WIRE),</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a467532e43794c934d5fde685d6092527">  216</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a467532e43794c934d5fde685d6092527">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA1</a> =</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        (UNICOMMSPI_CTL0_SPO_HIGH | UNICOMMSPI_CTL0_SPH_SECOND |</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            UNICOMMSPI_CTL0_FRF_MOTOROLA_3WIRE),</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a889cdba0616273308242070aa3c23415">  220</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a889cdba0616273308242070aa3c23415">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA0</a> =</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        (UNICOMMSPI_CTL0_SPO_LOW | UNICOMMSPI_CTL0_SPH_FIRST |</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            UNICOMMSPI_CTL0_FRF_MOTOROLA_4WIRE),</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1aea1a45f04370098f4e1e088c3ff39920">  224</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1aea1a45f04370098f4e1e088c3ff39920">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA1</a> =</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        (UNICOMMSPI_CTL0_SPO_LOW | UNICOMMSPI_CTL0_SPH_SECOND |</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;            UNICOMMSPI_CTL0_FRF_MOTOROLA_4WIRE),</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a1680c3cab4e46cd6e5fff0e1f3b31e76">  228</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a1680c3cab4e46cd6e5fff0e1f3b31e76">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA0</a> =</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        (UNICOMMSPI_CTL0_SPO_HIGH | UNICOMMSPI_CTL0_SPH_FIRST |</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;            UNICOMMSPI_CTL0_FRF_MOTOROLA_4WIRE),</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1ae1c69be67fdb1c844425a33cb21335bd">  232</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1ae1c69be67fdb1c844425a33cb21335bd">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA1</a> =</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        (UNICOMMSPI_CTL0_SPO_HIGH | UNICOMMSPI_CTL0_SPH_SECOND |</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            UNICOMMSPI_CTL0_FRF_MOTOROLA_4WIRE),</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a510e2fbaed450b103d75b09f4dbfd0b7">  236</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a510e2fbaed450b103d75b09f4dbfd0b7">DL_SPI_FRAME_FORMAT_TI_SYNC</a> = (UNICOMMSPI_CTL0_FRF_TI_SYNC),</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;} <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">  240</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea5b07b2b02432e3eeee94da49ba286b7f">  242</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea5b07b2b02432e3eeee94da49ba286b7f">DL_SPI_MODE_CONTROLLER</a> = (UNICOMMSPI_CTL1_CP_ENABLE),</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea3db1834c8f1ce6b1ac97bb86587bf0fe">  244</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea3db1834c8f1ce6b1ac97bb86587bf0fe">DL_SPI_MODE_PERIPHERAL</a> = (UNICOMMSPI_CTL1_CP_DISABLE)</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;} <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">  248</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efaf2bceaa49d585bf730cebb88c121fcf9">  250</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efaf2bceaa49d585bf730cebb88c121fcf9">DL_SPI_BIT_ORDER_MSB_FIRST</a> = (UNICOMMSPI_CTL1_MSB_ENABLE),</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efab084a7b9a774fbcf58eba78342e9f9ea">  252</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efab084a7b9a774fbcf58eba78342e9f9ea">DL_SPI_BIT_ORDER_LSB_FIRST</a> = (UNICOMMSPI_CTL1_MSB_DISABLE)</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;} <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">  256</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7997ed3f079a0266f4a469cb63fec786">  258</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7997ed3f079a0266f4a469cb63fec786">DL_SPI_DATA_SIZE_4</a> = (UNICOMMSPI_CTL0_DSS_DSS_4),</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaa6e8f410f354e563f0e23b905b5f13bb">  260</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaa6e8f410f354e563f0e23b905b5f13bb">DL_SPI_DATA_SIZE_5</a> = (UNICOMMSPI_CTL0_DSS_DSS_5),</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3fa58ffbefaf1022f39003eb1b28b0b0">  262</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3fa58ffbefaf1022f39003eb1b28b0b0">DL_SPI_DATA_SIZE_6</a> = (UNICOMMSPI_CTL0_DSS_DSS_6),</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaf01c3d840262daea42d9a29b08edcd0c">  264</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaf01c3d840262daea42d9a29b08edcd0c">DL_SPI_DATA_SIZE_7</a> = (UNICOMMSPI_CTL0_DSS_DSS_7),</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7343ddb73f93ee03440626df4f549e89">  266</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7343ddb73f93ee03440626df4f549e89">DL_SPI_DATA_SIZE_8</a> = (UNICOMMSPI_CTL0_DSS_DSS_8),</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3f3ef2ecc4791e7f97c789ca64d37026">  268</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3f3ef2ecc4791e7f97c789ca64d37026">DL_SPI_DATA_SIZE_9</a> = (UNICOMMSPI_CTL0_DSS_DSS_9),</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa9b1d16811f116e0b793ebb68c83d4b4b">  270</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa9b1d16811f116e0b793ebb68c83d4b4b">DL_SPI_DATA_SIZE_10</a> = (UNICOMMSPI_CTL0_DSS_DSS_10),</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8b6473c34ee7b4ffcea9fa5bd304ce8f">  272</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8b6473c34ee7b4ffcea9fa5bd304ce8f">DL_SPI_DATA_SIZE_11</a> = (UNICOMMSPI_CTL0_DSS_DSS_11),</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa5c72f5a5d5cc7edddbb432641d80e906">  274</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa5c72f5a5d5cc7edddbb432641d80e906">DL_SPI_DATA_SIZE_12</a> = (UNICOMMSPI_CTL0_DSS_DSS_12),</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa6e283c1d9f3bf5f511629bf1a31889bd">  276</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa6e283c1d9f3bf5f511629bf1a31889bd">DL_SPI_DATA_SIZE_13</a> = (UNICOMMSPI_CTL0_DSS_DSS_13),</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daab0d18a521582b11fcdcefe2f01f6dc77">  278</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daab0d18a521582b11fcdcefe2f01f6dc77">DL_SPI_DATA_SIZE_14</a> = (UNICOMMSPI_CTL0_DSS_DSS_14),</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8a31728e462d2811bf7e7b4d99a16ad2">  280</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8a31728e462d2811bf7e7b4d99a16ad2">DL_SPI_DATA_SIZE_15</a> = (UNICOMMSPI_CTL0_DSS_DSS_15),</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa72419facdf4f677b84a4c5b555d30d4e">  282</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa72419facdf4f677b84a4c5b555d30d4e">DL_SPI_DATA_SIZE_16</a> = (UNICOMMSPI_CTL0_DSS_DSS_16),</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;} <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">  286</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a04e270bb79f5f11f6858dc5247d193ec">  288</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a04e270bb79f5f11f6858dc5247d193ec">DL_SPI_CHIP_SELECT_0</a> = (UNICOMMSPI_CTL0_CSSEL_CSSEL_0),</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0aada96b045390f06063629996abe875e8">  290</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0aada96b045390f06063629996abe875e8">DL_SPI_CHIP_SELECT_1</a> = (UNICOMMSPI_CTL0_CSSEL_CSSEL_1),</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0adc9526b4f2bb7908ad2375aa33a9b856">  292</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0adc9526b4f2bb7908ad2375aa33a9b856">DL_SPI_CHIP_SELECT_2</a> = (UNICOMMSPI_CTL0_CSSEL_CSSEL_2),</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a93b0df91104ed89ecdb148c212fd3708">  294</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a93b0df91104ed89ecdb148c212fd3708">DL_SPI_CHIP_SELECT_3</a> = (UNICOMMSPI_CTL0_CSSEL_CSSEL_3),</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a1fc468efce3d853c9425a3d3ecda61fd">  296</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a1fc468efce3d853c9425a3d3ecda61fd">DL_SPI_CHIP_SELECT_NONE</a> = (0)</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;} <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">  300</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843abb43613de18290dda1cec93c708c5396">  302</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843abb43613de18290dda1cec93c708c5396">DL_SPI_TX_FIFO_LEVEL_3_4_EMPTY</a> = UNICOMMSPI_IFLS_TXIFLSEL_LVL_3_4,</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a6f14fbf777adbf55ce16dbe062cdf31c">  304</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a6f14fbf777adbf55ce16dbe062cdf31c">DL_SPI_TX_FIFO_LEVEL_1_2_EMPTY</a> = UNICOMMSPI_IFLS_TXIFLSEL_LVL_1_2,</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a9e34611ade1ee18e1bf53b0ecc1ebf39">  306</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a9e34611ade1ee18e1bf53b0ecc1ebf39">DL_SPI_TX_FIFO_LEVEL_1_4_EMPTY</a> = UNICOMMSPI_IFLS_TXIFLSEL_LVL_1_4,</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843af9ee1cf64d3159c7b5d3d2e0d46059a9">  308</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843af9ee1cf64d3159c7b5d3d2e0d46059a9">DL_SPI_TX_FIFO_LEVEL_ONE_FRAME</a> = UNICOMMSPI_IFLS_TXIFLSEL_LVL_NOT_FULL,</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a99805227a259d9b05d640b29f2997a15">  310</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a99805227a259d9b05d640b29f2997a15">DL_SPI_TX_FIFO_LEVEL_EMPTY</a> = UNICOMMSPI_IFLS_TXIFLSEL_LVL_EMPTY,</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a521e288322c5de8c427cb5df4f2fd281">  312</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a521e288322c5de8c427cb5df4f2fd281">DL_SPI_TX_FIFO_LEVEL_ALMOST_EMPTY</a> =</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        UNICOMMSPI_IFLS_TXIFLSEL_LVL_ALMOST_EMPTY,</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843ad967572393429175db13240568abf679">  315</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843ad967572393429175db13240568abf679">DL_SPI_TX_FIFO_LEVEL_ALMOST_FULL</a> =</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        UNICOMMSPI_IFLS_TXIFLSEL_LVL_ALMOST_FULL,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;} <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">DL_SPI_TX_FIFO_LEVEL</a>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">  320</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab4aed4387e855feae1cbe6d8e99dda09">  322</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab4aed4387e855feae1cbe6d8e99dda09">DL_SPI_RX_FIFO_LEVEL_3_4_FULL</a> = UNICOMMSPI_IFLS_RXIFLSEL_LVL_3_4,</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ae737c589bc33852c2a667e4dec8622d4">  324</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ae737c589bc33852c2a667e4dec8622d4">DL_SPI_RX_FIFO_LEVEL_1_2_FULL</a> = UNICOMMSPI_IFLS_RXIFLSEL_LVL_1_2,</div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51aad46bfbffdf2e46071271a9b53ed2e02">  326</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51aad46bfbffdf2e46071271a9b53ed2e02">DL_SPI_RX_FIFO_LEVEL_1_4_FULL</a> = UNICOMMSPI_IFLS_RXIFLSEL_LVL_1_4,</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a58da669c09210fbd7d66c535c3f52d0d">  328</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a58da669c09210fbd7d66c535c3f52d0d">DL_SPI_RX_FIFO_LEVEL_ONE_FRAME</a> = UNICOMMSPI_IFLS_RXIFLSEL_LVL_NOT_EMPTY,</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a9c682129358968ea39ab7c069142b124">  330</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a9c682129358968ea39ab7c069142b124">DL_SPI_RX_FIFO_LEVEL_FULL</a> = UNICOMMSPI_IFLS_RXIFLSEL_LVL_FULL,</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab0f5a8be3f8451bf6a7a544fd1e19b8e">  332</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab0f5a8be3f8451bf6a7a544fd1e19b8e">DL_SPI_RX_FIFO_LEVEL_ALMOST_FULL</a> =</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        UNICOMMSPI_IFLS_RXIFLSEL_LVL_ALMOST_FULL,</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a3b23389f0bf3d6d76345dbfd13598e19">  335</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a3b23389f0bf3d6d76345dbfd13598e19">DL_SPI_RX_FIFO_LEVEL_ALMOST_EMPTY</a> =</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        UNICOMMSPI_IFLS_RXIFLSEL_LVL_ALMOST_EMPTY,</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;} <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">DL_SPI_RX_FIFO_LEVEL</a>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2856971e4f44c549983e6358d0fde683">  340</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683ada8236595ccbd339e18d7bac60a1f9c5">  343</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683ada8236595ccbd339e18d7bac60a1f9c5">DL_SPI_IIDX_DMA_DONE_TX</a> = UNICOMMSPI_IIDX_STAT_DMA_DONE_TX,</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad66d08e9d70cab90afb1be5394a60ff0">  345</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad66d08e9d70cab90afb1be5394a60ff0">DL_SPI_IIDX_DMA_DONE_RX</a> = UNICOMMSPI_IIDX_STAT_DMA_DONE_RX,</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6bac3917b4fbe3ef3f430c39c6993887">  349</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6bac3917b4fbe3ef3f430c39c6993887">DL_SPI_IIDX_IDLE</a> = UNICOMMSPI_IIDX_STAT_IDLE_EVT,</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683aa2bc017cf293a353c915ceeef37b7191">  351</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683aa2bc017cf293a353c915ceeef37b7191">DL_SPI_IIDX_TX_EMPTY</a> = UNICOMMSPI_IIDX_STAT_TX_EMPTY,</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683af4d318475c008712649630977815f658">  353</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683af4d318475c008712649630977815f658">DL_SPI_IIDX_TX</a> = UNICOMMSPI_IIDX_STAT_TX_EVT,</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683aeae8178b043e82392af6aa3610c002d7">  355</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683aeae8178b043e82392af6aa3610c002d7">DL_SPI_IIDX_RX</a> = UNICOMMSPI_IIDX_STAT_RX_EVT,</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a1845f4c15b4aeb3a851d231df83f0351">  357</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a1845f4c15b4aeb3a851d231df83f0351">DL_SPI_IIDX_RX_TIMEOUT</a> = UNICOMMSPI_IIDX_STAT_RTOUT_EVT,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a22e489f7f850aeff02d28181b8c9aa40">  360</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a22e489f7f850aeff02d28181b8c9aa40">DL_SPI_IIDX_RX_FULL</a> = UNICOMMSPI_IIDX_STAT_RXFULL_EVT,</div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad8d4f9e952f648a5fdeeeed097b414d3">  362</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad8d4f9e952f648a5fdeeeed097b414d3">DL_SPI_IIDX_TX_UNDERFLOW</a> = UNICOMMSPI_IIDX_STAT_TXFIFO_UNF_EVT,</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683abbe680e02dae4b5932c47577b00e0eb1">  365</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683abbe680e02dae4b5932c47577b00e0eb1">DL_SPI_IIDX_PARITY_ERROR</a> = UNICOMMSPI_IIDX_STAT_PER_EVT,</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a0b53f7111949b1d8b08e65f44d7845a7">  367</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a0b53f7111949b1d8b08e65f44d7845a7">DL_SPI_IIDX_RX_OVERFLOW</a> = UNICOMMSPI_IIDX_STAT_RXFIFO_OFV_EVT,</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683af98323e1bf807b0422a23f901b2da54b">  369</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683af98323e1bf807b0422a23f901b2da54b">DL_SPI_IIDX_PREIRQ_RX</a> = UNICOMMSPI_IIDX_STAT_DMA_PREIRQ_RX,</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a5c45bba1aedaf9345e34d5257c7721bf">  371</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a5c45bba1aedaf9345e34d5257c7721bf">DL_SPI_IIDX_PREIRQ_TX</a> = UNICOMMSPI_IIDX_STAT_DMA_PREIRQ_TX,</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6cc30e9849e8ed53ff1b4b0b333860c6">  373</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6cc30e9849e8ed53ff1b4b0b333860c6">DL_SPI_IIDX_LTOUT</a> = UNICOMMSPI_IIDX_STAT_LTOUT,</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;} <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2856971e4f44c549983e6358d0fde683">DL_SPI_IIDX</a>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5eaef8ef8e93903687af3edd8b3684e5">  377</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a42c4d8e044a542ef104786973a4e4984">  379</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a42c4d8e044a542ef104786973a4e4984">DL_SPI_CLOCK_DIVIDE_RATIO_1</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_1,</div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a29d85bce11775e265d98b07d16019a89">  381</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a29d85bce11775e265d98b07d16019a89">DL_SPI_CLOCK_DIVIDE_RATIO_2</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_2,</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5addda6d99499d349f4355d1e2b9c634b2">  383</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5addda6d99499d349f4355d1e2b9c634b2">DL_SPI_CLOCK_DIVIDE_RATIO_3</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_3,</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ad6e2c336b339209383e69ef114344b8c">  385</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ad6e2c336b339209383e69ef114344b8c">DL_SPI_CLOCK_DIVIDE_RATIO_4</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_4,</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a03e0631527626808afee6782ac3cf644">  387</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a03e0631527626808afee6782ac3cf644">DL_SPI_CLOCK_DIVIDE_RATIO_5</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_5,</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a9a2f53485e5e406d87014888adf9e0d7">  389</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a9a2f53485e5e406d87014888adf9e0d7">DL_SPI_CLOCK_DIVIDE_RATIO_6</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_6,</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5aa13ed10b6b2ea0e346ac3257daeec59e">  391</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5aa13ed10b6b2ea0e346ac3257daeec59e">DL_SPI_CLOCK_DIVIDE_RATIO_7</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_7,</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ac0bbf359eb360b92a3b4ef81da1f73f4">  393</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ac0bbf359eb360b92a3b4ef81da1f73f4">DL_SPI_CLOCK_DIVIDE_RATIO_8</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_8</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;} <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5eaef8ef8e93903687af3edd8b3684e5">DL_SPI_CLOCK_DIVIDE_RATIO</a>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gacadd49262d90984a5c6ff8aec05762f8">  397</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a139558fe09fdf42df80cae07513ef15e">  399</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a139558fe09fdf42df80cae07513ef15e">DL_SPI_CLOCK_BUSCLK</a> = UNICOMMSPI_CLKSEL_BUSCLK_SEL_ENABLE,</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a5990f8c8231fdce6d11e600197bbb05c">  401</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a5990f8c8231fdce6d11e600197bbb05c">DL_SPI_CLOCK_MFCLK</a> = UNICOMMSPI_CLKSEL_MFCLK_SEL_ENABLE,</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a842d8879838b01e15eeeb872cd8642b9">  403</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a842d8879838b01e15eeeb872cd8642b9">DL_SPI_CLOCK_LFCLK</a> = UNICOMMSPI_CLKSEL_LFCLK_SEL_ENABLE,</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a8baa0b2878b8f21da0c9f1f9afdaf5fb">  405</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a8baa0b2878b8f21da0c9f1f9afdaf5fb">DL_SPI_CLOCK_ASYNC_LFCLK</a> = UNICOMMSPI_CLKSEL_ASYNC_LFCLK_SEL_ENABLE,</div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8abdf67d3016239348368b384ec034ef50">  407</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8abdf67d3016239348368b384ec034ef50">DL_SPI_CLOCK_ASYNC_SYSCLK</a> = UNICOMMSPI_CLKSEL_ASYNC_SYSCLK_SEL_ENABLE,</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8aceeb6474c45885fd7b81ba14653fd5da">  409</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8aceeb6474c45885fd7b81ba14653fd5da">DL_SPI_CLOCK_ASYNC_HFCLK</a> = UNICOMMSPI_CLKSEL_ASYNC_HFCLK_SEL_ENABLE,</div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a8b4d2ca1d4f3596e96b8d121a18154d0">  411</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a8b4d2ca1d4f3596e96b8d121a18154d0">DL_SPI_CLOCK_ASYNC_PLL</a> = UNICOMMSPI_CLKSEL_ASYNC_PLL_SEL_ENABLE</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;} <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gacadd49262d90984a5c6ff8aec05762f8">DL_SPI_CLOCK</a>;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html">  417</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#af4a7c7464cf67b34da6ab3a427538cd5">  419</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a> <a class="code" href="struct_d_l___s_p_i___config.html#af4a7c7464cf67b34da6ab3a427538cd5">mode</a>;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#a01a39a0ca021fc4ebe46e8a020092330">  425</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a> <a class="code" href="struct_d_l___s_p_i___config.html#a01a39a0ca021fc4ebe46e8a020092330">frameFormat</a>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#a11b3fa681115141e587e65c7f6f6c586">  431</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a> <a class="code" href="struct_d_l___s_p_i___config.html#a11b3fa681115141e587e65c7f6f6c586">parity</a>;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#a1ad9c791a34c49df83ee4da03357b3dd">  434</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a> <a class="code" href="struct_d_l___s_p_i___config.html#a1ad9c791a34c49df83ee4da03357b3dd">dataSize</a>;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#a130e352beadaf8c81348623d4047c6c4">  437</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a> <a class="code" href="struct_d_l___s_p_i___config.html#a130e352beadaf8c81348623d4047c6c4">bitOrder</a>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#aa14f81d5623ade946dd8e97e28468494">  443</a></span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a> <a class="code" href="struct_d_l___s_p_i___config.html#aa14f81d5623ade946dd8e97e28468494">chipSelectPin</a>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;} <a class="code" href="struct_d_l___s_p_i___config.html">DL_SPI_Config</a>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___clock_config.html">  450</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___clock_config.html#a4be6041f85196df8643ac8c3cff8a6ad">  452</a></span>&#160;    DL_SPI_CLOCK <a class="code" href="struct_d_l___s_p_i___clock_config.html#a4be6041f85196df8643ac8c3cff8a6ad">clockSel</a>;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___clock_config.html#ae704b0012e02b018c5a76c27237f9908">  455</a></span>&#160;    DL_SPI_CLOCK_DIVIDE_RATIO <a class="code" href="struct_d_l___s_p_i___clock_config.html#ae704b0012e02b018c5a76c27237f9908">divideRatio</a>;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;} <a class="code" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html">  464</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#af1ed144ceb586df971eb3cc2ce5a5f39">  469</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#af1ed144ceb586df971eb3cc2ce5a5f39">controlWord0</a>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#af141455349f29ba827afbb28e2083e68">  475</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#af141455349f29ba827afbb28e2083e68">controlWord1</a>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a97df87d905a4712ebff0dc98e6f445a3">  479</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a97df87d905a4712ebff0dc98e6f445a3">clockControl</a>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a203c09af3a67526a5ebc042df1ee176e">  482</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a203c09af3a67526a5ebc042df1ee176e">clockSel</a>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#aa7148db60344351efe3f73af77cb6046">  485</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#aa7148db60344351efe3f73af77cb6046">divideRatio</a>;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a4784e49cfdbce924d81263082e8805f2">  490</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a4784e49cfdbce924d81263082e8805f2">interruptFifoLevelSelectWord</a>;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#adec8012340576f0d2c6b6e8900f4b973">  494</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#adec8012340576f0d2c6b6e8900f4b973">interruptMask0</a>;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a50ed3441345c0040224a1d27e7ee90ce">  498</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a50ed3441345c0040224a1d27e7ee90ce">interruptMask1</a>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a924270533d40920244bf9d10ea01b80f">  502</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a924270533d40920244bf9d10ea01b80f">interruptMask2</a>;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a4f98fe7f75a85732c6ddb908b640038e">  506</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="struct_d_l___s_p_i__backup_config.html#a4f98fe7f75a85732c6ddb908b640038e">backupRdy</a>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;} <a class="code" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gab47994cea732172bd1b81923f232b6b8">DL_SPI_init</a>(UNICOMM_Inst_Regs *unicomm, <a class="code" href="struct_d_l___s_p_i___config.html">DL_SPI_Config</a> *config);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf6a41dde79a42d0e916e2931121426ee">  526</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf6a41dde79a42d0e916e2931121426ee">DL_SPI_enablePower</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;{</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m.html#ga63c4d11fbba3c927b26ef96cd8208be6">DL_UNICOMM_enablePower</a>(unicomm);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordflow">if</span> (unicomm-&gt;fixedMode == <span class="keyword">false</span>) {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        <a class="code" href="group___u_n_i_c_o_m_m.html#gab4a00d02c22c100a27c52aadbc01047d">DL_UNICOMM_setIPMode</a>(unicomm, <a class="code" href="group___u_n_i_c_o_m_m.html#ggacaef00ac2572e77393d9dab8b620c9cca5a4a6b495d1c41d3ec617989965bfb40">DL_UNICOMM_SPI</a>);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;}</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga39a7345377efd59216b506ca209c8c05">  539</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga39a7345377efd59216b506ca209c8c05">DL_SPI_disablePower</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;{</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m.html#gac0b37204d837873aa568d2ad8a9fd010">DL_UNICOMM_disablePower</a>(unicomm);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;}</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa8546e61730f6d6663f2e3abcb91cd66">  552</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa8546e61730f6d6663f2e3abcb91cd66">DL_SPI_isPowerEnabled</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;{</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group___u_n_i_c_o_m_m.html#ga6d46fbf8cff1f3d4740727da5ed6b457">DL_UNICOMM_isPowerEnabled</a>(unicomm);</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;}</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa46d62e4f3d43341cb1469be84744f43">  562</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa46d62e4f3d43341cb1469be84744f43">DL_SPI_reset</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;{</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <a class="code" href="group___u_n_i_c_o_m_m.html#ga6e7e1b5e47a2b23104a6668159f814ea">DL_UNICOMM_reset</a>(unicomm);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;}</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga71421a80d7a242fa82370ceb87993251">  576</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga71421a80d7a242fa82370ceb87993251">DL_SPI_isReset</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;{</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group___u_n_i_c_o_m_m.html#ga78cf526a2e6faa5d7e7bf34d9ecf91ec">DL_UNICOMM_isReset</a>(unicomm);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;}</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga6818603d088d55c0ffb637fb51981b6d">  586</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga6818603d088d55c0ffb637fb51981b6d">DL_SPI_enable</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;{</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    unicomm-&gt;spi-&gt;CTL1 |= UNICOMMSPI_CTL1_ENABLE_ENABLE;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;}</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaac2934c8a324deff28af244a65d9bcc9">  601</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaac2934c8a324deff28af244a65d9bcc9">DL_SPI_isEnabled</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;{</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;CTL1 &amp; UNICOMMSPI_CTL1_ENABLE_MASK) ==</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;            UNICOMMSPI_CTL1_ENABLE_ENABLE);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;}</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga23b49997ea7975ae7e7d6a2981735f85">  612</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga23b49997ea7975ae7e7d6a2981735f85">DL_SPI_disable</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;{</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    unicomm-&gt;spi-&gt;CTL1 &amp;= ~(UNICOMMSPI_CTL1_ENABLE_MASK);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;}</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaeea39e3ece5635dd135b7c0cc1d5cb4c">DL_SPI_setClockConfig</a>(</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    UNICOMM_Inst_Regs *unicomm, <a class="code" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a> *config);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga01a26c77a700c7549be071e34ac8ad2a">DL_SPI_getClockConfig</a>(</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    UNICOMM_Inst_Regs *unicomm, <a class="code" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a> *config);</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf5140eaaf2275c751c4971abd3134f7c">  649</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf5140eaaf2275c751c4971abd3134f7c">DL_SPI_isBusy</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;{</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;STAT &amp; UNICOMMSPI_STAT_BUSY_MASK) ==</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;            UNICOMMSPI_STAT_BUSY_ACTIVE);</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;}</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga23102f9d6152266113a1c3f7dfccb48b">  665</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga23102f9d6152266113a1c3f7dfccb48b">DL_SPI_isTXFIFOEmpty</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;{</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;STAT &amp; UNICOMMSPI_STAT_TXFE_MASK) ==</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;            UNICOMMSPI_STAT_TXFE_EMPTY);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;}</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga98c7bb44ae8b859e56e5c58cb08d2551">  681</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga98c7bb44ae8b859e56e5c58cb08d2551">DL_SPI_isTXFIFOFull</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;{</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;STAT &amp; UNICOMMSPI_STAT_TXFF_MASK) ==</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;            UNICOMMSPI_STAT_TXFF_SET);</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;}</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga78df8fd7559b198ea9a1b4e8e0edccf1">  697</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga78df8fd7559b198ea9a1b4e8e0edccf1">DL_SPI_isRXFIFOEmpty</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;{</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;STAT &amp; UNICOMMSPI_STAT_RXFE_MASK) ==</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;            UNICOMMSPI_STAT_RXFE_EMPTY);</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;}</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaec9d123eb4c8dbcd5923240eee5a99ab">  713</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaec9d123eb4c8dbcd5923240eee5a99ab">DL_SPI_isRXFIFOFull</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;{</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;STAT &amp; UNICOMMSPI_STAT_RXFF_MASK) ==</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;            UNICOMMSPI_STAT_RXFF_SET);</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;}</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga80c6e52212ab36e3b69c99fbdd365ecd">  730</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga80c6e52212ab36e3b69c99fbdd365ecd">DL_SPI_isTXFIFOCleared</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;{</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;STAT &amp; UNICOMMSPI_STAT_TXCLR_MASK) ==</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;            UNICOMMSPI_STAT_TXCLR_SET);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;}</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf070632b3b56c29d408ca220187d7abf">  747</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf070632b3b56c29d408ca220187d7abf">DL_SPI_isRXFIFOCleared</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;{</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;STAT &amp; UNICOMMSPI_STAT_RXCLR_MASK) ==</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;            UNICOMMSPI_STAT_RXCLR_SET);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;}</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4b9e2457db7ca3b98dd980ef9f2b9b58">  760</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4b9e2457db7ca3b98dd980ef9f2b9b58">DL_SPI_getCurrentCDMODEValue</a>(</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;{</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;STAT &amp; UNICOMMSPI_STAT_CDMODE_MASK) &gt;&gt;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;            UNICOMMSPI_STAT_CDMODE_OFS);</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;}</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf18974388260b052f52a4932d03ec9c4">  785</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf18974388260b052f52a4932d03ec9c4">DL_SPI_setParity</a>(</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    UNICOMM_Inst_Regs *unicomm, <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a> parity)</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;{</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;unicomm-&gt;spi-&gt;CTL1, (uint32_t) parity,</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;        (UNICOMMSPI_CTL1_PREN_MASK | UNICOMMSPI_CTL1_PTEN_MASK |</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;            UNICOMMSPI_CTL1_PES_MASK));</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;}</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga370cea341f2b26eded83e7e8b8961bd1">  802</a></span>&#160;__STATIC_INLINE <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga370cea341f2b26eded83e7e8b8961bd1">DL_SPI_getParity</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;{</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    uint32_t parity = unicomm-&gt;spi-&gt;CTL1 &amp;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;                      (UNICOMMSPI_CTL1_PES_MASK | UNICOMMSPI_CTL1_PREN_MASK |</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;                          UNICOMMSPI_CTL1_PTEN_MASK);</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a>)(parity);</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;}</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga890f3f7e1f56f52cc95fcd9b71be912f">  821</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga890f3f7e1f56f52cc95fcd9b71be912f">DL_SPI_enableReceiveParity</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;{</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    unicomm-&gt;spi-&gt;CTL1 |= UNICOMMSPI_CTL1_PREN_ENABLE;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;}</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga174b6eb603baf5e5ba434a6134bb91f1">  836</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga174b6eb603baf5e5ba434a6134bb91f1">DL_SPI_disableReceiveParity</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;{</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    unicomm-&gt;spi-&gt;CTL1 &amp;= ~(UNICOMMSPI_CTL1_PREN_MASK);</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;}</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga06958ba9e62f074ca70899138b2afda6">  851</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga06958ba9e62f074ca70899138b2afda6">DL_SPI_isReceiveParityEnabled</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;{</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;CTL1 &amp; UNICOMMSPI_CTL1_PREN_MASK) ==</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;            UNICOMMSPI_CTL1_PREN_ENABLE);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;}</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gafff795c9132977e49a7f00ee9b52d5e0">  867</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gafff795c9132977e49a7f00ee9b52d5e0">DL_SPI_enableTransmitParity</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;{</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    unicomm-&gt;spi-&gt;CTL1 |= UNICOMMSPI_CTL1_PTEN_ENABLE;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;}</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gabc7054b2797bb2e24fc4404e91e2a32b">  882</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gabc7054b2797bb2e24fc4404e91e2a32b">DL_SPI_disableTransmitParity</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;{</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    unicomm-&gt;spi-&gt;CTL1 &amp;= ~(UNICOMMSPI_CTL1_PTEN_MASK);</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;}</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gad279c9ef6894faf85fd29c683467d635">  897</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gad279c9ef6894faf85fd29c683467d635">DL_SPI_isTransmitParityEnabled</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;{</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;CTL1 &amp; UNICOMMSPI_CTL1_PTEN_MASK) ==</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;            UNICOMMSPI_CTL1_PTEN_ENABLE);</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;}</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gae9a58690194853c9734a9e7e8f66fa26">  915</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gae9a58690194853c9734a9e7e8f66fa26">DL_SPI_setFrameFormat</a>(</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    UNICOMM_Inst_Regs *unicomm, <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a> frameFormat)</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;{</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;unicomm-&gt;spi-&gt;CTL0, (uint32_t) frameFormat,</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;        (UNICOMMSPI_CTL0_FRF_MASK | UNICOMMSPI_CTL0_SPO_MASK |</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;            UNICOMMSPI_CTL0_SPH_MASK));</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;}</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5d06ef5e083e7d555d652da16d66a993">  932</a></span>&#160;__STATIC_INLINE <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5d06ef5e083e7d555d652da16d66a993">DL_SPI_getFrameFormat</a>(</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;{</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    uint32_t frameFormat = unicomm-&gt;spi-&gt;CTL0 &amp; (UNICOMMSPI_CTL0_FRF_MASK |</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                                                    UNICOMMSPI_CTL0_SPO_MASK |</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                                                    UNICOMMSPI_CTL0_SPH_MASK);</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a>)(frameFormat);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;}</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gab6124d9909bd86081bda295e7f80c535">  951</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gab6124d9909bd86081bda295e7f80c535">DL_SPI_setDataSize</a>(</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    UNICOMM_Inst_Regs *unicomm, <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a> dataSize)</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;{</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        &amp;unicomm-&gt;spi-&gt;CTL0, (uint32_t) dataSize, UNICOMMSPI_CTL0_DSS_MASK);</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;}</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga8f6de2537534d19b61f645d3f6504630">  967</a></span>&#160;__STATIC_INLINE <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga8f6de2537534d19b61f645d3f6504630">DL_SPI_getDataSize</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;{</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    uint32_t dataSize = unicomm-&gt;spi-&gt;CTL0 &amp; UNICOMMSPI_CTL0_DSS_MASK;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a>)(dataSize);</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;}</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga46b7ccfc0c9044f7a4da44f0a766e6fc">  982</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga46b7ccfc0c9044f7a4da44f0a766e6fc">DL_SPI_setMode</a>(</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    UNICOMM_Inst_Regs *unicomm, <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a> mode)</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;{</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;        &amp;unicomm-&gt;spi-&gt;CTL1, (uint32_t) mode, UNICOMMSPI_CTL1_CP_MASK);</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;}</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga6754b1ff278a1e3e0eea1cbf5f3563f2">  998</a></span>&#160;__STATIC_INLINE <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga6754b1ff278a1e3e0eea1cbf5f3563f2">DL_SPI_getMode</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;{</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    uint32_t mode = unicomm-&gt;spi-&gt;CTL1 &amp; UNICOMMSPI_CTL1_CP_MASK;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a>)(mode);</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;}</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa1fc8848bd3d4f881f71ece690095704"> 1014</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa1fc8848bd3d4f881f71ece690095704">DL_SPI_setBitOrder</a>(</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    UNICOMM_Inst_Regs *unicomm, <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a> bitOrder)</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;{</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;        &amp;unicomm-&gt;spi-&gt;CTL1, (uint32_t) bitOrder, UNICOMMSPI_CTL1_MSB_MASK);</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;}</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga8b5b5f327e9cab30e3ea4902019f6ebb"> 1030</a></span>&#160;__STATIC_INLINE <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga8b5b5f327e9cab30e3ea4902019f6ebb">DL_SPI_getBitOrder</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;{</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    uint32_t bitOrder = unicomm-&gt;spi-&gt;CTL1 &amp; UNICOMMSPI_CTL1_MSB_MASK;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a>)(bitOrder);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;}</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaff1c105a127d98928b614bf71d886ec0"> 1045</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaff1c105a127d98928b614bf71d886ec0">DL_SPI_enableLoopbackMode</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;{</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    unicomm-&gt;spi-&gt;CTL1 |= UNICOMMSPI_CTL1_LBM_ENABLE;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;}</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2c7753d127fbf73de1dc32da4d3ff5ed"> 1058</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2c7753d127fbf73de1dc32da4d3ff5ed">DL_SPI_disableLoopbackMode</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;{</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    unicomm-&gt;spi-&gt;CTL1 &amp;= ~(UNICOMMSPI_CTL1_LBM_MASK);</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;}</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf2233c8c912fcaebde02e3b09f323043"> 1073</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf2233c8c912fcaebde02e3b09f323043">DL_SPI_isLoopbackModeEnabled</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;{</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;CTL1 &amp; UNICOMMSPI_CTL1_LBM_MASK) ==</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;            UNICOMMSPI_CTL1_LBM_ENABLE);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;}</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1743602077da2bd9291fce5cbfb936f1"> 1093</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1743602077da2bd9291fce5cbfb936f1">DL_SPI_setRepeatTransmit</a>(</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t numRepeats)</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;{</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;unicomm-&gt;spi-&gt;CTL1,</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;        numRepeats &lt;&lt; UNICOMMSPI_CTL1_REPEATTX_OFS,</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;        UNICOMMSPI_CTL1_REPEATTX_MASK);</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;}</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gabb1cccdbbcb6d0a47d00f21d4c89bd8d"> 1115</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gabb1cccdbbcb6d0a47d00f21d4c89bd8d">DL_SPI_getRepeatTransmit</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;{</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;CTL1 &amp; UNICOMMSPI_CTL1_REPEATTX_MASK) &gt;&gt;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;            UNICOMMSPI_CTL1_REPEATTX_OFS);</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;}</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga6c19a5cb15922fa6268b4cd08906aad1"> 1133</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga6c19a5cb15922fa6268b4cd08906aad1">DL_SPI_enablePeripheralAlignDataOnChipSelect</a>(</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;{</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    unicomm-&gt;spi-&gt;CTL0 |= UNICOMMSPI_CTL0_CSCLR_ENABLE;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;}</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga48f422830a9be77e0b753bec9a5a675a"> 1149</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga48f422830a9be77e0b753bec9a5a675a">DL_SPI_disablePeripheralAlignDataOnChipSelect</a>(</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;{</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    unicomm-&gt;spi-&gt;CTL0 &amp;= ~(UNICOMMSPI_CTL0_CSCLR_MASK);</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;}</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga3a23d7b2838485495d3b2594f8e475fb"> 1165</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga3a23d7b2838485495d3b2594f8e475fb">DL_SPI_isPeripheralAlignDataOnChipSelectEnabled</a>(</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;{</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;CTL0 &amp; UNICOMMSPI_CTL0_CSCLR_MASK) ==</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;            UNICOMMSPI_CTL0_CSCLR_ENABLE);</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;}</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga87ee7201a86d0bdf994cfa5c908050a8"> 1186</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga87ee7201a86d0bdf994cfa5c908050a8">DL_SPI_setChipSelect</a>(</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    UNICOMM_Inst_Regs *unicomm, <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a> chipSelect)</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;{</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;unicomm-&gt;spi-&gt;CTL0, (uint32_t) chipSelect,</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;        UNICOMMSPI_CTL0_CSSEL_MASK);</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;}</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga016624f6a86990f9ca6e71e53979715b"> 1204</a></span>&#160;__STATIC_INLINE <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga016624f6a86990f9ca6e71e53979715b">DL_SPI_getChipSelect</a>(</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;{</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    uint32_t chipSelect = unicomm-&gt;spi-&gt;CTL0 &amp; UNICOMMSPI_CTL0_CSSEL_MASK;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a>)(chipSelect);</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;}</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2644bed5c4224bade00e86742793da02"> 1225</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2644bed5c4224bade00e86742793da02">DL_SPI_setPeripheralReceiveTimeout</a>(</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t timeout)</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;{</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;unicomm-&gt;spi-&gt;CTL1,</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;        timeout &lt;&lt; UNICOMMSPI_CTL1_RXTIMEOUT_OFS,</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;        UNICOMMSPI_CTL1_RXTIMEOUT_MASK);</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;}</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gab0f8741528ccb3c5545eeb93d82e389c"> 1245</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gab0f8741528ccb3c5545eeb93d82e389c">DL_SPI_getPeripheralReceiveTimeout</a>(</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;{</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;CTL1 &amp; UNICOMMSPI_CTL1_RXTIMEOUT_MASK) &gt;&gt;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;            UNICOMMSPI_CTL1_RXTIMEOUT_OFS);</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;}</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gae01a3ae7f8bcf9d65aba206a88fc35a1"> 1274</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gae01a3ae7f8bcf9d65aba206a88fc35a1">DL_SPI_setControllerCommandDataModeConfig</a>(</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t config)</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;{</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;unicomm-&gt;spi-&gt;CTL1,</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;        config &lt;&lt; UNICOMMSPI_CTL1_CDMODE_OFS, UNICOMMSPI_CTL1_CDMODE_MASK);</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;}</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2c7c05ddc2ea7773ff05cb36b56b8f55"> 1296</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2c7c05ddc2ea7773ff05cb36b56b8f55">DL_SPI_getControllerCommandDataModeConfig</a>(</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;{</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;CTL1 &amp; UNICOMMSPI_CTL1_CDMODE_MASK) &gt;&gt;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;            UNICOMMSPI_CTL1_CDMODE_OFS);</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;}</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa9a1bee1aba01db21ad133a92dbb5298"> 1313</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa9a1bee1aba01db21ad133a92dbb5298">DL_SPI_enableControllerCommandDataMode</a>(</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;{</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    unicomm-&gt;spi-&gt;CTL1 |= UNICOMMSPI_CTL1_CDENABLE_ENABLE;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;}</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga3bd0ba5f1970e20eeb742236a5d3ebc1"> 1324</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga3bd0ba5f1970e20eeb742236a5d3ebc1">DL_SPI_disableControllerCommandDataMode</a>(</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;{</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    unicomm-&gt;spi-&gt;CTL1 &amp;= ~(UNICOMMSPI_CTL1_CDENABLE_MASK);</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;}</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga50eb105c2e303c9d59d4836a5f9ea05a"> 1340</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga50eb105c2e303c9d59d4836a5f9ea05a">DL_SPI_isControllerCommandDataModeEnabled</a>(</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;{</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;CTL1 &amp; UNICOMMSPI_CTL1_CDENABLE_MASK) ==</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;            UNICOMMSPI_CTL1_CDENABLE_ENABLE);</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;}</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5e47c155d5ae1f77f9e5666710d4908a"> 1357</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5e47c155d5ae1f77f9e5666710d4908a">DL_SPI_enablePeripheralDataOutput</a>(</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;{</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    unicomm-&gt;spi-&gt;CTL1 &amp;= ~(UNICOMMSPI_CTL1_POD_MASK);</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;}</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4da60c7b893808ff88c03e34683842c0"> 1374</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4da60c7b893808ff88c03e34683842c0">DL_SPI_disablePeripheralDataOutput</a>(</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;{</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    unicomm-&gt;spi-&gt;CTL1 |= UNICOMMSPI_CTL1_POD_ENABLE;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;}</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga32f374d422b056d763e4073fd79187b7"> 1392</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga32f374d422b056d763e4073fd79187b7">DL_SPI_isPeripheralDataOutputEnabled</a>(</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;{</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;CTL1 &amp; UNICOMMSPI_CTL1_POD_MASK) ==</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;            UNICOMMSPI_CTL1_POD_DISABLE);</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;}</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gad2cc32b1bd05161b570bc7fff9c4bbec"> 1411</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gad2cc32b1bd05161b570bc7fff9c4bbec">DL_SPI_setDelayedSampling</a>(</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t delay)</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;{</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;unicomm-&gt;spi-&gt;CLKCTL,</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;        delay &lt;&lt; UNICOMMSPI_CLKCTL_DSAMPLE_OFS,</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;        UNICOMMSPI_CLKCTL_DSAMPLE_MASK);</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;}</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf93d09a525bbff8009cdc4ea84734711"> 1434</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf93d09a525bbff8009cdc4ea84734711">DL_SPI_getDelayedSampling</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;{</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    <span class="keywordflow">return</span> ((unicomm-&gt;spi-&gt;CLKCTL &amp; UNICOMMSPI_CLKCTL_DSAMPLE_MASK) &gt;&gt;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;            UNICOMMSPI_CLKCTL_DSAMPLE_OFS);</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;}</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gad14c4d15a4fdbf2edf8deb47b199a486"> 1458</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gad14c4d15a4fdbf2edf8deb47b199a486">DL_SPI_setFIFOThreshold</a>(UNICOMM_Inst_Regs *unicomm,</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    DL_SPI_RX_FIFO_LEVEL rxThreshold, DL_SPI_TX_FIFO_LEVEL txThreshold)</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;{</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;unicomm-&gt;spi-&gt;IFLS,</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;        (uint32_t) rxThreshold | (uint32_t) txThreshold,</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;        UNICOMMSPI_IFLS_RXIFLSEL_MASK | UNICOMMSPI_IFLS_TXIFLSEL_MASK);</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;}</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga14806c03596199a9e0d65f7d2da80081"> 1475</a></span>&#160;__STATIC_INLINE DL_SPI_TX_FIFO_LEVEL <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga14806c03596199a9e0d65f7d2da80081">DL_SPI_getTXFIFOThreshold</a>(</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;{</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    uint32_t txThreshold = unicomm-&gt;spi-&gt;IFLS &amp; UNICOMMSPI_IFLS_TXIFLSEL_MASK;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    <span class="keywordflow">return</span> (DL_SPI_TX_FIFO_LEVEL)(txThreshold);</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;}</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga7b33c0afb43f752f218d082005a7c13e"> 1492</a></span>&#160;__STATIC_INLINE DL_SPI_RX_FIFO_LEVEL <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga7b33c0afb43f752f218d082005a7c13e">DL_SPI_getRXFIFOThreshold</a>(</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;{</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    uint32_t rxThreshold = unicomm-&gt;spi-&gt;IFLS &amp; UNICOMMSPI_IFLS_RXIFLSEL_MASK;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    <span class="keywordflow">return</span> (DL_SPI_RX_FIFO_LEVEL)(rxThreshold);</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;}</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4c147edcdec7c6057a49d95048f97abc"> 1505</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4c147edcdec7c6057a49d95048f97abc">DL_SPI_flushTXFIFO</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;{</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;unicomm-&gt;spi-&gt;IFLS,</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;        (uint32_t) UNICOMMSPI_IFLS_TXCLR_ENABLE, UNICOMMSPI_IFLS_TXCLR_MASK);</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;}</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga01c74da83854fc96b8191108ae909f14"> 1516</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga01c74da83854fc96b8191108ae909f14">DL_SPI_flushRXFIFO</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;{</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;unicomm-&gt;spi-&gt;IFLS,</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;        (uint32_t) UNICOMMSPI_IFLS_RXCLR_ENABLE, UNICOMMSPI_IFLS_RXCLR_MASK);</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;}</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gad3fc3b425e2b550f0b203581bc63cef0"> 1538</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gad3fc3b425e2b550f0b203581bc63cef0">DL_SPI_setBitRateSerialClockDivider</a>(</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t SCR)</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;{</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;        &amp;unicomm-&gt;spi-&gt;CLKCTL, SCR, UNICOMMSPI_CLKCTL_SCR_MASK);</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;}</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;</div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gae6d086b2f61aaf7903f9b4c350614332"> 1554</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gae6d086b2f61aaf7903f9b4c350614332">DL_SPI_getBitRateSerialClockDivider</a>(</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;{</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    <span class="keywordflow">return</span> (unicomm-&gt;spi-&gt;CLKCTL &amp; UNICOMMSPI_CLKCTL_SCR_MASK);</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;}</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4a3f1d987308f1df5248c5bfea68d4ba"> 1575</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4a3f1d987308f1df5248c5bfea68d4ba">DL_SPI_transmitData8</a>(</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint8_t data)</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;{</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    unicomm-&gt;spi-&gt;TXDATA = data;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;}</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;</div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1e9272584a58f80d633cb1f44b39c44c"> 1596</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1e9272584a58f80d633cb1f44b39c44c">DL_SPI_transmitData16</a>(</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint16_t data)</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;{</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    unicomm-&gt;spi-&gt;TXDATA = data;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;}</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;</div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gae37937985040de05dada3216a179f19f"> 1617</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gae37937985040de05dada3216a179f19f">DL_SPI_transmitData32</a>(</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t data)</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;{</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;    unicomm-&gt;spi-&gt;TXDATA = data;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;}</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;</div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gafc2af686e38087c6e143fde311dabc15"> 1639</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gafc2af686e38087c6e143fde311dabc15">DL_SPI_receiveData8</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;{</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    <span class="keywordflow">return</span> ((uint8_t)(unicomm-&gt;spi-&gt;RXDATA));</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;}</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaaf86bab556d03359b6ac5cc97d7d2206"> 1660</a></span>&#160;__STATIC_INLINE uint16_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaaf86bab556d03359b6ac5cc97d7d2206">DL_SPI_receiveData16</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;{</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    <span class="keywordflow">return</span> ((uint16_t)(unicomm-&gt;spi-&gt;RXDATA));</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;}</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4fe93be261ce5deb6fd29ae537e75e4f"> 1681</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4fe93be261ce5deb6fd29ae537e75e4f">DL_SPI_receiveData32</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;{</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;    <span class="keywordflow">return</span> unicomm-&gt;spi-&gt;RXDATA;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;}</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gad7d35e4a02c9992ffbdf902433382237"> 1694</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gad7d35e4a02c9992ffbdf902433382237">DL_SPI_enableInterrupt</a>(</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;{</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;    unicomm-&gt;spi-&gt;CPU_INT.IMASK |= interruptMask;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;}</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;</div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2ead732e3eeeaad6f9f538d8ee7bdbd8"> 1708</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2ead732e3eeeaad6f9f538d8ee7bdbd8">DL_SPI_disableInterrupt</a>(</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;{</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;    unicomm-&gt;spi-&gt;CPU_INT.IMASK &amp;= ~(interruptMask);</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;}</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga7fe4c7ad5ae63636d41777884d73df77"> 1726</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga7fe4c7ad5ae63636d41777884d73df77">DL_SPI_getEnabledInterrupts</a>(</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;{</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    <span class="keywordflow">return</span> (unicomm-&gt;spi-&gt;CPU_INT.IMASK &amp; interruptMask);</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;}</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga894ddbdf568e85bc92825cb705252a1c"> 1749</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga894ddbdf568e85bc92825cb705252a1c">DL_SPI_getEnabledInterruptStatus</a>(</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;{</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;    <span class="keywordflow">return</span> (unicomm-&gt;spi-&gt;CPU_INT.MIS &amp; interruptMask);</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;}</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;</div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa2fe17dd14461669d7be36fe66a9413b"> 1770</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa2fe17dd14461669d7be36fe66a9413b">DL_SPI_getRawInterruptStatus</a>(</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;{</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    <span class="keywordflow">return</span> (unicomm-&gt;spi-&gt;CPU_INT.RIS &amp; interruptMask);</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;}</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga698290002215d840c897a66e070e07cf"> 1788</a></span>&#160;__STATIC_INLINE DL_SPI_IIDX <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga698290002215d840c897a66e070e07cf">DL_SPI_getPendingInterrupt</a>(</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;{</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;    <span class="keywordflow">return</span> ((DL_SPI_IIDX) unicomm-&gt;spi-&gt;CPU_INT.IIDX);</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;}</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;</div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5bc01ffbdbd9aab598b77531168d1ea0"> 1802</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5bc01ffbdbd9aab598b77531168d1ea0">DL_SPI_clearInterruptStatus</a>(</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;{</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;    unicomm-&gt;spi-&gt;CPU_INT.ICLR = interruptMask;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;}</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga9cceab3b37b7e32f2d22a255cdb575f4">DL_SPI_transmitDataBlocking8</a>(UNICOMM_Inst_Regs *unicomm, uint8_t data);</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaae2f6d36b802fcb87123119f585f6a92">DL_SPI_transmitDataBlocking16</a>(UNICOMM_Inst_Regs *unicomm, uint16_t data);</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga8dad44580886820cc135c94a478ec342">DL_SPI_transmitDataBlocking32</a>(UNICOMM_Inst_Regs *unicomm, uint32_t data);</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;uint8_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gae657f32bdae24a372e5334f71d2d806a">DL_SPI_receiveDataBlocking8</a>(UNICOMM_Inst_Regs *unicomm);</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;uint16_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaba60833489ba62d5c55c43f39b662585">DL_SPI_receiveDataBlocking16</a>(UNICOMM_Inst_Regs *unicomm);</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga732ab9137e520b2022a794af6cd0795e">DL_SPI_receiveDataBlocking32</a>(UNICOMM_Inst_Regs *unicomm);</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5ab9f9b8aa78f2540df1275bf357f9f6">DL_SPI_transmitDataCheck8</a>(UNICOMM_Inst_Regs *unicomm, uint8_t data);</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gae31d2a3a683ddd7946af0b0c7af4303d">DL_SPI_transmitDataCheck16</a>(UNICOMM_Inst_Regs *unicomm, uint16_t data);</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gae68323e72dcb295d91704e892df9aa8a">DL_SPI_transmitDataCheck32</a>(UNICOMM_Inst_Regs *unicomm, uint32_t data);</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga78bc67797b591041f1c4c21225f5e0c5">DL_SPI_receiveDataCheck8</a>(UNICOMM_Inst_Regs *unicomm, uint8_t *buffer);</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gad4eaa63f4fa765cb88e946e23a8f46dd">DL_SPI_receiveDataCheck16</a>(UNICOMM_Inst_Regs *unicomm, uint16_t *buffer);</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga8b4be838ed6765f797f73ad33f8dfe93">DL_SPI_receiveDataCheck32</a>(UNICOMM_Inst_Regs *unicomm, uint32_t *buffer);</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa16d8510a515087e2d47da525e320e45">DL_SPI_drainRXFIFO8</a>(</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint8_t *buffer, uint32_t maxCount);</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga98f351d19e07c1d2d20f3910179f856a">DL_SPI_drainRXFIFO16</a>(</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint16_t *buffer, uint32_t maxCount);</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gae610a2bb82c7289686de2f1eaf42aa03">DL_SPI_drainRXFIFO32</a>(</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t *buffer, uint32_t maxCount);</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gafc4e6291eac270113471579392a03e42">DL_SPI_fillTXFIFO8</a>(</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint8_t *buffer, uint32_t count);</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga7e0138ae1f932dfb0d538d7135449233">DL_SPI_fillTXFIFO16</a>(</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint16_t *buffer, uint32_t count);</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gae9e94c8801a49193786ea9d810b2b099">DL_SPI_fillTXFIFO32</a>(</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t *buffer, uint32_t count);</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;</div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga497bca61642bf44b803ffdb6f5d79578"> 2143</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga497bca61642bf44b803ffdb6f5d79578">DL_SPI_enableDMAReceiveEvent</a>(</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t interrupt)</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;{</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    unicomm-&gt;spi-&gt;DMA_TRIG_RX.IMASK = interrupt;</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;}</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;</div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gabf07f19d2452892168927a3b560a48d3"> 2162</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gabf07f19d2452892168927a3b560a48d3">DL_SPI_enableDMATransmitEvent</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;{</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;    unicomm-&gt;spi-&gt;DMA_TRIG_TX.IMASK = UNICOMMSPI_DMA_TRIG_TX_IMASK_TX_SET;</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;}</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;</div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga89ce71c4b08129eca8144575cb68d21c"> 2180</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga89ce71c4b08129eca8144575cb68d21c">DL_SPI_disableDMAReceiveEvent</a>(</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t interrupt)</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;{</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;    unicomm-&gt;spi-&gt;DMA_TRIG_RX.IMASK &amp;= ~(interrupt);</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;}</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;</div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#gacf3260acdc339fa100cebe89a3516840"> 2199</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gacf3260acdc339fa100cebe89a3516840">DL_SPI_disableDMATransmitEvent</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;{</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;    unicomm-&gt;spi-&gt;DMA_TRIG_TX.IMASK = UNICOMMSPI_DMA_TRIG_TX_IMASK_TX_CLR;</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;}</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;</div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga3321e47bd2eb2a0e5ae65959981b50ed"> 2221</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga3321e47bd2eb2a0e5ae65959981b50ed">DL_SPI_getEnabledDMAReceiveEvent</a>(</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;{</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;    <span class="keywordflow">return</span> (unicomm-&gt;spi-&gt;DMA_TRIG_RX.IMASK &amp; interruptMask);</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;}</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;</div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga779a4d79aff28f48f046d8797991a606"> 2240</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga779a4d79aff28f48f046d8797991a606">DL_SPI_getEnabledDMATransmitEvent</a>(</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;{</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;    <span class="keywordflow">return</span> (unicomm-&gt;spi-&gt;DMA_TRIG_TX.IMASK &amp;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;            UNICOMMSPI_DMA_TRIG_TX_IMASK_TX_MASK);</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;}</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;</div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga0f2e9c8188df19ad1054074925ec27d1"> 2268</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga0f2e9c8188df19ad1054074925ec27d1">DL_SPI_getEnabledDMAReceiveEventStatus</a>(</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;{</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;    <span class="keywordflow">return</span> (unicomm-&gt;spi-&gt;DMA_TRIG_RX.MIS &amp; interruptMask);</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;}</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;</div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga66a98d51c94566751303e009c779de87"> 2291</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga66a98d51c94566751303e009c779de87">DL_SPI_getEnabledDMATransmitEventStatus</a>(</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;{</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    <span class="keywordflow">return</span> (</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;        unicomm-&gt;spi-&gt;DMA_TRIG_TX.MIS &amp; UNICOMMSPI_DMA_TRIG_TX_MIS_TX_MASK);</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;}</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2f6e89773f20337ac29e6254c5ca3404"> 2315</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2f6e89773f20337ac29e6254c5ca3404">DL_SPI_getRawDMAReceiveEventStatus</a>(</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;    UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;{</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;    <span class="keywordflow">return</span> (unicomm-&gt;spi-&gt;DMA_TRIG_RX.RIS &amp; interruptMask);</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;}</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;</div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga58f656ac516d9f63c82065019f6d8eea"> 2336</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga58f656ac516d9f63c82065019f6d8eea">DL_SPI_getRawDMATransmitEventStatus</a>(</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;    UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;{</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;    <span class="keywordflow">return</span> (</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;        unicomm-&gt;spi-&gt;DMA_TRIG_TX.RIS &amp; UNICOMMSPI_DMA_TRIG_TX_RIS_TX_MASK);</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;}</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5bacdf4f896de8130a47eb26af0d827e">DL_SPI_saveConfiguration</a>(</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;    UNICOMM_Inst_Regs *unicomm, <a class="code" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a> *ptr);</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#gae3bab006f7f434b4e7e2a8abe31aad97">DL_SPI_restoreConfiguration</a>(</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    UNICOMM_Inst_Regs *unicomm, <a class="code" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a> *ptr);</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;</div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga0f546de7ff036b7755c7c5b0c363905f"> 2388</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga0f546de7ff036b7755c7c5b0c363905f">DL_SPI_enableSuspend</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;{</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;    unicomm-&gt;spi-&gt;CTL1 |= UNICOMMSPI_CTL1_SUSPEND_ENABLE;</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;}</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;</div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___u_n_i_c_o_m_m_s_p_i.html#ga630122c7fd89216c593d927472ac8787"> 2398</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___u_n_i_c_o_m_m_s_p_i.html#ga630122c7fd89216c593d927472ac8787">DL_SPI_disableSuspend</a>(UNICOMM_Inst_Regs *unicomm)</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;{</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;    unicomm-&gt;spi-&gt;CTL1 &amp;= ~(UNICOMMSPI_CTL1_SUSPEND_MASK);</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;}</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;}</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __MCU_HAS_UNICOMMSPI__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ti_dl_dl_UNICOMMSPI__include */</span><span class="preprocessor"></span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;</div><div class="ttc" id="struct_d_l___s_p_i__backup_config_html_af1ed144ceb586df971eb3cc2ce5a5f39"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#af1ed144ceb586df971eb3cc2ce5a5f39">DL_SPI_backupConfig::controlWord0</a></div><div class="ttdeci">uint32_t controlWord0</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:469</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5a9a2f53485e5e406d87014888adf9e0d7"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a9a2f53485e5e406d87014888adf9e0d7">DL_SPI_CLOCK_DIVIDE_RATIO_6</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:389</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daaa6e8f410f354e563f0e23b905b5f13bb"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaa6e8f410f354e563f0e23b905b5f13bb">DL_SPI_DATA_SIZE_5</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:260</div></div>
<div class="ttc" id="group___d_l_common_html_ga37cb77ac2e81fdb12f6a95ad02cbb0e4"><div class="ttname"><a href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a></div><div class="ttdeci">__STATIC_INLINE void DL_Common_updateReg(volatile uint32_t *reg, uint32_t val, uint32_t mask)</div><div class="ttdoc">Writes value to specified register - retaining bits unaffected by mask. </div><div class="ttdef"><b>Definition:</b> dl_common.h:63</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a510e2fbaed450b103d75b09f4dbfd0b7"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a510e2fbaed450b103d75b09f4dbfd0b7">DL_SPI_FRAME_FORMAT_TI_SYNC</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:236</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga894ddbdf568e85bc92825cb705252a1c"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga894ddbdf568e85bc92825cb705252a1c">DL_SPI_getEnabledInterruptStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledInterruptStatus(UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="ttdoc">Check interrupt flag of enabled SPI interrupts. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1749</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5ad6e2c336b339209383e69ef114344b8c"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ad6e2c336b339209383e69ef114344b8c">DL_SPI_CLOCK_DIVIDE_RATIO_4</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:385</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a97df87d905a4712ebff0dc98e6f445a3"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a97df87d905a4712ebff0dc98e6f445a3">DL_SPI_backupConfig::clockControl</a></div><div class="ttdeci">uint32_t clockControl</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:479</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa72419facdf4f677b84a4c5b555d30d4e"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa72419facdf4f677b84a4c5b555d30d4e">DL_SPI_DATA_SIZE_16</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:282</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51aad46bfbffdf2e46071271a9b53ed2e02"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51aad46bfbffdf2e46071271a9b53ed2e02">DL_SPI_RX_FIFO_LEVEL_1_4_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:326</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51ab4aed4387e855feae1cbe6d8e99dda09"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab4aed4387e855feae1cbe6d8e99dda09">DL_SPI_RX_FIFO_LEVEL_3_4_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:322</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843af9ee1cf64d3159c7b5d3d2e0d46059a9"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843af9ee1cf64d3159c7b5d3d2e0d46059a9">DL_SPI_TX_FIFO_LEVEL_ONE_FRAME</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:308</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaaf86bab556d03359b6ac5cc97d7d2206"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaaf86bab556d03359b6ac5cc97d7d2206">DL_SPI_receiveData16</a></div><div class="ttdeci">__STATIC_INLINE uint16_t DL_SPI_receiveData16(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Reads 16-bit data from the RX FIFO. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1660</div></div>
<div class="ttc" id="dl__unicomm_8h_html"><div class="ttname"><a href="dl__unicomm_8h.html">dl_unicomm.h</a></div><div class="ttdoc">Unified Communication Module (UNICOMM) Driver Library. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gae657f32bdae24a372e5334f71d2d806a"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gae657f32bdae24a372e5334f71d2d806a">DL_SPI_receiveDataBlocking8</a></div><div class="ttdeci">uint8_t DL_SPI_receiveDataBlocking8(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Blocks to ensure receive is ready before reading data. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0aada96b045390f06063629996abe875e8"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0aada96b045390f06063629996abe875e8">DL_SPI_CHIP_SELECT_1</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:290</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga2856971e4f44c549983e6358d0fde683af98323e1bf807b0422a23f901b2da54b"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683af98323e1bf807b0422a23f901b2da54b">DL_SPI_IIDX_PREIRQ_RX</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:369</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggacadd49262d90984a5c6ff8aec05762f8aceeb6474c45885fd7b81ba14653fd5da"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8aceeb6474c45885fd7b81ba14653fd5da">DL_SPI_CLOCK_ASYNC_HFCLK</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:409</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga7b33c0afb43f752f218d082005a7c13e"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga7b33c0afb43f752f218d082005a7c13e">DL_SPI_getRXFIFOThreshold</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_RX_FIFO_LEVEL DL_SPI_getRXFIFOThreshold(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Get the RX FIFO interrupt threshold level. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1492</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga0f546de7ff036b7755c7c5b0c363905f"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga0f546de7ff036b7755c7c5b0c363905f">DL_SPI_enableSuspend</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableSuspend(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Suspend external communication. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:2388</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5ac0bbf359eb360b92a3b4ef81da1f73f4"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ac0bbf359eb360b92a3b4ef81da1f73f4">DL_SPI_CLOCK_DIVIDE_RATIO_8</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:393</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga06958ba9e62f074ca70899138b2afda6"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga06958ba9e62f074ca70899138b2afda6">DL_SPI_isReceiveParityEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isReceiveParityEnabled(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Checks if receive parity is enabled. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:851</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gacf3260acdc339fa100cebe89a3516840"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gacf3260acdc339fa100cebe89a3516840">DL_SPI_disableDMATransmitEvent</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableDMATransmitEvent(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Disables SPI interrupt from triggering the DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:2199</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51a3b23389f0bf3d6d76345dbfd13598e19"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a3b23389f0bf3d6d76345dbfd13598e19">DL_SPI_RX_FIFO_LEVEL_ALMOST_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:335</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga6c19a5cb15922fa6268b4cd08906aad1"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga6c19a5cb15922fa6268b4cd08906aad1">DL_SPI_enablePeripheralAlignDataOnChipSelect</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enablePeripheralAlignDataOnChipSelect(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Enables data alignment on chip select for peripherals. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1133</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga14806c03596199a9e0d65f7d2da80081"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga14806c03596199a9e0d65f7d2da80081">DL_SPI_getTXFIFOThreshold</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_TX_FIFO_LEVEL DL_SPI_getTXFIFOThreshold(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Get the TX FIFO interrupt threshold level. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1475</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5a42c4d8e044a542ef104786973a4e4984"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a42c4d8e044a542ef104786973a4e4984">DL_SPI_CLOCK_DIVIDE_RATIO_1</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:379</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga98f351d19e07c1d2d20f3910179f856a"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga98f351d19e07c1d2d20f3910179f856a">DL_SPI_drainRXFIFO16</a></div><div class="ttdeci">uint32_t DL_SPI_drainRXFIFO16(UNICOMM_Inst_Regs *unicomm, uint16_t *buffer, uint32_t maxCount)</div><div class="ttdoc">Read all available data out of the RX FIFO using 16 bit access. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga7fe4c7ad5ae63636d41777884d73df77"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga7fe4c7ad5ae63636d41777884d73df77">DL_SPI_getEnabledInterrupts</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledInterrupts(UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="ttdoc">Check which SPI interrupts are enabled. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1726</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga2856971e4f44c549983e6358d0fde683a0b53f7111949b1d8b08e65f44d7845a7"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a0b53f7111949b1d8b08e65f44d7845a7">DL_SPI_IIDX_RX_OVERFLOW</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:367</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga773029828a0b68cdff80d13e1fda363b"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a></div><div class="ttdeci">DL_SPI_PARITY</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:187</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gad7d35e4a02c9992ffbdf902433382237"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gad7d35e4a02c9992ffbdf902433382237">DL_SPI_enableInterrupt</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableInterrupt(UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="ttdoc">Enable SPI interrupts. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1694</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga87ee7201a86d0bdf994cfa5c908050a8"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga87ee7201a86d0bdf994cfa5c908050a8">DL_SPI_setChipSelect</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setChipSelect(UNICOMM_Inst_Regs *unicomm, DL_SPI_CHIP_SELECT chipSelect)</div><div class="ttdoc">Set chip select used for controller or peripheral mode. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1186</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a27a4ca6631bdd276011fbbc5945adedd"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a27a4ca6631bdd276011fbbc5945adedd">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA0</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:204</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga2ead732e3eeeaad6f9f538d8ee7bdbd8"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga2ead732e3eeeaad6f9f538d8ee7bdbd8">DL_SPI_disableInterrupt</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableInterrupt(UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="ttdoc">Disable SPI interrupts. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1708</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga2856971e4f44c549983e6358d0fde683a1845f4c15b4aeb3a851d231df83f0351"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a1845f4c15b4aeb3a851d231df83f0351">DL_SPI_IIDX_RX_TIMEOUT</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:357</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga2856971e4f44c549983e6358d0fde683aeae8178b043e82392af6aa3610c002d7"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683aeae8178b043e82392af6aa3610c002d7">DL_SPI_IIDX_RX</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:355</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga732ab9137e520b2022a794af6cd0795e"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga732ab9137e520b2022a794af6cd0795e">DL_SPI_receiveDataBlocking32</a></div><div class="ttdeci">uint32_t DL_SPI_receiveDataBlocking32(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Blocks to ensure receive is ready before reading data. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga4da60c7b893808ff88c03e34683842c0"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga4da60c7b893808ff88c03e34683842c0">DL_SPI_disablePeripheralDataOutput</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disablePeripheralDataOutput(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Disables peripheral data output. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1374</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga06925b84fe07eb69a8e1f23ab30d80da"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a></div><div class="ttdeci">DL_SPI_DATA_SIZE</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:256</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga78bc67797b591041f1c4c21225f5e0c5"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga78bc67797b591041f1c4c21225f5e0c5">DL_SPI_receiveDataCheck8</a></div><div class="ttdeci">bool DL_SPI_receiveDataCheck8(UNICOMM_Inst_Regs *unicomm, uint8_t *buffer)</div><div class="ttdoc">Checks the RX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga2f6e89773f20337ac29e6254c5ca3404"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga2f6e89773f20337ac29e6254c5ca3404">DL_SPI_getRawDMAReceiveEventStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getRawDMAReceiveEventStatus(UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="ttdoc">Check interrupt flag of any SPI interrupt for DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:2315</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga2856971e4f44c549983e6358d0fde683ad8d4f9e952f648a5fdeeeed097b414d3"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad8d4f9e952f648a5fdeeeed097b414d3">DL_SPI_IIDX_TX_UNDERFLOW</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:362</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggab5d9c38bb4fa37d93aaa0e67eb22b7aea5b07b2b02432e3eeee94da49ba286b7f"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea5b07b2b02432e3eeee94da49ba286b7f">DL_SPI_MODE_CONTROLLER</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:242</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaf5140eaaf2275c751c4971abd3134f7c"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaf5140eaaf2275c751c4971abd3134f7c">DL_SPI_isBusy</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isBusy(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Checks if the SPI is busy transmitting. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:649</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51ab0f5a8be3f8451bf6a7a544fd1e19b8e"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab0f5a8be3f8451bf6a7a544fd1e19b8e">DL_SPI_RX_FIFO_LEVEL_ALMOST_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:332</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa3f3ef2ecc4791e7f97c789ca64d37026"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3f3ef2ecc4791e7f97c789ca64d37026">DL_SPI_DATA_SIZE_9</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:268</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga2856971e4f44c549983e6358d0fde683ada8236595ccbd339e18d7bac60a1f9c5"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683ada8236595ccbd339e18d7bac60a1f9c5">DL_SPI_IIDX_DMA_DONE_TX</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:343</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_aa14f81d5623ade946dd8e97e28468494"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#aa14f81d5623ade946dd8e97e28468494">DL_SPI_Config::chipSelectPin</a></div><div class="ttdeci">DL_SPI_CHIP_SELECT chipSelectPin</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:443</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga698290002215d840c897a66e070e07cf"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga698290002215d840c897a66e070e07cf">DL_SPI_getPendingInterrupt</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_IIDX DL_SPI_getPendingInterrupt(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Get highest priority pending SPI interrupt. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1788</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gae610a2bb82c7289686de2f1eaf42aa03"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gae610a2bb82c7289686de2f1eaf42aa03">DL_SPI_drainRXFIFO32</a></div><div class="ttdeci">uint32_t DL_SPI_drainRXFIFO32(UNICOMM_Inst_Regs *unicomm, uint32_t *buffer, uint32_t maxCount)</div><div class="ttdoc">Read all available data out of the RX FIFO using 32 bit access. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga5bc01ffbdbd9aab598b77531168d1ea0"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga5bc01ffbdbd9aab598b77531168d1ea0">DL_SPI_clearInterruptStatus</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_clearInterruptStatus(UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="ttdoc">Clear pending SPI interrupts. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1802</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0a93b0df91104ed89ecdb148c212fd3708"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a93b0df91104ed89ecdb148c212fd3708">DL_SPI_CHIP_SELECT_3</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:294</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaa2fe17dd14461669d7be36fe66a9413b"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaa2fe17dd14461669d7be36fe66a9413b">DL_SPI_getRawInterruptStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getRawInterruptStatus(UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="ttdoc">Check interrupt flag of any SPI interrupt. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1770</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a203c09af3a67526a5ebc042df1ee176e"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a203c09af3a67526a5ebc042df1ee176e">DL_SPI_backupConfig::clockSel</a></div><div class="ttdeci">uint32_t clockSel</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:482</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51a58da669c09210fbd7d66c535c3f52d0d"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a58da669c09210fbd7d66c535c3f52d0d">DL_SPI_RX_FIFO_LEVEL_ONE_FRAME</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:328</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga8dad44580886820cc135c94a478ec342"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga8dad44580886820cc135c94a478ec342">DL_SPI_transmitDataBlocking32</a></div><div class="ttdeci">void DL_SPI_transmitDataBlocking32(UNICOMM_Inst_Regs *unicomm, uint32_t data)</div><div class="ttdoc">Blocks to ensure transmit is ready before sending data. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51ae737c589bc33852c2a667e4dec8622d4"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ae737c589bc33852c2a667e4dec8622d4">DL_SPI_RX_FIFO_LEVEL_1_2_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:324</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gafff795c9132977e49a7f00ee9b52d5e0"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gafff795c9132977e49a7f00ee9b52d5e0">DL_SPI_enableTransmitParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableTransmitParity(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Enables transmit parity. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:867</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggab5d9c38bb4fa37d93aaa0e67eb22b7aea3db1834c8f1ce6b1ac97bb86587bf0fe"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea3db1834c8f1ce6b1ac97bb86587bf0fe">DL_SPI_MODE_PERIPHERAL</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:244</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843abb43613de18290dda1cec93c708c5396"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843abb43613de18290dda1cec93c708c5396">DL_SPI_TX_FIFO_LEVEL_3_4_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:302</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html"><div class="ttname"><a href="struct_d_l___s_p_i___config.html">DL_SPI_Config</a></div><div class="ttdoc">Configuration struct for DL_SPI_init. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:417</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga2856971e4f44c549983e6358d0fde683abbe680e02dae4b5932c47577b00e0eb1"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683abbe680e02dae4b5932c47577b00e0eb1">DL_SPI_IIDX_PARITY_ERROR</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:365</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga01a26c77a700c7549be071e34ac8ad2a"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga01a26c77a700c7549be071e34ac8ad2a">DL_SPI_getClockConfig</a></div><div class="ttdeci">void DL_SPI_getClockConfig(UNICOMM_Inst_Regs *unicomm, DL_SPI_ClockConfig *config)</div><div class="ttdoc">Get SPI source clock configuration. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa7343ddb73f93ee03440626df4f549e89"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7343ddb73f93ee03440626df4f549e89">DL_SPI_DATA_SIZE_8</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:266</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga4b9e2457db7ca3b98dd980ef9f2b9b58"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga4b9e2457db7ca3b98dd980ef9f2b9b58">DL_SPI_getCurrentCDMODEValue</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getCurrentCDMODEValue(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">returns current cdmode value </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:760</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843a521e288322c5de8c427cb5df4f2fd281"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a521e288322c5de8c427cb5df4f2fd281">DL_SPI_TX_FIFO_LEVEL_ALMOST_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:312</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaf2233c8c912fcaebde02e3b09f323043"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaf2233c8c912fcaebde02e3b09f323043">DL_SPI_isLoopbackModeEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isLoopbackModeEnabled(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Checks if the loopback mode is enabled. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1073</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga80c6e52212ab36e3b69c99fbdd365ecd"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga80c6e52212ab36e3b69c99fbdd365ecd">DL_SPI_isTXFIFOCleared</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isTXFIFOCleared(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Checks if the TX FIFO is cleared. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:730</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga89ce71c4b08129eca8144575cb68d21c"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga89ce71c4b08129eca8144575cb68d21c">DL_SPI_disableDMAReceiveEvent</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableDMAReceiveEvent(UNICOMM_Inst_Regs *unicomm, uint32_t interrupt)</div><div class="ttdoc">Disables SPI interrupt from triggering the DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:2180</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a3e642fe572393dff885f0b6398fe1517"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a3e642fe572393dff885f0b6398fe1517">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA0</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:212</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga79d02b79cd7d5383b93311454ed5f3efab084a7b9a774fbcf58eba78342e9f9ea"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efab084a7b9a774fbcf58eba78342e9f9ea">DL_SPI_BIT_ORDER_LSB_FIRST</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:252</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga016624f6a86990f9ca6e71e53979715b"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga016624f6a86990f9ca6e71e53979715b">DL_SPI_getChipSelect</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_CHIP_SELECT DL_SPI_getChipSelect(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Get chip select used for controller or peripheral mode. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1204</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggacadd49262d90984a5c6ff8aec05762f8a842d8879838b01e15eeeb872cd8642b9"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a842d8879838b01e15eeeb872cd8642b9">DL_SPI_CLOCK_LFCLK</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:403</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a></div><div class="ttdoc">Configuration structure to backup SPI peripheral state before going to STOP/STANDBY mode...</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:464</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gab6124d9909bd86081bda295e7f80c535"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gab6124d9909bd86081bda295e7f80c535">DL_SPI_setDataSize</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setDataSize(UNICOMM_Inst_Regs *unicomm, DL_SPI_DATA_SIZE dataSize)</div><div class="ttdoc">Set the size for transfers. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:951</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaa16d8510a515087e2d47da525e320e45"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaa16d8510a515087e2d47da525e320e45">DL_SPI_drainRXFIFO8</a></div><div class="ttdeci">uint32_t DL_SPI_drainRXFIFO8(UNICOMM_Inst_Regs *unicomm, uint8_t *buffer, uint32_t maxCount)</div><div class="ttdoc">Read all available data out of the RX FIFO using 8 bit access. </div></div>
<div class="ttc" id="struct_d_l___s_p_i___clock_config_html_ae704b0012e02b018c5a76c27237f9908"><div class="ttname"><a href="struct_d_l___s_p_i___clock_config.html#ae704b0012e02b018c5a76c27237f9908">DL_SPI_ClockConfig::divideRatio</a></div><div class="ttdeci">DL_SPI_CLOCK_DIVIDE_RATIO divideRatio</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:455</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga48f422830a9be77e0b753bec9a5a675a"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga48f422830a9be77e0b753bec9a5a675a">DL_SPI_disablePeripheralAlignDataOnChipSelect</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disablePeripheralAlignDataOnChipSelect(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Disables data alignment on chip select for peripherals. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1149</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga3bd0ba5f1970e20eeb742236a5d3ebc1"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga3bd0ba5f1970e20eeb742236a5d3ebc1">DL_SPI_disableControllerCommandDataMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableControllerCommandDataMode(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Disables command/data mode. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1324</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa5c72f5a5d5cc7edddbb432641d80e906"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa5c72f5a5d5cc7edddbb432641d80e906">DL_SPI_DATA_SIZE_12</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:274</div></div>
<div class="ttc" id="dl__common_8h_html"><div class="ttname"><a href="dl__common_8h.html">dl_common.h</a></div><div class="ttdoc">DriverLib Common APIs. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaa1fc8848bd3d4f881f71ece690095704"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaa1fc8848bd3d4f881f71ece690095704">DL_SPI_setBitOrder</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setBitOrder(UNICOMM_Inst_Regs *unicomm, DL_SPI_BIT_ORDER bitOrder)</div><div class="ttdoc">Set the bit order used for transfers. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1014</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gad14c4d15a4fdbf2edf8deb47b199a486"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gad14c4d15a4fdbf2edf8deb47b199a486">DL_SPI_setFIFOThreshold</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setFIFOThreshold(UNICOMM_Inst_Regs *unicomm, DL_SPI_RX_FIFO_LEVEL rxThreshold, DL_SPI_TX_FIFO_LEVEL txThreshold)</div><div class="ttdoc">Set the RX and TX FIFO interrupt threshold level. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1458</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_html_gab4a00d02c22c100a27c52aadbc01047d"><div class="ttname"><a href="group___u_n_i_c_o_m_m.html#gab4a00d02c22c100a27c52aadbc01047d">DL_UNICOMM_setIPMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_UNICOMM_setIPMode(UNICOMM_Inst_Regs *unicomm, DL_UNICOMM_IP_MODE_SEL ipMode)</div><div class="ttdoc">Configure the unicomm peripheral for specified ip mode. </div><div class="ttdef"><b>Definition:</b> dl_unicomm.h:149</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga2856971e4f44c549983e6358d0fde683af4d318475c008712649630977815f658"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683af4d318475c008712649630977815f658">DL_SPI_IIDX_TX</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:353</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa8a31728e462d2811bf7e7b4d99a16ad2"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8a31728e462d2811bf7e7b4d99a16ad2">DL_SPI_DATA_SIZE_15</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:280</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga58f656ac516d9f63c82065019f6d8eea"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga58f656ac516d9f63c82065019f6d8eea">DL_SPI_getRawDMATransmitEventStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getRawDMATransmitEventStatus(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Check interrupt flag of any SPI interrupt for DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:2336</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga98c7bb44ae8b859e56e5c58cb08d2551"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga98c7bb44ae8b859e56e5c58cb08d2551">DL_SPI_isTXFIFOFull</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isTXFIFOFull(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Checks if the TX FIFO is full. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:681</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gab5d9c38bb4fa37d93aaa0e67eb22b7ae"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a></div><div class="ttdeci">DL_SPI_MODE</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:240</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaf18974388260b052f52a4932d03ec9c4"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaf18974388260b052f52a4932d03ec9c4">DL_SPI_setParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setParity(UNICOMM_Inst_Regs *unicomm, DL_SPI_PARITY parity)</div><div class="ttdoc">Sets the parity configuration used for transactions. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:785</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gae3bab006f7f434b4e7e2a8abe31aad97"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gae3bab006f7f434b4e7e2a8abe31aad97">DL_SPI_restoreConfiguration</a></div><div class="ttdeci">bool DL_SPI_restoreConfiguration(UNICOMM_Inst_Regs *unicomm, DL_SPI_backupConfig *ptr)</div><div class="ttdoc">Restore SPI configuration after leaving a power loss state. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga890f3f7e1f56f52cc95fcd9b71be912f"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga890f3f7e1f56f52cc95fcd9b71be912f">DL_SPI_enableReceiveParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableReceiveParity(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Enables receive parity. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:821</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0a1fc468efce3d853c9425a3d3ecda61fd"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a1fc468efce3d853c9425a3d3ecda61fd">DL_SPI_CHIP_SELECT_NONE</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:296</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggacadd49262d90984a5c6ff8aec05762f8abdf67d3016239348368b384ec034ef50"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8abdf67d3016239348368b384ec034ef50">DL_SPI_CLOCK_ASYNC_SYSCLK</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:407</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga1778f795709b41d93eb1408b279e1bd1"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a></div><div class="ttdeci">DL_SPI_FRAME_FORMAT</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:202</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaf070632b3b56c29d408ca220187d7abf"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaf070632b3b56c29d408ca220187d7abf">DL_SPI_isRXFIFOCleared</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isRXFIFOCleared(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Checks if the RX FIFO is cleared. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:747</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a467532e43794c934d5fde685d6092527"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a467532e43794c934d5fde685d6092527">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA1</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:216</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1aea1a45f04370098f4e1e088c3ff39920"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1aea1a45f04370098f4e1e088c3ff39920">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA1</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:224</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51a9c682129358968ea39ab7c069142b124"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a9c682129358968ea39ab7c069142b124">DL_SPI_RX_FIFO_LEVEL_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:330</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaeea39e3ece5635dd135b7c0cc1d5cb4c"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaeea39e3ece5635dd135b7c0cc1d5cb4c">DL_SPI_setClockConfig</a></div><div class="ttdeci">void DL_SPI_setClockConfig(UNICOMM_Inst_Regs *unicomm, DL_SPI_ClockConfig *config)</div><div class="ttdoc">Configure SPI source clock. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga66a98d51c94566751303e009c779de87"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga66a98d51c94566751303e009c779de87">DL_SPI_getEnabledDMATransmitEventStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledDMATransmitEventStatus(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Check interrupt flag of enabled SPI interrupt for DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:2291</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga779a4d79aff28f48f046d8797991a606"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga779a4d79aff28f48f046d8797991a606">DL_SPI_getEnabledDMATransmitEvent</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledDMATransmitEvent(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Check if SPI interrupt for DMA transmit event is enabled. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:2240</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa7997ed3f079a0266f4a469cb63fec786"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7997ed3f079a0266f4a469cb63fec786">DL_SPI_DATA_SIZE_4</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:258</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gad4eaa63f4fa765cb88e946e23a8f46dd"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gad4eaa63f4fa765cb88e946e23a8f46dd">DL_SPI_receiveDataCheck16</a></div><div class="ttdeci">bool DL_SPI_receiveDataCheck16(UNICOMM_Inst_Regs *unicomm, uint16_t *buffer)</div><div class="ttdoc">Checks the RX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga2856971e4f44c549983e6358d0fde683a6bac3917b4fbe3ef3f430c39c6993887"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6bac3917b4fbe3ef3f430c39c6993887">DL_SPI_IIDX_IDLE</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:349</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gacadd49262d90984a5c6ff8aec05762f8"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gacadd49262d90984a5c6ff8aec05762f8">DL_SPI_CLOCK</a></div><div class="ttdeci">DL_SPI_CLOCK</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:397</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a7698d1a20993904d623376c374336e96"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a7698d1a20993904d623376c374336e96">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA1</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:208</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga8b4be838ed6765f797f73ad33f8dfe93"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga8b4be838ed6765f797f73ad33f8dfe93">DL_SPI_receiveDataCheck32</a></div><div class="ttdeci">bool DL_SPI_receiveDataCheck32(UNICOMM_Inst_Regs *unicomm, uint32_t *buffer)</div><div class="ttdoc">Checks the RX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5addda6d99499d349f4355d1e2b9c634b2"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5addda6d99499d349f4355d1e2b9c634b2">DL_SPI_CLOCK_DIVIDE_RATIO_3</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:383</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga2c7753d127fbf73de1dc32da4d3ff5ed"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga2c7753d127fbf73de1dc32da4d3ff5ed">DL_SPI_disableLoopbackMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableLoopbackMode(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Disables loopback mode. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1058</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga773029828a0b68cdff80d13e1fda363bafb807f04f1ff9e7a680743f613911af6"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga773029828a0b68cdff80d13e1fda363bafb807f04f1ff9e7a680743f613911af6">DL_SPI_PARITY_EVEN</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:189</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gae6d086b2f61aaf7903f9b4c350614332"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gae6d086b2f61aaf7903f9b4c350614332">DL_SPI_getBitRateSerialClockDivider</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getBitRateSerialClockDivider(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Get the SPI bit rate serial clock divider (SCR) </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1554</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga0f2e9c8188df19ad1054074925ec27d1"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga0f2e9c8188df19ad1054074925ec27d1">DL_SPI_getEnabledDMAReceiveEventStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledDMAReceiveEventStatus(UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="ttdoc">Check interrupt flag of enabled SPI interrupt for DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:2268</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaf6a41dde79a42d0e916e2931121426ee"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaf6a41dde79a42d0e916e2931121426ee">DL_SPI_enablePower</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enablePower(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Enables power on SPI module. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:526</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga5d06ef5e083e7d555d652da16d66a993"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga5d06ef5e083e7d555d652da16d66a993">DL_SPI_getFrameFormat</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_FRAME_FORMAT DL_SPI_getFrameFormat(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Get the frame format configuration. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:932</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggacadd49262d90984a5c6ff8aec05762f8a5990f8c8231fdce6d11e600197bbb05c"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a5990f8c8231fdce6d11e600197bbb05c">DL_SPI_CLOCK_MFCLK</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:401</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga2856971e4f44c549983e6358d0fde683a22e489f7f850aeff02d28181b8c9aa40"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a22e489f7f850aeff02d28181b8c9aa40">DL_SPI_IIDX_RX_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:360</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a50ed3441345c0040224a1d27e7ee90ce"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a50ed3441345c0040224a1d27e7ee90ce">DL_SPI_backupConfig::interruptMask1</a></div><div class="ttdeci">uint32_t interruptMask1</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:498</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0adc9526b4f2bb7908ad2375aa33a9b856"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0adc9526b4f2bb7908ad2375aa33a9b856">DL_SPI_CHIP_SELECT_2</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:292</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843ad967572393429175db13240568abf679"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843ad967572393429175db13240568abf679">DL_SPI_TX_FIFO_LEVEL_ALMOST_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:315</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5a03e0631527626808afee6782ac3cf644"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a03e0631527626808afee6782ac3cf644">DL_SPI_CLOCK_DIVIDE_RATIO_5</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:387</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga50eb105c2e303c9d59d4836a5f9ea05a"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga50eb105c2e303c9d59d4836a5f9ea05a">DL_SPI_isControllerCommandDataModeEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isControllerCommandDataModeEnabled(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Checks if command/data mode is enabled. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1340</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gafc4e6291eac270113471579392a03e42"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gafc4e6291eac270113471579392a03e42">DL_SPI_fillTXFIFO8</a></div><div class="ttdeci">uint32_t DL_SPI_fillTXFIFO8(UNICOMM_Inst_Regs *unicomm, uint8_t *buffer, uint32_t count)</div><div class="ttdoc">Fill the TX FIFO using 8 bit access. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga23b49997ea7975ae7e7d6a2981735f85"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga23b49997ea7975ae7e7d6a2981735f85">DL_SPI_disable</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disable(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Disable the SPI peripheral. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:612</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gab47994cea732172bd1b81923f232b6b8"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gab47994cea732172bd1b81923f232b6b8">DL_SPI_init</a></div><div class="ttdeci">void DL_SPI_init(UNICOMM_Inst_Regs *unicomm, DL_SPI_Config *config)</div><div class="ttdoc">Initialize the SPI peripheral. </div></div>
<div class="ttc" id="struct_d_l___s_p_i___clock_config_html"><div class="ttname"><a href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a></div><div class="ttdoc">Configuration struct for DL_SPI_setClockConfig. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:450</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga773029828a0b68cdff80d13e1fda363ba08e50ae539ffea21d62f322349d88814"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba08e50ae539ffea21d62f322349d88814">DL_SPI_PARITY_ODD</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:193</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843a6f14fbf777adbf55ce16dbe062cdf31c"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a6f14fbf777adbf55ce16dbe062cdf31c">DL_SPI_TX_FIFO_LEVEL_1_2_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:304</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gae68323e72dcb295d91704e892df9aa8a"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gae68323e72dcb295d91704e892df9aa8a">DL_SPI_transmitDataCheck32</a></div><div class="ttdeci">bool DL_SPI_transmitDataCheck32(UNICOMM_Inst_Regs *unicomm, uint32_t data)</div><div class="ttdoc">Checks the TX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a4784e49cfdbce924d81263082e8805f2"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a4784e49cfdbce924d81263082e8805f2">DL_SPI_backupConfig::interruptFifoLevelSelectWord</a></div><div class="ttdeci">uint32_t interruptFifoLevelSelectWord</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:490</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaec9d123eb4c8dbcd5923240eee5a99ab"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaec9d123eb4c8dbcd5923240eee5a99ab">DL_SPI_isRXFIFOFull</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isRXFIFOFull(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Checks if the RX FIFO is full. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:713</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga78df8fd7559b198ea9a1b4e8e0edccf1"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga78df8fd7559b198ea9a1b4e8e0edccf1">DL_SPI_isRXFIFOEmpty</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isRXFIFOEmpty(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Checks if the RX FIFO is empty. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:697</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a924270533d40920244bf9d10ea01b80f"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a924270533d40920244bf9d10ea01b80f">DL_SPI_backupConfig::interruptMask2</a></div><div class="ttdeci">uint32_t interruptMask2</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:502</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gabc7054b2797bb2e24fc4404e91e2a32b"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gabc7054b2797bb2e24fc4404e91e2a32b">DL_SPI_disableTransmitParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableTransmitParity(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Disables transmit parity. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:882</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggacadd49262d90984a5c6ff8aec05762f8a139558fe09fdf42df80cae07513ef15e"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a139558fe09fdf42df80cae07513ef15e">DL_SPI_CLOCK_BUSCLK</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:399</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_html_gac0b37204d837873aa568d2ad8a9fd010"><div class="ttname"><a href="group___u_n_i_c_o_m_m.html#gac0b37204d837873aa568d2ad8a9fd010">DL_UNICOMM_disablePower</a></div><div class="ttdeci">__STATIC_INLINE void DL_UNICOMM_disablePower(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Disables power on unicomm module. </div><div class="ttdef"><b>Definition:</b> dl_unicomm.h:96</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga2856971e4f44c549983e6358d0fde683"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga2856971e4f44c549983e6358d0fde683">DL_SPI_IIDX</a></div><div class="ttdeci">DL_SPI_IIDX</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:340</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gac5b7531f268fb581f2f3117bd08eb4a0"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a></div><div class="ttdeci">DL_SPI_CHIP_SELECT</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:286</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a1680c3cab4e46cd6e5fff0e1f3b31e76"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a1680c3cab4e46cd6e5fff0e1f3b31e76">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA0</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:228</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaa9a1bee1aba01db21ad133a92dbb5298"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaa9a1bee1aba01db21ad133a92dbb5298">DL_SPI_enableControllerCommandDataMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableControllerCommandDataMode(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Enables command/data mode. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1313</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a889cdba0616273308242070aa3c23415"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a889cdba0616273308242070aa3c23415">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA0</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:220</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga6754b1ff278a1e3e0eea1cbf5f3563f2"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga6754b1ff278a1e3e0eea1cbf5f3563f2">DL_SPI_getMode</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_MODE DL_SPI_getMode(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Get the current mode for the SPI (controller/peripheral) </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:998</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga370cea341f2b26eded83e7e8b8961bd1"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga370cea341f2b26eded83e7e8b8961bd1">DL_SPI_getParity</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_PARITY DL_SPI_getParity(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Get the current receive and transmit parity configuration. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:802</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_html_ga6e7e1b5e47a2b23104a6668159f814ea"><div class="ttname"><a href="group___u_n_i_c_o_m_m.html#ga6e7e1b5e47a2b23104a6668159f814ea">DL_UNICOMM_reset</a></div><div class="ttdeci">__STATIC_INLINE void DL_UNICOMM_reset(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Resets unicomm peripheral. </div><div class="ttdef"><b>Definition:</b> dl_unicomm.h:121</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga32f374d422b056d763e4073fd79187b7"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga32f374d422b056d763e4073fd79187b7">DL_SPI_isPeripheralDataOutputEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isPeripheralDataOutputEnabled(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Checks if peripheral data output is enabled. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1392</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_adec8012340576f0d2c6b6e8900f4b973"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#adec8012340576f0d2c6b6e8900f4b973">DL_SPI_backupConfig::interruptMask0</a></div><div class="ttdeci">uint32_t interruptMask0</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:494</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggacadd49262d90984a5c6ff8aec05762f8a8baa0b2878b8f21da0c9f1f9afdaf5fb"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a8baa0b2878b8f21da0c9f1f9afdaf5fb">DL_SPI_CLOCK_ASYNC_LFCLK</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:405</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga2856971e4f44c549983e6358d0fde683ad66d08e9d70cab90afb1be5394a60ff0"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad66d08e9d70cab90afb1be5394a60ff0">DL_SPI_IIDX_DMA_DONE_RX</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:345</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843a9e34611ade1ee18e1bf53b0ecc1ebf39"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a9e34611ade1ee18e1bf53b0ecc1ebf39">DL_SPI_TX_FIFO_LEVEL_1_4_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:306</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga5eaef8ef8e93903687af3edd8b3684e5"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga5eaef8ef8e93903687af3edd8b3684e5">DL_SPI_CLOCK_DIVIDE_RATIO</a></div><div class="ttdeci">DL_SPI_CLOCK_DIVIDE_RATIO</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:377</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gad2cc32b1bd05161b570bc7fff9c4bbec"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gad2cc32b1bd05161b570bc7fff9c4bbec">DL_SPI_setDelayedSampling</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setDelayedSampling(UNICOMM_Inst_Regs *unicomm, uint32_t delay)</div><div class="ttdoc">Set the delay sampling. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1411</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daab0d18a521582b11fcdcefe2f01f6dc77"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daab0d18a521582b11fcdcefe2f01f6dc77">DL_SPI_DATA_SIZE_14</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:278</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gae31d2a3a683ddd7946af0b0c7af4303d"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gae31d2a3a683ddd7946af0b0c7af4303d">DL_SPI_transmitDataCheck16</a></div><div class="ttdeci">bool DL_SPI_transmitDataCheck16(UNICOMM_Inst_Regs *unicomm, uint16_t data)</div><div class="ttdoc">Checks the TX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_a1ad9c791a34c49df83ee4da03357b3dd"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#a1ad9c791a34c49df83ee4da03357b3dd">DL_SPI_Config::dataSize</a></div><div class="ttdeci">DL_SPI_DATA_SIZE dataSize</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:434</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga4c147edcdec7c6057a49d95048f97abc"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga4c147edcdec7c6057a49d95048f97abc">DL_SPI_flushTXFIFO</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_flushTXFIFO(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Flushes/removes all elements in the TX FIFO. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1505</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga5ab9f9b8aa78f2540df1275bf357f9f6"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga5ab9f9b8aa78f2540df1275bf357f9f6">DL_SPI_transmitDataCheck8</a></div><div class="ttdeci">bool DL_SPI_transmitDataCheck8(UNICOMM_Inst_Regs *unicomm, uint8_t data)</div><div class="ttdoc">Checks the TX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga5bacdf4f896de8130a47eb26af0d827e"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga5bacdf4f896de8130a47eb26af0d827e">DL_SPI_saveConfiguration</a></div><div class="ttdeci">bool DL_SPI_saveConfiguration(UNICOMM_Inst_Regs *unicomm, DL_SPI_backupConfig *ptr)</div><div class="ttdoc">Save SPI configuration before entering a power loss state. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaae2f6d36b802fcb87123119f585f6a92"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaae2f6d36b802fcb87123119f585f6a92">DL_SPI_transmitDataBlocking16</a></div><div class="ttdeci">void DL_SPI_transmitDataBlocking16(UNICOMM_Inst_Regs *unicomm, uint16_t data)</div><div class="ttdoc">Blocks to ensure transmit is ready before sending data. </div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_a130e352beadaf8c81348623d4047c6c4"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#a130e352beadaf8c81348623d4047c6c4">DL_SPI_Config::bitOrder</a></div><div class="ttdeci">DL_SPI_BIT_ORDER bitOrder</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:437</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga3a23d7b2838485495d3b2594f8e475fb"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga3a23d7b2838485495d3b2594f8e475fb">DL_SPI_isPeripheralAlignDataOnChipSelectEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isPeripheralAlignDataOnChipSelectEnabled(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Checks if data alignment on chip select for peripherals is enabled. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1165</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa6e283c1d9f3bf5f511629bf1a31889bd"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa6e283c1d9f3bf5f511629bf1a31889bd">DL_SPI_DATA_SIZE_13</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:276</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga01c74da83854fc96b8191108ae909f14"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga01c74da83854fc96b8191108ae909f14">DL_SPI_flushRXFIFO</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_flushRXFIFO(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Flushes/removes all elements in the RX FIFO. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1516</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga9cceab3b37b7e32f2d22a255cdb575f4"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga9cceab3b37b7e32f2d22a255cdb575f4">DL_SPI_transmitDataBlocking8</a></div><div class="ttdeci">void DL_SPI_transmitDataBlocking8(UNICOMM_Inst_Regs *unicomm, uint8_t data)</div><div class="ttdoc">Blocks to ensure transmit is ready before sending data. </div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_a01a39a0ca021fc4ebe46e8a020092330"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#a01a39a0ca021fc4ebe46e8a020092330">DL_SPI_Config::frameFormat</a></div><div class="ttdeci">DL_SPI_FRAME_FORMAT frameFormat</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:425</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gad62dc10499a7ad2a0285128125f75b51"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">DL_SPI_RX_FIFO_LEVEL</a></div><div class="ttdeci">DL_SPI_RX_FIFO_LEVEL</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:320</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaff1c105a127d98928b614bf71d886ec0"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaff1c105a127d98928b614bf71d886ec0">DL_SPI_enableLoopbackMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableLoopbackMode(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Enables loopback mode. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1045</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga4a3f1d987308f1df5248c5bfea68d4ba"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga4a3f1d987308f1df5248c5bfea68d4ba">DL_SPI_transmitData8</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_transmitData8(UNICOMM_Inst_Regs *unicomm, uint8_t data)</div><div class="ttdoc">Writes 8-bit data into the TX FIFO for transmit. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1575</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga2856971e4f44c549983e6358d0fde683aa2bc017cf293a353c915ceeef37b7191"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683aa2bc017cf293a353c915ceeef37b7191">DL_SPI_IIDX_TX_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:351</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_html_ga63c4d11fbba3c927b26ef96cd8208be6"><div class="ttname"><a href="group___u_n_i_c_o_m_m.html#ga63c4d11fbba3c927b26ef96cd8208be6">DL_UNICOMM_enablePower</a></div><div class="ttdeci">__STATIC_INLINE void DL_UNICOMM_enablePower(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Enables power on unicomm module. </div><div class="ttdef"><b>Definition:</b> dl_unicomm.h:85</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga8f6de2537534d19b61f645d3f6504630"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga8f6de2537534d19b61f645d3f6504630">DL_SPI_getDataSize</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_DATA_SIZE DL_SPI_getDataSize(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Get the configured size for transfers. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:967</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga46b7ccfc0c9044f7a4da44f0a766e6fc"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga46b7ccfc0c9044f7a4da44f0a766e6fc">DL_SPI_setMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setMode(UNICOMM_Inst_Regs *unicomm, DL_SPI_MODE mode)</div><div class="ttdoc">Set whether the device should be in controller/peripheral mode. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:982</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga79d02b79cd7d5383b93311454ed5f3efaf2bceaa49d585bf730cebb88c121fcf9"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efaf2bceaa49d585bf730cebb88c121fcf9">DL_SPI_BIT_ORDER_MSB_FIRST</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:250</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga773029828a0b68cdff80d13e1fda363ba74d6cfb81a9045badfdeed0b05064ef7"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba74d6cfb81a9045badfdeed0b05064ef7">DL_SPI_PARITY_NONE</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:197</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga1e9272584a58f80d633cb1f44b39c44c"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga1e9272584a58f80d633cb1f44b39c44c">DL_SPI_transmitData16</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_transmitData16(UNICOMM_Inst_Regs *unicomm, uint16_t data)</div><div class="ttdoc">Writes 16-bit data into the TX FIFO for transmit. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1596</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a4f98fe7f75a85732c6ddb908b640038e"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a4f98fe7f75a85732c6ddb908b640038e">DL_SPI_backupConfig::backupRdy</a></div><div class="ttdeci">bool backupRdy</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:506</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggacadd49262d90984a5c6ff8aec05762f8a8b4d2ca1d4f3596e96b8d121a18154d0"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a8b4d2ca1d4f3596e96b8d121a18154d0">DL_SPI_CLOCK_ASYNC_PLL</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:411</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga3321e47bd2eb2a0e5ae65959981b50ed"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga3321e47bd2eb2a0e5ae65959981b50ed">DL_SPI_getEnabledDMAReceiveEvent</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledDMAReceiveEvent(UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</div><div class="ttdoc">Check which SPI interrupt for DMA receive events is enabled. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:2221</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga8b5b5f327e9cab30e3ea4902019f6ebb"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga8b5b5f327e9cab30e3ea4902019f6ebb">DL_SPI_getBitOrder</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_BIT_ORDER DL_SPI_getBitOrder(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Get the current bit order used for transfers. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1030</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaa8546e61730f6d6663f2e3abcb91cd66"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaa8546e61730f6d6663f2e3abcb91cd66">DL_SPI_isPowerEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isPowerEnabled(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Returns if power on spi module. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:552</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gab0f8741528ccb3c5545eeb93d82e389c"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gab0f8741528ccb3c5545eeb93d82e389c">DL_SPI_getPeripheralReceiveTimeout</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getPeripheralReceiveTimeout(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Get peripheral receive timeout. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1245</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaf93d09a525bbff8009cdc4ea84734711"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaf93d09a525bbff8009cdc4ea84734711">DL_SPI_getDelayedSampling</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getDelayedSampling(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Get the delay sampling. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1434</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_af141455349f29ba827afbb28e2083e68"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#af141455349f29ba827afbb28e2083e68">DL_SPI_backupConfig::controlWord1</a></div><div class="ttdeci">uint32_t controlWord1</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:475</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gabb1cccdbbcb6d0a47d00f21d4c89bd8d"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gabb1cccdbbcb6d0a47d00f21d4c89bd8d">DL_SPI_getRepeatTransmit</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getRepeatTransmit(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Get counter for repeated transmit. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1115</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga6818603d088d55c0ffb637fb51981b6d"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga6818603d088d55c0ffb637fb51981b6d">DL_SPI_enable</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enable(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Enable the SPI peripheral. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:586</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga7e0138ae1f932dfb0d538d7135449233"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga7e0138ae1f932dfb0d538d7135449233">DL_SPI_fillTXFIFO16</a></div><div class="ttdeci">uint32_t DL_SPI_fillTXFIFO16(UNICOMM_Inst_Regs *unicomm, uint16_t *buffer, uint32_t count)</div><div class="ttdoc">Fill the TX FIFO using 16 bit access. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5aa13ed10b6b2ea0e346ac3257daeec59e"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5aa13ed10b6b2ea0e346ac3257daeec59e">DL_SPI_CLOCK_DIVIDE_RATIO_7</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:391</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga71421a80d7a242fa82370ceb87993251"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga71421a80d7a242fa82370ceb87993251">DL_SPI_isReset</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isReset(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Returns if spi peripheral was reset. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:576</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga1743602077da2bd9291fce5cbfb936f1"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga1743602077da2bd9291fce5cbfb936f1">DL_SPI_setRepeatTransmit</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setRepeatTransmit(UNICOMM_Inst_Regs *unicomm, uint32_t numRepeats)</div><div class="ttdoc">Set counter for repeated transmit. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1093</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gad279c9ef6894faf85fd29c683467d635"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gad279c9ef6894faf85fd29c683467d635">DL_SPI_isTransmitParityEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isTransmitParityEnabled(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Checks if transmit parity is enabled. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:897</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gae9e94c8801a49193786ea9d810b2b099"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gae9e94c8801a49193786ea9d810b2b099">DL_SPI_fillTXFIFO32</a></div><div class="ttdeci">uint32_t DL_SPI_fillTXFIFO32(UNICOMM_Inst_Regs *unicomm, uint32_t *buffer, uint32_t count)</div><div class="ttdoc">Fill the TX FIFO using 32 bit access. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaa46d62e4f3d43341cb1469be84744f43"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaa46d62e4f3d43341cb1469be84744f43">DL_SPI_reset</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_reset(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Resets spi peripheral. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:562</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga630122c7fd89216c593d927472ac8787"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga630122c7fd89216c593d927472ac8787">DL_SPI_disableSuspend</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableSuspend(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Resume external communication. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:2398</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga2856971e4f44c549983e6358d0fde683a5c45bba1aedaf9345e34d5257c7721bf"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a5c45bba1aedaf9345e34d5257c7721bf">DL_SPI_IIDX_PREIRQ_TX</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:371</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gae01a3ae7f8bcf9d65aba206a88fc35a1"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gae01a3ae7f8bcf9d65aba206a88fc35a1">DL_SPI_setControllerCommandDataModeConfig</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setControllerCommandDataModeConfig(UNICOMM_Inst_Regs *unicomm, uint32_t config)</div><div class="ttdoc">Configure the command/data mode. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1274</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga4fe93be261ce5deb6fd29ae537e75e4f"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga4fe93be261ce5deb6fd29ae537e75e4f">DL_SPI_receiveData32</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_receiveData32(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Reads 32-bit data from the RX FIFO. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1681</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1ae1c69be67fdb1c844425a33cb21335bd"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1ae1c69be67fdb1c844425a33cb21335bd">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA1</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:232</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaba60833489ba62d5c55c43f39b662585"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaba60833489ba62d5c55c43f39b662585">DL_SPI_receiveDataBlocking16</a></div><div class="ttdeci">uint16_t DL_SPI_receiveDataBlocking16(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Blocks to ensure receive is ready before reading data. </div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga5e47c155d5ae1f77f9e5666710d4908a"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga5e47c155d5ae1f77f9e5666710d4908a">DL_SPI_enablePeripheralDataOutput</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enablePeripheralDataOutput(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Enables peripheral data output. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1357</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa9b1d16811f116e0b793ebb68c83d4b4b"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa9b1d16811f116e0b793ebb68c83d4b4b">DL_SPI_DATA_SIZE_10</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:270</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gad3fc3b425e2b550f0b203581bc63cef0"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gad3fc3b425e2b550f0b203581bc63cef0">DL_SPI_setBitRateSerialClockDivider</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setBitRateSerialClockDivider(UNICOMM_Inst_Regs *unicomm, uint32_t SCR)</div><div class="ttdoc">Set the SPI bit rate serial clock divider (SCR) </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1538</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga2c7c05ddc2ea7773ff05cb36b56b8f55"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga2c7c05ddc2ea7773ff05cb36b56b8f55">DL_SPI_getControllerCommandDataModeConfig</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getControllerCommandDataModeConfig(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Get the command/data mode configuration. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1296</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga79d02b79cd7d5383b93311454ed5f3ef"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a></div><div class="ttdeci">DL_SPI_BIT_ORDER</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:248</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_html_ga78cf526a2e6faa5d7e7bf34d9ecf91ec"><div class="ttname"><a href="group___u_n_i_c_o_m_m.html#ga78cf526a2e6faa5d7e7bf34d9ecf91ec">DL_UNICOMM_isReset</a></div><div class="ttdeci">__STATIC_INLINE bool DL_UNICOMM_isReset(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Returns if unicomm peripheral was reset. </div><div class="ttdef"><b>Definition:</b> dl_unicomm.h:137</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa8b6473c34ee7b4ffcea9fa5bd304ce8f"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8b6473c34ee7b4ffcea9fa5bd304ce8f">DL_SPI_DATA_SIZE_11</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:272</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga15208bcdee85c9fdd007a85e761a4843"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">DL_SPI_TX_FIFO_LEVEL</a></div><div class="ttdeci">DL_SPI_TX_FIFO_LEVEL</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:300</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gaac2934c8a324deff28af244a65d9bcc9"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gaac2934c8a324deff28af244a65d9bcc9">DL_SPI_isEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isEnabled(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Checks if the SPI peripheral is enabled. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:601</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga2644bed5c4224bade00e86742793da02"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga2644bed5c4224bade00e86742793da02">DL_SPI_setPeripheralReceiveTimeout</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setPeripheralReceiveTimeout(UNICOMM_Inst_Regs *unicomm, uint32_t timeout)</div><div class="ttdoc">Set peripheral receive timeout. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1225</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga23102f9d6152266113a1c3f7dfccb48b"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga23102f9d6152266113a1c3f7dfccb48b">DL_SPI_isTXFIFOEmpty</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isTXFIFOEmpty(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Checks if the TX FIFO is empty. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:665</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5a29d85bce11775e265d98b07d16019a89"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a29d85bce11775e265d98b07d16019a89">DL_SPI_CLOCK_DIVIDE_RATIO_2</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:381</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gae9a58690194853c9734a9e7e8f66fa26"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gae9a58690194853c9734a9e7e8f66fa26">DL_SPI_setFrameFormat</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setFrameFormat(UNICOMM_Inst_Regs *unicomm, DL_SPI_FRAME_FORMAT frameFormat)</div><div class="ttdoc">Set the frame format to use. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:915</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_a11b3fa681115141e587e65c7f6f6c586"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#a11b3fa681115141e587e65c7f6f6c586">DL_SPI_Config::parity</a></div><div class="ttdeci">DL_SPI_PARITY parity</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:431</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga497bca61642bf44b803ffdb6f5d79578"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga497bca61642bf44b803ffdb6f5d79578">DL_SPI_enableDMAReceiveEvent</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableDMAReceiveEvent(UNICOMM_Inst_Regs *unicomm, uint32_t interrupt)</div><div class="ttdoc">Enable SPI interrupt for triggering the DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:2143</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_af4a7c7464cf67b34da6ab3a427538cd5"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#af4a7c7464cf67b34da6ab3a427538cd5">DL_SPI_Config::mode</a></div><div class="ttdeci">DL_SPI_MODE mode</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:419</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga2856971e4f44c549983e6358d0fde683a6cc30e9849e8ed53ff1b4b0b333860c6"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6cc30e9849e8ed53ff1b4b0b333860c6">DL_SPI_IIDX_LTOUT</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:373</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gafc2af686e38087c6e143fde311dabc15"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gafc2af686e38087c6e143fde311dabc15">DL_SPI_receiveData8</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_SPI_receiveData8(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Reads 8-bit data from the RX FIFO. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1639</div></div>
<div class="ttc" id="struct_d_l___s_p_i___clock_config_html_a4be6041f85196df8643ac8c3cff8a6ad"><div class="ttname"><a href="struct_d_l___s_p_i___clock_config.html#a4be6041f85196df8643ac8c3cff8a6ad">DL_SPI_ClockConfig::clockSel</a></div><div class="ttdeci">DL_SPI_CLOCK clockSel</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:452</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga174b6eb603baf5e5ba434a6134bb91f1"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga174b6eb603baf5e5ba434a6134bb91f1">DL_SPI_disableReceiveParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableReceiveParity(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Disables receive parity. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:836</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa3fa58ffbefaf1022f39003eb1b28b0b0"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3fa58ffbefaf1022f39003eb1b28b0b0">DL_SPI_DATA_SIZE_6</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:262</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gae37937985040de05dada3216a179f19f"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gae37937985040de05dada3216a179f19f">DL_SPI_transmitData32</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_transmitData32(UNICOMM_Inst_Regs *unicomm, uint32_t data)</div><div class="ttdoc">Writes 32-bit data into the TX FIFO for transmit. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:1617</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843a99805227a259d9b05d640b29f2997a15"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a99805227a259d9b05d640b29f2997a15">DL_SPI_TX_FIFO_LEVEL_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:310</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_html_ggacaef00ac2572e77393d9dab8b620c9cca5a4a6b495d1c41d3ec617989965bfb40"><div class="ttname"><a href="group___u_n_i_c_o_m_m.html#ggacaef00ac2572e77393d9dab8b620c9cca5a4a6b495d1c41d3ec617989965bfb40">DL_UNICOMM_SPI</a></div><div class="ttdef"><b>Definition:</b> dl_unicomm.h:73</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_aa7148db60344351efe3f73af77cb6046"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#aa7148db60344351efe3f73af77cb6046">DL_SPI_backupConfig::divideRatio</a></div><div class="ttdeci">uint32_t divideRatio</div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:485</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ga39a7345377efd59216b506ca209c8c05"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ga39a7345377efd59216b506ca209c8c05">DL_SPI_disablePower</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disablePower(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Disables power on spi module. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:539</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daaf01c3d840262daea42d9a29b08edcd0c"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaf01c3d840262daea42d9a29b08edcd0c">DL_SPI_DATA_SIZE_7</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:264</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_gabf07f19d2452892168927a3b560a48d3"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#gabf07f19d2452892168927a3b560a48d3">DL_SPI_enableDMATransmitEvent</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableDMATransmitEvent(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Enable SPI interrupt for triggering the DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:2162</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_html_ga6d46fbf8cff1f3d4740727da5ed6b457"><div class="ttname"><a href="group___u_n_i_c_o_m_m.html#ga6d46fbf8cff1f3d4740727da5ed6b457">DL_UNICOMM_isPowerEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_UNICOMM_isPowerEnabled(UNICOMM_Inst_Regs *unicomm)</div><div class="ttdoc">Returns if power on unicomm module. </div><div class="ttdef"><b>Definition:</b> dl_unicomm.h:110</div></div>
<div class="ttc" id="group___u_n_i_c_o_m_m_s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0a04e270bb79f5f11f6858dc5247d193ec"><div class="ttname"><a href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a04e270bb79f5f11f6858dc5247d193ec">DL_SPI_CHIP_SELECT_0</a></div><div class="ttdef"><b>Definition:</b> dl_unicommspi.h:288</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml"> Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
