<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'bit_reverse' (loop 'Reverse'): Unable to schedule 'load' operation ('X_R_load', ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58) on array 'X_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_R'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="hls_FFT_bitReverse" solutionName="solution1" date="2022-10-20T22:23:43.540+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'." projectName="hls_FFT_bitReverse" solutionName="solution1" date="2022-10-20T22:23:43.426+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_I'." projectName="hls_FFT_bitReverse" solutionName="solution1" date="2022-10-20T22:23:43.411+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'." projectName="hls_FFT_bitReverse" solutionName="solution1" date="2022-10-20T22:23:43.402+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'." projectName="hls_FFT_bitReverse" solutionName="solution1" date="2022-10-20T22:23:43.394+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_I'." projectName="hls_FFT_bitReverse" solutionName="solution1" date="2022-10-20T22:23:43.385+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_I'." projectName="hls_FFT_bitReverse" solutionName="solution1" date="2022-10-20T22:23:43.375+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'X_R'." projectName="hls_FFT_bitReverse" solutionName="solution1" date="2022-10-20T22:23:43.366+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'X_R'." projectName="hls_FFT_bitReverse" solutionName="solution1" date="2022-10-20T22:23:43.358+0800" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR." projectName="hls_FFT_bitReverse" solutionName="solution1" date="2022-10-20T22:23:43.176+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_I_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_I_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_I_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_I_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_I_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_I_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_I_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_I_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_I_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_I_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_R_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_R_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_R_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_R_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_R_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_R_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_R_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_R_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_R_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/X_R_address0 -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AESL_inst_bit_reverse/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_bit_reverse_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/LENGTH_X_R -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/LENGTH_X_I -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_I_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_I_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_I_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_I_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_I_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_I_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_I_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_I_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_I_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_I_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_R_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_R_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_R_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_R_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_R_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_R_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_R_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_R_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_R_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_bit_reverse_top/X_R_address0 -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config bit_reverse.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;                 155WARNING:write conflict----port0 and port1 write to the same address:000 at the same clock. Port1 has the high priority.&#xD;&#xA;                1115WARNING:write conflict----port0 and port1 write to the same address:030 at the same clock. Port1 has the high priority.&#xD;&#xA;                1595WARNING:write conflict----port0 and port1 write to the same address:048 at the same clock. Port1 has the high priority.&#xD;&#xA;                2555WARNING:write conflict----port0 and port1 write to the same address:078 at the same clock. Port1 has the high priority.&#xD;&#xA;                2795WARNING:write conflict----port0 and port1 write to the same address:084 at the same clock. Port1 has the high priority.&#xD;&#xA;                3755WARNING:write conflict----port0 and port1 write to the same address:0b4 at the same clock. Port1 has the high priority.&#xD;&#xA;                4235WARNING:write conflict----port0 and port1 write to the same address:0cc at the same clock. Port1 has the high priority.&#xD;&#xA;                5195WARNING:write conflict----port0 and port1 write to the same address:0fc at the same clock. Port1 has the high priority.&#xD;&#xA;                5315WARNING:write conflict----port0 and port1 write to the same address:102 at the same clock. Port1 has the high priority.&#xD;&#xA;                6275WARNING:write conflict----port0 and port1 write to the same address:132 at the same clock. Port1 has the high priority.&#xD;&#xA;                6755WARNING:write conflict----port0 and port1 write to the same address:14a at the same clock. Port1 has the high priority.&#xD;&#xA;                7715WARNING:write conflict----port0 and port1 write to the same address:17a at the same clock. Port1 has the high priority.&#xD;&#xA;                7955WARNING:write conflict----port0 and port1 write to the same address:186 at the same clock. Port1 has the high priority.&#xD;&#xA;                8915WARNING:write conflict----port0 and port1 write to the same address:1b6 at the same clock. Port1 has the high priority.&#xD;&#xA;                9395WARNING:write conflict----port0 and port1 write to the same address:1ce at the same clock. Port1 has the high priority.&#xD;&#xA;               10355WARNING:write conflict----port0 and port1 write to the same address:1fe at the same clock. Port1 has the high priority.&#xD;&#xA;               10415WARNING:write conflict----port0 and port1 write to the same address:201 at the same clock. Port1 has the high priority.&#xD;&#xA;               11375WARNING:write conflict----port0 and port1 write to the same address:231 at the same clock. Port1 has the high priority.&#xD;&#xA;               11855WARNING:write conflict----port0 and port1 write to the same address:249 at the same clock. Port1 has the high priority.&#xD;&#xA;               12815WARNING:write conflict----port0 and port1 write to the same address:279 at the same clock. Port1 has the high priority.&#xD;&#xA;               13055WARNING:write conflict----port0 and port1 write to the same address:285 at the same clock. Port1 has the high priority.&#xD;&#xA;               14015WARNING:write conflict----port0 and port1 write to the same address:2b5 at the same clock. Port1 has the high priority.&#xD;&#xA;               14495WARNING:write conflict----port0 and port1 write to the same address:2cd at the same clock. Port1 has the high priority.&#xD;&#xA;               15455WARNING:write conflict----port0 and port1 write to the same address:2fd at the same clock. Port1 has the high priority.&#xD;&#xA;               15575WARNING:write conflict----port0 and port1 write to the same address:303 at the same clock. Port1 has the high priority.&#xD;&#xA;               16535WARNING:write conflict----port0 and port1 write to the same address:333 at the same clock. Port1 has the high priority.&#xD;&#xA;               17015WARNING:write conflict----port0 and port1 write to the same address:34b at the same clock. Port1 has the high priority.&#xD;&#xA;               17975WARNING:write conflict----port0 and port1 write to the same address:37b at the same clock. Port1 has the high priority.&#xD;&#xA;               18215WARNING:write conflict----port0 and port1 write to the same address:387 at the same clock. Port1 has the high priority.&#xD;&#xA;               19175WARNING:write conflict----port0 and port1 write to the same address:3b7 at the same clock. Port1 has the high priority.&#xD;&#xA;               19655WARNING:write conflict----port0 and port1 write to the same address:3cf at the same clock. Port1 has the high priority.&#xD;&#xA;               20615WARNING:write conflict----port0 and port1 write to the same address:3ff at the same clock. Port1 has the high priority.&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;20625000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 20685 ns : File &quot;C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_bitReverse/solution1/sim/verilog/bit_reverse.autotb.v&quot; Line 312&#xD;&#xA;## quit" projectName="hls_FFT_bitReverse" solutionName="solution1" date="2022-10-20T22:25:00.822+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" projectName="hls_FFT_bitReverse" solutionName="solution1" date="2022-10-20T22:24:42.836+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
