Data_For_RDAFlowver5.0
	top level∂Â
rvfpgabasys3
LinkDesign_Blackboxes◊ò
synthFileNames°
69ö/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ic_mem.svö
74ì/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu.sv§
75ù/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_addrcheck.sv£
80ú/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_mem.sv•
76û/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_buffer.svû
81ó/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_ecc.sv£
77ú/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_intf.sv¢
82õ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_lsc_ctl.sv§
78ù/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_clkdomain.sv†
83ô/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_stbuf.sv£
79ú/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv¢
84õ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_trigger.svñ
85è/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_mem.sv±
90™/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.svõ
86î/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv≠
91¶/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv¢
87õ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/pic_map_auto.hö
92ì/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/mem_lib.svó
88ê/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.svµ
93Æ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.svº
89µ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv∏
94±/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.svπ
95≤/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_register.svü
96ò/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.svß
97†/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv}
98w/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/rvfpgabasys3.svï
99é/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v
NumFileNames135Ö
100~/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/axi_ram.vç
101Ö/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/clk_gen_basys3.vä
102Ç/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/BootROM/dpram64.vê
103à/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/spi/fifo4.vî
104å/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/gpio/gpio_top.vô
110ë/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_receiver.vò
105ê/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/gpio/gpio_defines.vò
111ê/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_defines.ví
106ä/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/ptc/ptc_top.vï
112ç/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_regs.vñ
107é/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/ptc/ptc_defines.vñ
113é/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_rfifo.vì
108ã/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/raminfr.võ
114ì/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_sync_flops.vô
109ë/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/spi/simple_spi_top.v•
120ù/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vhñ
115é/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_tfifo.v©
121°/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vhî
116å/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_top.v®
122†/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vú
117î/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_transmitter.vë
123â/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/BootROM/wb_mem_wrapper.vì
118ã/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_wb.vƒ
124º/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.và
119Ä/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/veerwolf_core.v¨
130§/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/Minimal_RVFPGA/Minimal_RVFPGA.runs/synth_1/1993/src/timing_b.vhd¨
125§/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/Minimal_RVFPGA/Minimal_RVFPGA.runs/synth_1/1993/src/std_1164.vhd¨
131§/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/Minimal_RVFPGA/Minimal_RVFPGA.runs/synth_1/1993/src/prmtvs_p.vhd¨
126§/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/Minimal_RVFPGA/Minimal_RVFPGA.runs/synth_1/1993/src/standard.vhd¨
132§/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/Minimal_RVFPGA/Minimal_RVFPGA.runs/synth_1/1993/src/prmtvs_b.vhdØ
127ß/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/Minimal_RVFPGA/Minimal_RVFPGA.runs/synth_1/1993/src/numeric_std.vhd¨
133§/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/Minimal_RVFPGA/Minimal_RVFPGA.runs/synth_1/1993/src/syn_arit.vhd™
128¢/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/Minimal_RVFPGA/Minimal_RVFPGA.runs/synth_1/1993/src/textio.vhd¨
134§/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/Minimal_RVFPGA/Minimal_RVFPGA.runs/synth_1/1993/src/syn_unsi.vhd¨
129§/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/Minimal_RVFPGA/Minimal_RVFPGA.runs/synth_1/1993/src/timing_p.vhdN
10H/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhdK
11E/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhdO
12I/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhdM
13G/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhdM
14G/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhdQ
15K/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhdJ
20D/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/ADDSUB_MACRO.vL
16F/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhdL
21F/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.vG
17A/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/MACC_MACRO.vhdO
22I/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.vL
23F/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.vG
18A/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/MULT_MACRO.vhdP
24J/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.vK
19E/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/ADDMACC_MACRO.vH
30B/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/MULT_MACRO.vN
25H/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.vN
31H/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/retarget/MULT18X18.vhdN
26H/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/EQ_COMPARE_MACRO.vO
32I/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/retarget/MULT18X18S.vhdR
27L/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.vA
1</tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_VCOMP.vhd•
33û/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/common_defines.vhM
28G/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v@
2;/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_VPKG.vhdü
34ò/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vhH
29B/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/MACC_MACRO.v>
39/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v 
40√/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svhµ
35Æ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.svA
4</tools/Xilinx/Vivado/2022.2/scripts/rt/data/internal_cells.v√
41º/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.svµ
36Æ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv7
52/tools/Xilinx/Vivado/2022.2/scripts/rt/data/BUFT.v≈
42æ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh¡
37∫/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.svJ
6E/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhd≈
43æ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv…
38¬/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.svI
7D/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/ADDMACC_MACRO.vhd»
44¡/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv…
39¬/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svhH
8C/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd§
45ù/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.svJ
9E/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhdà
50Å/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/bscan_tap.sv¬
46ª/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv±
51™/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv¡
47∫/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv∑
52∞/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv¬
48ª/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.svû
53ó/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_def.svö
49ì/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.svö
54ì/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dbg/el2_dbg.sv†
55ô/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh¢
60õ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_tlu_ctl.svö
56ì/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec.sv¢
61õ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_trigger.sv•
57û/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.svõ
62î/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_dma_ctrl.sv¢
58õ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_gpr_ctl.svö
63ì/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu.sv°
59ö/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_ib_ctl.sv¢
64õ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_alu_ctl.svö
65ì/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv£
70ú/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_iccm_mem.sv¢
66õ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_aln_ctl.sv¢
71õ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ifc_ctl.sv°
67ö/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_bp_ctl.sv¢
72õ/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_mem_ctl.svß
68†/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_compress_ctl.svö
73ì/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/el2_lib.svÁ¥

synthStatsO
caseNotFullNoDefault
Owrite_state_reg
L193
Mnullname
F100?
caseNotFullNoDefault
L160
Mnullname
F97
O ?
caseNotFullNoDefault
L227
Mnullname
F97
O ä
BRAMNoOutReg
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_0 
L109ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_1 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_2 ä
BRAMNoOutReg
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_3 
L109
Mnullnameä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_4 ä
BRAMNoOutReg
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_5 
L109ä
BRAMNoOutReg
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_6 
L109ä
BRAMNoOutReg
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_7 
L109
Mnullnameä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_8 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_9 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_10 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_11 ã
BRAMNoOutRegY
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_12 
L109
Mnullname
F92ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_13 ã
BRAMNoOutReg
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_14 
L109ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_15 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_16 ã
BRAMNoOutRegY
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_17 
L109
Mnullname
F92ã
BRAMNoOutRegY
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_18 
L109
Mnullname
F92ã
BRAMNoOutRegY
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_19 
L109
Mnullname
F92ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_0 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_1 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_2 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_3 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_4 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_5 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_6 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_7 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_8 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_9 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_10 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_11 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_12 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_13 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_14 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_15 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_16 ã
BRAMNoOutReg
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_17 
L109
Mnullnameã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_18 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_19 ä
BRAMNoOutRegX
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_0 
L109
Mnullname
F92ä
BRAMNoOutReg
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_1 
L109
Mnullnameä
BRAMNoOutReg
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_2 
L109
Mnullnameä
BRAMNoOutReg
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_3 
L109
Mnullnameä
BRAMNoOutReg
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_4 
L109
Mnullnameä
BRAMNoOutReg
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_5 
L109
Mnullnameä
BRAMNoOutRegX
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_6 
L109
Mnullname
F92ä
BRAMNoOutReg
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_7 
L109ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_8 ä
BRAMNoOutReg
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_9 
L109
Mnullnameã
BRAMNoOutRegY
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_10 
L109
Mnullname
F92ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_11 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_12 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_13 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_14 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_15 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_16 ã
BRAMNoOutReg
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_17 
L109
Mnullnameã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_18 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_19 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_0 ä
BRAMNoOutRegX
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_1 
L109
Mnullname
F92ä
BRAMNoOutRegX
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_2 
L109
Mnullname
F92ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_3 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_4 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_5 ä
BRAMNoOutRegX
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_6 
L109
Mnullname
F92ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_7 ä
BRAMNoOutReg
L109
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_8 ä
BRAMNoOutReg
Mnullname
F92X
OS\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_9 
L109ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_10 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_11 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_12 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_13 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_14 ã
BRAMNoOutReg
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_15 
L109ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_16 ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_17 ã
BRAMNoOutRegY
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_18 
L109
Mnullname
F92ã
BRAMNoOutReg
L109
Mnullname
F92Y
OT\veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_19 
BRAMNoOutRegM
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0 
L109
Mnullname
F92
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_1 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_2 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_3 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_4 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_5 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_6 
BRAMNoOutRegM
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_7 
L109
Mnullname
F92
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_8 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_9 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_10 Ä
BRAMNoOutRegN
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_11 
L109
Mnullname
F92Ä
BRAMNoOutReg
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_12 
L109
MnullnameÄ
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_13 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_14 Ä
BRAMNoOutReg
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_15 
L109Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_16 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_17 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_18 Ä
BRAMNoOutReg
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_19 
L109
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_0 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_2 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_3 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_4 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_5 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_6 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_7 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_8 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_9 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_10 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_11 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_12 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_13 Ä
BRAMNoOutRegN
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_14 
L109
Mnullname
F92Ä
BRAMNoOutReg
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_15 
L109
MnullnameÄ
BRAMNoOutRegN
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_16 
L109
Mnullname
F92Ä
BRAMNoOutReg
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_17 
L109
MnullnameÄ
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_18 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_19 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_0 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_1 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_2 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_3 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_4 
BRAMNoOutReg
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_5 
L109
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_6 
BRAMNoOutReg
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_7 
L109
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_8 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_9 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_10 Ä
BRAMNoOutReg
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_11 
L109
MnullnameÄ
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_12 Ä
BRAMNoOutReg
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_13 
L109Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_14 Ä
BRAMNoOutRegN
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_15 
L109
Mnullname
F92Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_16 Ä
BRAMNoOutRegN
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_17 
L109
Mnullname
F92Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_18 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_19 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_0 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_2 
BRAMNoOutRegM
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_3 
L109
Mnullname
F92
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_4 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_5 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_6 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_7 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_8 
BRAMNoOutReg
L109
Mnullname
F92M
OH\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_9 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_10 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_11 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_12 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_13 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_14 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_15 Ä
BRAMNoOutReg
L109
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_16 Ä
BRAMNoOutReg
Mnullname
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_17 
L109Ä
BRAMNoOutReg
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_18 
L109
MnullnameÄ
BRAMNoOutReg
F92N
OI\veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_19 
L109
MnullnameI
BRAMNoOutReg
L160
Mnullname
F100
O\ram/mem_reg_0_0 I
BRAMNoOutReg
L160
Mnullname
F100
O\ram/mem_reg_0_1 I
BRAMNoOutReg
L160
Mnullname
F100
O\ram/mem_reg_1_0 I
BRAMNoOutReg
L160
Mnullname
F100
O\ram/mem_reg_1_1 I
BRAMNoOutReg
O\ram/mem_reg_2_0 
L160
Mnullname
F100I
BRAMNoOutReg
L160
Mnullname
F100
O\ram/mem_reg_2_1 I
BRAMNoOutReg
L160
Mnullname
F100
O\ram/mem_reg_3_0 I
BRAMNoOutReg
L160
Mnullname
F100
O\ram/mem_reg_3_1 I
BRAMNoOutReg
L160
Mnullname
F100
O\ram/mem_reg_4_0 I
BRAMNoOutReg
L160
Mnullname
F100
O\ram/mem_reg_4_1 I
BRAMNoOutReg
L160
Mnullname
F100
O\ram/mem_reg_5_0 I
BRAMNoOutReg
O\ram/mem_reg_5_1 
L160
Mnullname
F100I
BRAMNoOutReg
Mnullname
F100
O\ram/mem_reg_6_0 
L160I
BRAMNoOutReg
L160
Mnullname
F100
O\ram/mem_reg_6_1 I
BRAMNoOutReg
Mnullname
F100
O\ram/mem_reg_7_0 
L160I
BRAMNoOutReg
L160
Mnullname
F100
O\ram/mem_reg_7_1 ©ì
ElaboratedNamesForRQSéì
DSP_RAM*
200728  {veerwolf/bootrom/ram/mem_reg} =
12165792 {veerwolf/rvtop/veer/dma_ctrl/fifo_full_spec2_i} 9
3059754. {veerwolf/rvtop/veer/dbg/sb_bus_rdata5_i__1} !
524314 {veerwolf/spi/spcr_i} ›
1081377— {veerwolf/uart16550_0/regs/transmitter/tstate_i__3} {veerwolf/uart16550_0/regs/transmitter/tstate_i__5} {veerwolf/uart16550_0/regs/transmitter/tstate_i__7} {veerwolf/uart16550_0/regs/transmitter/tstate_i__9} 9
9191475. {veerwolf/rvtop/veer/dec/tlu/mhpmc5_incr0_i} E
745529; {veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/full_end_addr_d_0_i} 
1089538 {ram/mem_reg} :
5066803/ {veerwolf/rvtop/veer/dec/tlu/mcycleh_inc_0_i} 8
1904711- {veerwolf/rvtop/mem/iccm.iccm/iccm_data1_i} Û
1060902Á {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[0]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[10]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[11]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[12]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[13]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[14]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[15]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[1]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[2]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[3]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[5]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[7]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[8]_i__0} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[9]_i__0} >
18678133 {veerwolf/uart16550_0/regs/receiver/counter_b0_i} H
5382191= {veerwolf/rvtop/veer/ifu/mem_ctl/iccm_ecc_corr_index_in1_i} ”
3158081« {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/obuf_force_wr_en2_i} {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/obuf_force_wr_en3_i} {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/obuf_force_wr_en4_i} E
1904681: {veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsadder/rs1_inc0_i} ·
917537÷ {veerwolf/uart16550_0/regs/transmitter/counter_i__4} {veerwolf/uart16550_0/regs/transmitter/parity_xor_i__0} {veerwolf/uart16550_0/regs/transmitter/stx_o_tmp_i__0} {veerwolf/uart16550_0/regs/transmitter/tf_pop_i} E
434203; {veerwolf/spi/rfifo/mem_reg} {veerwolf/spi/wfifo/mem_reg} {
2035753p {veerwolf/rvtop/veer/dec/decode/ibradder_correct/pc_dec0_i} {veerwolf/rvtop/veer/exu/i_alu/ibradder/pc_dec0_i} 9
4997171. {veerwolf/rvtop/veer/dec/tlu/mcyclel_inc0_i} 9
655420/ {veerwolf/rvtop/veer/lsu/stbuf/RdPtrPlus10_i} ?
10609284 {veerwolf/rvtop/veer/lsu/bus_intf/ld_fwddata_m1_i} Ñ
434211z {veerwolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg} {veerwolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg} A
14213496 {veerwolf/uart16550_0/regs/receiver/rbit_counter0_i} =
17736052 {veerwolf/uart16550_0/regs/receiver/toc_value_i} G
4677679< {veerwolf/rvtop/veer/ifu/mem_ctl/bus_new_rd_addr_count3_i} ˆ

335883Î
 {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/status_cnt_n0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/status_cnt_n0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_w_fifo/status_cnt_n0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/status_cnt_n0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/status_cnt_n0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/status_cnt_n0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/status_cnt_n0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/status_cnt_n0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/status_cnt_n0_i__0} ?
11059534 {veerwolf/uart16550_0/regs/transmitter/counter0_i} :
6529075/ {veerwolf/rvtop/veer/dec/tlu/mdccmect_inc0_i} :
6595160 {veerwolf/rvtop/veer/lsu/stbuf/WrPtrPlus1_0_i} E
782374; {veerwolf/uart16550_0/regs/receiver/fifo_rx/top_plus_1_i} F
1064998; {veerwolf/uart16550_0/regs/receiver/fifo_rx/bottom0_i__0} :
5611720 {veerwolf/wb_intercon0/wb_mux_io/wbm_dat_o0_i} B
14254757 {veerwolf/rvtop/veer/dma_ctrl/dma_nack_count_d2_i__0} /
2879520$ {veerwolf/uart16550_0/regs/dlc0_i} [
3305537P {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/lsu_nonblock_data_unalgn_00_i__1} 5
3043360* {veerwolf/uart16550_0/regs/block_cnt0_i} Ëj
245770›j {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_counter/i_counter/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_counter/i_counter/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_d0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_counter/i_counter/counter_d0_i} {veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_d0_i} .
593945$ {veerwolf/syscon/irq_timer_cnt0_i} ;
51487230 {veerwolf/rvtop/veer/dec/tlu/minstretl_inc0_i} ˙

372747Ô
 {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/read_pointer_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/read_pointer_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/read_pointer_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/read_pointer_q0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/read_pointer_q0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_w_fifo/read_pointer_q0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/read_pointer_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/read_pointer_q0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/read_pointer_q0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/read_pointer_q0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/read_pointer_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/read_pointer_q0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/read_pointer_q0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/read_pointer_q0_i} H
733218> {veerwolf/uart16550_0/regs/transmitter/fifo_tx/top_plus_1_i} <
23962021 {veerwolf/rvtop/veer/dbg/dbg_cmd_next_addr_0_i} A
13394256 {veerwolf/uart16550_0/regs/transmitter/counter_i__1} $
1310722 {ram/read_addr_next0_i} J
11780147> {veerwolf/rvtop/veer/dec/tlu/int_timers/mitcnt1_inc_cout0_i} J
11685939> {veerwolf/rvtop/veer/dec/tlu/int_timers/mitcnt0_inc_cout0_i} <
52470271 {veerwolf/rvtop/veer/dec/tlu/minstreth_inc_0_i} =
13353632 {veerwolf/rvtop/veer/dma_ctrl/dma_dbg_rddata5_i} ;
15032570 {veerwolf/syscon/SegDispl_Ctr/SevSegDec/seg_i} O
1687617D {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/store_data_lo_r_01_i} N
1949761C {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/obuf_wr_timer_in1_i} E
117842439 {veerwolf/rvtop/veer/dec/tlu/int_timers/mitcnt1_inc0_i} 8
2469930- {veerwolf/rvtop/veer/dbg/sbcs_sbbusy_din_i} '
1077273 {veerwolf/syscon/mtime0_i} ;
5693991 {veerwolf/rvtop/veer/exu/i_alu/shift_amount3_i} @
13394595 {veerwolf/rvtop/veer/dma_ctrl/dma_dbg_rddata5_i__0} .
540697$ {veerwolf/syscon/irq_ptc_enable_i} 8
6414387- {veerwolf/rvtop/veer/dec/tlu/micect_inc0_i} %
1318914 {ram/read_count_next0_i} 6
5705779+ {veerwolf/rvtop/veer/dec/tlu/mtval_ns6_i} E
116900359 {veerwolf/rvtop/veer/dec/tlu/int_timers/mitcnt0_inc0_i} D
864290: {veerwolf/uart16550_0/regs/transmitter/fifo_tx/count0_i} 6
2957344+ {veerwolf/uart16550_0/regs/block_value_i} $
991258 {veerwolf/spi/clkcnt0_i} !
548890 {veerwolf/spi/ss_r_i} {
2027561p {veerwolf/rvtop/veer/dec/decode/ibradder_correct/pc_inc0_i} {veerwolf/rvtop/veer/exu/i_alu/ibradder/pc_inc0_i} y
1024060n {veerwolf/rvtop/veer/lsu/stbuf/stbuf_specvld_any_00_i} {veerwolf/rvtop/veer/lsu/stbuf/stbuf_specvld_any_0_i} 7
2027565, {veerwolf/rvtop/veer/ifu/aln/q0pcfinal2_i} à
327691˝
 {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/write_pointer_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/write_pointer_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/write_pointer_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/write_pointer_q0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/write_pointer_q0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_w_fifo/write_pointer_q0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/write_pointer_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/write_pointer_q0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/write_pointer_q0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/write_pointer_q0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/write_pointer_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/write_pointer_q0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/write_pointer_q0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/write_pointer_q0_i} :
5001267/ {veerwolf/rvtop/veer/dec/tlu/mcyclel_cout0_i} 9
9265203. {veerwolf/rvtop/veer/dec/tlu/mhpmc6_incr0_i} 7
1151043, {veerwolf/rvtop/veer/dma_ctrl/NxtWrPtr0_i} #
999450 {veerwolf/spi/clkcnt_i} «
3153985ª {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/obuf_wr_wait6_i} {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/obuf_wr_wait7_i} {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/obuf_wr_wait8_i} H
4743215= {veerwolf/rvtop/veer/ifu/mem_ctl/bus_new_cmd_beat_count3_i} C
13762938 {veerwolf/uart16550_0/regs/receiver/rbit_counter_i__1} _
458807U {veerwolf/rvtop/veer/exu/i_alu/aout_00_i} {veerwolf/rvtop/veer/exu/i_alu/aout_01_i} 7
1155139, {veerwolf/rvtop/veer/dma_ctrl/NxtRdPtr0_i} <
13517221 {veerwolf/rvtop/veer/dbg/sbaddress0_reg_din2_i} 9
9044019. {veerwolf/rvtop/veer/dec/tlu/mhpmc3_incr0_i} >
19333493 {veerwolf/uart16550_0/regs/receiver/counter_t0_i} n
1224771c {veerwolf/rvtop/veer/dma_ctrl/fifo_full_spec0_i} {veerwolf/rvtop/veer/dma_ctrl/fifo_full_spec1_i} 8
1159235- {veerwolf/rvtop/veer/dma_ctrl/NxtRspPtr0_i} B
36454907 {veerwolf/rvtop/veer/dec/decode/write_csr_data_in1_i} m
1937450b {veerwolf/rvtop/veer/dbg/abstractcs_busy_din_i} {veerwolf/rvtop/veer/dbg/sb_abmem_cmd_done_in_i} ;
43540990 {veerwolf/rvtop/veer/dec/tlu/vectored_path0_i} ;
3891911 {veerwolf/rvtop/mem/iccm.iccm/addr_bank_inc0_i} ÷ 
299019À  {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/mem_n_reg[0]_i} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/mem_n_reg[1]_i} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/mem_n_reg[2]_i} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/mem_n_reg[3]_i} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/mem_n_reg[4]_i} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/mem_n_reg[5]_i} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/mem_n_reg[0]_i} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/mem_n_reg[1]_i} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/mem_n_reg[2]_i} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/mem_n_reg[3]_i} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/mem_n_reg[4]_i} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/mem_n_reg[5]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[0]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[1]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[2]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[3]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[4]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[5]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[6]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[7]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[8]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[9]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[0]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[1]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[2]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[3]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[4]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[5]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[6]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[7]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[8]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[9]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[0]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[1]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[2]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[3]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[4]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[5]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[6]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[7]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[8]_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_n_reg[9]_i} >
5857724 {veerwolf/rvtop/veer/ifu/ifc/fetch_addr_next_00_i} /
589849% {veerwolf/syscon/irq_timer_en_i__2} 9
9117747. {veerwolf/rvtop/veer/dec/tlu/mhpmc4_incr0_i} B
18964897 {veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsadder/cout0_i} !
536602 {veerwolf/spi/sper_i} «
3162177ª {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_buf_byp2_i} {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_buf_byp3_i} {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_buf_byp4_i} ?
14869074 {veerwolf/rvtop/veer/lsu/dccm_ctl/store_data_r2_i} F
1040421; {veerwolf/uart16550_0/regs/receiver/rcounter16_minus_1_i} .
1237021# {veerwolf/timer_ptc/rptc_cntr0_i} √
1040422∑ {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[0]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[10]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[11]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[12]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[13]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[14]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[15]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[1]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[2]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[3]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[5]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[7]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[8]_i} {veerwolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[9]_i} H
880674> {veerwolf/uart16550_0/regs/transmitter/fifo_tx/bottom0_i__0} #
1237018 {veerwolf/spi/bcnt0_i} E
1912873: {veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsadder/rs1_dec0_i} $
888834 {ram/write_addr_next0_i} ±
983100¶ {veerwolf/rvtop/veer/lsu/stbuf/stbuf_specvld_any_01_i} {veerwolf/rvtop/veer/lsu/stbuf/stbuf_specvld_any_02_i} {veerwolf/rvtop/veer/lsu/stbuf/stbuf_specvld_any_03_i} E
1069094: {veerwolf/uart16550_0/regs/receiver/fifo_rx/count0_i__0} G
884770= {veerwolf/uart16550_0/regs/transmitter/fifo_tx/count0_i__0} ˛
831502Û {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/r_busy_d_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/r_busy_load_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/r_busy_d_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/r_busy_load_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/r_busy_d_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/r_busy_load_i} +
929817! {veerwolf/syscon/o_wb_rdt_i__0} 9
663612/ {veerwolf/rvtop/veer/lsu/stbuf/WrPtrPlus20_i} B
10445187 {veerwolf/uart16550_0/regs/receiver/fifo_rx/count0_i} F
3461167; {veerwolf/rvtop/veer/ifu/mem_ctl/bypass_index_5_3_inc0_i} ü
3117121ì {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/lsu_bus_buffer_full_any5_i} {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/lsu_bus_buffer_full_any6_i} öé
2408456çé {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].cnt_en_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].cnt_delta_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].cnt_down_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].cnt_en_i} K
4632623@ {veerwolf/rvtop/veer/ifu/mem_ctl/bus_new_data_beat_count_01_i} <
66642431 {veerwolf/rvtop/veer/dec/tlu/force_halt_ctr1_i} *
667670  {veerwolf/axi2wb/arbiter_i__1} w
2019369l {veerwolf/rvtop/veer/dec/decode/ibradder_correct/cout0_i} {veerwolf/rvtop/veer/exu/i_alu/ibradder/cout0_i} :
6471731/ {veerwolf/rvtop/veer/dec/tlu/miccmect_inc0_i} K
1785921@ {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_timer_in1_i} 2
2887712' {veerwolf/uart16550_0/regs/dlc0_i__0} 
446534Â {veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg} {veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg} {veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg} {veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg} {veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg} {veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg} {veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg} {veerwolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg} <
51528191 {veerwolf/rvtop/veer/dec/tlu/minstretl_cout0_i} îm
253962âm {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_counter/i_counter/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_counter/i_counter/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[10].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[11].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[12].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[13].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[15].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[2].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[3].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[4].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[5].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[7].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[9].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[10].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[12].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[13].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[14].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[15].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[8].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_d0_i__0} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_counter/i_counter/counter_d0_i__0} {veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_d0_i__0} C
11714898 {veerwolf/uart16550_0/regs/transmitter/bit_counter0_i} #
1343514 {veerwolf/spi/tcnt0_i} 6
3051562+ {veerwolf/rvtop/veer/dbg/sb_bus_rdata6_i} %
897026 {ram/write_count_next0_i} F
3538991; {veerwolf/rvtop/veer/ifu/mem_ctl/byp_fetch_index_inc_0_i} E
421915; {veerwolf/spi/rfifo/rp_p1_i} {veerwolf/spi/wfifo/rp_p1_i} Ã

380939¡
 {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/status_cnt_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/status_cnt_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_w_fifo/status_cnt_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/status_cnt_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/status_cnt_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/status_cnt_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/status_cnt_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/status_cnt_n0_i} {veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/status_cnt_n0_i} P
962619F {veerwolf/rvtop/veer/lsu/dccm_ctl/L2U_Plus1_0.lsu_ld_data_corr_m1_i} ±
3149889• {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/lsu_bus_buffer_full_any1_i} {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/lsu_bus_buffer_full_any2_i} {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/lsu_bus_buffer_full_any3_i} {veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/lsu_bus_buffer_full_any4_i} n
1175589c {veerwolf/uart16550_0/regs/receiver/rf_push_i} {veerwolf/uart16550_0/regs/receiver/rparity_xor_i} E
380955; {veerwolf/spi/rfifo/wp_p1_i} {veerwolf/spi/wfifo/wp_p1_i} 9
3055658. {veerwolf/rvtop/veer/dbg/sb_bus_rdata6_i__0} G
741433= {veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_offset_d_0_i} 
blackBoxInfoâ
synth_design
resynthPerc0.00
Cputime15
blackBoxPerc-nan
	directive 
isIncremental0
Runtime15
Threads used4[
argsS-verilog_define default::[not_specified] -top  rvfpgabasys3 -part  xc7a35tcpg236-1 ú
synth_design_metrics
bigRAMs-1
NetsWithMixedFanouts-1
DSPsWithKeep0$
mismatchedAddSubOperatorWidths-1
lowMaxFanout-1
NumUnregisteredPorts0
caseNotFullNoDefault3
	smallSrls-1
srlsWithResetLogic-1
shallowRAMWithAttribute-1
hierMFO0
RQS_Results