// Seed: 1954400515
`define pp_5 0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4
);
  type_7(
      id_2, id_0
  );
  logic id_5;
endmodule
