

================================================================
== Vitis HLS Report for 'mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s'
================================================================
* Date:           Sun Feb  9 18:47:20 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.279 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%padding_mask_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_3_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 7 'read' 'padding_mask_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%padding_mask_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_2_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 8 'read' 'padding_mask_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%padding_mask_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_1_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 9 'read' 'padding_mask_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%padding_mask_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_0_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 10 'read' 'padding_mask_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_7_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 11 'read' 'kernel_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_6_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 12 'read' 'kernel_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_5_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 13 'read' 'kernel_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_4_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 14 'read' 'kernel_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_3_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 15 'read' 'kernel_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_2_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 16 'read' 'kernel_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_1_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 17 'read' 'kernel_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_0_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 18 'read' 'kernel_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln189 = sext i13 %kernel_0_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 19 'sext' 'sext_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln189_1 = sext i13 %padding_mask_0_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 20 'sext' 'sext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.89ns)   --->   "%mul_ln189 = mul i26 %sext_ln189_1, i26 %sext_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 21 'mul' 'mul_ln189' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln189_2 = sext i13 %kernel_1_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 22 'sext' 'sext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.89ns)   --->   "%mul_ln189_1 = mul i26 %sext_ln189_1, i26 %sext_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 23 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln189_3 = sext i13 %kernel_2_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 24 'sext' 'sext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln189_4 = sext i13 %padding_mask_1_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 25 'sext' 'sext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.89ns)   --->   "%mul_ln189_2 = mul i26 %sext_ln189_4, i26 %sext_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 26 'mul' 'mul_ln189_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln189_5 = sext i13 %kernel_3_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 27 'sext' 'sext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.89ns)   --->   "%mul_ln189_3 = mul i26 %sext_ln189_4, i26 %sext_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 28 'mul' 'mul_ln189_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln189_6 = sext i13 %kernel_4_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 29 'sext' 'sext_ln189_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln189_7 = sext i13 %padding_mask_2_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 30 'sext' 'sext_ln189_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.89ns)   --->   "%mul_ln189_4 = mul i26 %sext_ln189_7, i26 %sext_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 31 'mul' 'mul_ln189_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln189_8 = sext i13 %kernel_5_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 32 'sext' 'sext_ln189_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.89ns)   --->   "%mul_ln189_5 = mul i26 %sext_ln189_7, i26 %sext_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 33 'mul' 'mul_ln189_5' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln189_9 = sext i13 %kernel_6_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 34 'sext' 'sext_ln189_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln189_10 = sext i13 %padding_mask_3_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 35 'sext' 'sext_ln189_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.89ns)   --->   "%mul_ln189_6 = mul i26 %sext_ln189_10, i26 %sext_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 36 'mul' 'mul_ln189_6' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln189_11 = sext i13 %kernel_7_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 37 'sext' 'sext_ln189_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.89ns)   --->   "%mul_ln189_7 = mul i26 %sext_ln189_10, i26 %sext_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 38 'mul' 'mul_ln189_7' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.27>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln190 = sext i26 %mul_ln189" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 39 'sext' 'sext_ln190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln190_1 = sext i13 %padding_mask_0_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 40 'sext' 'sext_ln190_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.73ns)   --->   "%mul_ln190 = mul i39 %sext_ln190, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 41 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 42 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%tmp_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 44 'bitselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%tmp_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 45 'bitselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i39 %mul_ln190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 46 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln189 = icmp_ne  i17 %trunc_ln189, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 47 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%or_ln189 = or i1 %tmp_696, i1 %icmp_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 48 'or' 'or_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%and_ln189 = and i1 %or_ln189, i1 %tmp_697" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 49 'and' 'and_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%zext_ln189 = zext i1 %and_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 50 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189 = add i13 %trunc_ln, i13 %zext_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 51 'add' 'add_ln189' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 52 'bitselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 53 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.70ns)   --->   "%icmp_ln189_1 = icmp_eq  i7 %tmp_8, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 54 'icmp' 'icmp_ln189_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 55 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.70ns)   --->   "%icmp_ln189_2 = icmp_eq  i8 %tmp_s, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 56 'icmp' 'icmp_ln189_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.70ns)   --->   "%icmp_ln189_3 = icmp_eq  i8 %tmp_s, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 57 'icmp' 'icmp_ln189_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln190_2 = sext i26 %mul_ln189_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 58 'sext' 'sext_ln190_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln190_3 = sext i13 %padding_mask_1_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 59 'sext' 'sext_ln190_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.73ns)   --->   "%mul_ln190_1 = mul i39 %sext_ln190_2, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 60 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_701 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 61 'bitselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%trunc_ln189_1 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_1, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 62 'partselect' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%tmp_702 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 63 'bitselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%tmp_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 64 'bitselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln189_8 = trunc i39 %mul_ln190_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 65 'trunc' 'trunc_ln189_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.79ns)   --->   "%icmp_ln189_4 = icmp_ne  i17 %trunc_ln189_8, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 66 'icmp' 'icmp_ln189_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%or_ln189_3 = or i1 %tmp_702, i1 %icmp_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 67 'or' 'or_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%and_ln189_7 = and i1 %or_ln189_3, i1 %tmp_703" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 68 'and' 'and_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%zext_ln189_1 = zext i1 %and_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 69 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_1 = add i13 %trunc_ln189_1, i13 %zext_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 70 'add' 'add_ln189_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_1, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 71 'bitselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_1, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 72 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.70ns)   --->   "%icmp_ln189_5 = icmp_eq  i7 %tmp_267, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 73 'icmp' 'icmp_ln189_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_1, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 74 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.70ns)   --->   "%icmp_ln189_6 = icmp_eq  i8 %tmp_268, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 75 'icmp' 'icmp_ln189_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.70ns)   --->   "%icmp_ln189_7 = icmp_eq  i8 %tmp_268, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 76 'icmp' 'icmp_ln189_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln190_4 = sext i26 %mul_ln189_2" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 77 'sext' 'sext_ln190_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.73ns)   --->   "%mul_ln190_2 = mul i39 %sext_ln190_4, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 78 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_724 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 79 'bitselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%trunc_ln189_2 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_2, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 80 'partselect' 'trunc_ln189_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%tmp_725 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 81 'bitselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%tmp_726 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 82 'bitselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln189_9 = trunc i39 %mul_ln190_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 83 'trunc' 'trunc_ln189_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.79ns)   --->   "%icmp_ln189_8 = icmp_ne  i17 %trunc_ln189_9, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 84 'icmp' 'icmp_ln189_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%or_ln189_6 = or i1 %tmp_725, i1 %icmp_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 85 'or' 'or_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%and_ln189_14 = and i1 %or_ln189_6, i1 %tmp_726" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 86 'and' 'and_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%zext_ln189_2 = zext i1 %and_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 87 'zext' 'zext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_2 = add i13 %trunc_ln189_2, i13 %zext_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 88 'add' 'add_ln189_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_2, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 89 'bitselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_2, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 90 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.70ns)   --->   "%icmp_ln189_9 = icmp_eq  i7 %tmp_274, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 91 'icmp' 'icmp_ln189_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_2, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 92 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.70ns)   --->   "%icmp_ln189_10 = icmp_eq  i8 %tmp_275, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 93 'icmp' 'icmp_ln189_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.70ns)   --->   "%icmp_ln189_11 = icmp_eq  i8 %tmp_275, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 94 'icmp' 'icmp_ln189_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln190_5 = sext i26 %mul_ln189_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 95 'sext' 'sext_ln190_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (2.73ns)   --->   "%mul_ln190_3 = mul i39 %sext_ln190_5, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 96 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 97 'bitselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%trunc_ln189_3 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_3, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 98 'partselect' 'trunc_ln189_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%tmp_731 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 99 'bitselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%tmp_732 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 100 'bitselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln189_10 = trunc i39 %mul_ln190_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 101 'trunc' 'trunc_ln189_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.79ns)   --->   "%icmp_ln189_12 = icmp_ne  i17 %trunc_ln189_10, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 102 'icmp' 'icmp_ln189_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%or_ln189_9 = or i1 %tmp_731, i1 %icmp_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 103 'or' 'or_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%and_ln189_21 = and i1 %or_ln189_9, i1 %tmp_732" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 104 'and' 'and_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%zext_ln189_3 = zext i1 %and_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 105 'zext' 'zext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_3 = add i13 %trunc_ln189_3, i13 %zext_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 106 'add' 'add_ln189_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_734 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_3, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 107 'bitselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_3, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 108 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.70ns)   --->   "%icmp_ln189_13 = icmp_eq  i7 %tmp_276, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 109 'icmp' 'icmp_ln189_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_3, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 110 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.70ns)   --->   "%icmp_ln189_14 = icmp_eq  i8 %tmp_277, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 111 'icmp' 'icmp_ln189_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.70ns)   --->   "%icmp_ln189_15 = icmp_eq  i8 %tmp_277, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 112 'icmp' 'icmp_ln189_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln190_6 = sext i26 %mul_ln189_4" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 113 'sext' 'sext_ln190_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln190_7 = sext i13 %padding_mask_2_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 114 'sext' 'sext_ln190_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (2.73ns)   --->   "%mul_ln190_4 = mul i39 %sext_ln190_6, i39 %sext_ln190_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 115 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 116 'bitselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%trunc_ln189_4 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_4, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 117 'partselect' 'trunc_ln189_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 118 'bitselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 119 'bitselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln189_11 = trunc i39 %mul_ln190_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 120 'trunc' 'trunc_ln189_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.79ns)   --->   "%icmp_ln189_16 = icmp_ne  i17 %trunc_ln189_11, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 121 'icmp' 'icmp_ln189_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%or_ln189_12 = or i1 %tmp_754, i1 %icmp_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 122 'or' 'or_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%and_ln189_28 = and i1 %or_ln189_12, i1 %tmp_755" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 123 'and' 'and_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%zext_ln189_4 = zext i1 %and_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 124 'zext' 'zext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_4 = add i13 %trunc_ln189_4, i13 %zext_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 125 'add' 'add_ln189_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_757 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_4, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 126 'bitselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_4, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 127 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.70ns)   --->   "%icmp_ln189_17 = icmp_eq  i7 %tmp_283, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 128 'icmp' 'icmp_ln189_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_4, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 129 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.70ns)   --->   "%icmp_ln189_18 = icmp_eq  i8 %tmp_284, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 130 'icmp' 'icmp_ln189_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.70ns)   --->   "%icmp_ln189_19 = icmp_eq  i8 %tmp_284, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 131 'icmp' 'icmp_ln189_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln190_8 = sext i26 %mul_ln189_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 132 'sext' 'sext_ln190_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln190_9 = sext i13 %padding_mask_3_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 133 'sext' 'sext_ln190_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (2.73ns)   --->   "%mul_ln190_5 = mul i39 %sext_ln190_8, i39 %sext_ln190_9" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 134 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 135 'bitselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%trunc_ln189_5 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_5, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 136 'partselect' 'trunc_ln189_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%tmp_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 137 'bitselect' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%tmp_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 138 'bitselect' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln189_12 = trunc i39 %mul_ln190_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 139 'trunc' 'trunc_ln189_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.79ns)   --->   "%icmp_ln189_20 = icmp_ne  i17 %trunc_ln189_12, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 140 'icmp' 'icmp_ln189_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%or_ln189_15 = or i1 %tmp_760, i1 %icmp_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 141 'or' 'or_ln189_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%and_ln189_35 = and i1 %or_ln189_15, i1 %tmp_761" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 142 'and' 'and_ln189_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%zext_ln189_5 = zext i1 %and_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 143 'zext' 'zext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_5 = add i13 %trunc_ln189_5, i13 %zext_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 144 'add' 'add_ln189_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_5, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 145 'bitselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_5, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 146 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.70ns)   --->   "%icmp_ln189_21 = icmp_eq  i7 %tmp_285, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 147 'icmp' 'icmp_ln189_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_5, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 148 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.70ns)   --->   "%icmp_ln189_22 = icmp_eq  i8 %tmp_286, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 149 'icmp' 'icmp_ln189_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.70ns)   --->   "%icmp_ln189_23 = icmp_eq  i8 %tmp_286, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 150 'icmp' 'icmp_ln189_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln190_10 = sext i26 %mul_ln189_6" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 151 'sext' 'sext_ln190_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (2.73ns)   --->   "%mul_ln190_6 = mul i39 %sext_ln190_10, i39 %sext_ln190_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 152 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 153 'bitselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%trunc_ln189_6 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_6, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 154 'partselect' 'trunc_ln189_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%tmp_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 155 'bitselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%tmp_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 156 'bitselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln189_13 = trunc i39 %mul_ln190_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 157 'trunc' 'trunc_ln189_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.79ns)   --->   "%icmp_ln189_24 = icmp_ne  i17 %trunc_ln189_13, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 158 'icmp' 'icmp_ln189_24' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%or_ln189_18 = or i1 %tmp_783, i1 %icmp_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 159 'or' 'or_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%and_ln189_42 = and i1 %or_ln189_18, i1 %tmp_784" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 160 'and' 'and_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%zext_ln189_6 = zext i1 %and_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 161 'zext' 'zext_ln189_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_6 = add i13 %trunc_ln189_6, i13 %zext_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 162 'add' 'add_ln189_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_6, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 163 'bitselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_6, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 164 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.70ns)   --->   "%icmp_ln189_25 = icmp_eq  i7 %tmp_292, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 165 'icmp' 'icmp_ln189_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_6, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 166 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.70ns)   --->   "%icmp_ln189_26 = icmp_eq  i8 %tmp_293, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 167 'icmp' 'icmp_ln189_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.70ns)   --->   "%icmp_ln189_27 = icmp_eq  i8 %tmp_293, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 168 'icmp' 'icmp_ln189_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln190_11 = sext i26 %mul_ln189_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 169 'sext' 'sext_ln190_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (2.73ns)   --->   "%mul_ln190_7 = mul i39 %sext_ln190_11, i39 %sext_ln190_9" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 170 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_788 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 171 'bitselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%trunc_ln189_7 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_7, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 172 'partselect' 'trunc_ln189_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%tmp_789 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 173 'bitselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%tmp_790 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 174 'bitselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln189_14 = trunc i39 %mul_ln190_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 175 'trunc' 'trunc_ln189_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.79ns)   --->   "%icmp_ln189_28 = icmp_ne  i17 %trunc_ln189_14, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 176 'icmp' 'icmp_ln189_28' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%or_ln189_21 = or i1 %tmp_789, i1 %icmp_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 177 'or' 'or_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%and_ln189_49 = and i1 %or_ln189_21, i1 %tmp_790" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 178 'and' 'and_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%zext_ln189_7 = zext i1 %and_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 179 'zext' 'zext_ln189_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_7 = add i13 %trunc_ln189_7, i13 %zext_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 180 'add' 'add_ln189_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_792 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_7, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 181 'bitselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_7, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 182 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.70ns)   --->   "%icmp_ln189_29 = icmp_eq  i7 %tmp_294, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 183 'icmp' 'icmp_ln189_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_7, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 184 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.70ns)   --->   "%icmp_ln189_30 = icmp_eq  i8 %tmp_295, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 185 'icmp' 'icmp_ln189_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.70ns)   --->   "%icmp_ln189_31 = icmp_eq  i8 %tmp_295, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 186 'icmp' 'icmp_ln189_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.84>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%tmp_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 187 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%xor_ln189 = xor i1 %tmp_699, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 188 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_1 = and i1 %tmp_698, i1 %xor_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 189 'and' 'and_ln189_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%select_ln189 = select i1 %and_ln189_1, i1 %icmp_ln189_2, i1 %icmp_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 190 'select' 'select_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%tmp_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 191 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%xor_ln189_32 = xor i1 %tmp_700, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 192 'xor' 'xor_ln189_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%and_ln189_2 = and i1 %icmp_ln189_1, i1 %xor_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 193 'and' 'and_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%select_ln189_1 = select i1 %and_ln189_1, i1 %and_ln189_2, i1 %icmp_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 194 'select' 'select_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%and_ln189_3 = and i1 %and_ln189_1, i1 %icmp_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 195 'and' 'and_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%xor_ln189_1 = xor i1 %select_ln189, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 196 'xor' 'xor_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%or_ln189_1 = or i1 %tmp_699, i1 %xor_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 197 'or' 'or_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%xor_ln189_2 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 198 'xor' 'xor_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_4 = and i1 %or_ln189_1, i1 %xor_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 199 'and' 'and_ln189_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_5 = and i1 %tmp_699, i1 %select_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 200 'and' 'and_ln189_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%or_ln189_24 = or i1 %and_ln189_3, i1 %and_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 201 'or' 'or_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%xor_ln189_3 = xor i1 %or_ln189_24, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 202 'xor' 'xor_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%and_ln189_6 = and i1 %tmp, i1 %xor_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 203 'and' 'and_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_8)   --->   "%select_ln189_2 = select i1 %and_ln189_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 204 'select' 'select_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_2 = or i1 %and_ln189_4, i1 %and_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 205 'or' 'or_ln189_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_8 = select i1 %or_ln189_2, i13 %select_ln189_2, i13 %add_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 206 'select' 'masked_kernel_8' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 207 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%xor_ln189_4 = xor i1 %tmp_705, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 208 'xor' 'xor_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_8 = and i1 %tmp_704, i1 %xor_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 209 'and' 'and_ln189_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%select_ln189_4 = select i1 %and_ln189_8, i1 %icmp_ln189_6, i1 %icmp_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 210 'select' 'select_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 211 'bitselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%xor_ln189_33 = xor i1 %tmp_706, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 212 'xor' 'xor_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%and_ln189_9 = and i1 %icmp_ln189_5, i1 %xor_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 213 'and' 'and_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%select_ln189_5 = select i1 %and_ln189_8, i1 %and_ln189_9, i1 %icmp_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 214 'select' 'select_ln189_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%and_ln189_10 = and i1 %and_ln189_8, i1 %icmp_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 215 'and' 'and_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%xor_ln189_5 = xor i1 %select_ln189_4, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 216 'xor' 'xor_ln189_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%or_ln189_4 = or i1 %tmp_705, i1 %xor_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 217 'or' 'or_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%xor_ln189_6 = xor i1 %tmp_701, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 218 'xor' 'xor_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_11 = and i1 %or_ln189_4, i1 %xor_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 219 'and' 'and_ln189_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_12 = and i1 %tmp_705, i1 %select_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 220 'and' 'and_ln189_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%or_ln189_25 = or i1 %and_ln189_10, i1 %and_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 221 'or' 'or_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%xor_ln189_7 = xor i1 %or_ln189_25, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 222 'xor' 'xor_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%and_ln189_13 = and i1 %tmp_701, i1 %xor_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 223 'and' 'and_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel)   --->   "%select_ln189_6 = select i1 %and_ln189_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 224 'select' 'select_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_5 = or i1 %and_ln189_11, i1 %and_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 225 'or' 'or_ln189_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel = select i1 %or_ln189_5, i13 %select_ln189_6, i13 %add_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 226 'select' 'masked_kernel' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_15)   --->   "%tmp_727 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 227 'bitselect' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_15)   --->   "%xor_ln189_8 = xor i1 %tmp_728, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 228 'xor' 'xor_ln189_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_15 = and i1 %tmp_727, i1 %xor_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 229 'and' 'and_ln189_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%select_ln189_8 = select i1 %and_ln189_15, i1 %icmp_ln189_10, i1 %icmp_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 230 'select' 'select_ln189_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%tmp_729 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 231 'bitselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%xor_ln189_34 = xor i1 %tmp_729, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 232 'xor' 'xor_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%and_ln189_16 = and i1 %icmp_ln189_9, i1 %xor_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 233 'and' 'and_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%select_ln189_9 = select i1 %and_ln189_15, i1 %and_ln189_16, i1 %icmp_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 234 'select' 'select_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%and_ln189_17 = and i1 %and_ln189_15, i1 %icmp_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 235 'and' 'and_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%xor_ln189_9 = xor i1 %select_ln189_8, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 236 'xor' 'xor_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%or_ln189_7 = or i1 %tmp_728, i1 %xor_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 237 'or' 'or_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%xor_ln189_10 = xor i1 %tmp_724, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 238 'xor' 'xor_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_18 = and i1 %or_ln189_7, i1 %xor_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 239 'and' 'and_ln189_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_19 = and i1 %tmp_728, i1 %select_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 240 'and' 'and_ln189_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%or_ln189_26 = or i1 %and_ln189_17, i1 %and_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 241 'or' 'or_ln189_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%xor_ln189_11 = xor i1 %or_ln189_26, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 242 'xor' 'xor_ln189_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%and_ln189_20 = and i1 %tmp_724, i1 %xor_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 243 'and' 'and_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_9)   --->   "%select_ln189_10 = select i1 %and_ln189_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 244 'select' 'select_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_8 = or i1 %and_ln189_18, i1 %and_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 245 'or' 'or_ln189_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_9 = select i1 %or_ln189_8, i13 %select_ln189_10, i13 %add_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 246 'select' 'masked_kernel_9' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_22)   --->   "%tmp_733 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 247 'bitselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_22)   --->   "%xor_ln189_12 = xor i1 %tmp_734, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 248 'xor' 'xor_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_22 = and i1 %tmp_733, i1 %xor_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 249 'and' 'and_ln189_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%select_ln189_12 = select i1 %and_ln189_22, i1 %icmp_ln189_14, i1 %icmp_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 250 'select' 'select_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%tmp_735 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 251 'bitselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%xor_ln189_35 = xor i1 %tmp_735, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 252 'xor' 'xor_ln189_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%and_ln189_23 = and i1 %icmp_ln189_13, i1 %xor_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 253 'and' 'and_ln189_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%select_ln189_13 = select i1 %and_ln189_22, i1 %and_ln189_23, i1 %icmp_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 254 'select' 'select_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_24 = and i1 %and_ln189_22, i1 %icmp_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 255 'and' 'and_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%xor_ln189_13 = xor i1 %select_ln189_12, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 256 'xor' 'xor_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%or_ln189_10 = or i1 %tmp_734, i1 %xor_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 257 'or' 'or_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%xor_ln189_14 = xor i1 %tmp_730, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 258 'xor' 'xor_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_25 = and i1 %or_ln189_10, i1 %xor_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 259 'and' 'and_ln189_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_26 = and i1 %tmp_734, i1 %select_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 260 'and' 'and_ln189_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%or_ln189_27 = or i1 %and_ln189_24, i1 %and_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 261 'or' 'or_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%xor_ln189_15 = xor i1 %or_ln189_27, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 262 'xor' 'xor_ln189_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_27 = and i1 %tmp_730, i1 %xor_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 263 'and' 'and_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_3)   --->   "%select_ln189_14 = select i1 %and_ln189_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 264 'select' 'select_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_11 = or i1 %and_ln189_25, i1 %and_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 265 'or' 'or_ln189_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_3 = select i1 %or_ln189_11, i13 %select_ln189_14, i13 %add_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 266 'select' 'masked_kernel_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_29)   --->   "%tmp_756 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 267 'bitselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_29)   --->   "%xor_ln189_16 = xor i1 %tmp_757, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 268 'xor' 'xor_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_29 = and i1 %tmp_756, i1 %xor_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 269 'and' 'and_ln189_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%select_ln189_16 = select i1 %and_ln189_29, i1 %icmp_ln189_18, i1 %icmp_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 270 'select' 'select_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%tmp_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 271 'bitselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%xor_ln189_36 = xor i1 %tmp_758, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 272 'xor' 'xor_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%and_ln189_30 = and i1 %icmp_ln189_17, i1 %xor_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 273 'and' 'and_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%select_ln189_17 = select i1 %and_ln189_29, i1 %and_ln189_30, i1 %icmp_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 274 'select' 'select_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%and_ln189_31 = and i1 %and_ln189_29, i1 %icmp_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 275 'and' 'and_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%xor_ln189_17 = xor i1 %select_ln189_16, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 276 'xor' 'xor_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%or_ln189_13 = or i1 %tmp_757, i1 %xor_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 277 'or' 'or_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%xor_ln189_18 = xor i1 %tmp_753, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 278 'xor' 'xor_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_32 = and i1 %or_ln189_13, i1 %xor_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 279 'and' 'and_ln189_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_33 = and i1 %tmp_757, i1 %select_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 280 'and' 'and_ln189_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%or_ln189_28 = or i1 %and_ln189_31, i1 %and_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 281 'or' 'or_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%xor_ln189_19 = xor i1 %or_ln189_28, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 282 'xor' 'xor_ln189_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%and_ln189_34 = and i1 %tmp_753, i1 %xor_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 283 'and' 'and_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_10)   --->   "%select_ln189_18 = select i1 %and_ln189_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 284 'select' 'select_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_14 = or i1 %and_ln189_32, i1 %and_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 285 'or' 'or_ln189_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_10 = select i1 %or_ln189_14, i13 %select_ln189_18, i13 %add_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 286 'select' 'masked_kernel_10' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_36)   --->   "%tmp_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 287 'bitselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_36)   --->   "%xor_ln189_20 = xor i1 %tmp_763, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 288 'xor' 'xor_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_36 = and i1 %tmp_762, i1 %xor_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 289 'and' 'and_ln189_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%select_ln189_20 = select i1 %and_ln189_36, i1 %icmp_ln189_22, i1 %icmp_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 290 'select' 'select_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 291 'bitselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%xor_ln189_37 = xor i1 %tmp_764, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 292 'xor' 'xor_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%and_ln189_37 = and i1 %icmp_ln189_21, i1 %xor_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 293 'and' 'and_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%select_ln189_21 = select i1 %and_ln189_36, i1 %and_ln189_37, i1 %icmp_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 294 'select' 'select_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%and_ln189_38 = and i1 %and_ln189_36, i1 %icmp_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 295 'and' 'and_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%xor_ln189_21 = xor i1 %select_ln189_20, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 296 'xor' 'xor_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%or_ln189_16 = or i1 %tmp_763, i1 %xor_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 297 'or' 'or_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%xor_ln189_22 = xor i1 %tmp_759, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 298 'xor' 'xor_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_39 = and i1 %or_ln189_16, i1 %xor_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 299 'and' 'and_ln189_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_40 = and i1 %tmp_763, i1 %select_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 300 'and' 'and_ln189_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%or_ln189_29 = or i1 %and_ln189_38, i1 %and_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 301 'or' 'or_ln189_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%xor_ln189_23 = xor i1 %or_ln189_29, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 302 'xor' 'xor_ln189_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%and_ln189_41 = and i1 %tmp_759, i1 %xor_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 303 'and' 'and_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_5)   --->   "%select_ln189_22 = select i1 %and_ln189_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 304 'select' 'select_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_17 = or i1 %and_ln189_39, i1 %and_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 305 'or' 'or_ln189_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_5 = select i1 %or_ln189_17, i13 %select_ln189_22, i13 %add_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 306 'select' 'masked_kernel_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_43)   --->   "%tmp_785 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 307 'bitselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_43)   --->   "%xor_ln189_24 = xor i1 %tmp_786, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 308 'xor' 'xor_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_43 = and i1 %tmp_785, i1 %xor_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 309 'and' 'and_ln189_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%select_ln189_24 = select i1 %and_ln189_43, i1 %icmp_ln189_26, i1 %icmp_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 310 'select' 'select_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%tmp_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 311 'bitselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%xor_ln189_38 = xor i1 %tmp_787, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 312 'xor' 'xor_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%and_ln189_44 = and i1 %icmp_ln189_25, i1 %xor_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 313 'and' 'and_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%select_ln189_25 = select i1 %and_ln189_43, i1 %and_ln189_44, i1 %icmp_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 314 'select' 'select_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%and_ln189_45 = and i1 %and_ln189_43, i1 %icmp_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 315 'and' 'and_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%xor_ln189_25 = xor i1 %select_ln189_24, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 316 'xor' 'xor_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%or_ln189_19 = or i1 %tmp_786, i1 %xor_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 317 'or' 'or_ln189_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%xor_ln189_26 = xor i1 %tmp_782, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 318 'xor' 'xor_ln189_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_46 = and i1 %or_ln189_19, i1 %xor_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 319 'and' 'and_ln189_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_47 = and i1 %tmp_786, i1 %select_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 320 'and' 'and_ln189_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%or_ln189_30 = or i1 %and_ln189_45, i1 %and_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 321 'or' 'or_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%xor_ln189_27 = xor i1 %or_ln189_30, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 322 'xor' 'xor_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%and_ln189_48 = and i1 %tmp_782, i1 %xor_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 323 'and' 'and_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_11)   --->   "%select_ln189_26 = select i1 %and_ln189_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 324 'select' 'select_ln189_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_20 = or i1 %and_ln189_46, i1 %and_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 325 'or' 'or_ln189_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_11 = select i1 %or_ln189_20, i13 %select_ln189_26, i13 %add_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 326 'select' 'masked_kernel_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_50)   --->   "%tmp_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 327 'bitselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_50)   --->   "%xor_ln189_28 = xor i1 %tmp_792, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 328 'xor' 'xor_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_50 = and i1 %tmp_791, i1 %xor_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 329 'and' 'and_ln189_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%select_ln189_28 = select i1 %and_ln189_50, i1 %icmp_ln189_30, i1 %icmp_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 330 'select' 'select_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 331 'bitselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%xor_ln189_39 = xor i1 %tmp_793, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 332 'xor' 'xor_ln189_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%and_ln189_51 = and i1 %icmp_ln189_29, i1 %xor_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 333 'and' 'and_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%select_ln189_29 = select i1 %and_ln189_50, i1 %and_ln189_51, i1 %icmp_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 334 'select' 'select_ln189_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%and_ln189_52 = and i1 %and_ln189_50, i1 %icmp_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 335 'and' 'and_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%xor_ln189_29 = xor i1 %select_ln189_28, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 336 'xor' 'xor_ln189_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%or_ln189_22 = or i1 %tmp_792, i1 %xor_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 337 'or' 'or_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%xor_ln189_30 = xor i1 %tmp_788, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 338 'xor' 'xor_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_53 = and i1 %or_ln189_22, i1 %xor_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 339 'and' 'and_ln189_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_54 = and i1 %tmp_792, i1 %select_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 340 'and' 'and_ln189_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%or_ln189_31 = or i1 %and_ln189_52, i1 %and_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 341 'or' 'or_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%xor_ln189_31 = xor i1 %or_ln189_31, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 342 'xor' 'xor_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%and_ln189_55 = and i1 %tmp_788, i1 %xor_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 343 'and' 'and_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_7)   --->   "%select_ln189_30 = select i1 %and_ln189_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 344 'select' 'select_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_23 = or i1 %and_ln189_53, i1 %and_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 345 'or' 'or_ln189_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_7 = select i1 %or_ln189_23, i13 %select_ln189_30, i13 %add_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 346 'select' 'masked_kernel_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i13 %masked_kernel_8" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 347 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln191_1 = sext i13 %masked_kernel" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 348 'sext' 'sext_ln191_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.75ns)   --->   "%sum_176 = add i13 %masked_kernel, i13 %masked_kernel_8" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 349 'add' 'sum_176' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.75ns)   --->   "%add_ln191 = add i14 %sext_ln191_1, i14 %sext_ln191" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 350 'add' 'add_ln191' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_707 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 351 'bitselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_708 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_176, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 352 'bitselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%xor_ln191 = xor i1 %tmp_707, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 353 'xor' 'xor_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%and_ln191 = and i1 %tmp_708, i1 %xor_ln191" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 354 'and' 'and_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%xor_ln191_1 = xor i1 %tmp_707, i1 %tmp_708" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 355 'xor' 'xor_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%select_ln191 = select i1 %and_ln191, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 356 'select' 'select_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_177 = select i1 %xor_ln191_1, i13 %select_ln191, i13 %sum_176" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 357 'select' 'sum_177' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_177, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 358 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln193 = sext i11 %tmp_240" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 359 'sext' 'sext_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_177, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 360 'bitselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i13 %sum_177" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 361 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_269 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 362 'bitconcatenate' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.71ns)   --->   "%icmp_ln193 = icmp_eq  i9 %tmp_269, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 363 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.73ns)   --->   "%add_ln193 = add i12 %sext_ln193, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 364 'add' 'add_ln193' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln193 = select i1 %icmp_ln193, i12 %sext_ln193, i12 %add_ln193" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 365 'select' 'select_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (0.29ns) (out node of the LUT)   --->   "%index = select i1 %tmp_709, i12 %select_ln193, i12 %sext_ln193" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 366 'select' 'index' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i12 %index" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 367 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 368 'bitselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.30ns)   --->   "%index_8 = select i1 %tmp_710, i11 0, i11 %trunc_ln193_1" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 369 'select' 'index_8' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i11 %index_8" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 370 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_8, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 371 'bitselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.30ns)   --->   "%index_9 = select i1 %tmp_711, i10 1023, i10 %trunc_ln193_2" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 372 'select' 'index_9' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %index_9" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 373 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%inv_table_addr = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 374 'getelementptr' 'inv_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [2/2] (1.17ns)   --->   "%denom = load i10 %inv_table_addr" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 375 'load' 'denom' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln191_2 = sext i13 %masked_kernel_9" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 376 'sext' 'sext_ln191_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln191_3 = sext i13 %masked_kernel_3" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 377 'sext' 'sext_ln191_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.75ns)   --->   "%sum_179 = add i13 %masked_kernel_3, i13 %masked_kernel_9" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 378 'add' 'sum_179' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.75ns)   --->   "%add_ln191_1 = add i14 %sext_ln191_3, i14 %sext_ln191_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 379 'add' 'add_ln191_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_736 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_1, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 380 'bitselect' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_179, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 381 'bitselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node sum_180)   --->   "%xor_ln191_2 = xor i1 %tmp_736, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 382 'xor' 'xor_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node sum_180)   --->   "%and_ln191_1 = and i1 %tmp_737, i1 %xor_ln191_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 383 'and' 'and_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node sum_180)   --->   "%xor_ln191_3 = xor i1 %tmp_736, i1 %tmp_737" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 384 'xor' 'xor_ln191_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node sum_180)   --->   "%select_ln191_2 = select i1 %and_ln191_1, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 385 'select' 'select_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_180 = select i1 %xor_ln191_3, i13 %select_ln191_2, i13 %sum_179" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 386 'select' 'sum_180' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_180, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 387 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln193_1 = sext i11 %tmp_242" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 388 'sext' 'sext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node index_10)   --->   "%tmp_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_180, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 389 'bitselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln193_3 = trunc i13 %sum_180" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 390 'trunc' 'trunc_ln193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_278 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_3, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 391 'bitconcatenate' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.71ns)   --->   "%icmp_ln193_1 = icmp_eq  i9 %tmp_278, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 392 'icmp' 'icmp_ln193_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.73ns)   --->   "%add_ln193_1 = add i12 %sext_ln193_1, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 393 'add' 'add_ln193_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node index_10)   --->   "%select_ln193_1 = select i1 %icmp_ln193_1, i12 %sext_ln193_1, i12 %add_ln193_1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 394 'select' 'select_ln193_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_10 = select i1 %tmp_738, i12 %select_ln193_1, i12 %sext_ln193_1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 395 'select' 'index_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln193_4 = trunc i12 %index_10" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 396 'trunc' 'trunc_ln193_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_739 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_10, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 397 'bitselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.30ns)   --->   "%index_11 = select i1 %tmp_739, i11 0, i11 %trunc_ln193_4" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 398 'select' 'index_11' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln193_5 = trunc i11 %index_11" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 399 'trunc' 'trunc_ln193_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_11, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 400 'bitselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.30ns)   --->   "%index_12 = select i1 %tmp_740, i10 1023, i10 %trunc_ln193_5" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 401 'select' 'index_12' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i10 %index_12" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 402 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%inv_table_addr_1 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 403 'getelementptr' 'inv_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [2/2] (1.17ns)   --->   "%denom_1 = load i10 %inv_table_addr_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 404 'load' 'denom_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln191_4 = sext i13 %masked_kernel_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 405 'sext' 'sext_ln191_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln191_5 = sext i13 %masked_kernel_5" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 406 'sext' 'sext_ln191_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.75ns)   --->   "%sum_182 = add i13 %masked_kernel_5, i13 %masked_kernel_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 407 'add' 'sum_182' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.75ns)   --->   "%add_ln191_2 = add i14 %sext_ln191_5, i14 %sext_ln191_4" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 408 'add' 'add_ln191_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_2, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 409 'bitselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_766 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_182, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 410 'bitselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%xor_ln191_4 = xor i1 %tmp_765, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 411 'xor' 'xor_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%and_ln191_2 = and i1 %tmp_766, i1 %xor_ln191_4" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 412 'and' 'and_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%xor_ln191_5 = xor i1 %tmp_765, i1 %tmp_766" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 413 'xor' 'xor_ln191_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%select_ln191_4 = select i1 %and_ln191_2, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 414 'select' 'select_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_183 = select i1 %xor_ln191_5, i13 %select_ln191_4, i13 %sum_182" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 415 'select' 'sum_183' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_183, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 416 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln193_2 = sext i11 %tmp_244" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 417 'sext' 'sext_ln193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node index_13)   --->   "%tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_183, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 418 'bitselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln193_6 = trunc i13 %sum_183" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 419 'trunc' 'trunc_ln193_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_287 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_6, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 420 'bitconcatenate' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.71ns)   --->   "%icmp_ln193_2 = icmp_eq  i9 %tmp_287, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 421 'icmp' 'icmp_ln193_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (0.73ns)   --->   "%add_ln193_2 = add i12 %sext_ln193_2, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 422 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node index_13)   --->   "%select_ln193_2 = select i1 %icmp_ln193_2, i12 %sext_ln193_2, i12 %add_ln193_2" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 423 'select' 'select_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 424 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_13 = select i1 %tmp_767, i12 %select_ln193_2, i12 %sext_ln193_2" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 424 'select' 'index_13' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln193_7 = trunc i12 %index_13" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 425 'trunc' 'trunc_ln193_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_13, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 426 'bitselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.30ns)   --->   "%index_14 = select i1 %tmp_768, i11 0, i11 %trunc_ln193_7" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 427 'select' 'index_14' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln193_8 = trunc i11 %index_14" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 428 'trunc' 'trunc_ln193_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_14, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 429 'bitselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.30ns)   --->   "%index_15 = select i1 %tmp_769, i10 1023, i10 %trunc_ln193_8" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 430 'select' 'index_15' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln196_2 = zext i10 %index_15" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 431 'zext' 'zext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%inv_table_addr_2 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 432 'getelementptr' 'inv_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [2/2] (1.17ns)   --->   "%denom_2 = load i10 %inv_table_addr_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 433 'load' 'denom_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln191_6 = sext i13 %masked_kernel_11" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 434 'sext' 'sext_ln191_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln191_7 = sext i13 %masked_kernel_7" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 435 'sext' 'sext_ln191_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.75ns)   --->   "%sum_185 = add i13 %masked_kernel_7, i13 %masked_kernel_11" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 436 'add' 'sum_185' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (0.75ns)   --->   "%add_ln191_3 = add i14 %sext_ln191_7, i14 %sext_ln191_6" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 437 'add' 'add_ln191_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_3, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 438 'bitselect' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_185, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 439 'bitselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node sum_186)   --->   "%xor_ln191_6 = xor i1 %tmp_794, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 440 'xor' 'xor_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node sum_186)   --->   "%and_ln191_3 = and i1 %tmp_795, i1 %xor_ln191_6" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 441 'and' 'and_ln191_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node sum_186)   --->   "%xor_ln191_7 = xor i1 %tmp_794, i1 %tmp_795" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 442 'xor' 'xor_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node sum_186)   --->   "%select_ln191_6 = select i1 %and_ln191_3, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 443 'select' 'select_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_186 = select i1 %xor_ln191_7, i13 %select_ln191_6, i13 %sum_185" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 444 'select' 'sum_186' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_186, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 445 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln193_3 = sext i11 %tmp_246" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 446 'sext' 'sext_ln193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node index_16)   --->   "%tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_186, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 447 'bitselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln193_9 = trunc i13 %sum_186" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 448 'trunc' 'trunc_ln193_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_296 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_9, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 449 'bitconcatenate' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.71ns)   --->   "%icmp_ln193_3 = icmp_eq  i9 %tmp_296, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 450 'icmp' 'icmp_ln193_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/1] (0.73ns)   --->   "%add_ln193_3 = add i12 %sext_ln193_3, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 451 'add' 'add_ln193_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node index_16)   --->   "%select_ln193_3 = select i1 %icmp_ln193_3, i12 %sext_ln193_3, i12 %add_ln193_3" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 452 'select' 'select_ln193_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 453 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_16 = select i1 %tmp_796, i12 %select_ln193_3, i12 %sext_ln193_3" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 453 'select' 'index_16' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln193_10 = trunc i12 %index_16" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 454 'trunc' 'trunc_ln193_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_16, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 455 'bitselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.30ns)   --->   "%index_17 = select i1 %tmp_797, i11 0, i11 %trunc_ln193_10" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 456 'select' 'index_17' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln193_11 = trunc i11 %index_17" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 457 'trunc' 'trunc_ln193_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_798 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_17, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 458 'bitselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (0.30ns)   --->   "%index_18 = select i1 %tmp_798, i10 1023, i10 %trunc_ln193_11" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 459 'select' 'index_18' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln196_3 = zext i10 %index_18" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 460 'zext' 'zext_ln196_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%inv_table_addr_3 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 461 'getelementptr' 'inv_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [2/2] (1.17ns)   --->   "%denom_3 = load i10 %inv_table_addr_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 462 'load' 'denom_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 1.17>
ST_5 : Operation 463 [1/2] (1.17ns)   --->   "%denom = load i10 %inv_table_addr" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 463 'load' 'denom' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 464 [1/2] (1.17ns)   --->   "%denom_1 = load i10 %inv_table_addr_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 464 'load' 'denom_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 465 [1/2] (1.17ns)   --->   "%denom_2 = load i10 %inv_table_addr_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 465 'load' 'denom_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 466 [1/2] (1.17ns)   --->   "%denom_3 = load i10 %inv_table_addr_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 466 'load' 'denom_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 4.19>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i13 %masked_kernel_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 467 'sext' 'sext_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i11 %denom" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 468 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 469 [1/1] (1.89ns)   --->   "%mul_ln199 = mul i24 %zext_ln199, i24 %sext_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 469 'mul' 'mul_ln199' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 470 'bitselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%trunc_ln5 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 471 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%tmp_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 472 'bitselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%tmp_714 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 473 'bitselect' 'tmp_714' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln199 = trunc i24 %mul_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 474 'trunc' 'trunc_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 475 [1/1] (0.70ns)   --->   "%icmp_ln199 = icmp_ne  i5 %trunc_ln199, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 475 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%tmp_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 476 'bitselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%or_ln199 = or i1 %tmp_713, i1 %icmp_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 477 'or' 'or_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%and_ln199 = and i1 %or_ln199, i1 %tmp_714" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 478 'and' 'and_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%zext_ln199_1 = zext i1 %and_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 479 'zext' 'zext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 480 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199 = add i13 %trunc_ln5, i13 %zext_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 480 'add' 'add_ln199' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 481 'bitselect' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%xor_ln199 = xor i1 %tmp_716, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 482 'xor' 'xor_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 483 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_1 = and i1 %tmp_715, i1 %xor_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 483 'and' 'and_ln199_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 484 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 485 [1/1] (0.70ns)   --->   "%icmp_ln199_1 = icmp_eq  i4 %tmp_270, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 485 'icmp' 'icmp_ln199_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 486 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 487 [1/1] (0.70ns)   --->   "%icmp_ln199_2 = icmp_eq  i5 %tmp_271, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 487 'icmp' 'icmp_ln199_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 488 [1/1] (0.70ns)   --->   "%icmp_ln199_3 = icmp_eq  i5 %tmp_271, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 488 'icmp' 'icmp_ln199_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%select_ln199 = select i1 %and_ln199_1, i1 %icmp_ln199_2, i1 %icmp_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 489 'select' 'select_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%tmp_717 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 490 'bitselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%xor_ln199_32 = xor i1 %tmp_717, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 491 'xor' 'xor_ln199_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%and_ln199_2 = and i1 %icmp_ln199_1, i1 %xor_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 492 'and' 'and_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%select_ln199_1 = select i1 %and_ln199_1, i1 %and_ln199_2, i1 %icmp_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 493 'select' 'select_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%and_ln199_3 = and i1 %and_ln199_1, i1 %icmp_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 494 'and' 'and_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%xor_ln199_1 = xor i1 %select_ln199, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 495 'xor' 'xor_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%or_ln199_1 = or i1 %tmp_716, i1 %xor_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 496 'or' 'or_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%xor_ln199_2 = xor i1 %tmp_712, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 497 'xor' 'xor_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 498 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_4 = and i1 %or_ln199_1, i1 %xor_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 498 'and' 'and_ln199_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 499 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_5 = and i1 %tmp_716, i1 %select_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 499 'and' 'and_ln199_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%or_ln199_24 = or i1 %and_ln199_3, i1 %and_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 500 'or' 'or_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%xor_ln199_3 = xor i1 %or_ln199_24, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 501 'xor' 'xor_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%and_ln199_6 = and i1 %tmp_712, i1 %xor_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 502 'and' 'and_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_3)   --->   "%select_ln199_2 = select i1 %and_ln199_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 503 'select' 'select_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 504 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_2 = or i1 %and_ln199_4, i1 %and_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 504 'or' 'or_ln199_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_3 = select i1 %or_ln199_2, i13 %select_ln199_2, i13 %add_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 505 'select' 'select_ln199_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln199_1 = sext i13 %masked_kernel" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 506 'sext' 'sext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 507 [1/1] (1.89ns)   --->   "%mul_ln199_1 = mul i24 %zext_ln199, i24 %sext_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 507 'mul' 'mul_ln199_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_718 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 508 'bitselect' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%trunc_ln199_1 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_1, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 509 'partselect' 'trunc_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 510 'bitselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 511 'bitselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln199_8 = trunc i24 %mul_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 512 'trunc' 'trunc_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 513 [1/1] (0.70ns)   --->   "%icmp_ln199_4 = icmp_ne  i5 %trunc_ln199_8, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 513 'icmp' 'icmp_ln199_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_8)   --->   "%tmp_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 514 'bitselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%or_ln199_3 = or i1 %tmp_719, i1 %icmp_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 515 'or' 'or_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%and_ln199_7 = and i1 %or_ln199_3, i1 %tmp_720" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 516 'and' 'and_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%zext_ln199_2 = zext i1 %and_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 517 'zext' 'zext_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 518 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_1 = add i13 %trunc_ln199_1, i13 %zext_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 518 'add' 'add_ln199_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_1, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 519 'bitselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_8)   --->   "%xor_ln199_4 = xor i1 %tmp_722, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 520 'xor' 'xor_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 521 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_8 = and i1 %tmp_721, i1 %xor_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 521 'and' 'and_ln199_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_1, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 522 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 523 [1/1] (0.70ns)   --->   "%icmp_ln199_5 = icmp_eq  i4 %tmp_272, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 523 'icmp' 'icmp_ln199_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_1, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 524 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 525 [1/1] (0.70ns)   --->   "%icmp_ln199_6 = icmp_eq  i5 %tmp_273, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 525 'icmp' 'icmp_ln199_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 526 [1/1] (0.70ns)   --->   "%icmp_ln199_7 = icmp_eq  i5 %tmp_273, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 526 'icmp' 'icmp_ln199_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%select_ln199_4 = select i1 %and_ln199_8, i1 %icmp_ln199_6, i1 %icmp_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 527 'select' 'select_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%tmp_723 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 528 'bitselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%xor_ln199_33 = xor i1 %tmp_723, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 529 'xor' 'xor_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%and_ln199_9 = and i1 %icmp_ln199_5, i1 %xor_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 530 'and' 'and_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%select_ln199_5 = select i1 %and_ln199_8, i1 %and_ln199_9, i1 %icmp_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 531 'select' 'select_ln199_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%and_ln199_10 = and i1 %and_ln199_8, i1 %icmp_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 532 'and' 'and_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%xor_ln199_5 = xor i1 %select_ln199_4, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 533 'xor' 'xor_ln199_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%or_ln199_4 = or i1 %tmp_722, i1 %xor_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 534 'or' 'or_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%xor_ln199_6 = xor i1 %tmp_718, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 535 'xor' 'xor_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 536 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_11 = and i1 %or_ln199_4, i1 %xor_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 536 'and' 'and_ln199_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 537 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_12 = and i1 %tmp_722, i1 %select_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 537 'and' 'and_ln199_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%or_ln199_25 = or i1 %and_ln199_10, i1 %and_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 538 'or' 'or_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%xor_ln199_7 = xor i1 %or_ln199_25, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 539 'xor' 'xor_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%and_ln199_13 = and i1 %tmp_718, i1 %xor_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 540 'and' 'and_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_7)   --->   "%select_ln199_6 = select i1 %and_ln199_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 541 'select' 'select_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 542 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_5 = or i1 %and_ln199_11, i1 %and_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 542 'or' 'or_ln199_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 543 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_7 = select i1 %or_ln199_5, i13 %select_ln199_6, i13 %add_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 543 'select' 'select_ln199_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln199_2 = sext i13 %masked_kernel_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 544 'sext' 'sext_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln199_3 = zext i11 %denom_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 545 'zext' 'zext_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 546 [1/1] (1.89ns)   --->   "%mul_ln199_2 = mul i24 %zext_ln199_3, i24 %sext_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 546 'mul' 'mul_ln199_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_741 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 547 'bitselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%trunc_ln199_2 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_2, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 548 'partselect' 'trunc_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%tmp_742 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 549 'bitselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%tmp_743 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 550 'bitselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln199_9 = trunc i24 %mul_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 551 'trunc' 'trunc_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 552 [1/1] (0.70ns)   --->   "%icmp_ln199_8 = icmp_ne  i5 %trunc_ln199_9, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 552 'icmp' 'icmp_ln199_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_15)   --->   "%tmp_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 553 'bitselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%or_ln199_6 = or i1 %tmp_742, i1 %icmp_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 554 'or' 'or_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%and_ln199_14 = and i1 %or_ln199_6, i1 %tmp_743" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 555 'and' 'and_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%zext_ln199_4 = zext i1 %and_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 556 'zext' 'zext_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 557 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_2 = add i13 %trunc_ln199_2, i13 %zext_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 557 'add' 'add_ln199_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_745 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_2, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 558 'bitselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_15)   --->   "%xor_ln199_8 = xor i1 %tmp_745, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 559 'xor' 'xor_ln199_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 560 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_15 = and i1 %tmp_744, i1 %xor_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 560 'and' 'and_ln199_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_2, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 561 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 562 [1/1] (0.70ns)   --->   "%icmp_ln199_9 = icmp_eq  i4 %tmp_279, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 562 'icmp' 'icmp_ln199_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_2, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 563 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 564 [1/1] (0.70ns)   --->   "%icmp_ln199_10 = icmp_eq  i5 %tmp_280, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 564 'icmp' 'icmp_ln199_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 565 [1/1] (0.70ns)   --->   "%icmp_ln199_11 = icmp_eq  i5 %tmp_280, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 565 'icmp' 'icmp_ln199_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%select_ln199_8 = select i1 %and_ln199_15, i1 %icmp_ln199_10, i1 %icmp_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 566 'select' 'select_ln199_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%tmp_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 567 'bitselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%xor_ln199_34 = xor i1 %tmp_746, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 568 'xor' 'xor_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%and_ln199_16 = and i1 %icmp_ln199_9, i1 %xor_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 569 'and' 'and_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%select_ln199_9 = select i1 %and_ln199_15, i1 %and_ln199_16, i1 %icmp_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 570 'select' 'select_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%and_ln199_17 = and i1 %and_ln199_15, i1 %icmp_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 571 'and' 'and_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%xor_ln199_9 = xor i1 %select_ln199_8, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 572 'xor' 'xor_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%or_ln199_7 = or i1 %tmp_745, i1 %xor_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 573 'or' 'or_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%xor_ln199_10 = xor i1 %tmp_741, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 574 'xor' 'xor_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 575 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_18 = and i1 %or_ln199_7, i1 %xor_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 575 'and' 'and_ln199_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 576 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_19 = and i1 %tmp_745, i1 %select_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 576 'and' 'and_ln199_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%or_ln199_26 = or i1 %and_ln199_17, i1 %and_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 577 'or' 'or_ln199_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%xor_ln199_11 = xor i1 %or_ln199_26, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 578 'xor' 'xor_ln199_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%and_ln199_20 = and i1 %tmp_741, i1 %xor_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 579 'and' 'and_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_11)   --->   "%select_ln199_10 = select i1 %and_ln199_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 580 'select' 'select_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 581 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_8 = or i1 %and_ln199_18, i1 %and_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 581 'or' 'or_ln199_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 582 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_11 = select i1 %or_ln199_8, i13 %select_ln199_10, i13 %add_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 582 'select' 'select_ln199_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln199_3 = sext i13 %masked_kernel_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 583 'sext' 'sext_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 584 [1/1] (1.89ns)   --->   "%mul_ln199_3 = mul i24 %zext_ln199_3, i24 %sext_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 584 'mul' 'mul_ln199_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 585 'bitselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%trunc_ln199_3 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_3, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 586 'partselect' 'trunc_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%tmp_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 587 'bitselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%tmp_749 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 588 'bitselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln199_10 = trunc i24 %mul_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 589 'trunc' 'trunc_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 590 [1/1] (0.70ns)   --->   "%icmp_ln199_12 = icmp_ne  i5 %trunc_ln199_10, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 590 'icmp' 'icmp_ln199_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_22)   --->   "%tmp_750 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 591 'bitselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%or_ln199_9 = or i1 %tmp_748, i1 %icmp_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 592 'or' 'or_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%and_ln199_21 = and i1 %or_ln199_9, i1 %tmp_749" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 593 'and' 'and_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%zext_ln199_5 = zext i1 %and_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 594 'zext' 'zext_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 595 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_3 = add i13 %trunc_ln199_3, i13 %zext_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 595 'add' 'add_ln199_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_3, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 596 'bitselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_22)   --->   "%xor_ln199_12 = xor i1 %tmp_751, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 597 'xor' 'xor_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 598 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_22 = and i1 %tmp_750, i1 %xor_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 598 'and' 'and_ln199_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_3, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 599 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 600 [1/1] (0.70ns)   --->   "%icmp_ln199_13 = icmp_eq  i4 %tmp_281, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 600 'icmp' 'icmp_ln199_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_3, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 601 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 602 [1/1] (0.70ns)   --->   "%icmp_ln199_14 = icmp_eq  i5 %tmp_282, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 602 'icmp' 'icmp_ln199_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 603 [1/1] (0.70ns)   --->   "%icmp_ln199_15 = icmp_eq  i5 %tmp_282, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 603 'icmp' 'icmp_ln199_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%select_ln199_12 = select i1 %and_ln199_22, i1 %icmp_ln199_14, i1 %icmp_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 604 'select' 'select_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 605 'bitselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%xor_ln199_35 = xor i1 %tmp_752, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 606 'xor' 'xor_ln199_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%and_ln199_23 = and i1 %icmp_ln199_13, i1 %xor_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 607 'and' 'and_ln199_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%select_ln199_13 = select i1 %and_ln199_22, i1 %and_ln199_23, i1 %icmp_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 608 'select' 'select_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%and_ln199_24 = and i1 %and_ln199_22, i1 %icmp_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 609 'and' 'and_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%xor_ln199_13 = xor i1 %select_ln199_12, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 610 'xor' 'xor_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%or_ln199_10 = or i1 %tmp_751, i1 %xor_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 611 'or' 'or_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%xor_ln199_14 = xor i1 %tmp_747, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 612 'xor' 'xor_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 613 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_25 = and i1 %or_ln199_10, i1 %xor_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 613 'and' 'and_ln199_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 614 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_26 = and i1 %tmp_751, i1 %select_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 614 'and' 'and_ln199_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%or_ln199_27 = or i1 %and_ln199_24, i1 %and_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 615 'or' 'or_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%xor_ln199_15 = xor i1 %or_ln199_27, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 616 'xor' 'xor_ln199_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%and_ln199_27 = and i1 %tmp_747, i1 %xor_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 617 'and' 'and_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_15)   --->   "%select_ln199_14 = select i1 %and_ln199_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 618 'select' 'select_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 619 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_11 = or i1 %and_ln199_25, i1 %and_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 619 'or' 'or_ln199_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 620 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_15 = select i1 %or_ln199_11, i13 %select_ln199_14, i13 %add_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 620 'select' 'select_ln199_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln199_4 = sext i13 %masked_kernel_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 621 'sext' 'sext_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln199_6 = zext i11 %denom_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 622 'zext' 'zext_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 623 [1/1] (1.89ns)   --->   "%mul_ln199_4 = mul i24 %zext_ln199_6, i24 %sext_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 623 'mul' 'mul_ln199_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 624 'bitselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%trunc_ln199_4 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_4, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 625 'partselect' 'trunc_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%tmp_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 626 'bitselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 627 'bitselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln199_11 = trunc i24 %mul_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 628 'trunc' 'trunc_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 629 [1/1] (0.70ns)   --->   "%icmp_ln199_16 = icmp_ne  i5 %trunc_ln199_11, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 629 'icmp' 'icmp_ln199_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_29)   --->   "%tmp_773 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 630 'bitselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%or_ln199_12 = or i1 %tmp_771, i1 %icmp_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 631 'or' 'or_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%and_ln199_28 = and i1 %or_ln199_12, i1 %tmp_772" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 632 'and' 'and_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%zext_ln199_7 = zext i1 %and_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 633 'zext' 'zext_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 634 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_4 = add i13 %trunc_ln199_4, i13 %zext_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 634 'add' 'add_ln199_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_774 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_4, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 635 'bitselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_29)   --->   "%xor_ln199_16 = xor i1 %tmp_774, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 636 'xor' 'xor_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 637 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_29 = and i1 %tmp_773, i1 %xor_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 637 'and' 'and_ln199_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_4, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 638 'partselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 639 [1/1] (0.70ns)   --->   "%icmp_ln199_17 = icmp_eq  i4 %tmp_288, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 639 'icmp' 'icmp_ln199_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_4, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 640 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 641 [1/1] (0.70ns)   --->   "%icmp_ln199_18 = icmp_eq  i5 %tmp_289, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 641 'icmp' 'icmp_ln199_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 642 [1/1] (0.70ns)   --->   "%icmp_ln199_19 = icmp_eq  i5 %tmp_289, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 642 'icmp' 'icmp_ln199_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%select_ln199_16 = select i1 %and_ln199_29, i1 %icmp_ln199_18, i1 %icmp_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 643 'select' 'select_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 644 'bitselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%xor_ln199_36 = xor i1 %tmp_775, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 645 'xor' 'xor_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%and_ln199_30 = and i1 %icmp_ln199_17, i1 %xor_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 646 'and' 'and_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%select_ln199_17 = select i1 %and_ln199_29, i1 %and_ln199_30, i1 %icmp_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 647 'select' 'select_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%and_ln199_31 = and i1 %and_ln199_29, i1 %icmp_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 648 'and' 'and_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%xor_ln199_17 = xor i1 %select_ln199_16, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 649 'xor' 'xor_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%or_ln199_13 = or i1 %tmp_774, i1 %xor_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 650 'or' 'or_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%xor_ln199_18 = xor i1 %tmp_770, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 651 'xor' 'xor_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 652 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_32 = and i1 %or_ln199_13, i1 %xor_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 652 'and' 'and_ln199_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 653 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_33 = and i1 %tmp_774, i1 %select_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 653 'and' 'and_ln199_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%or_ln199_28 = or i1 %and_ln199_31, i1 %and_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 654 'or' 'or_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%xor_ln199_19 = xor i1 %or_ln199_28, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 655 'xor' 'xor_ln199_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%and_ln199_34 = and i1 %tmp_770, i1 %xor_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 656 'and' 'and_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_19)   --->   "%select_ln199_18 = select i1 %and_ln199_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 657 'select' 'select_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 658 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_14 = or i1 %and_ln199_32, i1 %and_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 658 'or' 'or_ln199_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 659 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_19 = select i1 %or_ln199_14, i13 %select_ln199_18, i13 %add_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 659 'select' 'select_ln199_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln199_5 = sext i13 %masked_kernel_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 660 'sext' 'sext_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 661 [1/1] (1.89ns)   --->   "%mul_ln199_5 = mul i24 %zext_ln199_6, i24 %sext_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 661 'mul' 'mul_ln199_5' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 662 'bitselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%trunc_ln199_5 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_5, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 663 'partselect' 'trunc_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%tmp_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 664 'bitselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%tmp_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 665 'bitselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln199_12 = trunc i24 %mul_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 666 'trunc' 'trunc_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 667 [1/1] (0.70ns)   --->   "%icmp_ln199_20 = icmp_ne  i5 %trunc_ln199_12, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 667 'icmp' 'icmp_ln199_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_36)   --->   "%tmp_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 668 'bitselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%or_ln199_15 = or i1 %tmp_777, i1 %icmp_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 669 'or' 'or_ln199_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%and_ln199_35 = and i1 %or_ln199_15, i1 %tmp_778" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 670 'and' 'and_ln199_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%zext_ln199_8 = zext i1 %and_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 671 'zext' 'zext_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 672 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_5 = add i13 %trunc_ln199_5, i13 %zext_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 672 'add' 'add_ln199_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_5, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 673 'bitselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_36)   --->   "%xor_ln199_20 = xor i1 %tmp_780, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 674 'xor' 'xor_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 675 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_36 = and i1 %tmp_779, i1 %xor_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 675 'and' 'and_ln199_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_5, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 676 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 677 [1/1] (0.70ns)   --->   "%icmp_ln199_21 = icmp_eq  i4 %tmp_290, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 677 'icmp' 'icmp_ln199_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_5, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 678 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 679 [1/1] (0.70ns)   --->   "%icmp_ln199_22 = icmp_eq  i5 %tmp_291, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 679 'icmp' 'icmp_ln199_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 680 [1/1] (0.70ns)   --->   "%icmp_ln199_23 = icmp_eq  i5 %tmp_291, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 680 'icmp' 'icmp_ln199_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%select_ln199_20 = select i1 %and_ln199_36, i1 %icmp_ln199_22, i1 %icmp_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 681 'select' 'select_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%tmp_781 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 682 'bitselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%xor_ln199_37 = xor i1 %tmp_781, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 683 'xor' 'xor_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%and_ln199_37 = and i1 %icmp_ln199_21, i1 %xor_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 684 'and' 'and_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%select_ln199_21 = select i1 %and_ln199_36, i1 %and_ln199_37, i1 %icmp_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 685 'select' 'select_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%and_ln199_38 = and i1 %and_ln199_36, i1 %icmp_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 686 'and' 'and_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%xor_ln199_21 = xor i1 %select_ln199_20, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 687 'xor' 'xor_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%or_ln199_16 = or i1 %tmp_780, i1 %xor_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 688 'or' 'or_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%xor_ln199_22 = xor i1 %tmp_776, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 689 'xor' 'xor_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 690 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_39 = and i1 %or_ln199_16, i1 %xor_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 690 'and' 'and_ln199_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 691 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_40 = and i1 %tmp_780, i1 %select_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 691 'and' 'and_ln199_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%or_ln199_29 = or i1 %and_ln199_38, i1 %and_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 692 'or' 'or_ln199_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%xor_ln199_23 = xor i1 %or_ln199_29, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 693 'xor' 'xor_ln199_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%and_ln199_41 = and i1 %tmp_776, i1 %xor_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 694 'and' 'and_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_23)   --->   "%select_ln199_22 = select i1 %and_ln199_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 695 'select' 'select_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 696 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_17 = or i1 %and_ln199_39, i1 %and_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 696 'or' 'or_ln199_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 697 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_23 = select i1 %or_ln199_17, i13 %select_ln199_22, i13 %add_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 697 'select' 'select_ln199_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln199_6 = sext i13 %masked_kernel_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 698 'sext' 'sext_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln199_9 = zext i11 %denom_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 699 'zext' 'zext_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 700 [1/1] (1.89ns)   --->   "%mul_ln199_6 = mul i24 %zext_ln199_9, i24 %sext_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 700 'mul' 'mul_ln199_6' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_799 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 701 'bitselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%trunc_ln199_6 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_6, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 702 'partselect' 'trunc_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 703 'bitselect' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%tmp_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 704 'bitselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln199_13 = trunc i24 %mul_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 705 'trunc' 'trunc_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 706 [1/1] (0.70ns)   --->   "%icmp_ln199_24 = icmp_ne  i5 %trunc_ln199_13, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 706 'icmp' 'icmp_ln199_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_43)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 707 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%or_ln199_18 = or i1 %tmp_800, i1 %icmp_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 708 'or' 'or_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%and_ln199_42 = and i1 %or_ln199_18, i1 %tmp_801" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 709 'and' 'and_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%zext_ln199_10 = zext i1 %and_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 710 'zext' 'zext_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 711 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_6 = add i13 %trunc_ln199_6, i13 %zext_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 711 'add' 'add_ln199_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_6, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 712 'bitselect' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_43)   --->   "%xor_ln199_24 = xor i1 %tmp_803, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 713 'xor' 'xor_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 714 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_43 = and i1 %tmp_802, i1 %xor_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 714 'and' 'and_ln199_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_6, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 715 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 716 [1/1] (0.70ns)   --->   "%icmp_ln199_25 = icmp_eq  i4 %tmp_297, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 716 'icmp' 'icmp_ln199_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_6, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 717 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 718 [1/1] (0.70ns)   --->   "%icmp_ln199_26 = icmp_eq  i5 %tmp_298, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 718 'icmp' 'icmp_ln199_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 719 [1/1] (0.70ns)   --->   "%icmp_ln199_27 = icmp_eq  i5 %tmp_298, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 719 'icmp' 'icmp_ln199_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%select_ln199_24 = select i1 %and_ln199_43, i1 %icmp_ln199_26, i1 %icmp_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 720 'select' 'select_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 721 'bitselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%xor_ln199_38 = xor i1 %tmp_804, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 722 'xor' 'xor_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%and_ln199_44 = and i1 %icmp_ln199_25, i1 %xor_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 723 'and' 'and_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%select_ln199_25 = select i1 %and_ln199_43, i1 %and_ln199_44, i1 %icmp_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 724 'select' 'select_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%and_ln199_45 = and i1 %and_ln199_43, i1 %icmp_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 725 'and' 'and_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%xor_ln199_25 = xor i1 %select_ln199_24, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 726 'xor' 'xor_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%or_ln199_19 = or i1 %tmp_803, i1 %xor_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 727 'or' 'or_ln199_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%xor_ln199_26 = xor i1 %tmp_799, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 728 'xor' 'xor_ln199_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 729 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_46 = and i1 %or_ln199_19, i1 %xor_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 729 'and' 'and_ln199_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 730 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_47 = and i1 %tmp_803, i1 %select_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 730 'and' 'and_ln199_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%or_ln199_30 = or i1 %and_ln199_45, i1 %and_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 731 'or' 'or_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%xor_ln199_27 = xor i1 %or_ln199_30, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 732 'xor' 'xor_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%and_ln199_48 = and i1 %tmp_799, i1 %xor_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 733 'and' 'and_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_27)   --->   "%select_ln199_26 = select i1 %and_ln199_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 734 'select' 'select_ln199_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 735 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_20 = or i1 %and_ln199_46, i1 %and_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 735 'or' 'or_ln199_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 736 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_27 = select i1 %or_ln199_20, i13 %select_ln199_26, i13 %add_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 736 'select' 'select_ln199_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln199_7 = sext i13 %masked_kernel_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 737 'sext' 'sext_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 738 [1/1] (1.89ns)   --->   "%mul_ln199_7 = mul i24 %zext_ln199_9, i24 %sext_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 738 'mul' 'mul_ln199_7' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_805 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 739 'bitselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%trunc_ln199_7 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_7, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 740 'partselect' 'trunc_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%tmp_806 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 741 'bitselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 742 'bitselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln199_14 = trunc i24 %mul_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 743 'trunc' 'trunc_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 744 [1/1] (0.70ns)   --->   "%icmp_ln199_28 = icmp_ne  i5 %trunc_ln199_14, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 744 'icmp' 'icmp_ln199_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_50)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 745 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%or_ln199_21 = or i1 %tmp_806, i1 %icmp_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 746 'or' 'or_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%and_ln199_49 = and i1 %or_ln199_21, i1 %tmp_807" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 747 'and' 'and_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%zext_ln199_11 = zext i1 %and_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 748 'zext' 'zext_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 749 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_7 = add i13 %trunc_ln199_7, i13 %zext_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 749 'add' 'add_ln199_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_7, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 750 'bitselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_50)   --->   "%xor_ln199_28 = xor i1 %tmp_809, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 751 'xor' 'xor_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 752 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_50 = and i1 %tmp_808, i1 %xor_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 752 'and' 'and_ln199_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_7, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 753 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 754 [1/1] (0.70ns)   --->   "%icmp_ln199_29 = icmp_eq  i4 %tmp_299, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 754 'icmp' 'icmp_ln199_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_7, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 755 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 756 [1/1] (0.70ns)   --->   "%icmp_ln199_30 = icmp_eq  i5 %tmp_300, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 756 'icmp' 'icmp_ln199_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 757 [1/1] (0.70ns)   --->   "%icmp_ln199_31 = icmp_eq  i5 %tmp_300, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 757 'icmp' 'icmp_ln199_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%select_ln199_28 = select i1 %and_ln199_50, i1 %icmp_ln199_30, i1 %icmp_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 758 'select' 'select_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 759 'bitselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%xor_ln199_39 = xor i1 %tmp_810, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 760 'xor' 'xor_ln199_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%and_ln199_51 = and i1 %icmp_ln199_29, i1 %xor_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 761 'and' 'and_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%select_ln199_29 = select i1 %and_ln199_50, i1 %and_ln199_51, i1 %icmp_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 762 'select' 'select_ln199_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%and_ln199_52 = and i1 %and_ln199_50, i1 %icmp_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 763 'and' 'and_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%xor_ln199_29 = xor i1 %select_ln199_28, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 764 'xor' 'xor_ln199_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%or_ln199_22 = or i1 %tmp_809, i1 %xor_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 765 'or' 'or_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%xor_ln199_30 = xor i1 %tmp_805, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 766 'xor' 'xor_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 767 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_53 = and i1 %or_ln199_22, i1 %xor_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 767 'and' 'and_ln199_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 768 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_54 = and i1 %tmp_809, i1 %select_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 768 'and' 'and_ln199_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%or_ln199_31 = or i1 %and_ln199_52, i1 %and_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 769 'or' 'or_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%xor_ln199_31 = xor i1 %or_ln199_31, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 770 'xor' 'xor_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%and_ln199_55 = and i1 %tmp_805, i1 %xor_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 771 'and' 'and_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_31)   --->   "%select_ln199_30 = select i1 %and_ln199_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 772 'select' 'select_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 773 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_23 = or i1 %and_ln199_53, i1 %and_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 773 'or' 'or_ln199_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 774 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_31 = select i1 %or_ln199_23, i13 %select_ln199_30, i13 %add_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 774 'select' 'select_ln199_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 775 [1/1] (0.00ns)   --->   "%mrv = insertvalue i104 <undef>, i13 %select_ln199_3" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 775 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 776 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i104 %mrv, i13 %select_ln199_7" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 776 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 777 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i104 %mrv_1, i13 %select_ln199_11" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 777 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 778 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i104 %mrv_2, i13 %select_ln199_15" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 778 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 779 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i104 %mrv_3, i13 %select_ln199_19" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 779 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 780 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i104 %mrv_4, i13 %select_ln199_23" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 780 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 781 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i104 %mrv_5, i13 %select_ln199_27" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 781 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 782 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i104 %mrv_6, i13 %select_ln199_31" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 782 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 783 [1/1] (0.00ns)   --->   "%ret_ln204 = ret i104 %mrv_7" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 783 'ret' 'ret_ln204' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.892ns
The critical path consists of the following:
	wire read operation ('padding_mask_0_val_read', firmware/nnet_utils/nnet_hept.h:189) on port 'padding_mask_0_val' (firmware/nnet_utils/nnet_hept.h:189) [17]  (0.000 ns)
	'mul' operation 26 bit ('mul_ln189', firmware/nnet_utils/nnet_hept.h:189) [28]  (1.892 ns)

 <State 2>: 4.279ns
The critical path consists of the following:
	'mul' operation 39 bit ('mul_ln190', firmware/nnet_utils/nnet_hept.h:190) [31]  (2.733 ns)
	'icmp' operation 1 bit ('icmp_ln189', firmware/nnet_utils/nnet_hept.h:189) [37]  (0.791 ns)
	'or' operation 1 bit ('or_ln189', firmware/nnet_utils/nnet_hept.h:189) [39]  (0.000 ns)
	'and' operation 1 bit ('and_ln189', firmware/nnet_utils/nnet_hept.h:189) [40]  (0.000 ns)
	'add' operation 13 bit ('add_ln189', firmware/nnet_utils/nnet_hept.h:189) [42]  (0.755 ns)

 <State 3>: 0.843ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [45]  (0.122 ns)
	'select' operation 1 bit ('select_ln189', firmware/nnet_utils/nnet_hept.h:189) [51]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [57]  (0.000 ns)
	'or' operation 1 bit ('or_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [58]  (0.000 ns)
	'and' operation 1 bit ('and_ln189_4', firmware/nnet_utils/nnet_hept.h:189) [60]  (0.278 ns)
	'or' operation 1 bit ('or_ln189_2', firmware/nnet_utils/nnet_hept.h:189) [66]  (0.122 ns)
	'select' operation 13 bit ('masked_kernel', firmware/nnet_utils/nnet_hept.h:189) [67]  (0.321 ns)

 <State 4>: 3.890ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln191', firmware/nnet_utils/nnet_hept.h:191) [112]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln191_1', firmware/nnet_utils/nnet_hept.h:191) [117]  (0.000 ns)
	'select' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [119]  (0.321 ns)
	'add' operation 12 bit ('add_ln193', firmware/nnet_utils/nnet_hept.h:193) [126]  (0.735 ns)
	'select' operation 12 bit ('select_ln193', firmware/nnet_utils/nnet_hept.h:193) [127]  (0.000 ns)
	'select' operation 12 bit ('index', firmware/nnet_utils/nnet_hept.h:193) [128]  (0.299 ns)
	'select' operation 11 bit ('index', firmware/nnet_utils/nnet_hept.h:194) [131]  (0.301 ns)
	'select' operation 10 bit ('index', firmware/nnet_utils/nnet_hept.h:195) [134]  (0.303 ns)
	'getelementptr' operation 10 bit ('inv_table_addr', firmware/nnet_utils/nnet_hept.h:196) [136]  (0.000 ns)
	'load' operation 11 bit ('denom', firmware/nnet_utils/nnet_hept.h:196) on array 'inv_table' [137]  (1.177 ns)

 <State 5>: 1.177ns
The critical path consists of the following:
	'load' operation 11 bit ('denom', firmware/nnet_utils/nnet_hept.h:196) on array 'inv_table' [137]  (1.177 ns)

 <State 6>: 4.197ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln199', firmware/nnet_utils/nnet_hept.h:199) [140]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln199', firmware/nnet_utils/nnet_hept.h:199) [146]  (0.707 ns)
	'or' operation 1 bit ('or_ln199', firmware/nnet_utils/nnet_hept.h:199) [148]  (0.000 ns)
	'and' operation 1 bit ('and_ln199', firmware/nnet_utils/nnet_hept.h:199) [149]  (0.000 ns)
	'add' operation 13 bit ('add_ln199', firmware/nnet_utils/nnet_hept.h:199) [151]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln199', firmware/nnet_utils/nnet_hept.h:199) [153]  (0.000 ns)
	'and' operation 1 bit ('and_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [154]  (0.122 ns)
	'select' operation 1 bit ('select_ln199', firmware/nnet_utils/nnet_hept.h:199) [160]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [166]  (0.000 ns)
	'or' operation 1 bit ('or_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [167]  (0.000 ns)
	'and' operation 1 bit ('and_ln199_4', firmware/nnet_utils/nnet_hept.h:199) [169]  (0.278 ns)
	'or' operation 1 bit ('or_ln199_2', firmware/nnet_utils/nnet_hept.h:199) [175]  (0.122 ns)
	'select' operation 13 bit ('select_ln199_3', firmware/nnet_utils/nnet_hept.h:199) [176]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
