=====
SETUP
18.969
25.366
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.367
uvga/n1208_s0
17.209
18.418
uvga/ucharBuffer/sp_inst_1
25.366
=====
SETUP
19.312
25.023
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.367
uvga/n1209_s0
17.762
18.971
uvga/ucharBuffer/sp_inst_1
25.023
=====
SETUP
20.026
24.309
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.367
uvga/n1209_s0
17.762
18.971
uvga/ucharBuffer/sp_inst_0
24.309
=====
SETUP
20.216
24.119
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.367
uvga/n1208_s0
17.209
18.418
uvga/ucharBuffer/sp_inst_0
24.119
=====
SETUP
22.155
22.180
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.367
uvga/n1204_s2
16.312
17.001
uvga/n1204_s0
18.073
18.977
uvga/ucharBuffer/sp_inst_1
22.180
=====
SETUP
22.947
21.387
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.367
uvga/n1205_s0
17.931
19.067
uvga/ucharBuffer/sp_inst_1
21.387
=====
SETUP
23.095
21.239
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.367
uvga/n1201_s2
16.307
16.996
uvga/n1201_s0
17.881
18.569
uvga/ucharBuffer/sp_inst_1
21.239
=====
SETUP
23.354
20.980
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.367
uvga/n1207_s0
16.855
17.759
uvga/ucharBuffer/sp_inst_1
20.980
=====
SETUP
23.383
20.951
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.367
uvga/n1204_s2
16.312
17.001
uvga/n1204_s0
18.073
18.977
uvga/ucharBuffer/sp_inst_0
20.951
=====
SETUP
23.735
20.207
43.942
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.694
uvga/nextRowDMARdCol_3_s38
13.161
13.849
uvga/nextRowDMARdCol_3_s45
13.861
14.550
uvga/nextRowDMARdCol_1_s34
17.945
18.634
uvga/nextRowDMARdCol_1_s32
19.518
20.207
uvga/rowDMARdCol_1_s1
20.207
=====
SETUP
23.868
20.466
44.335
uvga/inputCmdMemWrData_7_s0
2.716
3.220
uvga/inputCmdInsertToggle_s2
4.120
5.329
uvga/inputCmdScrollUp_s2
8.537
9.441
uvga/nextRowDMARdCol_3_s37
11.423
12.558
uvga/nextRowDMARdCol_5_s47
13.989
14.677
uvga/rowDMARdCol_5_s6
16.843
17.972
uvga/rowDMARdCol_6_s1
20.466
=====
SETUP
23.938
20.396
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.367
uvga/n1206_s0
17.388
18.077
uvga/ucharBuffer/sp_inst_1
20.396
=====
SETUP
24.044
19.899
43.942
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.694
uvga/nextRowDMARdCol_3_s38
13.161
13.849
uvga/nextRowDMARdCol_3_s45
13.861
14.550
uvga/nextRowDMARdCol_6_s40
17.062
18.229
uvga/nextRowDMARdCol_6_s39
18.690
19.899
uvga/rowDMARdCol_6_s1
19.899
=====
SETUP
24.086
20.249
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.360
uvga/n1199_s2
15.840
16.529
uvga/n1199_s0
16.535
17.744
uvga/ucharBuffer/sp_inst_1
20.249
=====
SETUP
24.272
20.062
44.335
uvga/inputCmdMemWrData_7_s0
2.716
3.220
uvga/inputCmdInsertToggle_s2
4.120
5.329
uvga/inputCmdScrollUp_s2
8.537
9.441
uvga/nextRowDMARdCol_3_s37
11.423
12.558
uvga/nextRowDMARdCol_5_s47
13.989
14.677
uvga/rowDMARdCol_5_s6
16.843
17.972
uvga/rowDMARdCol_5_s1
20.062
=====
SETUP
24.327
20.008
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.360
uvga/n1198_s2
15.840
16.529
uvga/n1198_s0
16.535
17.670
uvga/ucharBuffer/sp_inst_1
20.008
=====
SETUP
24.343
19.992
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.367
uvga/n1201_s2
16.307
16.996
uvga/n1201_s0
17.881
18.569
uvga/ucharBuffer/sp_inst_0
19.992
=====
SETUP
24.371
19.964
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.367
uvga/n1205_s0
17.931
19.067
uvga/ucharBuffer/sp_inst_0
19.964
=====
SETUP
24.414
19.920
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.367
uvga/n1200_s2
15.379
16.514
uvga/n1200_s0
16.520
17.424
uvga/ucharBuffer/sp_inst_1
19.920
=====
SETUP
24.617
19.717
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.360
uvga/n1202_s2
15.840
16.529
uvga/n1202_s0
16.535
17.744
uvga/ucharBuffer/sp_inst_1
19.717
=====
SETUP
24.634
19.701
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.360
uvga/n1202_s2
15.840
16.529
uvga/n1202_s0
16.535
17.744
uvga/ucharBuffer/sp_inst_0
19.701
=====
SETUP
24.682
19.653
44.335
uvga/inputCmdMemWrData_7_s0
2.716
3.220
uvga/inputCmdInsertToggle_s2
4.120
5.329
uvga/inputCmdScrollUp_s2
8.537
9.441
uvga/nextRowDMARdCol_3_s37
11.423
12.558
uvga/nextRowDMARdCol_5_s47
13.989
14.677
uvga/rowDMARdCol_5_s6
16.843
17.972
uvga/rowDMARdCol_4_s1
19.653
=====
SETUP
24.817
19.517
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/charBufferWrEn_s2
12.164
13.299
uvga/charBufferWrEn_s0
14.231
15.367
uvga/n1203_s2
16.307
16.996
uvga/n1203_s0
17.002
17.906
uvga/ucharBuffer/sp_inst_1
19.517
=====
SETUP
24.838
19.496
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.688
uvga/scrollRow_4_s12
12.164
13.299
uvga/currentCursorRow_4_s9
14.559
15.726
uvga/currentCursorRow_4_s8
16.187
16.874
uvga/currentCursorRow_4_s7
17.335
18.217
uvga/currentCursorRow_4_s0
19.496
=====
SETUP
24.967
18.975
43.942
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/inputCmdScrollUp_s7
7.188
8.397
uvga/inputCmdScrollUp_s10
10.559
11.694
uvga/nextRowDMARdCol_3_s38
13.161
13.849
uvga/nextRowDMAState_0_s39
13.861
14.550
uvga/nextRowDMARdCol_0_s35
16.699
17.834
uvga/nextRowDMARdCol_0_s34
17.840
18.975
uvga/rowDMARdCol_0_s1
18.975
=====
HOLD
0.627
3.277
2.650
uvga/scanningCurrentCursorCell_r1_s0
2.650
3.017
uvga/scanningCurrentCursorCell_r2_s0
3.277
=====
HOLD
0.627
3.277
2.650
uvga/hsync_r1_s0
2.650
3.017
uvga/hsync_r2_s0
3.277
=====
HOLD
0.627
3.277
2.650
uvga/charWidthCounter_r0_1_s0
2.650
3.017
uvga/charWidthCounter_r1_1_s0
3.277
=====
HOLD
0.628
3.278
2.650
ukbd/ps2kbd/data_shift_reg_5_s0
2.650
3.017
ukbd/ps2kbd/data_shift_reg_4_s0
3.278
=====
HOLD
0.628
3.278
2.650
ukbd/ps2kbd/data_shift_reg_7_s0
2.650
3.017
ukbd/ps2kbd/data_shift_reg_6_s0
3.278
=====
HOLD
0.647
3.311
2.664
uvga/uheartbeat/heartbeatCounter_1_s1
2.650
3.017
uvga/uheartbeat/userResetn_s1
3.311
=====
HOLD
0.778
3.429
2.650
uvga/ucharbufinit/initData_4_s1
2.650
3.017
uvga/ucharbufinit/n263_s3
3.019
3.429
uvga/ucharbufinit/initData_4_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/uheartbeat/heartbeatCounter_0_s1
2.650
3.017
uvga/uheartbeat/n15_s3
3.019
3.429
uvga/uheartbeat/heartbeatCounter_0_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/uheartbeat/heartbeatCounter_3_s0
2.650
3.017
uvga/uheartbeat/n12_s0
3.019
3.429
uvga/uheartbeat/heartbeatCounter_3_s0
3.429
=====
HOLD
0.778
3.429
2.650
uvga/cursorInvisible_s1
2.650
3.017
uvga/n574_s2
3.019
3.429
uvga/cursorInvisible_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/charWidthCounter_2_s0
2.650
3.017
uvga/nextCharWidthCounter_2_s0
3.019
3.429
uvga/charWidthCounter_2_s0
3.429
=====
HOLD
0.778
3.429
2.650
uansiesc/ufifo/fifo_sc_inst/wbin_2_s0
2.650
3.017
uansiesc/ufifo/fifo_sc_inst/wbin_next_2_s2
3.019
3.429
uansiesc/ufifo/fifo_sc_inst/wbin_2_s0
3.429
=====
HOLD
0.778
3.429
2.650
uansiesc/ansiEscDebug_s2
2.650
3.017
uansiesc/n28_s3
3.019
3.429
uansiesc/ansiEscDebug_s2
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_2_s1
2.650
3.017
uuart0/n228_s2
3.019
3.429
uuart0/rxClockDividerReg_2_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_12_s1
2.650
3.017
uuart0/n218_s2
3.019
3.429
uuart0/rxClockDividerReg_12_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_17_s1
2.650
3.017
uuart0/n213_s2
3.019
3.429
uuart0/rxClockDividerReg_17_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_19_s1
2.650
3.017
uuart0/n211_s2
3.019
3.429
uuart0/rxClockDividerReg_19_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_5_s1
2.650
3.017
uuart0/n479_s2
3.019
3.429
uuart0/txClockDividerReg_5_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_6_s1
2.650
3.017
uuart0/n478_s3
3.019
3.429
uuart0/txClockDividerReg_6_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_10_s1
2.650
3.017
uuart0/n474_s2
3.019
3.429
uuart0/txClockDividerReg_10_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_13_s1
2.650
3.017
uuart0/n471_s1
3.019
3.429
uuart0/txClockDividerReg_13_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_17_s1
2.650
3.017
uuart0/n467_s1
3.019
3.429
uuart0/txClockDividerReg_17_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_8_s1
2.650
3.017
uuart0/n156_s1
3.019
3.429
uuart0/rxClockDividerReg_8_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/ps2kbd/data_count_2_s1
2.650
3.017
ukbd/ps2kbd/n50_s3
3.019
3.429
ukbd/ps2kbd/data_count_2_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/ufifo/fifo_sc_inst/wbin_2_s0
2.650
3.017
ukbd/ufifo/fifo_sc_inst/wbin_next_2_s2
3.019
3.429
ukbd/ufifo/fifo_sc_inst/wbin_2_s0
3.429
