// Seed: 1417698572
module module_0;
  assign id_1 = 1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3
  );
endmodule
module module_1 (
    output tri1 id_0,
    input  wire id_1
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_4;
  assign id_2 = 1;
  assign module_0.id_2 = 0;
  id_5(
      .id_0(id_4), .id_1(id_1), .id_2(id_1)
  );
  wire id_6;
endmodule
