From ab8a4703b4506cde594ef36ed231bcb0dcf5f5db Mon Sep 17 00:00:00 2001
From: Christian Biermann <bie@iesy.com>
Date: Mon, 7 Aug 2023 10:48:18 +0200
Subject: [PATCH 1/1] arm64: dts: iesy: adapt to bb138 v2 gpio and pwm changes

---
 .../boot/dts/iesy/iesy-rpx30-eva-mi-v2.dts    | 49 ++++++++++++-------
 1 file changed, 30 insertions(+), 19 deletions(-)

diff --git a/arch/arm64/boot/dts/iesy/iesy-rpx30-eva-mi-v2.dts b/arch/arm64/boot/dts/iesy/iesy-rpx30-eva-mi-v2.dts
index 787fd9473036..974657ac319d 100644
--- a/arch/arm64/boot/dts/iesy/iesy-rpx30-eva-mi-v2.dts
+++ b/arch/arm64/boot/dts/iesy/iesy-rpx30-eva-mi-v2.dts
@@ -1,6 +1,6 @@
 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 /*
- * Device Tree for iesy RPX30 EVA-MI (Eval Kit)
+ * Device Tree for iesy RPX30 EVA-MI V2 (Eval Kit)
  *
  * Copyright (c) 2022 iesy GmbH
  */
@@ -18,7 +18,7 @@
 
 
 / {
-	model = "iesy RPX30 EVA-MI (Eval Kit)";
+	model = "iesy RPX30 EVA-MI V2 (Eval Kit)";
 	compatible = "rockchip,px30-evb-ddr3-v10-linux", "rockchip,px30";
 
 	fiq-debugger {
@@ -128,13 +128,13 @@ user-buttons {
 
         user-button-1 {
             label = "User Button 1";
-            gpios = <&gpio3 RK_PD1 GPIO_ACTIVE_LOW>;
+            gpios = <&gpio3 RK_PA2 GPIO_ACTIVE_LOW>;
             linux,code = <KEY_X>;
         };
 
         user-button-2 {
             label = "User Button 2";
-            gpios = <&gpio3 RK_PD0 GPIO_ACTIVE_LOW>;
+            gpios = <&gpio3 RK_PA3 GPIO_ACTIVE_LOW>;
             linux,code = <KEY_Z>;
         };
 	};
@@ -596,10 +596,10 @@ lt8912@48 {
         compatible = "lontium,lt8912";
         reg = <0x48>;
         ddc-i2c-bus = <&i2c1>;
-		hpd-gpios = <&gpio1 RK_PC5 GPIO_ACTIVE_HIGH>;
-		reset-gpios = <&gpio1 RK_PC4 GPIO_ACTIVE_LOW>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_lt8912>;
+		//hpd-gpios = <&gpio1 RK_PC5 GPIO_ACTIVE_HIGH>;
+		//reset-gpios = <&gpio1 RK_PC4 GPIO_ACTIVE_LOW>;
+		//pinctrl-names = "default";
+		//pinctrl-0 = <&pinctrl_lt8912>;
 		status = "okay";
 		//swap-mipi-pn = <1>;	/* needs to be unset to NOT swap MIPI P/N lines */
 
@@ -835,6 +835,10 @@ &pmu_io_domains {
 	pmuio2-supply = <&vcc1v8_soc>;
 };
 
+&pwm0 {
+	status = "okay";
+};
+
 &pwm1 {
 	status = "okay";
 };
@@ -1092,17 +1096,17 @@ i2c2_xfer: i2c2-xfer {
 		};
 	};
 
-	lt8912 {
-		pinctrl_lt8912: pinctrl-lt8912 {
-			rockchip,pins = <1 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none
-							 1 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none_4ma>;
-		};
-	};
+//	lt8912 {
+//		pinctrl_lt8912: pinctrl-lt8912 {
+//			rockchip,pins = <1 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none
+//							 1 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none_4ma>;
+//		};
+//	};
 
 	gpiokeys {
 		pinctrl_buttons: buttongrp {
-			rockchip,pins = <3 RK_PD0 RK_FUNC_GPIO &pcfg_pull_up
-							 3 RK_PD1 RK_FUNC_GPIO &pcfg_pull_up>;
+			rockchip,pins = <3 RK_PA2 RK_FUNC_GPIO &pcfg_pull_up
+							 3 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>;
 		};
 	};
 	
@@ -1159,14 +1163,14 @@ uart2m1_xfer: uart2m1-xfer {
 	gpio_bb138 {
 		pinctrl_gpio_a: pinctrl-gpio-a {
 			rockchip,pins =
-				<1 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>,
+				<1 RK_PC4 RK_FUNC_GPIO &pcfg_pull_up_4ma>,
 				<1 RK_PC5 RK_FUNC_GPIO &pcfg_pull_up_4ma>,
 				<1 RK_PC6 RK_FUNC_GPIO &pcfg_pull_up_4ma>,
 				<1 RK_PC7 RK_FUNC_GPIO &pcfg_pull_up_4ma>,
 				<1 RK_PD0 RK_FUNC_GPIO &pcfg_pull_up_4ma>,
 				<1 RK_PD1 RK_FUNC_GPIO &pcfg_pull_up_4ma>,
-				<3 RK_PD0 RK_FUNC_GPIO &pcfg_pull_none>,
-				<3 RK_PD1 RK_FUNC_GPIO &pcfg_pull_none>;
+				<3 RK_PD0 RK_FUNC_GPIO &pcfg_pull_up_4ma>,
+				<3 RK_PD1 RK_FUNC_GPIO &pcfg_pull_up_4ma>;
 		};
 
 		pinctrl_gpio_b: pinctrl-gpio-b {
@@ -1182,6 +1186,13 @@ pinctrl_gpio_b: pinctrl-gpio-b {
 		};
 	};
 
+	pwm0 {
+		pwm0_pin: pwm0-pin {
+			rockchip,pins =
+				<0 RK_PB7 1 &pcfg_pull_none_2ma>;
+		};
+	};
+
 	pwm1 {
 		pwm1_pin: pwm1-pin {
 			rockchip,pins =
-- 
2.30.2

