// Seed: 2990556948
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_4;
  assign id_4 = id_1;
  wor id_6;
  assign id_6[1] = 1;
  assign id_5 = id_3;
  defparam id_7.id_8 = 1; type_14(
      1, 1, id_5
  );
  assign id_7 = id_7 - id_4;
  integer id_10 = id_5;
  logic   id_11 = id_11;
endmodule
