// Seed: 925592
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri id_4;
  assign id_4 = 1 ? 1'd0 : id_4;
  wire id_6;
  module_0(
      id_4, id_4, id_6, id_4, id_4, id_4, id_3
  );
  integer id_7;
endmodule
