
triple_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003218  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08003324  08003324  00004324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003350  08003350  0000502c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003350  08003350  0000502c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003350  08003350  0000502c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003350  08003350  00004350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003354  08003354  00004354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08003358  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  2000002c  08003384  0000502c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  08003384  00005244  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000502c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007710  00000000  00000000  00005055  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001636  00000000  00000000  0000c765  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d0  00000000  00000000  0000dda0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000538  00000000  00000000  0000e470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000169f2  00000000  00000000  0000e9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000083c1  00000000  00000000  0002539a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081fa3  00000000  00000000  0002d75b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000af6fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a54  00000000  00000000  000af744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000b1198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000002c 	.word	0x2000002c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800330c 	.word	0x0800330c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000030 	.word	0x20000030
 8000148:	0800330c 	.word	0x0800330c

0800014c <TransmitToSlave>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void TransmitToSlave(uint8_t *data, uint8_t len) // VERİLERİN SLAVE KARTLARA İLETİM FONKSİYONU
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	460b      	mov	r3, r1
 8000156:	70fb      	strb	r3, [r7, #3]
  unsignedData[3] = len;        // 0x06
 8000158:	4a1d      	ldr	r2, [pc, #116]	@ (80001d0 <TransmitToSlave+0x84>)
 800015a:	78fb      	ldrb	r3, [r7, #3]
 800015c:	70d3      	strb	r3, [r2, #3]
  for (int i = 0; i < len; i++) // gönderilecek verinin hazırlanması
 800015e:	2300      	movs	r3, #0
 8000160:	60fb      	str	r3, [r7, #12]
 8000162:	e00a      	b.n	800017a <TransmitToSlave+0x2e>
    unsignedData[i + 4] = data[i];
 8000164:	68fb      	ldr	r3, [r7, #12]
 8000166:	687a      	ldr	r2, [r7, #4]
 8000168:	441a      	add	r2, r3
 800016a:	68fb      	ldr	r3, [r7, #12]
 800016c:	3304      	adds	r3, #4
 800016e:	7811      	ldrb	r1, [r2, #0]
 8000170:	4a17      	ldr	r2, [pc, #92]	@ (80001d0 <TransmitToSlave+0x84>)
 8000172:	54d1      	strb	r1, [r2, r3]
  for (int i = 0; i < len; i++) // gönderilecek verinin hazırlanması
 8000174:	68fb      	ldr	r3, [r7, #12]
 8000176:	3301      	adds	r3, #1
 8000178:	60fb      	str	r3, [r7, #12]
 800017a:	78fb      	ldrb	r3, [r7, #3]
 800017c:	68fa      	ldr	r2, [r7, #12]
 800017e:	429a      	cmp	r2, r3
 8000180:	dbf0      	blt.n	8000164 <TransmitToSlave+0x18>

  if (_3MyDirection == 0x01 || _3MyDirection == 0x00)
 8000182:	4b14      	ldr	r3, [pc, #80]	@ (80001d4 <TransmitToSlave+0x88>)
 8000184:	781b      	ldrb	r3, [r3, #0]
 8000186:	2b01      	cmp	r3, #1
 8000188:	d003      	beq.n	8000192 <TransmitToSlave+0x46>
 800018a:	4b12      	ldr	r3, [pc, #72]	@ (80001d4 <TransmitToSlave+0x88>)
 800018c:	781b      	ldrb	r3, [r3, #0]
 800018e:	2b00      	cmp	r3, #0
 8000190:	d109      	bne.n	80001a6 <TransmitToSlave+0x5a>
    HAL_UART_Transmit(&huart1, unsignedData, len + 4, 2);
 8000192:	78fb      	ldrb	r3, [r7, #3]
 8000194:	b29b      	uxth	r3, r3
 8000196:	3304      	adds	r3, #4
 8000198:	b29a      	uxth	r2, r3
 800019a:	2302      	movs	r3, #2
 800019c:	490c      	ldr	r1, [pc, #48]	@ (80001d0 <TransmitToSlave+0x84>)
 800019e:	480e      	ldr	r0, [pc, #56]	@ (80001d8 <TransmitToSlave+0x8c>)
 80001a0:	f002 f8de 	bl	8002360 <HAL_UART_Transmit>
 80001a4:	e00c      	b.n	80001c0 <TransmitToSlave+0x74>
  else if (_3MyDirection == 0x02)
 80001a6:	4b0b      	ldr	r3, [pc, #44]	@ (80001d4 <TransmitToSlave+0x88>)
 80001a8:	781b      	ldrb	r3, [r3, #0]
 80001aa:	2b02      	cmp	r3, #2
 80001ac:	d108      	bne.n	80001c0 <TransmitToSlave+0x74>
    HAL_UART_Transmit(&huart2, unsignedData, len + 4, 2);
 80001ae:	78fb      	ldrb	r3, [r7, #3]
 80001b0:	b29b      	uxth	r3, r3
 80001b2:	3304      	adds	r3, #4
 80001b4:	b29a      	uxth	r2, r3
 80001b6:	2302      	movs	r3, #2
 80001b8:	4905      	ldr	r1, [pc, #20]	@ (80001d0 <TransmitToSlave+0x84>)
 80001ba:	4808      	ldr	r0, [pc, #32]	@ (80001dc <TransmitToSlave+0x90>)
 80001bc:	f002 f8d0 	bl	8002360 <HAL_UART_Transmit>
  _3MyDirection = 0x00;
 80001c0:	4b04      	ldr	r3, [pc, #16]	@ (80001d4 <TransmitToSlave+0x88>)
 80001c2:	2200      	movs	r2, #0
 80001c4:	701a      	strb	r2, [r3, #0]
}
 80001c6:	bf00      	nop
 80001c8:	3710      	adds	r7, #16
 80001ca:	46bd      	mov	sp, r7
 80001cc:	bd80      	pop	{r7, pc}
 80001ce:	bf00      	nop
 80001d0:	20000000 	.word	0x20000000
 80001d4:	20000088 	.word	0x20000088
 80001d8:	2000009c 	.word	0x2000009c
 80001dc:	200000e4 	.word	0x200000e4

080001e0 <TransmitToMaster>:

void TransmitToMaster(uint8_t *data, uint8_t len) // VERİLERİN MASTER KARTINA İLETİM FONKSİYONU
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	6078      	str	r0, [r7, #4]
 80001e8:	460b      	mov	r3, r1
 80001ea:	70fb      	strb	r3, [r7, #3]
  if (dualMode)
 80001ec:	4b2d      	ldr	r3, [pc, #180]	@ (80002a4 <TransmitToMaster+0xc4>)
 80001ee:	781b      	ldrb	r3, [r3, #0]
 80001f0:	b2db      	uxtb	r3, r3
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	d035      	beq.n	8000262 <TransmitToMaster+0x82>
  {                               // 0-01 / 1-42 / 2-45 / 3-Veri boyutu / 4-1.veri / 5-2.veri / 6-3.veri / 7-4.veri / 8-5.veri / 9-6.veri
    signedData[4] = len;          // 0x06
 80001f6:	4a2c      	ldr	r2, [pc, #176]	@ (80002a8 <TransmitToMaster+0xc8>)
 80001f8:	78fb      	ldrb	r3, [r7, #3]
 80001fa:	7113      	strb	r3, [r2, #4]
    for (int i = 0; i < len; i++) // gönderilecek verinin hazırlanması
 80001fc:	2300      	movs	r3, #0
 80001fe:	60fb      	str	r3, [r7, #12]
 8000200:	e00a      	b.n	8000218 <TransmitToMaster+0x38>
    {
      signedData[i + 5] = data[i];
 8000202:	68fb      	ldr	r3, [r7, #12]
 8000204:	687a      	ldr	r2, [r7, #4]
 8000206:	441a      	add	r2, r3
 8000208:	68fb      	ldr	r3, [r7, #12]
 800020a:	3305      	adds	r3, #5
 800020c:	7811      	ldrb	r1, [r2, #0]
 800020e:	4a26      	ldr	r2, [pc, #152]	@ (80002a8 <TransmitToMaster+0xc8>)
 8000210:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < len; i++) // gönderilecek verinin hazırlanması
 8000212:	68fb      	ldr	r3, [r7, #12]
 8000214:	3301      	adds	r3, #1
 8000216:	60fb      	str	r3, [r7, #12]
 8000218:	78fb      	ldrb	r3, [r7, #3]
 800021a:	68fa      	ldr	r2, [r7, #12]
 800021c:	429a      	cmp	r2, r3
 800021e:	dbf0      	blt.n	8000202 <TransmitToMaster+0x22>
    }

    if (_1MyDirection) // Mesaj 1.slaveden mastera gidecek
 8000220:	4b22      	ldr	r3, [pc, #136]	@ (80002ac <TransmitToMaster+0xcc>)
 8000222:	781b      	ldrb	r3, [r3, #0]
 8000224:	b2db      	uxtb	r3, r3
 8000226:	2b00      	cmp	r3, #0
 8000228:	d006      	beq.n	8000238 <TransmitToMaster+0x58>
    {
      signedData[0] = 0x01;
 800022a:	4b1f      	ldr	r3, [pc, #124]	@ (80002a8 <TransmitToMaster+0xc8>)
 800022c:	2201      	movs	r2, #1
 800022e:	701a      	strb	r2, [r3, #0]
      _1MyDirection = false;
 8000230:	4b1e      	ldr	r3, [pc, #120]	@ (80002ac <TransmitToMaster+0xcc>)
 8000232:	2200      	movs	r2, #0
 8000234:	701a      	strb	r2, [r3, #0]
 8000236:	e00a      	b.n	800024e <TransmitToMaster+0x6e>
    }
    else if (_2MyDirection) // Mesaj 2.slaveden mastera gidecek
 8000238:	4b1d      	ldr	r3, [pc, #116]	@ (80002b0 <TransmitToMaster+0xd0>)
 800023a:	781b      	ldrb	r3, [r3, #0]
 800023c:	b2db      	uxtb	r3, r3
 800023e:	2b00      	cmp	r3, #0
 8000240:	d005      	beq.n	800024e <TransmitToMaster+0x6e>
    {
      signedData[0] = 0x02;
 8000242:	4b19      	ldr	r3, [pc, #100]	@ (80002a8 <TransmitToMaster+0xc8>)
 8000244:	2202      	movs	r2, #2
 8000246:	701a      	strb	r2, [r3, #0]
      _2MyDirection = false;
 8000248:	4b19      	ldr	r3, [pc, #100]	@ (80002b0 <TransmitToMaster+0xd0>)
 800024a:	2200      	movs	r2, #0
 800024c:	701a      	strb	r2, [r3, #0]
    }

    HAL_UART_Transmit(&huart3, signedData, len + 5, 2);
 800024e:	78fb      	ldrb	r3, [r7, #3]
 8000250:	b29b      	uxth	r3, r3
 8000252:	3305      	adds	r3, #5
 8000254:	b29a      	uxth	r2, r3
 8000256:	2302      	movs	r3, #2
 8000258:	4913      	ldr	r1, [pc, #76]	@ (80002a8 <TransmitToMaster+0xc8>)
 800025a:	4816      	ldr	r0, [pc, #88]	@ (80002b4 <TransmitToMaster+0xd4>)
 800025c:	f002 f880 	bl	8002360 <HAL_UART_Transmit>
    return;
 8000260:	e01d      	b.n	800029e <TransmitToMaster+0xbe>
  }

  unsignedData[3] = len;        // 0x06
 8000262:	4a15      	ldr	r2, [pc, #84]	@ (80002b8 <TransmitToMaster+0xd8>)
 8000264:	78fb      	ldrb	r3, [r7, #3]
 8000266:	70d3      	strb	r3, [r2, #3]
  for (int i = 0; i < len; i++) // gönderilecek verinin hazırlanması
 8000268:	2300      	movs	r3, #0
 800026a:	60bb      	str	r3, [r7, #8]
 800026c:	e00a      	b.n	8000284 <TransmitToMaster+0xa4>
  {
    unsignedData[i + 4] = data[i];
 800026e:	68bb      	ldr	r3, [r7, #8]
 8000270:	687a      	ldr	r2, [r7, #4]
 8000272:	441a      	add	r2, r3
 8000274:	68bb      	ldr	r3, [r7, #8]
 8000276:	3304      	adds	r3, #4
 8000278:	7811      	ldrb	r1, [r2, #0]
 800027a:	4a0f      	ldr	r2, [pc, #60]	@ (80002b8 <TransmitToMaster+0xd8>)
 800027c:	54d1      	strb	r1, [r2, r3]
  for (int i = 0; i < len; i++) // gönderilecek verinin hazırlanması
 800027e:	68bb      	ldr	r3, [r7, #8]
 8000280:	3301      	adds	r3, #1
 8000282:	60bb      	str	r3, [r7, #8]
 8000284:	78fb      	ldrb	r3, [r7, #3]
 8000286:	68ba      	ldr	r2, [r7, #8]
 8000288:	429a      	cmp	r2, r3
 800028a:	dbf0      	blt.n	800026e <TransmitToMaster+0x8e>
  }
  HAL_UART_Transmit(&huart3, unsignedData, len + 4, 2);
 800028c:	78fb      	ldrb	r3, [r7, #3]
 800028e:	b29b      	uxth	r3, r3
 8000290:	3304      	adds	r3, #4
 8000292:	b29a      	uxth	r2, r3
 8000294:	2302      	movs	r3, #2
 8000296:	4908      	ldr	r1, [pc, #32]	@ (80002b8 <TransmitToMaster+0xd8>)
 8000298:	4806      	ldr	r0, [pc, #24]	@ (80002b4 <TransmitToMaster+0xd4>)
 800029a:	f002 f861 	bl	8002360 <HAL_UART_Transmit>
}
 800029e:	3710      	adds	r7, #16
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	20000048 	.word	0x20000048
 80002a8:	20000010 	.word	0x20000010
 80002ac:	2000008a 	.word	0x2000008a
 80002b0:	20000089 	.word	0x20000089
 80002b4:	2000012c 	.word	0x2000012c
 80002b8:	20000000 	.word	0x20000000

080002bc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3) // MASTER
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a98      	ldr	r2, [pc, #608]	@ (800052c <HAL_UART_RxCpltCallback+0x270>)
 80002ca:	4293      	cmp	r3, r2
 80002cc:	f040 80c9 	bne.w	8000462 <HAL_UART_RxCpltCallback+0x1a6>
  {

    // transmitFlag = true; // Masterdan mesaj geldikten sonra veri iletimini başlatır.
    if (!_3header0)
 80002d0:	4b97      	ldr	r3, [pc, #604]	@ (8000530 <HAL_UART_RxCpltCallback+0x274>)
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	b2db      	uxtb	r3, r3
 80002d6:	f083 0301 	eor.w	r3, r3, #1
 80002da:	b2db      	uxtb	r3, r3
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d024      	beq.n	800032a <HAL_UART_RxCpltCallback+0x6e>
    {
      HAL_GPIO_TogglePin(GPIOC, BLINK_Pin);
 80002e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002e4:	4893      	ldr	r0, [pc, #588]	@ (8000534 <HAL_UART_RxCpltCallback+0x278>)
 80002e6:	f001 fbbf 	bl	8001a68 <HAL_GPIO_TogglePin>

      if (_3uartHeader[0] == 0x45) // Başlık kontrolü
 80002ea:	4b93      	ldr	r3, [pc, #588]	@ (8000538 <HAL_UART_RxCpltCallback+0x27c>)
 80002ec:	781b      	ldrb	r3, [r3, #0]
 80002ee:	2b45      	cmp	r3, #69	@ 0x45
 80002f0:	d106      	bne.n	8000300 <HAL_UART_RxCpltCallback+0x44>
      {
        transmitFlag = true;
 80002f2:	4b92      	ldr	r3, [pc, #584]	@ (800053c <HAL_UART_RxCpltCallback+0x280>)
 80002f4:	2201      	movs	r2, #1
 80002f6:	701a      	strb	r2, [r3, #0]
        _3header0 = true; // Başlık kontrolü başarılı
 80002f8:	4b8d      	ldr	r3, [pc, #564]	@ (8000530 <HAL_UART_RxCpltCallback+0x274>)
 80002fa:	2201      	movs	r2, #1
 80002fc:	701a      	strb	r2, [r3, #0]
 80002fe:	e00e      	b.n	800031e <HAL_UART_RxCpltCallback+0x62>
      }
      else if (_3uartHeader[0] == 0x01 || _3uartHeader[0] == 0x02)
 8000300:	4b8d      	ldr	r3, [pc, #564]	@ (8000538 <HAL_UART_RxCpltCallback+0x27c>)
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	2b01      	cmp	r3, #1
 8000306:	d003      	beq.n	8000310 <HAL_UART_RxCpltCallback+0x54>
 8000308:	4b8b      	ldr	r3, [pc, #556]	@ (8000538 <HAL_UART_RxCpltCallback+0x27c>)
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	2b02      	cmp	r3, #2
 800030e:	d106      	bne.n	800031e <HAL_UART_RxCpltCallback+0x62>
      {
        _3MyDirection = _3uartHeader[0];
 8000310:	4b89      	ldr	r3, [pc, #548]	@ (8000538 <HAL_UART_RxCpltCallback+0x27c>)
 8000312:	781a      	ldrb	r2, [r3, #0]
 8000314:	4b8a      	ldr	r3, [pc, #552]	@ (8000540 <HAL_UART_RxCpltCallback+0x284>)
 8000316:	701a      	strb	r2, [r3, #0]
        dualMode = true;
 8000318:	4b8a      	ldr	r3, [pc, #552]	@ (8000544 <HAL_UART_RxCpltCallback+0x288>)
 800031a:	2201      	movs	r2, #1
 800031c:	701a      	strb	r2, [r3, #0]
      }
      HAL_UART_Receive_DMA(&huart3, _3uartHeader, 1); // Başlık kısmını dinlemeye devam et
 800031e:	2201      	movs	r2, #1
 8000320:	4985      	ldr	r1, [pc, #532]	@ (8000538 <HAL_UART_RxCpltCallback+0x27c>)
 8000322:	4889      	ldr	r0, [pc, #548]	@ (8000548 <HAL_UART_RxCpltCallback+0x28c>)
 8000324:	f002 f8a7 	bl	8002476 <HAL_UART_Receive_DMA>
 8000328:	e09b      	b.n	8000462 <HAL_UART_RxCpltCallback+0x1a6>
    }
    else if (_3header0 && !_3header1)
 800032a:	4b81      	ldr	r3, [pc, #516]	@ (8000530 <HAL_UART_RxCpltCallback+0x274>)
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	b2db      	uxtb	r3, r3
 8000330:	2b00      	cmp	r3, #0
 8000332:	d018      	beq.n	8000366 <HAL_UART_RxCpltCallback+0xaa>
 8000334:	4b85      	ldr	r3, [pc, #532]	@ (800054c <HAL_UART_RxCpltCallback+0x290>)
 8000336:	781b      	ldrb	r3, [r3, #0]
 8000338:	b2db      	uxtb	r3, r3
 800033a:	f083 0301 	eor.w	r3, r3, #1
 800033e:	b2db      	uxtb	r3, r3
 8000340:	2b00      	cmp	r3, #0
 8000342:	d010      	beq.n	8000366 <HAL_UART_RxCpltCallback+0xaa>
    {
      if (_3uartHeader[0] == 0x43) // Başlık kontrolü
 8000344:	4b7c      	ldr	r3, [pc, #496]	@ (8000538 <HAL_UART_RxCpltCallback+0x27c>)
 8000346:	781b      	ldrb	r3, [r3, #0]
 8000348:	2b43      	cmp	r3, #67	@ 0x43
 800034a:	d103      	bne.n	8000354 <HAL_UART_RxCpltCallback+0x98>
        _3header1 = true;
 800034c:	4b7f      	ldr	r3, [pc, #508]	@ (800054c <HAL_UART_RxCpltCallback+0x290>)
 800034e:	2201      	movs	r2, #1
 8000350:	701a      	strb	r2, [r3, #0]
 8000352:	e002      	b.n	800035a <HAL_UART_RxCpltCallback+0x9e>
      else
        _3header0 = false;                            // Başlık kontrolü başarısız, başlık kısmını sıfırla
 8000354:	4b76      	ldr	r3, [pc, #472]	@ (8000530 <HAL_UART_RxCpltCallback+0x274>)
 8000356:	2200      	movs	r2, #0
 8000358:	701a      	strb	r2, [r3, #0]
      HAL_UART_Receive_DMA(&huart3, _3uartHeader, 1); // Başlık kısmını dinlemeye devam et
 800035a:	2201      	movs	r2, #1
 800035c:	4976      	ldr	r1, [pc, #472]	@ (8000538 <HAL_UART_RxCpltCallback+0x27c>)
 800035e:	487a      	ldr	r0, [pc, #488]	@ (8000548 <HAL_UART_RxCpltCallback+0x28c>)
 8000360:	f002 f889 	bl	8002476 <HAL_UART_Receive_DMA>
 8000364:	e07d      	b.n	8000462 <HAL_UART_RxCpltCallback+0x1a6>
    }
    else if (_3header0 && _3header1 && !_3header2)
 8000366:	4b72      	ldr	r3, [pc, #456]	@ (8000530 <HAL_UART_RxCpltCallback+0x274>)
 8000368:	781b      	ldrb	r3, [r3, #0]
 800036a:	b2db      	uxtb	r3, r3
 800036c:	2b00      	cmp	r3, #0
 800036e:	d020      	beq.n	80003b2 <HAL_UART_RxCpltCallback+0xf6>
 8000370:	4b76      	ldr	r3, [pc, #472]	@ (800054c <HAL_UART_RxCpltCallback+0x290>)
 8000372:	781b      	ldrb	r3, [r3, #0]
 8000374:	b2db      	uxtb	r3, r3
 8000376:	2b00      	cmp	r3, #0
 8000378:	d01b      	beq.n	80003b2 <HAL_UART_RxCpltCallback+0xf6>
 800037a:	4b75      	ldr	r3, [pc, #468]	@ (8000550 <HAL_UART_RxCpltCallback+0x294>)
 800037c:	781b      	ldrb	r3, [r3, #0]
 800037e:	b2db      	uxtb	r3, r3
 8000380:	f083 0301 	eor.w	r3, r3, #1
 8000384:	b2db      	uxtb	r3, r3
 8000386:	2b00      	cmp	r3, #0
 8000388:	d013      	beq.n	80003b2 <HAL_UART_RxCpltCallback+0xf6>
    {
      if (_3uartHeader[0] == 0x45) // Başlık kontrolü
 800038a:	4b6b      	ldr	r3, [pc, #428]	@ (8000538 <HAL_UART_RxCpltCallback+0x27c>)
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	2b45      	cmp	r3, #69	@ 0x45
 8000390:	d103      	bne.n	800039a <HAL_UART_RxCpltCallback+0xde>
        _3header2 = true;
 8000392:	4b6f      	ldr	r3, [pc, #444]	@ (8000550 <HAL_UART_RxCpltCallback+0x294>)
 8000394:	2201      	movs	r2, #1
 8000396:	701a      	strb	r2, [r3, #0]
 8000398:	e005      	b.n	80003a6 <HAL_UART_RxCpltCallback+0xea>
      else
      {
        _3header0 = false; // Başlık kontrolü başarısız, başlık kısmını sıfırla
 800039a:	4b65      	ldr	r3, [pc, #404]	@ (8000530 <HAL_UART_RxCpltCallback+0x274>)
 800039c:	2200      	movs	r2, #0
 800039e:	701a      	strb	r2, [r3, #0]
        _3header1 = false;
 80003a0:	4b6a      	ldr	r3, [pc, #424]	@ (800054c <HAL_UART_RxCpltCallback+0x290>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	701a      	strb	r2, [r3, #0]
      }
      HAL_UART_Receive_DMA(&huart3, _3uartHeader, 1); // Başlık kısmını dinlemeye devam et
 80003a6:	2201      	movs	r2, #1
 80003a8:	4963      	ldr	r1, [pc, #396]	@ (8000538 <HAL_UART_RxCpltCallback+0x27c>)
 80003aa:	4867      	ldr	r0, [pc, #412]	@ (8000548 <HAL_UART_RxCpltCallback+0x28c>)
 80003ac:	f002 f863 	bl	8002476 <HAL_UART_Receive_DMA>
 80003b0:	e057      	b.n	8000462 <HAL_UART_RxCpltCallback+0x1a6>
    }
    else if (_3header0 && _3header1 && _3header2 && !_3headerCheck) // Başlık kontrolü
 80003b2:	4b5f      	ldr	r3, [pc, #380]	@ (8000530 <HAL_UART_RxCpltCallback+0x274>)
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d033      	beq.n	8000424 <HAL_UART_RxCpltCallback+0x168>
 80003bc:	4b63      	ldr	r3, [pc, #396]	@ (800054c <HAL_UART_RxCpltCallback+0x290>)
 80003be:	781b      	ldrb	r3, [r3, #0]
 80003c0:	b2db      	uxtb	r3, r3
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d02e      	beq.n	8000424 <HAL_UART_RxCpltCallback+0x168>
 80003c6:	4b62      	ldr	r3, [pc, #392]	@ (8000550 <HAL_UART_RxCpltCallback+0x294>)
 80003c8:	781b      	ldrb	r3, [r3, #0]
 80003ca:	b2db      	uxtb	r3, r3
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d029      	beq.n	8000424 <HAL_UART_RxCpltCallback+0x168>
 80003d0:	4b60      	ldr	r3, [pc, #384]	@ (8000554 <HAL_UART_RxCpltCallback+0x298>)
 80003d2:	781b      	ldrb	r3, [r3, #0]
 80003d4:	b2db      	uxtb	r3, r3
 80003d6:	f083 0301 	eor.w	r3, r3, #1
 80003da:	b2db      	uxtb	r3, r3
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d021      	beq.n	8000424 <HAL_UART_RxCpltCallback+0x168>
    {
      _3dataLen = _3uartHeader[0];  // Veri boyutunu al
 80003e0:	4b55      	ldr	r3, [pc, #340]	@ (8000538 <HAL_UART_RxCpltCallback+0x27c>)
 80003e2:	781a      	ldrb	r2, [r3, #0]
 80003e4:	4b5c      	ldr	r3, [pc, #368]	@ (8000558 <HAL_UART_RxCpltCallback+0x29c>)
 80003e6:	701a      	strb	r2, [r3, #0]
      if (_3dataLen > MAX_DATA_LEN) // Eğer veri boyutu MAX_DATA_LEN'den büyükse
 80003e8:	4b5b      	ldr	r3, [pc, #364]	@ (8000558 <HAL_UART_RxCpltCallback+0x29c>)
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	2b10      	cmp	r3, #16
 80003ee:	d90e      	bls.n	800040e <HAL_UART_RxCpltCallback+0x152>
      {
        _3header0 = false;                              // Başlık kısmını sıfırla
 80003f0:	4b4f      	ldr	r3, [pc, #316]	@ (8000530 <HAL_UART_RxCpltCallback+0x274>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	701a      	strb	r2, [r3, #0]
        _3header1 = false;                              // Başlık kısmını sıfırla
 80003f6:	4b55      	ldr	r3, [pc, #340]	@ (800054c <HAL_UART_RxCpltCallback+0x290>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	701a      	strb	r2, [r3, #0]
        _3header2 = false;                              // Başlık kısmını sıfırla
 80003fc:	4b54      	ldr	r3, [pc, #336]	@ (8000550 <HAL_UART_RxCpltCallback+0x294>)
 80003fe:	2200      	movs	r2, #0
 8000400:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_DMA(&huart3, _3uartHeader, 1); // Başlık kısmını dinlemeye devam et
 8000402:	2201      	movs	r2, #1
 8000404:	494c      	ldr	r1, [pc, #304]	@ (8000538 <HAL_UART_RxCpltCallback+0x27c>)
 8000406:	4850      	ldr	r0, [pc, #320]	@ (8000548 <HAL_UART_RxCpltCallback+0x28c>)
 8000408:	f002 f835 	bl	8002476 <HAL_UART_Receive_DMA>
      if (_3dataLen > MAX_DATA_LEN) // Eğer veri boyutu MAX_DATA_LEN'den büyükse
 800040c:	e029      	b.n	8000462 <HAL_UART_RxCpltCallback+0x1a6>
      }
      else
      {
        _3headerCheck = true;                                 // Başlık kontrolü başarılı
 800040e:	4b51      	ldr	r3, [pc, #324]	@ (8000554 <HAL_UART_RxCpltCallback+0x298>)
 8000410:	2201      	movs	r2, #1
 8000412:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_DMA(&huart3, _3uartData, _3dataLen); // Gelen veriyi al
 8000414:	4b50      	ldr	r3, [pc, #320]	@ (8000558 <HAL_UART_RxCpltCallback+0x29c>)
 8000416:	781b      	ldrb	r3, [r3, #0]
 8000418:	461a      	mov	r2, r3
 800041a:	4950      	ldr	r1, [pc, #320]	@ (800055c <HAL_UART_RxCpltCallback+0x2a0>)
 800041c:	484a      	ldr	r0, [pc, #296]	@ (8000548 <HAL_UART_RxCpltCallback+0x28c>)
 800041e:	f002 f82a 	bl	8002476 <HAL_UART_Receive_DMA>
      if (_3dataLen > MAX_DATA_LEN) // Eğer veri boyutu MAX_DATA_LEN'den büyükse
 8000422:	e01e      	b.n	8000462 <HAL_UART_RxCpltCallback+0x1a6>
      }
    }
    else if (_3headerCheck)
 8000424:	4b4b      	ldr	r3, [pc, #300]	@ (8000554 <HAL_UART_RxCpltCallback+0x298>)
 8000426:	781b      	ldrb	r3, [r3, #0]
 8000428:	b2db      	uxtb	r3, r3
 800042a:	2b00      	cmp	r3, #0
 800042c:	d019      	beq.n	8000462 <HAL_UART_RxCpltCallback+0x1a6>
    {
      _3headerCheck = false; // Başlık kontrolünü sıfırla
 800042e:	4b49      	ldr	r3, [pc, #292]	@ (8000554 <HAL_UART_RxCpltCallback+0x298>)
 8000430:	2200      	movs	r2, #0
 8000432:	701a      	strb	r2, [r3, #0]
      _3header0 = false;     // Başlık kısmını sıfırla
 8000434:	4b3e      	ldr	r3, [pc, #248]	@ (8000530 <HAL_UART_RxCpltCallback+0x274>)
 8000436:	2200      	movs	r2, #0
 8000438:	701a      	strb	r2, [r3, #0]
      _3header1 = false;     // Başlık kısmını sıfırla
 800043a:	4b44      	ldr	r3, [pc, #272]	@ (800054c <HAL_UART_RxCpltCallback+0x290>)
 800043c:	2200      	movs	r2, #0
 800043e:	701a      	strb	r2, [r3, #0]
      _3header2 = false;     // Başlık kısmını sıfırla
 8000440:	4b43      	ldr	r3, [pc, #268]	@ (8000550 <HAL_UART_RxCpltCallback+0x294>)
 8000442:	2200      	movs	r2, #0
 8000444:	701a      	strb	r2, [r3, #0]
      _3MyDirection = 0x01;
 8000446:	4b3e      	ldr	r3, [pc, #248]	@ (8000540 <HAL_UART_RxCpltCallback+0x284>)
 8000448:	2201      	movs	r2, #1
 800044a:	701a      	strb	r2, [r3, #0]

      TransmitToSlave(&_3uartData[0], _3dataLen);     // Gelen veriyi işleme fonksiyonunu çağırıyoruz
 800044c:	4b42      	ldr	r3, [pc, #264]	@ (8000558 <HAL_UART_RxCpltCallback+0x29c>)
 800044e:	781b      	ldrb	r3, [r3, #0]
 8000450:	4619      	mov	r1, r3
 8000452:	4842      	ldr	r0, [pc, #264]	@ (800055c <HAL_UART_RxCpltCallback+0x2a0>)
 8000454:	f7ff fe7a 	bl	800014c <TransmitToSlave>
      HAL_UART_Receive_DMA(&huart3, _3uartHeader, 1); // Başlık kısmını dinlemeye devam et
 8000458:	2201      	movs	r2, #1
 800045a:	4937      	ldr	r1, [pc, #220]	@ (8000538 <HAL_UART_RxCpltCallback+0x27c>)
 800045c:	483a      	ldr	r0, [pc, #232]	@ (8000548 <HAL_UART_RxCpltCallback+0x28c>)
 800045e:	f002 f80a 	bl	8002476 <HAL_UART_Receive_DMA>
    }
  }
  if (huart->Instance == USART1 && transmitFlag) // 1.Makine
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4a3e      	ldr	r2, [pc, #248]	@ (8000560 <HAL_UART_RxCpltCallback+0x2a4>)
 8000468:	4293      	cmp	r3, r2
 800046a:	f040 80da 	bne.w	8000622 <HAL_UART_RxCpltCallback+0x366>
 800046e:	4b33      	ldr	r3, [pc, #204]	@ (800053c <HAL_UART_RxCpltCallback+0x280>)
 8000470:	781b      	ldrb	r3, [r3, #0]
 8000472:	b2db      	uxtb	r3, r3
 8000474:	2b00      	cmp	r3, #0
 8000476:	f000 80d4 	beq.w	8000622 <HAL_UART_RxCpltCallback+0x366>
  {
    if (!_1header0)
 800047a:	4b3a      	ldr	r3, [pc, #232]	@ (8000564 <HAL_UART_RxCpltCallback+0x2a8>)
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	b2db      	uxtb	r3, r3
 8000480:	f083 0301 	eor.w	r3, r3, #1
 8000484:	b2db      	uxtb	r3, r3
 8000486:	2b00      	cmp	r3, #0
 8000488:	d00c      	beq.n	80004a4 <HAL_UART_RxCpltCallback+0x1e8>
    {
      if (_1uartHeader[0] == 0x45)                    // Başlık kontrolü
 800048a:	4b37      	ldr	r3, [pc, #220]	@ (8000568 <HAL_UART_RxCpltCallback+0x2ac>)
 800048c:	781b      	ldrb	r3, [r3, #0]
 800048e:	2b45      	cmp	r3, #69	@ 0x45
 8000490:	d102      	bne.n	8000498 <HAL_UART_RxCpltCallback+0x1dc>
        _1header0 = true;                             // Başlık kontrolü başarılı
 8000492:	4b34      	ldr	r3, [pc, #208]	@ (8000564 <HAL_UART_RxCpltCallback+0x2a8>)
 8000494:	2201      	movs	r2, #1
 8000496:	701a      	strb	r2, [r3, #0]
      HAL_UART_Receive_DMA(&huart1, _1uartHeader, 1); // Başlık kısmını dinlemeye devam et
 8000498:	2201      	movs	r2, #1
 800049a:	4933      	ldr	r1, [pc, #204]	@ (8000568 <HAL_UART_RxCpltCallback+0x2ac>)
 800049c:	4833      	ldr	r0, [pc, #204]	@ (800056c <HAL_UART_RxCpltCallback+0x2b0>)
 800049e:	f001 ffea 	bl	8002476 <HAL_UART_Receive_DMA>
 80004a2:	e0be      	b.n	8000622 <HAL_UART_RxCpltCallback+0x366>
    }
    else if (_1header0 && !_1header1)
 80004a4:	4b2f      	ldr	r3, [pc, #188]	@ (8000564 <HAL_UART_RxCpltCallback+0x2a8>)
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	b2db      	uxtb	r3, r3
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d018      	beq.n	80004e0 <HAL_UART_RxCpltCallback+0x224>
 80004ae:	4b30      	ldr	r3, [pc, #192]	@ (8000570 <HAL_UART_RxCpltCallback+0x2b4>)
 80004b0:	781b      	ldrb	r3, [r3, #0]
 80004b2:	b2db      	uxtb	r3, r3
 80004b4:	f083 0301 	eor.w	r3, r3, #1
 80004b8:	b2db      	uxtb	r3, r3
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d010      	beq.n	80004e0 <HAL_UART_RxCpltCallback+0x224>
    {
      if (_1uartHeader[0] == 0x43) // Başlık kontrolü
 80004be:	4b2a      	ldr	r3, [pc, #168]	@ (8000568 <HAL_UART_RxCpltCallback+0x2ac>)
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	2b43      	cmp	r3, #67	@ 0x43
 80004c4:	d103      	bne.n	80004ce <HAL_UART_RxCpltCallback+0x212>
        _1header1 = true;
 80004c6:	4b2a      	ldr	r3, [pc, #168]	@ (8000570 <HAL_UART_RxCpltCallback+0x2b4>)
 80004c8:	2201      	movs	r2, #1
 80004ca:	701a      	strb	r2, [r3, #0]
 80004cc:	e002      	b.n	80004d4 <HAL_UART_RxCpltCallback+0x218>
      else
        _1header0 = false;                            // Başlık kontrolü başarısız, başlık kısmını sıfırla
 80004ce:	4b25      	ldr	r3, [pc, #148]	@ (8000564 <HAL_UART_RxCpltCallback+0x2a8>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	701a      	strb	r2, [r3, #0]
      HAL_UART_Receive_DMA(&huart1, _1uartHeader, 1); // Başlık kısmını dinlemeye devam et
 80004d4:	2201      	movs	r2, #1
 80004d6:	4924      	ldr	r1, [pc, #144]	@ (8000568 <HAL_UART_RxCpltCallback+0x2ac>)
 80004d8:	4824      	ldr	r0, [pc, #144]	@ (800056c <HAL_UART_RxCpltCallback+0x2b0>)
 80004da:	f001 ffcc 	bl	8002476 <HAL_UART_Receive_DMA>
 80004de:	e0a0      	b.n	8000622 <HAL_UART_RxCpltCallback+0x366>
    }
    else if (_1header0 && _1header1 && !_1header2)
 80004e0:	4b20      	ldr	r3, [pc, #128]	@ (8000564 <HAL_UART_RxCpltCallback+0x2a8>)
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d046      	beq.n	8000578 <HAL_UART_RxCpltCallback+0x2bc>
 80004ea:	4b21      	ldr	r3, [pc, #132]	@ (8000570 <HAL_UART_RxCpltCallback+0x2b4>)
 80004ec:	781b      	ldrb	r3, [r3, #0]
 80004ee:	b2db      	uxtb	r3, r3
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d041      	beq.n	8000578 <HAL_UART_RxCpltCallback+0x2bc>
 80004f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000574 <HAL_UART_RxCpltCallback+0x2b8>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	b2db      	uxtb	r3, r3
 80004fa:	f083 0301 	eor.w	r3, r3, #1
 80004fe:	b2db      	uxtb	r3, r3
 8000500:	2b00      	cmp	r3, #0
 8000502:	d039      	beq.n	8000578 <HAL_UART_RxCpltCallback+0x2bc>
    {
      if (_1uartHeader[0] == 0x45) // Başlık kontrolü
 8000504:	4b18      	ldr	r3, [pc, #96]	@ (8000568 <HAL_UART_RxCpltCallback+0x2ac>)
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	2b45      	cmp	r3, #69	@ 0x45
 800050a:	d103      	bne.n	8000514 <HAL_UART_RxCpltCallback+0x258>
        _1header2 = true;
 800050c:	4b19      	ldr	r3, [pc, #100]	@ (8000574 <HAL_UART_RxCpltCallback+0x2b8>)
 800050e:	2201      	movs	r2, #1
 8000510:	701a      	strb	r2, [r3, #0]
 8000512:	e005      	b.n	8000520 <HAL_UART_RxCpltCallback+0x264>
      else
      {
        _1header0 = false; // Başlık kontrolü başarısız, başlık kısmını sıfırla
 8000514:	4b13      	ldr	r3, [pc, #76]	@ (8000564 <HAL_UART_RxCpltCallback+0x2a8>)
 8000516:	2200      	movs	r2, #0
 8000518:	701a      	strb	r2, [r3, #0]
        _1header1 = false; // Başlık kontrolü başarısız, başlık kısmını sıfırla
 800051a:	4b15      	ldr	r3, [pc, #84]	@ (8000570 <HAL_UART_RxCpltCallback+0x2b4>)
 800051c:	2200      	movs	r2, #0
 800051e:	701a      	strb	r2, [r3, #0]
      }
      HAL_UART_Receive_DMA(&huart1, _1uartHeader, 1); // Başlık kısmını dinlemeye devam et
 8000520:	2201      	movs	r2, #1
 8000522:	4911      	ldr	r1, [pc, #68]	@ (8000568 <HAL_UART_RxCpltCallback+0x2ac>)
 8000524:	4811      	ldr	r0, [pc, #68]	@ (800056c <HAL_UART_RxCpltCallback+0x2b0>)
 8000526:	f001 ffa6 	bl	8002476 <HAL_UART_Receive_DMA>
 800052a:	e07a      	b.n	8000622 <HAL_UART_RxCpltCallback+0x366>
 800052c:	40004800 	.word	0x40004800
 8000530:	2000008d 	.word	0x2000008d
 8000534:	40011000 	.word	0x40011000
 8000538:	20000074 	.word	0x20000074
 800053c:	20000049 	.word	0x20000049
 8000540:	20000088 	.word	0x20000088
 8000544:	20000048 	.word	0x20000048
 8000548:	2000012c 	.word	0x2000012c
 800054c:	2000008e 	.word	0x2000008e
 8000550:	2000008f 	.word	0x2000008f
 8000554:	2000008c 	.word	0x2000008c
 8000558:	2000008b 	.word	0x2000008b
 800055c:	20000078 	.word	0x20000078
 8000560:	40013800 	.word	0x40013800
 8000564:	20000097 	.word	0x20000097
 8000568:	2000004c 	.word	0x2000004c
 800056c:	2000009c 	.word	0x2000009c
 8000570:	20000098 	.word	0x20000098
 8000574:	20000099 	.word	0x20000099
    }
    else if (_1header0 && _1header1 && _1header2 && !_1headerCheck) // Başlık kontrolü
 8000578:	4b8b      	ldr	r3, [pc, #556]	@ (80007a8 <HAL_UART_RxCpltCallback+0x4ec>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	b2db      	uxtb	r3, r3
 800057e:	2b00      	cmp	r3, #0
 8000580:	d030      	beq.n	80005e4 <HAL_UART_RxCpltCallback+0x328>
 8000582:	4b8a      	ldr	r3, [pc, #552]	@ (80007ac <HAL_UART_RxCpltCallback+0x4f0>)
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	b2db      	uxtb	r3, r3
 8000588:	2b00      	cmp	r3, #0
 800058a:	d02b      	beq.n	80005e4 <HAL_UART_RxCpltCallback+0x328>
 800058c:	4b88      	ldr	r3, [pc, #544]	@ (80007b0 <HAL_UART_RxCpltCallback+0x4f4>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	b2db      	uxtb	r3, r3
 8000592:	2b00      	cmp	r3, #0
 8000594:	d026      	beq.n	80005e4 <HAL_UART_RxCpltCallback+0x328>
 8000596:	4b87      	ldr	r3, [pc, #540]	@ (80007b4 <HAL_UART_RxCpltCallback+0x4f8>)
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	b2db      	uxtb	r3, r3
 800059c:	f083 0301 	eor.w	r3, r3, #1
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d01e      	beq.n	80005e4 <HAL_UART_RxCpltCallback+0x328>
    {
      _1dataLen = _1uartHeader[0];  // Veri boyutunu al
 80005a6:	4b84      	ldr	r3, [pc, #528]	@ (80007b8 <HAL_UART_RxCpltCallback+0x4fc>)
 80005a8:	781a      	ldrb	r2, [r3, #0]
 80005aa:	4b84      	ldr	r3, [pc, #528]	@ (80007bc <HAL_UART_RxCpltCallback+0x500>)
 80005ac:	701a      	strb	r2, [r3, #0]
      if (_1dataLen > MAX_DATA_LEN) // Eğer veri boyutu MAX_DATA_LEN'den büyükse
 80005ae:	4b83      	ldr	r3, [pc, #524]	@ (80007bc <HAL_UART_RxCpltCallback+0x500>)
 80005b0:	781b      	ldrb	r3, [r3, #0]
 80005b2:	2b10      	cmp	r3, #16
 80005b4:	d90b      	bls.n	80005ce <HAL_UART_RxCpltCallback+0x312>
      {
        _1header0 = false;                              // Başlık kısmını sıfırla
 80005b6:	4b7c      	ldr	r3, [pc, #496]	@ (80007a8 <HAL_UART_RxCpltCallback+0x4ec>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	701a      	strb	r2, [r3, #0]
        _1header1 = false;                              // Başlık kısmını sıfırla
 80005bc:	4b7b      	ldr	r3, [pc, #492]	@ (80007ac <HAL_UART_RxCpltCallback+0x4f0>)
 80005be:	2200      	movs	r2, #0
 80005c0:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_DMA(&huart1, _1uartHeader, 1); // Başlık kısmını dinlemeye devam et
 80005c2:	2201      	movs	r2, #1
 80005c4:	497c      	ldr	r1, [pc, #496]	@ (80007b8 <HAL_UART_RxCpltCallback+0x4fc>)
 80005c6:	487e      	ldr	r0, [pc, #504]	@ (80007c0 <HAL_UART_RxCpltCallback+0x504>)
 80005c8:	f001 ff55 	bl	8002476 <HAL_UART_Receive_DMA>
      if (_1dataLen > MAX_DATA_LEN) // Eğer veri boyutu MAX_DATA_LEN'den büyükse
 80005cc:	e029      	b.n	8000622 <HAL_UART_RxCpltCallback+0x366>
      }
      else
      {
        _1headerCheck = true;                                 // Başlık kontrolü başarılı
 80005ce:	4b79      	ldr	r3, [pc, #484]	@ (80007b4 <HAL_UART_RxCpltCallback+0x4f8>)
 80005d0:	2201      	movs	r2, #1
 80005d2:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_DMA(&huart1, _1uartData, _1dataLen); // Gelen veriyi al
 80005d4:	4b79      	ldr	r3, [pc, #484]	@ (80007bc <HAL_UART_RxCpltCallback+0x500>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	461a      	mov	r2, r3
 80005da:	497a      	ldr	r1, [pc, #488]	@ (80007c4 <HAL_UART_RxCpltCallback+0x508>)
 80005dc:	4878      	ldr	r0, [pc, #480]	@ (80007c0 <HAL_UART_RxCpltCallback+0x504>)
 80005de:	f001 ff4a 	bl	8002476 <HAL_UART_Receive_DMA>
      if (_1dataLen > MAX_DATA_LEN) // Eğer veri boyutu MAX_DATA_LEN'den büyükse
 80005e2:	e01e      	b.n	8000622 <HAL_UART_RxCpltCallback+0x366>
      }
    }
    else if (_1headerCheck)
 80005e4:	4b73      	ldr	r3, [pc, #460]	@ (80007b4 <HAL_UART_RxCpltCallback+0x4f8>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d019      	beq.n	8000622 <HAL_UART_RxCpltCallback+0x366>
    {
      _1headerCheck = false; // Başlık kontrolünü sıfırla
 80005ee:	4b71      	ldr	r3, [pc, #452]	@ (80007b4 <HAL_UART_RxCpltCallback+0x4f8>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	701a      	strb	r2, [r3, #0]
      _1header0 = false;     // Başlık kısmını sıfırla
 80005f4:	4b6c      	ldr	r3, [pc, #432]	@ (80007a8 <HAL_UART_RxCpltCallback+0x4ec>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	701a      	strb	r2, [r3, #0]
      _1header1 = false;     // Başlık kısmını sıfırla
 80005fa:	4b6c      	ldr	r3, [pc, #432]	@ (80007ac <HAL_UART_RxCpltCallback+0x4f0>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	701a      	strb	r2, [r3, #0]
      _1header2 = false;     // Başlık kısmını sıfırla
 8000600:	4b6b      	ldr	r3, [pc, #428]	@ (80007b0 <HAL_UART_RxCpltCallback+0x4f4>)
 8000602:	2200      	movs	r2, #0
 8000604:	701a      	strb	r2, [r3, #0]

      _1MyDirection = true;
 8000606:	4b70      	ldr	r3, [pc, #448]	@ (80007c8 <HAL_UART_RxCpltCallback+0x50c>)
 8000608:	2201      	movs	r2, #1
 800060a:	701a      	strb	r2, [r3, #0]
      TransmitToMaster(&_1uartData[0], _1dataLen);    // Gelen veriyi işleme fonksiyonunu çağırıyoruz
 800060c:	4b6b      	ldr	r3, [pc, #428]	@ (80007bc <HAL_UART_RxCpltCallback+0x500>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	4619      	mov	r1, r3
 8000612:	486c      	ldr	r0, [pc, #432]	@ (80007c4 <HAL_UART_RxCpltCallback+0x508>)
 8000614:	f7ff fde4 	bl	80001e0 <TransmitToMaster>
      HAL_UART_Receive_DMA(&huart1, _1uartHeader, 1); // Başlık kısmını dinlemeye devam et
 8000618:	2201      	movs	r2, #1
 800061a:	4967      	ldr	r1, [pc, #412]	@ (80007b8 <HAL_UART_RxCpltCallback+0x4fc>)
 800061c:	4868      	ldr	r0, [pc, #416]	@ (80007c0 <HAL_UART_RxCpltCallback+0x504>)
 800061e:	f001 ff2a 	bl	8002476 <HAL_UART_Receive_DMA>
    }
  }
  if (huart->Instance == USART2 && transmitFlag) // 2.Makine
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a69      	ldr	r2, [pc, #420]	@ (80007cc <HAL_UART_RxCpltCallback+0x510>)
 8000628:	4293      	cmp	r3, r2
 800062a:	f040 80b8 	bne.w	800079e <HAL_UART_RxCpltCallback+0x4e2>
 800062e:	4b68      	ldr	r3, [pc, #416]	@ (80007d0 <HAL_UART_RxCpltCallback+0x514>)
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	b2db      	uxtb	r3, r3
 8000634:	2b00      	cmp	r3, #0
 8000636:	f000 80b2 	beq.w	800079e <HAL_UART_RxCpltCallback+0x4e2>
  {
    if (!_2header0)
 800063a:	4b66      	ldr	r3, [pc, #408]	@ (80007d4 <HAL_UART_RxCpltCallback+0x518>)
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	b2db      	uxtb	r3, r3
 8000640:	f083 0301 	eor.w	r3, r3, #1
 8000644:	b2db      	uxtb	r3, r3
 8000646:	2b00      	cmp	r3, #0
 8000648:	d00c      	beq.n	8000664 <HAL_UART_RxCpltCallback+0x3a8>
    {
      if (_2uartHeader[0] == 0x45)                    // Başlık kontrolü
 800064a:	4b63      	ldr	r3, [pc, #396]	@ (80007d8 <HAL_UART_RxCpltCallback+0x51c>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2b45      	cmp	r3, #69	@ 0x45
 8000650:	d102      	bne.n	8000658 <HAL_UART_RxCpltCallback+0x39c>
        _2header0 = true;                             // Başlık kontrolü başarılı
 8000652:	4b60      	ldr	r3, [pc, #384]	@ (80007d4 <HAL_UART_RxCpltCallback+0x518>)
 8000654:	2201      	movs	r2, #1
 8000656:	701a      	strb	r2, [r3, #0]
      HAL_UART_Receive_DMA(&huart2, _2uartHeader, 1); // Başlık kısmını dinlemeye devam et
 8000658:	2201      	movs	r2, #1
 800065a:	495f      	ldr	r1, [pc, #380]	@ (80007d8 <HAL_UART_RxCpltCallback+0x51c>)
 800065c:	485f      	ldr	r0, [pc, #380]	@ (80007dc <HAL_UART_RxCpltCallback+0x520>)
 800065e:	f001 ff0a 	bl	8002476 <HAL_UART_Receive_DMA>
      _2MyDirection = true;
      TransmitToMaster(&_2uartData[0], _2dataLen);    // Gelen veriyi işleme fonksiyonunu çağırıyoruz
      HAL_UART_Receive_DMA(&huart2, _2uartHeader, 1); // Başlık kısmını dinlemeye devam et
    }
  }
}
 8000662:	e09c      	b.n	800079e <HAL_UART_RxCpltCallback+0x4e2>
    else if (_2header0 && !_2header1)
 8000664:	4b5b      	ldr	r3, [pc, #364]	@ (80007d4 <HAL_UART_RxCpltCallback+0x518>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	b2db      	uxtb	r3, r3
 800066a:	2b00      	cmp	r3, #0
 800066c:	d018      	beq.n	80006a0 <HAL_UART_RxCpltCallback+0x3e4>
 800066e:	4b5c      	ldr	r3, [pc, #368]	@ (80007e0 <HAL_UART_RxCpltCallback+0x524>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	b2db      	uxtb	r3, r3
 8000674:	f083 0301 	eor.w	r3, r3, #1
 8000678:	b2db      	uxtb	r3, r3
 800067a:	2b00      	cmp	r3, #0
 800067c:	d010      	beq.n	80006a0 <HAL_UART_RxCpltCallback+0x3e4>
      if (_2uartHeader[0] == 0x43) // Başlık kontrolü
 800067e:	4b56      	ldr	r3, [pc, #344]	@ (80007d8 <HAL_UART_RxCpltCallback+0x51c>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b43      	cmp	r3, #67	@ 0x43
 8000684:	d103      	bne.n	800068e <HAL_UART_RxCpltCallback+0x3d2>
        _2header1 = true;
 8000686:	4b56      	ldr	r3, [pc, #344]	@ (80007e0 <HAL_UART_RxCpltCallback+0x524>)
 8000688:	2201      	movs	r2, #1
 800068a:	701a      	strb	r2, [r3, #0]
 800068c:	e002      	b.n	8000694 <HAL_UART_RxCpltCallback+0x3d8>
        _2header0 = false;                            // Başlık kontrolü başarısız, başlık kısmını sıfırla
 800068e:	4b51      	ldr	r3, [pc, #324]	@ (80007d4 <HAL_UART_RxCpltCallback+0x518>)
 8000690:	2200      	movs	r2, #0
 8000692:	701a      	strb	r2, [r3, #0]
      HAL_UART_Receive_DMA(&huart2, _2uartHeader, 1); // Başlık kısmını dinlemeye devam et
 8000694:	2201      	movs	r2, #1
 8000696:	4950      	ldr	r1, [pc, #320]	@ (80007d8 <HAL_UART_RxCpltCallback+0x51c>)
 8000698:	4850      	ldr	r0, [pc, #320]	@ (80007dc <HAL_UART_RxCpltCallback+0x520>)
 800069a:	f001 feec 	bl	8002476 <HAL_UART_Receive_DMA>
 800069e:	e07e      	b.n	800079e <HAL_UART_RxCpltCallback+0x4e2>
    else if (_2header0 && _2header1 && !_2header2)
 80006a0:	4b4c      	ldr	r3, [pc, #304]	@ (80007d4 <HAL_UART_RxCpltCallback+0x518>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d020      	beq.n	80006ec <HAL_UART_RxCpltCallback+0x430>
 80006aa:	4b4d      	ldr	r3, [pc, #308]	@ (80007e0 <HAL_UART_RxCpltCallback+0x524>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d01b      	beq.n	80006ec <HAL_UART_RxCpltCallback+0x430>
 80006b4:	4b4b      	ldr	r3, [pc, #300]	@ (80007e4 <HAL_UART_RxCpltCallback+0x528>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	f083 0301 	eor.w	r3, r3, #1
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d013      	beq.n	80006ec <HAL_UART_RxCpltCallback+0x430>
      if (_2uartHeader[0] == 0x45) // Başlık kontrolü
 80006c4:	4b44      	ldr	r3, [pc, #272]	@ (80007d8 <HAL_UART_RxCpltCallback+0x51c>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	2b45      	cmp	r3, #69	@ 0x45
 80006ca:	d103      	bne.n	80006d4 <HAL_UART_RxCpltCallback+0x418>
        _2header2 = true;
 80006cc:	4b45      	ldr	r3, [pc, #276]	@ (80007e4 <HAL_UART_RxCpltCallback+0x528>)
 80006ce:	2201      	movs	r2, #1
 80006d0:	701a      	strb	r2, [r3, #0]
 80006d2:	e005      	b.n	80006e0 <HAL_UART_RxCpltCallback+0x424>
        _2header0 = false; // Başlık kontrolü başarısız, başlık kısmını sıfırla
 80006d4:	4b3f      	ldr	r3, [pc, #252]	@ (80007d4 <HAL_UART_RxCpltCallback+0x518>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	701a      	strb	r2, [r3, #0]
        _2header1 = false; // Başlık kontrolü başarısız, başlık kısmını sıfırla
 80006da:	4b41      	ldr	r3, [pc, #260]	@ (80007e0 <HAL_UART_RxCpltCallback+0x524>)
 80006dc:	2200      	movs	r2, #0
 80006de:	701a      	strb	r2, [r3, #0]
      HAL_UART_Receive_DMA(&huart2, _2uartHeader, 1); // Başlık kısmını dinlemeye devam et
 80006e0:	2201      	movs	r2, #1
 80006e2:	493d      	ldr	r1, [pc, #244]	@ (80007d8 <HAL_UART_RxCpltCallback+0x51c>)
 80006e4:	483d      	ldr	r0, [pc, #244]	@ (80007dc <HAL_UART_RxCpltCallback+0x520>)
 80006e6:	f001 fec6 	bl	8002476 <HAL_UART_Receive_DMA>
 80006ea:	e058      	b.n	800079e <HAL_UART_RxCpltCallback+0x4e2>
    else if (_2header0 && _2header1 && _2header2 && !_2headerCheck) // Başlık kontrolü
 80006ec:	4b39      	ldr	r3, [pc, #228]	@ (80007d4 <HAL_UART_RxCpltCallback+0x518>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d033      	beq.n	800075e <HAL_UART_RxCpltCallback+0x4a2>
 80006f6:	4b3a      	ldr	r3, [pc, #232]	@ (80007e0 <HAL_UART_RxCpltCallback+0x524>)
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	b2db      	uxtb	r3, r3
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d02e      	beq.n	800075e <HAL_UART_RxCpltCallback+0x4a2>
 8000700:	4b38      	ldr	r3, [pc, #224]	@ (80007e4 <HAL_UART_RxCpltCallback+0x528>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	b2db      	uxtb	r3, r3
 8000706:	2b00      	cmp	r3, #0
 8000708:	d029      	beq.n	800075e <HAL_UART_RxCpltCallback+0x4a2>
 800070a:	4b37      	ldr	r3, [pc, #220]	@ (80007e8 <HAL_UART_RxCpltCallback+0x52c>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	b2db      	uxtb	r3, r3
 8000710:	f083 0301 	eor.w	r3, r3, #1
 8000714:	b2db      	uxtb	r3, r3
 8000716:	2b00      	cmp	r3, #0
 8000718:	d021      	beq.n	800075e <HAL_UART_RxCpltCallback+0x4a2>
      _2dataLen = _2uartHeader[0];  // Veri boyutunu al
 800071a:	4b2f      	ldr	r3, [pc, #188]	@ (80007d8 <HAL_UART_RxCpltCallback+0x51c>)
 800071c:	781a      	ldrb	r2, [r3, #0]
 800071e:	4b33      	ldr	r3, [pc, #204]	@ (80007ec <HAL_UART_RxCpltCallback+0x530>)
 8000720:	701a      	strb	r2, [r3, #0]
      if (_2dataLen > MAX_DATA_LEN) // Eğer veri boyutu MAX_DATA_LEN'den büyükse
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <HAL_UART_RxCpltCallback+0x530>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b10      	cmp	r3, #16
 8000728:	d90e      	bls.n	8000748 <HAL_UART_RxCpltCallback+0x48c>
        _2header0 = false;                              // Başlık kısmını sıfırla
 800072a:	4b2a      	ldr	r3, [pc, #168]	@ (80007d4 <HAL_UART_RxCpltCallback+0x518>)
 800072c:	2200      	movs	r2, #0
 800072e:	701a      	strb	r2, [r3, #0]
        _2header1 = false;                              // Başlık kısmını sıfırla
 8000730:	4b2b      	ldr	r3, [pc, #172]	@ (80007e0 <HAL_UART_RxCpltCallback+0x524>)
 8000732:	2200      	movs	r2, #0
 8000734:	701a      	strb	r2, [r3, #0]
        _2header2 = false;                              // Başlık kısmını sıfırla
 8000736:	4b2b      	ldr	r3, [pc, #172]	@ (80007e4 <HAL_UART_RxCpltCallback+0x528>)
 8000738:	2200      	movs	r2, #0
 800073a:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_DMA(&huart2, _2uartHeader, 1); // Başlık kısmını dinlemeye devam et
 800073c:	2201      	movs	r2, #1
 800073e:	4926      	ldr	r1, [pc, #152]	@ (80007d8 <HAL_UART_RxCpltCallback+0x51c>)
 8000740:	4826      	ldr	r0, [pc, #152]	@ (80007dc <HAL_UART_RxCpltCallback+0x520>)
 8000742:	f001 fe98 	bl	8002476 <HAL_UART_Receive_DMA>
      if (_2dataLen > MAX_DATA_LEN) // Eğer veri boyutu MAX_DATA_LEN'den büyükse
 8000746:	e02a      	b.n	800079e <HAL_UART_RxCpltCallback+0x4e2>
        _2headerCheck = true;                                 // Başlık kontrolü başarılı
 8000748:	4b27      	ldr	r3, [pc, #156]	@ (80007e8 <HAL_UART_RxCpltCallback+0x52c>)
 800074a:	2201      	movs	r2, #1
 800074c:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_DMA(&huart2, _2uartData, _2dataLen); // Gelen veriyi al
 800074e:	4b27      	ldr	r3, [pc, #156]	@ (80007ec <HAL_UART_RxCpltCallback+0x530>)
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	461a      	mov	r2, r3
 8000754:	4926      	ldr	r1, [pc, #152]	@ (80007f0 <HAL_UART_RxCpltCallback+0x534>)
 8000756:	4821      	ldr	r0, [pc, #132]	@ (80007dc <HAL_UART_RxCpltCallback+0x520>)
 8000758:	f001 fe8d 	bl	8002476 <HAL_UART_Receive_DMA>
      if (_2dataLen > MAX_DATA_LEN) // Eğer veri boyutu MAX_DATA_LEN'den büyükse
 800075c:	e01f      	b.n	800079e <HAL_UART_RxCpltCallback+0x4e2>
    else if (_2headerCheck)
 800075e:	4b22      	ldr	r3, [pc, #136]	@ (80007e8 <HAL_UART_RxCpltCallback+0x52c>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	b2db      	uxtb	r3, r3
 8000764:	2b00      	cmp	r3, #0
 8000766:	d01a      	beq.n	800079e <HAL_UART_RxCpltCallback+0x4e2>
      _2headerCheck = false; // Başlık kontrolünü sıfırla
 8000768:	4b1f      	ldr	r3, [pc, #124]	@ (80007e8 <HAL_UART_RxCpltCallback+0x52c>)
 800076a:	2200      	movs	r2, #0
 800076c:	701a      	strb	r2, [r3, #0]
      _2header0 = false;     // Başlık kısmını sıfırla
 800076e:	4b19      	ldr	r3, [pc, #100]	@ (80007d4 <HAL_UART_RxCpltCallback+0x518>)
 8000770:	2200      	movs	r2, #0
 8000772:	701a      	strb	r2, [r3, #0]
      _2header1 = false;     // Başlık kısmını sıfırla
 8000774:	4b1a      	ldr	r3, [pc, #104]	@ (80007e0 <HAL_UART_RxCpltCallback+0x524>)
 8000776:	2200      	movs	r2, #0
 8000778:	701a      	strb	r2, [r3, #0]
      _2header2 = false;     // Başlık kısmını sıfırla
 800077a:	4b1a      	ldr	r3, [pc, #104]	@ (80007e4 <HAL_UART_RxCpltCallback+0x528>)
 800077c:	2200      	movs	r2, #0
 800077e:	701a      	strb	r2, [r3, #0]
      _2MyDirection = true;
 8000780:	4b1c      	ldr	r3, [pc, #112]	@ (80007f4 <HAL_UART_RxCpltCallback+0x538>)
 8000782:	2201      	movs	r2, #1
 8000784:	701a      	strb	r2, [r3, #0]
      TransmitToMaster(&_2uartData[0], _2dataLen);    // Gelen veriyi işleme fonksiyonunu çağırıyoruz
 8000786:	4b19      	ldr	r3, [pc, #100]	@ (80007ec <HAL_UART_RxCpltCallback+0x530>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	4619      	mov	r1, r3
 800078c:	4818      	ldr	r0, [pc, #96]	@ (80007f0 <HAL_UART_RxCpltCallback+0x534>)
 800078e:	f7ff fd27 	bl	80001e0 <TransmitToMaster>
      HAL_UART_Receive_DMA(&huart2, _2uartHeader, 1); // Başlık kısmını dinlemeye devam et
 8000792:	2201      	movs	r2, #1
 8000794:	4910      	ldr	r1, [pc, #64]	@ (80007d8 <HAL_UART_RxCpltCallback+0x51c>)
 8000796:	4811      	ldr	r0, [pc, #68]	@ (80007dc <HAL_UART_RxCpltCallback+0x520>)
 8000798:	f001 fe6d 	bl	8002476 <HAL_UART_Receive_DMA>
}
 800079c:	e7ff      	b.n	800079e <HAL_UART_RxCpltCallback+0x4e2>
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000097 	.word	0x20000097
 80007ac:	20000098 	.word	0x20000098
 80007b0:	20000099 	.word	0x20000099
 80007b4:	20000096 	.word	0x20000096
 80007b8:	2000004c 	.word	0x2000004c
 80007bc:	20000095 	.word	0x20000095
 80007c0:	2000009c 	.word	0x2000009c
 80007c4:	20000050 	.word	0x20000050
 80007c8:	2000008a 	.word	0x2000008a
 80007cc:	40004400 	.word	0x40004400
 80007d0:	20000049 	.word	0x20000049
 80007d4:	20000092 	.word	0x20000092
 80007d8:	20000060 	.word	0x20000060
 80007dc:	200000e4 	.word	0x200000e4
 80007e0:	20000093 	.word	0x20000093
 80007e4:	20000094 	.word	0x20000094
 80007e8:	20000091 	.word	0x20000091
 80007ec:	20000090 	.word	0x20000090
 80007f0:	20000064 	.word	0x20000064
 80007f4:	20000089 	.word	0x20000089

080007f8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007fc:	f000 fb86 	bl	8000f0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000800:	f000 f818 	bl	8000834 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000804:	f000 f908 	bl	8000a18 <MX_GPIO_Init>
  MX_DMA_Init();
 8000808:	f000 f8d8 	bl	80009bc <MX_DMA_Init>
  MX_USART1_UART_Init();
 800080c:	f000 f858 	bl	80008c0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000810:	f000 f880 	bl	8000914 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000814:	f000 f8a8 	bl	8000968 <MX_USART3_UART_Init>
  // HAL_UART_Init(&huart2);
  // USART2 için DMA alımı başlatma
  // HAL_UART_Receive_DMA(&huart2, _2uartHeader, 1);

  // USART3 başlatma
  HAL_UART_Init(&huart3);
 8000818:	4804      	ldr	r0, [pc, #16]	@ (800082c <main+0x34>)
 800081a:	f001 fd51 	bl	80022c0 <HAL_UART_Init>
  // USART3 için DMA alımı başlatma
  HAL_UART_Receive_DMA(&huart3, _3uartHeader, 1);
 800081e:	2201      	movs	r2, #1
 8000820:	4903      	ldr	r1, [pc, #12]	@ (8000830 <main+0x38>)
 8000822:	4802      	ldr	r0, [pc, #8]	@ (800082c <main+0x34>)
 8000824:	f001 fe27 	bl	8002476 <HAL_UART_Receive_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000828:	bf00      	nop
 800082a:	e7fd      	b.n	8000828 <main+0x30>
 800082c:	2000012c 	.word	0x2000012c
 8000830:	20000074 	.word	0x20000074

08000834 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b090      	sub	sp, #64	@ 0x40
 8000838:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800083a:	f107 0318 	add.w	r3, r7, #24
 800083e:	2228      	movs	r2, #40	@ 0x28
 8000840:	2100      	movs	r1, #0
 8000842:	4618      	mov	r0, r3
 8000844:	f002 fd36 	bl	80032b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000848:	1d3b      	adds	r3, r7, #4
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]
 8000854:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000856:	2301      	movs	r3, #1
 8000858:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800085a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800085e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8000860:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000864:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000866:	2301      	movs	r3, #1
 8000868:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800086a:	2302      	movs	r3, #2
 800086c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800086e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000872:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000874:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000878:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800087a:	f107 0318 	add.w	r3, r7, #24
 800087e:	4618      	mov	r0, r3
 8000880:	f001 f90c 	bl	8001a9c <HAL_RCC_OscConfig>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <SystemClock_Config+0x5a>
  {
    Error_Handler();
 800088a:	f000 f91d 	bl	8000ac8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800088e:	230f      	movs	r3, #15
 8000890:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000892:	2302      	movs	r3, #2
 8000894:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000896:	2300      	movs	r3, #0
 8000898:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800089a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800089e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008a4:	1d3b      	adds	r3, r7, #4
 80008a6:	2102      	movs	r1, #2
 80008a8:	4618      	mov	r0, r3
 80008aa:	f001 fb79 	bl	8001fa0 <HAL_RCC_ClockConfig>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80008b4:	f000 f908 	bl	8000ac8 <Error_Handler>
  }
}
 80008b8:	bf00      	nop
 80008ba:	3740      	adds	r7, #64	@ 0x40
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}

080008c0 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008c4:	4b11      	ldr	r3, [pc, #68]	@ (800090c <MX_USART1_UART_Init+0x4c>)
 80008c6:	4a12      	ldr	r2, [pc, #72]	@ (8000910 <MX_USART1_UART_Init+0x50>)
 80008c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008ca:	4b10      	ldr	r3, [pc, #64]	@ (800090c <MX_USART1_UART_Init+0x4c>)
 80008cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008d2:	4b0e      	ldr	r3, [pc, #56]	@ (800090c <MX_USART1_UART_Init+0x4c>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008d8:	4b0c      	ldr	r3, [pc, #48]	@ (800090c <MX_USART1_UART_Init+0x4c>)
 80008da:	2200      	movs	r2, #0
 80008dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008de:	4b0b      	ldr	r3, [pc, #44]	@ (800090c <MX_USART1_UART_Init+0x4c>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008e4:	4b09      	ldr	r3, [pc, #36]	@ (800090c <MX_USART1_UART_Init+0x4c>)
 80008e6:	220c      	movs	r2, #12
 80008e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ea:	4b08      	ldr	r3, [pc, #32]	@ (800090c <MX_USART1_UART_Init+0x4c>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008f0:	4b06      	ldr	r3, [pc, #24]	@ (800090c <MX_USART1_UART_Init+0x4c>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008f6:	4805      	ldr	r0, [pc, #20]	@ (800090c <MX_USART1_UART_Init+0x4c>)
 80008f8:	f001 fce2 	bl	80022c0 <HAL_UART_Init>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000902:	f000 f8e1 	bl	8000ac8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */
}
 8000906:	bf00      	nop
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	2000009c 	.word	0x2000009c
 8000910:	40013800 	.word	0x40013800

08000914 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000918:	4b11      	ldr	r3, [pc, #68]	@ (8000960 <MX_USART2_UART_Init+0x4c>)
 800091a:	4a12      	ldr	r2, [pc, #72]	@ (8000964 <MX_USART2_UART_Init+0x50>)
 800091c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800091e:	4b10      	ldr	r3, [pc, #64]	@ (8000960 <MX_USART2_UART_Init+0x4c>)
 8000920:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000924:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000926:	4b0e      	ldr	r3, [pc, #56]	@ (8000960 <MX_USART2_UART_Init+0x4c>)
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800092c:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <MX_USART2_UART_Init+0x4c>)
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000932:	4b0b      	ldr	r3, [pc, #44]	@ (8000960 <MX_USART2_UART_Init+0x4c>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000938:	4b09      	ldr	r3, [pc, #36]	@ (8000960 <MX_USART2_UART_Init+0x4c>)
 800093a:	220c      	movs	r2, #12
 800093c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800093e:	4b08      	ldr	r3, [pc, #32]	@ (8000960 <MX_USART2_UART_Init+0x4c>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000944:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <MX_USART2_UART_Init+0x4c>)
 8000946:	2200      	movs	r2, #0
 8000948:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800094a:	4805      	ldr	r0, [pc, #20]	@ (8000960 <MX_USART2_UART_Init+0x4c>)
 800094c:	f001 fcb8 	bl	80022c0 <HAL_UART_Init>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000956:	f000 f8b7 	bl	8000ac8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	200000e4 	.word	0x200000e4
 8000964:	40004400 	.word	0x40004400

08000968 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800096c:	4b11      	ldr	r3, [pc, #68]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 800096e:	4a12      	ldr	r2, [pc, #72]	@ (80009b8 <MX_USART3_UART_Init+0x50>)
 8000970:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000972:	4b10      	ldr	r3, [pc, #64]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 8000974:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000978:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800097a:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000980:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 8000982:	2200      	movs	r2, #0
 8000984:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000986:	4b0b      	ldr	r3, [pc, #44]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 8000988:	2200      	movs	r2, #0
 800098a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800098c:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 800098e:	220c      	movs	r2, #12
 8000990:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000992:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 8000994:	2200      	movs	r2, #0
 8000996:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000998:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 800099a:	2200      	movs	r2, #0
 800099c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800099e:	4805      	ldr	r0, [pc, #20]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 80009a0:	f001 fc8e 	bl	80022c0 <HAL_UART_Init>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80009aa:	f000 f88d 	bl	8000ac8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */
}
 80009ae:	bf00      	nop
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	2000012c 	.word	0x2000012c
 80009b8:	40004800 	.word	0x40004800

080009bc <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009c2:	4b14      	ldr	r3, [pc, #80]	@ (8000a14 <MX_DMA_Init+0x58>)
 80009c4:	695b      	ldr	r3, [r3, #20]
 80009c6:	4a13      	ldr	r2, [pc, #76]	@ (8000a14 <MX_DMA_Init+0x58>)
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	6153      	str	r3, [r2, #20]
 80009ce:	4b11      	ldr	r3, [pc, #68]	@ (8000a14 <MX_DMA_Init+0x58>)
 80009d0:	695b      	ldr	r3, [r3, #20]
 80009d2:	f003 0301 	and.w	r3, r3, #1
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80009da:	2200      	movs	r2, #0
 80009dc:	2100      	movs	r1, #0
 80009de:	200d      	movs	r0, #13
 80009e0:	f000 fbcd 	bl	800117e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80009e4:	200d      	movs	r0, #13
 80009e6:	f000 fbe6 	bl	80011b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 1, 0);
 80009ea:	2200      	movs	r2, #0
 80009ec:	2101      	movs	r1, #1
 80009ee:	200f      	movs	r0, #15
 80009f0:	f000 fbc5 	bl	800117e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80009f4:	200f      	movs	r0, #15
 80009f6:	f000 fbde 	bl	80011b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 2, 0);
 80009fa:	2200      	movs	r2, #0
 80009fc:	2102      	movs	r1, #2
 80009fe:	2010      	movs	r0, #16
 8000a00:	f000 fbbd 	bl	800117e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000a04:	2010      	movs	r0, #16
 8000a06:	f000 fbd6 	bl	80011b6 <HAL_NVIC_EnableIRQ>
}
 8000a0a:	bf00      	nop
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40021000 	.word	0x40021000

08000a18 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b088      	sub	sp, #32
 8000a1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1e:	f107 0310 	add.w	r3, r7, #16
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	605a      	str	r2, [r3, #4]
 8000a28:	609a      	str	r2, [r3, #8]
 8000a2a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a2c:	4b24      	ldr	r3, [pc, #144]	@ (8000ac0 <MX_GPIO_Init+0xa8>)
 8000a2e:	699b      	ldr	r3, [r3, #24]
 8000a30:	4a23      	ldr	r2, [pc, #140]	@ (8000ac0 <MX_GPIO_Init+0xa8>)
 8000a32:	f043 0310 	orr.w	r3, r3, #16
 8000a36:	6193      	str	r3, [r2, #24]
 8000a38:	4b21      	ldr	r3, [pc, #132]	@ (8000ac0 <MX_GPIO_Init+0xa8>)
 8000a3a:	699b      	ldr	r3, [r3, #24]
 8000a3c:	f003 0310 	and.w	r3, r3, #16
 8000a40:	60fb      	str	r3, [r7, #12]
 8000a42:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a44:	4b1e      	ldr	r3, [pc, #120]	@ (8000ac0 <MX_GPIO_Init+0xa8>)
 8000a46:	699b      	ldr	r3, [r3, #24]
 8000a48:	4a1d      	ldr	r2, [pc, #116]	@ (8000ac0 <MX_GPIO_Init+0xa8>)
 8000a4a:	f043 0320 	orr.w	r3, r3, #32
 8000a4e:	6193      	str	r3, [r2, #24]
 8000a50:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac0 <MX_GPIO_Init+0xa8>)
 8000a52:	699b      	ldr	r3, [r3, #24]
 8000a54:	f003 0320 	and.w	r3, r3, #32
 8000a58:	60bb      	str	r3, [r7, #8]
 8000a5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5c:	4b18      	ldr	r3, [pc, #96]	@ (8000ac0 <MX_GPIO_Init+0xa8>)
 8000a5e:	699b      	ldr	r3, [r3, #24]
 8000a60:	4a17      	ldr	r2, [pc, #92]	@ (8000ac0 <MX_GPIO_Init+0xa8>)
 8000a62:	f043 0304 	orr.w	r3, r3, #4
 8000a66:	6193      	str	r3, [r2, #24]
 8000a68:	4b15      	ldr	r3, [pc, #84]	@ (8000ac0 <MX_GPIO_Init+0xa8>)
 8000a6a:	699b      	ldr	r3, [r3, #24]
 8000a6c:	f003 0304 	and.w	r3, r3, #4
 8000a70:	607b      	str	r3, [r7, #4]
 8000a72:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a74:	4b12      	ldr	r3, [pc, #72]	@ (8000ac0 <MX_GPIO_Init+0xa8>)
 8000a76:	699b      	ldr	r3, [r3, #24]
 8000a78:	4a11      	ldr	r2, [pc, #68]	@ (8000ac0 <MX_GPIO_Init+0xa8>)
 8000a7a:	f043 0308 	orr.w	r3, r3, #8
 8000a7e:	6193      	str	r3, [r2, #24]
 8000a80:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac0 <MX_GPIO_Init+0xa8>)
 8000a82:	699b      	ldr	r3, [r3, #24]
 8000a84:	f003 0308 	and.w	r3, r3, #8
 8000a88:	603b      	str	r3, [r7, #0]
 8000a8a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLINK_GPIO_Port, BLINK_Pin, GPIO_PIN_RESET);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a92:	480c      	ldr	r0, [pc, #48]	@ (8000ac4 <MX_GPIO_Init+0xac>)
 8000a94:	f000 ffd0 	bl	8001a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLINK_Pin */
  GPIO_InitStruct.Pin = BLINK_Pin;
 8000a98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLINK_GPIO_Port, &GPIO_InitStruct);
 8000aaa:	f107 0310 	add.w	r3, r7, #16
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4804      	ldr	r0, [pc, #16]	@ (8000ac4 <MX_GPIO_Init+0xac>)
 8000ab2:	f000 fe3d 	bl	8001730 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ab6:	bf00      	nop
 8000ab8:	3720      	adds	r7, #32
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40021000 	.word	0x40021000
 8000ac4:	40011000 	.word	0x40011000

08000ac8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000acc:	b672      	cpsid	i
}
 8000ace:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ad0:	bf00      	nop
 8000ad2:	e7fd      	b.n	8000ad0 <Error_Handler+0x8>

08000ad4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b085      	sub	sp, #20
 8000ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ada:	4b15      	ldr	r3, [pc, #84]	@ (8000b30 <HAL_MspInit+0x5c>)
 8000adc:	699b      	ldr	r3, [r3, #24]
 8000ade:	4a14      	ldr	r2, [pc, #80]	@ (8000b30 <HAL_MspInit+0x5c>)
 8000ae0:	f043 0301 	orr.w	r3, r3, #1
 8000ae4:	6193      	str	r3, [r2, #24]
 8000ae6:	4b12      	ldr	r3, [pc, #72]	@ (8000b30 <HAL_MspInit+0x5c>)
 8000ae8:	699b      	ldr	r3, [r3, #24]
 8000aea:	f003 0301 	and.w	r3, r3, #1
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af2:	4b0f      	ldr	r3, [pc, #60]	@ (8000b30 <HAL_MspInit+0x5c>)
 8000af4:	69db      	ldr	r3, [r3, #28]
 8000af6:	4a0e      	ldr	r2, [pc, #56]	@ (8000b30 <HAL_MspInit+0x5c>)
 8000af8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000afc:	61d3      	str	r3, [r2, #28]
 8000afe:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <HAL_MspInit+0x5c>)
 8000b00:	69db      	ldr	r3, [r3, #28]
 8000b02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b34 <HAL_MspInit+0x60>)
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000b16:	60fb      	str	r3, [r7, #12]
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b1e:	60fb      	str	r3, [r7, #12]
 8000b20:	4a04      	ldr	r2, [pc, #16]	@ (8000b34 <HAL_MspInit+0x60>)
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b26:	bf00      	nop
 8000b28:	3714      	adds	r7, #20
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bc80      	pop	{r7}
 8000b2e:	4770      	bx	lr
 8000b30:	40021000 	.word	0x40021000
 8000b34:	40010000 	.word	0x40010000

08000b38 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08c      	sub	sp, #48	@ 0x30
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b40:	f107 0320 	add.w	r3, r7, #32
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]
 8000b48:	605a      	str	r2, [r3, #4]
 8000b4a:	609a      	str	r2, [r3, #8]
 8000b4c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4a98      	ldr	r2, [pc, #608]	@ (8000db4 <HAL_UART_MspInit+0x27c>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d160      	bne.n	8000c1a <HAL_UART_MspInit+0xe2>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b58:	4b97      	ldr	r3, [pc, #604]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	4a96      	ldr	r2, [pc, #600]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000b5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b62:	6193      	str	r3, [r2, #24]
 8000b64:	4b94      	ldr	r3, [pc, #592]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000b66:	699b      	ldr	r3, [r3, #24]
 8000b68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b6c:	61fb      	str	r3, [r7, #28]
 8000b6e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b70:	4b91      	ldr	r3, [pc, #580]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000b72:	699b      	ldr	r3, [r3, #24]
 8000b74:	4a90      	ldr	r2, [pc, #576]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000b76:	f043 0304 	orr.w	r3, r3, #4
 8000b7a:	6193      	str	r3, [r2, #24]
 8000b7c:	4b8e      	ldr	r3, [pc, #568]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	f003 0304 	and.w	r3, r3, #4
 8000b84:	61bb      	str	r3, [r7, #24]
 8000b86:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b92:	2303      	movs	r3, #3
 8000b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b96:	f107 0320 	add.w	r3, r7, #32
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4887      	ldr	r0, [pc, #540]	@ (8000dbc <HAL_UART_MspInit+0x284>)
 8000b9e:	f000 fdc7 	bl	8001730 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ba2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ba6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bac:	2300      	movs	r3, #0
 8000bae:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb0:	f107 0320 	add.w	r3, r7, #32
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4881      	ldr	r0, [pc, #516]	@ (8000dbc <HAL_UART_MspInit+0x284>)
 8000bb8:	f000 fdba 	bl	8001730 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000bbc:	4b80      	ldr	r3, [pc, #512]	@ (8000dc0 <HAL_UART_MspInit+0x288>)
 8000bbe:	4a81      	ldr	r2, [pc, #516]	@ (8000dc4 <HAL_UART_MspInit+0x28c>)
 8000bc0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bc2:	4b7f      	ldr	r3, [pc, #508]	@ (8000dc0 <HAL_UART_MspInit+0x288>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bc8:	4b7d      	ldr	r3, [pc, #500]	@ (8000dc0 <HAL_UART_MspInit+0x288>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000bce:	4b7c      	ldr	r3, [pc, #496]	@ (8000dc0 <HAL_UART_MspInit+0x288>)
 8000bd0:	2280      	movs	r2, #128	@ 0x80
 8000bd2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bd4:	4b7a      	ldr	r3, [pc, #488]	@ (8000dc0 <HAL_UART_MspInit+0x288>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000bda:	4b79      	ldr	r3, [pc, #484]	@ (8000dc0 <HAL_UART_MspInit+0x288>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000be0:	4b77      	ldr	r3, [pc, #476]	@ (8000dc0 <HAL_UART_MspInit+0x288>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000be6:	4b76      	ldr	r3, [pc, #472]	@ (8000dc0 <HAL_UART_MspInit+0x288>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000bec:	4874      	ldr	r0, [pc, #464]	@ (8000dc0 <HAL_UART_MspInit+0x288>)
 8000bee:	f000 fafd 	bl	80011ec <HAL_DMA_Init>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000bf8:	f7ff ff66 	bl	8000ac8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	4a70      	ldr	r2, [pc, #448]	@ (8000dc0 <HAL_UART_MspInit+0x288>)
 8000c00:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c02:	4a6f      	ldr	r2, [pc, #444]	@ (8000dc0 <HAL_UART_MspInit+0x288>)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	2025      	movs	r0, #37	@ 0x25
 8000c0e:	f000 fab6 	bl	800117e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c12:	2025      	movs	r0, #37	@ 0x25
 8000c14:	f000 facf 	bl	80011b6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000c18:	e0c8      	b.n	8000dac <HAL_UART_MspInit+0x274>
  else if(huart->Instance==USART2)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a6a      	ldr	r2, [pc, #424]	@ (8000dc8 <HAL_UART_MspInit+0x290>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d15e      	bne.n	8000ce2 <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c24:	4b64      	ldr	r3, [pc, #400]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000c26:	69db      	ldr	r3, [r3, #28]
 8000c28:	4a63      	ldr	r2, [pc, #396]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000c2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c2e:	61d3      	str	r3, [r2, #28]
 8000c30:	4b61      	ldr	r3, [pc, #388]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000c32:	69db      	ldr	r3, [r3, #28]
 8000c34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c38:	617b      	str	r3, [r7, #20]
 8000c3a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3c:	4b5e      	ldr	r3, [pc, #376]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000c3e:	699b      	ldr	r3, [r3, #24]
 8000c40:	4a5d      	ldr	r2, [pc, #372]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000c42:	f043 0304 	orr.w	r3, r3, #4
 8000c46:	6193      	str	r3, [r2, #24]
 8000c48:	4b5b      	ldr	r3, [pc, #364]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	f003 0304 	and.w	r3, r3, #4
 8000c50:	613b      	str	r3, [r7, #16]
 8000c52:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c54:	2304      	movs	r3, #4
 8000c56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c5c:	2303      	movs	r3, #3
 8000c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c60:	f107 0320 	add.w	r3, r7, #32
 8000c64:	4619      	mov	r1, r3
 8000c66:	4855      	ldr	r0, [pc, #340]	@ (8000dbc <HAL_UART_MspInit+0x284>)
 8000c68:	f000 fd62 	bl	8001730 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c6c:	2308      	movs	r3, #8
 8000c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c70:	2300      	movs	r3, #0
 8000c72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2300      	movs	r3, #0
 8000c76:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c78:	f107 0320 	add.w	r3, r7, #32
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	484f      	ldr	r0, [pc, #316]	@ (8000dbc <HAL_UART_MspInit+0x284>)
 8000c80:	f000 fd56 	bl	8001730 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000c84:	4b51      	ldr	r3, [pc, #324]	@ (8000dcc <HAL_UART_MspInit+0x294>)
 8000c86:	4a52      	ldr	r2, [pc, #328]	@ (8000dd0 <HAL_UART_MspInit+0x298>)
 8000c88:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c8a:	4b50      	ldr	r3, [pc, #320]	@ (8000dcc <HAL_UART_MspInit+0x294>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c90:	4b4e      	ldr	r3, [pc, #312]	@ (8000dcc <HAL_UART_MspInit+0x294>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c96:	4b4d      	ldr	r3, [pc, #308]	@ (8000dcc <HAL_UART_MspInit+0x294>)
 8000c98:	2280      	movs	r2, #128	@ 0x80
 8000c9a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c9c:	4b4b      	ldr	r3, [pc, #300]	@ (8000dcc <HAL_UART_MspInit+0x294>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ca2:	4b4a      	ldr	r3, [pc, #296]	@ (8000dcc <HAL_UART_MspInit+0x294>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000ca8:	4b48      	ldr	r3, [pc, #288]	@ (8000dcc <HAL_UART_MspInit+0x294>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000cae:	4b47      	ldr	r3, [pc, #284]	@ (8000dcc <HAL_UART_MspInit+0x294>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000cb4:	4845      	ldr	r0, [pc, #276]	@ (8000dcc <HAL_UART_MspInit+0x294>)
 8000cb6:	f000 fa99 	bl	80011ec <HAL_DMA_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 8000cc0:	f7ff ff02 	bl	8000ac8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4a41      	ldr	r2, [pc, #260]	@ (8000dcc <HAL_UART_MspInit+0x294>)
 8000cc8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000cca:	4a40      	ldr	r2, [pc, #256]	@ (8000dcc <HAL_UART_MspInit+0x294>)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	2026      	movs	r0, #38	@ 0x26
 8000cd6:	f000 fa52 	bl	800117e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cda:	2026      	movs	r0, #38	@ 0x26
 8000cdc:	f000 fa6b 	bl	80011b6 <HAL_NVIC_EnableIRQ>
}
 8000ce0:	e064      	b.n	8000dac <HAL_UART_MspInit+0x274>
  else if(huart->Instance==USART3)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4a3b      	ldr	r2, [pc, #236]	@ (8000dd4 <HAL_UART_MspInit+0x29c>)
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	d15f      	bne.n	8000dac <HAL_UART_MspInit+0x274>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cec:	4b32      	ldr	r3, [pc, #200]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000cee:	69db      	ldr	r3, [r3, #28]
 8000cf0:	4a31      	ldr	r2, [pc, #196]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000cf2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cf6:	61d3      	str	r3, [r2, #28]
 8000cf8:	4b2f      	ldr	r3, [pc, #188]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000cfa:	69db      	ldr	r3, [r3, #28]
 8000cfc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d00:	60fb      	str	r3, [r7, #12]
 8000d02:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d04:	4b2c      	ldr	r3, [pc, #176]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	4a2b      	ldr	r2, [pc, #172]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000d0a:	f043 0308 	orr.w	r3, r3, #8
 8000d0e:	6193      	str	r3, [r2, #24]
 8000d10:	4b29      	ldr	r3, [pc, #164]	@ (8000db8 <HAL_UART_MspInit+0x280>)
 8000d12:	699b      	ldr	r3, [r3, #24]
 8000d14:	f003 0308 	and.w	r3, r3, #8
 8000d18:	60bb      	str	r3, [r7, #8]
 8000d1a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d22:	2302      	movs	r3, #2
 8000d24:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d26:	2303      	movs	r3, #3
 8000d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d2a:	f107 0320 	add.w	r3, r7, #32
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4829      	ldr	r0, [pc, #164]	@ (8000dd8 <HAL_UART_MspInit+0x2a0>)
 8000d32:	f000 fcfd 	bl	8001730 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000d36:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d44:	f107 0320 	add.w	r3, r7, #32
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4823      	ldr	r0, [pc, #140]	@ (8000dd8 <HAL_UART_MspInit+0x2a0>)
 8000d4c:	f000 fcf0 	bl	8001730 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8000d50:	4b22      	ldr	r3, [pc, #136]	@ (8000ddc <HAL_UART_MspInit+0x2a4>)
 8000d52:	4a23      	ldr	r2, [pc, #140]	@ (8000de0 <HAL_UART_MspInit+0x2a8>)
 8000d54:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d56:	4b21      	ldr	r3, [pc, #132]	@ (8000ddc <HAL_UART_MspInit+0x2a4>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ddc <HAL_UART_MspInit+0x2a4>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d62:	4b1e      	ldr	r3, [pc, #120]	@ (8000ddc <HAL_UART_MspInit+0x2a4>)
 8000d64:	2280      	movs	r2, #128	@ 0x80
 8000d66:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d68:	4b1c      	ldr	r3, [pc, #112]	@ (8000ddc <HAL_UART_MspInit+0x2a4>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000ddc <HAL_UART_MspInit+0x2a4>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8000d74:	4b19      	ldr	r3, [pc, #100]	@ (8000ddc <HAL_UART_MspInit+0x2a4>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d7a:	4b18      	ldr	r3, [pc, #96]	@ (8000ddc <HAL_UART_MspInit+0x2a4>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000d80:	4816      	ldr	r0, [pc, #88]	@ (8000ddc <HAL_UART_MspInit+0x2a4>)
 8000d82:	f000 fa33 	bl	80011ec <HAL_DMA_Init>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <HAL_UART_MspInit+0x258>
      Error_Handler();
 8000d8c:	f7ff fe9c 	bl	8000ac8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4a12      	ldr	r2, [pc, #72]	@ (8000ddc <HAL_UART_MspInit+0x2a4>)
 8000d94:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d96:	4a11      	ldr	r2, [pc, #68]	@ (8000ddc <HAL_UART_MspInit+0x2a4>)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2102      	movs	r1, #2
 8000da0:	2027      	movs	r0, #39	@ 0x27
 8000da2:	f000 f9ec 	bl	800117e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000da6:	2027      	movs	r0, #39	@ 0x27
 8000da8:	f000 fa05 	bl	80011b6 <HAL_NVIC_EnableIRQ>
}
 8000dac:	bf00      	nop
 8000dae:	3730      	adds	r7, #48	@ 0x30
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	40013800 	.word	0x40013800
 8000db8:	40021000 	.word	0x40021000
 8000dbc:	40010800 	.word	0x40010800
 8000dc0:	20000174 	.word	0x20000174
 8000dc4:	40020058 	.word	0x40020058
 8000dc8:	40004400 	.word	0x40004400
 8000dcc:	200001b8 	.word	0x200001b8
 8000dd0:	4002006c 	.word	0x4002006c
 8000dd4:	40004800 	.word	0x40004800
 8000dd8:	40010c00 	.word	0x40010c00
 8000ddc:	200001fc 	.word	0x200001fc
 8000de0:	40020030 	.word	0x40020030

08000de4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000de8:	bf00      	nop
 8000dea:	e7fd      	b.n	8000de8 <NMI_Handler+0x4>

08000dec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df0:	bf00      	nop
 8000df2:	e7fd      	b.n	8000df0 <HardFault_Handler+0x4>

08000df4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000df8:	bf00      	nop
 8000dfa:	e7fd      	b.n	8000df8 <MemManage_Handler+0x4>

08000dfc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <BusFault_Handler+0x4>

08000e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <UsageFault_Handler+0x4>

08000e0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e10:	bf00      	nop
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bc80      	pop	{r7}
 8000e16:	4770      	bx	lr

08000e18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e1c:	bf00      	nop
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bc80      	pop	{r7}
 8000e22:	4770      	bx	lr

08000e24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e28:	bf00      	nop
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr

08000e30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e34:	f000 f8b0 	bl	8000f98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000e40:	4802      	ldr	r0, [pc, #8]	@ (8000e4c <DMA1_Channel3_IRQHandler+0x10>)
 8000e42:	f000 fb41 	bl	80014c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	200001fc 	.word	0x200001fc

08000e50 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000e54:	4802      	ldr	r0, [pc, #8]	@ (8000e60 <DMA1_Channel5_IRQHandler+0x10>)
 8000e56:	f000 fb37 	bl	80014c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000e5a:	bf00      	nop
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	20000174 	.word	0x20000174

08000e64 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000e68:	4802      	ldr	r0, [pc, #8]	@ (8000e74 <DMA1_Channel6_IRQHandler+0x10>)
 8000e6a:	f000 fb2d 	bl	80014c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000e6e:	bf00      	nop
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	200001b8 	.word	0x200001b8

08000e78 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e7c:	4802      	ldr	r0, [pc, #8]	@ (8000e88 <USART1_IRQHandler+0x10>)
 8000e7e:	f001 fb1f 	bl	80024c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	2000009c 	.word	0x2000009c

08000e8c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e90:	4802      	ldr	r0, [pc, #8]	@ (8000e9c <USART2_IRQHandler+0x10>)
 8000e92:	f001 fb15 	bl	80024c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	200000e4 	.word	0x200000e4

08000ea0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000ea4:	4802      	ldr	r0, [pc, #8]	@ (8000eb0 <USART3_IRQHandler+0x10>)
 8000ea6:	f001 fb0b 	bl	80024c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	2000012c 	.word	0x2000012c

08000eb4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr

08000ec0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ec0:	f7ff fff8 	bl	8000eb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ec4:	480b      	ldr	r0, [pc, #44]	@ (8000ef4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000ec6:	490c      	ldr	r1, [pc, #48]	@ (8000ef8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000ec8:	4a0c      	ldr	r2, [pc, #48]	@ (8000efc <LoopFillZerobss+0x16>)
  movs r3, #0
 8000eca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ecc:	e002      	b.n	8000ed4 <LoopCopyDataInit>

08000ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed2:	3304      	adds	r3, #4

08000ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed8:	d3f9      	bcc.n	8000ece <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eda:	4a09      	ldr	r2, [pc, #36]	@ (8000f00 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000edc:	4c09      	ldr	r4, [pc, #36]	@ (8000f04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee0:	e001      	b.n	8000ee6 <LoopFillZerobss>

08000ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee4:	3204      	adds	r2, #4

08000ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee8:	d3fb      	bcc.n	8000ee2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eea:	f002 f9eb 	bl	80032c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000eee:	f7ff fc83 	bl	80007f8 <main>
  bx lr
 8000ef2:	4770      	bx	lr
  ldr r0, =_sdata
 8000ef4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ef8:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8000efc:	08003358 	.word	0x08003358
  ldr r2, =_sbss
 8000f00:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8000f04:	20000244 	.word	0x20000244

08000f08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f08:	e7fe      	b.n	8000f08 <ADC1_2_IRQHandler>
	...

08000f0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f10:	4b08      	ldr	r3, [pc, #32]	@ (8000f34 <HAL_Init+0x28>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a07      	ldr	r2, [pc, #28]	@ (8000f34 <HAL_Init+0x28>)
 8000f16:	f043 0310 	orr.w	r3, r3, #16
 8000f1a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f1c:	2003      	movs	r0, #3
 8000f1e:	f000 f923 	bl	8001168 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f22:	200f      	movs	r0, #15
 8000f24:	f000 f808 	bl	8000f38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f28:	f7ff fdd4 	bl	8000ad4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40022000 	.word	0x40022000

08000f38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f40:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <HAL_InitTick+0x54>)
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	4b12      	ldr	r3, [pc, #72]	@ (8000f90 <HAL_InitTick+0x58>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	4619      	mov	r1, r3
 8000f4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f56:	4618      	mov	r0, r3
 8000f58:	f000 f93b 	bl	80011d2 <HAL_SYSTICK_Config>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e00e      	b.n	8000f84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2b0f      	cmp	r3, #15
 8000f6a:	d80a      	bhi.n	8000f82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	6879      	ldr	r1, [r7, #4]
 8000f70:	f04f 30ff 	mov.w	r0, #4294967295
 8000f74:	f000 f903 	bl	800117e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f78:	4a06      	ldr	r2, [pc, #24]	@ (8000f94 <HAL_InitTick+0x5c>)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	e000      	b.n	8000f84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20000020 	.word	0x20000020
 8000f90:	20000028 	.word	0x20000028
 8000f94:	20000024 	.word	0x20000024

08000f98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f9c:	4b05      	ldr	r3, [pc, #20]	@ (8000fb4 <HAL_IncTick+0x1c>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	4b05      	ldr	r3, [pc, #20]	@ (8000fb8 <HAL_IncTick+0x20>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	4a03      	ldr	r2, [pc, #12]	@ (8000fb8 <HAL_IncTick+0x20>)
 8000faa:	6013      	str	r3, [r2, #0]
}
 8000fac:	bf00      	nop
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr
 8000fb4:	20000028 	.word	0x20000028
 8000fb8:	20000240 	.word	0x20000240

08000fbc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000fc0:	4b02      	ldr	r3, [pc, #8]	@ (8000fcc <HAL_GetTick+0x10>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bc80      	pop	{r7}
 8000fca:	4770      	bx	lr
 8000fcc:	20000240 	.word	0x20000240

08000fd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f003 0307 	and.w	r3, r3, #7
 8000fde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8001014 <__NVIC_SetPriorityGrouping+0x44>)
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fe6:	68ba      	ldr	r2, [r7, #8]
 8000fe8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fec:	4013      	ands	r3, r2
 8000fee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ff8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001000:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001002:	4a04      	ldr	r2, [pc, #16]	@ (8001014 <__NVIC_SetPriorityGrouping+0x44>)
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	60d3      	str	r3, [r2, #12]
}
 8001008:	bf00      	nop
 800100a:	3714      	adds	r7, #20
 800100c:	46bd      	mov	sp, r7
 800100e:	bc80      	pop	{r7}
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	e000ed00 	.word	0xe000ed00

08001018 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800101c:	4b04      	ldr	r3, [pc, #16]	@ (8001030 <__NVIC_GetPriorityGrouping+0x18>)
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	0a1b      	lsrs	r3, r3, #8
 8001022:	f003 0307 	and.w	r3, r3, #7
}
 8001026:	4618      	mov	r0, r3
 8001028:	46bd      	mov	sp, r7
 800102a:	bc80      	pop	{r7}
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800103e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001042:	2b00      	cmp	r3, #0
 8001044:	db0b      	blt.n	800105e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	f003 021f 	and.w	r2, r3, #31
 800104c:	4906      	ldr	r1, [pc, #24]	@ (8001068 <__NVIC_EnableIRQ+0x34>)
 800104e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001052:	095b      	lsrs	r3, r3, #5
 8001054:	2001      	movs	r0, #1
 8001056:	fa00 f202 	lsl.w	r2, r0, r2
 800105a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	bc80      	pop	{r7}
 8001066:	4770      	bx	lr
 8001068:	e000e100 	.word	0xe000e100

0800106c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	6039      	str	r1, [r7, #0]
 8001076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107c:	2b00      	cmp	r3, #0
 800107e:	db0a      	blt.n	8001096 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	b2da      	uxtb	r2, r3
 8001084:	490c      	ldr	r1, [pc, #48]	@ (80010b8 <__NVIC_SetPriority+0x4c>)
 8001086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108a:	0112      	lsls	r2, r2, #4
 800108c:	b2d2      	uxtb	r2, r2
 800108e:	440b      	add	r3, r1
 8001090:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001094:	e00a      	b.n	80010ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	b2da      	uxtb	r2, r3
 800109a:	4908      	ldr	r1, [pc, #32]	@ (80010bc <__NVIC_SetPriority+0x50>)
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	f003 030f 	and.w	r3, r3, #15
 80010a2:	3b04      	subs	r3, #4
 80010a4:	0112      	lsls	r2, r2, #4
 80010a6:	b2d2      	uxtb	r2, r2
 80010a8:	440b      	add	r3, r1
 80010aa:	761a      	strb	r2, [r3, #24]
}
 80010ac:	bf00      	nop
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bc80      	pop	{r7}
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	e000e100 	.word	0xe000e100
 80010bc:	e000ed00 	.word	0xe000ed00

080010c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b089      	sub	sp, #36	@ 0x24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	f003 0307 	and.w	r3, r3, #7
 80010d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	f1c3 0307 	rsb	r3, r3, #7
 80010da:	2b04      	cmp	r3, #4
 80010dc:	bf28      	it	cs
 80010de:	2304      	movcs	r3, #4
 80010e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	3304      	adds	r3, #4
 80010e6:	2b06      	cmp	r3, #6
 80010e8:	d902      	bls.n	80010f0 <NVIC_EncodePriority+0x30>
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	3b03      	subs	r3, #3
 80010ee:	e000      	b.n	80010f2 <NVIC_EncodePriority+0x32>
 80010f0:	2300      	movs	r3, #0
 80010f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010f4:	f04f 32ff 	mov.w	r2, #4294967295
 80010f8:	69bb      	ldr	r3, [r7, #24]
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	43da      	mvns	r2, r3
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	401a      	ands	r2, r3
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001108:	f04f 31ff 	mov.w	r1, #4294967295
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	fa01 f303 	lsl.w	r3, r1, r3
 8001112:	43d9      	mvns	r1, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001118:	4313      	orrs	r3, r2
         );
}
 800111a:	4618      	mov	r0, r3
 800111c:	3724      	adds	r7, #36	@ 0x24
 800111e:	46bd      	mov	sp, r7
 8001120:	bc80      	pop	{r7}
 8001122:	4770      	bx	lr

08001124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3b01      	subs	r3, #1
 8001130:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001134:	d301      	bcc.n	800113a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001136:	2301      	movs	r3, #1
 8001138:	e00f      	b.n	800115a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800113a:	4a0a      	ldr	r2, [pc, #40]	@ (8001164 <SysTick_Config+0x40>)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	3b01      	subs	r3, #1
 8001140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001142:	210f      	movs	r1, #15
 8001144:	f04f 30ff 	mov.w	r0, #4294967295
 8001148:	f7ff ff90 	bl	800106c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800114c:	4b05      	ldr	r3, [pc, #20]	@ (8001164 <SysTick_Config+0x40>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001152:	4b04      	ldr	r3, [pc, #16]	@ (8001164 <SysTick_Config+0x40>)
 8001154:	2207      	movs	r2, #7
 8001156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	e000e010 	.word	0xe000e010

08001168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f7ff ff2d 	bl	8000fd0 <__NVIC_SetPriorityGrouping>
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800117e:	b580      	push	{r7, lr}
 8001180:	b086      	sub	sp, #24
 8001182:	af00      	add	r7, sp, #0
 8001184:	4603      	mov	r3, r0
 8001186:	60b9      	str	r1, [r7, #8]
 8001188:	607a      	str	r2, [r7, #4]
 800118a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800118c:	2300      	movs	r3, #0
 800118e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001190:	f7ff ff42 	bl	8001018 <__NVIC_GetPriorityGrouping>
 8001194:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	68b9      	ldr	r1, [r7, #8]
 800119a:	6978      	ldr	r0, [r7, #20]
 800119c:	f7ff ff90 	bl	80010c0 <NVIC_EncodePriority>
 80011a0:	4602      	mov	r2, r0
 80011a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011a6:	4611      	mov	r1, r2
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff ff5f 	bl	800106c <__NVIC_SetPriority>
}
 80011ae:	bf00      	nop
 80011b0:	3718      	adds	r7, #24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b082      	sub	sp, #8
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	4603      	mov	r3, r0
 80011be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff ff35 	bl	8001034 <__NVIC_EnableIRQ>
}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f7ff ffa2 	bl	8001124 <SysTick_Config>
 80011e0:	4603      	mov	r3, r0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
	...

080011ec <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80011f4:	2300      	movs	r3, #0
 80011f6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d101      	bne.n	8001202 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	e043      	b.n	800128a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	461a      	mov	r2, r3
 8001208:	4b22      	ldr	r3, [pc, #136]	@ (8001294 <HAL_DMA_Init+0xa8>)
 800120a:	4413      	add	r3, r2
 800120c:	4a22      	ldr	r2, [pc, #136]	@ (8001298 <HAL_DMA_Init+0xac>)
 800120e:	fba2 2303 	umull	r2, r3, r2, r3
 8001212:	091b      	lsrs	r3, r3, #4
 8001214:	009a      	lsls	r2, r3, #2
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a1f      	ldr	r2, [pc, #124]	@ (800129c <HAL_DMA_Init+0xb0>)
 800121e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2202      	movs	r2, #2
 8001224:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001236:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800123a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001244:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001250:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800125c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	69db      	ldr	r3, [r3, #28]
 8001262:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001264:	68fa      	ldr	r2, [r7, #12]
 8001266:	4313      	orrs	r3, r2
 8001268:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	68fa      	ldr	r2, [r7, #12]
 8001270:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2200      	movs	r2, #0
 8001276:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2201      	movs	r2, #1
 800127c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2200      	movs	r2, #0
 8001284:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	3714      	adds	r7, #20
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr
 8001294:	bffdfff8 	.word	0xbffdfff8
 8001298:	cccccccd 	.word	0xcccccccd
 800129c:	40020000 	.word	0x40020000

080012a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	60b9      	str	r1, [r7, #8]
 80012aa:	607a      	str	r2, [r7, #4]
 80012ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80012ae:	2300      	movs	r3, #0
 80012b0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d101      	bne.n	80012c0 <HAL_DMA_Start_IT+0x20>
 80012bc:	2302      	movs	r3, #2
 80012be:	e04b      	b.n	8001358 <HAL_DMA_Start_IT+0xb8>
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	2201      	movs	r2, #1
 80012c4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d13a      	bne.n	800134a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	2202      	movs	r2, #2
 80012d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	2200      	movs	r2, #0
 80012e0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f022 0201 	bic.w	r2, r2, #1
 80012f0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	68b9      	ldr	r1, [r7, #8]
 80012f8:	68f8      	ldr	r0, [r7, #12]
 80012fa:	f000 f9eb 	bl	80016d4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001302:	2b00      	cmp	r3, #0
 8001304:	d008      	beq.n	8001318 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f042 020e 	orr.w	r2, r2, #14
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	e00f      	b.n	8001338 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f022 0204 	bic.w	r2, r2, #4
 8001326:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f042 020a 	orr.w	r2, r2, #10
 8001336:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f042 0201 	orr.w	r2, r2, #1
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	e005      	b.n	8001356 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	2200      	movs	r2, #0
 800134e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001352:	2302      	movs	r3, #2
 8001354:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001356:	7dfb      	ldrb	r3, [r7, #23]
}
 8001358:	4618      	mov	r0, r3
 800135a:	3718      	adds	r7, #24
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001368:	2300      	movs	r3, #0
 800136a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001372:	b2db      	uxtb	r3, r3
 8001374:	2b02      	cmp	r3, #2
 8001376:	d008      	beq.n	800138a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2204      	movs	r2, #4
 800137c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e020      	b.n	80013cc <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f022 020e 	bic.w	r2, r2, #14
 8001398:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f022 0201 	bic.w	r2, r2, #1
 80013a8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013b2:	2101      	movs	r1, #1
 80013b4:	fa01 f202 	lsl.w	r2, r1, r2
 80013b8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2201      	movs	r2, #1
 80013be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2200      	movs	r2, #0
 80013c6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bc80      	pop	{r7}
 80013d4:	4770      	bx	lr
	...

080013d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013e0:	2300      	movs	r3, #0
 80013e2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d005      	beq.n	80013fc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2204      	movs	r2, #4
 80013f4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	73fb      	strb	r3, [r7, #15]
 80013fa:	e051      	b.n	80014a0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f022 020e 	bic.w	r2, r2, #14
 800140a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f022 0201 	bic.w	r2, r2, #1
 800141a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a22      	ldr	r2, [pc, #136]	@ (80014ac <HAL_DMA_Abort_IT+0xd4>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d029      	beq.n	800147a <HAL_DMA_Abort_IT+0xa2>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a21      	ldr	r2, [pc, #132]	@ (80014b0 <HAL_DMA_Abort_IT+0xd8>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d022      	beq.n	8001476 <HAL_DMA_Abort_IT+0x9e>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a1f      	ldr	r2, [pc, #124]	@ (80014b4 <HAL_DMA_Abort_IT+0xdc>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d01a      	beq.n	8001470 <HAL_DMA_Abort_IT+0x98>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a1e      	ldr	r2, [pc, #120]	@ (80014b8 <HAL_DMA_Abort_IT+0xe0>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d012      	beq.n	800146a <HAL_DMA_Abort_IT+0x92>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a1c      	ldr	r2, [pc, #112]	@ (80014bc <HAL_DMA_Abort_IT+0xe4>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d00a      	beq.n	8001464 <HAL_DMA_Abort_IT+0x8c>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a1b      	ldr	r2, [pc, #108]	@ (80014c0 <HAL_DMA_Abort_IT+0xe8>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d102      	bne.n	800145e <HAL_DMA_Abort_IT+0x86>
 8001458:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800145c:	e00e      	b.n	800147c <HAL_DMA_Abort_IT+0xa4>
 800145e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001462:	e00b      	b.n	800147c <HAL_DMA_Abort_IT+0xa4>
 8001464:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001468:	e008      	b.n	800147c <HAL_DMA_Abort_IT+0xa4>
 800146a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800146e:	e005      	b.n	800147c <HAL_DMA_Abort_IT+0xa4>
 8001470:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001474:	e002      	b.n	800147c <HAL_DMA_Abort_IT+0xa4>
 8001476:	2310      	movs	r3, #16
 8001478:	e000      	b.n	800147c <HAL_DMA_Abort_IT+0xa4>
 800147a:	2301      	movs	r3, #1
 800147c:	4a11      	ldr	r2, [pc, #68]	@ (80014c4 <HAL_DMA_Abort_IT+0xec>)
 800147e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2201      	movs	r2, #1
 8001484:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2200      	movs	r2, #0
 800148c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001494:	2b00      	cmp	r3, #0
 8001496:	d003      	beq.n	80014a0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	4798      	blx	r3
    } 
  }
  return status;
 80014a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	40020008 	.word	0x40020008
 80014b0:	4002001c 	.word	0x4002001c
 80014b4:	40020030 	.word	0x40020030
 80014b8:	40020044 	.word	0x40020044
 80014bc:	40020058 	.word	0x40020058
 80014c0:	4002006c 	.word	0x4002006c
 80014c4:	40020000 	.word	0x40020000

080014c8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e4:	2204      	movs	r2, #4
 80014e6:	409a      	lsls	r2, r3
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	4013      	ands	r3, r2
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d04f      	beq.n	8001590 <HAL_DMA_IRQHandler+0xc8>
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	f003 0304 	and.w	r3, r3, #4
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d04a      	beq.n	8001590 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 0320 	and.w	r3, r3, #32
 8001504:	2b00      	cmp	r3, #0
 8001506:	d107      	bne.n	8001518 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f022 0204 	bic.w	r2, r2, #4
 8001516:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a66      	ldr	r2, [pc, #408]	@ (80016b8 <HAL_DMA_IRQHandler+0x1f0>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d029      	beq.n	8001576 <HAL_DMA_IRQHandler+0xae>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a65      	ldr	r2, [pc, #404]	@ (80016bc <HAL_DMA_IRQHandler+0x1f4>)
 8001528:	4293      	cmp	r3, r2
 800152a:	d022      	beq.n	8001572 <HAL_DMA_IRQHandler+0xaa>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a63      	ldr	r2, [pc, #396]	@ (80016c0 <HAL_DMA_IRQHandler+0x1f8>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d01a      	beq.n	800156c <HAL_DMA_IRQHandler+0xa4>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a62      	ldr	r2, [pc, #392]	@ (80016c4 <HAL_DMA_IRQHandler+0x1fc>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d012      	beq.n	8001566 <HAL_DMA_IRQHandler+0x9e>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a60      	ldr	r2, [pc, #384]	@ (80016c8 <HAL_DMA_IRQHandler+0x200>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d00a      	beq.n	8001560 <HAL_DMA_IRQHandler+0x98>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a5f      	ldr	r2, [pc, #380]	@ (80016cc <HAL_DMA_IRQHandler+0x204>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d102      	bne.n	800155a <HAL_DMA_IRQHandler+0x92>
 8001554:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001558:	e00e      	b.n	8001578 <HAL_DMA_IRQHandler+0xb0>
 800155a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800155e:	e00b      	b.n	8001578 <HAL_DMA_IRQHandler+0xb0>
 8001560:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001564:	e008      	b.n	8001578 <HAL_DMA_IRQHandler+0xb0>
 8001566:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800156a:	e005      	b.n	8001578 <HAL_DMA_IRQHandler+0xb0>
 800156c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001570:	e002      	b.n	8001578 <HAL_DMA_IRQHandler+0xb0>
 8001572:	2340      	movs	r3, #64	@ 0x40
 8001574:	e000      	b.n	8001578 <HAL_DMA_IRQHandler+0xb0>
 8001576:	2304      	movs	r3, #4
 8001578:	4a55      	ldr	r2, [pc, #340]	@ (80016d0 <HAL_DMA_IRQHandler+0x208>)
 800157a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001580:	2b00      	cmp	r3, #0
 8001582:	f000 8094 	beq.w	80016ae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800158e:	e08e      	b.n	80016ae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001594:	2202      	movs	r2, #2
 8001596:	409a      	lsls	r2, r3
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	4013      	ands	r3, r2
 800159c:	2b00      	cmp	r3, #0
 800159e:	d056      	beq.n	800164e <HAL_DMA_IRQHandler+0x186>
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d051      	beq.n	800164e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0320 	and.w	r3, r3, #32
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d10b      	bne.n	80015d0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f022 020a 	bic.w	r2, r2, #10
 80015c6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2201      	movs	r2, #1
 80015cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a38      	ldr	r2, [pc, #224]	@ (80016b8 <HAL_DMA_IRQHandler+0x1f0>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d029      	beq.n	800162e <HAL_DMA_IRQHandler+0x166>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a37      	ldr	r2, [pc, #220]	@ (80016bc <HAL_DMA_IRQHandler+0x1f4>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d022      	beq.n	800162a <HAL_DMA_IRQHandler+0x162>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a35      	ldr	r2, [pc, #212]	@ (80016c0 <HAL_DMA_IRQHandler+0x1f8>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d01a      	beq.n	8001624 <HAL_DMA_IRQHandler+0x15c>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a34      	ldr	r2, [pc, #208]	@ (80016c4 <HAL_DMA_IRQHandler+0x1fc>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d012      	beq.n	800161e <HAL_DMA_IRQHandler+0x156>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a32      	ldr	r2, [pc, #200]	@ (80016c8 <HAL_DMA_IRQHandler+0x200>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d00a      	beq.n	8001618 <HAL_DMA_IRQHandler+0x150>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a31      	ldr	r2, [pc, #196]	@ (80016cc <HAL_DMA_IRQHandler+0x204>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d102      	bne.n	8001612 <HAL_DMA_IRQHandler+0x14a>
 800160c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001610:	e00e      	b.n	8001630 <HAL_DMA_IRQHandler+0x168>
 8001612:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001616:	e00b      	b.n	8001630 <HAL_DMA_IRQHandler+0x168>
 8001618:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800161c:	e008      	b.n	8001630 <HAL_DMA_IRQHandler+0x168>
 800161e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001622:	e005      	b.n	8001630 <HAL_DMA_IRQHandler+0x168>
 8001624:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001628:	e002      	b.n	8001630 <HAL_DMA_IRQHandler+0x168>
 800162a:	2320      	movs	r3, #32
 800162c:	e000      	b.n	8001630 <HAL_DMA_IRQHandler+0x168>
 800162e:	2302      	movs	r3, #2
 8001630:	4a27      	ldr	r2, [pc, #156]	@ (80016d0 <HAL_DMA_IRQHandler+0x208>)
 8001632:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2200      	movs	r2, #0
 8001638:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001640:	2b00      	cmp	r3, #0
 8001642:	d034      	beq.n	80016ae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800164c:	e02f      	b.n	80016ae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001652:	2208      	movs	r2, #8
 8001654:	409a      	lsls	r2, r3
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	4013      	ands	r3, r2
 800165a:	2b00      	cmp	r3, #0
 800165c:	d028      	beq.n	80016b0 <HAL_DMA_IRQHandler+0x1e8>
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	f003 0308 	and.w	r3, r3, #8
 8001664:	2b00      	cmp	r3, #0
 8001666:	d023      	beq.n	80016b0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f022 020e 	bic.w	r2, r2, #14
 8001676:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001680:	2101      	movs	r1, #1
 8001682:	fa01 f202 	lsl.w	r2, r1, r2
 8001686:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2201      	movs	r2, #1
 800168c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2201      	movs	r2, #1
 8001692:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2200      	movs	r2, #0
 800169a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d004      	beq.n	80016b0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	4798      	blx	r3
    }
  }
  return;
 80016ae:	bf00      	nop
 80016b0:	bf00      	nop
}
 80016b2:	3710      	adds	r7, #16
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40020008 	.word	0x40020008
 80016bc:	4002001c 	.word	0x4002001c
 80016c0:	40020030 	.word	0x40020030
 80016c4:	40020044 	.word	0x40020044
 80016c8:	40020058 	.word	0x40020058
 80016cc:	4002006c 	.word	0x4002006c
 80016d0:	40020000 	.word	0x40020000

080016d4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	60b9      	str	r1, [r7, #8]
 80016de:	607a      	str	r2, [r7, #4]
 80016e0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016ea:	2101      	movs	r1, #1
 80016ec:	fa01 f202 	lsl.w	r2, r1, r2
 80016f0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	683a      	ldr	r2, [r7, #0]
 80016f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	2b10      	cmp	r3, #16
 8001700:	d108      	bne.n	8001714 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	68ba      	ldr	r2, [r7, #8]
 8001710:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001712:	e007      	b.n	8001724 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	68ba      	ldr	r2, [r7, #8]
 800171a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	60da      	str	r2, [r3, #12]
}
 8001724:	bf00      	nop
 8001726:	3714      	adds	r7, #20
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr
	...

08001730 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001730:	b480      	push	{r7}
 8001732:	b08b      	sub	sp, #44	@ 0x2c
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800173a:	2300      	movs	r3, #0
 800173c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800173e:	2300      	movs	r3, #0
 8001740:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001742:	e169      	b.n	8001a18 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001744:	2201      	movs	r2, #1
 8001746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001748:	fa02 f303 	lsl.w	r3, r2, r3
 800174c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	69fa      	ldr	r2, [r7, #28]
 8001754:	4013      	ands	r3, r2
 8001756:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	429a      	cmp	r2, r3
 800175e:	f040 8158 	bne.w	8001a12 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	4a9a      	ldr	r2, [pc, #616]	@ (80019d0 <HAL_GPIO_Init+0x2a0>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d05e      	beq.n	800182a <HAL_GPIO_Init+0xfa>
 800176c:	4a98      	ldr	r2, [pc, #608]	@ (80019d0 <HAL_GPIO_Init+0x2a0>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d875      	bhi.n	800185e <HAL_GPIO_Init+0x12e>
 8001772:	4a98      	ldr	r2, [pc, #608]	@ (80019d4 <HAL_GPIO_Init+0x2a4>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d058      	beq.n	800182a <HAL_GPIO_Init+0xfa>
 8001778:	4a96      	ldr	r2, [pc, #600]	@ (80019d4 <HAL_GPIO_Init+0x2a4>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d86f      	bhi.n	800185e <HAL_GPIO_Init+0x12e>
 800177e:	4a96      	ldr	r2, [pc, #600]	@ (80019d8 <HAL_GPIO_Init+0x2a8>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d052      	beq.n	800182a <HAL_GPIO_Init+0xfa>
 8001784:	4a94      	ldr	r2, [pc, #592]	@ (80019d8 <HAL_GPIO_Init+0x2a8>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d869      	bhi.n	800185e <HAL_GPIO_Init+0x12e>
 800178a:	4a94      	ldr	r2, [pc, #592]	@ (80019dc <HAL_GPIO_Init+0x2ac>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d04c      	beq.n	800182a <HAL_GPIO_Init+0xfa>
 8001790:	4a92      	ldr	r2, [pc, #584]	@ (80019dc <HAL_GPIO_Init+0x2ac>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d863      	bhi.n	800185e <HAL_GPIO_Init+0x12e>
 8001796:	4a92      	ldr	r2, [pc, #584]	@ (80019e0 <HAL_GPIO_Init+0x2b0>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d046      	beq.n	800182a <HAL_GPIO_Init+0xfa>
 800179c:	4a90      	ldr	r2, [pc, #576]	@ (80019e0 <HAL_GPIO_Init+0x2b0>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d85d      	bhi.n	800185e <HAL_GPIO_Init+0x12e>
 80017a2:	2b12      	cmp	r3, #18
 80017a4:	d82a      	bhi.n	80017fc <HAL_GPIO_Init+0xcc>
 80017a6:	2b12      	cmp	r3, #18
 80017a8:	d859      	bhi.n	800185e <HAL_GPIO_Init+0x12e>
 80017aa:	a201      	add	r2, pc, #4	@ (adr r2, 80017b0 <HAL_GPIO_Init+0x80>)
 80017ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017b0:	0800182b 	.word	0x0800182b
 80017b4:	08001805 	.word	0x08001805
 80017b8:	08001817 	.word	0x08001817
 80017bc:	08001859 	.word	0x08001859
 80017c0:	0800185f 	.word	0x0800185f
 80017c4:	0800185f 	.word	0x0800185f
 80017c8:	0800185f 	.word	0x0800185f
 80017cc:	0800185f 	.word	0x0800185f
 80017d0:	0800185f 	.word	0x0800185f
 80017d4:	0800185f 	.word	0x0800185f
 80017d8:	0800185f 	.word	0x0800185f
 80017dc:	0800185f 	.word	0x0800185f
 80017e0:	0800185f 	.word	0x0800185f
 80017e4:	0800185f 	.word	0x0800185f
 80017e8:	0800185f 	.word	0x0800185f
 80017ec:	0800185f 	.word	0x0800185f
 80017f0:	0800185f 	.word	0x0800185f
 80017f4:	0800180d 	.word	0x0800180d
 80017f8:	08001821 	.word	0x08001821
 80017fc:	4a79      	ldr	r2, [pc, #484]	@ (80019e4 <HAL_GPIO_Init+0x2b4>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d013      	beq.n	800182a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001802:	e02c      	b.n	800185e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	623b      	str	r3, [r7, #32]
          break;
 800180a:	e029      	b.n	8001860 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	3304      	adds	r3, #4
 8001812:	623b      	str	r3, [r7, #32]
          break;
 8001814:	e024      	b.n	8001860 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	68db      	ldr	r3, [r3, #12]
 800181a:	3308      	adds	r3, #8
 800181c:	623b      	str	r3, [r7, #32]
          break;
 800181e:	e01f      	b.n	8001860 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	330c      	adds	r3, #12
 8001826:	623b      	str	r3, [r7, #32]
          break;
 8001828:	e01a      	b.n	8001860 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d102      	bne.n	8001838 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001832:	2304      	movs	r3, #4
 8001834:	623b      	str	r3, [r7, #32]
          break;
 8001836:	e013      	b.n	8001860 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d105      	bne.n	800184c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001840:	2308      	movs	r3, #8
 8001842:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	69fa      	ldr	r2, [r7, #28]
 8001848:	611a      	str	r2, [r3, #16]
          break;
 800184a:	e009      	b.n	8001860 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800184c:	2308      	movs	r3, #8
 800184e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	69fa      	ldr	r2, [r7, #28]
 8001854:	615a      	str	r2, [r3, #20]
          break;
 8001856:	e003      	b.n	8001860 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001858:	2300      	movs	r3, #0
 800185a:	623b      	str	r3, [r7, #32]
          break;
 800185c:	e000      	b.n	8001860 <HAL_GPIO_Init+0x130>
          break;
 800185e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	2bff      	cmp	r3, #255	@ 0xff
 8001864:	d801      	bhi.n	800186a <HAL_GPIO_Init+0x13a>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	e001      	b.n	800186e <HAL_GPIO_Init+0x13e>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	3304      	adds	r3, #4
 800186e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001870:	69bb      	ldr	r3, [r7, #24]
 8001872:	2bff      	cmp	r3, #255	@ 0xff
 8001874:	d802      	bhi.n	800187c <HAL_GPIO_Init+0x14c>
 8001876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	e002      	b.n	8001882 <HAL_GPIO_Init+0x152>
 800187c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800187e:	3b08      	subs	r3, #8
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	210f      	movs	r1, #15
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	fa01 f303 	lsl.w	r3, r1, r3
 8001890:	43db      	mvns	r3, r3
 8001892:	401a      	ands	r2, r3
 8001894:	6a39      	ldr	r1, [r7, #32]
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	fa01 f303 	lsl.w	r3, r1, r3
 800189c:	431a      	orrs	r2, r3
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	f000 80b1 	beq.w	8001a12 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018b0:	4b4d      	ldr	r3, [pc, #308]	@ (80019e8 <HAL_GPIO_Init+0x2b8>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	4a4c      	ldr	r2, [pc, #304]	@ (80019e8 <HAL_GPIO_Init+0x2b8>)
 80018b6:	f043 0301 	orr.w	r3, r3, #1
 80018ba:	6193      	str	r3, [r2, #24]
 80018bc:	4b4a      	ldr	r3, [pc, #296]	@ (80019e8 <HAL_GPIO_Init+0x2b8>)
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	60bb      	str	r3, [r7, #8]
 80018c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018c8:	4a48      	ldr	r2, [pc, #288]	@ (80019ec <HAL_GPIO_Init+0x2bc>)
 80018ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018cc:	089b      	lsrs	r3, r3, #2
 80018ce:	3302      	adds	r3, #2
 80018d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d8:	f003 0303 	and.w	r3, r3, #3
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	220f      	movs	r2, #15
 80018e0:	fa02 f303 	lsl.w	r3, r2, r3
 80018e4:	43db      	mvns	r3, r3
 80018e6:	68fa      	ldr	r2, [r7, #12]
 80018e8:	4013      	ands	r3, r2
 80018ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	4a40      	ldr	r2, [pc, #256]	@ (80019f0 <HAL_GPIO_Init+0x2c0>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d013      	beq.n	800191c <HAL_GPIO_Init+0x1ec>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a3f      	ldr	r2, [pc, #252]	@ (80019f4 <HAL_GPIO_Init+0x2c4>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d00d      	beq.n	8001918 <HAL_GPIO_Init+0x1e8>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4a3e      	ldr	r2, [pc, #248]	@ (80019f8 <HAL_GPIO_Init+0x2c8>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d007      	beq.n	8001914 <HAL_GPIO_Init+0x1e4>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4a3d      	ldr	r2, [pc, #244]	@ (80019fc <HAL_GPIO_Init+0x2cc>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d101      	bne.n	8001910 <HAL_GPIO_Init+0x1e0>
 800190c:	2303      	movs	r3, #3
 800190e:	e006      	b.n	800191e <HAL_GPIO_Init+0x1ee>
 8001910:	2304      	movs	r3, #4
 8001912:	e004      	b.n	800191e <HAL_GPIO_Init+0x1ee>
 8001914:	2302      	movs	r3, #2
 8001916:	e002      	b.n	800191e <HAL_GPIO_Init+0x1ee>
 8001918:	2301      	movs	r3, #1
 800191a:	e000      	b.n	800191e <HAL_GPIO_Init+0x1ee>
 800191c:	2300      	movs	r3, #0
 800191e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001920:	f002 0203 	and.w	r2, r2, #3
 8001924:	0092      	lsls	r2, r2, #2
 8001926:	4093      	lsls	r3, r2
 8001928:	68fa      	ldr	r2, [r7, #12]
 800192a:	4313      	orrs	r3, r2
 800192c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800192e:	492f      	ldr	r1, [pc, #188]	@ (80019ec <HAL_GPIO_Init+0x2bc>)
 8001930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001932:	089b      	lsrs	r3, r3, #2
 8001934:	3302      	adds	r3, #2
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001944:	2b00      	cmp	r3, #0
 8001946:	d006      	beq.n	8001956 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001948:	4b2d      	ldr	r3, [pc, #180]	@ (8001a00 <HAL_GPIO_Init+0x2d0>)
 800194a:	689a      	ldr	r2, [r3, #8]
 800194c:	492c      	ldr	r1, [pc, #176]	@ (8001a00 <HAL_GPIO_Init+0x2d0>)
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	4313      	orrs	r3, r2
 8001952:	608b      	str	r3, [r1, #8]
 8001954:	e006      	b.n	8001964 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001956:	4b2a      	ldr	r3, [pc, #168]	@ (8001a00 <HAL_GPIO_Init+0x2d0>)
 8001958:	689a      	ldr	r2, [r3, #8]
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	43db      	mvns	r3, r3
 800195e:	4928      	ldr	r1, [pc, #160]	@ (8001a00 <HAL_GPIO_Init+0x2d0>)
 8001960:	4013      	ands	r3, r2
 8001962:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d006      	beq.n	800197e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001970:	4b23      	ldr	r3, [pc, #140]	@ (8001a00 <HAL_GPIO_Init+0x2d0>)
 8001972:	68da      	ldr	r2, [r3, #12]
 8001974:	4922      	ldr	r1, [pc, #136]	@ (8001a00 <HAL_GPIO_Init+0x2d0>)
 8001976:	69bb      	ldr	r3, [r7, #24]
 8001978:	4313      	orrs	r3, r2
 800197a:	60cb      	str	r3, [r1, #12]
 800197c:	e006      	b.n	800198c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800197e:	4b20      	ldr	r3, [pc, #128]	@ (8001a00 <HAL_GPIO_Init+0x2d0>)
 8001980:	68da      	ldr	r2, [r3, #12]
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	43db      	mvns	r3, r3
 8001986:	491e      	ldr	r1, [pc, #120]	@ (8001a00 <HAL_GPIO_Init+0x2d0>)
 8001988:	4013      	ands	r3, r2
 800198a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d006      	beq.n	80019a6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001998:	4b19      	ldr	r3, [pc, #100]	@ (8001a00 <HAL_GPIO_Init+0x2d0>)
 800199a:	685a      	ldr	r2, [r3, #4]
 800199c:	4918      	ldr	r1, [pc, #96]	@ (8001a00 <HAL_GPIO_Init+0x2d0>)
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	604b      	str	r3, [r1, #4]
 80019a4:	e006      	b.n	80019b4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019a6:	4b16      	ldr	r3, [pc, #88]	@ (8001a00 <HAL_GPIO_Init+0x2d0>)
 80019a8:	685a      	ldr	r2, [r3, #4]
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	43db      	mvns	r3, r3
 80019ae:	4914      	ldr	r1, [pc, #80]	@ (8001a00 <HAL_GPIO_Init+0x2d0>)
 80019b0:	4013      	ands	r3, r2
 80019b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d021      	beq.n	8001a04 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001a00 <HAL_GPIO_Init+0x2d0>)
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	490e      	ldr	r1, [pc, #56]	@ (8001a00 <HAL_GPIO_Init+0x2d0>)
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	600b      	str	r3, [r1, #0]
 80019cc:	e021      	b.n	8001a12 <HAL_GPIO_Init+0x2e2>
 80019ce:	bf00      	nop
 80019d0:	10320000 	.word	0x10320000
 80019d4:	10310000 	.word	0x10310000
 80019d8:	10220000 	.word	0x10220000
 80019dc:	10210000 	.word	0x10210000
 80019e0:	10120000 	.word	0x10120000
 80019e4:	10110000 	.word	0x10110000
 80019e8:	40021000 	.word	0x40021000
 80019ec:	40010000 	.word	0x40010000
 80019f0:	40010800 	.word	0x40010800
 80019f4:	40010c00 	.word	0x40010c00
 80019f8:	40011000 	.word	0x40011000
 80019fc:	40011400 	.word	0x40011400
 8001a00:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a04:	4b0b      	ldr	r3, [pc, #44]	@ (8001a34 <HAL_GPIO_Init+0x304>)
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	43db      	mvns	r3, r3
 8001a0c:	4909      	ldr	r1, [pc, #36]	@ (8001a34 <HAL_GPIO_Init+0x304>)
 8001a0e:	4013      	ands	r3, r2
 8001a10:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a14:	3301      	adds	r3, #1
 8001a16:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	f47f ae8e 	bne.w	8001744 <HAL_GPIO_Init+0x14>
  }
}
 8001a28:	bf00      	nop
 8001a2a:	bf00      	nop
 8001a2c:	372c      	adds	r7, #44	@ 0x2c
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bc80      	pop	{r7}
 8001a32:	4770      	bx	lr
 8001a34:	40010400 	.word	0x40010400

08001a38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	460b      	mov	r3, r1
 8001a42:	807b      	strh	r3, [r7, #2]
 8001a44:	4613      	mov	r3, r2
 8001a46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a48:	787b      	ldrb	r3, [r7, #1]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d003      	beq.n	8001a56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a4e:	887a      	ldrh	r2, [r7, #2]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a54:	e003      	b.n	8001a5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a56:	887b      	ldrh	r3, [r7, #2]
 8001a58:	041a      	lsls	r2, r3, #16
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	611a      	str	r2, [r3, #16]
}
 8001a5e:	bf00      	nop
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bc80      	pop	{r7}
 8001a66:	4770      	bx	lr

08001a68 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	460b      	mov	r3, r1
 8001a72:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a7a:	887a      	ldrh	r2, [r7, #2]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	041a      	lsls	r2, r3, #16
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	43d9      	mvns	r1, r3
 8001a86:	887b      	ldrh	r3, [r7, #2]
 8001a88:	400b      	ands	r3, r1
 8001a8a:	431a      	orrs	r2, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	611a      	str	r2, [r3, #16]
}
 8001a90:	bf00      	nop
 8001a92:	3714      	adds	r7, #20
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bc80      	pop	{r7}
 8001a98:	4770      	bx	lr
	...

08001a9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d101      	bne.n	8001aae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e272      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	f000 8087 	beq.w	8001bca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001abc:	4b92      	ldr	r3, [pc, #584]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f003 030c 	and.w	r3, r3, #12
 8001ac4:	2b04      	cmp	r3, #4
 8001ac6:	d00c      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ac8:	4b8f      	ldr	r3, [pc, #572]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f003 030c 	and.w	r3, r3, #12
 8001ad0:	2b08      	cmp	r3, #8
 8001ad2:	d112      	bne.n	8001afa <HAL_RCC_OscConfig+0x5e>
 8001ad4:	4b8c      	ldr	r3, [pc, #560]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001adc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ae0:	d10b      	bne.n	8001afa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae2:	4b89      	ldr	r3, [pc, #548]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d06c      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x12c>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d168      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e24c      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b02:	d106      	bne.n	8001b12 <HAL_RCC_OscConfig+0x76>
 8001b04:	4b80      	ldr	r3, [pc, #512]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a7f      	ldr	r2, [pc, #508]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b0e:	6013      	str	r3, [r2, #0]
 8001b10:	e02e      	b.n	8001b70 <HAL_RCC_OscConfig+0xd4>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d10c      	bne.n	8001b34 <HAL_RCC_OscConfig+0x98>
 8001b1a:	4b7b      	ldr	r3, [pc, #492]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a7a      	ldr	r2, [pc, #488]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b24:	6013      	str	r3, [r2, #0]
 8001b26:	4b78      	ldr	r3, [pc, #480]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a77      	ldr	r2, [pc, #476]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b30:	6013      	str	r3, [r2, #0]
 8001b32:	e01d      	b.n	8001b70 <HAL_RCC_OscConfig+0xd4>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b3c:	d10c      	bne.n	8001b58 <HAL_RCC_OscConfig+0xbc>
 8001b3e:	4b72      	ldr	r3, [pc, #456]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a71      	ldr	r2, [pc, #452]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b48:	6013      	str	r3, [r2, #0]
 8001b4a:	4b6f      	ldr	r3, [pc, #444]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a6e      	ldr	r2, [pc, #440]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b54:	6013      	str	r3, [r2, #0]
 8001b56:	e00b      	b.n	8001b70 <HAL_RCC_OscConfig+0xd4>
 8001b58:	4b6b      	ldr	r3, [pc, #428]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a6a      	ldr	r2, [pc, #424]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b62:	6013      	str	r3, [r2, #0]
 8001b64:	4b68      	ldr	r3, [pc, #416]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a67      	ldr	r2, [pc, #412]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b6e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d013      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b78:	f7ff fa20 	bl	8000fbc <HAL_GetTick>
 8001b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b80:	f7ff fa1c 	bl	8000fbc <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b64      	cmp	r3, #100	@ 0x64
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e200      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b92:	4b5d      	ldr	r3, [pc, #372]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0f0      	beq.n	8001b80 <HAL_RCC_OscConfig+0xe4>
 8001b9e:	e014      	b.n	8001bca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba0:	f7ff fa0c 	bl	8000fbc <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ba8:	f7ff fa08 	bl	8000fbc <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b64      	cmp	r3, #100	@ 0x64
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e1ec      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bba:	4b53      	ldr	r3, [pc, #332]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1f0      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x10c>
 8001bc6:	e000      	b.n	8001bca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d063      	beq.n	8001c9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bd6:	4b4c      	ldr	r3, [pc, #304]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f003 030c 	and.w	r3, r3, #12
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d00b      	beq.n	8001bfa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001be2:	4b49      	ldr	r3, [pc, #292]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f003 030c 	and.w	r3, r3, #12
 8001bea:	2b08      	cmp	r3, #8
 8001bec:	d11c      	bne.n	8001c28 <HAL_RCC_OscConfig+0x18c>
 8001bee:	4b46      	ldr	r3, [pc, #280]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d116      	bne.n	8001c28 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bfa:	4b43      	ldr	r3, [pc, #268]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d005      	beq.n	8001c12 <HAL_RCC_OscConfig+0x176>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	691b      	ldr	r3, [r3, #16]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d001      	beq.n	8001c12 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e1c0      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c12:	4b3d      	ldr	r3, [pc, #244]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	695b      	ldr	r3, [r3, #20]
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	4939      	ldr	r1, [pc, #228]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001c22:	4313      	orrs	r3, r2
 8001c24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c26:	e03a      	b.n	8001c9e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	691b      	ldr	r3, [r3, #16]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d020      	beq.n	8001c72 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c30:	4b36      	ldr	r3, [pc, #216]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c32:	2201      	movs	r2, #1
 8001c34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c36:	f7ff f9c1 	bl	8000fbc <HAL_GetTick>
 8001c3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c3c:	e008      	b.n	8001c50 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c3e:	f7ff f9bd 	bl	8000fbc <HAL_GetTick>
 8001c42:	4602      	mov	r2, r0
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d901      	bls.n	8001c50 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e1a1      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c50:	4b2d      	ldr	r3, [pc, #180]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0302 	and.w	r3, r3, #2
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d0f0      	beq.n	8001c3e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c5c:	4b2a      	ldr	r3, [pc, #168]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	695b      	ldr	r3, [r3, #20]
 8001c68:	00db      	lsls	r3, r3, #3
 8001c6a:	4927      	ldr	r1, [pc, #156]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	600b      	str	r3, [r1, #0]
 8001c70:	e015      	b.n	8001c9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c72:	4b26      	ldr	r3, [pc, #152]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c78:	f7ff f9a0 	bl	8000fbc <HAL_GetTick>
 8001c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c7e:	e008      	b.n	8001c92 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c80:	f7ff f99c 	bl	8000fbc <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d901      	bls.n	8001c92 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e180      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c92:	4b1d      	ldr	r3, [pc, #116]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d1f0      	bne.n	8001c80 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0308 	and.w	r3, r3, #8
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d03a      	beq.n	8001d20 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	699b      	ldr	r3, [r3, #24]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d019      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cb2:	4b17      	ldr	r3, [pc, #92]	@ (8001d10 <HAL_RCC_OscConfig+0x274>)
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cb8:	f7ff f980 	bl	8000fbc <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cc0:	f7ff f97c 	bl	8000fbc <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e160      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8001d08 <HAL_RCC_OscConfig+0x26c>)
 8001cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd6:	f003 0302 	and.w	r3, r3, #2
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d0f0      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001cde:	2001      	movs	r0, #1
 8001ce0:	f000 fad0 	bl	8002284 <RCC_Delay>
 8001ce4:	e01c      	b.n	8001d20 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8001d10 <HAL_RCC_OscConfig+0x274>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cec:	f7ff f966 	bl	8000fbc <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cf2:	e00f      	b.n	8001d14 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cf4:	f7ff f962 	bl	8000fbc <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d908      	bls.n	8001d14 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e146      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
 8001d06:	bf00      	nop
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	42420000 	.word	0x42420000
 8001d10:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d14:	4b92      	ldr	r3, [pc, #584]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1e9      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0304 	and.w	r3, r3, #4
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	f000 80a6 	beq.w	8001e7a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d32:	4b8b      	ldr	r3, [pc, #556]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001d34:	69db      	ldr	r3, [r3, #28]
 8001d36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d10d      	bne.n	8001d5a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d3e:	4b88      	ldr	r3, [pc, #544]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	4a87      	ldr	r2, [pc, #540]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001d44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d48:	61d3      	str	r3, [r2, #28]
 8001d4a:	4b85      	ldr	r3, [pc, #532]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001d4c:	69db      	ldr	r3, [r3, #28]
 8001d4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d52:	60bb      	str	r3, [r7, #8]
 8001d54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d56:	2301      	movs	r3, #1
 8001d58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d5a:	4b82      	ldr	r3, [pc, #520]	@ (8001f64 <HAL_RCC_OscConfig+0x4c8>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d118      	bne.n	8001d98 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d66:	4b7f      	ldr	r3, [pc, #508]	@ (8001f64 <HAL_RCC_OscConfig+0x4c8>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a7e      	ldr	r2, [pc, #504]	@ (8001f64 <HAL_RCC_OscConfig+0x4c8>)
 8001d6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d72:	f7ff f923 	bl	8000fbc <HAL_GetTick>
 8001d76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d78:	e008      	b.n	8001d8c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d7a:	f7ff f91f 	bl	8000fbc <HAL_GetTick>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	2b64      	cmp	r3, #100	@ 0x64
 8001d86:	d901      	bls.n	8001d8c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e103      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d8c:	4b75      	ldr	r3, [pc, #468]	@ (8001f64 <HAL_RCC_OscConfig+0x4c8>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d0f0      	beq.n	8001d7a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d106      	bne.n	8001dae <HAL_RCC_OscConfig+0x312>
 8001da0:	4b6f      	ldr	r3, [pc, #444]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001da2:	6a1b      	ldr	r3, [r3, #32]
 8001da4:	4a6e      	ldr	r2, [pc, #440]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	6213      	str	r3, [r2, #32]
 8001dac:	e02d      	b.n	8001e0a <HAL_RCC_OscConfig+0x36e>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d10c      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x334>
 8001db6:	4b6a      	ldr	r3, [pc, #424]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001db8:	6a1b      	ldr	r3, [r3, #32]
 8001dba:	4a69      	ldr	r2, [pc, #420]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001dbc:	f023 0301 	bic.w	r3, r3, #1
 8001dc0:	6213      	str	r3, [r2, #32]
 8001dc2:	4b67      	ldr	r3, [pc, #412]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001dc4:	6a1b      	ldr	r3, [r3, #32]
 8001dc6:	4a66      	ldr	r2, [pc, #408]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001dc8:	f023 0304 	bic.w	r3, r3, #4
 8001dcc:	6213      	str	r3, [r2, #32]
 8001dce:	e01c      	b.n	8001e0a <HAL_RCC_OscConfig+0x36e>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	2b05      	cmp	r3, #5
 8001dd6:	d10c      	bne.n	8001df2 <HAL_RCC_OscConfig+0x356>
 8001dd8:	4b61      	ldr	r3, [pc, #388]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001dda:	6a1b      	ldr	r3, [r3, #32]
 8001ddc:	4a60      	ldr	r2, [pc, #384]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001dde:	f043 0304 	orr.w	r3, r3, #4
 8001de2:	6213      	str	r3, [r2, #32]
 8001de4:	4b5e      	ldr	r3, [pc, #376]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001de6:	6a1b      	ldr	r3, [r3, #32]
 8001de8:	4a5d      	ldr	r2, [pc, #372]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001dea:	f043 0301 	orr.w	r3, r3, #1
 8001dee:	6213      	str	r3, [r2, #32]
 8001df0:	e00b      	b.n	8001e0a <HAL_RCC_OscConfig+0x36e>
 8001df2:	4b5b      	ldr	r3, [pc, #364]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001df4:	6a1b      	ldr	r3, [r3, #32]
 8001df6:	4a5a      	ldr	r2, [pc, #360]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001df8:	f023 0301 	bic.w	r3, r3, #1
 8001dfc:	6213      	str	r3, [r2, #32]
 8001dfe:	4b58      	ldr	r3, [pc, #352]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001e00:	6a1b      	ldr	r3, [r3, #32]
 8001e02:	4a57      	ldr	r2, [pc, #348]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001e04:	f023 0304 	bic.w	r3, r3, #4
 8001e08:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d015      	beq.n	8001e3e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e12:	f7ff f8d3 	bl	8000fbc <HAL_GetTick>
 8001e16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e18:	e00a      	b.n	8001e30 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e1a:	f7ff f8cf 	bl	8000fbc <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d901      	bls.n	8001e30 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	e0b1      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e30:	4b4b      	ldr	r3, [pc, #300]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001e32:	6a1b      	ldr	r3, [r3, #32]
 8001e34:	f003 0302 	and.w	r3, r3, #2
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d0ee      	beq.n	8001e1a <HAL_RCC_OscConfig+0x37e>
 8001e3c:	e014      	b.n	8001e68 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e3e:	f7ff f8bd 	bl	8000fbc <HAL_GetTick>
 8001e42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e44:	e00a      	b.n	8001e5c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e46:	f7ff f8b9 	bl	8000fbc <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d901      	bls.n	8001e5c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e09b      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e5c:	4b40      	ldr	r3, [pc, #256]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001e5e:	6a1b      	ldr	r3, [r3, #32]
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d1ee      	bne.n	8001e46 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e68:	7dfb      	ldrb	r3, [r7, #23]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d105      	bne.n	8001e7a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e6e:	4b3c      	ldr	r3, [pc, #240]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001e70:	69db      	ldr	r3, [r3, #28]
 8001e72:	4a3b      	ldr	r2, [pc, #236]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001e74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e78:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	69db      	ldr	r3, [r3, #28]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f000 8087 	beq.w	8001f92 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e84:	4b36      	ldr	r3, [pc, #216]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f003 030c 	and.w	r3, r3, #12
 8001e8c:	2b08      	cmp	r3, #8
 8001e8e:	d061      	beq.n	8001f54 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	69db      	ldr	r3, [r3, #28]
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d146      	bne.n	8001f26 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e98:	4b33      	ldr	r3, [pc, #204]	@ (8001f68 <HAL_RCC_OscConfig+0x4cc>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9e:	f7ff f88d 	bl	8000fbc <HAL_GetTick>
 8001ea2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ea4:	e008      	b.n	8001eb8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea6:	f7ff f889 	bl	8000fbc <HAL_GetTick>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d901      	bls.n	8001eb8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e06d      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eb8:	4b29      	ldr	r3, [pc, #164]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1f0      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a1b      	ldr	r3, [r3, #32]
 8001ec8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ecc:	d108      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ece:	4b24      	ldr	r3, [pc, #144]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	4921      	ldr	r1, [pc, #132]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001edc:	4313      	orrs	r3, r2
 8001ede:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ee0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a19      	ldr	r1, [r3, #32]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ef0:	430b      	orrs	r3, r1
 8001ef2:	491b      	ldr	r1, [pc, #108]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f68 <HAL_RCC_OscConfig+0x4cc>)
 8001efa:	2201      	movs	r2, #1
 8001efc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efe:	f7ff f85d 	bl	8000fbc <HAL_GetTick>
 8001f02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f04:	e008      	b.n	8001f18 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f06:	f7ff f859 	bl	8000fbc <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	2b02      	cmp	r3, #2
 8001f12:	d901      	bls.n	8001f18 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f14:	2303      	movs	r3, #3
 8001f16:	e03d      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f18:	4b11      	ldr	r3, [pc, #68]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d0f0      	beq.n	8001f06 <HAL_RCC_OscConfig+0x46a>
 8001f24:	e035      	b.n	8001f92 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f26:	4b10      	ldr	r3, [pc, #64]	@ (8001f68 <HAL_RCC_OscConfig+0x4cc>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f2c:	f7ff f846 	bl	8000fbc <HAL_GetTick>
 8001f30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f32:	e008      	b.n	8001f46 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f34:	f7ff f842 	bl	8000fbc <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d901      	bls.n	8001f46 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e026      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f46:	4b06      	ldr	r3, [pc, #24]	@ (8001f60 <HAL_RCC_OscConfig+0x4c4>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d1f0      	bne.n	8001f34 <HAL_RCC_OscConfig+0x498>
 8001f52:	e01e      	b.n	8001f92 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	69db      	ldr	r3, [r3, #28]
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d107      	bne.n	8001f6c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e019      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
 8001f60:	40021000 	.word	0x40021000
 8001f64:	40007000 	.word	0x40007000
 8001f68:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f9c <HAL_RCC_OscConfig+0x500>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6a1b      	ldr	r3, [r3, #32]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d106      	bne.n	8001f8e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d001      	beq.n	8001f92 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e000      	b.n	8001f94 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001f92:	2300      	movs	r3, #0
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3718      	adds	r7, #24
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	40021000 	.word	0x40021000

08001fa0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d101      	bne.n	8001fb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e0d0      	b.n	8002156 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fb4:	4b6a      	ldr	r3, [pc, #424]	@ (8002160 <HAL_RCC_ClockConfig+0x1c0>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0307 	and.w	r3, r3, #7
 8001fbc:	683a      	ldr	r2, [r7, #0]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d910      	bls.n	8001fe4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fc2:	4b67      	ldr	r3, [pc, #412]	@ (8002160 <HAL_RCC_ClockConfig+0x1c0>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f023 0207 	bic.w	r2, r3, #7
 8001fca:	4965      	ldr	r1, [pc, #404]	@ (8002160 <HAL_RCC_ClockConfig+0x1c0>)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fd2:	4b63      	ldr	r3, [pc, #396]	@ (8002160 <HAL_RCC_ClockConfig+0x1c0>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0307 	and.w	r3, r3, #7
 8001fda:	683a      	ldr	r2, [r7, #0]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d001      	beq.n	8001fe4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e0b8      	b.n	8002156 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 0302 	and.w	r3, r3, #2
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d020      	beq.n	8002032 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 0304 	and.w	r3, r3, #4
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d005      	beq.n	8002008 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ffc:	4b59      	ldr	r3, [pc, #356]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	4a58      	ldr	r2, [pc, #352]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 8002002:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002006:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0308 	and.w	r3, r3, #8
 8002010:	2b00      	cmp	r3, #0
 8002012:	d005      	beq.n	8002020 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002014:	4b53      	ldr	r3, [pc, #332]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	4a52      	ldr	r2, [pc, #328]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 800201a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800201e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002020:	4b50      	ldr	r3, [pc, #320]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	494d      	ldr	r1, [pc, #308]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 800202e:	4313      	orrs	r3, r2
 8002030:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	2b00      	cmp	r3, #0
 800203c:	d040      	beq.n	80020c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d107      	bne.n	8002056 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002046:	4b47      	ldr	r3, [pc, #284]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d115      	bne.n	800207e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e07f      	b.n	8002156 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	2b02      	cmp	r3, #2
 800205c:	d107      	bne.n	800206e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800205e:	4b41      	ldr	r3, [pc, #260]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d109      	bne.n	800207e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e073      	b.n	8002156 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800206e:	4b3d      	ldr	r3, [pc, #244]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0302 	and.w	r3, r3, #2
 8002076:	2b00      	cmp	r3, #0
 8002078:	d101      	bne.n	800207e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e06b      	b.n	8002156 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800207e:	4b39      	ldr	r3, [pc, #228]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f023 0203 	bic.w	r2, r3, #3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	4936      	ldr	r1, [pc, #216]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 800208c:	4313      	orrs	r3, r2
 800208e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002090:	f7fe ff94 	bl	8000fbc <HAL_GetTick>
 8002094:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002096:	e00a      	b.n	80020ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002098:	f7fe ff90 	bl	8000fbc <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e053      	b.n	8002156 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ae:	4b2d      	ldr	r3, [pc, #180]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f003 020c 	and.w	r2, r3, #12
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	429a      	cmp	r2, r3
 80020be:	d1eb      	bne.n	8002098 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020c0:	4b27      	ldr	r3, [pc, #156]	@ (8002160 <HAL_RCC_ClockConfig+0x1c0>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0307 	and.w	r3, r3, #7
 80020c8:	683a      	ldr	r2, [r7, #0]
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d210      	bcs.n	80020f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020ce:	4b24      	ldr	r3, [pc, #144]	@ (8002160 <HAL_RCC_ClockConfig+0x1c0>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f023 0207 	bic.w	r2, r3, #7
 80020d6:	4922      	ldr	r1, [pc, #136]	@ (8002160 <HAL_RCC_ClockConfig+0x1c0>)
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	4313      	orrs	r3, r2
 80020dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020de:	4b20      	ldr	r3, [pc, #128]	@ (8002160 <HAL_RCC_ClockConfig+0x1c0>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0307 	and.w	r3, r3, #7
 80020e6:	683a      	ldr	r2, [r7, #0]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d001      	beq.n	80020f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e032      	b.n	8002156 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0304 	and.w	r3, r3, #4
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d008      	beq.n	800210e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020fc:	4b19      	ldr	r3, [pc, #100]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	4916      	ldr	r1, [pc, #88]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 800210a:	4313      	orrs	r3, r2
 800210c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0308 	and.w	r3, r3, #8
 8002116:	2b00      	cmp	r3, #0
 8002118:	d009      	beq.n	800212e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800211a:	4b12      	ldr	r3, [pc, #72]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	691b      	ldr	r3, [r3, #16]
 8002126:	00db      	lsls	r3, r3, #3
 8002128:	490e      	ldr	r1, [pc, #56]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 800212a:	4313      	orrs	r3, r2
 800212c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800212e:	f000 f821 	bl	8002174 <HAL_RCC_GetSysClockFreq>
 8002132:	4602      	mov	r2, r0
 8002134:	4b0b      	ldr	r3, [pc, #44]	@ (8002164 <HAL_RCC_ClockConfig+0x1c4>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	091b      	lsrs	r3, r3, #4
 800213a:	f003 030f 	and.w	r3, r3, #15
 800213e:	490a      	ldr	r1, [pc, #40]	@ (8002168 <HAL_RCC_ClockConfig+0x1c8>)
 8002140:	5ccb      	ldrb	r3, [r1, r3]
 8002142:	fa22 f303 	lsr.w	r3, r2, r3
 8002146:	4a09      	ldr	r2, [pc, #36]	@ (800216c <HAL_RCC_ClockConfig+0x1cc>)
 8002148:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800214a:	4b09      	ldr	r3, [pc, #36]	@ (8002170 <HAL_RCC_ClockConfig+0x1d0>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4618      	mov	r0, r3
 8002150:	f7fe fef2 	bl	8000f38 <HAL_InitTick>

  return HAL_OK;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	40022000 	.word	0x40022000
 8002164:	40021000 	.word	0x40021000
 8002168:	08003324 	.word	0x08003324
 800216c:	20000020 	.word	0x20000020
 8002170:	20000024 	.word	0x20000024

08002174 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002174:	b480      	push	{r7}
 8002176:	b087      	sub	sp, #28
 8002178:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800217a:	2300      	movs	r3, #0
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	2300      	movs	r3, #0
 8002180:	60bb      	str	r3, [r7, #8]
 8002182:	2300      	movs	r3, #0
 8002184:	617b      	str	r3, [r7, #20]
 8002186:	2300      	movs	r3, #0
 8002188:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800218a:	2300      	movs	r3, #0
 800218c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800218e:	4b1e      	ldr	r3, [pc, #120]	@ (8002208 <HAL_RCC_GetSysClockFreq+0x94>)
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f003 030c 	and.w	r3, r3, #12
 800219a:	2b04      	cmp	r3, #4
 800219c:	d002      	beq.n	80021a4 <HAL_RCC_GetSysClockFreq+0x30>
 800219e:	2b08      	cmp	r3, #8
 80021a0:	d003      	beq.n	80021aa <HAL_RCC_GetSysClockFreq+0x36>
 80021a2:	e027      	b.n	80021f4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021a4:	4b19      	ldr	r3, [pc, #100]	@ (800220c <HAL_RCC_GetSysClockFreq+0x98>)
 80021a6:	613b      	str	r3, [r7, #16]
      break;
 80021a8:	e027      	b.n	80021fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	0c9b      	lsrs	r3, r3, #18
 80021ae:	f003 030f 	and.w	r3, r3, #15
 80021b2:	4a17      	ldr	r2, [pc, #92]	@ (8002210 <HAL_RCC_GetSysClockFreq+0x9c>)
 80021b4:	5cd3      	ldrb	r3, [r2, r3]
 80021b6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d010      	beq.n	80021e4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021c2:	4b11      	ldr	r3, [pc, #68]	@ (8002208 <HAL_RCC_GetSysClockFreq+0x94>)
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	0c5b      	lsrs	r3, r3, #17
 80021c8:	f003 0301 	and.w	r3, r3, #1
 80021cc:	4a11      	ldr	r2, [pc, #68]	@ (8002214 <HAL_RCC_GetSysClockFreq+0xa0>)
 80021ce:	5cd3      	ldrb	r3, [r2, r3]
 80021d0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a0d      	ldr	r2, [pc, #52]	@ (800220c <HAL_RCC_GetSysClockFreq+0x98>)
 80021d6:	fb03 f202 	mul.w	r2, r3, r2
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80021e0:	617b      	str	r3, [r7, #20]
 80021e2:	e004      	b.n	80021ee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a0c      	ldr	r2, [pc, #48]	@ (8002218 <HAL_RCC_GetSysClockFreq+0xa4>)
 80021e8:	fb02 f303 	mul.w	r3, r2, r3
 80021ec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	613b      	str	r3, [r7, #16]
      break;
 80021f2:	e002      	b.n	80021fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021f4:	4b09      	ldr	r3, [pc, #36]	@ (800221c <HAL_RCC_GetSysClockFreq+0xa8>)
 80021f6:	613b      	str	r3, [r7, #16]
      break;
 80021f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021fa:	693b      	ldr	r3, [r7, #16]
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	371c      	adds	r7, #28
 8002200:	46bd      	mov	sp, r7
 8002202:	bc80      	pop	{r7}
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	40021000 	.word	0x40021000
 800220c:	00f42400 	.word	0x00f42400
 8002210:	0800333c 	.word	0x0800333c
 8002214:	0800334c 	.word	0x0800334c
 8002218:	003d0900 	.word	0x003d0900
 800221c:	007a1200 	.word	0x007a1200

08002220 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002224:	4b02      	ldr	r3, [pc, #8]	@ (8002230 <HAL_RCC_GetHCLKFreq+0x10>)
 8002226:	681b      	ldr	r3, [r3, #0]
}
 8002228:	4618      	mov	r0, r3
 800222a:	46bd      	mov	sp, r7
 800222c:	bc80      	pop	{r7}
 800222e:	4770      	bx	lr
 8002230:	20000020 	.word	0x20000020

08002234 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002238:	f7ff fff2 	bl	8002220 <HAL_RCC_GetHCLKFreq>
 800223c:	4602      	mov	r2, r0
 800223e:	4b05      	ldr	r3, [pc, #20]	@ (8002254 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	0a1b      	lsrs	r3, r3, #8
 8002244:	f003 0307 	and.w	r3, r3, #7
 8002248:	4903      	ldr	r1, [pc, #12]	@ (8002258 <HAL_RCC_GetPCLK1Freq+0x24>)
 800224a:	5ccb      	ldrb	r3, [r1, r3]
 800224c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002250:	4618      	mov	r0, r3
 8002252:	bd80      	pop	{r7, pc}
 8002254:	40021000 	.word	0x40021000
 8002258:	08003334 	.word	0x08003334

0800225c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002260:	f7ff ffde 	bl	8002220 <HAL_RCC_GetHCLKFreq>
 8002264:	4602      	mov	r2, r0
 8002266:	4b05      	ldr	r3, [pc, #20]	@ (800227c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	0adb      	lsrs	r3, r3, #11
 800226c:	f003 0307 	and.w	r3, r3, #7
 8002270:	4903      	ldr	r1, [pc, #12]	@ (8002280 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002272:	5ccb      	ldrb	r3, [r1, r3]
 8002274:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002278:	4618      	mov	r0, r3
 800227a:	bd80      	pop	{r7, pc}
 800227c:	40021000 	.word	0x40021000
 8002280:	08003334 	.word	0x08003334

08002284 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800228c:	4b0a      	ldr	r3, [pc, #40]	@ (80022b8 <RCC_Delay+0x34>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a0a      	ldr	r2, [pc, #40]	@ (80022bc <RCC_Delay+0x38>)
 8002292:	fba2 2303 	umull	r2, r3, r2, r3
 8002296:	0a5b      	lsrs	r3, r3, #9
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	fb02 f303 	mul.w	r3, r2, r3
 800229e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022a0:	bf00      	nop
  }
  while (Delay --);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	1e5a      	subs	r2, r3, #1
 80022a6:	60fa      	str	r2, [r7, #12]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d1f9      	bne.n	80022a0 <RCC_Delay+0x1c>
}
 80022ac:	bf00      	nop
 80022ae:	bf00      	nop
 80022b0:	3714      	adds	r7, #20
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bc80      	pop	{r7}
 80022b6:	4770      	bx	lr
 80022b8:	20000020 	.word	0x20000020
 80022bc:	10624dd3 	.word	0x10624dd3

080022c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d101      	bne.n	80022d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e042      	b.n	8002358 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d106      	bne.n	80022ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f7fe fc26 	bl	8000b38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2224      	movs	r2, #36	@ 0x24
 80022f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68da      	ldr	r2, [r3, #12]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002302:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f000 ff47 	bl	8003198 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	691a      	ldr	r2, [r3, #16]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002318:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	695a      	ldr	r2, [r3, #20]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002328:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	68da      	ldr	r2, [r3, #12]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002338:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2220      	movs	r2, #32
 8002344:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2220      	movs	r2, #32
 800234c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2200      	movs	r2, #0
 8002354:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	3708      	adds	r7, #8
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08a      	sub	sp, #40	@ 0x28
 8002364:	af02      	add	r7, sp, #8
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	603b      	str	r3, [r7, #0]
 800236c:	4613      	mov	r3, r2
 800236e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002370:	2300      	movs	r3, #0
 8002372:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800237a:	b2db      	uxtb	r3, r3
 800237c:	2b20      	cmp	r3, #32
 800237e:	d175      	bne.n	800246c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d002      	beq.n	800238c <HAL_UART_Transmit+0x2c>
 8002386:	88fb      	ldrh	r3, [r7, #6]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d101      	bne.n	8002390 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e06e      	b.n	800246e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2200      	movs	r2, #0
 8002394:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2221      	movs	r2, #33	@ 0x21
 800239a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800239e:	f7fe fe0d 	bl	8000fbc <HAL_GetTick>
 80023a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	88fa      	ldrh	r2, [r7, #6]
 80023a8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	88fa      	ldrh	r2, [r7, #6]
 80023ae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023b8:	d108      	bne.n	80023cc <HAL_UART_Transmit+0x6c>
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d104      	bne.n	80023cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	61bb      	str	r3, [r7, #24]
 80023ca:	e003      	b.n	80023d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023d0:	2300      	movs	r3, #0
 80023d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80023d4:	e02e      	b.n	8002434 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	2200      	movs	r2, #0
 80023de:	2180      	movs	r1, #128	@ 0x80
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f000 fc23 	bl	8002c2c <UART_WaitOnFlagUntilTimeout>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d005      	beq.n	80023f8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2220      	movs	r2, #32
 80023f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80023f4:	2303      	movs	r3, #3
 80023f6:	e03a      	b.n	800246e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d10b      	bne.n	8002416 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	881b      	ldrh	r3, [r3, #0]
 8002402:	461a      	mov	r2, r3
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800240c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	3302      	adds	r3, #2
 8002412:	61bb      	str	r3, [r7, #24]
 8002414:	e007      	b.n	8002426 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	781a      	ldrb	r2, [r3, #0]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	3301      	adds	r3, #1
 8002424:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800242a:	b29b      	uxth	r3, r3
 800242c:	3b01      	subs	r3, #1
 800242e:	b29a      	uxth	r2, r3
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002438:	b29b      	uxth	r3, r3
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1cb      	bne.n	80023d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	9300      	str	r3, [sp, #0]
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	2200      	movs	r2, #0
 8002446:	2140      	movs	r1, #64	@ 0x40
 8002448:	68f8      	ldr	r0, [r7, #12]
 800244a:	f000 fbef 	bl	8002c2c <UART_WaitOnFlagUntilTimeout>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d005      	beq.n	8002460 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2220      	movs	r2, #32
 8002458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e006      	b.n	800246e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2220      	movs	r2, #32
 8002464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002468:	2300      	movs	r3, #0
 800246a:	e000      	b.n	800246e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800246c:	2302      	movs	r3, #2
  }
}
 800246e:	4618      	mov	r0, r3
 8002470:	3720      	adds	r7, #32
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002476:	b580      	push	{r7, lr}
 8002478:	b084      	sub	sp, #16
 800247a:	af00      	add	r7, sp, #0
 800247c:	60f8      	str	r0, [r7, #12]
 800247e:	60b9      	str	r1, [r7, #8]
 8002480:	4613      	mov	r3, r2
 8002482:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800248a:	b2db      	uxtb	r3, r3
 800248c:	2b20      	cmp	r3, #32
 800248e:	d112      	bne.n	80024b6 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d002      	beq.n	800249c <HAL_UART_Receive_DMA+0x26>
 8002496:	88fb      	ldrh	r3, [r7, #6]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d101      	bne.n	80024a0 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e00b      	b.n	80024b8 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2200      	movs	r2, #0
 80024a4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80024a6:	88fb      	ldrh	r3, [r7, #6]
 80024a8:	461a      	mov	r2, r3
 80024aa:	68b9      	ldr	r1, [r7, #8]
 80024ac:	68f8      	ldr	r0, [r7, #12]
 80024ae:	f000 fc17 	bl	8002ce0 <UART_Start_Receive_DMA>
 80024b2:	4603      	mov	r3, r0
 80024b4:	e000      	b.n	80024b8 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80024b6:	2302      	movs	r3, #2
  }
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3710      	adds	r7, #16
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b0ba      	sub	sp, #232	@ 0xe8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80024e6:	2300      	movs	r3, #0
 80024e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80024f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024f6:	f003 030f 	and.w	r3, r3, #15
 80024fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80024fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002502:	2b00      	cmp	r3, #0
 8002504:	d10f      	bne.n	8002526 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800250a:	f003 0320 	and.w	r3, r3, #32
 800250e:	2b00      	cmp	r3, #0
 8002510:	d009      	beq.n	8002526 <HAL_UART_IRQHandler+0x66>
 8002512:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002516:	f003 0320 	and.w	r3, r3, #32
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 fd7c 	bl	800301c <UART_Receive_IT>
      return;
 8002524:	e25b      	b.n	80029de <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002526:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800252a:	2b00      	cmp	r3, #0
 800252c:	f000 80de 	beq.w	80026ec <HAL_UART_IRQHandler+0x22c>
 8002530:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002534:	f003 0301 	and.w	r3, r3, #1
 8002538:	2b00      	cmp	r3, #0
 800253a:	d106      	bne.n	800254a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800253c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002540:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 80d1 	beq.w	80026ec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800254a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b00      	cmp	r3, #0
 8002554:	d00b      	beq.n	800256e <HAL_UART_IRQHandler+0xae>
 8002556:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800255a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800255e:	2b00      	cmp	r3, #0
 8002560:	d005      	beq.n	800256e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002566:	f043 0201 	orr.w	r2, r3, #1
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800256e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002572:	f003 0304 	and.w	r3, r3, #4
 8002576:	2b00      	cmp	r3, #0
 8002578:	d00b      	beq.n	8002592 <HAL_UART_IRQHandler+0xd2>
 800257a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	2b00      	cmp	r3, #0
 8002584:	d005      	beq.n	8002592 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258a:	f043 0202 	orr.w	r2, r3, #2
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d00b      	beq.n	80025b6 <HAL_UART_IRQHandler+0xf6>
 800259e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d005      	beq.n	80025b6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ae:	f043 0204 	orr.w	r2, r3, #4
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80025b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025ba:	f003 0308 	and.w	r3, r3, #8
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d011      	beq.n	80025e6 <HAL_UART_IRQHandler+0x126>
 80025c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025c6:	f003 0320 	and.w	r3, r3, #32
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d105      	bne.n	80025da <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80025ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025d2:	f003 0301 	and.w	r3, r3, #1
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d005      	beq.n	80025e6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025de:	f043 0208 	orr.w	r2, r3, #8
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	f000 81f2 	beq.w	80029d4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80025f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025f4:	f003 0320 	and.w	r3, r3, #32
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d008      	beq.n	800260e <HAL_UART_IRQHandler+0x14e>
 80025fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002600:	f003 0320 	and.w	r3, r3, #32
 8002604:	2b00      	cmp	r3, #0
 8002606:	d002      	beq.n	800260e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f000 fd07 	bl	800301c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	695b      	ldr	r3, [r3, #20]
 8002614:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002618:	2b00      	cmp	r3, #0
 800261a:	bf14      	ite	ne
 800261c:	2301      	movne	r3, #1
 800261e:	2300      	moveq	r3, #0
 8002620:	b2db      	uxtb	r3, r3
 8002622:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800262a:	f003 0308 	and.w	r3, r3, #8
 800262e:	2b00      	cmp	r3, #0
 8002630:	d103      	bne.n	800263a <HAL_UART_IRQHandler+0x17a>
 8002632:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002636:	2b00      	cmp	r3, #0
 8002638:	d04f      	beq.n	80026da <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 fc11 	bl	8002e62 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	695b      	ldr	r3, [r3, #20]
 8002646:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800264a:	2b00      	cmp	r3, #0
 800264c:	d041      	beq.n	80026d2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	3314      	adds	r3, #20
 8002654:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002658:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800265c:	e853 3f00 	ldrex	r3, [r3]
 8002660:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002664:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002668:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800266c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	3314      	adds	r3, #20
 8002676:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800267a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800267e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002682:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002686:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800268a:	e841 2300 	strex	r3, r2, [r1]
 800268e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002692:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d1d9      	bne.n	800264e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d013      	beq.n	80026ca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026a6:	4a7e      	ldr	r2, [pc, #504]	@ (80028a0 <HAL_UART_IRQHandler+0x3e0>)
 80026a8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fe fe92 	bl	80013d8 <HAL_DMA_Abort_IT>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d016      	beq.n	80026e8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80026c4:	4610      	mov	r0, r2
 80026c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026c8:	e00e      	b.n	80026e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 f99c 	bl	8002a08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026d0:	e00a      	b.n	80026e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 f998 	bl	8002a08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026d8:	e006      	b.n	80026e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f000 f994 	bl	8002a08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80026e6:	e175      	b.n	80029d4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026e8:	bf00      	nop
    return;
 80026ea:	e173      	b.n	80029d4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	f040 814f 	bne.w	8002994 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80026f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026fa:	f003 0310 	and.w	r3, r3, #16
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f000 8148 	beq.w	8002994 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002704:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002708:	f003 0310 	and.w	r3, r3, #16
 800270c:	2b00      	cmp	r3, #0
 800270e:	f000 8141 	beq.w	8002994 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002712:	2300      	movs	r3, #0
 8002714:	60bb      	str	r3, [r7, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	60bb      	str	r3, [r7, #8]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	60bb      	str	r3, [r7, #8]
 8002726:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002732:	2b00      	cmp	r3, #0
 8002734:	f000 80b6 	beq.w	80028a4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002744:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002748:	2b00      	cmp	r3, #0
 800274a:	f000 8145 	beq.w	80029d8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002752:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002756:	429a      	cmp	r2, r3
 8002758:	f080 813e 	bcs.w	80029d8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002762:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	2b20      	cmp	r3, #32
 800276c:	f000 8088 	beq.w	8002880 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	330c      	adds	r3, #12
 8002776:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800277a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800277e:	e853 3f00 	ldrex	r3, [r3]
 8002782:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002786:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800278a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800278e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	330c      	adds	r3, #12
 8002798:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800279c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027a4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80027a8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80027ac:	e841 2300 	strex	r3, r2, [r1]
 80027b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80027b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1d9      	bne.n	8002770 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	3314      	adds	r3, #20
 80027c2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027c6:	e853 3f00 	ldrex	r3, [r3]
 80027ca:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80027cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80027ce:	f023 0301 	bic.w	r3, r3, #1
 80027d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	3314      	adds	r3, #20
 80027dc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80027e0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80027e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027e6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80027e8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80027ec:	e841 2300 	strex	r3, r2, [r1]
 80027f0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80027f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1e1      	bne.n	80027bc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	3314      	adds	r3, #20
 80027fe:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002800:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002802:	e853 3f00 	ldrex	r3, [r3]
 8002806:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002808:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800280a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800280e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	3314      	adds	r3, #20
 8002818:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800281c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800281e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002820:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002822:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002824:	e841 2300 	strex	r3, r2, [r1]
 8002828:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800282a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800282c:	2b00      	cmp	r3, #0
 800282e:	d1e3      	bne.n	80027f8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2220      	movs	r2, #32
 8002834:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	330c      	adds	r3, #12
 8002844:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002846:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002848:	e853 3f00 	ldrex	r3, [r3]
 800284c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800284e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002850:	f023 0310 	bic.w	r3, r3, #16
 8002854:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	330c      	adds	r3, #12
 800285e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002862:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002864:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002866:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002868:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800286a:	e841 2300 	strex	r3, r2, [r1]
 800286e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002870:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1e3      	bne.n	800283e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800287a:	4618      	mov	r0, r3
 800287c:	f7fe fd70 	bl	8001360 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2202      	movs	r2, #2
 8002884:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800288e:	b29b      	uxth	r3, r3
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	b29b      	uxth	r3, r3
 8002894:	4619      	mov	r1, r3
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f000 f8bf 	bl	8002a1a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800289c:	e09c      	b.n	80029d8 <HAL_UART_IRQHandler+0x518>
 800289e:	bf00      	nop
 80028a0:	08002f27 	.word	0x08002f27
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	f000 808e 	beq.w	80029dc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80028c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	f000 8089 	beq.w	80029dc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	330c      	adds	r3, #12
 80028d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028d4:	e853 3f00 	ldrex	r3, [r3]
 80028d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80028da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80028e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	330c      	adds	r3, #12
 80028ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80028ee:	647a      	str	r2, [r7, #68]	@ 0x44
 80028f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80028f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80028f6:	e841 2300 	strex	r3, r2, [r1]
 80028fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80028fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1e3      	bne.n	80028ca <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	3314      	adds	r3, #20
 8002908:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800290a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800290c:	e853 3f00 	ldrex	r3, [r3]
 8002910:	623b      	str	r3, [r7, #32]
   return(result);
 8002912:	6a3b      	ldr	r3, [r7, #32]
 8002914:	f023 0301 	bic.w	r3, r3, #1
 8002918:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	3314      	adds	r3, #20
 8002922:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002926:	633a      	str	r2, [r7, #48]	@ 0x30
 8002928:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800292a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800292c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800292e:	e841 2300 	strex	r3, r2, [r1]
 8002932:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002936:	2b00      	cmp	r3, #0
 8002938:	d1e3      	bne.n	8002902 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2220      	movs	r2, #32
 800293e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	330c      	adds	r3, #12
 800294e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	e853 3f00 	ldrex	r3, [r3]
 8002956:	60fb      	str	r3, [r7, #12]
   return(result);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f023 0310 	bic.w	r3, r3, #16
 800295e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	330c      	adds	r3, #12
 8002968:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800296c:	61fa      	str	r2, [r7, #28]
 800296e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002970:	69b9      	ldr	r1, [r7, #24]
 8002972:	69fa      	ldr	r2, [r7, #28]
 8002974:	e841 2300 	strex	r3, r2, [r1]
 8002978:	617b      	str	r3, [r7, #20]
   return(result);
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d1e3      	bne.n	8002948 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2202      	movs	r2, #2
 8002984:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002986:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800298a:	4619      	mov	r1, r3
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f000 f844 	bl	8002a1a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002992:	e023      	b.n	80029dc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002994:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002998:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800299c:	2b00      	cmp	r3, #0
 800299e:	d009      	beq.n	80029b4 <HAL_UART_IRQHandler+0x4f4>
 80029a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d003      	beq.n	80029b4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f000 face 	bl	8002f4e <UART_Transmit_IT>
    return;
 80029b2:	e014      	b.n	80029de <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80029b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d00e      	beq.n	80029de <HAL_UART_IRQHandler+0x51e>
 80029c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d008      	beq.n	80029de <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f000 fb0d 	bl	8002fec <UART_EndTransmit_IT>
    return;
 80029d2:	e004      	b.n	80029de <HAL_UART_IRQHandler+0x51e>
    return;
 80029d4:	bf00      	nop
 80029d6:	e002      	b.n	80029de <HAL_UART_IRQHandler+0x51e>
      return;
 80029d8:	bf00      	nop
 80029da:	e000      	b.n	80029de <HAL_UART_IRQHandler+0x51e>
      return;
 80029dc:	bf00      	nop
  }
}
 80029de:	37e8      	adds	r7, #232	@ 0xe8
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bc80      	pop	{r7}
 80029f4:	4770      	bx	lr

080029f6 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b083      	sub	sp, #12
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr

08002a08 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bc80      	pop	{r7}
 8002a18:	4770      	bx	lr

08002a1a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	b083      	sub	sp, #12
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
 8002a22:	460b      	mov	r3, r1
 8002a24:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002a26:	bf00      	nop
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bc80      	pop	{r7}
 8002a2e:	4770      	bx	lr

08002a30 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b09c      	sub	sp, #112	@ 0x70
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0320 	and.w	r3, r3, #32
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d172      	bne.n	8002b32 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8002a4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a4e:	2200      	movs	r2, #0
 8002a50:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	330c      	adds	r3, #12
 8002a58:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a5c:	e853 3f00 	ldrex	r3, [r3]
 8002a60:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002a62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	330c      	adds	r3, #12
 8002a70:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002a72:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002a74:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a76:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a78:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002a7a:	e841 2300 	strex	r3, r2, [r1]
 8002a7e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002a80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1e5      	bne.n	8002a52 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	3314      	adds	r3, #20
 8002a8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a90:	e853 3f00 	ldrex	r3, [r3]
 8002a94:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a98:	f023 0301 	bic.w	r3, r3, #1
 8002a9c:	667b      	str	r3, [r7, #100]	@ 0x64
 8002a9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	3314      	adds	r3, #20
 8002aa4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002aa6:	647a      	str	r2, [r7, #68]	@ 0x44
 8002aa8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aaa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002aac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002aae:	e841 2300 	strex	r3, r2, [r1]
 8002ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002ab4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1e5      	bne.n	8002a86 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002aba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	3314      	adds	r3, #20
 8002ac0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac4:	e853 3f00 	ldrex	r3, [r3]
 8002ac8:	623b      	str	r3, [r7, #32]
   return(result);
 8002aca:	6a3b      	ldr	r3, [r7, #32]
 8002acc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ad0:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ad2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	3314      	adds	r3, #20
 8002ad8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002ada:	633a      	str	r2, [r7, #48]	@ 0x30
 8002adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ade:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002ae0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ae2:	e841 2300 	strex	r3, r2, [r1]
 8002ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d1e5      	bne.n	8002aba <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002aee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002af0:	2220      	movs	r2, #32
 8002af2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002af6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d119      	bne.n	8002b32 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002afe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	330c      	adds	r3, #12
 8002b04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	e853 3f00 	ldrex	r3, [r3]
 8002b0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f023 0310 	bic.w	r3, r3, #16
 8002b14:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002b16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	330c      	adds	r3, #12
 8002b1c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002b1e:	61fa      	str	r2, [r7, #28]
 8002b20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b22:	69b9      	ldr	r1, [r7, #24]
 8002b24:	69fa      	ldr	r2, [r7, #28]
 8002b26:	e841 2300 	strex	r3, r2, [r1]
 8002b2a:	617b      	str	r3, [r7, #20]
   return(result);
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1e5      	bne.n	8002afe <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b34:	2200      	movs	r2, #0
 8002b36:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d106      	bne.n	8002b4e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002b40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b42:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b44:	4619      	mov	r1, r3
 8002b46:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002b48:	f7ff ff67 	bl	8002a1a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002b4c:	e002      	b.n	8002b54 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8002b4e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002b50:	f7fd fbb4 	bl	80002bc <HAL_UART_RxCpltCallback>
}
 8002b54:	bf00      	nop
 8002b56:	3770      	adds	r7, #112	@ 0x70
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b68:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d108      	bne.n	8002b8a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b7c:	085b      	lsrs	r3, r3, #1
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	4619      	mov	r1, r3
 8002b82:	68f8      	ldr	r0, [r7, #12]
 8002b84:	f7ff ff49 	bl	8002a1a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002b88:	e002      	b.n	8002b90 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8002b8a:	68f8      	ldr	r0, [r7, #12]
 8002b8c:	f7ff ff33 	bl	80029f6 <HAL_UART_RxHalfCpltCallback>
}
 8002b90:	bf00      	nop
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	695b      	ldr	r3, [r3, #20]
 8002bb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	bf14      	ite	ne
 8002bb8:	2301      	movne	r3, #1
 8002bba:	2300      	moveq	r3, #0
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	2b21      	cmp	r3, #33	@ 0x21
 8002bca:	d108      	bne.n	8002bde <UART_DMAError+0x46>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d005      	beq.n	8002bde <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8002bd8:	68b8      	ldr	r0, [r7, #8]
 8002bda:	f000 f91b 	bl	8002e14 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	695b      	ldr	r3, [r3, #20]
 8002be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	bf14      	ite	ne
 8002bec:	2301      	movne	r3, #1
 8002bee:	2300      	moveq	r3, #0
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	2b22      	cmp	r3, #34	@ 0x22
 8002bfe:	d108      	bne.n	8002c12 <UART_DMAError+0x7a>
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d005      	beq.n	8002c12 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8002c0c:	68b8      	ldr	r0, [r7, #8]
 8002c0e:	f000 f928 	bl	8002e62 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c16:	f043 0210 	orr.w	r2, r3, #16
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c1e:	68b8      	ldr	r0, [r7, #8]
 8002c20:	f7ff fef2 	bl	8002a08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c24:	bf00      	nop
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	603b      	str	r3, [r7, #0]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c3c:	e03b      	b.n	8002cb6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c3e:	6a3b      	ldr	r3, [r7, #32]
 8002c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c44:	d037      	beq.n	8002cb6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c46:	f7fe f9b9 	bl	8000fbc <HAL_GetTick>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	6a3a      	ldr	r2, [r7, #32]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d302      	bcc.n	8002c5c <UART_WaitOnFlagUntilTimeout+0x30>
 8002c56:	6a3b      	ldr	r3, [r7, #32]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d101      	bne.n	8002c60 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e03a      	b.n	8002cd6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	f003 0304 	and.w	r3, r3, #4
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d023      	beq.n	8002cb6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	2b80      	cmp	r3, #128	@ 0x80
 8002c72:	d020      	beq.n	8002cb6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	2b40      	cmp	r3, #64	@ 0x40
 8002c78:	d01d      	beq.n	8002cb6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0308 	and.w	r3, r3, #8
 8002c84:	2b08      	cmp	r3, #8
 8002c86:	d116      	bne.n	8002cb6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002c88:	2300      	movs	r3, #0
 8002c8a:	617b      	str	r3, [r7, #20]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	617b      	str	r3, [r7, #20]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	617b      	str	r3, [r7, #20]
 8002c9c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002c9e:	68f8      	ldr	r0, [r7, #12]
 8002ca0:	f000 f8df 	bl	8002e62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2208      	movs	r2, #8
 8002ca8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e00f      	b.n	8002cd6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	68ba      	ldr	r2, [r7, #8]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	bf0c      	ite	eq
 8002cc6:	2301      	moveq	r3, #1
 8002cc8:	2300      	movne	r3, #0
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	461a      	mov	r2, r3
 8002cce:	79fb      	ldrb	r3, [r7, #7]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d0b4      	beq.n	8002c3e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3718      	adds	r7, #24
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
	...

08002ce0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b098      	sub	sp, #96	@ 0x60
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	4613      	mov	r3, r2
 8002cec:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8002cee:	68ba      	ldr	r2, [r7, #8]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	88fa      	ldrh	r2, [r7, #6]
 8002cf8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2222      	movs	r2, #34	@ 0x22
 8002d04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d0c:	4a3e      	ldr	r2, [pc, #248]	@ (8002e08 <UART_Start_Receive_DMA+0x128>)
 8002d0e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d14:	4a3d      	ldr	r2, [pc, #244]	@ (8002e0c <UART_Start_Receive_DMA+0x12c>)
 8002d16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d1c:	4a3c      	ldr	r2, [pc, #240]	@ (8002e10 <UART_Start_Receive_DMA+0x130>)
 8002d1e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d24:	2200      	movs	r2, #0
 8002d26:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8002d28:	f107 0308 	add.w	r3, r7, #8
 8002d2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	3304      	adds	r3, #4
 8002d38:	4619      	mov	r1, r3
 8002d3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	88fb      	ldrh	r3, [r7, #6]
 8002d40:	f7fe faae 	bl	80012a0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8002d44:	2300      	movs	r3, #0
 8002d46:	613b      	str	r3, [r7, #16]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	613b      	str	r3, [r7, #16]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	613b      	str	r3, [r7, #16]
 8002d58:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d019      	beq.n	8002d96 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	330c      	adds	r3, #12
 8002d68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d6c:	e853 3f00 	ldrex	r3, [r3]
 8002d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d78:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	330c      	adds	r3, #12
 8002d80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002d82:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002d84:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d86:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002d88:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d8a:	e841 2300 	strex	r3, r2, [r1]
 8002d8e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8002d90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d1e5      	bne.n	8002d62 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	3314      	adds	r3, #20
 8002d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002da0:	e853 3f00 	ldrex	r3, [r3]
 8002da4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002da8:	f043 0301 	orr.w	r3, r3, #1
 8002dac:	657b      	str	r3, [r7, #84]	@ 0x54
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	3314      	adds	r3, #20
 8002db4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002db6:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002db8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dba:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002dbc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002dbe:	e841 2300 	strex	r3, r2, [r1]
 8002dc2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d1e5      	bne.n	8002d96 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	3314      	adds	r3, #20
 8002dd0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	e853 3f00 	ldrex	r3, [r3]
 8002dd8:	617b      	str	r3, [r7, #20]
   return(result);
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002de0:	653b      	str	r3, [r7, #80]	@ 0x50
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	3314      	adds	r3, #20
 8002de8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002dea:	627a      	str	r2, [r7, #36]	@ 0x24
 8002dec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dee:	6a39      	ldr	r1, [r7, #32]
 8002df0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002df2:	e841 2300 	strex	r3, r2, [r1]
 8002df6:	61fb      	str	r3, [r7, #28]
   return(result);
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d1e5      	bne.n	8002dca <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8002dfe:	2300      	movs	r3, #0
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3760      	adds	r7, #96	@ 0x60
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	08002a31 	.word	0x08002a31
 8002e0c:	08002b5d 	.word	0x08002b5d
 8002e10:	08002b99 	.word	0x08002b99

08002e14 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b089      	sub	sp, #36	@ 0x24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	330c      	adds	r3, #12
 8002e22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	e853 3f00 	ldrex	r3, [r3]
 8002e2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002e32:	61fb      	str	r3, [r7, #28]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	330c      	adds	r3, #12
 8002e3a:	69fa      	ldr	r2, [r7, #28]
 8002e3c:	61ba      	str	r2, [r7, #24]
 8002e3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e40:	6979      	ldr	r1, [r7, #20]
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	e841 2300 	strex	r3, r2, [r1]
 8002e48:	613b      	str	r3, [r7, #16]
   return(result);
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d1e5      	bne.n	8002e1c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2220      	movs	r2, #32
 8002e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8002e58:	bf00      	nop
 8002e5a:	3724      	adds	r7, #36	@ 0x24
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bc80      	pop	{r7}
 8002e60:	4770      	bx	lr

08002e62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e62:	b480      	push	{r7}
 8002e64:	b095      	sub	sp, #84	@ 0x54
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	330c      	adds	r3, #12
 8002e70:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e74:	e853 3f00 	ldrex	r3, [r3]
 8002e78:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	330c      	adds	r3, #12
 8002e88:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e8a:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e8e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e92:	e841 2300 	strex	r3, r2, [r1]
 8002e96:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1e5      	bne.n	8002e6a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	3314      	adds	r3, #20
 8002ea4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ea6:	6a3b      	ldr	r3, [r7, #32]
 8002ea8:	e853 3f00 	ldrex	r3, [r3]
 8002eac:	61fb      	str	r3, [r7, #28]
   return(result);
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	f023 0301 	bic.w	r3, r3, #1
 8002eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	3314      	adds	r3, #20
 8002ebc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ebe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ec0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ec2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ec4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ec6:	e841 2300 	strex	r3, r2, [r1]
 8002eca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1e5      	bne.n	8002e9e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d119      	bne.n	8002f0e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	330c      	adds	r3, #12
 8002ee0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	e853 3f00 	ldrex	r3, [r3]
 8002ee8:	60bb      	str	r3, [r7, #8]
   return(result);
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	f023 0310 	bic.w	r3, r3, #16
 8002ef0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	330c      	adds	r3, #12
 8002ef8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002efa:	61ba      	str	r2, [r7, #24]
 8002efc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002efe:	6979      	ldr	r1, [r7, #20]
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	e841 2300 	strex	r3, r2, [r1]
 8002f06:	613b      	str	r3, [r7, #16]
   return(result);
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d1e5      	bne.n	8002eda <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2220      	movs	r2, #32
 8002f12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002f1c:	bf00      	nop
 8002f1e:	3754      	adds	r7, #84	@ 0x54
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bc80      	pop	{r7}
 8002f24:	4770      	bx	lr

08002f26 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	b084      	sub	sp, #16
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f32:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f40:	68f8      	ldr	r0, [r7, #12]
 8002f42:	f7ff fd61 	bl	8002a08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002f46:	bf00      	nop
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002f4e:	b480      	push	{r7}
 8002f50:	b085      	sub	sp, #20
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	2b21      	cmp	r3, #33	@ 0x21
 8002f60:	d13e      	bne.n	8002fe0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f6a:	d114      	bne.n	8002f96 <UART_Transmit_IT+0x48>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d110      	bne.n	8002f96 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a1b      	ldr	r3, [r3, #32]
 8002f78:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	881b      	ldrh	r3, [r3, #0]
 8002f7e:	461a      	mov	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f88:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a1b      	ldr	r3, [r3, #32]
 8002f8e:	1c9a      	adds	r2, r3, #2
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	621a      	str	r2, [r3, #32]
 8002f94:	e008      	b.n	8002fa8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a1b      	ldr	r3, [r3, #32]
 8002f9a:	1c59      	adds	r1, r3, #1
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	6211      	str	r1, [r2, #32]
 8002fa0:	781a      	ldrb	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d10f      	bne.n	8002fdc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	68da      	ldr	r2, [r3, #12]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68da      	ldr	r2, [r3, #12]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fda:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	e000      	b.n	8002fe2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002fe0:	2302      	movs	r3, #2
  }
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3714      	adds	r7, #20
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bc80      	pop	{r7}
 8002fea:	4770      	bx	lr

08002fec <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	68da      	ldr	r2, [r3, #12]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003002:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2220      	movs	r2, #32
 8003008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f7ff fce9 	bl	80029e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3708      	adds	r7, #8
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b08c      	sub	sp, #48	@ 0x30
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800302a:	b2db      	uxtb	r3, r3
 800302c:	2b22      	cmp	r3, #34	@ 0x22
 800302e:	f040 80ae 	bne.w	800318e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800303a:	d117      	bne.n	800306c <UART_Receive_IT+0x50>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d113      	bne.n	800306c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003044:	2300      	movs	r3, #0
 8003046:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800304c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	b29b      	uxth	r3, r3
 8003056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800305a:	b29a      	uxth	r2, r3
 800305c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800305e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003064:	1c9a      	adds	r2, r3, #2
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	629a      	str	r2, [r3, #40]	@ 0x28
 800306a:	e026      	b.n	80030ba <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003070:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003072:	2300      	movs	r3, #0
 8003074:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800307e:	d007      	beq.n	8003090 <UART_Receive_IT+0x74>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d10a      	bne.n	800309e <UART_Receive_IT+0x82>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d106      	bne.n	800309e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	b2da      	uxtb	r2, r3
 8003098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800309a:	701a      	strb	r2, [r3, #0]
 800309c:	e008      	b.n	80030b0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80030aa:	b2da      	uxtb	r2, r3
 80030ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ae:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b4:	1c5a      	adds	r2, r3, #1
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80030be:	b29b      	uxth	r3, r3
 80030c0:	3b01      	subs	r3, #1
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	4619      	mov	r1, r3
 80030c8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d15d      	bne.n	800318a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68da      	ldr	r2, [r3, #12]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 0220 	bic.w	r2, r2, #32
 80030dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	68da      	ldr	r2, [r3, #12]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	695a      	ldr	r2, [r3, #20]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f022 0201 	bic.w	r2, r2, #1
 80030fc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2220      	movs	r2, #32
 8003102:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003110:	2b01      	cmp	r3, #1
 8003112:	d135      	bne.n	8003180 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	330c      	adds	r3, #12
 8003120:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	e853 3f00 	ldrex	r3, [r3]
 8003128:	613b      	str	r3, [r7, #16]
   return(result);
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	f023 0310 	bic.w	r3, r3, #16
 8003130:	627b      	str	r3, [r7, #36]	@ 0x24
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	330c      	adds	r3, #12
 8003138:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800313a:	623a      	str	r2, [r7, #32]
 800313c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800313e:	69f9      	ldr	r1, [r7, #28]
 8003140:	6a3a      	ldr	r2, [r7, #32]
 8003142:	e841 2300 	strex	r3, r2, [r1]
 8003146:	61bb      	str	r3, [r7, #24]
   return(result);
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1e5      	bne.n	800311a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0310 	and.w	r3, r3, #16
 8003158:	2b10      	cmp	r3, #16
 800315a:	d10a      	bne.n	8003172 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800315c:	2300      	movs	r3, #0
 800315e:	60fb      	str	r3, [r7, #12]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	60fb      	str	r3, [r7, #12]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	60fb      	str	r3, [r7, #12]
 8003170:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003176:	4619      	mov	r1, r3
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f7ff fc4e 	bl	8002a1a <HAL_UARTEx_RxEventCallback>
 800317e:	e002      	b.n	8003186 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f7fd f89b 	bl	80002bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003186:	2300      	movs	r3, #0
 8003188:	e002      	b.n	8003190 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800318a:	2300      	movs	r3, #0
 800318c:	e000      	b.n	8003190 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800318e:	2302      	movs	r3, #2
  }
}
 8003190:	4618      	mov	r0, r3
 8003192:	3730      	adds	r7, #48	@ 0x30
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68da      	ldr	r2, [r3, #12]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	689a      	ldr	r2, [r3, #8]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	431a      	orrs	r2, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80031d2:	f023 030c 	bic.w	r3, r3, #12
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	6812      	ldr	r2, [r2, #0]
 80031da:	68b9      	ldr	r1, [r7, #8]
 80031dc:	430b      	orrs	r3, r1
 80031de:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	699a      	ldr	r2, [r3, #24]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	430a      	orrs	r2, r1
 80031f4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a2c      	ldr	r2, [pc, #176]	@ (80032ac <UART_SetConfig+0x114>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d103      	bne.n	8003208 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003200:	f7ff f82c 	bl	800225c <HAL_RCC_GetPCLK2Freq>
 8003204:	60f8      	str	r0, [r7, #12]
 8003206:	e002      	b.n	800320e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003208:	f7ff f814 	bl	8002234 <HAL_RCC_GetPCLK1Freq>
 800320c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	4613      	mov	r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	4413      	add	r3, r2
 8003216:	009a      	lsls	r2, r3, #2
 8003218:	441a      	add	r2, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	fbb2 f3f3 	udiv	r3, r2, r3
 8003224:	4a22      	ldr	r2, [pc, #136]	@ (80032b0 <UART_SetConfig+0x118>)
 8003226:	fba2 2303 	umull	r2, r3, r2, r3
 800322a:	095b      	lsrs	r3, r3, #5
 800322c:	0119      	lsls	r1, r3, #4
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	4613      	mov	r3, r2
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	4413      	add	r3, r2
 8003236:	009a      	lsls	r2, r3, #2
 8003238:	441a      	add	r2, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	fbb2 f2f3 	udiv	r2, r2, r3
 8003244:	4b1a      	ldr	r3, [pc, #104]	@ (80032b0 <UART_SetConfig+0x118>)
 8003246:	fba3 0302 	umull	r0, r3, r3, r2
 800324a:	095b      	lsrs	r3, r3, #5
 800324c:	2064      	movs	r0, #100	@ 0x64
 800324e:	fb00 f303 	mul.w	r3, r0, r3
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	011b      	lsls	r3, r3, #4
 8003256:	3332      	adds	r3, #50	@ 0x32
 8003258:	4a15      	ldr	r2, [pc, #84]	@ (80032b0 <UART_SetConfig+0x118>)
 800325a:	fba2 2303 	umull	r2, r3, r2, r3
 800325e:	095b      	lsrs	r3, r3, #5
 8003260:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003264:	4419      	add	r1, r3
 8003266:	68fa      	ldr	r2, [r7, #12]
 8003268:	4613      	mov	r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	4413      	add	r3, r2
 800326e:	009a      	lsls	r2, r3, #2
 8003270:	441a      	add	r2, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	fbb2 f2f3 	udiv	r2, r2, r3
 800327c:	4b0c      	ldr	r3, [pc, #48]	@ (80032b0 <UART_SetConfig+0x118>)
 800327e:	fba3 0302 	umull	r0, r3, r3, r2
 8003282:	095b      	lsrs	r3, r3, #5
 8003284:	2064      	movs	r0, #100	@ 0x64
 8003286:	fb00 f303 	mul.w	r3, r0, r3
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	011b      	lsls	r3, r3, #4
 800328e:	3332      	adds	r3, #50	@ 0x32
 8003290:	4a07      	ldr	r2, [pc, #28]	@ (80032b0 <UART_SetConfig+0x118>)
 8003292:	fba2 2303 	umull	r2, r3, r2, r3
 8003296:	095b      	lsrs	r3, r3, #5
 8003298:	f003 020f 	and.w	r2, r3, #15
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	440a      	add	r2, r1
 80032a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80032a4:	bf00      	nop
 80032a6:	3710      	adds	r7, #16
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	40013800 	.word	0x40013800
 80032b0:	51eb851f 	.word	0x51eb851f

080032b4 <memset>:
 80032b4:	4603      	mov	r3, r0
 80032b6:	4402      	add	r2, r0
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d100      	bne.n	80032be <memset+0xa>
 80032bc:	4770      	bx	lr
 80032be:	f803 1b01 	strb.w	r1, [r3], #1
 80032c2:	e7f9      	b.n	80032b8 <memset+0x4>

080032c4 <__libc_init_array>:
 80032c4:	b570      	push	{r4, r5, r6, lr}
 80032c6:	2600      	movs	r6, #0
 80032c8:	4d0c      	ldr	r5, [pc, #48]	@ (80032fc <__libc_init_array+0x38>)
 80032ca:	4c0d      	ldr	r4, [pc, #52]	@ (8003300 <__libc_init_array+0x3c>)
 80032cc:	1b64      	subs	r4, r4, r5
 80032ce:	10a4      	asrs	r4, r4, #2
 80032d0:	42a6      	cmp	r6, r4
 80032d2:	d109      	bne.n	80032e8 <__libc_init_array+0x24>
 80032d4:	f000 f81a 	bl	800330c <_init>
 80032d8:	2600      	movs	r6, #0
 80032da:	4d0a      	ldr	r5, [pc, #40]	@ (8003304 <__libc_init_array+0x40>)
 80032dc:	4c0a      	ldr	r4, [pc, #40]	@ (8003308 <__libc_init_array+0x44>)
 80032de:	1b64      	subs	r4, r4, r5
 80032e0:	10a4      	asrs	r4, r4, #2
 80032e2:	42a6      	cmp	r6, r4
 80032e4:	d105      	bne.n	80032f2 <__libc_init_array+0x2e>
 80032e6:	bd70      	pop	{r4, r5, r6, pc}
 80032e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80032ec:	4798      	blx	r3
 80032ee:	3601      	adds	r6, #1
 80032f0:	e7ee      	b.n	80032d0 <__libc_init_array+0xc>
 80032f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80032f6:	4798      	blx	r3
 80032f8:	3601      	adds	r6, #1
 80032fa:	e7f2      	b.n	80032e2 <__libc_init_array+0x1e>
 80032fc:	08003350 	.word	0x08003350
 8003300:	08003350 	.word	0x08003350
 8003304:	08003350 	.word	0x08003350
 8003308:	08003354 	.word	0x08003354

0800330c <_init>:
 800330c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800330e:	bf00      	nop
 8003310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003312:	bc08      	pop	{r3}
 8003314:	469e      	mov	lr, r3
 8003316:	4770      	bx	lr

08003318 <_fini>:
 8003318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800331a:	bf00      	nop
 800331c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800331e:	bc08      	pop	{r3}
 8003320:	469e      	mov	lr, r3
 8003322:	4770      	bx	lr
