Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jan 29 04:34:44 2025
| Host         : DESKTOP-UDGHVC5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              11 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             134 |           33 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | U16/r_D1_reg_0           | CLR_IBUF         |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | U16/r_D5_reg_0           | CLR_IBUF         |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | U4/sec/tens_sec/r_D8_reg | CLR_IBUF         |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | U4/sec/tens_sec/r_D7_reg | CLR_IBUF         |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | U9/sec/tens_sec/r_D3_reg | CLR_IBUF         |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | U9/sec/tens_sec/r_D4_reg | CLR_IBUF         |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG |                          | CLR_IBUF         |                5 |             11 |         2.20 |
|  CLK_IBUF_BUFG | U12/seg_out[6]_i_1_n_0   | CLR_IBUF         |                5 |             15 |         3.00 |
|  CLK_IBUF_BUFG | CE_IBUF                  | CLR_IBUF         |               21 |             95 |         4.52 |
+----------------+--------------------------+------------------+------------------+----------------+--------------+


