Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Reading design: down_cnt_30sec.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "down_cnt_30sec.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "down_cnt_30sec"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : down_cnt_30sec
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\OneDrive\LogicDesignLab\Lab5\test\scan_ctl.v" into library work
Parsing module <scan_ctl>.
Analyzing Verilog file "D:\OneDrive\LogicDesignLab\Lab5\test\freq_div.v" into library work
Parsing module <freq_div>.
Analyzing Verilog file "D:\OneDrive\LogicDesignLab\Lab5\test\down_cnt.v" into library work
Parsing module <down_cnt>.
Analyzing Verilog file "D:\OneDrive\LogicDesignLab\Lab5\test\bcd_display.v" into library work
Parsing module <bcd_display>.
Analyzing Verilog file "D:\OneDrive\LogicDesignLab\Lab5\test\down_cnt_30sec.v" into library work
Parsing module <down_cnt_30sec>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\OneDrive\LogicDesignLab\Lab5\test\down_cnt_30sec.v" Line 43: Port borrow is not connected to this instance

Elaborating module <down_cnt_30sec>.

Elaborating module <freq_div>.

Elaborating module <down_cnt>.

Elaborating module <scan_ctl>.

Elaborating module <bcd_display>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <down_cnt_30sec>.
    Related source file is "D:\OneDrive\LogicDesignLab\Lab5\test\down_cnt_30sec.v".
INFO:Xst:3210 - "D:\OneDrive\LogicDesignLab\Lab5\test\down_cnt_30sec.v" line 43: Output port <borrow> of the instance <digit1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <down_cnt_30sec> synthesized.

Synthesizing Unit <freq_div>.
    Related source file is "D:\OneDrive\LogicDesignLab\Lab5\test\freq_div.v".
    Found 2-bit register for signal <clk_ctl>.
    Found 7-bit register for signal <cnt_h>.
    Found 15-bit register for signal <cnt_l>.
    Found 1-bit register for signal <clk_out>.
    Found 25-bit adder for signal <cnt_tmp> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <freq_div> synthesized.

Synthesizing Unit <down_cnt>.
    Related source file is "D:\OneDrive\LogicDesignLab\Lab5\test\down_cnt.v".
    Found 1-bit register for signal <value<3>>.
    Found 1-bit register for signal <value<2>>.
    Found 1-bit register for signal <value<1>>.
    Found 1-bit register for signal <value<0>>.
    Found 4-bit subtractor for signal <value[3]_GND_3_o_sub_3_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <down_cnt> synthesized.

Synthesizing Unit <scan_ctl>.
    Related source file is "D:\OneDrive\LogicDesignLab\Lab5\test\scan_ctl.v".
    Found 4x4-bit Read Only RAM for signal <ctl>
    Summary:
	inferred   1 RAM(s).
	inferred   3 Multiplexer(s).
Unit <scan_ctl> synthesized.

Synthesizing Unit <bcd_display>.
    Related source file is "D:\OneDrive\LogicDesignLab\Lab5\test\bcd_display.v".
    Found 16x15-bit Read Only RAM for signal <display>
    Summary:
	inferred   1 RAM(s).
Unit <bcd_display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x15-bit single-port Read Only RAM                   : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 25-bit adder                                          : 1
 4-bit subtractor                                      : 2
# Registers                                            : 12
 1-bit register                                        : 9
 15-bit register                                       : 1
 2-bit register                                        : 1
 7-bit register                                        : 1
# Multiplexers                                         : 7
 4-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bcd_display>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_display> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <display>       |          |
    -----------------------------------------------------------------------
Unit <bcd_display> synthesized (advanced).

Synthesizing (advanced) Unit <scan_ctl>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ctl> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <clk_ctl>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ctl>           |          |
    -----------------------------------------------------------------------
Unit <scan_ctl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x15-bit single-port distributed Read Only RAM       : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 25-bit adder                                          : 1
 4-bit subtractor                                      : 2
# Registers                                            : 33
 Flip-Flops                                            : 33
# Multiplexers                                         : 7
 4-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    value_0 in unit <down_cnt>
    value_1 in unit <down_cnt>
    value_2 in unit <down_cnt>
    value_3 in unit <down_cnt>


Optimizing unit <down_cnt_30sec> ...

Optimizing unit <down_cnt> ...

Optimizing unit <freq_div> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block down_cnt_30sec, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : down_cnt_30sec.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 126
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 24
#      LUT2                        : 9
#      LUT3                        : 5
#      LUT4                        : 2
#      LUT5                        : 3
#      LUT6                        : 25
#      MUXCY                       : 24
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 41
#      FDC                         : 33
#      FDP                         : 4
#      LDC                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 5
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              41  out of  18224     0%  
 Number of Slice LUTs:                   71  out of   9112     0%  
    Number used as Logic:                71  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     78
   Number with an unused Flip Flop:      37  out of     78    47%  
   Number with an unused LUT:             7  out of     78     8%  
   Number of fully used LUT-FF pairs:    34  out of     78    43%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+----------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)      | Load  |
-----------------------------------------------------------+----------------------------+-------+
clk                                                        | BUFGP                      | 25    |
F/clk_out                                                  | NONE(digit0/value_0)       | 12    |
digit1/rst_n_ini[0]_AND_9_o(digit1/rst_n_ini[0]_AND_9_o1:O)| NONE(*)(digit1/value_0_LDC)| 1     |
digit1/rst_n_ini[1]_AND_7_o(digit1/rst_n_ini[1]_AND_7_o1:O)| NONE(*)(digit1/value_1_LDC)| 1     |
digit1/rst_n_ini[2]_AND_5_o(digit1/rst_n_ini[2]_AND_5_o1:O)| NONE(*)(digit1/value_2_LDC)| 1     |
digit1/rst_n_ini[3]_AND_3_o(digit1/rst_n_ini[3]_AND_3_o1:O)| NONE(*)(digit1/value_3_LDC)| 1     |
-----------------------------------------------------------+----------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.633ns (Maximum Frequency: 275.251MHz)
   Minimum input arrival time before clock: 3.935ns
   Maximum output required time after clock: 6.455ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.191ns (frequency: 456.319MHz)
  Total number of paths / destination ports: 325 / 25
-------------------------------------------------------------------------
Delay:               2.191ns (Levels of Logic = 11)
  Source:            F/clk_ctl_0 (FF)
  Destination:       F/clk_out (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: F/clk_ctl_0 to F/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   0.933  F/clk_ctl_0 (F/clk_ctl_0)
     LUT1:I0->O            1   0.205   0.000  F/Madd_cnt_tmp_cy<15>_rt (F/Madd_cnt_tmp_cy<15>_rt)
     MUXCY:S->O            1   0.172   0.000  F/Madd_cnt_tmp_cy<15> (F/Madd_cnt_tmp_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  F/Madd_cnt_tmp_cy<16> (F/Madd_cnt_tmp_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  F/Madd_cnt_tmp_cy<17> (F/Madd_cnt_tmp_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  F/Madd_cnt_tmp_cy<18> (F/Madd_cnt_tmp_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  F/Madd_cnt_tmp_cy<19> (F/Madd_cnt_tmp_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  F/Madd_cnt_tmp_cy<20> (F/Madd_cnt_tmp_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  F/Madd_cnt_tmp_cy<21> (F/Madd_cnt_tmp_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  F/Madd_cnt_tmp_cy<22> (F/Madd_cnt_tmp_cy<22>)
     MUXCY:CI->O           0   0.019   0.000  F/Madd_cnt_tmp_cy<23> (F/Madd_cnt_tmp_cy<23>)
     XORCY:CI->O           1   0.180   0.000  F/Madd_cnt_tmp_xor<24> (F/cnt_tmp<24>)
     FDC:D                     0.102          F/clk_out
    ----------------------------------------
    Total                      2.191ns (1.258ns logic, 0.933ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'F/clk_out'
  Clock period: 3.633ns (frequency: 275.251MHz)
  Total number of paths / destination ports: 233 / 12
-------------------------------------------------------------------------
Delay:               3.633ns (Levels of Logic = 3)
  Source:            digit1/value_1_P_1 (FF)
  Destination:       digit1/value_0_C_0 (FF)
  Source Clock:      F/clk_out rising
  Destination Clock: F/clk_out rising

  Data Path: digit1/value_1_P_1 to digit1/value_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              4   0.447   0.788  digit1/value_1_P_1 (digit1/value_1_P_1)
     LUT3:I1->O            7   0.203   1.002  digit1/value_11 (digit1/value_1)
     LUT6:I3->O            1   0.205   0.684  decrease_SW12 (N30)
     LUT6:I4->O            2   0.203   0.000  digit1/Mmux_value_tmp11 (digit1/value_tmp<0>)
     FDC:D                     0.102          digit1/value_0_C_0
    ----------------------------------------
    Total                      3.633ns (1.160ns logic, 2.473ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              3.935ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       F/clk_ctl_1 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to F/clk_ctl_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             29   0.206   1.249  digit0/rst_n_ini[0]_AND_10_o1_INV_0 (F/rst_n_inv)
     FDC:CLR                   0.430          F/cnt_l_0
    ----------------------------------------
    Total                      3.935ns (1.858ns logic, 2.077ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'F/clk_out'
  Total number of paths / destination ports: 22 / 14
-------------------------------------------------------------------------
Offset:              3.935ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       digit0/value_0 (FF)
  Destination Clock: F/clk_out rising

  Data Path: rst_n to digit0/value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             29   0.206   1.249  digit0/rst_n_ini[0]_AND_10_o1_INV_0 (F/rst_n_inv)
     FDC:CLR                   0.430          digit0/value_0
    ----------------------------------------
    Total                      3.935ns (1.858ns logic, 2.077ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'digit1/rst_n_ini[0]_AND_9_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.405ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       digit1/value_0_LDC (LATCH)
  Destination Clock: digit1/rst_n_ini[0]_AND_9_o falling

  Data Path: rst_n to digit1/value_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.934  rst_n_IBUF (rst_n_IBUF)
     LUT2:I0->O            2   0.203   0.616  digit1/rst_n_ini[0]_AND_10_o1 (digit1/rst_n_ini[0]_AND_10_o)
     LDC:CLR                   0.430          digit1/value_0_LDC
    ----------------------------------------
    Total                      3.405ns (1.855ns logic, 1.550ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'digit1/rst_n_ini[1]_AND_7_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.405ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       digit1/value_1_LDC (LATCH)
  Destination Clock: digit1/rst_n_ini[1]_AND_7_o falling

  Data Path: rst_n to digit1/value_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.934  rst_n_IBUF (rst_n_IBUF)
     LUT2:I0->O            2   0.203   0.616  digit1/rst_n_ini[1]_AND_8_o1 (digit1/rst_n_ini[1]_AND_8_o)
     LDC:CLR                   0.430          digit1/value_1_LDC
    ----------------------------------------
    Total                      3.405ns (1.855ns logic, 1.550ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'digit1/rst_n_ini[2]_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.405ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       digit1/value_2_LDC (LATCH)
  Destination Clock: digit1/rst_n_ini[2]_AND_5_o falling

  Data Path: rst_n to digit1/value_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.934  rst_n_IBUF (rst_n_IBUF)
     LUT2:I0->O            2   0.203   0.616  digit1/rst_n_ini[2]_AND_6_o1 (digit1/rst_n_ini[2]_AND_6_o)
     LDC:CLR                   0.430          digit1/value_2_LDC
    ----------------------------------------
    Total                      3.405ns (1.855ns logic, 1.550ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'digit1/rst_n_ini[3]_AND_3_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.405ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       digit1/value_3_LDC (LATCH)
  Destination Clock: digit1/rst_n_ini[3]_AND_3_o falling

  Data Path: rst_n to digit1/value_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.934  rst_n_IBUF (rst_n_IBUF)
     LUT2:I0->O            2   0.203   0.616  digit1/rst_n_ini[3]_AND_4_o1 (digit1/rst_n_ini[3]_AND_4_o)
     LDC:CLR                   0.430          digit1/value_3_LDC
    ----------------------------------------
    Total                      3.405ns (1.855ns logic, 1.550ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 34 / 10
-------------------------------------------------------------------------
Offset:              6.455ns (Levels of Logic = 3)
  Source:            F/clk_ctl_0 (FF)
  Destination:       display<8> (PAD)
  Source Clock:      clk rising

  Data Path: F/clk_ctl_0 to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   1.277  F/clk_ctl_0 (F/clk_ctl_0)
     LUT5:I0->O            7   0.203   1.138  SC/Mmux_out21 (w5<1>)
     LUT6:I0->O            2   0.203   0.616  display<8>1 (display_8_OBUF)
     OBUF:I->O                 2.571          display_8_OBUF (display<8>)
    ----------------------------------------
    Total                      6.455ns (3.424ns logic, 3.031ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'digit1/rst_n_ini[0]_AND_9_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.056ns (Levels of Logic = 3)
  Source:            digit1/value_0_LDC (LATCH)
  Destination:       display<14> (PAD)
  Source Clock:      digit1/rst_n_ini[0]_AND_9_o falling

  Data Path: digit1/value_0_LDC to display<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.864  digit1/value_0_LDC (digit1/value_0_LDC)
     LUT5:I1->O            7   0.203   1.138  SC/Mmux_out11 (w5<0>)
     LUT6:I0->O            1   0.203   0.579  BD/Mram_display121 (display_12_OBUF)
     OBUF:I->O                 2.571          display_12_OBUF (display<12>)
    ----------------------------------------
    Total                      6.056ns (3.475ns logic, 2.581ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'F/clk_out'
  Total number of paths / destination ports: 96 / 8
-------------------------------------------------------------------------
Offset:              6.162ns (Levels of Logic = 3)
  Source:            digit0/value_1 (FF)
  Destination:       display<8> (PAD)
  Source Clock:      F/clk_out rising

  Data Path: digit0/value_1 to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.447   0.982  digit0/value_1 (digit0/value_1)
     LUT5:I4->O            7   0.205   1.138  SC/Mmux_out21 (w5<1>)
     LUT6:I0->O            2   0.203   0.616  display<8>1 (display_8_OBUF)
     OBUF:I->O                 2.571          display_8_OBUF (display<8>)
    ----------------------------------------
    Total                      6.162ns (3.426ns logic, 2.736ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'digit1/rst_n_ini[2]_AND_5_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.230ns (Levels of Logic = 3)
  Source:            digit1/value_2_LDC (LATCH)
  Destination:       display<8> (PAD)
  Source Clock:      digit1/rst_n_ini[2]_AND_5_o falling

  Data Path: digit1/value_2_LDC to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.498   1.021  digit1/value_2_LDC (digit1/value_2_LDC)
     LUT5:I1->O            7   0.203   1.118  SC/Mmux_out31 (w5<2>)
     LUT6:I1->O            2   0.203   0.616  display<8>1 (display_8_OBUF)
     OBUF:I->O                 2.571          display_8_OBUF (display<8>)
    ----------------------------------------
    Total                      6.230ns (3.475ns logic, 2.755ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'digit1/rst_n_ini[1]_AND_7_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.221ns (Levels of Logic = 3)
  Source:            digit1/value_1_LDC (LATCH)
  Destination:       display<8> (PAD)
  Source Clock:      digit1/rst_n_ini[1]_AND_7_o falling

  Data Path: digit1/value_1_LDC to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.992  digit1/value_1_LDC (digit1/value_1_LDC)
     LUT5:I1->O            7   0.203   1.138  SC/Mmux_out21 (w5<1>)
     LUT6:I0->O            2   0.203   0.616  display<8>1 (display_8_OBUF)
     OBUF:I->O                 2.571          display_8_OBUF (display<8>)
    ----------------------------------------
    Total                      6.221ns (3.475ns logic, 2.746ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'digit1/rst_n_ini[3]_AND_3_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.099ns (Levels of Logic = 3)
  Source:            digit1/value_3_LDC (LATCH)
  Destination:       display<13> (PAD)
  Source Clock:      digit1/rst_n_ini[3]_AND_3_o falling

  Data Path: digit1/value_3_LDC to display<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  digit1/value_3_LDC (digit1/value_3_LDC)
     LUT3:I0->O           13   0.205   1.161  digit1/value_31 (digit1/value_3)
     LUT6:I3->O            1   0.205   0.579  BD/Mram_display1111 (display_11_OBUF)
     OBUF:I->O                 2.571          display_11_OBUF (display<11>)
    ----------------------------------------
    Total                      6.099ns (3.479ns logic, 2.620ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock F/clk_out
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
F/clk_out                  |    3.633|         |         |         |
digit1/rst_n_ini[0]_AND_9_o|         |    3.659|         |         |
digit1/rst_n_ini[1]_AND_7_o|         |    3.871|         |         |
digit1/rst_n_ini[2]_AND_5_o|         |    3.745|         |         |
digit1/rst_n_ini[3]_AND_3_o|         |    3.710|         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.191|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.79 secs
 
--> 

Total memory usage is 258288 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    4 (   0 filtered)

