{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479278451636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479278451636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 14:40:51 2016 " "Processing started: Wed Nov 16 14:40:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479278451636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479278451636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HELLO_WORLD -c HELLO_WORLD " "Command: quartus_map --read_settings_files=on --write_settings_files=off HELLO_WORLD -c HELLO_WORLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479278451636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479278451870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL " "Found entity 1: KERNEL" {  } { { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_irq_mapper " "Found entity 1: KERNEL_irq_mapper" {  } { { "KERNEL/synthesis/submodules/KERNEL_irq_mapper.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "KERNEL/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451932 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "KERNEL/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_rsp_xbar_mux_001 " "Found entity 1: KERNEL_rsp_xbar_mux_001" {  } { { "KERNEL/synthesis/submodules/KERNEL_rsp_xbar_mux_001.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_rsp_xbar_mux " "Found entity 1: KERNEL_rsp_xbar_mux" {  } { { "KERNEL/synthesis/submodules/KERNEL_rsp_xbar_mux.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_rsp_xbar_demux_002 " "Found entity 1: KERNEL_rsp_xbar_demux_002" {  } { { "KERNEL/synthesis/submodules/KERNEL_rsp_xbar_demux_002.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_rsp_xbar_demux " "Found entity 1: KERNEL_rsp_xbar_demux" {  } { { "KERNEL/synthesis/submodules/KERNEL_rsp_xbar_demux.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_cmd_xbar_mux " "Found entity 1: KERNEL_cmd_xbar_mux" {  } { { "KERNEL/synthesis/submodules/KERNEL_cmd_xbar_mux.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_cmd_xbar_demux_001 " "Found entity 1: KERNEL_cmd_xbar_demux_001" {  } { { "KERNEL/synthesis/submodules/KERNEL_cmd_xbar_demux_001.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_cmd_xbar_demux " "Found entity 1: KERNEL_cmd_xbar_demux" {  } { { "KERNEL/synthesis/submodules/KERNEL_cmd_xbar_demux.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "KERNEL/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "KERNEL/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "KERNEL/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "KERNEL/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_id_router_002_default_decode " "Found entity 1: KERNEL_id_router_002_default_decode" {  } { { "KERNEL/synthesis/submodules/KERNEL_id_router_002.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451948 ""} { "Info" "ISGN_ENTITY_NAME" "2 KERNEL_id_router_002 " "Found entity 2: KERNEL_id_router_002" {  } { { "KERNEL/synthesis/submodules/KERNEL_id_router_002.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_id_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_id_router_default_decode " "Found entity 1: KERNEL_id_router_default_decode" {  } { { "KERNEL/synthesis/submodules/KERNEL_id_router.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451964 ""} { "Info" "ISGN_ENTITY_NAME" "2 KERNEL_id_router " "Found entity 2: KERNEL_id_router" {  } { { "KERNEL/synthesis/submodules/KERNEL_id_router.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_addr_router_001_default_decode " "Found entity 1: KERNEL_addr_router_001_default_decode" {  } { { "KERNEL/synthesis/submodules/KERNEL_addr_router_001.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451964 ""} { "Info" "ISGN_ENTITY_NAME" "2 KERNEL_addr_router_001 " "Found entity 2: KERNEL_addr_router_001" {  } { { "KERNEL/synthesis/submodules/KERNEL_addr_router_001.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_addr_router_default_decode " "Found entity 1: KERNEL_addr_router_default_decode" {  } { { "KERNEL/synthesis/submodules/KERNEL_addr_router.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451964 ""} { "Info" "ISGN_ENTITY_NAME" "2 KERNEL_addr_router " "Found entity 2: KERNEL_addr_router" {  } { { "KERNEL/synthesis/submodules/KERNEL_addr_router.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "KERNEL/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "KERNEL/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "KERNEL/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "KERNEL/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "KERNEL/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "KERNEL/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_jtag_uart_0.v 7 7 " "Found 7 design units, including 7 entities, in source file kernel/synthesis/submodules/kernel_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_jtag_uart_0_log_module " "Found entity 1: KERNEL_jtag_uart_0_log_module" {  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451979 ""} { "Info" "ISGN_ENTITY_NAME" "2 KERNEL_jtag_uart_0_sim_scfifo_w " "Found entity 2: KERNEL_jtag_uart_0_sim_scfifo_w" {  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451979 ""} { "Info" "ISGN_ENTITY_NAME" "3 KERNEL_jtag_uart_0_scfifo_w " "Found entity 3: KERNEL_jtag_uart_0_scfifo_w" {  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451979 ""} { "Info" "ISGN_ENTITY_NAME" "4 KERNEL_jtag_uart_0_drom_module " "Found entity 4: KERNEL_jtag_uart_0_drom_module" {  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451979 ""} { "Info" "ISGN_ENTITY_NAME" "5 KERNEL_jtag_uart_0_sim_scfifo_r " "Found entity 5: KERNEL_jtag_uart_0_sim_scfifo_r" {  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451979 ""} { "Info" "ISGN_ENTITY_NAME" "6 KERNEL_jtag_uart_0_scfifo_r " "Found entity 6: KERNEL_jtag_uart_0_scfifo_r" {  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451979 ""} { "Info" "ISGN_ENTITY_NAME" "7 KERNEL_jtag_uart_0 " "Found entity 7: KERNEL_jtag_uart_0" {  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_sysid_qsys_0 " "Found entity 1: KERNEL_sysid_qsys_0" {  } { { "KERNEL/synthesis/submodules/KERNEL_sysid_qsys_0.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_onchip_memory " "Found entity 1: KERNEL_onchip_memory" {  } { { "KERNEL/synthesis/submodules/KERNEL_onchip_memory.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278451995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278451995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2.v 28 28 " "Found 28 design units, including 28 entities, in source file kernel/synthesis/submodules/kernel_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_nios2_ic_data_module " "Found entity 1: KERNEL_nios2_ic_data_module" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "2 KERNEL_nios2_ic_tag_module " "Found entity 2: KERNEL_nios2_ic_tag_module" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "3 KERNEL_nios2_bht_module " "Found entity 3: KERNEL_nios2_bht_module" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "4 KERNEL_nios2_register_bank_a_module " "Found entity 4: KERNEL_nios2_register_bank_a_module" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "5 KERNEL_nios2_register_bank_b_module " "Found entity 5: KERNEL_nios2_register_bank_b_module" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "6 KERNEL_nios2_dc_tag_module " "Found entity 6: KERNEL_nios2_dc_tag_module" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "7 KERNEL_nios2_dc_data_module " "Found entity 7: KERNEL_nios2_dc_data_module" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "8 KERNEL_nios2_dc_victim_module " "Found entity 8: KERNEL_nios2_dc_victim_module" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "9 KERNEL_nios2_nios2_oci_debug " "Found entity 9: KERNEL_nios2_nios2_oci_debug" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "10 KERNEL_nios2_ociram_lpm_dram_bdp_component_module " "Found entity 10: KERNEL_nios2_ociram_lpm_dram_bdp_component_module" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "11 KERNEL_nios2_nios2_ocimem " "Found entity 11: KERNEL_nios2_nios2_ocimem" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 759 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "12 KERNEL_nios2_nios2_avalon_reg " "Found entity 12: KERNEL_nios2_nios2_avalon_reg" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "13 KERNEL_nios2_nios2_oci_break " "Found entity 13: KERNEL_nios2_nios2_oci_break" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "14 KERNEL_nios2_nios2_oci_xbrk " "Found entity 14: KERNEL_nios2_nios2_oci_xbrk" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 1293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "15 KERNEL_nios2_nios2_oci_dbrk " "Found entity 15: KERNEL_nios2_nios2_oci_dbrk" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 1553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "16 KERNEL_nios2_nios2_oci_itrace " "Found entity 16: KERNEL_nios2_nios2_oci_itrace" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 1741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "17 KERNEL_nios2_nios2_oci_td_mode " "Found entity 17: KERNEL_nios2_nios2_oci_td_mode" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2098 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "18 KERNEL_nios2_nios2_oci_dtrace " "Found entity 18: KERNEL_nios2_nios2_oci_dtrace" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "19 KERNEL_nios2_nios2_oci_compute_tm_count " "Found entity 19: KERNEL_nios2_nios2_oci_compute_tm_count" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "20 KERNEL_nios2_nios2_oci_fifowp_inc " "Found entity 20: KERNEL_nios2_nios2_oci_fifowp_inc" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "21 KERNEL_nios2_nios2_oci_fifocount_inc " "Found entity 21: KERNEL_nios2_nios2_oci_fifocount_inc" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2372 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "22 KERNEL_nios2_nios2_oci_fifo " "Found entity 22: KERNEL_nios2_nios2_oci_fifo" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "23 KERNEL_nios2_nios2_oci_pib " "Found entity 23: KERNEL_nios2_nios2_oci_pib" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2923 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "24 KERNEL_nios2_traceram_lpm_dram_bdp_component_module " "Found entity 24: KERNEL_nios2_traceram_lpm_dram_bdp_component_module" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "25 KERNEL_nios2_nios2_oci_im " "Found entity 25: KERNEL_nios2_nios2_oci_im" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3080 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "26 KERNEL_nios2_nios2_performance_monitors " "Found entity 26: KERNEL_nios2_nios2_performance_monitors" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "27 KERNEL_nios2_nios2_oci " "Found entity 27: KERNEL_nios2_nios2_oci" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""} { "Info" "ISGN_ENTITY_NAME" "28 KERNEL_nios2 " "Found entity 28: KERNEL_nios2" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278452775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_nios2_jtag_debug_module_sysclk " "Found entity 1: KERNEL_nios2_jtag_debug_module_sysclk" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_sysclk.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278452775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_nios2_jtag_debug_module_tck " "Found entity 1: KERNEL_nios2_jtag_debug_module_tck" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_tck.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278452791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_nios2_jtag_debug_module_wrapper " "Found entity 1: KERNEL_nios2_jtag_debug_module_wrapper" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_wrapper.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278452791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_nios2_mult_cell " "Found entity 1: KERNEL_nios2_mult_cell" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_mult_cell.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278452791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_nios2_oci_test_bench " "Found entity 1: KERNEL_nios2_oci_test_bench" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_oci_test_bench.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278452791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 KERNEL_nios2_test_bench " "Found entity 1: KERNEL_nios2_test_bench" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_test_bench.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278452791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hello_world.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HELLO_WORLD " "Found entity 1: HELLO_WORLD" {  } { { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278452791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278452791 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "KERNEL_nios2.v(2066) " "Verilog HDL or VHDL warning at KERNEL_nios2.v(2066): conditional expression evaluates to a constant" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2066 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1479278452822 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "KERNEL_nios2.v(2068) " "Verilog HDL or VHDL warning at KERNEL_nios2.v(2068): conditional expression evaluates to a constant" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2068 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1479278452822 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "KERNEL_nios2.v(2224) " "Verilog HDL or VHDL warning at KERNEL_nios2.v(2224): conditional expression evaluates to a constant" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2224 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1479278452822 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "KERNEL_nios2.v(3143) " "Verilog HDL or VHDL warning at KERNEL_nios2.v(3143): conditional expression evaluates to a constant" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3143 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1479278452822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HELLO_WORLD " "Elaborating entity \"HELLO_WORLD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479278452869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL KERNEL:inst " "Elaborating entity \"KERNEL\" for hierarchy \"KERNEL:inst\"" {  } { { "HELLO_WORLD.bdf" "inst" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278452869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2 KERNEL:inst\|KERNEL_nios2:nios2 " "Elaborating entity \"KERNEL_nios2\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\"" {  } { { "KERNEL/synthesis/KERNEL.v" "nios2" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278453071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_test_bench KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_test_bench:the_KERNEL_nios2_test_bench " "Elaborating entity \"KERNEL_nios2_test_bench\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_test_bench:the_KERNEL_nios2_test_bench\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_test_bench" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 6038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278453493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_ic_data_module KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_data_module:KERNEL_nios2_ic_data " "Elaborating entity \"KERNEL_nios2_ic_data_module\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_data_module:KERNEL_nios2_ic_data\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_ic_data" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 7063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278453508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_data_module:KERNEL_nios2_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_data_module:KERNEL_nios2_ic_data\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_altsyncram" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278453618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_data_module:KERNEL_nios2_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_data_module:KERNEL_nios2_ic_data\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278453649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_data_module:KERNEL_nios2_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_data_module:KERNEL_nios2_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453649 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278453649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278453711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278453711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_data_module:KERNEL_nios2_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_data_module:KERNEL_nios2_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278453711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_ic_tag_module KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_tag_module:KERNEL_nios2_ic_tag " "Elaborating entity \"KERNEL_nios2_ic_tag_module\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_tag_module:KERNEL_nios2_ic_tag\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_ic_tag" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 7129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278453774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_tag_module:KERNEL_nios2_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_tag_module:KERNEL_nios2_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_altsyncram" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278453805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_tag_module:KERNEL_nios2_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_tag_module:KERNEL_nios2_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278453820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_tag_module:KERNEL_nios2_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_tag_module:KERNEL_nios2_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file KERNEL_nios2_ic_tag_ram.mif " "Parameter \"init_file\" = \"KERNEL_nios2_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453820 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278453820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1h1 " "Found entity 1: altsyncram_n1h1" {  } { { "db/altsyncram_n1h1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_n1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278453883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278453883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n1h1 KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_tag_module:KERNEL_nios2_ic_tag\|altsyncram:the_altsyncram\|altsyncram_n1h1:auto_generated " "Elaborating entity \"altsyncram_n1h1\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_ic_tag_module:KERNEL_nios2_ic_tag\|altsyncram:the_altsyncram\|altsyncram_n1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278453883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_bht_module KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_bht_module:KERNEL_nios2_bht " "Elaborating entity \"KERNEL_nios2_bht_module\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_bht_module:KERNEL_nios2_bht\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_bht" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 7333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278453930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_bht_module:KERNEL_nios2_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_bht_module:KERNEL_nios2_bht\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_altsyncram" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278453945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_bht_module:KERNEL_nios2_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_bht_module:KERNEL_nios2_bht\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278453961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_bht_module:KERNEL_nios2_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_bht_module:KERNEL_nios2_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file KERNEL_nios2_bht_ram.mif " "Parameter \"init_file\" = \"KERNEL_nios2_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278453961 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278453961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_elg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_elg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_elg1 " "Found entity 1: altsyncram_elg1" {  } { { "db/altsyncram_elg1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_elg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278454023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278454023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_elg1 KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_bht_module:KERNEL_nios2_bht\|altsyncram:the_altsyncram\|altsyncram_elg1:auto_generated " "Elaborating entity \"altsyncram_elg1\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_bht_module:KERNEL_nios2_bht\|altsyncram:the_altsyncram\|altsyncram_elg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_register_bank_a_module KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_a_module:KERNEL_nios2_register_bank_a " "Elaborating entity \"KERNEL_nios2_register_bank_a_module\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_a_module:KERNEL_nios2_register_bank_a\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_register_bank_a" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 7479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_a_module:KERNEL_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_a_module:KERNEL_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_altsyncram" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_a_module:KERNEL_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_a_module:KERNEL_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278454101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_a_module:KERNEL_nios2_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_a_module:KERNEL_nios2_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file KERNEL_nios2_rf_ram_a.mif " "Parameter \"init_file\" = \"KERNEL_nios2_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454101 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278454101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3g1 " "Found entity 1: altsyncram_e3g1" {  } { { "db/altsyncram_e3g1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_e3g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278454164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278454164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e3g1 KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_a_module:KERNEL_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_e3g1:auto_generated " "Elaborating entity \"altsyncram_e3g1\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_a_module:KERNEL_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_e3g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_register_bank_b_module KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_b_module:KERNEL_nios2_register_bank_b " "Elaborating entity \"KERNEL_nios2_register_bank_b_module\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_b_module:KERNEL_nios2_register_bank_b\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_register_bank_b" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 7500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_b_module:KERNEL_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_b_module:KERNEL_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_altsyncram" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_b_module:KERNEL_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_b_module:KERNEL_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278454304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_b_module:KERNEL_nios2_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_b_module:KERNEL_nios2_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file KERNEL_nios2_rf_ram_b.mif " "Parameter \"init_file\" = \"KERNEL_nios2_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454304 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278454304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3g1 " "Found entity 1: altsyncram_f3g1" {  } { { "db/altsyncram_f3g1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_f3g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278454382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278454382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f3g1 KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_b_module:KERNEL_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_f3g1:auto_generated " "Elaborating entity \"altsyncram_f3g1\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_register_bank_b_module:KERNEL_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_f3g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_dc_tag_module KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_tag_module:KERNEL_nios2_dc_tag " "Elaborating entity \"KERNEL_nios2_dc_tag_module\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_tag_module:KERNEL_nios2_dc_tag\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_dc_tag" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 7933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_tag_module:KERNEL_nios2_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_tag_module:KERNEL_nios2_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_altsyncram" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_tag_module:KERNEL_nios2_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_tag_module:KERNEL_nios2_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 378 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278454491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_tag_module:KERNEL_nios2_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_tag_module:KERNEL_nios2_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file KERNEL_nios2_dc_tag_ram.mif " "Parameter \"init_file\" = \"KERNEL_nios2_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454491 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 378 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278454491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7g1 " "Found entity 1: altsyncram_c7g1" {  } { { "db/altsyncram_c7g1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_c7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278454554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278454554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7g1 KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_tag_module:KERNEL_nios2_dc_tag\|altsyncram:the_altsyncram\|altsyncram_c7g1:auto_generated " "Elaborating entity \"altsyncram_c7g1\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_tag_module:KERNEL_nios2_dc_tag\|altsyncram:the_altsyncram\|altsyncram_c7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_dc_data_module KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_data_module:KERNEL_nios2_dc_data " "Elaborating entity \"KERNEL_nios2_dc_data_module\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_data_module:KERNEL_nios2_dc_data\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_dc_data" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 7987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_data_module:KERNEL_nios2_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_data_module:KERNEL_nios2_dc_data\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_altsyncram" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_data_module:KERNEL_nios2_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_data_module:KERNEL_nios2_dc_data\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278454647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_data_module:KERNEL_nios2_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_data_module:KERNEL_nios2_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454647 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278454647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278454725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278454725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_data_module:KERNEL_nios2_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_data_module:KERNEL_nios2_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_dc_victim_module KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_victim_module:KERNEL_nios2_dc_victim " "Elaborating entity \"KERNEL_nios2_dc_victim_module\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_victim_module:KERNEL_nios2_dc_victim\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_dc_victim" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 8003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_victim_module:KERNEL_nios2_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_victim_module:KERNEL_nios2_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_altsyncram" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_victim_module:KERNEL_nios2_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_victim_module:KERNEL_nios2_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 510 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278454835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_victim_module:KERNEL_nios2_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_victim_module:KERNEL_nios2_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278454835 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 510 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278454835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278454897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278454897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_victim_module:KERNEL_nios2_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_dc_victim_module:KERNEL_nios2_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_mult_cell KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell " "Elaborating entity \"KERNEL_nios2_mult_cell\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_mult_cell" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278454944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborating entity \"altmult_add\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_mult_cell.v" "the_altmult_add_part_1" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_mult_cell.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278455084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_1 " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455084 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_mult_cell.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278455084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_75u2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_75u2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_75u2 " "Found entity 1: mult_add_75u2" {  } { { "db/mult_add_75u2.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/mult_add_75u2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278455147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278455147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_75u2 KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_75u2:auto_generated " "Elaborating entity \"mult_add_75u2\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_75u2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ks81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ks81 " "Found entity 1: ded_mult_ks81" {  } { { "db/ded_mult_ks81.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/ded_mult_ks81.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278455162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278455162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ks81 KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_75u2:auto_generated\|ded_mult_ks81:ded_mult1 " "Elaborating entity \"ded_mult_ks81\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_75u2:auto_generated\|ded_mult_ks81:ded_mult1\"" {  } { { "db/mult_add_75u2.tdf" "ded_mult1" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/mult_add_75u2.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278455193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278455193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_75u2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_75u2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_ks81.tdf" "pre_result" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/ded_mult_ks81.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborating entity \"altmult_add\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_mult_cell.v" "the_altmult_add_part_2" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_mult_cell.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_mult_cell.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278455256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_2 " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455256 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_mult_cell.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_mult_cell.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278455256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_95u2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_95u2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_95u2 " "Found entity 1: mult_add_95u2" {  } { { "db/mult_add_95u2.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/mult_add_95u2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278455303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278455303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_95u2 KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_95u2:auto_generated " "Elaborating entity \"mult_add_95u2\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_mult_cell:the_KERNEL_nios2_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_95u2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_oci KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci " "Elaborating entity \"KERNEL_nios2_nios2_oci\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_nios2_oci" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_oci_debug KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_debug:the_KERNEL_nios2_nios2_oci_debug " "Elaborating entity \"KERNEL_nios2_nios2_oci_debug\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_debug:the_KERNEL_nios2_nios2_oci_debug\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_nios2_oci_debug" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_ocimem KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_ocimem:the_KERNEL_nios2_nios2_ocimem " "Elaborating entity \"KERNEL_nios2_nios2_ocimem\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_ocimem:the_KERNEL_nios2_nios2_ocimem\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_nios2_ocimem" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_ociram_lpm_dram_bdp_component_module KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_ocimem:the_KERNEL_nios2_nios2_ocimem\|KERNEL_nios2_ociram_lpm_dram_bdp_component_module:KERNEL_nios2_ociram_lpm_dram_bdp_component " "Elaborating entity \"KERNEL_nios2_ociram_lpm_dram_bdp_component_module\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_ocimem:the_KERNEL_nios2_nios2_ocimem\|KERNEL_nios2_ociram_lpm_dram_bdp_component_module:KERNEL_nios2_ociram_lpm_dram_bdp_component\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_ociram_lpm_dram_bdp_component" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_ocimem:the_KERNEL_nios2_nios2_ocimem\|KERNEL_nios2_ociram_lpm_dram_bdp_component_module:KERNEL_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_ocimem:the_KERNEL_nios2_nios2_ocimem\|KERNEL_nios2_ociram_lpm_dram_bdp_component_module:KERNEL_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_altsyncram" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_ocimem:the_KERNEL_nios2_nios2_ocimem\|KERNEL_nios2_ociram_lpm_dram_bdp_component_module:KERNEL_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_ocimem:the_KERNEL_nios2_nios2_ocimem\|KERNEL_nios2_ociram_lpm_dram_bdp_component_module:KERNEL_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 720 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278455474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_ocimem:the_KERNEL_nios2_nios2_ocimem\|KERNEL_nios2_ociram_lpm_dram_bdp_component_module:KERNEL_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_ocimem:the_KERNEL_nios2_nios2_ocimem\|KERNEL_nios2_ociram_lpm_dram_bdp_component_module:KERNEL_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file KERNEL_nios2_ociram_default_contents.mif " "Parameter \"init_file\" = \"KERNEL_nios2_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455474 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 720 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278455474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i182.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i182.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i182 " "Found entity 1: altsyncram_i182" {  } { { "db/altsyncram_i182.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_i182.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278455552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278455552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i182 KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_ocimem:the_KERNEL_nios2_nios2_ocimem\|KERNEL_nios2_ociram_lpm_dram_bdp_component_module:KERNEL_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_i182:auto_generated " "Elaborating entity \"altsyncram_i182\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_ocimem:the_KERNEL_nios2_nios2_ocimem\|KERNEL_nios2_ociram_lpm_dram_bdp_component_module:KERNEL_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_i182:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_avalon_reg KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_avalon_reg:the_KERNEL_nios2_nios2_avalon_reg " "Elaborating entity \"KERNEL_nios2_nios2_avalon_reg\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_avalon_reg:the_KERNEL_nios2_nios2_avalon_reg\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_nios2_avalon_reg" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_oci_break KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_break:the_KERNEL_nios2_nios2_oci_break " "Elaborating entity \"KERNEL_nios2_nios2_oci_break\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_break:the_KERNEL_nios2_nios2_oci_break\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_nios2_oci_break" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_oci_xbrk KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_xbrk:the_KERNEL_nios2_nios2_oci_xbrk " "Elaborating entity \"KERNEL_nios2_nios2_oci_xbrk\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_xbrk:the_KERNEL_nios2_nios2_oci_xbrk\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_nios2_oci_xbrk" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_oci_dbrk KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_dbrk:the_KERNEL_nios2_nios2_oci_dbrk " "Elaborating entity \"KERNEL_nios2_nios2_oci_dbrk\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_dbrk:the_KERNEL_nios2_nios2_oci_dbrk\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_nios2_oci_dbrk" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_oci_itrace KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_itrace:the_KERNEL_nios2_nios2_oci_itrace " "Elaborating entity \"KERNEL_nios2_nios2_oci_itrace\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_itrace:the_KERNEL_nios2_nios2_oci_itrace\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_nios2_oci_itrace" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_oci_dtrace KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_dtrace:the_KERNEL_nios2_nios2_oci_dtrace " "Elaborating entity \"KERNEL_nios2_nios2_oci_dtrace\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_dtrace:the_KERNEL_nios2_nios2_oci_dtrace\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_nios2_oci_dtrace" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_oci_td_mode KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_dtrace:the_KERNEL_nios2_nios2_oci_dtrace\|KERNEL_nios2_nios2_oci_td_mode:KERNEL_nios2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"KERNEL_nios2_nios2_oci_td_mode\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_dtrace:the_KERNEL_nios2_nios2_oci_dtrace\|KERNEL_nios2_nios2_oci_td_mode:KERNEL_nios2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_nios2_oci_trc_ctrl_td_mode" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_oci_fifo KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_fifo:the_KERNEL_nios2_nios2_oci_fifo " "Elaborating entity \"KERNEL_nios2_nios2_oci_fifo\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_fifo:the_KERNEL_nios2_nios2_oci_fifo\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_nios2_oci_fifo" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_oci_compute_tm_count KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_fifo:the_KERNEL_nios2_nios2_oci_fifo\|KERNEL_nios2_nios2_oci_compute_tm_count:KERNEL_nios2_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"KERNEL_nios2_nios2_oci_compute_tm_count\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_fifo:the_KERNEL_nios2_nios2_oci_fifo\|KERNEL_nios2_nios2_oci_compute_tm_count:KERNEL_nios2_nios2_oci_compute_tm_count_tm_count\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_nios2_oci_compute_tm_count_tm_count" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_oci_fifowp_inc KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_fifo:the_KERNEL_nios2_nios2_oci_fifo\|KERNEL_nios2_nios2_oci_fifowp_inc:KERNEL_nios2_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"KERNEL_nios2_nios2_oci_fifowp_inc\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_fifo:the_KERNEL_nios2_nios2_oci_fifo\|KERNEL_nios2_nios2_oci_fifowp_inc:KERNEL_nios2_nios2_oci_fifowp_inc_fifowp\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_nios2_oci_fifowp_inc_fifowp" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_oci_fifocount_inc KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_fifo:the_KERNEL_nios2_nios2_oci_fifo\|KERNEL_nios2_nios2_oci_fifocount_inc:KERNEL_nios2_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"KERNEL_nios2_nios2_oci_fifocount_inc\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_fifo:the_KERNEL_nios2_nios2_oci_fifo\|KERNEL_nios2_nios2_oci_fifocount_inc:KERNEL_nios2_nios2_oci_fifocount_inc_fifocount\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_nios2_oci_fifocount_inc_fifocount" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_oci_test_bench KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_fifo:the_KERNEL_nios2_nios2_oci_fifo\|KERNEL_nios2_oci_test_bench:the_KERNEL_nios2_oci_test_bench " "Elaborating entity \"KERNEL_nios2_oci_test_bench\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_fifo:the_KERNEL_nios2_nios2_oci_fifo\|KERNEL_nios2_oci_test_bench:the_KERNEL_nios2_oci_test_bench\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_oci_test_bench" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455818 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "KERNEL_nios2_oci_test_bench " "Entity \"KERNEL_nios2_oci_test_bench\" contains only dangling pins" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_oci_test_bench" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 2574 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1 1479278455818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_oci_pib KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_pib:the_KERNEL_nios2_nios2_oci_pib " "Elaborating entity \"KERNEL_nios2_nios2_oci_pib\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_pib:the_KERNEL_nios2_nios2_oci_pib\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_nios2_oci_pib" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_nios2_oci_im KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im " "Elaborating entity \"KERNEL_nios2_nios2_oci_im\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_nios2_oci_im" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_traceram_lpm_dram_bdp_component_module KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component " "Elaborating entity \"KERNEL_nios2_traceram_lpm_dram_bdp_component_module\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_traceram_lpm_dram_bdp_component" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_altsyncram" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278455927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278455942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278455942 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278455942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278456020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278456020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_jtag_debug_module_wrapper KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper " "Elaborating entity \"KERNEL_nios2_jtag_debug_module_wrapper\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_jtag_debug_module_wrapper" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_jtag_debug_module_tck KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|KERNEL_nios2_jtag_debug_module_tck:the_KERNEL_nios2_jtag_debug_module_tck " "Elaborating entity \"KERNEL_nios2_jtag_debug_module_tck\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|KERNEL_nios2_jtag_debug_module_tck:the_KERNEL_nios2_jtag_debug_module_tck\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_wrapper.v" "the_KERNEL_nios2_jtag_debug_module_tck" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|KERNEL_nios2_jtag_debug_module_tck:the_KERNEL_nios2_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|KERNEL_nios2_jtag_debug_module_tck:the_KERNEL_nios2_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|KERNEL_nios2_jtag_debug_module_tck:the_KERNEL_nios2_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|KERNEL_nios2_jtag_debug_module_tck:the_KERNEL_nios2_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_tck.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278456130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|KERNEL_nios2_jtag_debug_module_tck:the_KERNEL_nios2_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|KERNEL_nios2_jtag_debug_module_tck:the_KERNEL_nios2_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456130 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_tck.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278456130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_nios2_jtag_debug_module_sysclk KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|KERNEL_nios2_jtag_debug_module_sysclk:the_KERNEL_nios2_jtag_debug_module_sysclk " "Elaborating entity \"KERNEL_nios2_jtag_debug_module_sysclk\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|KERNEL_nios2_jtag_debug_module_sysclk:the_KERNEL_nios2_jtag_debug_module_sysclk\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_wrapper.v" "the_KERNEL_nios2_jtag_debug_module_sysclk" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:KERNEL_nios2_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:KERNEL_nios2_jtag_debug_module_phy\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_wrapper.v" "KERNEL_nios2_jtag_debug_module_phy" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:KERNEL_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:KERNEL_nios2_jtag_debug_module_phy\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_wrapper.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278456176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:KERNEL_nios2_jtag_debug_module_phy " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:KERNEL_nios2_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456176 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_wrapper.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278456176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:KERNEL_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:KERNEL_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456176 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:KERNEL_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:KERNEL_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:KERNEL_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_jtag_debug_module_wrapper:the_KERNEL_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:KERNEL_nios2_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_wrapper.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1479278456192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_onchip_memory KERNEL:inst\|KERNEL_onchip_memory:onchip_memory " "Elaborating entity \"KERNEL_onchip_memory\" for hierarchy \"KERNEL:inst\|KERNEL_onchip_memory:onchip_memory\"" {  } { { "KERNEL/synthesis/KERNEL.v" "onchip_memory" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KERNEL:inst\|KERNEL_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"KERNEL:inst\|KERNEL_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_onchip_memory.v" "the_altsyncram" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_onchip_memory.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_onchip_memory.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_onchip_memory.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278456286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"KERNEL:inst\|KERNEL_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file KERNEL_onchip_memory.hex " "Parameter \"init_file\" = \"KERNEL_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278456301 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_onchip_memory.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_onchip_memory.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278456301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4sc1 " "Found entity 1: altsyncram_4sc1" {  } { { "db/altsyncram_4sc1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_4sc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278456379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278456379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4sc1 KERNEL:inst\|KERNEL_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4sc1:auto_generated " "Elaborating entity \"altsyncram_4sc1\" for hierarchy \"KERNEL:inst\|KERNEL_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278456847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278456847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa KERNEL:inst\|KERNEL_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4sc1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"KERNEL:inst\|KERNEL_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4sc1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_4sc1.tdf" "decode3" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_4sc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278456910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278456910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob KERNEL:inst\|KERNEL_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4sc1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"KERNEL:inst\|KERNEL_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4sc1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_4sc1.tdf" "mux2" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_4sc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_sysid_qsys_0 KERNEL:inst\|KERNEL_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"KERNEL_sysid_qsys_0\" for hierarchy \"KERNEL:inst\|KERNEL_sysid_qsys_0:sysid_qsys_0\"" {  } { { "KERNEL/synthesis/KERNEL.v" "sysid_qsys_0" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_jtag_uart_0 KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"KERNEL_jtag_uart_0\" for hierarchy \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\"" {  } { { "KERNEL/synthesis/KERNEL.v" "jtag_uart_0" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_jtag_uart_0_scfifo_w KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w " "Elaborating entity \"KERNEL_jtag_uart_0_scfifo_w\" for hierarchy \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "the_KERNEL_jtag_uart_0_scfifo_w" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278456988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "wfifo" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278457097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278457097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278457097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278457097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278457097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278457097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278457097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278457097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278457097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278457097 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278457097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278457159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278457159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278457175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278457175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278457191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278457191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278457253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278457253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278457315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278457315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278457393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278457393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278457471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278457471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_w:the_KERNEL_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_jtag_uart_0_scfifo_r KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_r:the_KERNEL_jtag_uart_0_scfifo_r " "Elaborating entity \"KERNEL_jtag_uart_0_scfifo_r\" for hierarchy \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|KERNEL_jtag_uart_0_scfifo_r:the_KERNEL_jtag_uart_0_scfifo_r\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "the_KERNEL_jtag_uart_0_scfifo_r" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:KERNEL_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:KERNEL_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "KERNEL_jtag_uart_0_alt_jtag_atlantic" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:KERNEL_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:KERNEL_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278457628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:KERNEL_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"KERNEL:inst\|KERNEL_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:KERNEL_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278457628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278457628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278457628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278457628 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278457628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator KERNEL:inst\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"KERNEL:inst\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "KERNEL/synthesis/KERNEL.v" "nios2_instruction_master_translator" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator KERNEL:inst\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"KERNEL:inst\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "KERNEL/synthesis/KERNEL.v" "nios2_data_master_translator" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator KERNEL:inst\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"KERNEL:inst\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator\"" {  } { { "KERNEL/synthesis/KERNEL.v" "nios2_jtag_debug_module_translator" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator KERNEL:inst\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"KERNEL:inst\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "KERNEL/synthesis/KERNEL.v" "onchip_memory_s1_translator" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator KERNEL:inst\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"KERNEL:inst\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "KERNEL/synthesis/KERNEL.v" "sysid_qsys_0_control_slave_translator" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator KERNEL:inst\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"KERNEL:inst\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "KERNEL/synthesis/KERNEL.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent KERNEL:inst\|altera_merlin_master_agent:nios2_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"KERNEL:inst\|altera_merlin_master_agent:nios2_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "KERNEL/synthesis/KERNEL.v" "nios2_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent KERNEL:inst\|altera_merlin_master_agent:nios2_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"KERNEL:inst\|altera_merlin_master_agent:nios2_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "KERNEL/synthesis/KERNEL.v" "nios2_data_master_translator_avalon_universal_master_0_agent" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent KERNEL:inst\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"KERNEL:inst\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "KERNEL/synthesis/KERNEL.v" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor KERNEL:inst\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"KERNEL:inst\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "KERNEL/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo KERNEL:inst\|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"KERNEL:inst\|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "KERNEL/synthesis/KERNEL.v" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_addr_router KERNEL:inst\|KERNEL_addr_router:addr_router " "Elaborating entity \"KERNEL_addr_router\" for hierarchy \"KERNEL:inst\|KERNEL_addr_router:addr_router\"" {  } { { "KERNEL/synthesis/KERNEL.v" "addr_router" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_addr_router_default_decode KERNEL:inst\|KERNEL_addr_router:addr_router\|KERNEL_addr_router_default_decode:the_default_decode " "Elaborating entity \"KERNEL_addr_router_default_decode\" for hierarchy \"KERNEL:inst\|KERNEL_addr_router:addr_router\|KERNEL_addr_router_default_decode:the_default_decode\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_addr_router.sv" "the_default_decode" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_addr_router.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_addr_router_001 KERNEL:inst\|KERNEL_addr_router_001:addr_router_001 " "Elaborating entity \"KERNEL_addr_router_001\" for hierarchy \"KERNEL:inst\|KERNEL_addr_router_001:addr_router_001\"" {  } { { "KERNEL/synthesis/KERNEL.v" "addr_router_001" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_addr_router_001_default_decode KERNEL:inst\|KERNEL_addr_router_001:addr_router_001\|KERNEL_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"KERNEL_addr_router_001_default_decode\" for hierarchy \"KERNEL:inst\|KERNEL_addr_router_001:addr_router_001\|KERNEL_addr_router_001_default_decode:the_default_decode\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_addr_router_001.sv" "the_default_decode" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_addr_router_001.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_id_router KERNEL:inst\|KERNEL_id_router:id_router " "Elaborating entity \"KERNEL_id_router\" for hierarchy \"KERNEL:inst\|KERNEL_id_router:id_router\"" {  } { { "KERNEL/synthesis/KERNEL.v" "id_router" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_id_router_default_decode KERNEL:inst\|KERNEL_id_router:id_router\|KERNEL_id_router_default_decode:the_default_decode " "Elaborating entity \"KERNEL_id_router_default_decode\" for hierarchy \"KERNEL:inst\|KERNEL_id_router:id_router\|KERNEL_id_router_default_decode:the_default_decode\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_id_router.sv" "the_default_decode" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_id_router_002 KERNEL:inst\|KERNEL_id_router_002:id_router_002 " "Elaborating entity \"KERNEL_id_router_002\" for hierarchy \"KERNEL:inst\|KERNEL_id_router_002:id_router_002\"" {  } { { "KERNEL/synthesis/KERNEL.v" "id_router_002" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_id_router_002_default_decode KERNEL:inst\|KERNEL_id_router_002:id_router_002\|KERNEL_id_router_002_default_decode:the_default_decode " "Elaborating entity \"KERNEL_id_router_002_default_decode\" for hierarchy \"KERNEL:inst\|KERNEL_id_router_002:id_router_002\|KERNEL_id_router_002_default_decode:the_default_decode\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_id_router_002.sv" "the_default_decode" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_id_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter KERNEL:inst\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"KERNEL:inst\|altera_merlin_traffic_limiter:limiter\"" {  } { { "KERNEL/synthesis/KERNEL.v" "limiter" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278457986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller KERNEL:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"KERNEL:inst\|altera_reset_controller:rst_controller\"" {  } { { "KERNEL/synthesis/KERNEL.v" "rst_controller" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer KERNEL:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"KERNEL:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "KERNEL/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_cmd_xbar_demux KERNEL:inst\|KERNEL_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"KERNEL_cmd_xbar_demux\" for hierarchy \"KERNEL:inst\|KERNEL_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "KERNEL/synthesis/KERNEL.v" "cmd_xbar_demux" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_cmd_xbar_demux_001 KERNEL:inst\|KERNEL_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"KERNEL_cmd_xbar_demux_001\" for hierarchy \"KERNEL:inst\|KERNEL_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "KERNEL/synthesis/KERNEL.v" "cmd_xbar_demux_001" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_cmd_xbar_mux KERNEL:inst\|KERNEL_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"KERNEL_cmd_xbar_mux\" for hierarchy \"KERNEL:inst\|KERNEL_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "KERNEL/synthesis/KERNEL.v" "cmd_xbar_mux" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator KERNEL:inst\|KERNEL_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"KERNEL:inst\|KERNEL_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_cmd_xbar_mux.sv" "arb" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder KERNEL:inst\|KERNEL_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"KERNEL:inst\|KERNEL_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "KERNEL/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_rsp_xbar_demux KERNEL:inst\|KERNEL_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"KERNEL_rsp_xbar_demux\" for hierarchy \"KERNEL:inst\|KERNEL_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "KERNEL/synthesis/KERNEL.v" "rsp_xbar_demux" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_rsp_xbar_demux_002 KERNEL:inst\|KERNEL_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"KERNEL_rsp_xbar_demux_002\" for hierarchy \"KERNEL:inst\|KERNEL_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "KERNEL/synthesis/KERNEL.v" "rsp_xbar_demux_002" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_rsp_xbar_mux KERNEL:inst\|KERNEL_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"KERNEL_rsp_xbar_mux\" for hierarchy \"KERNEL:inst\|KERNEL_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "KERNEL/synthesis/KERNEL.v" "rsp_xbar_mux" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator KERNEL:inst\|KERNEL_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"KERNEL:inst\|KERNEL_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_rsp_xbar_mux.sv" "arb" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_rsp_xbar_mux_001 KERNEL:inst\|KERNEL_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"KERNEL_rsp_xbar_mux_001\" for hierarchy \"KERNEL:inst\|KERNEL_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "KERNEL/synthesis/KERNEL.v" "rsp_xbar_mux_001" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator KERNEL:inst\|KERNEL_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"KERNEL:inst\|KERNEL_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_rsp_xbar_mux_001.sv" "arb" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_rsp_xbar_mux_001.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder KERNEL:inst\|KERNEL_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"KERNEL:inst\|KERNEL_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "KERNEL/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KERNEL_irq_mapper KERNEL:inst\|KERNEL_irq_mapper:irq_mapper " "Elaborating entity \"KERNEL_irq_mapper\" for hierarchy \"KERNEL:inst\|KERNEL_irq_mapper:irq_mapper\"" {  } { { "KERNEL/synthesis/KERNEL.v" "irq_mapper" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst2 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst2\"" {  } { { "HELLO_WORLD.bdf" "inst2" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 136 208 448 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst2\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/FPGA_PROC/ALTERA_NIOSII/PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst2\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278458283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst2\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278458283 ""}  } { { "PLL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278458283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278458345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278458345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479278458345 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b KERNEL_nios2_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"KERNEL_nios2_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "KERNEL_nios2_traceram_lpm_dram_bdp_component" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1479278459297 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_KERNEL_nios2_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_KERNEL_nios2_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "the_KERNEL_nios2_nios2_oci_itrace" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3606 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1479278459297 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_itrace:the_KERNEL_nios2_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im\|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3042 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3203 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 3671 0 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9990 0 0 } } { "KERNEL/synthesis/KERNEL.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.v" 386 0 0 } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 144 840 1064 288 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1479278460717 "|HELLO_WORLD|KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_im:the_KERNEL_nios2_nios2_oci_im|KERNEL_nios2_traceram_lpm_dram_bdp_component_module:KERNEL_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1479278460717 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1479278460717 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "KERNEL:inst\|KERNEL_nios2:nios2\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"KERNEL:inst\|KERNEL_nios2:nios2\|Add17\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "Add17" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 8708 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1479278464150 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1479278464150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KERNEL:inst\|KERNEL_nios2:nios2\|lpm_add_sub:Add17 " "Elaborated megafunction instantiation \"KERNEL:inst\|KERNEL_nios2:nios2\|lpm_add_sub:Add17\"" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 8708 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479278464228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KERNEL:inst\|KERNEL_nios2:nios2\|lpm_add_sub:Add17 " "Instantiated megafunction \"KERNEL:inst\|KERNEL_nios2:nios2\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278464228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278464228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278464228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479278464228 ""}  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 8708 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479278464228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479278464274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479278464274 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1479278465507 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 5928 -1 0 } } { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 606 -1 0 } } { "KERNEL/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_jtag_uart_0.v" 561 -1 0 } } { "KERNEL/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 5533 -1 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 5960 -1 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9178 -1 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 9327 -1 0 } } { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 982 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1479278465803 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1479278465803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1479278467925 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "67 " "67 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1479278470063 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1479278470235 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1479278470235 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479278470313 "|HELLO_WORLD|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1479278470313 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1479278470469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_PROC/ALTERA_NIOSII/output_files/HELLO_WORLD.map.smsg " "Generated suppressed messages file D:/FPGA_PROC/ALTERA_NIOSII/output_files/HELLO_WORLD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1479278470937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479278471826 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479278471826 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3766 " "Implemented 3766 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479278472294 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479278472294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3457 " "Implemented 3457 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479278472294 ""} { "Info" "ICUT_CUT_TM_RAMS" "297 " "Implemented 297 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1479278472294 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1479278472294 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1479278472294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479278472294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479278472357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 14:41:12 2016 " "Processing ended: Wed Nov 16 14:41:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479278472357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479278472357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479278472357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479278472357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479278473699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479278473699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 14:41:13 2016 " "Processing started: Wed Nov 16 14:41:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479278473699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479278473699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HELLO_WORLD -c HELLO_WORLD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HELLO_WORLD -c HELLO_WORLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479278473699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479278473823 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HELLO_WORLD EP4CE40F23C6 " "Selected device EP4CE40F23C6 for design \"HELLO_WORLD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1479278473901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479278473964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479278473964 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/FPGA_PROC/ALTERA_NIOSII/" { { 0 { 0 ""} 0 205 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1479278474042 ""}  } { { "db/pll_altpll.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/FPGA_PROC/ALTERA_NIOSII/" { { 0 { 0 ""} 0 205 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1479278474042 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1479278474385 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C6 " "Device EP4CE15F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479278474775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C6 " "Device EP4CE30F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479278474775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C6 " "Device EP4CE55F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479278474775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C6 " "Device EP4CE75F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479278474775 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1479278474775 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1479278474791 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1479278474791 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1479278474838 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inclk0 " "Pin inclk0 not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { inclk0 } } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 192 0 168 208 "inclk0" "" } } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inclk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_NIOSII/" { { 0 { 0 ""} 0 158 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1479278476101 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_reset_n " "Pin reset_reset_n not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "HELLO_WORLD.bdf" "" { Schematic "D:/FPGA_PROC/ALTERA_NIOSII/HELLO_WORLD.bdf" { { 232 472 640 248 "reset_reset_n" "" } } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_NIOSII/" { { 0 { 0 ""} 0 159 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1479278476101 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1479278476101 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278476913 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1479278476913 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1479278476913 ""}
{ "Info" "ISTA_SDC_FOUND" "KERNEL/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'KERNEL/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1479278477131 ""}
{ "Info" "ISTA_SDC_FOUND" "KERNEL/synthesis/submodules/KERNEL_nios2.sdc " "Reading SDC File: 'KERNEL/synthesis/submodules/KERNEL_nios2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1479278477147 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk0 " "Node: inclk0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1479278477225 "|HELLO_WORLD|inclk0"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1479278477303 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1479278477303 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1479278477303 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1479278477303 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1479278477303 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1479278477303 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1479278477303 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1479278477303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1479278477303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1479278477303 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1479278477303 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1479278477615 ""}  } { { "db/pll_altpll.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/db/pll_altpll.v" 77 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_NIOSII/" { { 0 { 0 ""} 0 205 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1479278477615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1479278477630 ""}  } { { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_NIOSII/" { { 0 { 0 ""} 0 12694 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1479278477630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KERNEL:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node KERNEL:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1479278477630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_debug:the_KERNEL_nios2_nios2_oci_debug\|jtag_break~1 " "Destination node KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_debug:the_KERNEL_nios2_nios2_oci_debug\|jtag_break~1" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 587 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_debug:the_KERNEL_nios2_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_NIOSII/" { { 0 { 0 ""} 0 5622 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1479278477630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_debug:the_KERNEL_nios2_nios2_oci_debug\|resetlatch~0 " "Destination node KERNEL:inst\|KERNEL_nios2:nios2\|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci\|KERNEL_nios2_nios2_oci_debug:the_KERNEL_nios2_nios2_oci_debug\|resetlatch~0" {  } { { "KERNEL/synthesis/submodules/KERNEL_nios2.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/KERNEL_nios2.v" 570 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KERNEL:inst|KERNEL_nios2:nios2|KERNEL_nios2_nios2_oci:the_KERNEL_nios2_nios2_oci|KERNEL_nios2_nios2_oci_debug:the_KERNEL_nios2_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_NIOSII/" { { 0 { 0 ""} 0 6682 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1479278477630 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1479278477630 ""}  } { { "KERNEL/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KERNEL:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_NIOSII/" { { 0 { 0 ""} 0 331 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1479278477630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KERNEL:inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node KERNEL:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1479278477630 ""}  } { { "KERNEL/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KERNEL:inst|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_NIOSII/" { { 0 { 0 ""} 0 5199 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1479278477630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1479278478816 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1479278478832 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1479278478832 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1479278478847 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1479278478863 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1479278478879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1479278479003 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1479278480127 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1479278480127 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1479278480127 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1479278480127 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1479278480142 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1479278480142 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1479278480142 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 33 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479278480142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479278480142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479278480142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479278480142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479278480142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 37 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479278480142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479278480142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479278480142 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1479278480142 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1479278480142 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479278480299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1479278482327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479278483373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1479278483419 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1479278485385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479278485385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1479278486914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/FPGA_PROC/ALTERA_NIOSII/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1479278489863 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1479278489863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479278490596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1479278490612 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1479278490612 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1479278490612 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1479278490846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1479278491423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1479278491485 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1479278492140 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479278494028 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_PROC/ALTERA_NIOSII/output_files/HELLO_WORLD.fit.smsg " "Generated suppressed messages file D:/FPGA_PROC/ALTERA_NIOSII/output_files/HELLO_WORLD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1479278495572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "811 " "Peak virtual memory: 811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479278496976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 14:41:36 2016 " "Processing ended: Wed Nov 16 14:41:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479278496976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479278496976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479278496976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479278496976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479278498426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479278498426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 14:41:38 2016 " "Processing started: Wed Nov 16 14:41:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479278498426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479278498426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HELLO_WORLD -c HELLO_WORLD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HELLO_WORLD -c HELLO_WORLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479278498426 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1479278500314 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1479278500360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479278500984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 14:41:40 2016 " "Processing ended: Wed Nov 16 14:41:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479278500984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479278500984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479278500984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479278500984 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1479278501624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479278502372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479278502372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 14:41:42 2016 " "Processing started: Wed Nov 16 14:41:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479278502372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479278502372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HELLO_WORLD -c HELLO_WORLD " "Command: quartus_sta HELLO_WORLD -c HELLO_WORLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479278502372 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1479278502435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479278502700 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479278502762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479278502762 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1479278503339 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1479278503339 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1479278503339 ""}
{ "Info" "ISTA_SDC_FOUND" "KERNEL/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'KERNEL/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1479278503371 ""}
{ "Info" "ISTA_SDC_FOUND" "KERNEL/synthesis/submodules/KERNEL_nios2.sdc " "Reading SDC File: 'KERNEL/synthesis/submodules/KERNEL_nios2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1479278503402 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk0 " "Node: inclk0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1479278503417 "|HELLO_WORLD|inclk0"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1479278503651 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1479278503651 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1479278503651 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1479278503651 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1479278503651 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1479278503651 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1479278503651 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1479278503667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.131 " "Worst-case setup slack is 47.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.131         0.000 altera_reserved_tck  " "   47.131         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278503683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 altera_reserved_tck  " "    0.355         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278503683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.031 " "Worst-case recovery slack is 48.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.031         0.000 altera_reserved_tck  " "   48.031         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278503698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.883 " "Worst-case removal slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883         0.000 altera_reserved_tck  " "    0.883         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278503698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.637 " "Worst-case minimum pulse width slack is 49.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.637         0.000 altera_reserved_tck  " "   49.637         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278503698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278503698 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278503807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278503807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278503807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278503807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.558 ns " "Worst Case Available Settling Time: 197.558 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278503807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278503807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278503807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278503807 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278503807 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1479278503807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1479278503854 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1479278504650 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk0 " "Node: inclk0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1479278504946 "|HELLO_WORLD|inclk0"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1479278504962 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1479278504962 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1479278504962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1479278504962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1479278504962 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1479278504962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.499 " "Worst-case setup slack is 47.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278504977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278504977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.499         0.000 altera_reserved_tck  " "   47.499         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278504977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278504977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278504977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278504977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 altera_reserved_tck  " "    0.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278504977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278504977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.297 " "Worst-case recovery slack is 48.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278504993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278504993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.297         0.000 altera_reserved_tck  " "   48.297         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278504993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278504993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.789 " "Worst-case removal slack is 0.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278504993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278504993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.789         0.000 altera_reserved_tck  " "    0.789         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278504993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278504993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.600 " "Worst-case minimum pulse width slack is 49.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.600         0.000 altera_reserved_tck  " "   49.600         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278505008 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.826 ns " "Worst Case Available Settling Time: 197.826 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505086 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505086 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1479278505102 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk0 " "Node: inclk0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1479278505367 "|HELLO_WORLD|inclk0"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1479278505383 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1479278505383 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1479278505383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1479278505383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1479278505383 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1479278505383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.584 " "Worst-case setup slack is 48.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.584         0.000 altera_reserved_tck  " "   48.584         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278505398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 altera_reserved_tck  " "    0.185         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278505398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.066 " "Worst-case recovery slack is 49.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.066         0.000 altera_reserved_tck  " "   49.066         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278505398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.493 " "Worst-case removal slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493         0.000 altera_reserved_tck  " "    0.493         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278505414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.477 " "Worst-case minimum pulse width slack is 49.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.477         0.000 altera_reserved_tck  " "   49.477         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479278505414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479278505414 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.662 ns " "Worst Case Available Settling Time: 198.662 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505507 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1479278505507 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1479278505866 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1479278505866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479278506007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 14:41:46 2016 " "Processing ended: Wed Nov 16 14:41:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479278506007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479278506007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479278506007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479278506007 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479278507410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479278507410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 14:41:47 2016 " "Processing started: Wed Nov 16 14:41:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479278507410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479278507410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HELLO_WORLD -c HELLO_WORLD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HELLO_WORLD -c HELLO_WORLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479278507410 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_WORLD_6_1200mv_85c_slow.vo D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/ simulation " "Generated file HELLO_WORLD_6_1200mv_85c_slow.vo in folder \"D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479278508580 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_WORLD_6_1200mv_0c_slow.vo D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/ simulation " "Generated file HELLO_WORLD_6_1200mv_0c_slow.vo in folder \"D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479278508908 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_WORLD_min_1200mv_0c_fast.vo D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/ simulation " "Generated file HELLO_WORLD_min_1200mv_0c_fast.vo in folder \"D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479278509220 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_WORLD.vo D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/ simulation " "Generated file HELLO_WORLD.vo in folder \"D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479278509563 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_WORLD_6_1200mv_85c_v_slow.sdo D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/ simulation " "Generated file HELLO_WORLD_6_1200mv_85c_v_slow.sdo in folder \"D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479278510031 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_WORLD_6_1200mv_0c_v_slow.sdo D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/ simulation " "Generated file HELLO_WORLD_6_1200mv_0c_v_slow.sdo in folder \"D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479278510483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_WORLD_min_1200mv_0c_v_fast.sdo D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/ simulation " "Generated file HELLO_WORLD_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479278510935 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_WORLD_v.sdo D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/ simulation " "Generated file HELLO_WORLD_v.sdo in folder \"D:/FPGA_PROC/ALTERA_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479278511403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479278511590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 14:41:51 2016 " "Processing ended: Wed Nov 16 14:41:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479278511590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479278511590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479278511590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479278511590 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus II Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479278512230 ""}
