\hypertarget{struct__hw__spi}{}\section{\+\_\+hw\+\_\+spi Struct Reference}
\label{struct__hw__spi}\index{\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}}


All S\+PI module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+spi.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__spi__mcr}{hw\+\_\+spi\+\_\+mcr\+\_\+t} \hyperlink{struct__hw__spi_a101b74d9f01466e25b23696684138049}{M\+CR}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved0} \mbox{[}4\mbox{]}\hypertarget{struct__hw__spi_a85973e984583e4dd6300474e50d71821}{}\label{struct__hw__spi_a85973e984583e4dd6300474e50d71821}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__spi__tcr}{hw\+\_\+spi\+\_\+tcr\+\_\+t} \hyperlink{struct__hw__spi_a97ede68093ddab2278b248b657a41bf5}{T\+CR}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__spi__ctarn}{hw\_spi\_ctarn\_t} \hyperlink{struct__hw__spi_afae54d680e1fb5fc890919c2142e5211}{CTARn} \mbox{[}2\mbox{]}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__spi__ctarn__slave}{hw\_spi\_ctarn\_slave\_t} \hyperlink{struct__hw__spi_a99a927d2c4977158e0bf80f8a7c43e72}{CTARn\_SLAVE} \mbox{[}1\mbox{]}\\
\}; \hypertarget{struct__hw__spi_a11fba49a7cde922e90c7e352b480f701}{}\label{struct__hw__spi_a11fba49a7cde922e90c7e352b480f701}
\\

\end{tabbing}\item 
uint8\+\_\+t {\bfseries \+\_\+reserved1} \mbox{[}24\mbox{]}\hypertarget{struct__hw__spi_a51adc66c738e6d907be26d86d5456f25}{}\label{struct__hw__spi_a51adc66c738e6d907be26d86d5456f25}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__spi__sr}{hw\+\_\+spi\+\_\+sr\+\_\+t} \hyperlink{struct__hw__spi_ab60993cc9b7511e3d3a1138e5d0d8940}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__spi__rser}{hw\+\_\+spi\+\_\+rser\+\_\+t} \hyperlink{struct__hw__spi_adc7782f9d71a5e41a6628aac90593698}{R\+S\+ER}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__spi__pushr}{hw\_spi\_pushr\_t} \hyperlink{struct__hw__spi_adc3821caf17c9b258b57e1e8172a0698}{PUSHR}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__spi__pushr__slave}{hw\_spi\_pushr\_slave\_t} \hyperlink{struct__hw__spi_a86954e86244f3aece26c43efea1bf141}{PUSHR\_SLAVE}\\
\}; \hypertarget{struct__hw__spi_abf83145d41fd3316ce9e61eafa948579}{}\label{struct__hw__spi_abf83145d41fd3316ce9e61eafa948579}
\\

\end{tabbing}\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__spi__popr}{hw\+\_\+spi\+\_\+popr\+\_\+t} \hyperlink{struct__hw__spi_ab2654980b102d4bd1cf1629ea0597151}{P\+O\+PR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__spi__txfrn}{hw\+\_\+spi\+\_\+txfrn\+\_\+t} \hyperlink{struct__hw__spi_a44831cf4455d20e48ebb4e5942582ceb}{T\+X\+F\+Rn} \mbox{[}4\mbox{]}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved2} \mbox{[}48\mbox{]}\hypertarget{struct__hw__spi_a4e7072494c64e973bf717c745769493c}{}\label{struct__hw__spi_a4e7072494c64e973bf717c745769493c}

\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__spi__rxfrn}{hw\+\_\+spi\+\_\+rxfrn\+\_\+t} \hyperlink{struct__hw__spi_aa7061f74ca4473dc25955d11b1b48c3b}{R\+X\+F\+Rn} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All S\+PI module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}!C\+T\+A\+Rn@{C\+T\+A\+Rn}}
\index{C\+T\+A\+Rn@{C\+T\+A\+Rn}!\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}}
\subsubsection[{\texorpdfstring{C\+T\+A\+Rn}{CTARn}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+spi\+\_\+ctarn\+\_\+t} \+\_\+hw\+\_\+spi\+::\+C\+T\+A\+Rn\mbox{[}2\mbox{]}}\hypertarget{struct__hw__spi_afae54d680e1fb5fc890919c2142e5211}{}\label{struct__hw__spi_afae54d680e1fb5fc890919c2142e5211}
\mbox{[}0xC\mbox{]} Clock and Transfer Attributes Register (In Master Mode) \index{\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}!C\+T\+A\+Rn\+\_\+\+S\+L\+A\+VE@{C\+T\+A\+Rn\+\_\+\+S\+L\+A\+VE}}
\index{C\+T\+A\+Rn\+\_\+\+S\+L\+A\+VE@{C\+T\+A\+Rn\+\_\+\+S\+L\+A\+VE}!\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}}
\subsubsection[{\texorpdfstring{C\+T\+A\+Rn\+\_\+\+S\+L\+A\+VE}{CTARn_SLAVE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+spi\+\_\+ctarn\+\_\+slave\+\_\+t} \+\_\+hw\+\_\+spi\+::\+C\+T\+A\+Rn\+\_\+\+S\+L\+A\+VE\mbox{[}1\mbox{]}}\hypertarget{struct__hw__spi_a99a927d2c4977158e0bf80f8a7c43e72}{}\label{struct__hw__spi_a99a927d2c4977158e0bf80f8a7c43e72}
\mbox{[}0xC\mbox{]} Clock and Transfer Attributes Register (In Slave Mode) \index{\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}}
\subsubsection[{\texorpdfstring{M\+CR}{MCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+spi\+\_\+mcr\+\_\+t} \+\_\+hw\+\_\+spi\+::\+M\+CR}\hypertarget{struct__hw__spi_a101b74d9f01466e25b23696684138049}{}\label{struct__hw__spi_a101b74d9f01466e25b23696684138049}
\mbox{[}0x0\mbox{]} Module Configuration Register \index{\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}!P\+O\+PR@{P\+O\+PR}}
\index{P\+O\+PR@{P\+O\+PR}!\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}}
\subsubsection[{\texorpdfstring{P\+O\+PR}{POPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+spi\+\_\+popr\+\_\+t} \+\_\+hw\+\_\+spi\+::\+P\+O\+PR}\hypertarget{struct__hw__spi_ab2654980b102d4bd1cf1629ea0597151}{}\label{struct__hw__spi_ab2654980b102d4bd1cf1629ea0597151}
\mbox{[}0x38\mbox{]} P\+OP RX F\+I\+FO Register \index{\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}!P\+U\+S\+HR@{P\+U\+S\+HR}}
\index{P\+U\+S\+HR@{P\+U\+S\+HR}!\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}}
\subsubsection[{\texorpdfstring{P\+U\+S\+HR}{PUSHR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+spi\+\_\+pushr\+\_\+t} \+\_\+hw\+\_\+spi\+::\+P\+U\+S\+HR}\hypertarget{struct__hw__spi_adc3821caf17c9b258b57e1e8172a0698}{}\label{struct__hw__spi_adc3821caf17c9b258b57e1e8172a0698}
\mbox{[}0x34\mbox{]} P\+U\+SH TX F\+I\+FO Register In Master Mode \index{\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}!P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE@{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}}
\index{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE@{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}!\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}}
\subsubsection[{\texorpdfstring{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}{PUSHR_SLAVE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+spi\+\_\+pushr\+\_\+slave\+\_\+t} \+\_\+hw\+\_\+spi\+::\+P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}\hypertarget{struct__hw__spi_a86954e86244f3aece26c43efea1bf141}{}\label{struct__hw__spi_a86954e86244f3aece26c43efea1bf141}
\mbox{[}0x34\mbox{]} P\+U\+SH TX F\+I\+FO Register In Slave Mode \index{\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}!R\+S\+ER@{R\+S\+ER}}
\index{R\+S\+ER@{R\+S\+ER}!\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}}
\subsubsection[{\texorpdfstring{R\+S\+ER}{RSER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+spi\+\_\+rser\+\_\+t} \+\_\+hw\+\_\+spi\+::\+R\+S\+ER}\hypertarget{struct__hw__spi_adc7782f9d71a5e41a6628aac90593698}{}\label{struct__hw__spi_adc7782f9d71a5e41a6628aac90593698}
\mbox{[}0x30\mbox{]} D\+M\+A/\+Interrupt Request Select and Enable Register \index{\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}!R\+X\+F\+Rn@{R\+X\+F\+Rn}}
\index{R\+X\+F\+Rn@{R\+X\+F\+Rn}!\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}}
\subsubsection[{\texorpdfstring{R\+X\+F\+Rn}{RXFRn}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+spi\+\_\+rxfrn\+\_\+t} \+\_\+hw\+\_\+spi\+::\+R\+X\+F\+Rn\mbox{[}4\mbox{]}}\hypertarget{struct__hw__spi_aa7061f74ca4473dc25955d11b1b48c3b}{}\label{struct__hw__spi_aa7061f74ca4473dc25955d11b1b48c3b}
\mbox{[}0x7C\mbox{]} Receive F\+I\+FO Registers \index{\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}!SR@{SR}}
\index{SR@{SR}!\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+spi\+\_\+sr\+\_\+t} \+\_\+hw\+\_\+spi\+::\+SR}\hypertarget{struct__hw__spi_ab60993cc9b7511e3d3a1138e5d0d8940}{}\label{struct__hw__spi_ab60993cc9b7511e3d3a1138e5d0d8940}
\mbox{[}0x2C\mbox{]} Status Register \index{\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}}
\subsubsection[{\texorpdfstring{T\+CR}{TCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+spi\+\_\+tcr\+\_\+t} \+\_\+hw\+\_\+spi\+::\+T\+CR}\hypertarget{struct__hw__spi_a97ede68093ddab2278b248b657a41bf5}{}\label{struct__hw__spi_a97ede68093ddab2278b248b657a41bf5}
\mbox{[}0x8\mbox{]} Transfer Count Register \index{\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}!T\+X\+F\+Rn@{T\+X\+F\+Rn}}
\index{T\+X\+F\+Rn@{T\+X\+F\+Rn}!\+\_\+hw\+\_\+spi@{\+\_\+hw\+\_\+spi}}
\subsubsection[{\texorpdfstring{T\+X\+F\+Rn}{TXFRn}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+spi\+\_\+txfrn\+\_\+t} \+\_\+hw\+\_\+spi\+::\+T\+X\+F\+Rn\mbox{[}4\mbox{]}}\hypertarget{struct__hw__spi_a44831cf4455d20e48ebb4e5942582ceb}{}\label{struct__hw__spi_a44831cf4455d20e48ebb4e5942582ceb}
\mbox{[}0x3C\mbox{]} Transmit F\+I\+FO Registers 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+spi.\+h\end{DoxyCompactItemize}
