Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 30 21:12:07 2018
| Host         : LAPTOP-PQR7H391 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SYS_WRAPPER_timing_summary_routed.rpt -rpx SYS_WRAPPER_timing_summary_routed.rpx -warn_on_violation
| Design       : SYS_WRAPPER
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 307 register/latch pins with no clock driven by root clock pin: div/div_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sg/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1023 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.427        0.000                      0                   65        0.338        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.427        0.000                      0                   65        0.338        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.076ns (21.170%)  route 4.007ns (78.830%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.283    sg/my_clk/div_cnt[16]
    SLICE_X63Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.407 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.808    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.932 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.334    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.234    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.358 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.682     9.040    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.164 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.067    10.231    sg/my_clk/tmp_clk
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.848    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    sg/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.076ns (21.170%)  route 4.007ns (78.830%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.283    sg/my_clk/div_cnt[16]
    SLICE_X63Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.407 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.808    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.932 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.334    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.234    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.358 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.682     9.040    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.164 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.067    10.231    sg/my_clk/tmp_clk
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.848    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    sg/my_clk/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.076ns (21.170%)  route 4.007ns (78.830%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.283    sg/my_clk/div_cnt[16]
    SLICE_X63Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.407 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.808    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.932 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.334    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.234    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.358 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.682     9.040    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.164 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.067    10.231    sg/my_clk/tmp_clk
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.848    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[3]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    sg/my_clk/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.076ns (21.170%)  route 4.007ns (78.830%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.283    sg/my_clk/div_cnt[16]
    SLICE_X63Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.407 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.808    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.932 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.334    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.234    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.358 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.682     9.040    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.164 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.067    10.231    sg/my_clk/tmp_clk
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.848    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    sg/my_clk/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.076ns (21.632%)  route 3.898ns (78.368%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.283    sg/my_clk/div_cnt[16]
    SLICE_X63Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.407 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.808    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.932 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.334    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.234    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.358 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.682     9.040    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.164 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959    10.122    sg/my_clk/tmp_clk
    SLICE_X62Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    sg/my_clk/div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.076ns (21.632%)  route 3.898ns (78.368%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.283    sg/my_clk/div_cnt[16]
    SLICE_X63Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.407 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.808    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.932 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.334    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.234    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.358 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.682     9.040    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.164 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959    10.122    sg/my_clk/tmp_clk
    SLICE_X62Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    sg/my_clk/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.076ns (21.632%)  route 3.898ns (78.368%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.283    sg/my_clk/div_cnt[16]
    SLICE_X63Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.407 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.808    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.932 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.334    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.234    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.358 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.682     9.040    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.164 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959    10.122    sg/my_clk/tmp_clk
    SLICE_X62Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    sg/my_clk/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.076ns (21.632%)  route 3.898ns (78.368%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.283    sg/my_clk/div_cnt[16]
    SLICE_X63Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.407 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.808    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.932 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.334    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.234    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.358 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.682     9.040    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.164 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959    10.122    sg/my_clk/tmp_clk
    SLICE_X62Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[9]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    sg/my_clk/div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.076ns (21.774%)  route 3.866ns (78.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.283    sg/my_clk/div_cnt[16]
    SLICE_X63Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.407 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.808    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.932 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.334    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.234    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.358 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.682     9.040    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.164 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.926    10.090    sg/my_clk/tmp_clk
    SLICE_X62Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    sg/my_clk/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.076ns (21.774%)  route 3.866ns (78.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.679     6.283    sg/my_clk/div_cnt[16]
    SLICE_X63Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.407 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.808    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.932 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.334    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.234    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.358 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.682     9.040    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.164 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.926    10.090    sg/my_clk/tmp_clk
    SLICE_X62Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    sg/my_clk/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  4.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.194     1.806    sg/my_clk/div_cnt[16]
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  sg/my_clk/div_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.914    sg/my_clk/div_cnt0_carry__2_n_4
    SLICE_X62Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    sg/my_clk/div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sg/my_clk/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.194     1.809    sg/my_clk/div_cnt[28]
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.917 r  sg/my_clk/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.917    sg/my_clk/div_cnt0_carry__5_n_4
    SLICE_X62Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.860     1.987    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X62Y34         FDRE (Hold_fdre_C_D)         0.105     1.579    sg/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sg/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.194     1.804    sg/my_clk/div_cnt[8]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.912 r  sg/my_clk/div_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.912    sg/my_clk/div_cnt0_carry__0_n_4
    SLICE_X62Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.855     1.982    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    sg/my_clk/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.792%)  route 0.187ns (42.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sg/my_clk/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.187     1.796    sg/my_clk/div_cnt[1]
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  sg/my_clk/div_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.911    sg/my_clk/div_cnt0_carry_n_7
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.854     1.981    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    sg/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.472    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sg/my_clk/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.195     1.808    sg/my_clk/div_cnt[20]
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.916 r  sg/my_clk/div_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.916    sg/my_clk/div_cnt0_carry__3_n_4
    SLICE_X62Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    sg/my_clk/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sg/my_clk/div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.189     1.804    sg/my_clk/div_cnt[29]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  sg/my_clk/div_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.919    sg/my_clk/div_cnt0_carry__6_n_7
    SLICE_X62Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y35         FDRE (Hold_fdre_C_D)         0.105     1.579    sg/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.249ns (53.726%)  route 0.214ns (46.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sg/my_clk/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.214     1.824    sg/my_clk/div_cnt[4]
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.932 r  sg/my_clk/div_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.932    sg/my_clk/div_cnt0_carry_n_4
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.854     1.981    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    sg/my_clk/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.256ns (54.332%)  route 0.215ns (45.668%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sg/my_clk/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.215     1.825    sg/my_clk/div_cnt[5]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.940 r  sg/my_clk/div_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.940    sg/my_clk/div_cnt0_carry__0_n_7
    SLICE_X62Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.855     1.982    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    sg/my_clk/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.965%)  route 0.187ns (39.035%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sg/my_clk/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.187     1.796    sg/my_clk/div_cnt[1]
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.947 r  sg/my_clk/div_cnt0_carry/O[1]
                         net (fo=1, routed)           0.000     1.947    sg/my_clk/div_cnt0_carry_n_6
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.854     1.981    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    sg/my_clk/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.760%)  route 0.189ns (39.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sg/my_clk/div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.189     1.804    sg/my_clk/div_cnt[29]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.955 r  sg/my_clk/div_cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.955    sg/my_clk/div_cnt0_carry__6_n_6
    SLICE_X62Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[30]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y35         FDRE (Hold_fdre_C_D)         0.105     1.579    sg/my_clk/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   div/div_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y33   sg/my_clk/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   sg/my_clk/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   sg/my_clk/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   sg/my_clk/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   sg/my_clk/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   sg/my_clk/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   sg/my_clk/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   sg/my_clk/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div/div_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div/div_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   sg/my_clk/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   sg/my_clk/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   sg/my_clk/div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   sg/my_clk/div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   sg/my_clk/div_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   sg/my_clk/div_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   sg/my_clk/div_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   sg/my_clk/div_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   sg/my_clk/div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   sg/my_clk/div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   sg/my_clk/div_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   sg/my_clk/div_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   sg/my_clk/div_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   sg/my_clk/div_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   sg/my_clk/div_cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   sg/my_clk/div_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   sg/my_clk/div_cnt_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   sg/my_clk/div_cnt_reg[22]/C



