Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed May  1 18:07:28 2024
| Host         : tardis running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.112        0.000                      0                 4823        0.051        0.000                      0                 4823        3.500        0.000                       0                  3215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.112        0.000                      0                 4823        0.051        0.000                      0                 4823        3.500        0.000                       0                  3215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rB_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 5.004ns (63.412%)  route 2.887ns (36.588%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 13.541 - 8.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.784     5.858    iClk_IBUF_BUFG
    SLICE_X100Y91        FDRE                                         r  rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y91        FDRE (Prop_fdre_C_Q)         0.518     6.376 f  rB_reg[0]/Q
                         net (fo=4, routed)           0.340     6.715    rB_reg_n_0_[0]
    SLICE_X100Y90        LUT1 (Prop_lut1_I0_O)        0.124     6.839 r  rB[4]_i_3/O
                         net (fo=1, routed)           0.323     7.162    rB[4]_i_3_n_0
    SLICE_X99Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.742 r  rB_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.742    rB_reg[4]_i_2_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  rB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.856    rB_reg[8]_i_2_n_0
    SLICE_X99Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  rB_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.970    rB_reg[12]_i_2_n_0
    SLICE_X99Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  rB_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.084    rB_reg[16]_i_2_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  rB_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.198    rB_reg[20]_i_2_n_0
    SLICE_X99Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  rB_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.312    rB_reg[24]_i_2_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  rB_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.426    rB_reg[28]_i_2_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  rB_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    rB_reg[32]_i_2_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  rB_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    rB_reg[36]_i_2_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  rB_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.769    rB_reg[40]_i_2_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  rB_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rB_reg[44]_i_2_n_0
    SLICE_X99Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rB_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.997    rB_reg[48]_i_2_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rB_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rB_reg[52]_i_2_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rB_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.225    rB_reg[56]_i_2_n_0
    SLICE_X99Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rB_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rB_reg[60]_i_2_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rB_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rB_reg[64]_i_2_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rB_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rB_reg[68]_i_2_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rB_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rB_reg[72]_i_2_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rB_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rB_reg[76]_i_2_n_0
    SLICE_X99Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rB_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.909    rB_reg[80]_i_2_n_0
    SLICE_X99Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rB_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rB_reg[84]_i_2_n_0
    SLICE_X99Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  rB_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.137    rB_reg[88]_i_2_n_0
    SLICE_X99Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  rB_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.251    rB_reg[92]_i_2_n_0
    SLICE_X99Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  rB_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.365    rB_reg[96]_i_2_n_0
    SLICE_X99Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  rB_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.479    rB_reg[100]_i_2_n_0
    SLICE_X99Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  rB_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.593    rB_reg[104]_i_2_n_0
    SLICE_X99Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  rB_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.707    rB_reg[108]_i_2_n_0
    SLICE_X99Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  rB_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.821    rB_reg[112]_i_2_n_0
    SLICE_X99Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  rB_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.935    rB_reg[116]_i_2_n_0
    SLICE_X99Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  rB_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.049    rB_reg[120]_i_2_n_0
    SLICE_X99Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  rB_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.163    rB_reg[124]_i_2_n_0
    SLICE_X99Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  rB_reg[255]_i_2/CO[3]
                         net (fo=130, routed)         1.226    12.503    rB_reg[255]_i_2_n_0
    SLICE_X99Y129        LUT3 (Prop_lut3_I0_O)        0.124    12.627 r  rB[511]_i_5/O
                         net (fo=128, routed)         0.998    13.625    rB[511]_i_5_n_0
    SLICE_X97Y134        LUT6 (Prop_lut6_I3_O)        0.124    13.749 r  rB[511]_i_2/O
                         net (fo=1, routed)           0.000    13.749    rB[511]_i_2_n_0
    SLICE_X97Y134        FDRE                                         r  rB_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.776    13.541    iClk_IBUF_BUFG
    SLICE_X97Y134        FDRE                                         r  rB_reg[511]/C
                         clock pessimism              0.323    13.864    
                         clock uncertainty           -0.035    13.828    
    SLICE_X97Y134        FDRE (Setup_fdre_C_D)        0.032    13.860    rB_reg[511]
  -------------------------------------------------------------------
                         required time                         13.860    
                         arrival time                         -13.749    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rB_reg[492]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 5.004ns (63.484%)  route 2.878ns (36.515%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 13.541 - 8.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.784     5.858    iClk_IBUF_BUFG
    SLICE_X100Y91        FDRE                                         r  rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y91        FDRE (Prop_fdre_C_Q)         0.518     6.376 f  rB_reg[0]/Q
                         net (fo=4, routed)           0.340     6.715    rB_reg_n_0_[0]
    SLICE_X100Y90        LUT1 (Prop_lut1_I0_O)        0.124     6.839 r  rB[4]_i_3/O
                         net (fo=1, routed)           0.323     7.162    rB[4]_i_3_n_0
    SLICE_X99Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.742 r  rB_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.742    rB_reg[4]_i_2_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  rB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.856    rB_reg[8]_i_2_n_0
    SLICE_X99Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  rB_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.970    rB_reg[12]_i_2_n_0
    SLICE_X99Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  rB_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.084    rB_reg[16]_i_2_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  rB_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.198    rB_reg[20]_i_2_n_0
    SLICE_X99Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  rB_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.312    rB_reg[24]_i_2_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  rB_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.426    rB_reg[28]_i_2_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  rB_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    rB_reg[32]_i_2_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  rB_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    rB_reg[36]_i_2_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  rB_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.769    rB_reg[40]_i_2_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  rB_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rB_reg[44]_i_2_n_0
    SLICE_X99Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rB_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.997    rB_reg[48]_i_2_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rB_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rB_reg[52]_i_2_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rB_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.225    rB_reg[56]_i_2_n_0
    SLICE_X99Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rB_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rB_reg[60]_i_2_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rB_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rB_reg[64]_i_2_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rB_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rB_reg[68]_i_2_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rB_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rB_reg[72]_i_2_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rB_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rB_reg[76]_i_2_n_0
    SLICE_X99Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rB_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.909    rB_reg[80]_i_2_n_0
    SLICE_X99Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rB_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rB_reg[84]_i_2_n_0
    SLICE_X99Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  rB_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.137    rB_reg[88]_i_2_n_0
    SLICE_X99Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  rB_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.251    rB_reg[92]_i_2_n_0
    SLICE_X99Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  rB_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.365    rB_reg[96]_i_2_n_0
    SLICE_X99Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  rB_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.479    rB_reg[100]_i_2_n_0
    SLICE_X99Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  rB_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.593    rB_reg[104]_i_2_n_0
    SLICE_X99Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  rB_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.707    rB_reg[108]_i_2_n_0
    SLICE_X99Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  rB_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.821    rB_reg[112]_i_2_n_0
    SLICE_X99Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  rB_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.935    rB_reg[116]_i_2_n_0
    SLICE_X99Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  rB_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.049    rB_reg[120]_i_2_n_0
    SLICE_X99Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  rB_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.163    rB_reg[124]_i_2_n_0
    SLICE_X99Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  rB_reg[255]_i_2/CO[3]
                         net (fo=130, routed)         1.226    12.503    rB_reg[255]_i_2_n_0
    SLICE_X99Y129        LUT3 (Prop_lut3_I0_O)        0.124    12.627 r  rB[511]_i_5/O
                         net (fo=128, routed)         0.989    13.616    rB[511]_i_5_n_0
    SLICE_X97Y134        LUT6 (Prop_lut6_I3_O)        0.124    13.740 r  rB[492]_i_1/O
                         net (fo=1, routed)           0.000    13.740    rB[492]_i_1_n_0
    SLICE_X97Y134        FDRE                                         r  rB_reg[492]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.776    13.541    iClk_IBUF_BUFG
    SLICE_X97Y134        FDRE                                         r  rB_reg[492]/C
                         clock pessimism              0.323    13.864    
                         clock uncertainty           -0.035    13.828    
    SLICE_X97Y134        FDRE (Setup_fdre_C_D)        0.031    13.859    rB_reg[492]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -13.740    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rB_reg[491]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 5.004ns (63.517%)  route 2.874ns (36.483%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 13.541 - 8.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.784     5.858    iClk_IBUF_BUFG
    SLICE_X100Y91        FDRE                                         r  rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y91        FDRE (Prop_fdre_C_Q)         0.518     6.376 f  rB_reg[0]/Q
                         net (fo=4, routed)           0.340     6.715    rB_reg_n_0_[0]
    SLICE_X100Y90        LUT1 (Prop_lut1_I0_O)        0.124     6.839 r  rB[4]_i_3/O
                         net (fo=1, routed)           0.323     7.162    rB[4]_i_3_n_0
    SLICE_X99Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.742 r  rB_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.742    rB_reg[4]_i_2_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  rB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.856    rB_reg[8]_i_2_n_0
    SLICE_X99Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  rB_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.970    rB_reg[12]_i_2_n_0
    SLICE_X99Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  rB_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.084    rB_reg[16]_i_2_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  rB_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.198    rB_reg[20]_i_2_n_0
    SLICE_X99Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  rB_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.312    rB_reg[24]_i_2_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  rB_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.426    rB_reg[28]_i_2_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  rB_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    rB_reg[32]_i_2_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  rB_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    rB_reg[36]_i_2_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  rB_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.769    rB_reg[40]_i_2_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  rB_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rB_reg[44]_i_2_n_0
    SLICE_X99Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rB_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.997    rB_reg[48]_i_2_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rB_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rB_reg[52]_i_2_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rB_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.225    rB_reg[56]_i_2_n_0
    SLICE_X99Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rB_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rB_reg[60]_i_2_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rB_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rB_reg[64]_i_2_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rB_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rB_reg[68]_i_2_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rB_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rB_reg[72]_i_2_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rB_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rB_reg[76]_i_2_n_0
    SLICE_X99Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rB_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.909    rB_reg[80]_i_2_n_0
    SLICE_X99Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rB_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rB_reg[84]_i_2_n_0
    SLICE_X99Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  rB_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.137    rB_reg[88]_i_2_n_0
    SLICE_X99Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  rB_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.251    rB_reg[92]_i_2_n_0
    SLICE_X99Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  rB_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.365    rB_reg[96]_i_2_n_0
    SLICE_X99Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  rB_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.479    rB_reg[100]_i_2_n_0
    SLICE_X99Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  rB_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.593    rB_reg[104]_i_2_n_0
    SLICE_X99Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  rB_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.707    rB_reg[108]_i_2_n_0
    SLICE_X99Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  rB_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.821    rB_reg[112]_i_2_n_0
    SLICE_X99Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  rB_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.935    rB_reg[116]_i_2_n_0
    SLICE_X99Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  rB_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.049    rB_reg[120]_i_2_n_0
    SLICE_X99Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  rB_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.163    rB_reg[124]_i_2_n_0
    SLICE_X99Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  rB_reg[255]_i_2/CO[3]
                         net (fo=130, routed)         1.226    12.503    rB_reg[255]_i_2_n_0
    SLICE_X99Y129        LUT3 (Prop_lut3_I0_O)        0.124    12.627 r  rB[511]_i_5/O
                         net (fo=128, routed)         0.985    13.612    rB[511]_i_5_n_0
    SLICE_X97Y134        LUT6 (Prop_lut6_I3_O)        0.124    13.736 r  rB[491]_i_1/O
                         net (fo=1, routed)           0.000    13.736    rB[491]_i_1_n_0
    SLICE_X97Y134        FDRE                                         r  rB_reg[491]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.776    13.541    iClk_IBUF_BUFG
    SLICE_X97Y134        FDRE                                         r  rB_reg[491]/C
                         clock pessimism              0.323    13.864    
                         clock uncertainty           -0.035    13.828    
    SLICE_X97Y134        FDRE (Setup_fdre_C_D)        0.029    13.857    rB_reg[491]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rB_reg[477]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 5.004ns (63.608%)  route 2.863ns (36.392%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.539ns = ( 13.539 - 8.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.784     5.858    iClk_IBUF_BUFG
    SLICE_X100Y91        FDRE                                         r  rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y91        FDRE (Prop_fdre_C_Q)         0.518     6.376 f  rB_reg[0]/Q
                         net (fo=4, routed)           0.340     6.715    rB_reg_n_0_[0]
    SLICE_X100Y90        LUT1 (Prop_lut1_I0_O)        0.124     6.839 r  rB[4]_i_3/O
                         net (fo=1, routed)           0.323     7.162    rB[4]_i_3_n_0
    SLICE_X99Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.742 r  rB_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.742    rB_reg[4]_i_2_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  rB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.856    rB_reg[8]_i_2_n_0
    SLICE_X99Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  rB_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.970    rB_reg[12]_i_2_n_0
    SLICE_X99Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  rB_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.084    rB_reg[16]_i_2_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  rB_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.198    rB_reg[20]_i_2_n_0
    SLICE_X99Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  rB_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.312    rB_reg[24]_i_2_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  rB_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.426    rB_reg[28]_i_2_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  rB_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    rB_reg[32]_i_2_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  rB_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    rB_reg[36]_i_2_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  rB_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.769    rB_reg[40]_i_2_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  rB_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rB_reg[44]_i_2_n_0
    SLICE_X99Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rB_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.997    rB_reg[48]_i_2_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rB_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rB_reg[52]_i_2_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rB_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.225    rB_reg[56]_i_2_n_0
    SLICE_X99Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rB_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rB_reg[60]_i_2_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rB_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rB_reg[64]_i_2_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rB_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rB_reg[68]_i_2_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rB_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rB_reg[72]_i_2_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rB_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rB_reg[76]_i_2_n_0
    SLICE_X99Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rB_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.909    rB_reg[80]_i_2_n_0
    SLICE_X99Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rB_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rB_reg[84]_i_2_n_0
    SLICE_X99Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  rB_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.137    rB_reg[88]_i_2_n_0
    SLICE_X99Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  rB_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.251    rB_reg[92]_i_2_n_0
    SLICE_X99Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  rB_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.365    rB_reg[96]_i_2_n_0
    SLICE_X99Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  rB_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.479    rB_reg[100]_i_2_n_0
    SLICE_X99Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  rB_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.593    rB_reg[104]_i_2_n_0
    SLICE_X99Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  rB_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.707    rB_reg[108]_i_2_n_0
    SLICE_X99Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  rB_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.821    rB_reg[112]_i_2_n_0
    SLICE_X99Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  rB_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.935    rB_reg[116]_i_2_n_0
    SLICE_X99Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  rB_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.049    rB_reg[120]_i_2_n_0
    SLICE_X99Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  rB_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.163    rB_reg[124]_i_2_n_0
    SLICE_X99Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  rB_reg[255]_i_2/CO[3]
                         net (fo=130, routed)         1.226    12.503    rB_reg[255]_i_2_n_0
    SLICE_X99Y129        LUT3 (Prop_lut3_I0_O)        0.124    12.627 r  rB[511]_i_5/O
                         net (fo=128, routed)         0.974    13.601    rB[511]_i_5_n_0
    SLICE_X95Y132        LUT6 (Prop_lut6_I3_O)        0.124    13.725 r  rB[477]_i_1/O
                         net (fo=1, routed)           0.000    13.725    rB[477]_i_1_n_0
    SLICE_X95Y132        FDRE                                         r  rB_reg[477]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.774    13.539    iClk_IBUF_BUFG
    SLICE_X95Y132        FDRE                                         r  rB_reg[477]/C
                         clock pessimism              0.323    13.862    
                         clock uncertainty           -0.035    13.826    
    SLICE_X95Y132        FDRE (Setup_fdre_C_D)        0.031    13.857    rB_reg[477]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rB_reg[429]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.850ns  (logic 5.004ns (63.745%)  route 2.846ns (36.255%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.534ns = ( 13.534 - 8.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.784     5.858    iClk_IBUF_BUFG
    SLICE_X100Y91        FDRE                                         r  rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y91        FDRE (Prop_fdre_C_Q)         0.518     6.376 f  rB_reg[0]/Q
                         net (fo=4, routed)           0.340     6.715    rB_reg_n_0_[0]
    SLICE_X100Y90        LUT1 (Prop_lut1_I0_O)        0.124     6.839 r  rB[4]_i_3/O
                         net (fo=1, routed)           0.323     7.162    rB[4]_i_3_n_0
    SLICE_X99Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.742 r  rB_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.742    rB_reg[4]_i_2_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  rB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.856    rB_reg[8]_i_2_n_0
    SLICE_X99Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  rB_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.970    rB_reg[12]_i_2_n_0
    SLICE_X99Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  rB_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.084    rB_reg[16]_i_2_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  rB_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.198    rB_reg[20]_i_2_n_0
    SLICE_X99Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  rB_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.312    rB_reg[24]_i_2_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  rB_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.426    rB_reg[28]_i_2_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  rB_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    rB_reg[32]_i_2_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  rB_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    rB_reg[36]_i_2_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  rB_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.769    rB_reg[40]_i_2_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  rB_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rB_reg[44]_i_2_n_0
    SLICE_X99Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rB_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.997    rB_reg[48]_i_2_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rB_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rB_reg[52]_i_2_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rB_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.225    rB_reg[56]_i_2_n_0
    SLICE_X99Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rB_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rB_reg[60]_i_2_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rB_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rB_reg[64]_i_2_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rB_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rB_reg[68]_i_2_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rB_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rB_reg[72]_i_2_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rB_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rB_reg[76]_i_2_n_0
    SLICE_X99Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rB_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.909    rB_reg[80]_i_2_n_0
    SLICE_X99Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rB_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rB_reg[84]_i_2_n_0
    SLICE_X99Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  rB_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.137    rB_reg[88]_i_2_n_0
    SLICE_X99Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  rB_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.251    rB_reg[92]_i_2_n_0
    SLICE_X99Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  rB_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.365    rB_reg[96]_i_2_n_0
    SLICE_X99Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  rB_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.479    rB_reg[100]_i_2_n_0
    SLICE_X99Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  rB_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.593    rB_reg[104]_i_2_n_0
    SLICE_X99Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  rB_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.707    rB_reg[108]_i_2_n_0
    SLICE_X99Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  rB_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.821    rB_reg[112]_i_2_n_0
    SLICE_X99Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  rB_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.935    rB_reg[116]_i_2_n_0
    SLICE_X99Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  rB_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.049    rB_reg[120]_i_2_n_0
    SLICE_X99Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  rB_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.163    rB_reg[124]_i_2_n_0
    SLICE_X99Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  rB_reg[255]_i_2/CO[3]
                         net (fo=130, routed)         1.226    12.503    rB_reg[255]_i_2_n_0
    SLICE_X99Y129        LUT3 (Prop_lut3_I0_O)        0.124    12.627 r  rB[511]_i_5/O
                         net (fo=128, routed)         0.957    13.584    rB[511]_i_5_n_0
    SLICE_X93Y130        LUT6 (Prop_lut6_I3_O)        0.124    13.708 r  rB[429]_i_1/O
                         net (fo=1, routed)           0.000    13.708    rB[429]_i_1_n_0
    SLICE_X93Y130        FDRE                                         r  rB_reg[429]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.769    13.534    iClk_IBUF_BUFG
    SLICE_X93Y130        FDRE                                         r  rB_reg[429]/C
                         clock pessimism              0.323    13.857    
                         clock uncertainty           -0.035    13.821    
    SLICE_X93Y130        FDRE (Setup_fdre_C_D)        0.029    13.850    rB_reg[429]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rB_reg[456]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 5.004ns (64.212%)  route 2.789ns (35.788%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 13.537 - 8.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.784     5.858    iClk_IBUF_BUFG
    SLICE_X100Y91        FDRE                                         r  rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y91        FDRE (Prop_fdre_C_Q)         0.518     6.376 f  rB_reg[0]/Q
                         net (fo=4, routed)           0.340     6.715    rB_reg_n_0_[0]
    SLICE_X100Y90        LUT1 (Prop_lut1_I0_O)        0.124     6.839 r  rB[4]_i_3/O
                         net (fo=1, routed)           0.323     7.162    rB[4]_i_3_n_0
    SLICE_X99Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.742 r  rB_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.742    rB_reg[4]_i_2_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  rB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.856    rB_reg[8]_i_2_n_0
    SLICE_X99Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  rB_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.970    rB_reg[12]_i_2_n_0
    SLICE_X99Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  rB_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.084    rB_reg[16]_i_2_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  rB_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.198    rB_reg[20]_i_2_n_0
    SLICE_X99Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  rB_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.312    rB_reg[24]_i_2_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  rB_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.426    rB_reg[28]_i_2_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  rB_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    rB_reg[32]_i_2_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  rB_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    rB_reg[36]_i_2_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  rB_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.769    rB_reg[40]_i_2_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  rB_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rB_reg[44]_i_2_n_0
    SLICE_X99Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rB_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.997    rB_reg[48]_i_2_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rB_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rB_reg[52]_i_2_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rB_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.225    rB_reg[56]_i_2_n_0
    SLICE_X99Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rB_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rB_reg[60]_i_2_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rB_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rB_reg[64]_i_2_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rB_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rB_reg[68]_i_2_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rB_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rB_reg[72]_i_2_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rB_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rB_reg[76]_i_2_n_0
    SLICE_X99Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rB_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.909    rB_reg[80]_i_2_n_0
    SLICE_X99Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rB_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rB_reg[84]_i_2_n_0
    SLICE_X99Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  rB_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.137    rB_reg[88]_i_2_n_0
    SLICE_X99Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  rB_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.251    rB_reg[92]_i_2_n_0
    SLICE_X99Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  rB_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.365    rB_reg[96]_i_2_n_0
    SLICE_X99Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  rB_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.479    rB_reg[100]_i_2_n_0
    SLICE_X99Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  rB_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.593    rB_reg[104]_i_2_n_0
    SLICE_X99Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  rB_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.707    rB_reg[108]_i_2_n_0
    SLICE_X99Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  rB_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.821    rB_reg[112]_i_2_n_0
    SLICE_X99Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  rB_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.935    rB_reg[116]_i_2_n_0
    SLICE_X99Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  rB_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.049    rB_reg[120]_i_2_n_0
    SLICE_X99Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  rB_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.163    rB_reg[124]_i_2_n_0
    SLICE_X99Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  rB_reg[255]_i_2/CO[3]
                         net (fo=130, routed)         1.226    12.503    rB_reg[255]_i_2_n_0
    SLICE_X99Y129        LUT3 (Prop_lut3_I0_O)        0.124    12.627 r  rB[511]_i_5/O
                         net (fo=128, routed)         0.900    13.527    rB[511]_i_5_n_0
    SLICE_X95Y131        LUT6 (Prop_lut6_I3_O)        0.124    13.651 r  rB[456]_i_1/O
                         net (fo=1, routed)           0.000    13.651    rB[456]_i_1_n_0
    SLICE_X95Y131        FDRE                                         r  rB_reg[456]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.772    13.537    iClk_IBUF_BUFG
    SLICE_X95Y131        FDRE                                         r  rB_reg[456]/C
                         clock pessimism              0.323    13.860    
                         clock uncertainty           -0.035    13.824    
    SLICE_X95Y131        FDRE (Setup_fdre_C_D)        0.029    13.853    rB_reg[456]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rB_reg[475]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 5.004ns (64.236%)  route 2.786ns (35.764%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 13.537 - 8.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.784     5.858    iClk_IBUF_BUFG
    SLICE_X100Y91        FDRE                                         r  rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y91        FDRE (Prop_fdre_C_Q)         0.518     6.376 f  rB_reg[0]/Q
                         net (fo=4, routed)           0.340     6.715    rB_reg_n_0_[0]
    SLICE_X100Y90        LUT1 (Prop_lut1_I0_O)        0.124     6.839 r  rB[4]_i_3/O
                         net (fo=1, routed)           0.323     7.162    rB[4]_i_3_n_0
    SLICE_X99Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.742 r  rB_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.742    rB_reg[4]_i_2_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  rB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.856    rB_reg[8]_i_2_n_0
    SLICE_X99Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  rB_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.970    rB_reg[12]_i_2_n_0
    SLICE_X99Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  rB_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.084    rB_reg[16]_i_2_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  rB_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.198    rB_reg[20]_i_2_n_0
    SLICE_X99Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  rB_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.312    rB_reg[24]_i_2_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  rB_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.426    rB_reg[28]_i_2_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  rB_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    rB_reg[32]_i_2_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  rB_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    rB_reg[36]_i_2_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  rB_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.769    rB_reg[40]_i_2_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  rB_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rB_reg[44]_i_2_n_0
    SLICE_X99Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rB_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.997    rB_reg[48]_i_2_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rB_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rB_reg[52]_i_2_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rB_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.225    rB_reg[56]_i_2_n_0
    SLICE_X99Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rB_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rB_reg[60]_i_2_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rB_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rB_reg[64]_i_2_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rB_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rB_reg[68]_i_2_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rB_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rB_reg[72]_i_2_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rB_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rB_reg[76]_i_2_n_0
    SLICE_X99Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rB_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.909    rB_reg[80]_i_2_n_0
    SLICE_X99Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rB_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rB_reg[84]_i_2_n_0
    SLICE_X99Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  rB_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.137    rB_reg[88]_i_2_n_0
    SLICE_X99Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  rB_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.251    rB_reg[92]_i_2_n_0
    SLICE_X99Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  rB_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.365    rB_reg[96]_i_2_n_0
    SLICE_X99Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  rB_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.479    rB_reg[100]_i_2_n_0
    SLICE_X99Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  rB_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.593    rB_reg[104]_i_2_n_0
    SLICE_X99Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  rB_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.707    rB_reg[108]_i_2_n_0
    SLICE_X99Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  rB_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.821    rB_reg[112]_i_2_n_0
    SLICE_X99Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  rB_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.935    rB_reg[116]_i_2_n_0
    SLICE_X99Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  rB_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.049    rB_reg[120]_i_2_n_0
    SLICE_X99Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  rB_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.163    rB_reg[124]_i_2_n_0
    SLICE_X99Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  rB_reg[255]_i_2/CO[3]
                         net (fo=130, routed)         1.226    12.503    rB_reg[255]_i_2_n_0
    SLICE_X99Y129        LUT3 (Prop_lut3_I0_O)        0.124    12.627 r  rB[511]_i_5/O
                         net (fo=128, routed)         0.897    13.524    rB[511]_i_5_n_0
    SLICE_X95Y131        LUT6 (Prop_lut6_I3_O)        0.124    13.648 r  rB[475]_i_1/O
                         net (fo=1, routed)           0.000    13.648    rB[475]_i_1_n_0
    SLICE_X95Y131        FDRE                                         r  rB_reg[475]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.772    13.537    iClk_IBUF_BUFG
    SLICE_X95Y131        FDRE                                         r  rB_reg[475]/C
                         clock pessimism              0.323    13.860    
                         clock uncertainty           -0.035    13.824    
    SLICE_X95Y131        FDRE (Setup_fdre_C_D)        0.031    13.855    rB_reg[475]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 FSM_sequential_rFSM_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rB_reg[473]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 0.580ns (7.531%)  route 7.122ns (92.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 13.537 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.864     5.938    iClk_IBUF_BUFG
    SLICE_X107Y99        FDRE                                         r  FSM_sequential_rFSM_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  FSM_sequential_rFSM_reg[0]_rep__1/Q
                         net (fo=128, routed)         7.122    13.515    FSM_sequential_rFSM_reg[0]_rep__1_n_0
    SLICE_X101Y131       LUT6 (Prop_lut6_I1_O)        0.124    13.639 r  rB[473]_i_1/O
                         net (fo=1, routed)           0.000    13.639    rB[473]_i_1_n_0
    SLICE_X101Y131       FDRE                                         r  rB_reg[473]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.772    13.537    iClk_IBUF_BUFG
    SLICE_X101Y131       FDRE                                         r  rB_reg[473]/C
                         clock pessimism              0.323    13.860    
                         clock uncertainty           -0.035    13.824    
    SLICE_X101Y131       FDRE (Setup_fdre_C_D)        0.029    13.853    rB_reg[473]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rB_reg[472]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 5.004ns (64.343%)  route 2.773ns (35.657%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.539ns = ( 13.539 - 8.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.784     5.858    iClk_IBUF_BUFG
    SLICE_X100Y91        FDRE                                         r  rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y91        FDRE (Prop_fdre_C_Q)         0.518     6.376 f  rB_reg[0]/Q
                         net (fo=4, routed)           0.340     6.715    rB_reg_n_0_[0]
    SLICE_X100Y90        LUT1 (Prop_lut1_I0_O)        0.124     6.839 r  rB[4]_i_3/O
                         net (fo=1, routed)           0.323     7.162    rB[4]_i_3_n_0
    SLICE_X99Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.742 r  rB_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.742    rB_reg[4]_i_2_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  rB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.856    rB_reg[8]_i_2_n_0
    SLICE_X99Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  rB_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.970    rB_reg[12]_i_2_n_0
    SLICE_X99Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  rB_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.084    rB_reg[16]_i_2_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  rB_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.198    rB_reg[20]_i_2_n_0
    SLICE_X99Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  rB_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.312    rB_reg[24]_i_2_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  rB_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.426    rB_reg[28]_i_2_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  rB_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    rB_reg[32]_i_2_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  rB_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    rB_reg[36]_i_2_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  rB_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.769    rB_reg[40]_i_2_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  rB_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rB_reg[44]_i_2_n_0
    SLICE_X99Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rB_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.997    rB_reg[48]_i_2_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rB_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rB_reg[52]_i_2_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rB_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.225    rB_reg[56]_i_2_n_0
    SLICE_X99Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rB_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rB_reg[60]_i_2_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rB_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rB_reg[64]_i_2_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rB_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rB_reg[68]_i_2_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rB_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rB_reg[72]_i_2_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rB_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rB_reg[76]_i_2_n_0
    SLICE_X99Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rB_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.909    rB_reg[80]_i_2_n_0
    SLICE_X99Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rB_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rB_reg[84]_i_2_n_0
    SLICE_X99Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  rB_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.137    rB_reg[88]_i_2_n_0
    SLICE_X99Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  rB_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.251    rB_reg[92]_i_2_n_0
    SLICE_X99Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  rB_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.365    rB_reg[96]_i_2_n_0
    SLICE_X99Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  rB_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.479    rB_reg[100]_i_2_n_0
    SLICE_X99Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  rB_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.593    rB_reg[104]_i_2_n_0
    SLICE_X99Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  rB_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.707    rB_reg[108]_i_2_n_0
    SLICE_X99Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  rB_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.821    rB_reg[112]_i_2_n_0
    SLICE_X99Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  rB_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.935    rB_reg[116]_i_2_n_0
    SLICE_X99Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  rB_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.049    rB_reg[120]_i_2_n_0
    SLICE_X99Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  rB_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.163    rB_reg[124]_i_2_n_0
    SLICE_X99Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  rB_reg[255]_i_2/CO[3]
                         net (fo=130, routed)         1.226    12.503    rB_reg[255]_i_2_n_0
    SLICE_X99Y129        LUT3 (Prop_lut3_I0_O)        0.124    12.627 r  rB[511]_i_5/O
                         net (fo=128, routed)         0.884    13.511    rB[511]_i_5_n_0
    SLICE_X95Y132        LUT6 (Prop_lut6_I3_O)        0.124    13.635 r  rB[472]_i_1/O
                         net (fo=1, routed)           0.000    13.635    rB[472]_i_1_n_0
    SLICE_X95Y132        FDRE                                         r  rB_reg[472]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.774    13.539    iClk_IBUF_BUFG
    SLICE_X95Y132        FDRE                                         r  rB_reg[472]/C
                         clock pessimism              0.323    13.862    
                         clock uncertainty           -0.035    13.826    
    SLICE_X95Y132        FDRE (Setup_fdre_C_D)        0.029    13.855    rB_reg[472]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                         -13.635    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rB_reg[421]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 5.004ns (64.332%)  route 2.774ns (35.668%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 13.540 - 8.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.784     5.858    iClk_IBUF_BUFG
    SLICE_X100Y91        FDRE                                         r  rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y91        FDRE (Prop_fdre_C_Q)         0.518     6.376 f  rB_reg[0]/Q
                         net (fo=4, routed)           0.340     6.715    rB_reg_n_0_[0]
    SLICE_X100Y90        LUT1 (Prop_lut1_I0_O)        0.124     6.839 r  rB[4]_i_3/O
                         net (fo=1, routed)           0.323     7.162    rB[4]_i_3_n_0
    SLICE_X99Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.742 r  rB_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.742    rB_reg[4]_i_2_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  rB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.856    rB_reg[8]_i_2_n_0
    SLICE_X99Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.970 r  rB_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.970    rB_reg[12]_i_2_n_0
    SLICE_X99Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.084 r  rB_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.084    rB_reg[16]_i_2_n_0
    SLICE_X99Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.198 r  rB_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.198    rB_reg[20]_i_2_n_0
    SLICE_X99Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.312 r  rB_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.312    rB_reg[24]_i_2_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  rB_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.426    rB_reg[28]_i_2_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.540 r  rB_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    rB_reg[32]_i_2_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  rB_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    rB_reg[36]_i_2_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  rB_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.769    rB_reg[40]_i_2_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.883 r  rB_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rB_reg[44]_i_2_n_0
    SLICE_X99Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rB_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.997    rB_reg[48]_i_2_n_0
    SLICE_X99Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rB_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rB_reg[52]_i_2_n_0
    SLICE_X99Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rB_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.225    rB_reg[56]_i_2_n_0
    SLICE_X99Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rB_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rB_reg[60]_i_2_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rB_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rB_reg[64]_i_2_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rB_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rB_reg[68]_i_2_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rB_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rB_reg[72]_i_2_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rB_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rB_reg[76]_i_2_n_0
    SLICE_X99Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rB_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.909    rB_reg[80]_i_2_n_0
    SLICE_X99Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rB_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rB_reg[84]_i_2_n_0
    SLICE_X99Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  rB_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.137    rB_reg[88]_i_2_n_0
    SLICE_X99Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.251 r  rB_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.251    rB_reg[92]_i_2_n_0
    SLICE_X99Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.365 r  rB_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.365    rB_reg[96]_i_2_n_0
    SLICE_X99Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.479 r  rB_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.479    rB_reg[100]_i_2_n_0
    SLICE_X99Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.593 r  rB_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.593    rB_reg[104]_i_2_n_0
    SLICE_X99Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  rB_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.707    rB_reg[108]_i_2_n_0
    SLICE_X99Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  rB_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.821    rB_reg[112]_i_2_n_0
    SLICE_X99Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  rB_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.935    rB_reg[116]_i_2_n_0
    SLICE_X99Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.049 r  rB_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.049    rB_reg[120]_i_2_n_0
    SLICE_X99Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  rB_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.163    rB_reg[124]_i_2_n_0
    SLICE_X99Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  rB_reg[255]_i_2/CO[3]
                         net (fo=130, routed)         1.226    12.503    rB_reg[255]_i_2_n_0
    SLICE_X99Y129        LUT3 (Prop_lut3_I0_O)        0.124    12.627 r  rB[511]_i_5/O
                         net (fo=128, routed)         0.885    13.512    rB[511]_i_5_n_0
    SLICE_X97Y133        LUT6 (Prop_lut6_I3_O)        0.124    13.636 r  rB[421]_i_1/O
                         net (fo=1, routed)           0.000    13.636    rB[421]_i_1_n_0
    SLICE_X97Y133        FDRE                                         r  rB_reg[421]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        1.775    13.540    iClk_IBUF_BUFG
    SLICE_X97Y133        FDRE                                         r  rB_reg[421]/C
                         clock pessimism              0.323    13.863    
                         clock uncertainty           -0.035    13.827    
    SLICE_X97Y133        FDRE (Setup_fdre_C_D)        0.032    13.859    rB_reg[421]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                  0.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[396]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[364]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.630%)  route 0.168ns (54.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.666     1.753    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X88Y101        FDRE                                         r  MP_ADDER_INST/regResult_reg[396]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  MP_ADDER_INST/regResult_reg[396]/Q
                         net (fo=2, routed)           0.168     2.062    MP_ADDER_INST/wRes[396]
    SLICE_X87Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[364]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.854     2.196    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[364]/C
                         clock pessimism             -0.261     1.935    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.075     2.010    MP_ADDER_INST/regResult_reg[364]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[309]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rRes_reg[309]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.910%)  route 0.159ns (46.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.666     1.753    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X85Y100        FDRE                                         r  MP_ADDER_INST/regResult_reg[309]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  MP_ADDER_INST/regResult_reg[309]/Q
                         net (fo=2, routed)           0.159     2.053    MP_ADDER_INST/wRes[309]
    SLICE_X84Y99         LUT4 (Prop_lut4_I3_O)        0.045     2.098 r  MP_ADDER_INST/rRes[309]_i_1/O
                         net (fo=1, routed)           0.000     2.098    MP_ADDER_INST_n_211
    SLICE_X84Y99         FDRE                                         r  rRes_reg[309]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.853     2.195    iClk_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  rRes_reg[309]/C
                         clock pessimism             -0.261     1.934    
    SLICE_X84Y99         FDRE (Hold_fdre_C_D)         0.091     2.025    rRes_reg[309]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[237]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[205]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.486%)  route 0.183ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.666     1.753    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X83Y101        FDRE                                         r  MP_ADDER_INST/regResult_reg[237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  MP_ADDER_INST/regResult_reg[237]/Q
                         net (fo=2, routed)           0.183     2.077    MP_ADDER_INST/wRes[237]
    SLICE_X82Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.853     2.195    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X82Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[205]/C
                         clock pessimism             -0.261     1.934    
    SLICE_X82Y99         FDRE (Hold_fdre_C_D)         0.064     1.998    MP_ADDER_INST/regResult_reg[205]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rB_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.905%)  route 0.342ns (62.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.608     1.694    iClk_IBUF_BUFG
    SLICE_X98Y94         FDRE                                         r  rB_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y94         FDRE (Prop_fdre_C_Q)         0.164     1.858 r  rB_reg[27]/Q
                         net (fo=3, routed)           0.342     2.201    MP_ADDER_INST/regB_Q_reg[511]_0[27]
    SLICE_X102Y102       LUT5 (Prop_lut5_I4_O)        0.045     2.246 r  MP_ADDER_INST/regB_Q[27]_i_1/O
                         net (fo=1, routed)           0.000     2.246    MP_ADDER_INST/muxB_Out[27]
    SLICE_X102Y102       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.965     2.307    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X102Y102       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[27]/C
                         clock pessimism             -0.261     2.046    
    SLICE_X102Y102       FDRE (Hold_fdre_C_D)         0.120     2.166    MP_ADDER_INST/regB_Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regB_Q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.821%)  route 0.203ns (52.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.691     1.778    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X103Y101       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141     1.919 r  MP_ADDER_INST/regB_Q_reg[39]/Q
                         net (fo=1, routed)           0.203     2.122    MP_ADDER_INST/regB_Q__0[39]
    SLICE_X96Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.167 r  MP_ADDER_INST/regB_Q[7]_i_1/O
                         net (fo=1, routed)           0.000     2.167    MP_ADDER_INST/muxB_Out[7]
    SLICE_X96Y99         FDRE                                         r  MP_ADDER_INST/regB_Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.878     2.220    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X96Y99         FDRE                                         r  MP_ADDER_INST/regB_Q_reg[7]/C
                         clock pessimism             -0.261     1.959    
    SLICE_X96Y99         FDRE (Hold_fdre_C_D)         0.121     2.080    MP_ADDER_INST/regB_Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 rB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.949%)  route 0.357ns (63.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.607     1.693    iClk_IBUF_BUFG
    SLICE_X100Y92        FDRE                                         r  rB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y92        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  rB_reg[11]/Q
                         net (fo=3, routed)           0.357     2.214    MP_ADDER_INST/regB_Q_reg[511]_0[11]
    SLICE_X100Y102       LUT5 (Prop_lut5_I4_O)        0.045     2.259 r  MP_ADDER_INST/regB_Q[11]_i_1/O
                         net (fo=1, routed)           0.000     2.259    MP_ADDER_INST/muxB_Out[11]
    SLICE_X100Y102       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.965     2.307    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X100Y102       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[11]/C
                         clock pessimism             -0.261     2.046    
    SLICE_X100Y102       FDRE (Hold_fdre_C_D)         0.120     2.166    MP_ADDER_INST/regB_Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[436]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[404]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.373%)  route 0.184ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.666     1.753    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X89Y101        FDRE                                         r  MP_ADDER_INST/regResult_reg[436]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  MP_ADDER_INST/regResult_reg[436]/Q
                         net (fo=2, routed)           0.184     2.078    MP_ADDER_INST/wRes[436]
    SLICE_X89Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[404]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.854     2.196    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X89Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[404]/C
                         clock pessimism             -0.261     1.935    
    SLICE_X89Y99         FDRE (Hold_fdre_C_D)         0.047     1.982    MP_ADDER_INST/regResult_reg[404]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regA_Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[489]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.190ns (45.963%)  route 0.223ns (54.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.689     1.776    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X93Y100        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y100        FDRE (Prop_fdre_C_Q)         0.141     1.917 r  MP_ADDER_INST/regA_Q_reg[9]/Q
                         net (fo=4, routed)           0.223     2.140    MP_ADDER_INST/regA_Q_reg_n_0_[9]
    SLICE_X96Y99         LUT5 (Prop_lut5_I3_O)        0.049     2.189 r  MP_ADDER_INST/regResult[489]_i_1/O
                         net (fo=1, routed)           0.000     2.189    MP_ADDER_INST/p_0_in[489]
    SLICE_X96Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[489]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.878     2.220    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X96Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[489]/C
                         clock pessimism             -0.261     1.959    
    SLICE_X96Y99         FDRE (Hold_fdre_C_D)         0.131     2.090    MP_ADDER_INST/regResult_reg[489]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[301]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rRes_reg[301]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.742%)  route 0.188ns (50.258%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.666     1.753    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X85Y101        FDRE                                         r  MP_ADDER_INST/regResult_reg[301]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  MP_ADDER_INST/regResult_reg[301]/Q
                         net (fo=2, routed)           0.188     2.082    MP_ADDER_INST/wRes[301]
    SLICE_X84Y98         LUT4 (Prop_lut4_I3_O)        0.045     2.127 r  MP_ADDER_INST/rRes[301]_i_1/O
                         net (fo=1, routed)           0.000     2.127    MP_ADDER_INST_n_219
    SLICE_X84Y98         FDRE                                         r  rRes_reg[301]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.853     2.195    iClk_IBUF_BUFG
    SLICE_X84Y98         FDRE                                         r  rRes_reg[301]/C
                         clock pessimism             -0.261     1.934    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.092     2.026    rRes_reg[301]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regB_Q_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.688     1.775    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X103Y111       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y111       FDRE (Prop_fdre_C_Q)         0.141     1.916 r  MP_ADDER_INST/regB_Q_reg[126]/Q
                         net (fo=1, routed)           0.052     1.968    MP_ADDER_INST/regB_Q__0[126]
    SLICE_X102Y111       LUT5 (Prop_lut5_I3_O)        0.045     2.013 r  MP_ADDER_INST/regB_Q[94]_i_1/O
                         net (fo=1, routed)           0.000     2.013    MP_ADDER_INST/muxB_Out[94]
    SLICE_X102Y111       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3214, routed)        0.962     2.304    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X102Y111       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[94]/C
                         clock pessimism             -0.517     1.788    
    SLICE_X102Y111       FDRE (Hold_fdre_C_D)         0.121     1.909    MP_ADDER_INST/regB_Q_reg[94]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y99   FSM_sequential_rFSM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y99   FSM_sequential_rFSM_reg[0]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y99   FSM_sequential_rFSM_reg[0]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y99   FSM_sequential_rFSM_reg[0]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X94Y109   FSM_sequential_rFSM_reg[0]_rep__10/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X95Y98    FSM_sequential_rFSM_reg[0]_rep__2/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X95Y99    FSM_sequential_rFSM_reg[0]_rep__3/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X95Y99    FSM_sequential_rFSM_reg[0]_rep__4/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y99    FSM_sequential_rFSM_reg[0]_rep__5/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y112  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y112  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y111  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y112  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y112  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y111  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_rep__6/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y114  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y114  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y111  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y111  MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   FSM_sequential_rFSM_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   FSM_sequential_rFSM_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   FSM_sequential_rFSM_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   FSM_sequential_rFSM_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   FSM_sequential_rFSM_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   FSM_sequential_rFSM_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   FSM_sequential_rFSM_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   FSM_sequential_rFSM_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X95Y98    FSM_sequential_rFSM_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X95Y98    FSM_sequential_rFSM_reg[0]_rep__2/C



