   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "arm_cfft_radix2_q15.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.arm_cfft_radix2_q15,"ax",%progbits
  20              	 .align 2
  21              	 .global arm_cfft_radix2_q15
  22              	 .thumb
  23              	 .thumb_func
  25              	arm_cfft_radix2_q15:
  26              	.LFB135:
  27              	 .file 1 "../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c"
   1:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** /* ----------------------------------------------------------------------
   2:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * Project:      CMSIS DSP Library
   3:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * Title:        arm_cfft_radix2_q15.c
   4:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * Description:  Radix-2 Decimation in Frequency CFFT & CIFFT Fixed point processing function
   5:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  *
   6:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * $Date:        27. January 2017
   7:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * $Revision:    V.1.5.1
   8:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  *
   9:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * Target Processor: Cortex-M cores
  10:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * -------------------------------------------------------------------- */
  11:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** /*
  12:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  14:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  16:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * not use this file except in compliance with the License.
  18:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * You may obtain a copy of the License at
  19:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  20:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  22:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * See the License for the specific language governing permissions and
  26:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * limitations under the License.
  27:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  28:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
  29:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  30:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
  31:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_q15(
  32:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pSrc,
  33:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t fftLen,
  34:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pCoef,
  35:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   uint16_t twidCoefModifier);
  36:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
  37:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_inverse_q15(
  38:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pSrc,
  39:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t fftLen,
  40:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pCoef,
  41:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   uint16_t twidCoefModifier);
  42:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
  43:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_bitreversal_q15(
  44:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pSrc,
  45:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t fftLen,
  46:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   uint16_t bitRevFactor,
  47:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   uint16_t * pBitRevTab);
  48:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
  49:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  50:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * @ingroup groupTransforms
  51:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  52:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
  53:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  54:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * @addtogroup ComplexFFT
  55:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * @{
  56:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  57:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
  58:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  59:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * @details
  60:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * @brief Processing function for the fixed-point CFFT/CIFFT.
  61:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * @deprecated Do not use this function.  It has been superseded by \ref arm_cfft_q15 and will be r
  62:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * @param[in]      *S    points to an instance of the fixed-point CFFT/CIFFT structure.
  63:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * @param[in, out] *pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processin
  64:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * @return none.
  65:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  66:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
  67:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_cfft_radix2_q15(
  68:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   const arm_cfft_radix2_instance_q15 * S,
  69:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pSrc)
  70:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** {
  28              	 .loc 1 70 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32 0000 80B5     	 push {r7,lr}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 8
  35              	 .cfi_offset 7,-8
  36              	 .cfi_offset 14,-4
  37 0002 82B0     	 sub sp,sp,#8
  38              	.LCFI1:
  39              	 .cfi_def_cfa_offset 16
  40 0004 00AF     	 add r7,sp,#0
  41              	.LCFI2:
  42              	 .cfi_def_cfa_register 7
  43 0006 7860     	 str r0,[r7,#4]
  44 0008 3960     	 str r1,[r7]
  71:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
  72:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   if (S->ifftFlag == 1u)
  45              	 .loc 1 72 0
  46 000a 7B68     	 ldr r3,[r7,#4]
  47 000c 9B78     	 ldrb r3,[r3,#2]
  48 000e 012B     	 cmp r3,#1
  49 0010 0AD1     	 bne .L2
  73:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
  74:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     arm_radix2_butterfly_inverse_q15(pSrc, S->fftLen,
  50              	 .loc 1 74 0
  51 0012 7B68     	 ldr r3,[r7,#4]
  52 0014 1B88     	 ldrh r3,[r3]
  53 0016 1946     	 mov r1,r3
  54 0018 7B68     	 ldr r3,[r7,#4]
  55 001a 5A68     	 ldr r2,[r3,#4]
  56 001c 7B68     	 ldr r3,[r7,#4]
  57 001e 9B89     	 ldrh r3,[r3,#12]
  58 0020 3868     	 ldr r0,[r7]
  59 0022 FFF7FEFF 	 bl arm_radix2_butterfly_inverse_q15
  60 0026 09E0     	 b .L3
  61              	.L2:
  75:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****                                      S->pTwiddle, S->twidCoefModifier);
  76:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   }
  77:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   else
  78:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
  79:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     arm_radix2_butterfly_q15(pSrc, S->fftLen,
  62              	 .loc 1 79 0
  63 0028 7B68     	 ldr r3,[r7,#4]
  64 002a 1B88     	 ldrh r3,[r3]
  65 002c 1946     	 mov r1,r3
  66 002e 7B68     	 ldr r3,[r7,#4]
  67 0030 5A68     	 ldr r2,[r3,#4]
  68 0032 7B68     	 ldr r3,[r7,#4]
  69 0034 9B89     	 ldrh r3,[r3,#12]
  70 0036 3868     	 ldr r0,[r7]
  71 0038 FFF7FEFF 	 bl arm_radix2_butterfly_q15
  72              	.L3:
  80:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****                              S->pTwiddle, S->twidCoefModifier);
  81:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   }
  82:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
  83:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   arm_bitreversal_q15(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
  73              	 .loc 1 83 0
  74 003c 7B68     	 ldr r3,[r7,#4]
  75 003e 1B88     	 ldrh r3,[r3]
  76 0040 1946     	 mov r1,r3
  77 0042 7B68     	 ldr r3,[r7,#4]
  78 0044 DA89     	 ldrh r2,[r3,#14]
  79 0046 7B68     	 ldr r3,[r7,#4]
  80 0048 9B68     	 ldr r3,[r3,#8]
  81 004a 3868     	 ldr r0,[r7]
  82 004c FFF7FEFF 	 bl arm_bitreversal_q15
  84:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** }
  83              	 .loc 1 84 0
  84 0050 0837     	 adds r7,r7,#8
  85              	.LCFI3:
  86              	 .cfi_def_cfa_offset 8
  87 0052 BD46     	 mov sp,r7
  88              	.LCFI4:
  89              	 .cfi_def_cfa_register 13
  90              	 
  91 0054 80BD     	 pop {r7,pc}
  92              	 .cfi_endproc
  93              	.LFE135:
  95 0056 00BF     	 .section .text.arm_radix2_butterfly_q15,"ax",%progbits
  96              	 .align 2
  97              	 .global arm_radix2_butterfly_q15
  98              	 .thumb
  99              	 .thumb_func
 101              	arm_radix2_butterfly_q15:
 102              	.LFB136:
  85:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
  86:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  87:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  * @} end of ComplexFFT group
  88:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  89:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
  90:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_q15(
  91:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pSrc,
  92:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t fftLen,
  93:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pCoef,
  94:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   uint16_t twidCoefModifier)
  95:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** {
 103              	 .loc 1 95 0
 104              	 .cfi_startproc
 105              	 
 106              	 
 107              	 
 108 0000 90B4     	 push {r4,r7}
 109              	.LCFI5:
 110              	 .cfi_def_cfa_offset 8
 111              	 .cfi_offset 4,-8
 112              	 .cfi_offset 7,-4
 113 0002 CEB0     	 sub sp,sp,#312
 114              	.LCFI6:
 115              	 .cfi_def_cfa_offset 320
 116 0004 00AF     	 add r7,sp,#0
 117              	.LCFI7:
 118              	 .cfi_def_cfa_register 7
 119 0006 07F10C04 	 add r4,r7,#12
 120 000a 2060     	 str r0,[r4]
 121 000c 07F10800 	 add r0,r7,#8
 122 0010 0160     	 str r1,[r0]
 123 0012 391D     	 adds r1,r7,#4
 124 0014 0A60     	 str r2,[r1]
 125 0016 1A46     	 mov r2,r3
 126 0018 BB1C     	 adds r3,r7,#2
 127 001a 1A80     	 strh r2,[r3]
  96:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
  97:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
  98:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned i, j, k, l;
  99:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned n1, n2, ia;
 100:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t in;
 101:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t T, S, R;
 102:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t coeff, out1, out2;
 103:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 104:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   //N = fftLen;
 105:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 128              	 .loc 1 105 0
 129 001c 07F10803 	 add r3,r7,#8
 130 0020 1B68     	 ldr r3,[r3]
 131 0022 C7F82831 	 str r3,[r7,#296]
 106:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 107:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 132              	 .loc 1 107 0
 133 0026 D7F82831 	 ldr r3,[r7,#296]
 134 002a C7F82031 	 str r3,[r7,#288]
 108:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 135              	 .loc 1 108 0
 136 002e D7F82831 	 ldr r3,[r7,#296]
 137 0032 5B08     	 lsrs r3,r3,#1
 138 0034 C7F82831 	 str r3,[r7,#296]
 109:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 139              	 .loc 1 109 0
 140 0038 0023     	 movs r3,#0
 141 003a C7F82431 	 str r3,[r7,#292]
 110:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 111:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 112:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < n2; i++)
 142              	 .loc 1 112 0
 143 003e 0023     	 movs r3,#0
 144 0040 C7F83431 	 str r3,[r7,#308]
 145 0044 73E1     	 b .L5
 146              	.L14:
 113:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 114:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = _SIMD32_OFFSET(pCoef + (ia * 2u));
 147              	 .loc 1 114 0 discriminator 3
 148 0046 D7F82431 	 ldr r3,[r7,#292]
 149 004a 9B00     	 lsls r3,r3,#2
 150 004c 3A1D     	 adds r2,r7,#4
 151 004e 1268     	 ldr r2,[r2]
 152 0050 1344     	 add r3,r3,r2
 153 0052 1B68     	 ldr r3,[r3]
 154 0054 C7F81C31 	 str r3,[r7,#284]
 115:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 116:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 155              	 .loc 1 116 0 discriminator 3
 156 0058 BB1C     	 adds r3,r7,#2
 157 005a 1B88     	 ldrh r3,[r3]
 158 005c D7F82421 	 ldr r2,[r7,#292]
 159 0060 1344     	 add r3,r3,r2
 160 0062 C7F82431 	 str r3,[r7,#292]
 117:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 118:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 161              	 .loc 1 118 0 discriminator 3
 162 0066 D7F83421 	 ldr r2,[r7,#308]
 163 006a D7F82831 	 ldr r3,[r7,#296]
 164 006e 1344     	 add r3,r3,r2
 165 0070 C7F81831 	 str r3,[r7,#280]
 119:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 120:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     T = _SIMD32_OFFSET(pSrc + (2 * i));
 166              	 .loc 1 120 0 discriminator 3
 167 0074 D7F83431 	 ldr r3,[r7,#308]
 168 0078 9B00     	 lsls r3,r3,#2
 169 007a 07F10C02 	 add r2,r7,#12
 170 007e 1268     	 ldr r2,[r2]
 171 0080 1344     	 add r3,r3,r2
 172 0082 1B68     	 ldr r3,[r3]
 173 0084 C7F81431 	 str r3,[r7,#276]
 121:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 174              	 .loc 1 121 0 discriminator 3
 175 0088 D7F81431 	 ldr r3,[r7,#276]
 176 008c 9BB2     	 uxth r3,r3
 177 008e 1BB2     	 sxth r3,r3
 178 0090 5B10     	 asrs r3,r3,#1
 179 0092 A7F81231 	 strh r3,[r7,#274]
 122:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 180              	 .loc 1 122 0 discriminator 3
 181 0096 D7F81431 	 ldr r3,[r7,#276]
 182 009a 5B10     	 asrs r3,r3,#1
 183 009c 1B0C     	 lsrs r3,r3,#16
 184 009e 1B04     	 lsls r3,r3,#16
 185 00a0 B7F91221 	 ldrsh r2,[r7,#274]
 186 00a4 92B2     	 uxth r2,r2
 187 00a6 1343     	 orrs r3,r3,r2
 188 00a8 C7F81431 	 str r3,[r7,#276]
 123:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 124:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     S = _SIMD32_OFFSET(pSrc + (2 * l));
 189              	 .loc 1 124 0 discriminator 3
 190 00ac D7F81831 	 ldr r3,[r7,#280]
 191 00b0 9B00     	 lsls r3,r3,#2
 192 00b2 07F10C02 	 add r2,r7,#12
 193 00b6 1268     	 ldr r2,[r2]
 194 00b8 1344     	 add r3,r3,r2
 195 00ba 1B68     	 ldr r3,[r3]
 196 00bc C7F80C31 	 str r3,[r7,#268]
 125:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 197              	 .loc 1 125 0 discriminator 3
 198 00c0 D7F80C31 	 ldr r3,[r7,#268]
 199 00c4 9BB2     	 uxth r3,r3
 200 00c6 1BB2     	 sxth r3,r3
 201 00c8 5B10     	 asrs r3,r3,#1
 202 00ca A7F81231 	 strh r3,[r7,#274]
 126:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 203              	 .loc 1 126 0 discriminator 3
 204 00ce D7F80C31 	 ldr r3,[r7,#268]
 205 00d2 5B10     	 asrs r3,r3,#1
 206 00d4 1B0C     	 lsrs r3,r3,#16
 207 00d6 1B04     	 lsls r3,r3,#16
 208 00d8 B7F91221 	 ldrsh r2,[r7,#274]
 209 00dc 92B2     	 uxth r2,r2
 210 00de 1343     	 orrs r3,r3,r2
 211 00e0 C7F80C31 	 str r3,[r7,#268]
 127:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 128:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 212              	 .loc 1 128 0 discriminator 3
 213 00e4 D7F81421 	 ldr r2,[r7,#276]
 214 00e8 D7F80C31 	 ldr r3,[r7,#268]
 215 00ec C7F8FC20 	 str r2,[r7,#252]
 216 00f0 C7F8F830 	 str r3,[r7,#248]
 217              	.LBB78:
 218              	.LBB79:
 219              	 .file 2 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.0.1
   5:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     02. February 2017
   6:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  36:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                     __asm
  37:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  39:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                  inline
  40:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  41:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  44:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  47:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  48:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  50:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  51:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  53:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  55:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
  62:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  65:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  71:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  72:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  76:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  77:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  78:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  79:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  83:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  85:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  87:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  88:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  89:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  90:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  94:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  96:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  98:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  99:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0U);
 644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 727:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 729:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 731:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 733:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 734:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 735:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 739:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 740:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 744:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 746:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 747:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 751:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 753:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 754:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 755:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 756:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 757:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 758:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Memory Barrier
 759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 760:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 761:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 763:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 764:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 765:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 766:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 767:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 768:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 769:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 770:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 771:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 772:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 773:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 774:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 775:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 776:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 777:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_bswap32(value);
 778:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 779:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 780:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 781:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 782:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 783:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 784:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 785:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 786:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 787:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 788:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 789:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 790:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 791:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 792:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 793:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 794:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 795:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 796:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 797:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 798:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 799:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 800:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 801:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 802:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 803:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 804:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 805:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 806:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 807:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 808:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 809:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 810:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 811:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 812:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 813:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t result;
 814:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 815:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 816:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 817:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 818:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 819:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 820:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 821:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 822:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 823:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 824:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 825:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 826:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
 827:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 828:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 829:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 830:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 831:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 832:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 833:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 834:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 835:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Breakpoint
 836:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 837:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 838:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 839:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 840:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 841:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 842:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 843:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 844:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 845:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse bit order of value
 846:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 847:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 848:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 849:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 850:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 851:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 852:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 853:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 855:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 856:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 857:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 858:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 859:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t s = (4 /*sizeof(v)*/ * 8) - 1; /* extra shift needed at end */
 860:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 861:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 862:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 863:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   {
 864:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     result <<= 1U;
 865:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     result |= value & 1U;
 866:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     s--;
 867:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 868:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 869:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 870:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 871:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 872:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 873:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 874:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 875:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Count leading zeros
 876:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 877:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 878:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             number of leading zeros in value
 879:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 880:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CLZ             __builtin_clz
 881:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 882:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 883:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 884:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 885:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 886:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 887:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 888:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 889:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 890:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 891:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 892:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 893:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)
 894:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 895:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 896:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 897:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 898:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 899:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 900:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 901:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 902:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 903:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 904:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 905:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 906:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 907:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 908:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 909:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 910:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 911:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 912:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 913:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 914:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 915:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)
 916:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 917:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 918:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 920:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 921:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 922:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 923:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 924:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 925:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 926:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 927:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 928:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 929:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 930:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 931:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 932:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 933:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 934:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 935:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 936:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 937:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
 938:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 939:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 940:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 941:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 942:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 943:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 944:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 945:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 946:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 947:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 948:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 949:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 950:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 951:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 952:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 953:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 954:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *a
 955:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 956:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 957:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 958:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 959:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 960:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 961:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 962:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 963:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 964:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 965:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 966:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 967:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 968:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 969:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 970:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 971:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t 
 972:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 973:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 974:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 975:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 976:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 977:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 978:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 979:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 980:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 981:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 982:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 983:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 984:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 985:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 986:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 987:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 988:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t 
 989:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 990:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 991:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 992:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 993:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 994:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 995:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 996:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 997:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 998:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Remove the exclusive lock
 999:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1000:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1001:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __CLREX(void)
1002:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1003:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1004:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1005:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1006:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1007:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1008:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1009:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1010:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1011:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1012:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1013:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1014:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1015:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1016:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Signed Saturate
1017:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates a signed value.
1018:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1019:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1020:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1021:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1022:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1023:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1024:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1025:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1026:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1027:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1028:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1029:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1030:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1031:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Unsigned Saturate
1032:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates an unsigned value.
1033:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1034:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1035:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1036:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1037:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1038:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1039:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1040:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1041:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1042:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1043:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1044:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1045:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1046:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1047:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1048:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1049:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to rotate
1050:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
1051:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1052:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)
1053:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1054:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1055:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1056:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1057:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1058:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1059:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1060:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1061:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1062:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1063:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1064:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1065:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1066:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1067:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1068:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1069:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1070:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1071:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1072:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1073:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1074:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1075:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1076:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1077:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1078:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1079:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1080:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1081:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1082:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1083:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1084:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1085:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1086:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1087:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1088:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1089:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1090:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1091:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1092:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1093:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1094:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1095:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1096:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1097:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1098:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1099:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *ptr)
1112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAB(volatile uint8_t *ptr)
1169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAH(volatile uint16_t *ptr)
1184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDA(volatile uint32_t *ptr)
1199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *p
1297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t 
1314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *
1331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated SIMD instructions
1347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
1348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** */
1349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__ARM_FEATURE_DSP == 1)                             /* ToDo ARMCLANG: This should be ARCH >= A
1351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 220              	 .loc 2 1510 0 discriminator 3
 221 00f4 D7F8FC30 	 ldr r3,[r7,#252]
 222 00f8 D7F8F820 	 ldr r2,[r7,#248]
 223              	
 224 00fc D3FA12F3 	 qsub16 r3,r3,r2
 225              	
 226              	 .thumb
 227 0100 C7F8F430 	 str r3,[r7,#244]
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 228              	 .loc 2 1511 0 discriminator 3
 229 0104 D7F8F430 	 ldr r3,[r7,#244]
 230              	.LBE79:
 231              	.LBE78:
 232              	 .loc 1 128 0 discriminator 3
 233 0108 C7F80831 	 str r3,[r7,#264]
 129:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 130:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 234              	 .loc 1 130 0 discriminator 3
 235 010c D7F83431 	 ldr r3,[r7,#308]
 236 0110 9B00     	 lsls r3,r3,#2
 237 0112 07F10C02 	 add r2,r7,#12
 238 0116 1268     	 ldr r2,[r2]
 239 0118 1344     	 add r3,r3,r2
 240 011a D7F81411 	 ldr r1,[r7,#276]
 241 011e D7F80C21 	 ldr r2,[r7,#268]
 242 0122 C7F8F010 	 str r1,[r7,#240]
 243 0126 C7F8EC20 	 str r2,[r7,#236]
 244              	.LBB80:
 245              	.LBB81:
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 246              	 .loc 2 1470 0 discriminator 3
 247 012a D7F8F020 	 ldr r2,[r7,#240]
 248 012e D7F8EC10 	 ldr r1,[r7,#236]
 249              	
 250 0132 92FA21F2 	 shadd16 r2,r2,r1
 251              	
 252              	 .thumb
 253 0136 C7F8E820 	 str r2,[r7,#232]
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 254              	 .loc 2 1471 0 discriminator 3
 255 013a D7F8E820 	 ldr r2,[r7,#232]
 256              	.LBE81:
 257              	.LBE80:
 258              	 .loc 1 130 0 discriminator 3
 259 013e 1A60     	 str r2,[r3]
 131:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 132:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 133:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 134:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUAD(coeff, R) >> 16;
 260              	 .loc 1 134 0 discriminator 3
 261 0140 D7F81C21 	 ldr r2,[r7,#284]
 262 0144 D7F80831 	 ldr r3,[r7,#264]
 263 0148 C7F8E420 	 str r2,[r7,#228]
 264 014c C7F8E030 	 str r3,[r7,#224]
 265              	.LBB82:
 266              	.LBB83:
1512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32
1651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
1673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
1689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 267              	 .loc 2 1708 0 discriminator 3
 268 0150 D7F8E430 	 ldr r3,[r7,#228]
 269 0154 D7F8E020 	 ldr r2,[r7,#224]
 270              	
 271 0158 23FB02F3 	 smuad r3,r3,r2
 272              	
 273              	 .thumb
 274 015c C7F8DC30 	 str r3,[r7,#220]
1709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 275              	 .loc 2 1709 0 discriminator 3
 276 0160 D7F8DC30 	 ldr r3,[r7,#220]
 277              	.LBE83:
 278              	.LBE82:
 279              	 .loc 1 134 0 discriminator 3
 280 0164 1B0C     	 lsrs r3,r3,#16
 281 0166 C7F80431 	 str r3,[r7,#260]
 135:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSDX(coeff, R);
 282              	 .loc 1 135 0 discriminator 3
 283 016a D7F81C21 	 ldr r2,[r7,#284]
 284 016e D7F80831 	 ldr r3,[r7,#264]
 285 0172 C7F8D820 	 str r2,[r7,#216]
 286 0176 C7F8D430 	 str r3,[r7,#212]
 287              	.LBB84:
 288              	.LBB85:
1710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32
1721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1726:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1727:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1728:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint3
1729:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1730:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1731:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1733:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1734:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1735:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1736:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint6
1737:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1738:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   union llreg_u{
1739:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t w32[2];
1740:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint64_t w64;
1741:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   } llr;
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   llr.w64 = acc;
1743:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1744:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
1746:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
1747:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
1748:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1749:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(llr.w64);
1751:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1752:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1753:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint
1754:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1755:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   union llreg_u{
1756:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t w32[2];
1757:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint64_t w64;
1758:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   } llr;
1759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   llr.w64 = acc;
1760:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1761:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
1763:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
1764:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
1765:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1766:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1767:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(llr.w64);
1768:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1769:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1770:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
1771:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1772:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1773:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1774:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1775:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1776:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1777:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1778:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
1779:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1780:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1781:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1782:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 289              	 .loc 2 1782 0 discriminator 3
 290 017a D7F8D830 	 ldr r3,[r7,#216]
 291 017e D7F8D420 	 ldr r2,[r7,#212]
 292              	
 293 0182 43FB12F3 	 smusdx r3,r3,r2
 294              	
 295              	 .thumb
 296 0186 C7F8D030 	 str r3,[r7,#208]
1783:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 297              	 .loc 2 1783 0 discriminator 3
 298 018a D7F8D030 	 ldr r3,[r7,#208]
 299              	.LBE85:
 300              	.LBE84:
 301              	 .loc 1 135 0 discriminator 3
 302 018e C7F80031 	 str r3,[r7,#256]
 136:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 137:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 138:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 139:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSDX(R, coeff) >> 16u;
 140:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUAD(coeff, R);
 141:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 142:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 143:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 144:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2u * l)) =
 303              	 .loc 1 144 0 discriminator 3
 304 0192 D7F81831 	 ldr r3,[r7,#280]
 305 0196 9B00     	 lsls r3,r3,#2
 306 0198 07F10C02 	 add r2,r7,#12
 307 019c 1268     	 ldr r2,[r2]
 308 019e 1A44     	 add r2,r2,r3
 145:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 309              	 .loc 1 145 0 discriminator 3
 310 01a0 D7F80031 	 ldr r3,[r7,#256]
 311 01a4 1B0C     	 lsrs r3,r3,#16
 312 01a6 1B04     	 lsls r3,r3,#16
 313 01a8 D7F80411 	 ldr r1,[r7,#260]
 314 01ac 89B2     	 uxth r1,r1
 315 01ae 0B43     	 orrs r3,r3,r1
 144:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 316              	 .loc 1 144 0 discriminator 3
 317 01b0 1360     	 str r3,[r2]
 146:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 147:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = _SIMD32_OFFSET(pCoef + (ia * 2u));
 318              	 .loc 1 147 0 discriminator 3
 319 01b2 D7F82431 	 ldr r3,[r7,#292]
 320 01b6 9B00     	 lsls r3,r3,#2
 321 01b8 3A1D     	 adds r2,r7,#4
 322 01ba 1268     	 ldr r2,[r2]
 323 01bc 1344     	 add r3,r3,r2
 324 01be 1B68     	 ldr r3,[r3]
 325 01c0 C7F81C31 	 str r3,[r7,#284]
 148:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 149:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 326              	 .loc 1 149 0 discriminator 3
 327 01c4 BB1C     	 adds r3,r7,#2
 328 01c6 1B88     	 ldrh r3,[r3]
 329 01c8 D7F82421 	 ldr r2,[r7,#292]
 330 01cc 1344     	 add r3,r3,r2
 331 01ce C7F82431 	 str r3,[r7,#292]
 150:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 151:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for butterfly
 152:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     i++;
 332              	 .loc 1 152 0 discriminator 3
 333 01d2 D7F83431 	 ldr r3,[r7,#308]
 334 01d6 0133     	 adds r3,r3,#1
 335 01d8 C7F83431 	 str r3,[r7,#308]
 153:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     l++;
 336              	 .loc 1 153 0 discriminator 3
 337 01dc D7F81831 	 ldr r3,[r7,#280]
 338 01e0 0133     	 adds r3,r3,#1
 339 01e2 C7F81831 	 str r3,[r7,#280]
 154:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 155:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     T = _SIMD32_OFFSET(pSrc + (2 * i));
 340              	 .loc 1 155 0 discriminator 3
 341 01e6 D7F83431 	 ldr r3,[r7,#308]
 342 01ea 9B00     	 lsls r3,r3,#2
 343 01ec 07F10C02 	 add r2,r7,#12
 344 01f0 1268     	 ldr r2,[r2]
 345 01f2 1344     	 add r3,r3,r2
 346 01f4 1B68     	 ldr r3,[r3]
 347 01f6 C7F81431 	 str r3,[r7,#276]
 156:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 348              	 .loc 1 156 0 discriminator 3
 349 01fa D7F81431 	 ldr r3,[r7,#276]
 350 01fe 9BB2     	 uxth r3,r3
 351 0200 1BB2     	 sxth r3,r3
 352 0202 5B10     	 asrs r3,r3,#1
 353 0204 A7F81231 	 strh r3,[r7,#274]
 157:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 354              	 .loc 1 157 0 discriminator 3
 355 0208 D7F81431 	 ldr r3,[r7,#276]
 356 020c 5B10     	 asrs r3,r3,#1
 357 020e 1B0C     	 lsrs r3,r3,#16
 358 0210 1B04     	 lsls r3,r3,#16
 359 0212 B7F91221 	 ldrsh r2,[r7,#274]
 360 0216 92B2     	 uxth r2,r2
 361 0218 1343     	 orrs r3,r3,r2
 362 021a C7F81431 	 str r3,[r7,#276]
 158:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 159:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     S = _SIMD32_OFFSET(pSrc + (2 * l));
 363              	 .loc 1 159 0 discriminator 3
 364 021e D7F81831 	 ldr r3,[r7,#280]
 365 0222 9B00     	 lsls r3,r3,#2
 366 0224 07F10C02 	 add r2,r7,#12
 367 0228 1268     	 ldr r2,[r2]
 368 022a 1344     	 add r3,r3,r2
 369 022c 1B68     	 ldr r3,[r3]
 370 022e C7F80C31 	 str r3,[r7,#268]
 160:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 371              	 .loc 1 160 0 discriminator 3
 372 0232 D7F80C31 	 ldr r3,[r7,#268]
 373 0236 9BB2     	 uxth r3,r3
 374 0238 1BB2     	 sxth r3,r3
 375 023a 5B10     	 asrs r3,r3,#1
 376 023c A7F81231 	 strh r3,[r7,#274]
 161:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 377              	 .loc 1 161 0 discriminator 3
 378 0240 D7F80C31 	 ldr r3,[r7,#268]
 379 0244 5B10     	 asrs r3,r3,#1
 380 0246 1B0C     	 lsrs r3,r3,#16
 381 0248 1B04     	 lsls r3,r3,#16
 382 024a B7F91221 	 ldrsh r2,[r7,#274]
 383 024e 92B2     	 uxth r2,r2
 384 0250 1343     	 orrs r3,r3,r2
 385 0252 C7F80C31 	 str r3,[r7,#268]
 162:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 163:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 386              	 .loc 1 163 0 discriminator 3
 387 0256 D7F81421 	 ldr r2,[r7,#276]
 388 025a D7F80C31 	 ldr r3,[r7,#268]
 389 025e C7F8CC20 	 str r2,[r7,#204]
 390 0262 C7F8C830 	 str r3,[r7,#200]
 391              	.LBB86:
 392              	.LBB87:
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 393              	 .loc 2 1510 0 discriminator 3
 394 0266 D7F8CC30 	 ldr r3,[r7,#204]
 395 026a D7F8C820 	 ldr r2,[r7,#200]
 396              	
 397 026e D3FA12F3 	 qsub16 r3,r3,r2
 398              	
 399              	 .thumb
 400 0272 C7F8C430 	 str r3,[r7,#196]
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 401              	 .loc 2 1511 0 discriminator 3
 402 0276 D7F8C430 	 ldr r3,[r7,#196]
 403              	.LBE87:
 404              	.LBE86:
 405              	 .loc 1 163 0 discriminator 3
 406 027a C7F80831 	 str r3,[r7,#264]
 164:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 165:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 407              	 .loc 1 165 0 discriminator 3
 408 027e D7F83431 	 ldr r3,[r7,#308]
 409 0282 9B00     	 lsls r3,r3,#2
 410 0284 07F10C02 	 add r2,r7,#12
 411 0288 1268     	 ldr r2,[r2]
 412 028a 1344     	 add r3,r3,r2
 413 028c D7F81411 	 ldr r1,[r7,#276]
 414 0290 D7F80C21 	 ldr r2,[r7,#268]
 415 0294 C7F8C010 	 str r1,[r7,#192]
 416 0298 C7F8BC20 	 str r2,[r7,#188]
 417              	.LBB88:
 418              	.LBB89:
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 419              	 .loc 2 1470 0 discriminator 3
 420 029c D7F8C020 	 ldr r2,[r7,#192]
 421 02a0 D7F8BC10 	 ldr r1,[r7,#188]
 422              	
 423 02a4 92FA21F2 	 shadd16 r2,r2,r1
 424              	
 425              	 .thumb
 426 02a8 C7F8B820 	 str r2,[r7,#184]
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 427              	 .loc 2 1471 0 discriminator 3
 428 02ac D7F8B820 	 ldr r2,[r7,#184]
 429              	.LBE89:
 430              	.LBE88:
 431              	 .loc 1 165 0 discriminator 3
 432 02b0 1A60     	 str r2,[r3]
 166:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 167:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 168:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 169:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUAD(coeff, R) >> 16;
 433              	 .loc 1 169 0 discriminator 3
 434 02b2 D7F81C21 	 ldr r2,[r7,#284]
 435 02b6 D7F80831 	 ldr r3,[r7,#264]
 436 02ba C7F8B420 	 str r2,[r7,#180]
 437 02be C7F8B030 	 str r3,[r7,#176]
 438              	.LBB90:
 439              	.LBB91:
1708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 440              	 .loc 2 1708 0 discriminator 3
 441 02c2 D7F8B430 	 ldr r3,[r7,#180]
 442 02c6 D7F8B020 	 ldr r2,[r7,#176]
 443              	
 444 02ca 23FB02F3 	 smuad r3,r3,r2
 445              	
 446              	 .thumb
 447 02ce C7F8AC30 	 str r3,[r7,#172]
1709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 448              	 .loc 2 1709 0 discriminator 3
 449 02d2 D7F8AC30 	 ldr r3,[r7,#172]
 450              	.LBE91:
 451              	.LBE90:
 452              	 .loc 1 169 0 discriminator 3
 453 02d6 1B0C     	 lsrs r3,r3,#16
 454 02d8 C7F80431 	 str r3,[r7,#260]
 170:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSDX(coeff, R);
 455              	 .loc 1 170 0 discriminator 3
 456 02dc D7F81C21 	 ldr r2,[r7,#284]
 457 02e0 D7F80831 	 ldr r3,[r7,#264]
 458 02e4 C7F8A820 	 str r2,[r7,#168]
 459 02e8 C7F8A430 	 str r3,[r7,#164]
 460              	.LBB92:
 461              	.LBB93:
1782:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 462              	 .loc 2 1782 0 discriminator 3
 463 02ec D7F8A830 	 ldr r3,[r7,#168]
 464 02f0 D7F8A420 	 ldr r2,[r7,#164]
 465              	
 466 02f4 43FB12F3 	 smusdx r3,r3,r2
 467              	
 468              	 .thumb
 469 02f8 C7F8A030 	 str r3,[r7,#160]
 470              	 .loc 2 1783 0 discriminator 3
 471 02fc D7F8A030 	 ldr r3,[r7,#160]
 472              	.LBE93:
 473              	.LBE92:
 474              	 .loc 1 170 0 discriminator 3
 475 0300 C7F80031 	 str r3,[r7,#256]
 171:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 172:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 173:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 174:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSDX(R, coeff) >> 16u;
 175:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUAD(coeff, R);
 176:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 177:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 178:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 179:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2u * l)) =
 476              	 .loc 1 179 0 discriminator 3
 477 0304 D7F81831 	 ldr r3,[r7,#280]
 478 0308 9B00     	 lsls r3,r3,#2
 479 030a 07F10C02 	 add r2,r7,#12
 480 030e 1268     	 ldr r2,[r2]
 481 0310 1A44     	 add r2,r2,r3
 180:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 482              	 .loc 1 180 0 discriminator 3
 483 0312 D7F80031 	 ldr r3,[r7,#256]
 484 0316 1B0C     	 lsrs r3,r3,#16
 485 0318 1B04     	 lsls r3,r3,#16
 486 031a D7F80411 	 ldr r1,[r7,#260]
 487 031e 89B2     	 uxth r1,r1
 488 0320 0B43     	 orrs r3,r3,r1
 179:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 489              	 .loc 1 179 0 discriminator 3
 490 0322 1360     	 str r3,[r2]
 112:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 491              	 .loc 1 112 0 discriminator 3
 492 0324 D7F83431 	 ldr r3,[r7,#308]
 493 0328 0133     	 adds r3,r3,#1
 494 032a C7F83431 	 str r3,[r7,#308]
 495              	.L5:
 112:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 496              	 .loc 1 112 0 is_stmt 0 discriminator 1
 497 032e D7F83421 	 ldr r2,[r7,#308]
 498 0332 D7F82831 	 ldr r3,[r7,#296]
 499 0336 9A42     	 cmp r2,r3
 500 0338 FFF485AE 	 bcc .L14
 181:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 182:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 183:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 184:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1u;
 501              	 .loc 1 184 0 is_stmt 1
 502 033c BB1C     	 adds r3,r7,#2
 503 033e BA1C     	 adds r2,r7,#2
 504 0340 1288     	 ldrh r2,[r2]
 505 0342 5200     	 lsls r2,r2,#1
 506 0344 1A80     	 strh r2,[r3]
 185:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 186:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for stage
 187:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 507              	 .loc 1 187 0
 508 0346 07F10803 	 add r3,r7,#8
 509 034a 1B68     	 ldr r3,[r3]
 510 034c 5B08     	 lsrs r3,r3,#1
 511 034e C7F82C31 	 str r3,[r7,#300]
 512 0352 34E1     	 b .L15
 513              	.L28:
 188:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 189:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 514              	 .loc 1 189 0
 515 0354 D7F82831 	 ldr r3,[r7,#296]
 516 0358 C7F82031 	 str r3,[r7,#288]
 190:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 517              	 .loc 1 190 0
 518 035c D7F82831 	 ldr r3,[r7,#296]
 519 0360 5B08     	 lsrs r3,r3,#1
 520 0362 C7F82831 	 str r3,[r7,#296]
 191:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 521              	 .loc 1 191 0
 522 0366 0023     	 movs r3,#0
 523 0368 C7F82431 	 str r3,[r7,#292]
 192:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 193:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for groups
 194:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 524              	 .loc 1 194 0
 525 036c 0023     	 movs r3,#0
 526 036e C7F83031 	 str r3,[r7,#304]
 527 0372 13E1     	 b .L16
 528              	.L27:
 195:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 196:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       coeff = _SIMD32_OFFSET(pCoef + (ia * 2u));
 529              	 .loc 1 196 0
 530 0374 D7F82431 	 ldr r3,[r7,#292]
 531 0378 9B00     	 lsls r3,r3,#2
 532 037a 3A1D     	 adds r2,r7,#4
 533 037c 1268     	 ldr r2,[r2]
 534 037e 1344     	 add r3,r3,r2
 535 0380 1B68     	 ldr r3,[r3]
 536 0382 C7F81C31 	 str r3,[r7,#284]
 197:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 198:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 537              	 .loc 1 198 0
 538 0386 BB1C     	 adds r3,r7,#2
 539 0388 1B88     	 ldrh r3,[r3]
 540 038a D7F82421 	 ldr r2,[r7,#292]
 541 038e 1344     	 add r3,r3,r2
 542 0390 C7F82431 	 str r3,[r7,#292]
 199:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 200:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       // loop for butterfly
 201:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 543              	 .loc 1 201 0
 544 0394 D7F83031 	 ldr r3,[r7,#304]
 545 0398 C7F83431 	 str r3,[r7,#308]
 546 039c F1E0     	 b .L17
 547              	.L26:
 202:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 203:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 548              	 .loc 1 203 0 discriminator 3
 549 039e D7F83421 	 ldr r2,[r7,#308]
 550 03a2 D7F82831 	 ldr r3,[r7,#296]
 551 03a6 1344     	 add r3,r3,r2
 552 03a8 C7F81831 	 str r3,[r7,#280]
 204:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 205:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         T = _SIMD32_OFFSET(pSrc + (2 * i));
 553              	 .loc 1 205 0 discriminator 3
 554 03ac D7F83431 	 ldr r3,[r7,#308]
 555 03b0 9B00     	 lsls r3,r3,#2
 556 03b2 07F10C02 	 add r2,r7,#12
 557 03b6 1268     	 ldr r2,[r2]
 558 03b8 1344     	 add r3,r3,r2
 559 03ba 1B68     	 ldr r3,[r3]
 560 03bc C7F81431 	 str r3,[r7,#276]
 206:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 207:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         S = _SIMD32_OFFSET(pSrc + (2 * l));
 561              	 .loc 1 207 0 discriminator 3
 562 03c0 D7F81831 	 ldr r3,[r7,#280]
 563 03c4 9B00     	 lsls r3,r3,#2
 564 03c6 07F10C02 	 add r2,r7,#12
 565 03ca 1268     	 ldr r2,[r2]
 566 03cc 1344     	 add r3,r3,r2
 567 03ce 1B68     	 ldr r3,[r3]
 568 03d0 C7F80C31 	 str r3,[r7,#268]
 208:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 209:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 569              	 .loc 1 209 0 discriminator 3
 570 03d4 D7F81421 	 ldr r2,[r7,#276]
 571 03d8 D7F80C31 	 ldr r3,[r7,#268]
 572 03dc C7F89C20 	 str r2,[r7,#156]
 573 03e0 C7F89830 	 str r3,[r7,#152]
 574              	.LBB94:
 575              	.LBB95:
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 576              	 .loc 2 1510 0 discriminator 3
 577 03e4 D7F89C30 	 ldr r3,[r7,#156]
 578 03e8 D7F89820 	 ldr r2,[r7,#152]
 579              	
 580 03ec D3FA12F3 	 qsub16 r3,r3,r2
 581              	
 582              	 .thumb
 583 03f0 C7F89430 	 str r3,[r7,#148]
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 584              	 .loc 2 1511 0 discriminator 3
 585 03f4 D7F89430 	 ldr r3,[r7,#148]
 586              	.LBE95:
 587              	.LBE94:
 588              	 .loc 1 209 0 discriminator 3
 589 03f8 C7F80831 	 str r3,[r7,#264]
 210:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 211:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 590              	 .loc 1 211 0 discriminator 3
 591 03fc D7F83431 	 ldr r3,[r7,#308]
 592 0400 9B00     	 lsls r3,r3,#2
 593 0402 07F10C02 	 add r2,r7,#12
 594 0406 1268     	 ldr r2,[r2]
 595 0408 1344     	 add r3,r3,r2
 596 040a D7F81411 	 ldr r1,[r7,#276]
 597 040e D7F80C21 	 ldr r2,[r7,#268]
 598 0412 C7F89010 	 str r1,[r7,#144]
 599 0416 C7F88C20 	 str r2,[r7,#140]
 600              	.LBB96:
 601              	.LBB97:
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 602              	 .loc 2 1470 0 discriminator 3
 603 041a D7F89020 	 ldr r2,[r7,#144]
 604 041e D7F88C10 	 ldr r1,[r7,#140]
 605              	
 606 0422 92FA21F2 	 shadd16 r2,r2,r1
 607              	
 608              	 .thumb
 609 0426 C7F88820 	 str r2,[r7,#136]
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 610              	 .loc 2 1471 0 discriminator 3
 611 042a D7F88820 	 ldr r2,[r7,#136]
 612              	.LBE97:
 613              	.LBE96:
 614              	 .loc 1 211 0 discriminator 3
 615 042e 1A60     	 str r2,[r3]
 212:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 213:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 214:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 215:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUAD(coeff, R) >> 16;
 616              	 .loc 1 215 0 discriminator 3
 617 0430 D7F81C21 	 ldr r2,[r7,#284]
 618 0434 D7F80831 	 ldr r3,[r7,#264]
 619 0438 C7F88420 	 str r2,[r7,#132]
 620 043c C7F88030 	 str r3,[r7,#128]
 621              	.LBB98:
 622              	.LBB99:
1708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 623              	 .loc 2 1708 0 discriminator 3
 624 0440 D7F88430 	 ldr r3,[r7,#132]
 625 0444 D7F88020 	 ldr r2,[r7,#128]
 626              	
 627 0448 23FB02F3 	 smuad r3,r3,r2
 628              	
 629              	 .thumb
 630 044c FB67     	 str r3,[r7,#124]
1709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 631              	 .loc 2 1709 0 discriminator 3
 632 044e FB6F     	 ldr r3,[r7,#124]
 633              	.LBE99:
 634              	.LBE98:
 635              	 .loc 1 215 0 discriminator 3
 636 0450 1B0C     	 lsrs r3,r3,#16
 637 0452 C7F80431 	 str r3,[r7,#260]
 216:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSDX(coeff, R);
 638              	 .loc 1 216 0 discriminator 3
 639 0456 D7F81C21 	 ldr r2,[r7,#284]
 640 045a D7F80831 	 ldr r3,[r7,#264]
 641 045e BA67     	 str r2,[r7,#120]
 642 0460 7B67     	 str r3,[r7,#116]
 643              	.LBB100:
 644              	.LBB101:
1782:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 645              	 .loc 2 1782 0 discriminator 3
 646 0462 BB6F     	 ldr r3,[r7,#120]
 647 0464 7A6F     	 ldr r2,[r7,#116]
 648              	
 649 0466 43FB12F3 	 smusdx r3,r3,r2
 650              	
 651              	 .thumb
 652 046a 3B67     	 str r3,[r7,#112]
 653              	 .loc 2 1783 0 discriminator 3
 654 046c 3B6F     	 ldr r3,[r7,#112]
 655              	.LBE101:
 656              	.LBE100:
 657              	 .loc 1 216 0 discriminator 3
 658 046e C7F80031 	 str r3,[r7,#256]
 217:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 218:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 219:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 220:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSDX(R, coeff) >> 16u;
 221:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUAD(coeff, R);
 222:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 223:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 224:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 225:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2u * l)) =
 659              	 .loc 1 225 0 discriminator 3
 660 0472 D7F81831 	 ldr r3,[r7,#280]
 661 0476 9B00     	 lsls r3,r3,#2
 662 0478 07F10C02 	 add r2,r7,#12
 663 047c 1268     	 ldr r2,[r2]
 664 047e 1A44     	 add r2,r2,r3
 226:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 665              	 .loc 1 226 0 discriminator 3
 666 0480 D7F80031 	 ldr r3,[r7,#256]
 667 0484 1B0C     	 lsrs r3,r3,#16
 668 0486 1B04     	 lsls r3,r3,#16
 669 0488 D7F80411 	 ldr r1,[r7,#260]
 670 048c 89B2     	 uxth r1,r1
 671 048e 0B43     	 orrs r3,r3,r1
 225:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 672              	 .loc 1 225 0 discriminator 3
 673 0490 1360     	 str r3,[r2]
 227:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 228:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         i += n1;
 674              	 .loc 1 228 0 discriminator 3
 675 0492 D7F83421 	 ldr r2,[r7,#308]
 676 0496 D7F82031 	 ldr r3,[r7,#288]
 677 049a 1344     	 add r3,r3,r2
 678 049c C7F83431 	 str r3,[r7,#308]
 229:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 230:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 679              	 .loc 1 230 0 discriminator 3
 680 04a0 D7F83421 	 ldr r2,[r7,#308]
 681 04a4 D7F82831 	 ldr r3,[r7,#296]
 682 04a8 1344     	 add r3,r3,r2
 683 04aa C7F81831 	 str r3,[r7,#280]
 231:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 232:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         T = _SIMD32_OFFSET(pSrc + (2 * i));
 684              	 .loc 1 232 0 discriminator 3
 685 04ae D7F83431 	 ldr r3,[r7,#308]
 686 04b2 9B00     	 lsls r3,r3,#2
 687 04b4 07F10C02 	 add r2,r7,#12
 688 04b8 1268     	 ldr r2,[r2]
 689 04ba 1344     	 add r3,r3,r2
 690 04bc 1B68     	 ldr r3,[r3]
 691 04be C7F81431 	 str r3,[r7,#276]
 233:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 234:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         S = _SIMD32_OFFSET(pSrc + (2 * l));
 692              	 .loc 1 234 0 discriminator 3
 693 04c2 D7F81831 	 ldr r3,[r7,#280]
 694 04c6 9B00     	 lsls r3,r3,#2
 695 04c8 07F10C02 	 add r2,r7,#12
 696 04cc 1268     	 ldr r2,[r2]
 697 04ce 1344     	 add r3,r3,r2
 698 04d0 1B68     	 ldr r3,[r3]
 699 04d2 C7F80C31 	 str r3,[r7,#268]
 235:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 236:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 700              	 .loc 1 236 0 discriminator 3
 701 04d6 D7F81421 	 ldr r2,[r7,#276]
 702 04da D7F80C31 	 ldr r3,[r7,#268]
 703 04de FA66     	 str r2,[r7,#108]
 704 04e0 BB66     	 str r3,[r7,#104]
 705              	.LBB102:
 706              	.LBB103:
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 707              	 .loc 2 1510 0 discriminator 3
 708 04e2 FB6E     	 ldr r3,[r7,#108]
 709 04e4 BA6E     	 ldr r2,[r7,#104]
 710              	
 711 04e6 D3FA12F3 	 qsub16 r3,r3,r2
 712              	
 713              	 .thumb
 714 04ea 7B66     	 str r3,[r7,#100]
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 715              	 .loc 2 1511 0 discriminator 3
 716 04ec 7B6E     	 ldr r3,[r7,#100]
 717              	.LBE103:
 718              	.LBE102:
 719              	 .loc 1 236 0 discriminator 3
 720 04ee C7F80831 	 str r3,[r7,#264]
 237:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 238:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 721              	 .loc 1 238 0 discriminator 3
 722 04f2 D7F83431 	 ldr r3,[r7,#308]
 723 04f6 9B00     	 lsls r3,r3,#2
 724 04f8 07F10C02 	 add r2,r7,#12
 725 04fc 1268     	 ldr r2,[r2]
 726 04fe 1344     	 add r3,r3,r2
 727 0500 D7F81411 	 ldr r1,[r7,#276]
 728 0504 D7F80C21 	 ldr r2,[r7,#268]
 729 0508 3966     	 str r1,[r7,#96]
 730 050a FA65     	 str r2,[r7,#92]
 731              	.LBB104:
 732              	.LBB105:
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 733              	 .loc 2 1470 0 discriminator 3
 734 050c 3A6E     	 ldr r2,[r7,#96]
 735 050e F96D     	 ldr r1,[r7,#92]
 736              	
 737 0510 92FA21F2 	 shadd16 r2,r2,r1
 738              	
 739              	 .thumb
 740 0514 BA65     	 str r2,[r7,#88]
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 741              	 .loc 2 1471 0 discriminator 3
 742 0516 BA6D     	 ldr r2,[r7,#88]
 743              	.LBE105:
 744              	.LBE104:
 745              	 .loc 1 238 0 discriminator 3
 746 0518 1A60     	 str r2,[r3]
 239:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 240:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 241:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 242:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUAD(coeff, R) >> 16;
 747              	 .loc 1 242 0 discriminator 3
 748 051a D7F81C21 	 ldr r2,[r7,#284]
 749 051e D7F80831 	 ldr r3,[r7,#264]
 750 0522 7A65     	 str r2,[r7,#84]
 751 0524 3B65     	 str r3,[r7,#80]
 752              	.LBB106:
 753              	.LBB107:
1708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 754              	 .loc 2 1708 0 discriminator 3
 755 0526 7B6D     	 ldr r3,[r7,#84]
 756 0528 3A6D     	 ldr r2,[r7,#80]
 757              	
 758 052a 23FB02F3 	 smuad r3,r3,r2
 759              	
 760              	 .thumb
 761 052e FB64     	 str r3,[r7,#76]
1709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 762              	 .loc 2 1709 0 discriminator 3
 763 0530 FB6C     	 ldr r3,[r7,#76]
 764              	.LBE107:
 765              	.LBE106:
 766              	 .loc 1 242 0 discriminator 3
 767 0532 1B0C     	 lsrs r3,r3,#16
 768 0534 C7F80431 	 str r3,[r7,#260]
 243:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSDX(coeff, R);
 769              	 .loc 1 243 0 discriminator 3
 770 0538 D7F81C21 	 ldr r2,[r7,#284]
 771 053c D7F80831 	 ldr r3,[r7,#264]
 772 0540 BA64     	 str r2,[r7,#72]
 773 0542 7B64     	 str r3,[r7,#68]
 774              	.LBB108:
 775              	.LBB109:
1782:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 776              	 .loc 2 1782 0 discriminator 3
 777 0544 BB6C     	 ldr r3,[r7,#72]
 778 0546 7A6C     	 ldr r2,[r7,#68]
 779              	
 780 0548 43FB12F3 	 smusdx r3,r3,r2
 781              	
 782              	 .thumb
 783 054c 3B64     	 str r3,[r7,#64]
 784              	 .loc 2 1783 0 discriminator 3
 785 054e 3B6C     	 ldr r3,[r7,#64]
 786              	.LBE109:
 787              	.LBE108:
 788              	 .loc 1 243 0 discriminator 3
 789 0550 C7F80031 	 str r3,[r7,#256]
 244:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 245:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 246:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 247:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSDX(R, coeff) >> 16u;
 248:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUAD(coeff, R);
 249:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 250:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 251:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 252:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2u * l)) =
 790              	 .loc 1 252 0 discriminator 3
 791 0554 D7F81831 	 ldr r3,[r7,#280]
 792 0558 9B00     	 lsls r3,r3,#2
 793 055a 07F10C02 	 add r2,r7,#12
 794 055e 1268     	 ldr r2,[r2]
 795 0560 1A44     	 add r2,r2,r3
 253:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 796              	 .loc 1 253 0 discriminator 3
 797 0562 D7F80031 	 ldr r3,[r7,#256]
 798 0566 1B0C     	 lsrs r3,r3,#16
 799 0568 1B04     	 lsls r3,r3,#16
 800 056a D7F80411 	 ldr r1,[r7,#260]
 801 056e 89B2     	 uxth r1,r1
 802 0570 0B43     	 orrs r3,r3,r1
 252:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 803              	 .loc 1 252 0 discriminator 3
 804 0572 1360     	 str r3,[r2]
 201:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 805              	 .loc 1 201 0 discriminator 3
 806 0574 D7F83421 	 ldr r2,[r7,#308]
 807 0578 D7F82031 	 ldr r3,[r7,#288]
 808 057c 1344     	 add r3,r3,r2
 809 057e C7F83431 	 str r3,[r7,#308]
 810              	.L17:
 201:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 811              	 .loc 1 201 0 is_stmt 0 discriminator 1
 812 0582 07F10803 	 add r3,r7,#8
 813 0586 D7F83421 	 ldr r2,[r7,#308]
 814 058a 1B68     	 ldr r3,[r3]
 815 058c 9A42     	 cmp r2,r3
 816 058e FFF406AF 	 bcc .L26
 194:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 817              	 .loc 1 194 0 is_stmt 1 discriminator 2
 818 0592 D7F83031 	 ldr r3,[r7,#304]
 819 0596 0133     	 adds r3,r3,#1
 820 0598 C7F83031 	 str r3,[r7,#304]
 821              	.L16:
 194:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 822              	 .loc 1 194 0 is_stmt 0 discriminator 1
 823 059c D7F83021 	 ldr r2,[r7,#304]
 824 05a0 D7F82831 	 ldr r3,[r7,#296]
 825 05a4 9A42     	 cmp r2,r3
 826 05a6 FFF4E5AE 	 bcc .L27
 254:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 255:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       }                         // butterfly loop end
 256:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 257:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // groups loop end
 258:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 259:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1u;
 827              	 .loc 1 259 0 is_stmt 1 discriminator 2
 828 05aa BB1C     	 adds r3,r7,#2
 829 05ac BA1C     	 adds r2,r7,#2
 830 05ae 1288     	 ldrh r2,[r2]
 831 05b0 5200     	 lsls r2,r2,#1
 832 05b2 1A80     	 strh r2,[r3]
 187:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 833              	 .loc 1 187 0 discriminator 2
 834 05b4 D7F82C31 	 ldr r3,[r7,#300]
 835 05b8 5B08     	 lsrs r3,r3,#1
 836 05ba C7F82C31 	 str r3,[r7,#300]
 837              	.L15:
 187:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 838              	 .loc 1 187 0 is_stmt 0 discriminator 1
 839 05be D7F82C31 	 ldr r3,[r7,#300]
 840 05c2 022B     	 cmp r3,#2
 841 05c4 3FF6C6AE 	 bhi .L28
 260:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // stages loop end
 261:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 262:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 842              	 .loc 1 262 0 is_stmt 1
 843 05c8 D7F82831 	 ldr r3,[r7,#296]
 844 05cc C7F82031 	 str r3,[r7,#288]
 263:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 845              	 .loc 1 263 0
 846 05d0 D7F82831 	 ldr r3,[r7,#296]
 847 05d4 5B08     	 lsrs r3,r3,#1
 848 05d6 C7F82831 	 str r3,[r7,#296]
 264:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 849              	 .loc 1 264 0
 850 05da 0023     	 movs r3,#0
 851 05dc C7F82431 	 str r3,[r7,#292]
 265:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 266:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   coeff = _SIMD32_OFFSET(pCoef + (ia * 2u));
 852              	 .loc 1 266 0
 853 05e0 D7F82431 	 ldr r3,[r7,#292]
 854 05e4 9B00     	 lsls r3,r3,#2
 855 05e6 3A1D     	 adds r2,r7,#4
 856 05e8 1268     	 ldr r2,[r2]
 857 05ea 1344     	 add r3,r3,r2
 858 05ec 1B68     	 ldr r3,[r3]
 859 05ee C7F81C31 	 str r3,[r7,#284]
 267:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 268:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = ia + twidCoefModifier;
 860              	 .loc 1 268 0
 861 05f2 BB1C     	 adds r3,r7,#2
 862 05f4 1B88     	 ldrh r3,[r3]
 863 05f6 D7F82421 	 ldr r2,[r7,#292]
 864 05fa 1344     	 add r3,r3,r2
 865 05fc C7F82431 	 str r3,[r7,#292]
 269:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 270:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for butterfly
 271:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < fftLen; i += n1)
 866              	 .loc 1 271 0
 867 0600 0023     	 movs r3,#0
 868 0602 C7F83431 	 str r3,[r7,#308]
 869 0606 C7E0     	 b .L29
 870              	.L34:
 272:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 273:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 871              	 .loc 1 273 0 discriminator 3
 872 0608 D7F83421 	 ldr r2,[r7,#308]
 873 060c D7F82831 	 ldr r3,[r7,#296]
 874 0610 1344     	 add r3,r3,r2
 875 0612 C7F81831 	 str r3,[r7,#280]
 274:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 275:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     T = _SIMD32_OFFSET(pSrc + (2 * i));
 876              	 .loc 1 275 0 discriminator 3
 877 0616 D7F83431 	 ldr r3,[r7,#308]
 878 061a 9B00     	 lsls r3,r3,#2
 879 061c 07F10C02 	 add r2,r7,#12
 880 0620 1268     	 ldr r2,[r2]
 881 0622 1344     	 add r3,r3,r2
 882 0624 1B68     	 ldr r3,[r3]
 883 0626 C7F81431 	 str r3,[r7,#276]
 276:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 277:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     S = _SIMD32_OFFSET(pSrc + (2 * l));
 884              	 .loc 1 277 0 discriminator 3
 885 062a D7F81831 	 ldr r3,[r7,#280]
 886 062e 9B00     	 lsls r3,r3,#2
 887 0630 07F10C02 	 add r2,r7,#12
 888 0634 1268     	 ldr r2,[r2]
 889 0636 1344     	 add r3,r3,r2
 890 0638 1B68     	 ldr r3,[r3]
 891 063a C7F80C31 	 str r3,[r7,#268]
 278:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 279:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 892              	 .loc 1 279 0 discriminator 3
 893 063e D7F81431 	 ldr r3,[r7,#276]
 894 0642 D7F80C21 	 ldr r2,[r7,#268]
 895 0646 FB63     	 str r3,[r7,#60]
 896 0648 07F13803 	 add r3,r7,#56
 897 064c 1A60     	 str r2,[r3]
 898              	.LBB110:
 899              	.LBB111:
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 900              	 .loc 2 1510 0 discriminator 3
 901 064e FB6B     	 ldr r3,[r7,#60]
 902 0650 07F13802 	 add r2,r7,#56
 903 0654 1268     	 ldr r2,[r2]
 904              	
 905 0656 D3FA12F2 	 qsub16 r2,r3,r2
 906              	
 907              	 .thumb
 908 065a 07F13403 	 add r3,r7,#52
 909 065e 1A60     	 str r2,[r3]
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 910              	 .loc 2 1511 0 discriminator 3
 911 0660 07F13403 	 add r3,r7,#52
 912 0664 1B68     	 ldr r3,[r3]
 913              	.LBE111:
 914              	.LBE110:
 915              	 .loc 1 279 0 discriminator 3
 916 0666 C7F80831 	 str r3,[r7,#264]
 280:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 281:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2 * i)) = __QADD16(T, S);
 917              	 .loc 1 281 0 discriminator 3
 918 066a D7F83431 	 ldr r3,[r7,#308]
 919 066e 9B00     	 lsls r3,r3,#2
 920 0670 07F10C02 	 add r2,r7,#12
 921 0674 1268     	 ldr r2,[r2]
 922 0676 1344     	 add r3,r3,r2
 923 0678 D7F81401 	 ldr r0,[r7,#276]
 924 067c D7F80C11 	 ldr r1,[r7,#268]
 925 0680 07F13002 	 add r2,r7,#48
 926 0684 1060     	 str r0,[r2]
 927 0686 07F12C02 	 add r2,r7,#44
 928 068a 1160     	 str r1,[r2]
 929              	.LBB112:
 930              	.LBB113:
1462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 931              	 .loc 2 1462 0 discriminator 3
 932 068c 07F13002 	 add r2,r7,#48
 933 0690 1268     	 ldr r2,[r2]
 934 0692 07F12C01 	 add r1,r7,#44
 935 0696 0968     	 ldr r1,[r1]
 936              	
 937 0698 92FA11F1 	 qadd16 r1,r2,r1
 938              	
 939              	 .thumb
 940 069c 07F12802 	 add r2,r7,#40
 941 06a0 1160     	 str r1,[r2]
1463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 942              	 .loc 2 1463 0 discriminator 3
 943 06a2 07F12802 	 add r2,r7,#40
 944 06a6 1268     	 ldr r2,[r2]
 945              	.LBE113:
 946              	.LBE112:
 947              	 .loc 1 281 0 discriminator 3
 948 06a8 1A60     	 str r2,[r3]
 282:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 283:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2u * l)) = R;
 949              	 .loc 1 283 0 discriminator 3
 950 06aa D7F81831 	 ldr r3,[r7,#280]
 951 06ae 9B00     	 lsls r3,r3,#2
 952 06b0 07F10C02 	 add r2,r7,#12
 953 06b4 1268     	 ldr r2,[r2]
 954 06b6 1344     	 add r3,r3,r2
 955 06b8 D7F80821 	 ldr r2,[r7,#264]
 956 06bc 1A60     	 str r2,[r3]
 284:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 285:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     i += n1;
 957              	 .loc 1 285 0 discriminator 3
 958 06be D7F83421 	 ldr r2,[r7,#308]
 959 06c2 D7F82031 	 ldr r3,[r7,#288]
 960 06c6 1344     	 add r3,r3,r2
 961 06c8 C7F83431 	 str r3,[r7,#308]
 286:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 962              	 .loc 1 286 0 discriminator 3
 963 06cc D7F83421 	 ldr r2,[r7,#308]
 964 06d0 D7F82831 	 ldr r3,[r7,#296]
 965 06d4 1344     	 add r3,r3,r2
 966 06d6 C7F81831 	 str r3,[r7,#280]
 287:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 288:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     T = _SIMD32_OFFSET(pSrc + (2 * i));
 967              	 .loc 1 288 0 discriminator 3
 968 06da D7F83431 	 ldr r3,[r7,#308]
 969 06de 9B00     	 lsls r3,r3,#2
 970 06e0 07F10C02 	 add r2,r7,#12
 971 06e4 1268     	 ldr r2,[r2]
 972 06e6 1344     	 add r3,r3,r2
 973 06e8 1B68     	 ldr r3,[r3]
 974 06ea C7F81431 	 str r3,[r7,#276]
 289:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 290:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     S = _SIMD32_OFFSET(pSrc + (2 * l));
 975              	 .loc 1 290 0 discriminator 3
 976 06ee D7F81831 	 ldr r3,[r7,#280]
 977 06f2 9B00     	 lsls r3,r3,#2
 978 06f4 07F10C02 	 add r2,r7,#12
 979 06f8 1268     	 ldr r2,[r2]
 980 06fa 1344     	 add r3,r3,r2
 981 06fc 1B68     	 ldr r3,[r3]
 982 06fe C7F80C31 	 str r3,[r7,#268]
 291:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 292:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 983              	 .loc 1 292 0 discriminator 3
 984 0702 D7F81411 	 ldr r1,[r7,#276]
 985 0706 D7F80C21 	 ldr r2,[r7,#268]
 986 070a 07F12403 	 add r3,r7,#36
 987 070e 1960     	 str r1,[r3]
 988 0710 07F12003 	 add r3,r7,#32
 989 0714 1A60     	 str r2,[r3]
 990              	.LBB114:
 991              	.LBB115:
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 992              	 .loc 2 1510 0 discriminator 3
 993 0716 07F12403 	 add r3,r7,#36
 994 071a 1B68     	 ldr r3,[r3]
 995 071c 07F12002 	 add r2,r7,#32
 996 0720 1268     	 ldr r2,[r2]
 997              	
 998 0722 D3FA12F2 	 qsub16 r2,r3,r2
 999              	
 1000              	 .thumb
 1001 0726 07F11C03 	 add r3,r7,#28
 1002 072a 1A60     	 str r2,[r3]
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1003              	 .loc 2 1511 0 discriminator 3
 1004 072c 07F11C03 	 add r3,r7,#28
 1005 0730 1B68     	 ldr r3,[r3]
 1006              	.LBE115:
 1007              	.LBE114:
 1008              	 .loc 1 292 0 discriminator 3
 1009 0732 C7F80831 	 str r3,[r7,#264]
 293:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 294:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2 * i)) = __QADD16(T, S);
 1010              	 .loc 1 294 0 discriminator 3
 1011 0736 D7F83431 	 ldr r3,[r7,#308]
 1012 073a 9B00     	 lsls r3,r3,#2
 1013 073c 07F10C02 	 add r2,r7,#12
 1014 0740 1268     	 ldr r2,[r2]
 1015 0742 1344     	 add r3,r3,r2
 1016 0744 D7F81401 	 ldr r0,[r7,#276]
 1017 0748 D7F80C11 	 ldr r1,[r7,#268]
 1018 074c 07F11802 	 add r2,r7,#24
 1019 0750 1060     	 str r0,[r2]
 1020 0752 07F11402 	 add r2,r7,#20
 1021 0756 1160     	 str r1,[r2]
 1022              	.LBB116:
 1023              	.LBB117:
1462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1024              	 .loc 2 1462 0 discriminator 3
 1025 0758 07F11802 	 add r2,r7,#24
 1026 075c 1268     	 ldr r2,[r2]
 1027 075e 07F11401 	 add r1,r7,#20
 1028 0762 0968     	 ldr r1,[r1]
 1029              	
 1030 0764 92FA11F1 	 qadd16 r1,r2,r1
 1031              	
 1032              	 .thumb
 1033 0768 07F11002 	 add r2,r7,#16
 1034 076c 1160     	 str r1,[r2]
1463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1035              	 .loc 2 1463 0 discriminator 3
 1036 076e 07F11002 	 add r2,r7,#16
 1037 0772 1268     	 ldr r2,[r2]
 1038              	.LBE117:
 1039              	.LBE116:
 1040              	 .loc 1 294 0 discriminator 3
 1041 0774 1A60     	 str r2,[r3]
 295:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 296:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2u * l)) = R;
 1042              	 .loc 1 296 0 discriminator 3
 1043 0776 D7F81831 	 ldr r3,[r7,#280]
 1044 077a 9B00     	 lsls r3,r3,#2
 1045 077c 07F10C02 	 add r2,r7,#12
 1046 0780 1268     	 ldr r2,[r2]
 1047 0782 1344     	 add r3,r3,r2
 1048 0784 D7F80821 	 ldr r2,[r7,#264]
 1049 0788 1A60     	 str r2,[r3]
 271:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1050              	 .loc 1 271 0 discriminator 3
 1051 078a D7F83421 	 ldr r2,[r7,#308]
 1052 078e D7F82031 	 ldr r3,[r7,#288]
 1053 0792 1344     	 add r3,r3,r2
 1054 0794 C7F83431 	 str r3,[r7,#308]
 1055              	.L29:
 271:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1056              	 .loc 1 271 0 is_stmt 0 discriminator 1
 1057 0798 07F10803 	 add r3,r7,#8
 1058 079c D7F83421 	 ldr r2,[r7,#308]
 1059 07a0 1B68     	 ldr r3,[r3]
 1060 07a2 9A42     	 cmp r2,r3
 1061 07a4 FFF430AF 	 bcc .L34
 297:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 298:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 299:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 300:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 301:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 302:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 303:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned i, j, k, l;
 304:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned n1, n2, ia;
 305:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t xt, yt, cosVal, sinVal;
 306:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 307:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 308:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   //N = fftLen;
 309:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 310:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 311:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 312:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 313:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 314:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 315:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 316:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 317:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 318:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[ia * 2];
 319:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 320:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 321:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 322:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for butterfly
 323:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 324:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 325:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 326:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = (pSrc[2 * i] >> 1u) - (pSrc[2 * l] >> 1u);
 327:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = ((pSrc[2 * i] >> 1u) + (pSrc[2 * l] >> 1u)) >> 1u;
 328:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 329:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = (pSrc[2 * i + 1] >> 1u) - (pSrc[2 * l + 1] >> 1u);
 330:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] =
 331:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         ((pSrc[2 * l + 1] >> 1u) + (pSrc[2 * i + 1] >> 1u)) >> 1u;
 332:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 333:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2u * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) +
 334:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****                       ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 335:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 336:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2u * l + 1u] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) -
 337:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****                            ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 338:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 339:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // butterfly loop end
 340:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 341:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 342:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 343:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1u;
 344:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 345:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for stage
 346:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 347:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 348:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 349:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 350:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 351:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 352:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for groups
 353:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 354:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 355:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       cosVal = pCoef[ia * 2];
 356:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       sinVal = pCoef[(ia * 2) + 1];
 357:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 358:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 359:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       // loop for butterfly
 360:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 361:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 362:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 363:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         xt = pSrc[2 * i] - pSrc[2 * l];
 364:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1u;
 365:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 366:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 367:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1u;
 368:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 369:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2u * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) +
 370:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****                         ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 371:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 372:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2u * l + 1u] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) -
 373:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****                              ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 374:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 375:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       }                         // butterfly loop end
 376:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 377:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // groups loop end
 378:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 379:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1u;
 380:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // stages loop end
 381:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 382:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 383:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 384:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 385:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 386:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 387:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 388:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 389:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[ia * 2];
 390:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 391:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 392:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 393:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 394:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for butterfly
 395:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 396:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 397:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 398:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = pSrc[2 * i] - pSrc[2 * l];
 399:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
 400:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 401:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 402:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
 403:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 404:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2u * l] = xt;
 405:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 406:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2u * l + 1u] = yt;
 407:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 408:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // butterfly loop end
 409:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 410:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 411:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 412:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1u;
 413:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 414:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //             #if defined (ARM_MATH_DSP)
 415:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 416:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** }
 1062              	 .loc 1 416 0 is_stmt 1
 1063 07a8 07F59C77 	 add r7,r7,#312
 1064              	.LCFI8:
 1065              	 .cfi_def_cfa_offset 8
 1066 07ac BD46     	 mov sp,r7
 1067              	.LCFI9:
 1068              	 .cfi_def_cfa_register 13
 1069              	 
 1070 07ae 90BC     	 pop {r4,r7}
 1071              	.LCFI10:
 1072              	 .cfi_restore 7
 1073              	 .cfi_restore 4
 1074              	 .cfi_def_cfa_offset 0
 1075 07b0 7047     	 bx lr
 1076              	 .cfi_endproc
 1077              	.LFE136:
 1079 07b2 00BF     	 .section .text.arm_radix2_butterfly_inverse_q15,"ax",%progbits
 1080              	 .align 2
 1081              	 .global arm_radix2_butterfly_inverse_q15
 1082              	 .thumb
 1083              	 .thumb_func
 1085              	arm_radix2_butterfly_inverse_q15:
 1086              	.LFB137:
 417:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 418:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 419:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_inverse_q15(
 420:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pSrc,
 421:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t fftLen,
 422:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pCoef,
 423:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   uint16_t twidCoefModifier)
 424:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** {
 1087              	 .loc 1 424 0
 1088              	 .cfi_startproc
 1089              	 
 1090              	 
 1091              	 
 1092 0000 90B4     	 push {r4,r7}
 1093              	.LCFI11:
 1094              	 .cfi_def_cfa_offset 8
 1095              	 .cfi_offset 4,-8
 1096              	 .cfi_offset 7,-4
 1097 0002 C8B0     	 sub sp,sp,#288
 1098              	.LCFI12:
 1099              	 .cfi_def_cfa_offset 296
 1100 0004 00AF     	 add r7,sp,#0
 1101              	.LCFI13:
 1102              	 .cfi_def_cfa_register 7
 1103 0006 07F10C04 	 add r4,r7,#12
 1104 000a 2060     	 str r0,[r4]
 1105 000c 07F10800 	 add r0,r7,#8
 1106 0010 0160     	 str r1,[r0]
 1107 0012 391D     	 adds r1,r7,#4
 1108 0014 0A60     	 str r2,[r1]
 1109 0016 1A46     	 mov r2,r3
 1110 0018 BB1C     	 adds r3,r7,#2
 1111 001a 1A80     	 strh r2,[r3]
 425:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
 426:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 427:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned i, j, k, l;
 428:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned n1, n2, ia;
 429:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t in;
 430:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t T, S, R;
 431:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t coeff, out1, out2;
 432:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 433:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   //N = fftLen;
 434:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 1112              	 .loc 1 434 0
 1113 001c 07F10803 	 add r3,r7,#8
 1114 0020 1B68     	 ldr r3,[r3]
 1115 0022 C7F81031 	 str r3,[r7,#272]
 435:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 436:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 1116              	 .loc 1 436 0
 1117 0026 D7F81031 	 ldr r3,[r7,#272]
 1118 002a C7F80831 	 str r3,[r7,#264]
 437:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 1119              	 .loc 1 437 0
 1120 002e D7F81031 	 ldr r3,[r7,#272]
 1121 0032 5B08     	 lsrs r3,r3,#1
 1122 0034 C7F81031 	 str r3,[r7,#272]
 438:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 1123              	 .loc 1 438 0
 1124 0038 0023     	 movs r3,#0
 1125 003a C7F80C31 	 str r3,[r7,#268]
 439:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 440:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 441:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < n2; i++)
 1126              	 .loc 1 441 0
 1127 003e 0023     	 movs r3,#0
 1128 0040 C7F81C31 	 str r3,[r7,#284]
 1129 0044 73E1     	 b .L36
 1130              	.L45:
 442:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 443:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = _SIMD32_OFFSET(pCoef + (ia * 2u));
 1131              	 .loc 1 443 0 discriminator 3
 1132 0046 D7F80C31 	 ldr r3,[r7,#268]
 1133 004a 9B00     	 lsls r3,r3,#2
 1134 004c 3A1D     	 adds r2,r7,#4
 1135 004e 1268     	 ldr r2,[r2]
 1136 0050 1344     	 add r3,r3,r2
 1137 0052 1B68     	 ldr r3,[r3]
 1138 0054 C7F80431 	 str r3,[r7,#260]
 444:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 445:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 1139              	 .loc 1 445 0 discriminator 3
 1140 0058 BB1C     	 adds r3,r7,#2
 1141 005a 1B88     	 ldrh r3,[r3]
 1142 005c D7F80C21 	 ldr r2,[r7,#268]
 1143 0060 1344     	 add r3,r3,r2
 1144 0062 C7F80C31 	 str r3,[r7,#268]
 446:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 447:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 1145              	 .loc 1 447 0 discriminator 3
 1146 0066 D7F81C21 	 ldr r2,[r7,#284]
 1147 006a D7F81031 	 ldr r3,[r7,#272]
 1148 006e 1344     	 add r3,r3,r2
 1149 0070 C7F80031 	 str r3,[r7,#256]
 448:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 449:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     T = _SIMD32_OFFSET(pSrc + (2 * i));
 1150              	 .loc 1 449 0 discriminator 3
 1151 0074 D7F81C31 	 ldr r3,[r7,#284]
 1152 0078 9B00     	 lsls r3,r3,#2
 1153 007a 07F10C02 	 add r2,r7,#12
 1154 007e 1268     	 ldr r2,[r2]
 1155 0080 1344     	 add r3,r3,r2
 1156 0082 1B68     	 ldr r3,[r3]
 1157 0084 C7F8FC30 	 str r3,[r7,#252]
 450:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 1158              	 .loc 1 450 0 discriminator 3
 1159 0088 D7F8FC30 	 ldr r3,[r7,#252]
 1160 008c 9BB2     	 uxth r3,r3
 1161 008e 1BB2     	 sxth r3,r3
 1162 0090 5B10     	 asrs r3,r3,#1
 1163 0092 A7F8FA30 	 strh r3,[r7,#250]
 451:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1164              	 .loc 1 451 0 discriminator 3
 1165 0096 D7F8FC30 	 ldr r3,[r7,#252]
 1166 009a 5B10     	 asrs r3,r3,#1
 1167 009c 1B0C     	 lsrs r3,r3,#16
 1168 009e 1B04     	 lsls r3,r3,#16
 1169 00a0 B7F9FA20 	 ldrsh r2,[r7,#250]
 1170 00a4 92B2     	 uxth r2,r2
 1171 00a6 1343     	 orrs r3,r3,r2
 1172 00a8 C7F8FC30 	 str r3,[r7,#252]
 452:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 453:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     S = _SIMD32_OFFSET(pSrc + (2 * l));
 1173              	 .loc 1 453 0 discriminator 3
 1174 00ac D7F80031 	 ldr r3,[r7,#256]
 1175 00b0 9B00     	 lsls r3,r3,#2
 1176 00b2 07F10C02 	 add r2,r7,#12
 1177 00b6 1268     	 ldr r2,[r2]
 1178 00b8 1344     	 add r3,r3,r2
 1179 00ba 1B68     	 ldr r3,[r3]
 1180 00bc C7F8F430 	 str r3,[r7,#244]
 454:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 1181              	 .loc 1 454 0 discriminator 3
 1182 00c0 D7F8F430 	 ldr r3,[r7,#244]
 1183 00c4 9BB2     	 uxth r3,r3
 1184 00c6 1BB2     	 sxth r3,r3
 1185 00c8 5B10     	 asrs r3,r3,#1
 1186 00ca A7F8FA30 	 strh r3,[r7,#250]
 455:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1187              	 .loc 1 455 0 discriminator 3
 1188 00ce D7F8F430 	 ldr r3,[r7,#244]
 1189 00d2 5B10     	 asrs r3,r3,#1
 1190 00d4 1B0C     	 lsrs r3,r3,#16
 1191 00d6 1B04     	 lsls r3,r3,#16
 1192 00d8 B7F9FA20 	 ldrsh r2,[r7,#250]
 1193 00dc 92B2     	 uxth r2,r2
 1194 00de 1343     	 orrs r3,r3,r2
 1195 00e0 C7F8F430 	 str r3,[r7,#244]
 456:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 457:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 1196              	 .loc 1 457 0 discriminator 3
 1197 00e4 D7F8FC20 	 ldr r2,[r7,#252]
 1198 00e8 D7F8F430 	 ldr r3,[r7,#244]
 1199 00ec C7F8E420 	 str r2,[r7,#228]
 1200 00f0 C7F8E030 	 str r3,[r7,#224]
 1201              	.LBB118:
 1202              	.LBB119:
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1203              	 .loc 2 1510 0 discriminator 3
 1204 00f4 D7F8E430 	 ldr r3,[r7,#228]
 1205 00f8 D7F8E020 	 ldr r2,[r7,#224]
 1206              	
 1207 00fc D3FA12F3 	 qsub16 r3,r3,r2
 1208              	
 1209              	 .thumb
 1210 0100 C7F8DC30 	 str r3,[r7,#220]
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1211              	 .loc 2 1511 0 discriminator 3
 1212 0104 D7F8DC30 	 ldr r3,[r7,#220]
 1213              	.LBE119:
 1214              	.LBE118:
 1215              	 .loc 1 457 0 discriminator 3
 1216 0108 C7F8F030 	 str r3,[r7,#240]
 458:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 459:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 1217              	 .loc 1 459 0 discriminator 3
 1218 010c D7F81C31 	 ldr r3,[r7,#284]
 1219 0110 9B00     	 lsls r3,r3,#2
 1220 0112 07F10C02 	 add r2,r7,#12
 1221 0116 1268     	 ldr r2,[r2]
 1222 0118 1344     	 add r3,r3,r2
 1223 011a D7F8FC10 	 ldr r1,[r7,#252]
 1224 011e D7F8F420 	 ldr r2,[r7,#244]
 1225 0122 C7F8D810 	 str r1,[r7,#216]
 1226 0126 C7F8D420 	 str r2,[r7,#212]
 1227              	.LBB120:
 1228              	.LBB121:
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1229              	 .loc 2 1470 0 discriminator 3
 1230 012a D7F8D820 	 ldr r2,[r7,#216]
 1231 012e D7F8D410 	 ldr r1,[r7,#212]
 1232              	
 1233 0132 92FA21F2 	 shadd16 r2,r2,r1
 1234              	
 1235              	 .thumb
 1236 0136 C7F8D020 	 str r2,[r7,#208]
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1237              	 .loc 2 1471 0 discriminator 3
 1238 013a D7F8D020 	 ldr r2,[r7,#208]
 1239              	.LBE121:
 1240              	.LBE120:
 1241              	 .loc 1 459 0 discriminator 3
 1242 013e 1A60     	 str r2,[r3]
 460:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 461:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 462:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 463:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSD(coeff, R) >> 16;
 1243              	 .loc 1 463 0 discriminator 3
 1244 0140 D7F80421 	 ldr r2,[r7,#260]
 1245 0144 D7F8F030 	 ldr r3,[r7,#240]
 1246 0148 C7F8CC20 	 str r2,[r7,#204]
 1247 014c C7F8C830 	 str r3,[r7,#200]
 1248              	.LBB122:
 1249              	.LBB123:
1774:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1250              	 .loc 2 1774 0 discriminator 3
 1251 0150 D7F8CC30 	 ldr r3,[r7,#204]
 1252 0154 D7F8C820 	 ldr r2,[r7,#200]
 1253              	
 1254 0158 43FB02F3 	 smusd r3,r3,r2
 1255              	
 1256              	 .thumb
 1257 015c C7F8C430 	 str r3,[r7,#196]
1775:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1258              	 .loc 2 1775 0 discriminator 3
 1259 0160 D7F8C430 	 ldr r3,[r7,#196]
 1260              	.LBE123:
 1261              	.LBE122:
 1262              	 .loc 1 463 0 discriminator 3
 1263 0164 1B0C     	 lsrs r3,r3,#16
 1264 0166 C7F8EC30 	 str r3,[r7,#236]
 464:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUADX(coeff, R);
 1265              	 .loc 1 464 0 discriminator 3
 1266 016a D7F80421 	 ldr r2,[r7,#260]
 1267 016e D7F8F030 	 ldr r3,[r7,#240]
 1268 0172 C7F8C020 	 str r2,[r7,#192]
 1269 0176 C7F8BC30 	 str r3,[r7,#188]
 1270              	.LBB124:
 1271              	.LBB125:
1716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1272              	 .loc 2 1716 0 discriminator 3
 1273 017a D7F8C030 	 ldr r3,[r7,#192]
 1274 017e D7F8BC20 	 ldr r2,[r7,#188]
 1275              	
 1276 0182 23FB12F3 	 smuadx r3,r3,r2
 1277              	
 1278              	 .thumb
 1279 0186 C7F8B830 	 str r3,[r7,#184]
1717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1280              	 .loc 2 1717 0 discriminator 3
 1281 018a D7F8B830 	 ldr r3,[r7,#184]
 1282              	.LBE125:
 1283              	.LBE124:
 1284              	 .loc 1 464 0 discriminator 3
 1285 018e C7F8E830 	 str r3,[r7,#232]
 465:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 466:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 467:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUADX(R, coeff) >> 16u;
 468:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSD(__QSUB(0, coeff), R);
 469:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 470:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 471:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 472:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2u * l)) =
 1286              	 .loc 1 472 0 discriminator 3
 1287 0192 D7F80031 	 ldr r3,[r7,#256]
 1288 0196 9B00     	 lsls r3,r3,#2
 1289 0198 07F10C02 	 add r2,r7,#12
 1290 019c 1268     	 ldr r2,[r2]
 1291 019e 1A44     	 add r2,r2,r3
 473:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1292              	 .loc 1 473 0 discriminator 3
 1293 01a0 D7F8E830 	 ldr r3,[r7,#232]
 1294 01a4 1B0C     	 lsrs r3,r3,#16
 1295 01a6 1B04     	 lsls r3,r3,#16
 1296 01a8 D7F8EC10 	 ldr r1,[r7,#236]
 1297 01ac 89B2     	 uxth r1,r1
 1298 01ae 0B43     	 orrs r3,r3,r1
 472:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1299              	 .loc 1 472 0 discriminator 3
 1300 01b0 1360     	 str r3,[r2]
 474:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 475:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = _SIMD32_OFFSET(pCoef + (ia * 2u));
 1301              	 .loc 1 475 0 discriminator 3
 1302 01b2 D7F80C31 	 ldr r3,[r7,#268]
 1303 01b6 9B00     	 lsls r3,r3,#2
 1304 01b8 3A1D     	 adds r2,r7,#4
 1305 01ba 1268     	 ldr r2,[r2]
 1306 01bc 1344     	 add r3,r3,r2
 1307 01be 1B68     	 ldr r3,[r3]
 1308 01c0 C7F80431 	 str r3,[r7,#260]
 476:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 477:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 1309              	 .loc 1 477 0 discriminator 3
 1310 01c4 BB1C     	 adds r3,r7,#2
 1311 01c6 1B88     	 ldrh r3,[r3]
 1312 01c8 D7F80C21 	 ldr r2,[r7,#268]
 1313 01cc 1344     	 add r3,r3,r2
 1314 01ce C7F80C31 	 str r3,[r7,#268]
 478:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 479:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for butterfly
 480:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     i++;
 1315              	 .loc 1 480 0 discriminator 3
 1316 01d2 D7F81C31 	 ldr r3,[r7,#284]
 1317 01d6 0133     	 adds r3,r3,#1
 1318 01d8 C7F81C31 	 str r3,[r7,#284]
 481:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     l++;
 1319              	 .loc 1 481 0 discriminator 3
 1320 01dc D7F80031 	 ldr r3,[r7,#256]
 1321 01e0 0133     	 adds r3,r3,#1
 1322 01e2 C7F80031 	 str r3,[r7,#256]
 482:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 483:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     T = _SIMD32_OFFSET(pSrc + (2 * i));
 1323              	 .loc 1 483 0 discriminator 3
 1324 01e6 D7F81C31 	 ldr r3,[r7,#284]
 1325 01ea 9B00     	 lsls r3,r3,#2
 1326 01ec 07F10C02 	 add r2,r7,#12
 1327 01f0 1268     	 ldr r2,[r2]
 1328 01f2 1344     	 add r3,r3,r2
 1329 01f4 1B68     	 ldr r3,[r3]
 1330 01f6 C7F8FC30 	 str r3,[r7,#252]
 484:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 1331              	 .loc 1 484 0 discriminator 3
 1332 01fa D7F8FC30 	 ldr r3,[r7,#252]
 1333 01fe 9BB2     	 uxth r3,r3
 1334 0200 1BB2     	 sxth r3,r3
 1335 0202 5B10     	 asrs r3,r3,#1
 1336 0204 A7F8FA30 	 strh r3,[r7,#250]
 485:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1337              	 .loc 1 485 0 discriminator 3
 1338 0208 D7F8FC30 	 ldr r3,[r7,#252]
 1339 020c 5B10     	 asrs r3,r3,#1
 1340 020e 1B0C     	 lsrs r3,r3,#16
 1341 0210 1B04     	 lsls r3,r3,#16
 1342 0212 B7F9FA20 	 ldrsh r2,[r7,#250]
 1343 0216 92B2     	 uxth r2,r2
 1344 0218 1343     	 orrs r3,r3,r2
 1345 021a C7F8FC30 	 str r3,[r7,#252]
 486:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 487:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     S = _SIMD32_OFFSET(pSrc + (2 * l));
 1346              	 .loc 1 487 0 discriminator 3
 1347 021e D7F80031 	 ldr r3,[r7,#256]
 1348 0222 9B00     	 lsls r3,r3,#2
 1349 0224 07F10C02 	 add r2,r7,#12
 1350 0228 1268     	 ldr r2,[r2]
 1351 022a 1344     	 add r3,r3,r2
 1352 022c 1B68     	 ldr r3,[r3]
 1353 022e C7F8F430 	 str r3,[r7,#244]
 488:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 1354              	 .loc 1 488 0 discriminator 3
 1355 0232 D7F8F430 	 ldr r3,[r7,#244]
 1356 0236 9BB2     	 uxth r3,r3
 1357 0238 1BB2     	 sxth r3,r3
 1358 023a 5B10     	 asrs r3,r3,#1
 1359 023c A7F8FA30 	 strh r3,[r7,#250]
 489:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1360              	 .loc 1 489 0 discriminator 3
 1361 0240 D7F8F430 	 ldr r3,[r7,#244]
 1362 0244 5B10     	 asrs r3,r3,#1
 1363 0246 1B0C     	 lsrs r3,r3,#16
 1364 0248 1B04     	 lsls r3,r3,#16
 1365 024a B7F9FA20 	 ldrsh r2,[r7,#250]
 1366 024e 92B2     	 uxth r2,r2
 1367 0250 1343     	 orrs r3,r3,r2
 1368 0252 C7F8F430 	 str r3,[r7,#244]
 490:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 491:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 1369              	 .loc 1 491 0 discriminator 3
 1370 0256 D7F8FC20 	 ldr r2,[r7,#252]
 1371 025a D7F8F430 	 ldr r3,[r7,#244]
 1372 025e C7F8B420 	 str r2,[r7,#180]
 1373 0262 C7F8B030 	 str r3,[r7,#176]
 1374              	.LBB126:
 1375              	.LBB127:
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1376              	 .loc 2 1510 0 discriminator 3
 1377 0266 D7F8B430 	 ldr r3,[r7,#180]
 1378 026a D7F8B020 	 ldr r2,[r7,#176]
 1379              	
 1380 026e D3FA12F3 	 qsub16 r3,r3,r2
 1381              	
 1382              	 .thumb
 1383 0272 C7F8AC30 	 str r3,[r7,#172]
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1384              	 .loc 2 1511 0 discriminator 3
 1385 0276 D7F8AC30 	 ldr r3,[r7,#172]
 1386              	.LBE127:
 1387              	.LBE126:
 1388              	 .loc 1 491 0 discriminator 3
 1389 027a C7F8F030 	 str r3,[r7,#240]
 492:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 493:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 1390              	 .loc 1 493 0 discriminator 3
 1391 027e D7F81C31 	 ldr r3,[r7,#284]
 1392 0282 9B00     	 lsls r3,r3,#2
 1393 0284 07F10C02 	 add r2,r7,#12
 1394 0288 1268     	 ldr r2,[r2]
 1395 028a 1344     	 add r3,r3,r2
 1396 028c D7F8FC10 	 ldr r1,[r7,#252]
 1397 0290 D7F8F420 	 ldr r2,[r7,#244]
 1398 0294 C7F8A810 	 str r1,[r7,#168]
 1399 0298 C7F8A420 	 str r2,[r7,#164]
 1400              	.LBB128:
 1401              	.LBB129:
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1402              	 .loc 2 1470 0 discriminator 3
 1403 029c D7F8A820 	 ldr r2,[r7,#168]
 1404 02a0 D7F8A410 	 ldr r1,[r7,#164]
 1405              	
 1406 02a4 92FA21F2 	 shadd16 r2,r2,r1
 1407              	
 1408              	 .thumb
 1409 02a8 C7F8A020 	 str r2,[r7,#160]
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1410              	 .loc 2 1471 0 discriminator 3
 1411 02ac D7F8A020 	 ldr r2,[r7,#160]
 1412              	.LBE129:
 1413              	.LBE128:
 1414              	 .loc 1 493 0 discriminator 3
 1415 02b0 1A60     	 str r2,[r3]
 494:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 495:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 496:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 497:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSD(coeff, R) >> 16;
 1416              	 .loc 1 497 0 discriminator 3
 1417 02b2 D7F80421 	 ldr r2,[r7,#260]
 1418 02b6 D7F8F030 	 ldr r3,[r7,#240]
 1419 02ba C7F89C20 	 str r2,[r7,#156]
 1420 02be C7F89830 	 str r3,[r7,#152]
 1421              	.LBB130:
 1422              	.LBB131:
1774:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1423              	 .loc 2 1774 0 discriminator 3
 1424 02c2 D7F89C30 	 ldr r3,[r7,#156]
 1425 02c6 D7F89820 	 ldr r2,[r7,#152]
 1426              	
 1427 02ca 43FB02F3 	 smusd r3,r3,r2
 1428              	
 1429              	 .thumb
 1430 02ce C7F89430 	 str r3,[r7,#148]
1775:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1431              	 .loc 2 1775 0 discriminator 3
 1432 02d2 D7F89430 	 ldr r3,[r7,#148]
 1433              	.LBE131:
 1434              	.LBE130:
 1435              	 .loc 1 497 0 discriminator 3
 1436 02d6 1B0C     	 lsrs r3,r3,#16
 1437 02d8 C7F8EC30 	 str r3,[r7,#236]
 498:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUADX(coeff, R);
 1438              	 .loc 1 498 0 discriminator 3
 1439 02dc D7F80421 	 ldr r2,[r7,#260]
 1440 02e0 D7F8F030 	 ldr r3,[r7,#240]
 1441 02e4 C7F89020 	 str r2,[r7,#144]
 1442 02e8 C7F88C30 	 str r3,[r7,#140]
 1443              	.LBB132:
 1444              	.LBB133:
1716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1445              	 .loc 2 1716 0 discriminator 3
 1446 02ec D7F89030 	 ldr r3,[r7,#144]
 1447 02f0 D7F88C20 	 ldr r2,[r7,#140]
 1448              	
 1449 02f4 23FB12F3 	 smuadx r3,r3,r2
 1450              	
 1451              	 .thumb
 1452 02f8 C7F88830 	 str r3,[r7,#136]
1717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1453              	 .loc 2 1717 0 discriminator 3
 1454 02fc D7F88830 	 ldr r3,[r7,#136]
 1455              	.LBE133:
 1456              	.LBE132:
 1457              	 .loc 1 498 0 discriminator 3
 1458 0300 C7F8E830 	 str r3,[r7,#232]
 499:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 500:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 501:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUADX(R, coeff) >> 16u;
 502:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSD(__QSUB(0, coeff), R);
 503:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 504:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 505:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 506:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2u * l)) =
 1459              	 .loc 1 506 0 discriminator 3
 1460 0304 D7F80031 	 ldr r3,[r7,#256]
 1461 0308 9B00     	 lsls r3,r3,#2
 1462 030a 07F10C02 	 add r2,r7,#12
 1463 030e 1268     	 ldr r2,[r2]
 1464 0310 1A44     	 add r2,r2,r3
 507:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1465              	 .loc 1 507 0 discriminator 3
 1466 0312 D7F8E830 	 ldr r3,[r7,#232]
 1467 0316 1B0C     	 lsrs r3,r3,#16
 1468 0318 1B04     	 lsls r3,r3,#16
 1469 031a D7F8EC10 	 ldr r1,[r7,#236]
 1470 031e 89B2     	 uxth r1,r1
 1471 0320 0B43     	 orrs r3,r3,r1
 506:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1472              	 .loc 1 506 0 discriminator 3
 1473 0322 1360     	 str r3,[r2]
 441:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1474              	 .loc 1 441 0 discriminator 3
 1475 0324 D7F81C31 	 ldr r3,[r7,#284]
 1476 0328 0133     	 adds r3,r3,#1
 1477 032a C7F81C31 	 str r3,[r7,#284]
 1478              	.L36:
 441:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1479              	 .loc 1 441 0 is_stmt 0 discriminator 1
 1480 032e D7F81C21 	 ldr r2,[r7,#284]
 1481 0332 D7F81031 	 ldr r3,[r7,#272]
 1482 0336 9A42     	 cmp r2,r3
 1483 0338 FFF485AE 	 bcc .L45
 508:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 509:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 510:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 511:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1u;
 1484              	 .loc 1 511 0 is_stmt 1
 1485 033c BB1C     	 adds r3,r7,#2
 1486 033e BA1C     	 adds r2,r7,#2
 1487 0340 1288     	 ldrh r2,[r2]
 1488 0342 5200     	 lsls r2,r2,#1
 1489 0344 1A80     	 strh r2,[r3]
 512:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 513:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for stage
 514:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 1490              	 .loc 1 514 0
 1491 0346 07F10803 	 add r3,r7,#8
 1492 034a 1B68     	 ldr r3,[r3]
 1493 034c 5B08     	 lsrs r3,r3,#1
 1494 034e C7F81431 	 str r3,[r7,#276]
 1495 0352 28E1     	 b .L46
 1496              	.L59:
 515:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 516:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 1497              	 .loc 1 516 0
 1498 0354 D7F81031 	 ldr r3,[r7,#272]
 1499 0358 C7F80831 	 str r3,[r7,#264]
 517:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 1500              	 .loc 1 517 0
 1501 035c D7F81031 	 ldr r3,[r7,#272]
 1502 0360 5B08     	 lsrs r3,r3,#1
 1503 0362 C7F81031 	 str r3,[r7,#272]
 518:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 1504              	 .loc 1 518 0
 1505 0366 0023     	 movs r3,#0
 1506 0368 C7F80C31 	 str r3,[r7,#268]
 519:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 520:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for groups
 521:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 1507              	 .loc 1 521 0
 1508 036c 0023     	 movs r3,#0
 1509 036e C7F81831 	 str r3,[r7,#280]
 1510 0372 07E1     	 b .L47
 1511              	.L58:
 522:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 523:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       coeff = _SIMD32_OFFSET(pCoef + (ia * 2u));
 1512              	 .loc 1 523 0
 1513 0374 D7F80C31 	 ldr r3,[r7,#268]
 1514 0378 9B00     	 lsls r3,r3,#2
 1515 037a 3A1D     	 adds r2,r7,#4
 1516 037c 1268     	 ldr r2,[r2]
 1517 037e 1344     	 add r3,r3,r2
 1518 0380 1B68     	 ldr r3,[r3]
 1519 0382 C7F80431 	 str r3,[r7,#260]
 524:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 525:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 1520              	 .loc 1 525 0
 1521 0386 BB1C     	 adds r3,r7,#2
 1522 0388 1B88     	 ldrh r3,[r3]
 1523 038a D7F80C21 	 ldr r2,[r7,#268]
 1524 038e 1344     	 add r3,r3,r2
 1525 0390 C7F80C31 	 str r3,[r7,#268]
 526:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 527:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       // loop for butterfly
 528:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 1526              	 .loc 1 528 0
 1527 0394 D7F81831 	 ldr r3,[r7,#280]
 1528 0398 C7F81C31 	 str r3,[r7,#284]
 1529 039c E5E0     	 b .L48
 1530              	.L57:
 529:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 530:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 1531              	 .loc 1 530 0 discriminator 3
 1532 039e D7F81C21 	 ldr r2,[r7,#284]
 1533 03a2 D7F81031 	 ldr r3,[r7,#272]
 1534 03a6 1344     	 add r3,r3,r2
 1535 03a8 C7F80031 	 str r3,[r7,#256]
 531:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 532:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         T = _SIMD32_OFFSET(pSrc + (2 * i));
 1536              	 .loc 1 532 0 discriminator 3
 1537 03ac D7F81C31 	 ldr r3,[r7,#284]
 1538 03b0 9B00     	 lsls r3,r3,#2
 1539 03b2 07F10C02 	 add r2,r7,#12
 1540 03b6 1268     	 ldr r2,[r2]
 1541 03b8 1344     	 add r3,r3,r2
 1542 03ba 1B68     	 ldr r3,[r3]
 1543 03bc C7F8FC30 	 str r3,[r7,#252]
 533:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 534:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         S = _SIMD32_OFFSET(pSrc + (2 * l));
 1544              	 .loc 1 534 0 discriminator 3
 1545 03c0 D7F80031 	 ldr r3,[r7,#256]
 1546 03c4 9B00     	 lsls r3,r3,#2
 1547 03c6 07F10C02 	 add r2,r7,#12
 1548 03ca 1268     	 ldr r2,[r2]
 1549 03cc 1344     	 add r3,r3,r2
 1550 03ce 1B68     	 ldr r3,[r3]
 1551 03d0 C7F8F430 	 str r3,[r7,#244]
 535:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 536:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 1552              	 .loc 1 536 0 discriminator 3
 1553 03d4 D7F8FC20 	 ldr r2,[r7,#252]
 1554 03d8 D7F8F430 	 ldr r3,[r7,#244]
 1555 03dc C7F88420 	 str r2,[r7,#132]
 1556 03e0 C7F88030 	 str r3,[r7,#128]
 1557              	.LBB134:
 1558              	.LBB135:
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1559              	 .loc 2 1510 0 discriminator 3
 1560 03e4 D7F88430 	 ldr r3,[r7,#132]
 1561 03e8 D7F88020 	 ldr r2,[r7,#128]
 1562              	
 1563 03ec D3FA12F3 	 qsub16 r3,r3,r2
 1564              	
 1565              	 .thumb
 1566 03f0 FB67     	 str r3,[r7,#124]
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1567              	 .loc 2 1511 0 discriminator 3
 1568 03f2 FB6F     	 ldr r3,[r7,#124]
 1569              	.LBE135:
 1570              	.LBE134:
 1571              	 .loc 1 536 0 discriminator 3
 1572 03f4 C7F8F030 	 str r3,[r7,#240]
 537:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 538:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 1573              	 .loc 1 538 0 discriminator 3
 1574 03f8 D7F81C31 	 ldr r3,[r7,#284]
 1575 03fc 9B00     	 lsls r3,r3,#2
 1576 03fe 07F10C02 	 add r2,r7,#12
 1577 0402 1268     	 ldr r2,[r2]
 1578 0404 1344     	 add r3,r3,r2
 1579 0406 D7F8FC10 	 ldr r1,[r7,#252]
 1580 040a D7F8F420 	 ldr r2,[r7,#244]
 1581 040e B967     	 str r1,[r7,#120]
 1582 0410 7A67     	 str r2,[r7,#116]
 1583              	.LBB136:
 1584              	.LBB137:
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1585              	 .loc 2 1470 0 discriminator 3
 1586 0412 BA6F     	 ldr r2,[r7,#120]
 1587 0414 796F     	 ldr r1,[r7,#116]
 1588              	
 1589 0416 92FA21F2 	 shadd16 r2,r2,r1
 1590              	
 1591              	 .thumb
 1592 041a 3A67     	 str r2,[r7,#112]
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1593              	 .loc 2 1471 0 discriminator 3
 1594 041c 3A6F     	 ldr r2,[r7,#112]
 1595              	.LBE137:
 1596              	.LBE136:
 1597              	 .loc 1 538 0 discriminator 3
 1598 041e 1A60     	 str r2,[r3]
 539:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 540:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 541:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 542:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSD(coeff, R) >> 16;
 1599              	 .loc 1 542 0 discriminator 3
 1600 0420 D7F80421 	 ldr r2,[r7,#260]
 1601 0424 D7F8F030 	 ldr r3,[r7,#240]
 1602 0428 FA66     	 str r2,[r7,#108]
 1603 042a BB66     	 str r3,[r7,#104]
 1604              	.LBB138:
 1605              	.LBB139:
1774:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1606              	 .loc 2 1774 0 discriminator 3
 1607 042c FB6E     	 ldr r3,[r7,#108]
 1608 042e BA6E     	 ldr r2,[r7,#104]
 1609              	
 1610 0430 43FB02F3 	 smusd r3,r3,r2
 1611              	
 1612              	 .thumb
 1613 0434 7B66     	 str r3,[r7,#100]
1775:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1614              	 .loc 2 1775 0 discriminator 3
 1615 0436 7B6E     	 ldr r3,[r7,#100]
 1616              	.LBE139:
 1617              	.LBE138:
 1618              	 .loc 1 542 0 discriminator 3
 1619 0438 1B0C     	 lsrs r3,r3,#16
 1620 043a C7F8EC30 	 str r3,[r7,#236]
 543:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUADX(coeff, R);
 1621              	 .loc 1 543 0 discriminator 3
 1622 043e D7F80421 	 ldr r2,[r7,#260]
 1623 0442 D7F8F030 	 ldr r3,[r7,#240]
 1624 0446 3A66     	 str r2,[r7,#96]
 1625 0448 FB65     	 str r3,[r7,#92]
 1626              	.LBB140:
 1627              	.LBB141:
1716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1628              	 .loc 2 1716 0 discriminator 3
 1629 044a 3B6E     	 ldr r3,[r7,#96]
 1630 044c FA6D     	 ldr r2,[r7,#92]
 1631              	
 1632 044e 23FB12F3 	 smuadx r3,r3,r2
 1633              	
 1634              	 .thumb
 1635 0452 BB65     	 str r3,[r7,#88]
1717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1636              	 .loc 2 1717 0 discriminator 3
 1637 0454 BB6D     	 ldr r3,[r7,#88]
 1638              	.LBE141:
 1639              	.LBE140:
 1640              	 .loc 1 543 0 discriminator 3
 1641 0456 C7F8E830 	 str r3,[r7,#232]
 544:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 545:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 546:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 547:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUADX(R, coeff) >> 16u;
 548:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSD(__QSUB(0, coeff), R);
 549:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 550:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 551:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 552:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2u * l)) =
 1642              	 .loc 1 552 0 discriminator 3
 1643 045a D7F80031 	 ldr r3,[r7,#256]
 1644 045e 9B00     	 lsls r3,r3,#2
 1645 0460 07F10C02 	 add r2,r7,#12
 1646 0464 1268     	 ldr r2,[r2]
 1647 0466 1A44     	 add r2,r2,r3
 553:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1648              	 .loc 1 553 0 discriminator 3
 1649 0468 D7F8E830 	 ldr r3,[r7,#232]
 1650 046c 1B0C     	 lsrs r3,r3,#16
 1651 046e 1B04     	 lsls r3,r3,#16
 1652 0470 D7F8EC10 	 ldr r1,[r7,#236]
 1653 0474 89B2     	 uxth r1,r1
 1654 0476 0B43     	 orrs r3,r3,r1
 552:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1655              	 .loc 1 552 0 discriminator 3
 1656 0478 1360     	 str r3,[r2]
 554:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 555:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         i += n1;
 1657              	 .loc 1 555 0 discriminator 3
 1658 047a D7F81C21 	 ldr r2,[r7,#284]
 1659 047e D7F80831 	 ldr r3,[r7,#264]
 1660 0482 1344     	 add r3,r3,r2
 1661 0484 C7F81C31 	 str r3,[r7,#284]
 556:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 557:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 1662              	 .loc 1 557 0 discriminator 3
 1663 0488 D7F81C21 	 ldr r2,[r7,#284]
 1664 048c D7F81031 	 ldr r3,[r7,#272]
 1665 0490 1344     	 add r3,r3,r2
 1666 0492 C7F80031 	 str r3,[r7,#256]
 558:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 559:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         T = _SIMD32_OFFSET(pSrc + (2 * i));
 1667              	 .loc 1 559 0 discriminator 3
 1668 0496 D7F81C31 	 ldr r3,[r7,#284]
 1669 049a 9B00     	 lsls r3,r3,#2
 1670 049c 07F10C02 	 add r2,r7,#12
 1671 04a0 1268     	 ldr r2,[r2]
 1672 04a2 1344     	 add r3,r3,r2
 1673 04a4 1B68     	 ldr r3,[r3]
 1674 04a6 C7F8FC30 	 str r3,[r7,#252]
 560:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 561:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         S = _SIMD32_OFFSET(pSrc + (2 * l));
 1675              	 .loc 1 561 0 discriminator 3
 1676 04aa D7F80031 	 ldr r3,[r7,#256]
 1677 04ae 9B00     	 lsls r3,r3,#2
 1678 04b0 07F10C02 	 add r2,r7,#12
 1679 04b4 1268     	 ldr r2,[r2]
 1680 04b6 1344     	 add r3,r3,r2
 1681 04b8 1B68     	 ldr r3,[r3]
 1682 04ba C7F8F430 	 str r3,[r7,#244]
 562:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 563:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 1683              	 .loc 1 563 0 discriminator 3
 1684 04be D7F8FC20 	 ldr r2,[r7,#252]
 1685 04c2 D7F8F430 	 ldr r3,[r7,#244]
 1686 04c6 7A65     	 str r2,[r7,#84]
 1687 04c8 3B65     	 str r3,[r7,#80]
 1688              	.LBB142:
 1689              	.LBB143:
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1690              	 .loc 2 1510 0 discriminator 3
 1691 04ca 7B6D     	 ldr r3,[r7,#84]
 1692 04cc 3A6D     	 ldr r2,[r7,#80]
 1693              	
 1694 04ce D3FA12F3 	 qsub16 r3,r3,r2
 1695              	
 1696              	 .thumb
 1697 04d2 FB64     	 str r3,[r7,#76]
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1698              	 .loc 2 1511 0 discriminator 3
 1699 04d4 FB6C     	 ldr r3,[r7,#76]
 1700              	.LBE143:
 1701              	.LBE142:
 1702              	 .loc 1 563 0 discriminator 3
 1703 04d6 C7F8F030 	 str r3,[r7,#240]
 564:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 565:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 1704              	 .loc 1 565 0 discriminator 3
 1705 04da D7F81C31 	 ldr r3,[r7,#284]
 1706 04de 9B00     	 lsls r3,r3,#2
 1707 04e0 07F10C02 	 add r2,r7,#12
 1708 04e4 1268     	 ldr r2,[r2]
 1709 04e6 1344     	 add r3,r3,r2
 1710 04e8 D7F8FC10 	 ldr r1,[r7,#252]
 1711 04ec D7F8F420 	 ldr r2,[r7,#244]
 1712 04f0 B964     	 str r1,[r7,#72]
 1713 04f2 7A64     	 str r2,[r7,#68]
 1714              	.LBB144:
 1715              	.LBB145:
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1716              	 .loc 2 1470 0 discriminator 3
 1717 04f4 BA6C     	 ldr r2,[r7,#72]
 1718 04f6 796C     	 ldr r1,[r7,#68]
 1719              	
 1720 04f8 92FA21F2 	 shadd16 r2,r2,r1
 1721              	
 1722              	 .thumb
 1723 04fc 3A64     	 str r2,[r7,#64]
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1724              	 .loc 2 1471 0 discriminator 3
 1725 04fe 3A6C     	 ldr r2,[r7,#64]
 1726              	.LBE145:
 1727              	.LBE144:
 1728              	 .loc 1 565 0 discriminator 3
 1729 0500 1A60     	 str r2,[r3]
 566:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 567:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 568:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 569:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSD(coeff, R) >> 16;
 1730              	 .loc 1 569 0 discriminator 3
 1731 0502 D7F80421 	 ldr r2,[r7,#260]
 1732 0506 D7F8F030 	 ldr r3,[r7,#240]
 1733 050a FA63     	 str r2,[r7,#60]
 1734 050c BB63     	 str r3,[r7,#56]
 1735              	.LBB146:
 1736              	.LBB147:
1774:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1737              	 .loc 2 1774 0 discriminator 3
 1738 050e FB6B     	 ldr r3,[r7,#60]
 1739 0510 BA6B     	 ldr r2,[r7,#56]
 1740              	
 1741 0512 43FB02F3 	 smusd r3,r3,r2
 1742              	
 1743              	 .thumb
 1744 0516 7B63     	 str r3,[r7,#52]
1775:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1745              	 .loc 2 1775 0 discriminator 3
 1746 0518 7B6B     	 ldr r3,[r7,#52]
 1747              	.LBE147:
 1748              	.LBE146:
 1749              	 .loc 1 569 0 discriminator 3
 1750 051a 1B0C     	 lsrs r3,r3,#16
 1751 051c C7F8EC30 	 str r3,[r7,#236]
 570:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUADX(coeff, R);
 1752              	 .loc 1 570 0 discriminator 3
 1753 0520 D7F80421 	 ldr r2,[r7,#260]
 1754 0524 D7F8F030 	 ldr r3,[r7,#240]
 1755 0528 3A63     	 str r2,[r7,#48]
 1756 052a FB62     	 str r3,[r7,#44]
 1757              	.LBB148:
 1758              	.LBB149:
1716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1759              	 .loc 2 1716 0 discriminator 3
 1760 052c 3B6B     	 ldr r3,[r7,#48]
 1761 052e FA6A     	 ldr r2,[r7,#44]
 1762              	
 1763 0530 23FB12F3 	 smuadx r3,r3,r2
 1764              	
 1765              	 .thumb
 1766 0534 BB62     	 str r3,[r7,#40]
1717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1767              	 .loc 2 1717 0 discriminator 3
 1768 0536 BB6A     	 ldr r3,[r7,#40]
 1769              	.LBE149:
 1770              	.LBE148:
 1771              	 .loc 1 570 0 discriminator 3
 1772 0538 C7F8E830 	 str r3,[r7,#232]
 571:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 572:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 573:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUADX(R, coeff) >> 16u;
 574:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSD(__QSUB(0, coeff), R);
 575:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 576:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 577:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 578:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2u * l)) =
 1773              	 .loc 1 578 0 discriminator 3
 1774 053c D7F80031 	 ldr r3,[r7,#256]
 1775 0540 9B00     	 lsls r3,r3,#2
 1776 0542 07F10C02 	 add r2,r7,#12
 1777 0546 1268     	 ldr r2,[r2]
 1778 0548 1A44     	 add r2,r2,r3
 579:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1779              	 .loc 1 579 0 discriminator 3
 1780 054a D7F8E830 	 ldr r3,[r7,#232]
 1781 054e 1B0C     	 lsrs r3,r3,#16
 1782 0550 1B04     	 lsls r3,r3,#16
 1783 0552 D7F8EC10 	 ldr r1,[r7,#236]
 1784 0556 89B2     	 uxth r1,r1
 1785 0558 0B43     	 orrs r3,r3,r1
 578:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1786              	 .loc 1 578 0 discriminator 3
 1787 055a 1360     	 str r3,[r2]
 528:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1788              	 .loc 1 528 0 discriminator 3
 1789 055c D7F81C21 	 ldr r2,[r7,#284]
 1790 0560 D7F80831 	 ldr r3,[r7,#264]
 1791 0564 1344     	 add r3,r3,r2
 1792 0566 C7F81C31 	 str r3,[r7,#284]
 1793              	.L48:
 528:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1794              	 .loc 1 528 0 is_stmt 0 discriminator 1
 1795 056a 07F10803 	 add r3,r7,#8
 1796 056e D7F81C21 	 ldr r2,[r7,#284]
 1797 0572 1B68     	 ldr r3,[r3]
 1798 0574 9A42     	 cmp r2,r3
 1799 0576 FFF412AF 	 bcc .L57
 521:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1800              	 .loc 1 521 0 is_stmt 1 discriminator 2
 1801 057a D7F81831 	 ldr r3,[r7,#280]
 1802 057e 0133     	 adds r3,r3,#1
 1803 0580 C7F81831 	 str r3,[r7,#280]
 1804              	.L47:
 521:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1805              	 .loc 1 521 0 is_stmt 0 discriminator 1
 1806 0584 D7F81821 	 ldr r2,[r7,#280]
 1807 0588 D7F81031 	 ldr r3,[r7,#272]
 1808 058c 9A42     	 cmp r2,r3
 1809 058e FFF4F1AE 	 bcc .L58
 580:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 581:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       }                         // butterfly loop end
 582:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 583:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // groups loop end
 584:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 585:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1u;
 1810              	 .loc 1 585 0 is_stmt 1 discriminator 2
 1811 0592 BB1C     	 adds r3,r7,#2
 1812 0594 BA1C     	 adds r2,r7,#2
 1813 0596 1288     	 ldrh r2,[r2]
 1814 0598 5200     	 lsls r2,r2,#1
 1815 059a 1A80     	 strh r2,[r3]
 514:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1816              	 .loc 1 514 0 discriminator 2
 1817 059c D7F81431 	 ldr r3,[r7,#276]
 1818 05a0 5B08     	 lsrs r3,r3,#1
 1819 05a2 C7F81431 	 str r3,[r7,#276]
 1820              	.L46:
 514:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1821              	 .loc 1 514 0 is_stmt 0 discriminator 1
 1822 05a6 D7F81431 	 ldr r3,[r7,#276]
 1823 05aa 022B     	 cmp r3,#2
 1824 05ac 3FF6D2AE 	 bhi .L59
 586:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // stages loop end
 587:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 588:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 1825              	 .loc 1 588 0 is_stmt 1
 1826 05b0 D7F81031 	 ldr r3,[r7,#272]
 1827 05b4 C7F80831 	 str r3,[r7,#264]
 589:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 1828              	 .loc 1 589 0
 1829 05b8 D7F81031 	 ldr r3,[r7,#272]
 1830 05bc 5B08     	 lsrs r3,r3,#1
 1831 05be C7F81031 	 str r3,[r7,#272]
 590:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 1832              	 .loc 1 590 0
 1833 05c2 0023     	 movs r3,#0
 1834 05c4 C7F80C31 	 str r3,[r7,#268]
 591:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 592:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 593:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 1835              	 .loc 1 593 0
 1836 05c8 0023     	 movs r3,#0
 1837 05ca C7F81831 	 str r3,[r7,#280]
 1838 05ce 82E0     	 b .L60
 1839              	.L65:
 594:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 595:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = _SIMD32_OFFSET(pCoef + (ia * 2u));
 1840              	 .loc 1 595 0
 1841 05d0 D7F80C31 	 ldr r3,[r7,#268]
 1842 05d4 9B00     	 lsls r3,r3,#2
 1843 05d6 3A1D     	 adds r2,r7,#4
 1844 05d8 1268     	 ldr r2,[r2]
 1845 05da 1344     	 add r3,r3,r2
 1846 05dc 1B68     	 ldr r3,[r3]
 1847 05de C7F80431 	 str r3,[r7,#260]
 596:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 597:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 1848              	 .loc 1 597 0
 1849 05e2 BB1C     	 adds r3,r7,#2
 1850 05e4 1B88     	 ldrh r3,[r3]
 1851 05e6 D7F80C21 	 ldr r2,[r7,#268]
 1852 05ea 1344     	 add r3,r3,r2
 1853 05ec C7F80C31 	 str r3,[r7,#268]
 598:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 599:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for butterfly
 600:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 1854              	 .loc 1 600 0
 1855 05f0 D7F81831 	 ldr r3,[r7,#280]
 1856 05f4 C7F81C31 	 str r3,[r7,#284]
 1857 05f8 61E0     	 b .L61
 1858              	.L64:
 601:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 602:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 1859              	 .loc 1 602 0 discriminator 3
 1860 05fa D7F81C21 	 ldr r2,[r7,#284]
 1861 05fe D7F81031 	 ldr r3,[r7,#272]
 1862 0602 1344     	 add r3,r3,r2
 1863 0604 C7F80031 	 str r3,[r7,#256]
 603:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 604:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       T = _SIMD32_OFFSET(pSrc + (2 * i));
 1864              	 .loc 1 604 0 discriminator 3
 1865 0608 D7F81C31 	 ldr r3,[r7,#284]
 1866 060c 9B00     	 lsls r3,r3,#2
 1867 060e 07F10C02 	 add r2,r7,#12
 1868 0612 1268     	 ldr r2,[r2]
 1869 0614 1344     	 add r3,r3,r2
 1870 0616 1B68     	 ldr r3,[r3]
 1871 0618 C7F8FC30 	 str r3,[r7,#252]
 605:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 606:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       S = _SIMD32_OFFSET(pSrc + (2 * l));
 1872              	 .loc 1 606 0 discriminator 3
 1873 061c D7F80031 	 ldr r3,[r7,#256]
 1874 0620 9B00     	 lsls r3,r3,#2
 1875 0622 07F10C02 	 add r2,r7,#12
 1876 0626 1268     	 ldr r2,[r2]
 1877 0628 1344     	 add r3,r3,r2
 1878 062a 1B68     	 ldr r3,[r3]
 1879 062c C7F8F430 	 str r3,[r7,#244]
 607:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 608:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       R = __QSUB16(T, S);
 1880              	 .loc 1 608 0 discriminator 3
 1881 0630 D7F8FC30 	 ldr r3,[r7,#252]
 1882 0634 D7F8F420 	 ldr r2,[r7,#244]
 1883 0638 7B62     	 str r3,[r7,#36]
 1884 063a 07F12003 	 add r3,r7,#32
 1885 063e 1A60     	 str r2,[r3]
 1886              	.LBB150:
 1887              	.LBB151:
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1888              	 .loc 2 1510 0 discriminator 3
 1889 0640 7B6A     	 ldr r3,[r7,#36]
 1890 0642 07F12002 	 add r2,r7,#32
 1891 0646 1268     	 ldr r2,[r2]
 1892              	
 1893 0648 D3FA12F2 	 qsub16 r2,r3,r2
 1894              	
 1895              	 .thumb
 1896 064c 07F11C03 	 add r3,r7,#28
 1897 0650 1A60     	 str r2,[r3]
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1898              	 .loc 2 1511 0 discriminator 3
 1899 0652 07F11C03 	 add r3,r7,#28
 1900 0656 1B68     	 ldr r3,[r3]
 1901              	.LBE151:
 1902              	.LBE150:
 1903              	 .loc 1 608 0 discriminator 3
 1904 0658 C7F8F030 	 str r3,[r7,#240]
 609:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 610:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       _SIMD32_OFFSET(pSrc + (2 * i)) = __QADD16(T, S);
 1905              	 .loc 1 610 0 discriminator 3
 1906 065c D7F81C31 	 ldr r3,[r7,#284]
 1907 0660 9B00     	 lsls r3,r3,#2
 1908 0662 07F10C02 	 add r2,r7,#12
 1909 0666 1268     	 ldr r2,[r2]
 1910 0668 1344     	 add r3,r3,r2
 1911 066a D7F8FC00 	 ldr r0,[r7,#252]
 1912 066e D7F8F410 	 ldr r1,[r7,#244]
 1913 0672 07F11802 	 add r2,r7,#24
 1914 0676 1060     	 str r0,[r2]
 1915 0678 07F11402 	 add r2,r7,#20
 1916 067c 1160     	 str r1,[r2]
 1917              	.LBB152:
 1918              	.LBB153:
1462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1919              	 .loc 2 1462 0 discriminator 3
 1920 067e 07F11802 	 add r2,r7,#24
 1921 0682 1268     	 ldr r2,[r2]
 1922 0684 07F11401 	 add r1,r7,#20
 1923 0688 0968     	 ldr r1,[r1]
 1924              	
 1925 068a 92FA11F1 	 qadd16 r1,r2,r1
 1926              	
 1927              	 .thumb
 1928 068e 07F11002 	 add r2,r7,#16
 1929 0692 1160     	 str r1,[r2]
1463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1930              	 .loc 2 1463 0 discriminator 3
 1931 0694 07F11002 	 add r2,r7,#16
 1932 0698 1268     	 ldr r2,[r2]
 1933              	.LBE153:
 1934              	.LBE152:
 1935              	 .loc 1 610 0 discriminator 3
 1936 069a 1A60     	 str r2,[r3]
 611:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 612:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       _SIMD32_OFFSET(pSrc + (2u * l)) = R;
 1937              	 .loc 1 612 0 discriminator 3
 1938 069c D7F80031 	 ldr r3,[r7,#256]
 1939 06a0 9B00     	 lsls r3,r3,#2
 1940 06a2 07F10C02 	 add r2,r7,#12
 1941 06a6 1268     	 ldr r2,[r2]
 1942 06a8 1344     	 add r3,r3,r2
 1943 06aa D7F8F020 	 ldr r2,[r7,#240]
 1944 06ae 1A60     	 str r2,[r3]
 600:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1945              	 .loc 1 600 0 discriminator 3
 1946 06b0 D7F81C21 	 ldr r2,[r7,#284]
 1947 06b4 D7F80831 	 ldr r3,[r7,#264]
 1948 06b8 1344     	 add r3,r3,r2
 1949 06ba C7F81C31 	 str r3,[r7,#284]
 1950              	.L61:
 600:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1951              	 .loc 1 600 0 is_stmt 0 discriminator 1
 1952 06be 07F10803 	 add r3,r7,#8
 1953 06c2 D7F81C21 	 ldr r2,[r7,#284]
 1954 06c6 1B68     	 ldr r3,[r3]
 1955 06c8 9A42     	 cmp r2,r3
 1956 06ca 96D3     	 bcc .L64
 593:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1957              	 .loc 1 593 0 is_stmt 1 discriminator 2
 1958 06cc D7F81831 	 ldr r3,[r7,#280]
 1959 06d0 0133     	 adds r3,r3,#1
 1960 06d2 C7F81831 	 str r3,[r7,#280]
 1961              	.L60:
 593:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1962              	 .loc 1 593 0 is_stmt 0 discriminator 1
 1963 06d6 D7F81821 	 ldr r2,[r7,#280]
 1964 06da D7F81031 	 ldr r3,[r7,#272]
 1965 06de 9A42     	 cmp r2,r3
 1966 06e0 FFF476AF 	 bcc .L65
 613:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 614:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // butterfly loop end
 615:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 616:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 617:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 618:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1u;
 1967              	 .loc 1 618 0 is_stmt 1
 1968 06e4 BB1C     	 adds r3,r7,#2
 1969 06e6 BA1C     	 adds r2,r7,#2
 1970 06e8 1288     	 ldrh r2,[r2]
 1971 06ea 5200     	 lsls r2,r2,#1
 1972 06ec 1A80     	 strh r2,[r3]
 619:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 620:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 621:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 622:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 623:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned i, j, k, l;
 624:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned n1, n2, ia;
 625:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t xt, yt, cosVal, sinVal;
 626:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 627:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   //N = fftLen;
 628:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 629:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 630:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 631:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 632:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 633:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 634:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 635:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 636:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 637:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[ia * 2];
 638:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 639:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 640:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 641:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for butterfly
 642:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 643:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 644:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 645:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = (pSrc[2 * i] >> 1u) - (pSrc[2 * l] >> 1u);
 646:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = ((pSrc[2 * i] >> 1u) + (pSrc[2 * l] >> 1u)) >> 1u;
 647:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 648:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = (pSrc[2 * i + 1] >> 1u) - (pSrc[2 * l + 1] >> 1u);
 649:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] =
 650:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         ((pSrc[2 * l + 1] >> 1u) + (pSrc[2 * i + 1] >> 1u)) >> 1u;
 651:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 652:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2u * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) -
 653:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****                       ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 654:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 655:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2u * l + 1u] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) +
 656:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****                            ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 657:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 658:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // butterfly loop end
 659:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 660:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 661:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 662:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1u;
 663:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 664:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for stage
 665:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 666:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 667:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 668:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 669:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 670:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 671:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for groups
 672:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 673:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 674:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       cosVal = pCoef[ia * 2];
 675:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       sinVal = pCoef[(ia * 2) + 1];
 676:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 677:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 678:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       // loop for butterfly
 679:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 680:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 681:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 682:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         xt = pSrc[2 * i] - pSrc[2 * l];
 683:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1u;
 684:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 685:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 686:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1u;
 687:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 688:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2u * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) -
 689:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****                         ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 690:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 691:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2u * l + 1u] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) +
 692:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****                              ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 693:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 694:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****       }                         // butterfly loop end
 695:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 696:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // groups loop end
 697:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 698:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1u;
 699:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // stages loop end
 700:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 701:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 702:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 703:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 704:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 705:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   cosVal = pCoef[ia * 2];
 706:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   sinVal = pCoef[(ia * 2) + 1];
 707:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 708:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = ia + twidCoefModifier;
 709:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 710:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for butterfly
 711:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < fftLen; i += n1)
 712:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 713:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 714:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     xt = pSrc[2 * i] - pSrc[2 * l];
 715:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
 716:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 717:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 718:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
 719:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 720:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2u * l] = xt;
 721:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 722:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2u * l + 1u] = yt;
 723:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 724:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 725:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 726:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 727:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //             #if defined (ARM_MATH_DSP)
 728:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** 
 729:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix2_q15.c **** }
 1973              	 .loc 1 729 0
 1974 06ee 07F59077 	 add r7,r7,#288
 1975              	.LCFI14:
 1976              	 .cfi_def_cfa_offset 8
 1977 06f2 BD46     	 mov sp,r7
 1978              	.LCFI15:
 1979              	 .cfi_def_cfa_register 13
 1980              	 
 1981 06f4 90BC     	 pop {r4,r7}
 1982              	.LCFI16:
 1983              	 .cfi_restore 7
 1984              	 .cfi_restore 4
 1985              	 .cfi_def_cfa_offset 0
 1986 06f6 7047     	 bx lr
 1987              	 .cfi_endproc
 1988              	.LFE137:
 1990              	 .text
 1991              	.Letext0:
 1992              	 .file 3 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 1993              	 .file 4 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 1994              	 .file 5 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Dave/Generated/CMSIS_DSP/arm_math.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_cfft_radix2_q15.c
    {standard input}:20     .text.arm_cfft_radix2_q15:00000000 $t
    {standard input}:25     .text.arm_cfft_radix2_q15:00000000 arm_cfft_radix2_q15
    {standard input}:1085   .text.arm_radix2_butterfly_inverse_q15:00000000 arm_radix2_butterfly_inverse_q15
    {standard input}:101    .text.arm_radix2_butterfly_q15:00000000 arm_radix2_butterfly_q15
    {standard input}:96     .text.arm_radix2_butterfly_q15:00000000 $t
    {standard input}:1080   .text.arm_radix2_butterfly_inverse_q15:00000000 $t
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
arm_bitreversal_q15
