/*******************************************************************************
Copyright (C) 2018, Marvell International Ltd. and its affiliates
If you received this File from Marvell and you have entered into a commercial
license agreement (a "Commercial License") with Marvell, the File is licensed
to you under the terms of the applicable Commercial License.
*******************************************************************************/

/********************************************************************
This file contains functions global definitions specific to Marvell
CE Serdes IP: COMPHY_12G_PIPE4_1P2V
********************************************************************/
#ifndef MCESD_C12GP41P2V_DEFS_H
#define MCESD_C12GP41P2V_DEFS_H

#ifdef C12GP41P2V

#if C_LINKAGE
#if defined __cplusplus
extern "C" {
#endif
#endif

/* Squelch Detector Threshold Range constants */
#define C12GP41P2V_SQ_THRESH_MIN            0
#define C12GP41P2V_SQ_THRESH_MAX            0x1F

/* EOM constants */
#define C12GP41P2V_EYE_DEFAULT_VOLT_STEPS   32
#define C12GP41P2V_EYE_DEFAULT_PHASE_LEVEL  32
#define C12GP41P2V_EYE_MAX_VOLT_STEPS       64
#define C12GP41P2V_EYE_MAX_PHASE_LEVEL      128
#define C12GP41P2V_EYE_VOLT_OFFSET          4
#define C12GP41P2V_EYE_LOW_ERROR_THRESH     10

/* PHY Mode */
typedef enum
{
    C12GP41P2V_PHYMODE_SATA     = 0,
    C12GP41P2V_PHYMODE_SAS      = 1,
    C12GP41P2V_PHYMODE_PCIE     = 3,
    C12GP41P2V_PHYMODE_SERDES   = 4,
    C12GP41P2V_PHYMODE_USB3     = 5
} E_C12GP41P2V_PHYMODE;

/* SERDES Speeds */
typedef enum
{
    C12GP41P2V_SERDES_1P5G = 0,      /* 1.5 Gbps */
    C12GP41P2V_SERDES_3G = 1,        /* 3 Gbps */
    C12GP41P2V_SERDES_6G = 2,        /* 6 Gbps */
    C12GP41P2V_SERDES_5G = 3,        /* 5 Gbps */
    C12GP41P2V_SERDES_4G = 4,        /* 4 Gbps */
    C12GP41P2V_SERDES_1P125G = 5,    /* 1.125 Gbps */
    C12GP41P2V_SERDES_1P25G = 6,     /* 1.25 Gbps*/
    C12GP41P2V_SERDES_2P5G = 7,      /* 2.5 Gbps */
    C12GP41P2V_SERDES_3P125G = 8,    /* 3.125 Gbps */
    C12GP41P2V_SERDES_3P75G = 9,     /* 3.75 Gbps */
    C12GP41P2V_SERDES_4P25G = 10,    /* 4.25 Gbps */
    C12GP41P2V_SERDES_6P25G = 11,    /* 6.25 Gbps */
    C12GP41P2V_SERDES_5P15625G = 12, /* 5.15625 Gbps */
    C12GP41P2V_SERDES_7P5G = 13,     /* 7.5 Gbps */
    C12GP41P2V_SERDES_10P3125G = 14, /* 10.3125 Gbps */
    C12GP41P2V_SERDES_11P5625G = 16, /* 11.5625 Gbps */
    C12GP41P2V_SERDES_12P5G  = 15    /* 12.5 Gbps */
} E_C12GP41P2V_SERDES_SPEED;

/* Reference Frequency Clock */
typedef enum
{
    C12GP41P2V_REFFREQ_20MHZ = 0,      /* 20 MHz */
    C12GP41P2V_REFFREQ_25MHZ = 1,      /* 25 MHz */
    C12GP41P2V_REFFREQ_30MHZ = 2,      /* 30 MHz */
    C12GP41P2V_REFFREQ_40MHZ = 3,      /* 40 MHz */
    C12GP41P2V_REFFREQ_50MHZ = 4,      /* 50 MHz */
    C12GP41P2V_REFFREQ_53P125MHZ = 5,  /* 53.125 MHz */
    C12GP41P2V_REFFREQ_62P5MHZ = 6,    /* 62.5 MHz */
    C12GP41P2V_REFFREQ_75MHZ = 7,      /* 75 MHz */
    C12GP41P2V_REFFREQ_100MHZ = 8,     /* 100 MHz */
    C12GP41P2V_REFFREQ_106P25MHZ = 9,  /* 106.25 MHz */
    C12GP41P2V_REFFREQ_125MHZ = 10,    /* 125 MHz */
    C12GP41P2V_REFFREQ_150MHZ = 11,    /* 150 MHz */
    C12GP41P2V_REFFREQ_156P25MHZ = 12, /* 156.25 MHz */
    C12GP41P2V_REFFREQ_212P5MHZ = 13   /* 212.5 MHz */
} E_C12GP41P2V_REFFREQ;

/* Reference Clock selection Group */
typedef enum
{
    C12GP41P2V_REFCLK_SEL_GROUP1 = 0, /* PIN_REFCLKC_IN_SIDE_A_G1 or PIN_REFCLKC_IN_SIDE_B_G1 */
    C12GP41P2V_REFCLK_SEL_GROUP2 = 1  /* PIN_REFCLKC_IN_SIDE_A_G2 or PIN_REFCLKC_IN_SIDE_B_G2 */
} E_C12GP41P2V_REFCLK_SEL;

/* TX and RX Data Bus Width */
typedef enum
{
    C12GP41P2V_DATABUS_20BIT = 1,
    C12GP41P2V_DATABUS_40BIT = 2,
    C12GP41P2V_DATABUS_16BIT = 5,
    C12GP41P2V_DATABUS_32BIT = 6
} E_C12GP41P2V_DATABUS_WIDTH;

/* TX and RX Polarity */
typedef enum
{
    C12GP41P2V_POLARITY_NORMAL      = 0,
    C12GP41P2V_POLARITY_INVERTED    = 1
} E_C12GP41P2V_POLARITY;

/* Data Path */
typedef enum
{
    C12GP41P2V_PATH_LOCAL_ANALOG_LB = 0,
    C12GP41P2V_PATH_EXTERNAL        = 1,
    C12GP41P2V_PATH_FAR_END_LB      = 2,
    C12GP41P2V_PATH_UNKNOWN         = 3
} E_C12GP41P2V_DATAPATH;

/* Training Type */
typedef enum
{
    C12GP41P2V_TRAINING_TRX = 0,
    C12GP41P2V_TRAINING_RX  = 1
} E_C12GP41P2V_TRAINING;

/* Training Timeout */
typedef struct
{
    MCESD_BOOL enable;
    MCESD_U16 timeout; /* milliseconds */
} S_C12GP41P2V_TRAINING_TIMEOUT;

/* Hardware Pins */
typedef enum
{
    C12GP41P2V_PIN_RESET                = 0,
    C12GP41P2V_PIN_ISOLATION_ENB        = 1,
    C12GP41P2V_PIN_BG_RDY               = 2,
    C12GP41P2V_PIN_SIF_SEL              = 3,
    C12GP41P2V_PIN_PHY_MODE             = 4,
    C12GP41P2V_PIN_REFCLK_SEL           = 5,
    C12GP41P2V_PIN_REF_FREF_SEL         = 6,
    C12GP41P2V_PIN_PHY_GEN_TX0          = 7,
    C12GP41P2V_PIN_PHY_GEN_RX0          = 8,
    C12GP41P2V_PIN_DFE_EN0              = 9,
    C12GP41P2V_PIN_DFE_UPDATE_DIS0      = 10,
    C12GP41P2V_PIN_PU_PLL0              = 11,
    C12GP41P2V_PIN_PU_RX0               = 12,
    C12GP41P2V_PIN_PU_TX0               = 13,
    C12GP41P2V_PIN_TX_IDLE0             = 14,
    C12GP41P2V_PIN_PU_IVREF             = 15,
    C12GP41P2V_PIN_RX_TRAIN_ENABLE0     = 16,
    C12GP41P2V_PIN_RX_TRAIN_COMPLETE0   = 17,
    C12GP41P2V_PIN_RX_TRAIN_FAILED0     = 18,
    C12GP41P2V_PIN_TX_TRAIN_ENABLE0     = 19,
    C12GP41P2V_PIN_TX_TRAIN_COMPLETE0   = 20,
    C12GP41P2V_PIN_TX_TRAIN_FAILED0     = 21,
    C12GP41P2V_PIN_SQ_DETECTED_LPF0     = 22,
    C12GP41P2V_PIN_RX_INIT0             = 23,
    C12GP41P2V_PIN_RX_INIT_DONE0        = 24,
    C12GP41P2V_PIN_DFE_PAT_DIS0         = 25
} E_C12GP41P2V_PIN;

/* TX Equalization Parameters */
typedef enum
{
    C12GP41P2V_TXEQ_EM_PRE_CTRL     = 0,
    C12GP41P2V_TXEQ_EM_PEAK_CTRL    = 1,
    C12GP41P2V_TXEQ_EM_POST_CTRL    = 2
} E_C12GP41P2V_TXEQ_PARAM;

/* CTLE Parameters */
typedef enum
{
    C12GP41P2V_CTLE_RES_SEL         = 0,
    C12GP41P2V_CTLE_RES_SHIFT       = 1,
    C12GP41P2V_CTLE_CAP_SEL         = 2
} E_C12GP41P2V_CTLE_PARAM;

/* CDR Parameters */
typedef enum
{
    C12GP41P2V_CDR_SELMUFI = 0,
    C12GP41P2V_CDR_SELMUFF = 1,
    C12GP41P2V_CDR_SELMUPI = 2,
    C12GP41P2V_CDR_SELMUPF = 3
} E_C12GP41P2V_CDR_PARAM;

typedef enum
{
    C12GP41P2V_SR_DISABLE   = 0,
    C12GP41P2V_SR_ENABLE    = 3
} E_C12GP41P2V_SLEWRATE_EN;

/* Slew rate Parameters */
typedef enum
{
    C12GP41P2V_SR_CTRL0 = 0,
    C12GP41P2V_SR_CTRL1 = 1
} E_C12GP41P2V_SLEWRATE_PARAM;

/* Pattern selection */
typedef enum
{
    C12GP41P2V_PAT_USER                 = 0,
    C12GP41P2V_PAT_JITTER_K28P5         = 0x8,
    C12GP41P2V_PAT_JITTER_1T            = 0x9,
    C12GP41P2V_PAT_JITTER_2T            = 0xA,
    C12GP41P2V_PAT_JITTER_4T            = 0xB,
    C12GP41P2V_PAT_JITTER_5T            = 0xC,
    C12GP41P2V_PAT_JITTER_8T            = 0xD,
    C12GP41P2V_PAT_JITTER_10T           = 0xE,
    C12GP41P2V_PAT_PRBS7                = 0x10,
    C12GP41P2V_PAT_PRBS9                = 0x11,
    C12GP41P2V_PAT_PRBS11               = 0x12,
    C12GP41P2V_PAT_PRBS11_0             = 0x13,
    C12GP41P2V_PAT_PRBS11_1             = 0x14,
    C12GP41P2V_PAT_PRBS11_2             = 0x15,
    C12GP41P2V_PAT_PRBS11_3             = 0x16,
    C12GP41P2V_PAT_PRBS15               = 0x17,
    C12GP41P2V_PAT_PRBS16               = 0x18,
    C12GP41P2V_PAT_PRBS23               = 0x19,
    C12GP41P2V_PAT_PRBS31               = 0x1A,
    C12GP41P2V_PAT_PRBS32               = 0x1B,
    C12GP41P2V_PAT_SATA_LTDP            = 0x20,
    C12GP41P2V_PAT_SATA_HTDP            = 0x21,
    C12GP41P2V_PAT_SATA_LFSCP           = 0x22,
    C12GP41P2V_PAT_SATA_SSOP            = 0x23,
    C12GP41P2V_PAT_SATA_LBP             = 0x24,
    C12GP41P2V_PAT_SATA_COMP            = 0x25,
    C12GP41P2V_PAT_SAS_JTPAT            = 0x28,
    C12GP41P2V_PAT_SAS_MJTPAT           = 0x29,
    C12GP41P2V_PAT_SAS_CJTPAT           = 0x2A,
    C12GP41P2V_PAT_SAS_DFE_TRAIN        = 0x2B,
    C12GP41P2V_PAT_SAS_DFE_TRAIN_DONE   = 0x2C
} E_C12GP41P2V_PATTERN;

/* Pattern: 8B10B Encoding (Optional for PRBS and USER patterns) */
typedef enum
{
    C12GP41P2V_ENC_8B10B_DISABLE    = 0,
    C12GP41P2V_ENC_8B10B_ENABLE     = 1,
} E_C12GP41P2V_ENC_8B10B;

/* Pattern: SATA Long/Short Pattern */
typedef enum
{
    C12GP41P2V_SATA_SHORT       = 0,
    C12GP41P2V_SATA_LONG        = 1,
    C12GP41P2V_SATA_NOT_USED    = 2
} E_C12GP41P2V_SATA_LONGSHORT;

/* Pattern: SATA Initial Disparity*/
typedef enum
{
    C12GP41P2V_DISPARITY_NEGATIVE = 0,
    C12GP41P2V_DISPARITY_POSITIVE = 1,
    C12GP41P2V_DISPARITY_NOT_USED = 2
} E_C12GP41P2V_SATA_INITIAL_DISPARITY;

/* Pattern Context */
typedef struct
{
    E_C12GP41P2V_PATTERN pattern;
    E_C12GP41P2V_ENC_8B10B enc8B10B;   /* 8B10B encoding is optional for PRBS and User patterns */
} S_C12GP41P2V_PATTERN;

/* Pattern Comparator Statistics */
typedef struct
{
    MCESD_BOOL lock;
    MCESD_BOOL pass;
    MCESD_U64 totalBits;
    MCESD_U64 totalErrorBits;
} S_C12GP41P2V_PATTERN_STATISTICS;

/* Eye Measurement Data @ X,Y and X,-Y */
typedef struct
{
    MCESD_32 phase;
    MCESD_U8 voltage;
    MCESD_U32 upperBitCount;
    MCESD_U32 upperBitErrorCount;
    MCESD_U32 lowerBitCount;
    MCESD_U32 lowerBitErrorCount;
} S_C12GP41P2V_EOM_DATA;

/* Eye Measurement Saved Fields */
typedef struct
{
    MCESD_U16 skipNormEomF1Align;
    MCESD_U16 skipNormPhAdapt;
    MCESD_U16 skipNormDfeAccu;
    MCESD_U16 normUseS;
    MCESD_U16 normUseD;
    MCESD_U16 dfeF0SSM;
    MCESD_U16 dfeAdaptSplrEn;
} S_C12GP41P2V_EOM_SAVED;

/* Eye Raw Data */
typedef struct
{
    MCESD_32 eyeRawData[(C12GP41P2V_EYE_MAX_PHASE_LEVEL * 2) + 1][(C12GP41P2V_EYE_MAX_VOLT_STEPS * 2) + 1];
} S_C12GP41P2V_EYE_RAW, *S_C12GP41P2V_EYE_RAW_PTR;

/* DFE Taps */
typedef enum
{
    C12GP41P2V_DFE_DC_S     = 0,
    C12GP41P2V_DFE_F0_S     = 1,
    C12GP41P2V_DFE_F1_S     = 2,
    C12GP41P2V_DFE_DC_D     = 3,
    C12GP41P2V_DFE_F0_D     = 4,
    C12GP41P2V_DFE_F1_D     = 5,
    C12GP41P2V_DFE_F2       = 6,
    C12GP41P2V_DFE_F3       = 7,
    C12GP41P2V_DFE_F4       = 8,
    C12GP41P2V_DFE_F5       = 9,
    C12GP41P2V_DFE_F6       = 10,
    C12GP41P2V_DFE_F7       = 11,
} E_C12GP41P2V_DFE_TAP;

typedef struct
{
    MCESD_U16 powerLaneMask;
    MCESD_BOOL initTx;
    MCESD_BOOL initRx;
    MCESD_BOOL txOutputEn;
    E_C12GP41P2V_DATAPATH dataPath;
    E_C12GP41P2V_REFCLK_SEL refClkSel;
    E_C12GP41P2V_DATABUS_WIDTH dataBusWidth;
    E_C12GP41P2V_SERDES_SPEED speed;
    E_C12GP41P2V_REFFREQ refFreq;
} S_C12GP41P2V_PowerOn;

#define F_C12GP41P2VR2P0_PLL_LOCK       FIELD_DEFINE(0x0007, 0, 0)
#define F_C12GP41P2VR2P0_PLL_READY_TX   FIELD_DEFINE(0x0032, 14, 14)
#define F_C12GP41P2VR2P0_PLL_READY_RX   FIELD_DEFINE(0x0032, 15, 15)
#define F_C12GP41P2VR2P0_CDR_LOCK       FIELD_DEFINE(0x00C0, 0, 0)
#define F_C12GP41P2VR2P0_ALIGN90_REF    FIELD_DEFINE(0x01E3, 13, 8)
#define F_C12GP41P2VR2P0_ALIGN90_FORCE  FIELD_DEFINE(0x01E2, 14, 14)
#define F_C12GP41P2VR2P0_ALIGN90_EXT    FIELD_DEFINE(0x01E2, 13, 8)
#define F_C12GP41P2VR2P0_SQ_THRESH      FIELD_DEFINE(0x02F0, 15, 11)
#define F_C12GP41P2VR2P0_PHY_GEN_MAX    FIELD_DEFINE(0x0004, 5, 4)
#define F_C12GP41P2VR2P0_G1_PLL_ICP     FIELD_DEFINE(0x005D, 3, 0)

/* Data Bus Width */
#define F_C12GP41P2VR2P0_SEL_BITS       FIELD_DEFINE(0x0004, 2, 0)

/* TX/RX Polarity */
#define F_C12GP41P2VR2P0_TXD_INV        FIELD_DEFINE(0x0005, 4, 4)
#define F_C12GP41P2VR2P0_RXD_INV        FIELD_DEFINE(0x0005, 5, 5)

CPSS_ADDITION_START
#define F_C12GP41P2VR2P0_RXDCLK_2X_EN_LANE  FIELD_DEFINE(0x0006, 4, 4)
#define F_C12GP41P2VR2P0_TXDCLK_2X_EN_LANE  FIELD_DEFINE(0x0006, 5, 5)
CPSS_ADDITION_END

/* TX Data Error Injection */
#define F_C12GP41P2VR2P0_ADD_ERR_EN     FIELD_DEFINE(0x009C, 3, 3)
#define F_C12GP41P2VR2P0_ADD_ERR_NUM    FIELD_DEFINE(0x009C, 2, 0)

/* TX Equalization */
#define F_C12GP41P2VR2P0_G1_TX_PEAK_EN    FIELD_DEFINE(0x0040, 8, 8)
#define F_C12GP41P2VR2P0_G1_TX_POST_EN    FIELD_DEFINE(0x0040, 4, 4)
#define F_C12GP41P2VR2P0_G1_TX_PRE_EN     FIELD_DEFINE(0x0040, 0, 0)
#define F_C12GP41P2VR2P0_G1_TX_PRE        FIELD_DEFINE(0x0041, 3, 0)
#define F_C12GP41P2VR2P0_G1_TX_POST       FIELD_DEFINE(0x0042, 3, 0)
#define F_C12GP41P2VR2P0_G1_TX_PEAK       FIELD_DEFINE(0x0043, 3, 0)
#define F_C12GP41P2VR2P0_TX_TRAIN_COE_EN  FIELD_DEFINE(0x0258, 0, 0)

/* CTLE */
#define F_C12GP41P2VR2P0_RES_SEL        FIELD_DEFINE(0x004E, 2, 0)
#define F_C12GP41P2VR2P0_RES_SHIFT      FIELD_DEFINE(0x005F, 3, 0)
#define F_C12GP41P2VR2P0_CAP_SEL        FIELD_DEFINE(0x004D, 3, 0)
#define F_C12GP41P2VR2P0_FFE_SETTING_F  FIELD_DEFINE(0x004E, 12, 12)
#define F_C12GP41P2VR2P0_ADAPTEDFFE_RES FIELD_DEFINE(0x0170, 6, 4)
#define F_C12GP41P2VR2P0_ADAPTEDFFE_CAP FIELD_DEFINE(0x0170, 3, 0)

/* CDR */
#define F_C12GP41P2VR2P0_RX_SELMUFI     FIELD_DEFINE(0x004B, 2, 0)
#define F_C12GP41P2VR2P0_RX_SELMUFF     FIELD_DEFINE(0x004C, 2, 0)
#define F_C12GP41P2VR2P0_RX_SELMUPI     FIELD_DEFINE(0x0049, 3, 0)
#define F_C12GP41P2VR2P0_RX_SELMUPF     FIELD_DEFINE(0x004A, 3, 0)

/* Slew Rate*/
#define F_C12GP41P2VR2P0_SLEWRATE_EN    FIELD_DEFINE(0x0046, 1, 0)
#define F_C12GP41P2VR2P0_SLEWCTRL0      FIELD_DEFINE(0x0046, 3, 2)
#define F_C12GP41P2VR2P0_SLEWCTRL1      FIELD_DEFINE(0x0046, 5, 4)

/* DFE */
#define F_C12GP41P2VR2P0_DFE_DC_S       FIELD_DEFINE(0x011C, 13, 8)
#define F_C12GP41P2VR2P0_DFE_F0_S       FIELD_DEFINE(0x0117, 13, 8)
#define F_C12GP41P2VR2P0_DFE_F1_S       FIELD_DEFINE(0x0118, 13, 8)
#define F_C12GP41P2VR2P0_DFE_DC_D       FIELD_DEFINE(0x011C, 5, 0)
#define F_C12GP41P2VR2P0_DFE_F0_D       FIELD_DEFINE(0x0117, 5, 0)
#define F_C12GP41P2VR2P0_DFE_F1_D       FIELD_DEFINE(0x0118, 5, 0)
#define F_C12GP41P2VR2P0_DFE_F2         FIELD_DEFINE(0x0119, 5, 0)
#define F_C12GP41P2VR2P0_DFE_F3         FIELD_DEFINE(0x0119, 13, 8)
#define F_C12GP41P2VR2P0_DFE_F4         FIELD_DEFINE(0x011A, 5, 0)
#define F_C12GP41P2VR2P0_DFE_F5         FIELD_DEFINE(0x011A, 12, 8)
#define F_C12GP41P2VR2P0_DFE_F6         FIELD_DEFINE(0x011B, 4, 0)
#define F_C12GP41P2VR2P0_DFE_F7         FIELD_DEFINE(0x011B, 12, 8)

/* TRX Training */
#define F_C12GP41P2VR2P0_TRX_TRAINTIMER FIELD_DEFINE(0x024B, 9, 0)
#define F_C12GP41P2VR2P0_RX_TRAIN_TIMER FIELD_DEFINE(0x024D, 9, 0)
#define F_C12GP41P2VR2P0_TRX_TRAIN_T_EN FIELD_DEFINE(0x024B, 10, 10)    /* TRX_TRAIN_TIMER_EN */

/* Data Path */
#define F_C12GP41P2VR2P0_DIG_RX2TX_EN   FIELD_DEFINE(0x0005, 9, 9)      /* DIG_RX2TX_LPBK_EN */
#define F_C12GP41P2VR2P0_DIG_TX2RX_EN   FIELD_DEFINE(0x0005, 8, 8)
#define F_C12GP41P2VR2P0_CMN_FAREND_EN  FIELD_DEFINE(0x0005, 11, 11)
#define F_C12GP41P2VR2P0_RX_FAREND_EN   FIELD_DEFINE(0x0005, 10, 10)
#define F_C12GP41P2VR2P0_DTL_SQ_DET_EN  FIELD_DEFINE(0x00B0, 1, 1)
#define F_C12GP41P2VR2P0_ANA_PU_LB      FIELD_DEFINE(0x0005, 13, 13)
#define F_C12GP41P2VR2P0_ANA_PU_LB_DLY  FIELD_DEFINE(0x0005, 12, 12)    /* ANA_RX_PU_LB_DLY */

/* PHY Test */
#define F_C12GP41P2VR2P0_PT_TX_PAT_SEL  FIELD_DEFINE(0x0070, 11, 6)
#define F_C12GP41P2VR2P0_PT_RX_PAT_SEL  FIELD_DEFINE(0x0070, 5, 0)
#define F_C12GP41P2VR2P0_PT_START_RD    FIELD_DEFINE(0x0071, 6, 6)
#define F_C12GP41P2VR2P0_PT_SATA_LONG   FIELD_DEFINE(0x0072, 6, 6)
#define F_C12GP41P2VR2P0_PT_PRBS_ENC    FIELD_DEFINE(0x0072, 7, 7)
#define F_C12GP41P2VR2P0_PT_CNT_47_32   FIELD_DEFINE(0x007C, 15, 0)
#define F_C12GP41P2VR2P0_PT_CNT_31_16   FIELD_DEFINE(0x007B, 15, 0)
#define F_C12GP41P2VR2P0_PT_CNT_15_0    FIELD_DEFINE(0x007A, 15, 0)
#define F_C12GP41P2VR2P0_ERR_CNT_31_16  FIELD_DEFINE(0x007E, 15, 0)
#define F_C12GP41P2VR2P0_ERR_CNT_15_0   FIELD_DEFINE(0x007D, 15, 0)
#define F_C12GP41P2VR2P0_USER_PAT_79_64 FIELD_DEFINE(0x0078, 15, 0)
#define F_C12GP41P2VR2P0_USER_PAT_63_48 FIELD_DEFINE(0x0077, 15, 0)
#define F_C12GP41P2VR2P0_USER_PAT_47_32 FIELD_DEFINE(0x0076, 15, 0)
#define F_C12GP41P2VR2P0_USER_PAT_31_16 FIELD_DEFINE(0x0075, 15, 0)
#define F_C12GP41P2VR2P0_USER_PAT_15_0  FIELD_DEFINE(0x0074, 15, 0)
#define F_C12GP41P2VR2P0_USER_K_CHAR    FIELD_DEFINE(0x0079, 15, 8)
#define F_C12GP41P2VR2P0_PT_PHYREADY_F  FIELD_DEFINE(0x0070, 12, 12)    /* PT_PHYREADY_FORCE */
#define F_C12GP41P2VR2P0_PT_EN_MODE     FIELD_DEFINE(0x0070, 14, 13)
#define F_C12GP41P2VR2P0_PT_EN          FIELD_DEFINE(0x0070, 15, 15)
#define F_C12GP41P2VR2P0_PT_RST         FIELD_DEFINE(0x0071, 0, 0)
#define F_C12GP41P2VR2P0_PT_LOCK        FIELD_DEFINE(0x0079, 0, 0)
#define F_C12GP41P2VR2P0_PT_PASS        FIELD_DEFINE(0x0079, 1, 1)
#define F_C12GP41P2VR2P0_PT_CNT_RST     FIELD_DEFINE(0x0071, 7, 7)

/* Eye Opening Measurement */
#define F_C12GP41P2VR2P0_NORM_USE_D     FIELD_DEFINE(0x0168, 11, 11)
#define F_C12GP41P2VR2P0_NORM_USE_S     FIELD_DEFINE(0x0168, 10, 10)
#define F_C12GP41P2VR2P0_DFE_SPLR_EN    FIELD_DEFINE(0x0100, 1, 0)
#define F_C12GP41P2VR2P0_EOM_EN         FIELD_DEFINE(0x0138, 0, 0)
#define F_C12GP41P2VR2P0_EOM_READY      FIELD_DEFINE(0x0138, 3, 3)
#define F_C12GP41P2VR2P0_DFE_POL_LPNUM  FIELD_DEFINE(0x0101, 15, 6)
#define F_C12GP41P2VR2P0_DFE_LPNUM      FIELD_DEFINE(0x0102, 15, 6)
#define F_C12GP41P2VR2P0_DFE_CDS_BYPASS FIELD_DEFINE(0x0101, 2, 2)
#define F_C12GP41P2VR2P0_EOM_ALIGNSTART FIELD_DEFINE(0x01D4, 13, 13)
#define F_C12GP41P2VR2P0_EOM_ALIGN_DONE FIELD_DEFINE(0x01D5, 14, 14)
#define F_C12GP41P2VR2P0_CDS_DONE_ISR   FIELD_DEFINE(0x0009, 3, 3)
#define F_C12GP41P2VR2P0_UI_ALIGN_START FIELD_DEFINE(0x0167, 15, 15)
#define F_C12GP41P2VR2P0_UI_ALIGN_DONE  FIELD_DEFINE(0x0168, 4, 4)
#define F_C12GP41P2VR2P0_SKIP_F1_ALIGN  FIELD_DEFINE(0x0166, 4, 4)
#define F_C12GP41P2VR2P0_SKIP_PH        FIELD_DEFINE(0x0166, 6, 6)
#define F_C12GP41P2VR2P0_SKIP_DFE_ACCU  FIELD_DEFINE(0x0166, 3, 3)
#define F_C12GP41P2VR2P0_EOM_PH_FORCE   FIELD_DEFINE(0x01E1, 6, 6)
#define F_C12GP41P2VR2P0_EOM_PH_VALID   FIELD_DEFINE(0x01E1, 5, 5)
#define F_C12GP41P2VR2P0_EOM_PH_EXT     FIELD_DEFINE(0x01E1, 4, 0)
#define F_C12GP41P2VR2P0_DFE_F0_S_EXT   FIELD_DEFINE(0x0143, 5, 0)
#define F_C12GP41P2VR2P0_DFE_FX_FORCE   FIELD_DEFINE(0x0141, 7, 0)
#define F_C12GP41P2VR2P0_EOM_CNT_CLR    FIELD_DEFINE(0x0138, 2, 2)
#define F_C12GP41P2VR2P0_DFE_START      FIELD_DEFINE(0x0100, 9, 9)
#define F_C12GP41P2VR2P0_DFE_DONE       FIELD_DEFINE(0x0100, 10, 10)
#define F_C12GP41P2VR2P0_VLDCNT_P_15_0  FIELD_DEFINE(0x0130, 15, 0)
#define F_C12GP41P2VR2P0_VLDCNT_P_31_16 FIELD_DEFINE(0x0131, 15, 0)
#define F_C12GP41P2VR2P0_VLDCNT_N_15_0  FIELD_DEFINE(0x0132, 15, 0)
#define F_C12GP41P2VR2P0_VLDCNT_N_31_16 FIELD_DEFINE(0x0133, 15, 0)
#define F_C12GP41P2VR2P0_ERRCNT_P_15_0  FIELD_DEFINE(0x0134, 15, 0)
#define F_C12GP41P2VR2P0_ERRCNT_P_31_16 FIELD_DEFINE(0x0135, 15, 0)
#define F_C12GP41P2VR2P0_ERRCNT_N_15_0  FIELD_DEFINE(0x0136, 15, 0)
#define F_C12GP41P2VR2P0_ERRCNT_N_31_16 FIELD_DEFINE(0x0137, 15, 0)
#define F_C12GP41P2VR2P0_PH_CTRL_FORCE  FIELD_DEFINE(0x015F, 2, 2)      /* PH_CTRL_MODE_FORCE */
#define F_C12GP41P2VR2P0_PH_CTRL_EXT    FIELD_DEFINE(0x015F, 1, 0)
#define F_C12GP41P2VR2P0_EOM_EN_D_FORCE FIELD_DEFINE(0x01E1, 14, 14)
#define F_C12GP41P2VR2P0_EOM_EN_S_FORCE FIELD_DEFINE(0x01E1, 12, 12)
#define F_C12GP41P2VR2P0_EOM_EN_D_EXT   FIELD_DEFINE(0x01E1, 13, 13)
#define F_C12GP41P2VR2P0_EOM_EN_S_EXT   FIELD_DEFINE(0x01E1, 11, 11)
#define F_C12GP41P2VR2P0_UI_ALIGN_FAIL  FIELD_DEFINE(0x0168, 3, 3)
#define F_C12GP41P2VR2P0_EOM_PH_OFFSET  FIELD_DEFINE(0x01E3, 4, 0)

/* TX Programming */
#define F_C12GP41P2VR2P0_TX_CLK_FORCE   FIELD_DEFINE(0x0065, 1, 1)
#define F_C12GP41P2VR2P0_G1_TX_CLK      FIELD_DEFINE(0x0054, 2, 0)
#define F_C12GP41P2VR2P0_TX_DATA_FORCE  FIELD_DEFINE(0x0065, 0, 0)
#define F_C12GP41P2VR2P0_G1_TX_DATA     FIELD_DEFINE(0x0053, 2, 0)
#define F_C12GP41P2VR2P0_TX_SPDIV_FORCE FIELD_DEFINE(0x0066, 4, 4)      /* TX_SPEED_DIV_FORCE */
#define F_C12GP41P2VR2P0_TX_SPEED_DIV   FIELD_DEFINE(0x0066, 1, 0)
#define F_C12GP41P2VR2P0_TX_VDD_CAL_F   FIELD_DEFINE(0x006A, 13, 13)    /* TX_VDD_CAL_FORCE */
#define F_C12GP41P2VR2P0_G1_TX_VDDCALEN FIELD_DEFINE(0x005A, 12, 12)

/* RX Programming */
#define F_C12GP41P2VR2P0_RX_SPDIV_FORCE FIELD_DEFINE(0x0066, 5, 5)
#define F_C12GP41P2VR2P0_RX_SPEED_DIV   FIELD_DEFINE(0x0066, 3, 2)
#define F_C12GP41P2VR2P0_RX_DTLCLK_F    FIELD_DEFINE(0x0064, 3, 3)
#define F_C12GP41P2VR2P0_G1_RX_DTLCLK_D FIELD_DEFINE(0x0054, 13, 12)
#define F_C12GP41P2VR2P0_RX_INTPI_FORCE FIELD_DEFINE(0x0064, 2, 2)
#define F_C12GP41P2VR2P0_G1_RX_INTPI    FIELD_DEFINE(0x0058, 2, 0)
#define F_C12GP41P2VR2P0_RX_INTPR_FORCE FIELD_DEFINE(0x0064, 1, 1)
#define F_C12GP41P2VR2P0_G1_RX_INTPR    FIELD_DEFINE(0x0057, 2, 0)
#define F_C12GP41P2VR2P0_RX_EOM_INTPR_F FIELD_DEFINE(0x0069, 10, 10)
#define F_C12GP41P2VR2P0_G1_RXEOM_INTPR FIELD_DEFINE(0x0059, 2, 0)
#define F_C12GP41P2VR2P0_RX_CLK_FORCE   FIELD_DEFINE(0x0065, 3, 3)
#define F_C12GP41P2VR2P0_G1_RX_CLK      FIELD_DEFINE(0x0056, 2, 0)
#define F_C12GP41P2VR2P0_RX_DATA_FORCE  FIELD_DEFINE(0x0065, 2, 2)
#define F_C12GP41P2VR2P0_G1_RX_DATA     FIELD_DEFINE(0x0055, 2, 0)
#define F_C12GP41P2VR2P0_RX_CKPW_CNT_F  FIELD_DEFINE(0x0069, 9, 9)
#define F_C12GP41P2VR2P0_G1_RX_CKPW_CNT FIELD_DEFINE(0x0057, 13, 12)
#define F_C12GP41P2VR2P0_RX_PU_A90_F    FIELD_DEFINE(0x0068, 13, 13)
#define F_C12GP41P2VR2P0_G1_RX_PU_A90   FIELD_DEFINE(0x0056, 12, 12)
#define F_C12GP41P2VR2P0_RX_CTLE_1_F    FIELD_DEFINE(0x006A, 10, 10)
#define F_C12GP41P2VR2P0_G1_RX_CTLE_1   FIELD_DEFINE(0x005A, 2, 0)
#define F_C12GP41P2VR2P0_RX_CTLE_2_F    FIELD_DEFINE(0x006A, 11, 11)
#define F_C12GP41P2VR2P0_G1_RX_CTLE_2   FIELD_DEFINE(0x005B, 2, 0)
#define F_C12GP41P2VR2P0_RX_CTLE_3_F    FIELD_DEFINE(0x006A, 12, 12)
#define F_C12GP41P2VR2P0_G1_RX_CTLE_3   FIELD_DEFINE(0x005C, 2, 0)
#define F_C12GP41P2VR2P0_RX_VDD_CAL_F   FIELD_DEFINE(0x006A, 14, 14)
#define F_C12GP41P2VR2P0_G1_RX_VDDCALEN FIELD_DEFINE(0x005B, 12, 12)
#define F_C12GP41P2VR2P0_RX_DCC_CAL_F   FIELD_DEFINE(0x006A, 15, 15)
#define F_C12GP41P2VR2P0_G1_RX_DCCCA_EN FIELD_DEFINE(0x005C, 12, 12)
#define F_C12GP41P2VR2P0_RX_25M_FORCE   FIELD_DEFINE(0x0017, 12, 12)
#define F_C12GP41P2VR2P0_RX_25M_CTRL    FIELD_DEFINE(0x0017, 9, 8)
#define F_C12GP41P2VR2P0_RX_25M_DIV1P5  FIELD_DEFINE(0x0017, 11, 11)
#define F_C12GP41P2VR2P0_RX_25M_DIV     FIELD_DEFINE(0x0017, 7, 0)
#define F_C12GP41P2VR2P0_RX_25M_FIX_DIV FIELD_DEFINE(0x0017, 10, 10)

/* PLL Programming */
#define F_C12GP41P2VR2P0_PHY_MODE_FMREG FIELD_DEFINE(0x0020, 15, 15)
#define F_C12GP41P2VR2P0_PHY_MODE       FIELD_DEFINE(0x0020, 14, 12)
#define F_C12GP41P2VR2P0_FREF_SEL_FMREG FIELD_DEFINE(0x0025, 5, 5)
#define F_C12GP41P2VR2P0_REF_FREF_SEL   FIELD_DEFINE(0x0025, 4, 0)
#define F_C12GP41P2VR2P0_PLL_REFDIV_F   FIELD_DEFINE(0x0069, 11, 11)
#define F_C12GP41P2VR2P0_PLL_REFDIV     FIELD_DEFINE(0x0069, 15, 12)
#define F_C12GP41P2VR2P0_PLL_FBDIV_F    FIELD_DEFINE(0x0066, 15, 15)
#define F_C12GP41P2VR2P0_PLL_FBDIV      FIELD_DEFINE(0x0066, 14, 6)
#define F_C12GP41P2VR2P0_PLL_BW_SEL_F   FIELD_DEFINE(0x0064, 5, 5)
#define F_C12GP41P2VR2P0_G1_PLL_BW_SEL  FIELD_DEFINE(0x005E, 2, 0)
#define F_C12GP41P2VR2P0_PLL_LPF_C2_F   FIELD_DEFINE(0x0064, 10, 10)
#define F_C12GP41P2VR2P0_G1_PLL_LPF_C2  FIELD_DEFINE(0x0060, 1, 0)
#define F_C12GP41P2VR2P0_PLL_ICP_FORCE  FIELD_DEFINE(0x0064, 6, 6)
#define F_C12GP41P2VR2P0_G1_PLL_ICP     FIELD_DEFINE(0x005D, 3, 0)
#define F_C12GP41P2VR2P0_PLL_SPEED_F    FIELD_DEFINE(0x006B, 9, 9)
#define F_C12GP41P2VR2P0_PLL_SPEED      FIELD_DEFINE(0x006B, 8, 0)
#define F_C12GP41P2VR2P0_FBDIV_CAL_F    FIELD_DEFINE(0x006A, 9, 9)
#define F_C12GP41P2VR2P0_FBDIV_CAL      FIELD_DEFINE(0x006A, 8, 0)
#define F_C12GP41P2VR2P0_TXINTPI_FORCE  FIELD_DEFINE(0x0064, 8, 8)
#define F_C12GP41P2VR2P0_R0_TXINTPI     FIELD_DEFINE(0x0061, 8, 6)
#define F_C12GP41P2VR2P0_TXINTPR_FORCE  FIELD_DEFINE(0x0064, 9, 9)
#define F_C12GP41P2VR2P0_R0_TXINTPR     FIELD_DEFINE(0x0061, 2, 0)
#define F_C12GP41P2VR2P0_TXDTXCLK_DIV_F FIELD_DEFINE(0x0064, 7, 7)
#define F_C12GP41P2VR2P0_R0_TXDTXCLKDIV FIELD_DEFINE(0x0061, 12, 12)
#define F_C12GP41P2VR2P0_PLL_REG_FORCE  FIELD_DEFINE(0x0068, 12, 12)
#define F_C12GP41P2VR2P0_R0_REG_SPD_TRK FIELD_DEFINE(0x0062, 2, 0)
#define F_C12GP41P2VR2P0_INIT_TXFOFFS_F FIELD_DEFINE(0x0068, 11, 11)
#define F_C12GP41P2VR2P0_INIT_TXFOFFS   FIELD_DEFINE(0x0068, 10, 0)
#define F_C12GP41P2VR2P0_INIT_RXFOFFS_F FIELD_DEFINE(0x0067, 11, 11)
#define F_C12GP41P2VR2P0_INIT_RXFOFFS   FIELD_DEFINE(0x0067, 10, 0)

/* Initialization */
#define F_C12GP41P2VR2P0_LINK_TRAINMODE FIELD_DEFINE(0x024A, 0, 0)
#define F_C12GP41P2VR2P0_DET_BYPASS     FIELD_DEFINE(0x0005, 14, 14)
#define F_C12GP41P2VR2P0_START_SQ_EN    FIELD_DEFINE(0x0171, 11, 11)
#define F_C12GP41P2VR2P0_TXPRESET_INDEX FIELD_DEFINE(0x01B4, 3, 0)      /* TX_PRESET_INDEX_LANE */
#define F_C12GP41P2VR2P0_TRAIN_PAT_NUM  FIELD_DEFINE(0x0252, 8, 0)
#define F_C12GP41P2VR2P0_PAT_TWO_ZERO   FIELD_DEFINE(0x0252, 11, 11)
#define F_C12GP41P2VR2P0_ETHERNET_MODE  FIELD_DEFINE(0x0240, 0, 0)
#define F_C12GP41P2VR2P0_AMP_DEFAULT1   FIELD_DEFINE(0x0259, 13, 8)
#define F_C12GP41P2VR2P0_EMPH1_DEFAULT1 FIELD_DEFINE(0x0259, 7, 4)
#define F_C12GP41P2VR2P0_EMPH0_DEFAULT1 FIELD_DEFINE(0x0259, 3, 0)
#define F_C12GP41P2VR2P0_AMP_DEFAULT2   FIELD_DEFINE(0x025A, 13, 8)
#define F_C12GP41P2VR2P0_EMPH1_DEFAULT2 FIELD_DEFINE(0x025A, 7, 4)
#define F_C12GP41P2VR2P0_EMPH0_DEFAULT2 FIELD_DEFINE(0x025A, 3, 0)
#define F_C12GP41P2VR2P0_TRAIN_PAT_SEL  FIELD_DEFINE(0x0071, 5, 4)
#define F_C12GP41P2VR2P0_TRAIN_PAT_MODE FIELD_DEFINE(0x0252, 10, 10)
#define F_C12GP41P2VR2P0_LOCAL_INDEX    FIELD_DEFINE(0x0258, 7, 4)      /* LOCAL_TX_PRESET_INDEX_LANE */
#define F_C12GP41P2VR2P0_VICM_SMPLR_SEL FIELD_DEFINE(0x0170, 9, 9)
#define F_C12GP41P2VR2P0_CTLE_VICM1     FIELD_DEFINE(0x00CD, 9, 8)
#define F_C12GP41P2VR2P0_CTLE_VICM2     FIELD_DEFINE(0x00CD, 11, 10)
#define F_C12GP41P2VR2P0_VICM_SMPLR     FIELD_DEFINE(0x00CD, 7, 6)      /* rx_vicm_smplr_ctrl_lane */
#define F_C12GP41P2VR2P0_VICM_DFE_CTRL  FIELD_DEFINE(0x00CD, 5, 4)
#define F_C12GP41P2VR2P0_SAMPLER_VCM    FIELD_DEFINE(0x0088, 10, 8)
#define F_C12GP41P2VR2P0_RX_MAX_DFE_0   FIELD_DEFINE(0x0156, 15, 14)    /* RX_MAX_DFE_ADAPT_0_LANE */
#define F_C12GP41P2VR2P0_RX_MAX_DFE_1   FIELD_DEFINE(0x0156, 13, 12)
#define F_C12GP41P2VR2P0_CDR_MAX_DFE_0  FIELD_DEFINE(0x0156, 11, 9)     /* CDR_MAX_DFE_ADAPT_0_LANE */
#define F_C12GP41P2VR2P0_CDR_MAX_DFE_1  FIELD_DEFINE(0x0156, 8, 6)
#define F_C12GP41P2VR2P0_TX_MAX_DFE     FIELD_DEFINE(0x015A, 15, 14)    /* TX_MAX_DFE_ADAPT_LANE */
#define F_C12GP41P2VR2P0_SUMF_TARGET_K  FIELD_DEFINE(0x0198, 10, 7)     /* sumf_boost_target_k_lane */
#define F_C12GP41P2VR2P0_SUMF_TARGET_C  FIELD_DEFINE(0x01EB, 9, 0)
#define F_C12GP41P2VR2P0_EO_BASED       FIELD_DEFINE(0x0161, 15, 15)
#define F_C12GP41P2VR2P0_DFE_RES_HIGH   FIELD_DEFINE(0x0175, 7, 4)      /* dfe_res_f0a_high_thres_lane */
#define F_C12GP41P2VR2P0_DFE_RES_LOW    FIELD_DEFINE(0x0175, 3, 0)
#define F_C12GP41P2VR2P0_FFE_RES_SEL10  FIELD_DEFINE(0x01FC, 15, 12)
#define F_C12GP41P2VR2P0_FFE_RES_SEL11  FIELD_DEFINE(0x01FC, 11, 8)
#define F_C12GP41P2VR2P0_FFE_RES_SEL12  FIELD_DEFINE(0x01FC, 7, 4)
#define F_C12GP41P2VR2P0_FFE_RES_SEL13  FIELD_DEFINE(0x01FC, 3, 0)
#define F_C12GP41P2VR2P0_FFE_RES_SEL14  FIELD_DEFINE(0x01FD, 15, 12)
#define F_C12GP41P2VR2P0_FFE_RES_SEL15  FIELD_DEFINE(0x01FD, 11, 8)
#define F_C12GP41P2VR2P0_FFE_RES_SEL16  FIELD_DEFINE(0x01FD, 7, 4)
#define F_C12GP41P2VR2P0_FFE_RES_SEL17  FIELD_DEFINE(0x01FD, 3, 0)
#define F_C12GP41P2VR2P0_FFE_RES_SEL20  FIELD_DEFINE(0x01FE, 15, 12)
#define F_C12GP41P2VR2P0_FFE_RES_SEL21  FIELD_DEFINE(0x01FE, 11, 8)
#define F_C12GP41P2VR2P0_FFE_RES_SEL22  FIELD_DEFINE(0x01FE, 7, 4)
#define F_C12GP41P2VR2P0_FFE_RES_SEL23  FIELD_DEFINE(0x01FE, 3, 0)
#define F_C12GP41P2VR2P0_FFE_RES_SEL24  FIELD_DEFINE(0x01FF, 15, 12)
#define F_C12GP41P2VR2P0_FFE_RES_SEL25  FIELD_DEFINE(0x01FF, 11, 8)
#define F_C12GP41P2VR2P0_FFE_RES_SEL26  FIELD_DEFINE(0x01FF, 7, 4)
#define F_C12GP41P2VR2P0_FFE_RES_SEL27  FIELD_DEFINE(0x01FF, 3, 0)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL10  FIELD_DEFINE(0x01F0, 15, 12)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL11  FIELD_DEFINE(0x01F0, 11, 8)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL12  FIELD_DEFINE(0x01F0, 7, 4)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL13  FIELD_DEFINE(0x01F0, 3, 0)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL14  FIELD_DEFINE(0x01F1, 15, 12)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL15  FIELD_DEFINE(0x01F1, 11, 8)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL16  FIELD_DEFINE(0x01F1, 7, 4)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL17  FIELD_DEFINE(0x01F1, 3, 0)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL18  FIELD_DEFINE(0x01F2, 15, 12)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL19  FIELD_DEFINE(0x01F2, 11, 8)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL1A  FIELD_DEFINE(0x01F2, 7, 4)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL1B  FIELD_DEFINE(0x01F2, 3, 0)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL1C  FIELD_DEFINE(0x01F3, 15, 12)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL1D  FIELD_DEFINE(0x01F3, 11, 8)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL1E  FIELD_DEFINE(0x01F3, 7, 4)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL1F  FIELD_DEFINE(0x01F3, 3, 0)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL20  FIELD_DEFINE(0x01F4, 15, 12)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL21  FIELD_DEFINE(0x01F4, 11, 8)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL22  FIELD_DEFINE(0x01F4, 7, 4)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL23  FIELD_DEFINE(0x01F4, 3, 0)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL24  FIELD_DEFINE(0x01F5, 15, 12)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL25  FIELD_DEFINE(0x01F5, 11, 8)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL26  FIELD_DEFINE(0x01F5, 7, 4)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL27  FIELD_DEFINE(0x01F5, 3, 0)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL28  FIELD_DEFINE(0x01F6, 15, 12)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL29  FIELD_DEFINE(0x01F6, 11, 8)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL2A  FIELD_DEFINE(0x01F6, 7, 4)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL2B  FIELD_DEFINE(0x01F6, 3, 0)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL2C  FIELD_DEFINE(0x01F7, 15, 12)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL2D  FIELD_DEFINE(0x01F7, 11, 8)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL2E  FIELD_DEFINE(0x01F7, 7, 4)
#define F_C12GP41P2VR2P0_FFE_CAP_SEL2F  FIELD_DEFINE(0x01F7, 3, 0)
#define F_C12GP41P2VR2P0_FFE_RES_SEL30  FIELD_DEFINE(0x01F8, 15, 12)
#define F_C12GP41P2VR2P0_FFE_RES_SEL31  FIELD_DEFINE(0x01F8, 11, 8)
#define F_C12GP41P2VR2P0_FFE_RES_SEL32  FIELD_DEFINE(0x01F8, 7, 4)
#define F_C12GP41P2VR2P0_FFE_RES_SEL33  FIELD_DEFINE(0x01F8, 3, 0)
#define F_C12GP41P2VR2P0_FFE_RES_SEL34  FIELD_DEFINE(0x01F9, 15, 12)
#define F_C12GP41P2VR2P0_FFE_RES_SEL35  FIELD_DEFINE(0x01F9, 11, 8)
#define F_C12GP41P2VR2P0_FFE_RES_SEL36  FIELD_DEFINE(0x01F9, 7, 4)
#define F_C12GP41P2VR2P0_FFE_RES_SEL37  FIELD_DEFINE(0x01F9, 3, 0)
#define F_C12GP41P2VR2P0_FFE_RES_SEL38  FIELD_DEFINE(0x01FA, 15, 12)
#define F_C12GP41P2VR2P0_FFE_RES_SEL39  FIELD_DEFINE(0x01FA, 11, 8)
#define F_C12GP41P2VR2P0_FFE_RES_SEL3A  FIELD_DEFINE(0x01FA, 7, 4)
#define F_C12GP41P2VR2P0_FFE_RES_SEL3B  FIELD_DEFINE(0x01FA, 3, 0)
#define F_C12GP41P2VR2P0_FFE_RES_SEL3C  FIELD_DEFINE(0x01FB, 15, 12)
#define F_C12GP41P2VR2P0_FFE_RES_SEL3D  FIELD_DEFINE(0x01FB, 11, 8)
#define F_C12GP41P2VR2P0_FFE_RES_SEL3E  FIELD_DEFINE(0x01FB, 7, 4)
#define F_C12GP41P2VR2P0_FFE_RES_SEL3F  FIELD_DEFINE(0x01FB, 3, 0)
#define F_C12GP41P2VR2P0_G1_RX_TRAIN    FIELD_DEFINE(0x0048, 12, 12)    /* G1_RX_TRAIN_MODE_LANE */
#define F_C12GP41P2VR2P0_VTH_TXIMPCAL   FIELD_DEFINE(0x0305, 3, 1)
#define F_C12GP41P2VR2P0_TRAIN_32BIT_EN FIELD_DEFINE(0x0067, 15, 15)    /* TRAIN_32BIT_AUTO_EN */
#define F_C12GP41P2VR2P0_SEL_BITS_TRAIN FIELD_DEFINE(0x0067, 14, 12)    /* SEL_BITS_SERDES_TRAIN */
#define F_C12GP41P2VR2P0_TXADAPT_G1_EN  FIELD_DEFINE(0x01A6, 0, 0)
#define F_C12GP41P2VR2P0_TXADAPT_GN1_EN FIELD_DEFINE(0x01A6, 1, 1)
#define F_C12GP41P2VR2P0_TXADAPT_G0_EN  FIELD_DEFINE(0x01A6, 2, 2)

#if C_LINKAGE
#if defined __cplusplus
}
#endif
#endif

#endif /* C12GP41P2V */

#endif /* defined MCESD_C12GP41P2V_DEFS_H */
