============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 27 2023  09:54:37 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-32 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1344                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     476                  
             Slack:=     -32                  

Exceptions/Constraints:
  input_delay             -100            in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   wdata_in[2]           
    476    1376   182      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    1376     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-32 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1344                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     476                  
             Slack:=     -32                  

Exceptions/Constraints:
  input_delay             -100            in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   wdata_in[5]           
    476    1376   182      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0    1376     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-32 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1344                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     476                  
             Slack:=     -32                  

Exceptions/Constraints:
  input_delay             -100            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   wdata_in[1]           
    476    1376   182      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0    1376     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-32 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1344                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     476                  
             Slack:=     -32                  

Exceptions/Constraints:
  input_delay             -100            in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   wdata_in[3]           
    476    1376   182      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0    1376     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-32 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1344                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     476                  
             Slack:=     -32                  

Exceptions/Constraints:
  input_delay             -100            in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   wdata_in[7]           
    476    1376   182      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0    1376     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-32 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1344                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     476                  
             Slack:=     -32                  

Exceptions/Constraints:
  input_delay             -100            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   wdata_in[4]           
    476    1376   182      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0    1376     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-32 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1344                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     476                  
             Slack:=     -32                  

Exceptions/Constraints:
  input_delay             -100            in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   wdata_in[0]           
    476    1376   182      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0    1376     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-32 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450         1000     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1344                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     476                  
             Slack:=     -32                  

Exceptions/Constraints:
  input_delay             -100            in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   wdata_in[6]           
    476    1376   182      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0    1376     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 9: VIOLATED (-29 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1833                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     962                  
             Slack:=     -29                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   winc                    
    464    1364   168     31   16.7  I1025_NS    io_b_winc/DOUT          
     35    1399    64      2    1.2  INVX4_RVT   wptr_full/g3896/Y       
     79    1478    34      2    1.3  OA21X1_RVT  wptr_full/g3897/Y       
     60    1538    29      3    2.0  OR2X2_RVT   wptr_full/g3806/Y       
     48    1587    22      1    0.6  AND2X1_RVT  wptr_full/g3805/Y       
     59    1646    32      1    0.6  AO22X1_RVT  wptr_full/g16/Y         
     68    1714    30      1    0.5  OA22X1_RVT  wptr_full/g3771/Y       
     81    1795    35      1    0.5  AND4X1_RVT  wptr_full/g3764/Y       
     66    1862    27      1    0.5  AND3X1_RVT  wptr_full/g1708__7410/Y 
      0    1862     -      1      -  DFFARX1_RVT wptr_full/wfull_reg/D   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: VIOLATED (-26 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1833                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     959                  
             Slack:=     -26                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   rinc                     
    463    1363   166     17   14.0  I1025_NS    io_b_rinc/DOUT           
     98    1461    42      2    1.0  AND2X1_RVT  rptr_empty/g3440/Y       
     83    1544    39      2    1.3  OA22X1_RVT  rptr_empty/g3439/Y       
     25    1568    24      1    0.6  INVX1_RVT   rptr_empty/g3443/Y       
     73    1642    41      3    1.8  AO22X1_RVT  rptr_empty/g3438/Y       
     33    1675    37      1    0.5  NAND2X0_RVT rptr_empty/g30/Y         
     42    1717    36      1    0.5  NAND2X0_RVT rptr_empty/g3374/Y       
     82    1799    35      1    0.5  AND4X1_RVT  rptr_empty/g28/Y         
     60    1859    27      1    0.5  AND3X1_RVT  rptr_empty/g1584__5115/Y 
      0    1859     -      1      -  DFFASX1_RVT rptr_empty/rempty_reg/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: MET (45 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2790                  
      Launch Clock:-    1000                  
         Data Path:-    1745                  
             Slack:=      45                  

Exceptions/Constraints:
  output_delay             -900            ou_del_28_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    189    1189    55      5    2.5  DFFARX1_RVT wptr_full/wfull_reg/QN  
     55    1244    26      2    1.3  NBUFFX2_RVT wptr_full/g3788/Y       
     30    1274    32      4    2.4  INVX1_RVT   wptr_full/g86/Y         
     80    1354    61      1   21.8  NBUFFX4_RVT fopt20/Y                
   1391    2745   888      1 1433.3  D8I1025_NS  io_t_wfull/PADIO        
      0    2745     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: MET (79 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2790                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      79                  

Exceptions/Constraints:
  output_delay             -900            ou_del_26_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[0] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g204/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_0_/PADIO        
      0    2711     -      -      -  (port)         rdata[0]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: MET (79 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2790                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      79                  

Exceptions/Constraints:
  output_delay             -900            ou_del_25_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[1] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g203/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_1_/PADIO        
      0    2711     -      -      -  (port)         rdata[1]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 14: MET (79 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2790                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      79                  

Exceptions/Constraints:
  output_delay             -900            ou_del_24_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[2] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g197/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_2_/PADIO        
      0    2711     -      -      -  (port)         rdata[2]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 15: MET (79 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2790                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      79                  

Exceptions/Constraints:
  output_delay             -900            ou_del_23_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[3] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g202/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_3_/PADIO        
      0    2711     -      -      -  (port)         rdata[3]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 16: MET (79 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2790                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      79                  

Exceptions/Constraints:
  output_delay             -900            ou_del_22_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[4] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g201/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_4_/PADIO        
      0    2711     -      -      -  (port)         rdata[4]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 17: MET (79 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2790                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      79                  

Exceptions/Constraints:
  output_delay             -900            ou_del_21_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[5] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g200/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_5_/PADIO        
      0    2711     -      -      -  (port)         rdata[5]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: MET (79 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2790                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      79                  

Exceptions/Constraints:
  output_delay             -900            ou_del_20_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[6] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g199/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_6_/PADIO        
      0    2711     -      -      -  (port)         rdata[6]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: MET (79 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2790                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      79                  

Exceptions/Constraints:
  output_delay             -900            ou_del 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[7] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g198/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_7_/PADIO        
      0    2711     -      -      -  (port)         rdata[7]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: MET (98 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
      Output Delay:-    -900                  
       Uncertainty:-      10                  
     Required Time:=    2790                  
      Launch Clock:-    1000                  
         Data Path:-    1692                  
             Slack:=      98                  

Exceptions/Constraints:
  output_delay             -900            ou_del_27_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    221    1221    34      2    1.2  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     80    1301    61      1   21.8  NBUFFX4_RVT fopt/Y                    
   1391    2692   888      1 1433.3  D8I1025_NS  io_t_rempty/PADIO         
      0    2692     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 21: MET (98 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1831                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     833                  
             Slack:=      98                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   rinc                     
    463    1363   166     17   14.0  I1025_NS    io_b_rinc/DOUT           
     31    1394    62      3    2.2  INVX8_RVT   rptr_empty/g3335/Y       
     78    1472    37      6    4.0  OR2X2_RVT   rptr_empty/g3393/Y       
    101    1573    47      5    2.8  MUX21X2_RVT rptr_empty/g3392/Y       
     58    1630    27      4    2.3  NBUFFX2_RVT rptr_empty/g1497/Y       
     25    1655    22      2    1.1  INVX1_RVT   rptr_empty/g1496/Y       
     77    1733    34      1    0.5  MUX21X1_RVT rptr_empty/g3463/Y       
      0    1733     -      1      -  DFFARX1_RVT rptr_empty/rptr_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: MET (109 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     822                  
             Slack:=     109                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   rinc                     
    485    1385   190     17   14.2  I1025_NS    io_b_rinc/DOUT           
     50    1435    95      1    0.5  NAND3X0_RVT rptr_empty/g32/Y         
     64    1499    56      1    0.6  NAND2X0_RVT rptr_empty/g31/Y         
     82    1582    40      5    3.7  AND2X2_RVT  rptr_empty/g3381/Y       
     29    1611    32      6    3.6  INVX2_RVT   rptr_empty/g3380/Y       
     32    1643    29      3    1.8  INVX1_RVT   rptr_empty/g1490/Y       
     80    1722    31      1    0.5  AO22X1_RVT  rptr_empty/g1485/Y       
      0    1722     -      1      -  DFFARX1_RVT rptr_empty/rptr_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: MET (109 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     822                  
             Slack:=     109                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   rinc                     
    485    1385   190     17   14.2  I1025_NS    io_b_rinc/DOUT           
     50    1435    95      1    0.5  NAND3X0_RVT rptr_empty/g32/Y         
     64    1499    56      1    0.6  NAND2X0_RVT rptr_empty/g31/Y         
     82    1582    40      5    3.7  AND2X2_RVT  rptr_empty/g3381/Y       
     29    1611    32      6    3.6  INVX2_RVT   rptr_empty/g3380/Y       
     32    1643    29      3    1.8  INVX1_RVT   rptr_empty/g1490/Y       
     80    1722    31      1    0.5  AO22X1_RVT  rptr_empty/g1484/Y       
      0    1722     -      1      -  DFFARX1_RVT rptr_empty/rptr_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: MET (130 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      69                  
       Uncertainty:-      10                  
     Required Time:=    1821                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     791                  
             Slack:=     130                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   rinc                     
    485    1385   190     17   14.2  I1025_NS    io_b_rinc/DOUT           
      9    1394    63      3    2.2  INVX8_RVT   rptr_empty/g3335/Y       
     77    1471    37      6    4.1  OR2X2_RVT   rptr_empty/g3378/Y       
     35    1506    33      6    4.4  INVX2_RVT   rptr_empty/g3377/Y       
    184    1691    62      1    0.5  XNOR3X1_RVT rptr_empty/g1631/Y       
      0    1691     -      1      -  DFFARX1_RVT rptr_empty/rptr_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: MET (136 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1828                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     792                  
             Slack:=     136                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   rinc                     
    463    1363   166     17   14.0  I1025_NS    io_b_rinc/DOUT           
     99    1461    38      1    0.5  AND2X1_RVT  rptr_empty/g39/Y         
     95    1557    48      5    3.2  AO22X1_RVT  rptr_empty/g35/Y         
     43    1600    41      5    2.7  INVX1_RVT   rptr_empty/g1661/Y       
     92    1692    41      3    1.8  AO22X1_RVT  rptr_empty/g1658/Y       
      0    1692     -      3      -  DFFARX1_RVT rptr_empty/rptr_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 26: MET (139 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1831                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     791                  
             Slack:=     139                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   rinc                     
    485    1385   190     17   14.2  I1025_NS    io_b_rinc/DOUT           
      9    1394    63      3    2.2  INVX8_RVT   rptr_empty/g3335/Y       
     77    1471    37      6    4.1  OR2X2_RVT   rptr_empty/g3378/Y       
     35    1506    33      6    4.4  INVX2_RVT   rptr_empty/g3377/Y       
    100    1607    47      2    1.6  MUX21X1_RVT rptr_empty/g3464/Y       
     84    1691    34      1    0.5  MUX21X1_RVT rptr_empty/g488/Y        
      0    1691     -      1      -  DFFARX1_RVT rptr_empty/rptr_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: MET (140 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1831                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     791                  
             Slack:=     140                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   rinc                     
    463    1363   166     17   14.0  I1025_NS    io_b_rinc/DOUT           
     52    1415    70      1    0.6  INVX0_RVT   rptr_empty/g66/Y         
     78    1492    32      2    1.0  OA21X1_RVT  rptr_empty/g3322/Y       
     64    1557    50      4    3.1  AO21X1_RVT  rptr_empty/g54/Y         
     29    1585    34      5    3.0  INVX2_RVT   rptr_empty/g1250/Y       
     27    1612    24      2    1.0  INVX1_RVT   rptr_empty/g1248/Y       
     79    1691    34      1    0.5  MUX21X1_RVT rptr_empty/g3465/Y       
      0    1691     -      1      -  DFFARX1_RVT rptr_empty/rptr_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: MET (149 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      55                  
       Uncertainty:-      10                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     786                  
             Slack:=     149                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   winc                    
    464    1364   168     31   16.7  I1025_NS    io_b_winc/DOUT          
     81    1446    80      1    0.5  NAND2X0_RVT wptr_full/g11/Y         
    100    1546    45      3    2.4  OA22X1_RVT  wptr_full/g93/Y         
     92    1638    37      2    1.3  AO22X1_RVT  wptr_full/g3824/Y       
     24    1663    27      2    1.1  INVX1_RVT   wptr_full/fopt3836/Y    
     23    1686    20      1    0.5  INVX0_RVT   wptr_full/fopt3835/Y    
      0    1686     -      1      -  DFFARX1_RVT wptr_full/wptr_reg_4_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: MET (152 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      55                  
       Uncertainty:-      10                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     782                  
             Slack:=     152                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   winc                    
    487    1387   192     31   17.0  I1025_NS    io_b_winc/DOUT          
     50    1437    96      1    0.5  NAND3X0_RVT wptr_full/g62/Y         
     87    1524    47      3    2.5  AO22X1_RVT  wptr_full/g61/Y         
     27    1552    28      3    1.5  INVX2_RVT   wptr_full/g152/Y        
     84    1635    37      2    1.3  AO22X1_RVT  wptr_full/g3902/Y       
     24    1660    27      2    1.1  INVX1_RVT   wptr_full/fopt3834/Y    
     23    1682    20      1    0.5  INVX0_RVT   wptr_full/fopt3833/Y    
      0    1682     -      1      -  DFFARX1_RVT wptr_full/wptr_reg_5_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: MET (153 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      55                  
       Uncertainty:-      10                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     782                  
             Slack:=     153                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   winc                    
    487    1387   192     31   17.0  I1025_NS    io_b_winc/DOUT          
     19    1406    70      5    3.1  INVX4_RVT   wptr_full/g3890/Y       
     76    1482    28      1    0.5  OA21X1_RVT  wptr_full/g3892/Y       
     55    1537    34      3    1.8  AO21X1_RVT  wptr_full/g3782/Y       
     32    1568    29      3    1.7  INVX1_RVT   wptr_full/fopt267/Y     
     67    1635    37      2    1.3  AO22X1_RVT  wptr_full/g3812/Y       
     24    1659    27      2    1.1  INVX1_RVT   wptr_full/fopt3838/Y    
     23    1682    20      1    0.5  INVX0_RVT   wptr_full/fopt3837/Y    
      0    1682     -      1      -  DFFARX1_RVT wptr_full/wptr_reg_1_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: MET (156 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      64                  
       Uncertainty:-      10                  
     Required Time:=    1826                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     770                  
             Slack:=     156                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   winc                    
    464    1364   168     31   16.7  I1025_NS    io_b_winc/DOUT          
    145    1510    48      1    1.1  AND4X1_RVT  wptr_full/g68_0/Y       
    161    1670    46      3    1.8  XOR3X2_RVT  wptr_full/g3637__3680/Y 
      0    1670     -      3      -  DFFARX1_RVT wptr_full/wptr_reg_9_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: MET (157 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1831                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     774                  
             Slack:=     157                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   rinc                     
    463    1363   166     17   14.0  I1025_NS    io_b_rinc/DOUT           
     83    1445    83      1    0.6  NAND3X0_RVT rptr_empty/g3390/Y       
     94    1540    62      4    3.2  AO22X1_RVT  rptr_empty/g3387/Y       
     56    1596    26      1    1.1  NBUFFX2_RVT rptr_empty/g3391/Y       
     78    1674    34      1    0.5  MUX21X1_RVT rptr_empty/g3467/Y       
      0    1674     -      1      -  DFFARX1_RVT rptr_empty/rptr_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: MET (165 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1828                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     763                  
             Slack:=     165                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   winc                    
    487    1387   192     31   17.0  I1025_NS    io_b_winc/DOUT          
     60    1447    39      1    0.5  AND2X1_RVT  wptr_full/g3676__3932/Y 
     92    1539    42      3    1.9  AO22X1_RVT  wptr_full/g3657__3931/Y 
     50    1590    24      2    1.1  NBUFFX2_RVT wptr_full/g3930/Y       
     73    1663    41      3    1.8  AO22X1_RVT  wptr_full/g3639__3935/Y 
      0    1663     -      3      -  DFFARX1_RVT wptr_full/wptr_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: MET (168 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1828                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     761                  
             Slack:=     168                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   winc                    
    464    1364   168     31   16.7  I1025_NS    io_b_winc/DOUT          
     43    1408    69      5    3.1  INVX4_RVT   wptr_full/g3890/Y       
     76    1483    34      4    2.9  OR2X2_RVT   wptr_full/g3889/Y       
     24    1507    26      3    2.4  INVX2_RVT   wptr_full/fopt3840/Y    
    154    1661    41      1    0.5  XOR3X2_RVT  wptr_full/g3960/Y       
      0    1661     -      1      -  DFFARX1_RVT wptr_full/wptr_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 35: MET (175 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      60                  
       Uncertainty:-      10                  
     Required Time:=    1830                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     755                  
             Slack:=     175                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   rinc                     
    463    1363   166     17   14.0  I1025_NS    io_b_rinc/DOUT           
     83    1445    83      1    0.6  NAND3X0_RVT rptr_empty/g33/Y         
     98    1544    66      6    3.8  AO22X1_RVT  rptr_empty/g94/Y         
     60    1604    30      2    1.1  AND2X1_RVT  rptr_empty/g1246/Y       
     51    1655    34      2    1.1  AO21X1_RVT  rptr_empty/g3347/Y       
      0    1655     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: MET (184 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1833                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     750                  
             Slack:=     184                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   winc                     
    464    1364   168     31   16.7  I1025_NS    io_b_winc/DOUT           
    175    1539    58      3    2.3  AND4X1_RVT  wptr_full/g68/Y          
    110    1650    26      1    0.5  HADDX1_RVT  wptr_full/g158/SO        
      0    1650     -      1      -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: MET (186 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1828                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     742                  
             Slack:=     186                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   winc                    
    464    1364   168     31   16.7  I1025_NS    io_b_winc/DOUT          
     81    1446    80      1    0.5  NAND2X0_RVT wptr_full/g11/Y         
    100    1546    45      3    2.4  OA22X1_RVT  wptr_full/g93/Y         
     96    1642    40      3    1.7  AO22X1_RVT  wptr_full/g90/Y         
      0    1642     -      3      -  DFFARX1_RVT wptr_full/wptr_reg_3_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: MET (187 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1828                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     742                  
             Slack:=     187                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   rinc                     
    463    1363   166     17   14.0  I1025_NS    io_b_rinc/DOUT           
     98    1461    42      2    1.0  AND2X1_RVT  rptr_empty/g3440/Y       
     83    1544    39      2    1.3  OA22X1_RVT  rptr_empty/g3439/Y       
     25    1568    24      1    0.6  INVX1_RVT   rptr_empty/g3443/Y       
     73    1642    41      3    1.8  AO22X1_RVT  rptr_empty/g3438/Y       
      0    1642     -      3      -  DFFARX1_RVT rptr_empty/rptr_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: MET (187 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      61                  
       Uncertainty:-      10                  
     Required Time:=    1829                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     742                  
             Slack:=     187                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   winc                    
    464    1364   168     31   16.7  I1025_NS    io_b_winc/DOUT          
     93    1457    38      1    0.5  AND2X1_RVT  wptr_full/g3676__3932/Y 
     84    1541    36      3    1.9  AO22X1_RVT  wptr_full/g3657__3931/Y 
     28    1570    26      2    1.1  INVX1_RVT   wptr_full/g3936/Y       
     72    1642    40      3    1.6  AO22X1_RVT  wptr_full/g3640__3937/Y 
      0    1642     -      3      -  DFFARX1_RVT wptr_full/wptr_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: MET (193 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      61                  
       Uncertainty:-      10                  
     Required Time:=    1829                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     736                  
             Slack:=     193                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   winc                    
    464    1364   168     31   16.7  I1025_NS    io_b_winc/DOUT          
     93    1457    38      1    0.5  AND2X1_RVT  wptr_full/g27/Y         
     75    1532    40      3    1.8  OA22X1_RVT  wptr_full/g26/Y         
     34    1566    31      3    1.7  INVX1_RVT   wptr_full/g3898/Y       
     70    1636    40      2    1.6  AO22X1_RVT  wptr_full/g3900/Y       
      0    1636     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: MET (197 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1828                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     730                  
             Slack:=     197                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   winc                    
    487    1387   192     31   17.0  I1025_NS    io_b_winc/DOUT          
     19    1406    70      5    3.1  INVX4_RVT   wptr_full/g3890/Y       
     78    1484    26      1    1.1  OR2X1_RVT   wptr_full/g214_3891/Y   
    146    1630    43      2    1.0  XOR3X2_RVT  wptr_full/g211/Y        
      0    1630     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_2_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: MET (208 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     724                  
             Slack:=     208                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   rinc                     
    463    1363   166     17   14.0  I1025_NS    io_b_rinc/DOUT           
     31    1394    62      3    2.2  INVX8_RVT   rptr_empty/g3335/Y       
     78    1472    37      6    4.0  OR2X2_RVT   rptr_empty/g3393/Y       
     97    1569    45      5    2.8  MUX21X2_RVT rptr_empty/g3392/Y       
     56    1624    28      4    2.3  NBUFFX2_RVT rptr_empty/g1497/Y       
      0    1624     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: MET (221 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      56                  
       Uncertainty:-      10                  
     Required Time:=    1834                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     712                  
             Slack:=     221                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   rinc                     
    463    1363   166     17   14.0  I1025_NS    io_b_rinc/DOUT           
     52    1415    70      1    0.6  INVX0_RVT   rptr_empty/g66/Y         
     78    1492    32      2    1.0  OA21X1_RVT  rptr_empty/g3322/Y       
     64    1557    50      4    3.1  AO21X1_RVT  rptr_empty/g54/Y         
     29    1585    34      5    3.0  INVX2_RVT   rptr_empty/g1250/Y       
     27    1612    24      2    1.0  INVX1_RVT   rptr_empty/g1248/Y       
      0    1612     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: MET (228 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1828                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     700                  
             Slack:=     228                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   rinc                     
    463    1363   166     17   14.0  I1025_NS    io_b_rinc/DOUT           
     99    1461    38      1    0.5  AND2X1_RVT  rptr_empty/g39/Y         
     95    1557    48      5    3.2  AO22X1_RVT  rptr_empty/g35/Y         
     43    1600    41      5    2.7  INVX1_RVT   rptr_empty/g1661/Y       
      0    1600     -      5      -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: MET (230 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1833                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     703                  
             Slack:=     230                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   rinc                     
    485    1385   190     17   14.2  I1025_NS    io_b_rinc/DOUT           
     24    1409    69      1    0.5  INVX0_RVT   rptr_empty/fopt/Y        
    115    1524    45      2    1.4  OA221X1_RVT rptr_empty/g239/Y        
     31    1555    29      2    1.1  INVX1_RVT   rptr_empty/g238/Y        
     49    1603    25      2    1.8  NBUFFX2_RVT rptr_empty/g1636/Y       
      0    1603     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: MET (230 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      63                  
       Uncertainty:-      10                  
     Required Time:=    1827                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     697                  
             Slack:=     230                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   rinc                     
    485    1385   190     17   14.2  I1025_NS    io_b_rinc/DOUT           
      9    1394    63      3    2.2  INVX8_RVT   rptr_empty/g3335/Y       
     77    1471    37      6    4.1  OR2X2_RVT   rptr_empty/g3378/Y       
     35    1506    33      6    4.4  INVX2_RVT   rptr_empty/g3377/Y       
     91    1597    43      2    1.6  MUX21X1_RVT rptr_empty/g3464/Y       
      0    1597     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: MET (233 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1833                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     700                  
             Slack:=     233                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   rinc                      
    463    1363   166     17   14.0  I1025_NS    io_b_rinc/DOUT            
     96    1459    93      1    1.3  NAND3X0_RVT rptr_empty/g3383/Y        
    114    1573    43      3    2.4  XOR2X2_RVT  rptr_empty/g83/Y          
     27    1600    27      3    1.6  INVX2_RVT   rptr_empty/g3055/Y        
      0    1600     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: MET (234 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     697                  
             Slack:=     234                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   rinc                     
    485    1385   190     17   14.2  I1025_NS    io_b_rinc/DOUT           
     70    1455    33      1    0.5  AND2X1_RVT  rptr_empty/g20/Y         
     36    1491    34      1    0.6  NAND2X0_RVT rptr_empty/g3382/Y       
     73    1564    39      5    3.6  AND2X2_RVT  rptr_empty/g3381/Y       
     33    1597    31      6    3.7  INVX2_RVT   rptr_empty/g3380/Y       
      0    1597     -      6      -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: MET (239 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      63                  
       Uncertainty:-      10                  
     Required Time:=    1827                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     687                  
             Slack:=     239                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   rinc                     
    485    1385   190     17   14.2  I1025_NS    io_b_rinc/DOUT           
     66    1451    73      1    0.5  NAND3X0_RVT rptr_empty/g33/Y         
     89    1540    56      6    3.8  AO22X1_RVT  rptr_empty/g94/Y         
     47    1587    45      4    2.8  INVX1_RVT   rptr_empty/g1258/Y       
      0    1587     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: MET (240 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      61                  
       Uncertainty:-      10                  
     Required Time:=    1829                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     689                  
             Slack:=     240                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   winc                    
    464    1364   168     31   16.7  I1025_NS    io_b_winc/DOUT          
     43    1408    69      5    3.1  INVX4_RVT   wptr_full/g3890/Y       
     73    1480    28      1    0.5  OA21X1_RVT  wptr_full/g3892/Y       
     55    1536    40      3    1.8  AO21X1_RVT  wptr_full/g3782/Y       
     29    1564    31      3    1.6  INVX1_RVT   wptr_full/fopt267/Y     
     25    1589    22      1    0.5  INVX0_RVT   wptr_full/fopt266/Y     
      0    1589     -      1      -  DFFARX2_RVT wptr_full/wbin_reg_2_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: MET (243 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     689                  
             Slack:=     243                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   rinc                     
    485    1385   190     17   14.2  I1025_NS    io_b_rinc/DOUT           
     86    1471    38      1    0.5  AND3X1_RVT  rptr_empty/g1/Y          
     59    1530    43      2    1.9  AO21X1_RVT  rptr_empty/g3358/Y       
     25    1556    30      4    2.5  INVX2_RVT   rptr_empty/g779/Y        
     33    1589    31      3    2.2  INVX1_RVT   rptr_empty/g778/Y        
      0    1589     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: MET (244 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      56                  
       Uncertainty:-      10                  
     Required Time:=    1834                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     690                  
             Slack:=     244                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   winc                    
    487    1387   192     31   17.0  I1025_NS    io_b_winc/DOUT          
     60    1447    39      1    0.5  AND2X1_RVT  wptr_full/g3676__3932/Y 
     92    1539    42      3    1.9  AO22X1_RVT  wptr_full/g3657__3931/Y 
     50    1590    24      2    1.1  NBUFFX2_RVT wptr_full/g3930/Y       
      0    1590     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: MET (254 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      55                  
       Uncertainty:-      10                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     680                  
             Slack:=     254                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   winc                    
    487    1387   192     31   17.0  I1025_NS    io_b_winc/DOUT          
     19    1406    70      5    3.1  INVX4_RVT   wptr_full/g3890/Y       
     75    1481    34      4    3.0  OR2X2_RVT   wptr_full/g3889/Y       
     75    1556    30      2    1.2  AO21X1_RVT  wptr_full/g76/Y         
     24    1580    21      1    0.5  INVX0_RVT   wptr_full/g280/Y        
      0    1580     -      1      -  DFFARX1_RVT wptr_full/wbin_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: MET (262 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1831                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     669                  
             Slack:=     262                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   rinc                     
    485    1385   190     17   14.2  I1025_NS    io_b_rinc/DOUT           
     66    1451    73      1    0.5  NAND3X0_RVT rptr_empty/g3390/Y       
     86    1536    52      4    3.2  AO22X1_RVT  rptr_empty/g3387/Y       
     33    1569    32      2    1.1  INVX1_RVT   rptr_empty/fopt3198/Y    
      0    1569     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: MET (263 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      61                  
       Uncertainty:-      10                  
     Required Time:=    1829                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     667                  
             Slack:=     263                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   winc                    
    487    1387   192     31   17.0  I1025_NS    io_b_winc/DOUT          
     10    1397    64      2    1.2  INVX4_RVT   wptr_full/g3896/Y       
     81    1478    33      2    1.3  OA21X1_RVT  wptr_full/g3897/Y       
     67    1544    28      2    1.9  OR2X2_RVT   wptr_full/g3784_dup/Y   
     22    1567    20      3    1.6  INVX2_RVT   wptr_full/g3811/Y       
      0    1567     -      3      -  DFFARX2_RVT wptr_full/wbin_reg_1_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: MET (266 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     666                  
             Slack:=     266                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   winc                    
    464    1364   168     31   16.7  I1025_NS    io_b_winc/DOUT          
     93    1457    38      1    0.5  AND2X1_RVT  wptr_full/g27/Y         
     75    1532    40      3    1.8  OA22X1_RVT  wptr_full/g26/Y         
     34    1566    31      3    1.7  INVX1_RVT   wptr_full/g3898/Y       
      0    1566     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: MET (266 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     666                  
             Slack:=     266                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   winc                    
    464    1364   168     31   16.7  I1025_NS    io_b_winc/DOUT          
    113    1478    41      1    0.5  AND3X1_RVT  wptr_full/g145/Y        
     56    1534    30      2    1.3  AO21X1_RVT  wptr_full/g144/Y        
     32    1566    29      3    2.0  INVX1_RVT   wptr_full/g3655/Y       
      0    1566     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_9_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: MET (268 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     664                  
             Slack:=     268                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   winc                    
    464    1364   168     31   16.7  I1025_NS    io_b_winc/DOUT          
     93    1457    38      1    0.5  AND2X1_RVT  wptr_full/g12/Y         
     79    1536    46      3    2.4  OA22X1_RVT  wptr_full/g93/Y         
     28    1564    28      3    1.7  INVX2_RVT   wptr_full/g92/Y         
      0    1564     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_4_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: MET (277 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      64                  
       Uncertainty:-      10                  
     Required Time:=    1826                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     649                  
             Slack:=     277                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   rinc                     
    463    1363   166     17   14.0  I1025_NS    io_b_rinc/DOUT           
     96    1458    90      2    1.0  NAND2X0_RVT rptr_empty/g3442/Y       
     91    1549    46      4    2.3  OA22X1_RVT  rptr_empty/g3363_dup/Y   
      0    1549     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: MET (281 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1833                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     652                  
             Slack:=     281                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2505.9  (arrival)   winc                    
    487    1387   192     31   17.0  I1025_NS    io_b_winc/DOUT          
     50    1437    96      1    0.5  NAND3X0_RVT wptr_full/g62/Y         
     87    1524    47      3    2.5  AO22X1_RVT  wptr_full/g61/Y         
     27    1552    28      3    1.5  INVX2_RVT   wptr_full/g152/Y        
      0    1552     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_5_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: MET (282 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1831                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     648                  
             Slack:=     282                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   winc                    
    464    1364   168     31   16.7  I1025_NS    io_b_winc/DOUT          
     46    1410    70      1    0.6  INVX1_RVT   wptr_full/g3881/Y       
     75    1485    29      1    0.7  OA21X1_RVT  wptr_full/g51/Y         
     63    1548    34      5    3.3  OR2X2_RVT   wptr_full/g3878/Y       
      0    1548     -      5      -  DFFARX1_RVT wptr_full/wbin_reg_3_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: MET (288 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      60                  
       Uncertainty:-      10                  
     Required Time:=    1830                  
      Launch Clock:-    1000                  
       Input Delay:-    -100                  
         Data Path:-     642                  
             Slack:=     288                  

Exceptions/Constraints:
  input_delay             -100            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     900   600      1 2574.1  (arrival)   winc                    
    464    1364   168     31   16.7  I1025_NS    io_b_winc/DOUT          
     87    1452    82      1    0.5  NAND2X0_RVT wptr_full/g37/Y         
     91    1542    36      2    1.0  AO21X1_RVT  wptr_full/g35/Y         
      0    1542     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: MET (294 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     221                  
       Uncertainty:-      10                  
     Required Time:=    1669                  
      Launch Clock:-    1000                  
         Data Path:-     375                  
             Slack:=     294                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    248    1248    54      6  3.6  DFFARX1_RVT    wptr_full/wbin_reg_9_/Q   
     26    1274    33      2  1.1  INVX1_RVT      fifomem/g246/Y            
     50    1324    52      2  1.3  NAND2X0_RVT    fifomem/g243__1705/Y      
     23    1347    29      1  0.5  INVX0_RVT      fifomem/g242/Y            
     28    1375    40      1  0.0  NAND2X0_RVT    fifomem/g232__5107/Y      
      0    1375     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: MET (295 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     220                  
       Uncertainty:-      10                  
     Required Time:=    1670                  
      Launch Clock:-    1000                  
         Data Path:-     374                  
             Slack:=     295                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    182    1182    62      4  2.6  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     62    1244    59      8  4.7  INVX1_RVT      rptr_empty/g1632/Y         
     26    1270    34      2  1.0  INVX1_RVT      fifomem/g262/Y             
     53    1323    52      2  1.3  NAND2X0_RVT    fifomem/g260__2883/Y       
     23    1346    29      1  0.5  INVX0_RVT      fifomem/g259/Y             
     28    1374    39      1  0.0  NAND2X0_RVT    fifomem/g249__7098/Y       
      0    1374     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: MET (297 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     220                  
       Uncertainty:-      10                  
     Required Time:=    1670                  
      Launch Clock:-    1000                  
         Data Path:-     373                  
             Slack:=     297                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    182    1182    62      4  2.6  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     62    1244    59      8  4.7  INVX1_RVT      rptr_empty/g1632/Y         
     26    1270    34      2  1.0  INVX1_RVT      fifomem/g262/Y             
     51    1321    55      2  1.3  NAND2X0_RVT    fifomem/g257__9315/Y       
     24    1344    30      1  0.5  INVX0_RVT      fifomem/g256/Y             
     28    1373    39      1  0.0  NAND2X0_RVT    fifomem/g254__4733/Y       
      0    1373     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: MET (302 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1677                  
      Launch Clock:-    1000                  
         Data Path:-     376                  
             Slack:=     302                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    248    1248    54      6  3.6  DFFARX1_RVT    wptr_full/wbin_reg_9_/Q   
     26    1274    33      2  1.1  INVX1_RVT      fifomem/g246/Y            
     50    1324    52      2  1.3  NAND2X0_RVT    fifomem/g243__1705/Y      
     52    1376    22      1  0.0  OR2X1_RVT      fifomem/g233__6260/Y      
      0    1376     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: MET (302 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1677                  
      Launch Clock:-    1000                  
         Data Path:-     375                  
             Slack:=     302                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    182    1182    62      4  2.6  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     62    1244    59      8  4.7  INVX1_RVT      rptr_empty/g1632/Y         
     26    1270    34      2  1.0  INVX1_RVT      fifomem/g262/Y             
     53    1323    52      2  1.3  NAND2X0_RVT    fifomem/g260__2883/Y       
     52    1375    22      1  0.0  OR2X1_RVT      fifomem/g250__6131/Y       
      0    1375     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: MET (304 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1677                  
      Launch Clock:-    1000                  
         Data Path:-     374                  
             Slack:=     304                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    182    1182    62      4  2.6  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     62    1244    59      8  4.7  INVX1_RVT      rptr_empty/g1632/Y         
     26    1270    34      2  1.0  INVX1_RVT      fifomem/g262/Y             
     51    1321    55      2  1.3  NAND2X0_RVT    fifomem/g257__9315/Y       
     53    1374    22      1  0.0  OR2X1_RVT      fifomem/g252__5115/Y       
      0    1374     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: MET (315 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     221                  
       Uncertainty:-      10                  
     Required Time:=    1669                  
      Launch Clock:-    1000                  
         Data Path:-     355                  
             Slack:=     315                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    248    1248    54      6  3.6  DFFARX1_RVT    wptr_full/wbin_reg_9_/Q   
     26    1274    33      2  1.1  INVX1_RVT      fifomem/g246/Y            
     55    1329    25      2  1.0  AND2X1_RVT     fifomem/g241__2802/Y      
     26    1355    40      1  0.0  NAND2X0_RVT    fifomem/g231__2398/Y      
      0    1355     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: MET (315 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     220                  
       Uncertainty:-      10                  
     Required Time:=    1670                  
      Launch Clock:-    1000                  
         Data Path:-     355                  
             Slack:=     315                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    247    1247    53      6  3.5  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     26    1273    33      2  1.1  INVX1_RVT      fifomem/g263/Y             
     55    1328    27      2  1.0  AND2X1_RVT     fifomem/g258__9945/Y       
     27    1355    39      1  0.0  NAND2X0_RVT    fifomem/g248__8246/Y       
      0    1355     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: MET (321 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     214                  
       Uncertainty:-      10                  
     Required Time:=    1676                  
      Launch Clock:-    1000                  
         Data Path:-     355                  
             Slack:=     321                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    248    1248    54      6  3.6  DFFARX1_RVT    wptr_full/wbin_reg_9_/Q   
     26    1274    33      2  1.1  INVX1_RVT      fifomem/g246/Y            
     55    1329    25      2  1.0  AND2X1_RVT     fifomem/g241__2802/Y      
     26    1355    26      1  0.0  NAND2X0_RVT    fifomem/g236__5526/Y      
      0    1355     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: MET (321 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     214                  
       Uncertainty:-      10                  
     Required Time:=    1676                  
      Launch Clock:-    1000                  
         Data Path:-     355                  
             Slack:=     321                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    247    1247    53      6  3.5  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     26    1273    33      2  1.1  INVX1_RVT      fifomem/g263/Y             
     55    1328    27      2  1.0  AND2X1_RVT     fifomem/g258__9945/Y       
     27    1355    26      1  0.0  NAND2X0_RVT    fifomem/g253__7482/Y       
      0    1355     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: MET (322 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     221                  
       Uncertainty:-      10                  
     Required Time:=    1669                  
      Launch Clock:-    1000                  
         Data Path:-     348                  
             Slack:=     322                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    234    1234    50      6  3.5  DFFARX1_RVT    wptr_full/wbin_reg_9_/Q   
     61    1295    56      2  1.3  NAND2X0_RVT    fifomem/g240__1617/Y      
     24    1319    31      1  0.5  INVX0_RVT      fifomem/g239/Y            
     29    1348    40      1  0.0  NAND2X0_RVT    fifomem/g237__6783/Y      
      0    1348     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: MET (327 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1677                  
      Launch Clock:-    1000                  
         Data Path:-     351                  
             Slack:=     327                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    190    1190    56      4  2.6  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     54    1244    60      8  4.7  INVX1_RVT      rptr_empty/g1632/Y         
     56    1301    46      1  0.7  NAND2X0_RVT    fifomem/g261__2346/Y       
     50    1351    22      1  0.0  OR2X1_RVT      fifomem/g251__1881/Y       
      0    1351     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: MET (329 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1677                  
      Launch Clock:-    1000                  
         Data Path:-     348                  
             Slack:=     329                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    234    1234    50      6  3.5  DFFARX1_RVT    wptr_full/wbin_reg_9_/Q   
     61    1295    56      2  1.3  NAND2X0_RVT    fifomem/g240__1617/Y      
     53    1348    22      1  0.0  OR2X1_RVT      fifomem/g235__8428/Y      
      0    1348     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: MET (346 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1677                  
      Launch Clock:-    1000                  
         Data Path:-     332                  
             Slack:=     346                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    234    1234    50      6  3.5  DFFARX1_RVT    wptr_full/wbin_reg_9_/Q   
     49    1283    41      1  0.7  NAND2X0_RVT    fifomem/g244__5122/Y      
     48    1332    22      1  0.0  OR2X1_RVT      fifomem/g234__4319/Y      
      0    1332     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: MET (380 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     220                  
       Uncertainty:-      10                  
     Required Time:=    1670                  
      Launch Clock:-    1000                  
         Data Path:-     290                  
             Slack:=     380                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    251    1251    72     11  6.2  DFFARX1_RVT    wptr_full/wbin_reg_8_/Q   
     39    1290    39      1  0.0  NAND3X0_RVT    fifomem/g238__3680/Y      
      0    1290     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: MET (383 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     220                  
       Uncertainty:-      10                  
     Required Time:=    1670                  
      Launch Clock:-    1000                  
         Data Path:-     288                  
             Slack:=     383                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    249    1249    69     11  5.9  DFFARX1_RVT    rptr_empty/rbin_reg_8_/Q   
     39    1288    38      1  0.0  NAND3X0_RVT    fifomem/g255__6161/Y       
      0    1288     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: MET (400 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: MET (400 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: MET (400 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: MET (400 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: MET (400 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: MET (400 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: MET (400 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: MET (400 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: MET (400 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: MET (400 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: MET (400 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: MET (400 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: MET (400 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: MET (400 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (400 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (400 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (400 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (400 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (400 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (400 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (400 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (400 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (400 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (400 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (400 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (400 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (400 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (400 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (400 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (400 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (400 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (400 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (400 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (400 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (400 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (400 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (400 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (400 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (400 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (400 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (400 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (400 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (400 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (400 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (400 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (400 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (400 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (400 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (400 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (400 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (400 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (400 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (400 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (400 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (400 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (400 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (400 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (400 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (400 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (400 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (400 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (400 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (400 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (400 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    2069                  
      Launch Clock:-    1450                  
         Data Path:-     219                  
             Slack:=     400                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1669    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1669     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (607 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 144: MET (607 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 145: MET (607 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 146: MET (607 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 147: MET (607 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 148: MET (607 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 149: MET (607 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 150: MET (607 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 151: MET (607 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 152: MET (607 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 153: MET (607 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 154: MET (607 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 155: MET (607 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 156: MET (607 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 157: MET (607 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 158: MET (607 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 159: MET (607 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 160: MET (607 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 161: MET (607 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 162: MET (607 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 163: MET (607 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 164: MET (607 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     607                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 165: MET (777 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -168                  
       Uncertainty:-      10                  
     Required Time:=    2058                  
      Launch Clock:-    1000                  
         Data Path:-     282                  
             Slack:=     777                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    167    1167    50      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     67    1234    36      7  4.6  NBUFFX2_RVT    rptr_empty/g3339/Y         
     48    1282    49     16  4.4  INVX1_RVT      rptr_empty/g125/Y          
      0    1282     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 166: MET (777 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -168                  
       Uncertainty:-      10                  
     Required Time:=    2058                  
      Launch Clock:-    1000                  
         Data Path:-     282                  
             Slack:=     777                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    167    1167    50      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     67    1234    36      7  4.6  NBUFFX2_RVT    rptr_empty/g3339/Y         
     48    1282    49     16  4.4  INVX1_RVT      rptr_empty/g125/Y          
      0    1282     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 167: MET (777 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -168                  
       Uncertainty:-      10                  
     Required Time:=    2058                  
      Launch Clock:-    1000                  
         Data Path:-     282                  
             Slack:=     777                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    167    1167    50      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     67    1234    36      7  4.6  NBUFFX2_RVT    rptr_empty/g3339/Y         
     48    1282    49     16  4.4  INVX1_RVT      rptr_empty/g125/Y          
      0    1282     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 168: MET (777 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -168                  
       Uncertainty:-      10                  
     Required Time:=    2058                  
      Launch Clock:-    1000                  
         Data Path:-     282                  
             Slack:=     777                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    167    1167    50      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     67    1234    36      7  4.6  NBUFFX2_RVT    rptr_empty/g3339/Y         
     48    1282    49     16  4.4  INVX1_RVT      rptr_empty/g125/Y          
      0    1282     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 169: MET (777 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -168                  
       Uncertainty:-      10                  
     Required Time:=    2058                  
      Launch Clock:-    1000                  
         Data Path:-     282                  
             Slack:=     777                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    167    1167    50      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     67    1234    36      7  4.6  NBUFFX2_RVT    rptr_empty/g3339/Y         
     48    1282    49     16  4.4  INVX1_RVT      rptr_empty/g125/Y          
      0    1282     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (777 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -168                  
       Uncertainty:-      10                  
     Required Time:=    2058                  
      Launch Clock:-    1000                  
         Data Path:-     282                  
             Slack:=     777                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    167    1167    50      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     67    1234    36      7  4.6  NBUFFX2_RVT    rptr_empty/g3339/Y         
     48    1282    49     16  4.4  INVX1_RVT      rptr_empty/g125/Y          
      0    1282     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (777 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -168                  
       Uncertainty:-      10                  
     Required Time:=    2058                  
      Launch Clock:-    1000                  
         Data Path:-     282                  
             Slack:=     777                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    167    1167    50      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     67    1234    36      7  4.6  NBUFFX2_RVT    rptr_empty/g3339/Y         
     48    1282    49     16  4.4  INVX1_RVT      rptr_empty/g125/Y          
      0    1282     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (777 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -168                  
       Uncertainty:-      10                  
     Required Time:=    2058                  
      Launch Clock:-    1000                  
         Data Path:-     282                  
             Slack:=     777                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    167    1167    50      2  1.2  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     67    1234    36      7  4.6  NBUFFX2_RVT    rptr_empty/g3339/Y         
     48    1282    49     16  4.4  INVX1_RVT      rptr_empty/g125/Y          
      0    1282     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (831 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-      10                  
     Required Time:=    2064                  
      Launch Clock:-    1000                  
         Data Path:-     233                  
             Slack:=     831                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    233    1233    38     11  1.5  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1233     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (831 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-      10                  
     Required Time:=    2064                  
      Launch Clock:-    1000                  
         Data Path:-     233                  
             Slack:=     831                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    233    1233    38     11  1.5  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1233     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (831 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-      10                  
     Required Time:=    2064                  
      Launch Clock:-    1000                  
         Data Path:-     233                  
             Slack:=     831                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    233    1233    38     11  1.5  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1233     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (831 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-      10                  
     Required Time:=    2064                  
      Launch Clock:-    1000                  
         Data Path:-     233                  
             Slack:=     831                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    233    1233    38     11  1.5  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1233     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (831 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-      10                  
     Required Time:=    2064                  
      Launch Clock:-    1000                  
         Data Path:-     233                  
             Slack:=     831                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    233    1233    38     11  1.5  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1233     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (831 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-      10                  
     Required Time:=    2064                  
      Launch Clock:-    1000                  
         Data Path:-     233                  
             Slack:=     831                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    233    1233    38     11  1.5  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1233     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (831 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-      10                  
     Required Time:=    2064                  
      Launch Clock:-    1000                  
         Data Path:-     233                  
             Slack:=     831                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    233    1233    38     11  1.5  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1233     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (831 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-      10                  
     Required Time:=    2064                  
      Launch Clock:-    1000                  
         Data Path:-     233                  
             Slack:=     831                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    233    1233    38     11  1.5  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1233     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (835 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    2060                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     835                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     48    1225    46     14  3.0  INVX1_RVT      wptr_full/g3816/Y          
      0    1225     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (835 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    2060                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     835                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     48    1225    46     14  3.0  INVX1_RVT      wptr_full/g3816/Y          
      0    1225     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (835 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    2060                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     835                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     48    1225    46     14  3.0  INVX1_RVT      wptr_full/g3816/Y          
      0    1225     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 184: MET (835 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    2060                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     835                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     48    1225    46     14  3.0  INVX1_RVT      wptr_full/g3816/Y          
      0    1225     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 185: MET (835 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    2060                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     835                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     48    1225    46     14  3.0  INVX1_RVT      wptr_full/g3816/Y          
      0    1225     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 186: MET (835 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    2060                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     835                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     48    1225    46     14  3.0  INVX1_RVT      wptr_full/g3816/Y          
      0    1225     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 187: MET (835 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    2060                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     835                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     48    1225    46     14  3.0  INVX1_RVT      wptr_full/g3816/Y          
      0    1225     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 188: MET (835 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -170                  
       Uncertainty:-      10                  
     Required Time:=    2060                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     835                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     48    1225    46     14  3.0  INVX1_RVT      wptr_full/g3816/Y          
      0    1225     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 189: MET (836 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    182    1182    62      3  2.6  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     44    1225    43     16  4.2  INVX2_RVT      rptr_empty/g3437/Y         
      0    1225     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 190: MET (836 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    182    1182    62      3  2.6  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     44    1225    43     16  4.2  INVX2_RVT      rptr_empty/g3437/Y         
      0    1225     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 191: MET (836 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    182    1182    62      3  2.6  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     44    1225    43     16  4.2  INVX2_RVT      rptr_empty/g3437/Y         
      0    1225     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (836 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    182    1182    62      3  2.6  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     44    1225    43     16  4.2  INVX2_RVT      rptr_empty/g3437/Y         
      0    1225     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (836 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    182    1182    62      3  2.6  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     44    1225    43     16  4.2  INVX2_RVT      rptr_empty/g3437/Y         
      0    1225     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (836 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    182    1182    62      3  2.6  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     44    1225    43     16  4.2  INVX2_RVT      rptr_empty/g3437/Y         
      0    1225     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (836 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    182    1182    62      3  2.6  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     44    1225    43     16  4.2  INVX2_RVT      rptr_empty/g3437/Y         
      0    1225     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (836 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    182    1182    62      3  2.6  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     44    1225    43     16  4.2  INVX2_RVT      rptr_empty/g3437/Y         
      0    1225     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (836 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     229                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    229    1229    35     10  1.0  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1229     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (836 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     229                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    229    1229    35     10  1.0  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1229     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (836 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     229                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    229    1229    35     10  1.0  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1229     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (836 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     229                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    229    1229    35     10  1.0  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1229     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (836 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     229                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    229    1229    35     10  1.0  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1229     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (836 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     229                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    229    1229    35     10  1.0  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1229     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (836 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     229                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    229    1229    35     10  1.0  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1229     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (836 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     229                  
             Slack:=     836                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    229    1229    35     10  1.0  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1229     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (843 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    224    1224    31      9  0.5  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (843 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    224    1224    31      9  0.5  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (843 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    224    1224    31      9  0.5  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (843 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    224    1224    31      9  0.5  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (843 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    224    1224    31      9  0.5  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (843 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    224    1224    31      9  0.5  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (843 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    224    1224    31      9  0.5  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (843 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    224    1224    31      9  0.5  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (843 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    224    1224    31      9  0.5  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (843 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    224    1224    31      9  0.5  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (843 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    224    1224    31      9  0.5  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (843 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    224    1224    31      9  0.5  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (843 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    224    1224    31      9  0.5  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (843 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    224    1224    31      9  0.5  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (843 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    224    1224    31      9  0.5  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (843 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    2067                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     843                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    224    1224    31      9  0.5  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1224     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (845 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    175    1175    56      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     43    1218    41     12  2.1  INVX1_RVT      rptr_empty/g62/Y           
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (845 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    175    1175    56      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     43    1218    41     12  2.1  INVX1_RVT      rptr_empty/g62/Y           
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (845 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    175    1175    56      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     43    1218    41     12  2.1  INVX1_RVT      rptr_empty/g62/Y           
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (845 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    175    1175    56      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     43    1218    41     12  2.1  INVX1_RVT      rptr_empty/g62/Y           
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (845 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    175    1175    56      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     43    1218    41     12  2.1  INVX1_RVT      rptr_empty/g62/Y           
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (845 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    175    1175    56      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     43    1218    41     12  2.1  INVX1_RVT      rptr_empty/g62/Y           
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (845 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    175    1175    56      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     43    1218    41     12  2.1  INVX1_RVT      rptr_empty/g62/Y           
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (845 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -172                  
       Uncertainty:-      10                  
     Required Time:=    2062                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    175    1175    56      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     43    1218    41     12  2.1  INVX1_RVT      rptr_empty/g62/Y           
      0    1218     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (846 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    2063                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     846                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    55      3  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     12  2.1  INVX1_RVT      rptr_empty/g67/Y           
      0    1216     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (846 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    2063                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     846                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    55      3  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     12  2.1  INVX1_RVT      rptr_empty/g67/Y           
      0    1216     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (846 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    2063                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     846                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    55      3  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     12  2.1  INVX1_RVT      rptr_empty/g67/Y           
      0    1216     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (846 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    2063                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     846                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    55      3  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     12  2.1  INVX1_RVT      rptr_empty/g67/Y           
      0    1216     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (846 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    2063                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     846                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    55      3  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     12  2.1  INVX1_RVT      rptr_empty/g67/Y           
      0    1216     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (846 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    2063                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     846                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    55      3  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     12  2.1  INVX1_RVT      rptr_empty/g67/Y           
      0    1216     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (846 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    2063                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     846                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    55      3  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     12  2.1  INVX1_RVT      rptr_empty/g67/Y           
      0    1216     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (846 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    2063                  
      Launch Clock:-    1000                  
         Data Path:-     216                  
             Slack:=     846                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    174    1174    55      3  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     42    1216    40     12  2.1  INVX1_RVT      rptr_empty/g67/Y           
      0    1216     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (858 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     858                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     37    1206    36     11  1.6  INVX1_RVT      wptr_full/g226/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (858 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     858                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     37    1206    36     11  1.6  INVX1_RVT      wptr_full/g226/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (858 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     858                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     37    1206    36     11  1.6  INVX1_RVT      wptr_full/g226/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (858 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     858                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     37    1206    36     11  1.6  INVX1_RVT      wptr_full/g226/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (858 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     858                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     37    1206    36     11  1.6  INVX1_RVT      wptr_full/g226/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (858 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     858                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     37    1206    36     11  1.6  INVX1_RVT      wptr_full/g226/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (858 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     858                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     37    1206    36     11  1.6  INVX1_RVT      wptr_full/g226/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (858 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     858                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     37    1206    36     11  1.6  INVX1_RVT      wptr_full/g226/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (860 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     860                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.5  INVX1_RVT      rptr_empty/g63/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (860 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     860                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.5  INVX1_RVT      rptr_empty/g63/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (860 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     860                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.5  INVX1_RVT      rptr_empty/g63/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (860 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     860                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.5  INVX1_RVT      rptr_empty/g63/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (860 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     860                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.5  INVX1_RVT      rptr_empty/g63/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (860 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     860                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.5  INVX1_RVT      rptr_empty/g63/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (860 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     860                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.5  INVX1_RVT      rptr_empty/g63/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (860 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    2065                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     860                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.5  INVX1_RVT      rptr_empty/g63/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (863 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     863                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     34    1203    34     13  2.7  INVX2_RVT      wptr_full/fopt3918/Y       
      0    1203     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (863 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     863                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     34    1203    34     13  2.7  INVX2_RVT      wptr_full/fopt3918/Y       
      0    1203     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (863 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     863                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     34    1203    34     13  2.7  INVX2_RVT      wptr_full/fopt3918/Y       
      0    1203     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (863 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     863                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     34    1203    34     13  2.7  INVX2_RVT      wptr_full/fopt3918/Y       
      0    1203     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (863 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     863                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     34    1203    34     13  2.7  INVX2_RVT      wptr_full/fopt3918/Y       
      0    1203     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (863 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     863                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     34    1203    34     13  2.7  INVX2_RVT      wptr_full/fopt3918/Y       
      0    1203     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (863 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     863                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     34    1203    34     13  2.7  INVX2_RVT      wptr_full/fopt3918/Y       
      0    1203     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (863 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     863                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     34    1203    34     13  2.7  INVX2_RVT      wptr_full/fopt3918/Y       
      0    1203     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (866 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     201                  
             Slack:=     866                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    168    1168    51      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     32    1201    32     10  1.1  INVX1_RVT      wptr_full/g59/Y            
      0    1201     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (866 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     201                  
             Slack:=     866                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    168    1168    51      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     32    1201    32     10  1.1  INVX1_RVT      wptr_full/g59/Y            
      0    1201     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (866 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     201                  
             Slack:=     866                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    168    1168    51      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     32    1201    32     10  1.1  INVX1_RVT      wptr_full/g59/Y            
      0    1201     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (866 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     201                  
             Slack:=     866                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    168    1168    51      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     32    1201    32     10  1.1  INVX1_RVT      wptr_full/g59/Y            
      0    1201     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (866 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     201                  
             Slack:=     866                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    168    1168    51      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     32    1201    32     10  1.1  INVX1_RVT      wptr_full/g59/Y            
      0    1201     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (866 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     201                  
             Slack:=     866                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    168    1168    51      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     32    1201    32     10  1.1  INVX1_RVT      wptr_full/g59/Y            
      0    1201     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (866 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     201                  
             Slack:=     866                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    168    1168    51      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     32    1201    32     10  1.1  INVX1_RVT      wptr_full/g59/Y            
      0    1201     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (866 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    2066                  
      Launch Clock:-    1000                  
         Data Path:-     201                  
             Slack:=     866                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    168    1168    51      2  1.3  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     32    1201    32     10  1.1  INVX1_RVT      wptr_full/g59/Y            
      0    1201     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (867 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    2068                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     867                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1200    30     11  1.5  INVX2_RVT      wptr_full/g33/Y            
      0    1200     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (867 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    2068                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     867                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1200    30     11  1.5  INVX2_RVT      wptr_full/g33/Y            
      0    1200     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (867 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    2068                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     867                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1200    30     11  1.5  INVX2_RVT      wptr_full/g33/Y            
      0    1200     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (867 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    2068                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     867                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1200    30     11  1.5  INVX2_RVT      wptr_full/g33/Y            
      0    1200     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (867 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    2068                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     867                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1200    30     11  1.5  INVX2_RVT      wptr_full/g33/Y            
      0    1200     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (867 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    2068                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     867                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1200    30     11  1.5  INVX2_RVT      wptr_full/g33/Y            
      0    1200     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (867 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    2068                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     867                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1200    30     11  1.5  INVX2_RVT      wptr_full/g33/Y            
      0    1200     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (867 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -178                  
       Uncertainty:-      10                  
     Required Time:=    2068                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     867                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1200    30     11  1.5  INVX2_RVT      wptr_full/g33/Y            
      0    1200     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

