{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "have_virtualization": false, 
        "mmap_using_noreserve": false, 
        "kernel_addr_check": true, 
        "highest_el_is_64": false, 
        "kernel": "/home/krishna/t_gem5/vmlinux", 
        "iobus": {
            "forward_latency": 1, 
            "slave": {
                "peer": [
                    "system.bridge.master"
                ], 
                "role": "SLAVE"
            }, 
            "name": "iobus", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "NoncoherentXBar", 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "width": 16, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.realview.realview_io.pio", 
                    "system.realview.uart0.pio", 
                    "system.realview.kmi0.pio", 
                    "system.realview.kmi1.pio", 
                    "system.realview.rtc.pio", 
                    "system.realview.pci_host.pio", 
                    "system.realview.energy_ctrl.pio"
                ], 
                "role": "MASTER"
            }, 
            "response_latency": 2, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.iobus", 
            "type": "NoncoherentXBar", 
            "use_default_range": false, 
            "frontend_latency": 2
        }, 
        "symbolfile": "", 
        "readfile": "", 
        "have_large_asid_64": false, 
        "pcie1": {
            "downstreamSlave": {
                "peer": "system.switch.master_dma", 
                "role": "SLAVE"
            }, 
            "lanes": 4, 
            "name": "pcie1", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "PCIELink", 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "downstreamMaster": {
                "peer": "system.switch.slave", 
                "role": "MASTER"
            }, 
            "delay": 0, 
            "delay_var": 0, 
            "eventq_index": 0, 
            "mps": 128, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.pcie1", 
            "upstreamMaster": {
                "peer": "system.Root_Complex.slave_dma1", 
                "role": "MASTER"
            }, 
            "type": "PCIELink", 
            "max_queue_size": 4, 
            "speed": "1600.000000", 
            "upstreamSlave": {
                "peer": "system.Root_Complex.master1", 
                "role": "SLAVE"
            }
        }, 
        "thermal_model": null, 
        "phys_addr_range_64": 40, 
        "work_begin_exit_count": 0, 
        "pcie4": {
            "downstreamSlave": {
                "peer": "system.realview.ethernet2.dma", 
                "role": "SLAVE"
            }, 
            "lanes": 1, 
            "name": "pcie4", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "PCIELink", 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "downstreamMaster": {
                "peer": "system.realview.ethernet2.pio", 
                "role": "MASTER"
            }, 
            "delay": 0, 
            "delay_var": 0, 
            "eventq_index": 0, 
            "mps": 128, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.pcie4", 
            "upstreamMaster": {
                "peer": "system.switch.slave_dma2", 
                "role": "MASTER"
            }, 
            "type": "PCIELink", 
            "max_queue_size": 4, 
            "speed": "1600.000000", 
            "upstreamSlave": {
                "peer": "system.switch.master2", 
                "role": "SLAVE"
            }
        }, 
        "have_lpae": true, 
        "cxx_class": "LinuxArmSystem", 
        "work_begin_cpu_id_exit": -1, 
        "load_offset": 2147483648, 
        "realview": {
            "hdlcd": {
                "pio": {
                    "peer": "system.membus.master[6]", 
                    "role": "SLAVE"
                }, 
                "system": "system", 
                "virt_refresh_rate": 50000000000, 
                "cxx_class": "HDLcd", 
                "enable_capture": true, 
                "pio_addr": 721420288, 
                "pixel_chunk": 32, 
                "pio_latency": 10000, 
                "clk_domain": "system.clk_domain", 
                "int_num": 95, 
                "gic": "system.realview.gic", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "pxl_clk": "system.realview.dcc.osc_pxl", 
                "type": "HDLcd", 
                "vnc": "system.vncserver", 
                "p_state_clk_gate_min": 1000, 
                "power_model": null, 
                "workaround_dma_line_count": true, 
                "flag": 0, 
                "pixel_buffer_size": 2048, 
                "path": "system.realview.hdlcd", 
                "workaround_swap_rb": false, 
                "dma": {
                    "peer": "system.membus.slave[0]", 
                    "role": "MASTER"
                }, 
                "name": "hdlcd", 
                "p_state_clk_gate_bins": 20, 
                "amba_id": 1314816
            }, 
            "rtc": {
                "p_state_clk_gate_min": 1000, 
                "p_state_clk_gate_bins": 20, 
                "name": "rtc", 
                "int_delay": 100000, 
                "pio": {
                    "peer": "system.iobus.master[4]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 3412017, 
                "default_p_state": "UNDEFINED", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 36, 
                "eventq_index": 0, 
                "time": "Thu Jan  1 00:00:00 2009", 
                "cxx_class": "PL031", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.rtc", 
                "pio_addr": 471269376, 
                "type": "PL031"
            }, 
            "vgic": {
                "system": "system", 
                "name": "vgic", 
                "p_state_clk_gate_min": 1000, 
                "pio": {
                    "peer": "system.membus.master[4]", 
                    "role": "SLAVE"
                }, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "VGic", 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "hv_addr": 738213888, 
                "gic": "system.realview.gic", 
                "platform": "system.realview", 
                "vcpu_addr": 738222080, 
                "eventq_index": 0, 
                "ppint": 25, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.vgic", 
                "type": "VGic", 
                "pio_delay": 10000
            }, 
            "cxx_class": "RealView", 
            "realview_io": {
                "proc_id1": 335544320, 
                "name": "realview_io", 
                "p_state_clk_gate_min": 1000, 
                "pio": {
                    "peer": "system.iobus.master[0]", 
                    "role": "SLAVE"
                }, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "RealViewCtrl", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "proc_id0": 335544320, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.realview_io", 
                "idreg": 35979264, 
                "type": "RealViewCtrl", 
                "pio_addr": 469827584
            }, 
            "ethernet2": {
                "PMCAPNextCapability": 0, 
                "InterruptPin": 1, 
                "HeaderType": 0, 
                "VendorID": 32902, 
                "MSIXMsgCtrl": 0, 
                "MSIXCAPNextCapability": 0, 
                "PXCAPLinkCtrl": 0, 
                "Revision": 0, 
                "hardware_address": "00:a0:c9:01:01:02", 
                "LegacyIOBase": 0, 
                "pio_latency": 30000, 
                "PXCAPLinkCap": 0, 
                "CapabilityPtr": 0, 
                "MSIXCAPBaseOffset": 0, 
                "PXCAPDevCapabilities": 0, 
                "MSIXCAPCapId": 0, 
                "BAR3Size": 0, 
                "rx_desc_cache_size": 64, 
                "power_model": null, 
                "PXCAPCapabilities": 0, 
                "SubsystemID": 4104, 
                "PXCAPCapId": 0, 
                "BAR4": 0, 
                "BAR1": 0, 
                "BAR0": 0, 
                "BAR3": 0, 
                "BAR2": 0, 
                "BAR5": 0, 
                "PXCAPDevStatus": 0, 
                "BAR2Size": 0, 
                "MSICAPNextCapability": 0, 
                "ExpansionROM": 0, 
                "rx_write_delay": 0, 
                "MSICAPMsgCtrl": 0, 
                "BAR5Size": 0, 
                "CardbusCIS": 0, 
                "MSIXPbaOffset": 0, 
                "MSICAPBaseOffset": 0, 
                "MaximumLatency": 0, 
                "BAR2LegacyIO": false, 
                "LatencyTimer": 0, 
                "BAR4LegacyIO": false, 
                "p_state_clk_gate_max": 1000000000000, 
                "PXCAPLinkStatus": 0, 
                "PXCAPDevCap2": 0, 
                "p_state_clk_gate_min": 1000, 
                "PXCAPDevCtrl": 0, 
                "MSICAPMaskBits": 0, 
                "host": "system.realview.pci_host", 
                "Command": 0, 
                "SubClassCode": 0, 
                "pci_func": 0, 
                "BAR5LegacyIO": false, 
                "MSICAPMsgData": 0, 
                "BIST": 0, 
                "PXCAPDevCtrl2": 0, 
                "pci_bus": 4, 
                "InterruptLine": 3, 
                "fetch_delay": 10000, 
                "MSICAPMsgAddr": 0, 
                "BAR3LegacyIO": false, 
                "BAR4Size": 0, 
                "path": "system.realview.ethernet2", 
                "MinimumGrant": 255, 
                "phy_epid": 896, 
                "Status": 0, 
                "BAR0Size": 131072, 
                "system": "system", 
                "name": "ethernet2", 
                "PXCAPNextCapability": 0, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "IGbE", 
                "tx_fifo_size": 393216, 
                "is_invisible": 1, 
                "PXCAPBaseOffset": 0, 
                "flag": 0, 
                "DeviceID": 4213, 
                "tx_read_delay": 0, 
                "CacheLineSize": 0, 
                "dma": {
                    "peer": "system.pcie4.downstreamSlave", 
                    "role": "MASTER"
                }, 
                "PMCAPCapId": 0, 
                "tx_desc_cache_size": 64, 
                "config_latency": 20000, 
                "BAR1Size": 0, 
                "pio": {
                    "peer": "system.pcie4.downstreamMaster", 
                    "role": "SLAVE"
                }, 
                "pci_dev": 0, 
                "PMCAPCtrlStatus": 0, 
                "cxx_class": "IGbE", 
                "wb_delay": 10000, 
                "fetch_comp_delay": 10000, 
                "clk_domain": "system.clk_domain", 
                "SubsystemVendorID": 32902, 
                "PMCAPBaseOffset": 0, 
                "MSICAPPendingBits": 0, 
                "MSIXTableOffset": 0, 
                "MSICAPMsgUpperAddr": 0, 
                "MSICAPCapId": 0, 
                "BAR0LegacyIO": false, 
                "ProgIF": 0, 
                "BAR1LegacyIO": false, 
                "wb_comp_delay": 10000, 
                "PMCAPCapabilities": 0, 
                "ClassCode": 2, 
                "p_state_clk_gate_bins": 20, 
                "rx_fifo_size": 393216, 
                "root_port_number": 0, 
                "phy_pid": 680
            }, 
            "ethernet3": {
                "PMCAPNextCapability": 208, 
                "InterruptPin": 2, 
                "HeaderType": 0, 
                "VendorID": 32902, 
                "MSIXMsgCtrl": 1, 
                "MSIXCAPNextCapability": 0, 
                "PXCAPLinkCtrl": 0, 
                "Revision": 0, 
                "hardware_address": "00:a0:c9:01:01:03", 
                "LegacyIOBase": 0, 
                "pio_latency": 30000, 
                "PXCAPLinkCap": 16977937, 
                "CapabilityPtr": 200, 
                "MSIXCAPBaseOffset": 160, 
                "PXCAPDevCapabilities": 36033, 
                "MSIXCAPCapId": 17, 
                "BAR3Size": 0, 
                "rx_desc_cache_size": 64, 
                "power_model": null, 
                "PXCAPCapabilities": 1, 
                "SubsystemID": 4104, 
                "PXCAPCapId": 16, 
                "BAR4": 0, 
                "BAR1": 0, 
                "BAR0": 0, 
                "BAR3": 0, 
                "BAR2": 0, 
                "BAR5": 0, 
                "PXCAPDevStatus": 0, 
                "BAR2Size": 0, 
                "MSICAPNextCapability": 224, 
                "ExpansionROM": 0, 
                "rx_write_delay": 0, 
                "MSICAPMsgCtrl": 128, 
                "BAR5Size": 0, 
                "CardbusCIS": 0, 
                "MSIXPbaOffset": 16387, 
                "MSICAPBaseOffset": 208, 
                "MaximumLatency": 0, 
                "BAR2LegacyIO": false, 
                "LatencyTimer": 0, 
                "BAR4LegacyIO": false, 
                "p_state_clk_gate_max": 1000000000000, 
                "PXCAPLinkStatus": 4113, 
                "PXCAPDevCap2": 0, 
                "p_state_clk_gate_min": 1000, 
                "PXCAPDevCtrl": 10256, 
                "MSICAPMaskBits": 0, 
                "host": "system.realview.pci_host", 
                "Command": 7, 
                "SubClassCode": 0, 
                "pci_func": 0, 
                "BAR5LegacyIO": false, 
                "MSICAPMsgData": 0, 
                "BIST": 0, 
                "PXCAPDevCtrl2": 0, 
                "pci_bus": 5, 
                "InterruptLine": 30, 
                "fetch_delay": 10000, 
                "MSICAPMsgAddr": 0, 
                "BAR3LegacyIO": false, 
                "BAR4Size": 0, 
                "path": "system.realview.ethernet3", 
                "MinimumGrant": 255, 
                "phy_epid": 3249, 
                "Status": 16, 
                "BAR0Size": 131072, 
                "system": "system", 
                "name": "ethernet3", 
                "PXCAPNextCapability": 160, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "IGbE_pcie", 
                "tx_fifo_size": 393216, 
                "is_invisible": 1, 
                "PXCAPBaseOffset": 224, 
                "flag": 0, 
                "DeviceID": 4307, 
                "tx_read_delay": 0, 
                "CacheLineSize": 0, 
                "dma": {
                    "peer": "system.pcie5.downstreamSlave", 
                    "role": "MASTER"
                }, 
                "PMCAPCapId": 1, 
                "tx_desc_cache_size": 64, 
                "config_latency": 20000, 
                "BAR1Size": 0, 
                "pio": {
                    "peer": "system.pcie5.downstreamMaster", 
                    "role": "SLAVE"
                }, 
                "pci_dev": 0, 
                "PMCAPCtrlStatus": 0, 
                "cxx_class": "IGbE_pcie", 
                "wb_delay": 10000, 
                "fetch_comp_delay": 10000, 
                "clk_domain": "system.clk_domain", 
                "SubsystemVendorID": 32902, 
                "PMCAPBaseOffset": 200, 
                "MSICAPPendingBits": 0, 
                "MSIXTableOffset": 3, 
                "MSICAPMsgUpperAddr": 0, 
                "MSICAPCapId": 5, 
                "BAR0LegacyIO": false, 
                "ProgIF": 0, 
                "BAR1LegacyIO": false, 
                "wb_comp_delay": 10000, 
                "PMCAPCapabilities": 34, 
                "ClassCode": 2, 
                "p_state_clk_gate_bins": 20, 
                "rx_fifo_size": 393216, 
                "root_port_number": 0, 
                "phy_pid": 321
            }, 
            "ethernet1": {
                "PMCAPNextCapability": 208, 
                "InterruptPin": 2, 
                "HeaderType": 0, 
                "VendorID": 32902, 
                "MSIXMsgCtrl": 1, 
                "MSIXCAPNextCapability": 0, 
                "PXCAPLinkCtrl": 0, 
                "Revision": 0, 
                "hardware_address": "00:A0:C9:01:01:01", 
                "LegacyIOBase": 0, 
                "pio_latency": 30000, 
                "PXCAPLinkCap": 16977937, 
                "CapabilityPtr": 200, 
                "MSIXCAPBaseOffset": 160, 
                "PXCAPDevCapabilities": 36033, 
                "MSIXCAPCapId": 17, 
                "BAR3Size": 0, 
                "rx_desc_cache_size": 64, 
                "power_model": null, 
                "PXCAPCapabilities": 1, 
                "SubsystemID": 4104, 
                "PXCAPCapId": 16, 
                "BAR4": 0, 
                "BAR1": 0, 
                "BAR0": 0, 
                "BAR3": 0, 
                "BAR2": 0, 
                "BAR5": 0, 
                "PXCAPDevStatus": 0, 
                "BAR2Size": 0, 
                "MSICAPNextCapability": 224, 
                "ExpansionROM": 0, 
                "rx_write_delay": 0, 
                "MSICAPMsgCtrl": 128, 
                "BAR5Size": 0, 
                "CardbusCIS": 0, 
                "MSIXPbaOffset": 16387, 
                "MSICAPBaseOffset": 208, 
                "MaximumLatency": 0, 
                "BAR2LegacyIO": false, 
                "LatencyTimer": 0, 
                "BAR4LegacyIO": false, 
                "p_state_clk_gate_max": 1000000000000, 
                "PXCAPLinkStatus": 4113, 
                "PXCAPDevCap2": 0, 
                "p_state_clk_gate_min": 1000, 
                "PXCAPDevCtrl": 10256, 
                "MSICAPMaskBits": 0, 
                "host": "system.realview.pci_host", 
                "Command": 7, 
                "SubClassCode": 0, 
                "pci_func": 0, 
                "BAR5LegacyIO": false, 
                "MSICAPMsgData": 0, 
                "BIST": 0, 
                "PXCAPDevCtrl2": 0, 
                "pci_bus": 6, 
                "InterruptLine": 3, 
                "fetch_delay": 10000, 
                "MSICAPMsgAddr": 0, 
                "BAR3LegacyIO": false, 
                "BAR4Size": 0, 
                "path": "system.realview.ethernet1", 
                "MinimumGrant": 255, 
                "phy_epid": 3249, 
                "Status": 16, 
                "BAR0Size": 131072, 
                "system": "system", 
                "name": "ethernet1", 
                "PXCAPNextCapability": 160, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "IGbE_pcie", 
                "tx_fifo_size": 393216, 
                "is_invisible": 0, 
                "PXCAPBaseOffset": 224, 
                "flag": 0, 
                "DeviceID": 4307, 
                "tx_read_delay": 0, 
                "CacheLineSize": 0, 
                "dma": {
                    "peer": "system.pcie6.downstreamSlave", 
                    "role": "MASTER"
                }, 
                "PMCAPCapId": 1, 
                "tx_desc_cache_size": 64, 
                "config_latency": 20000, 
                "BAR1Size": 0, 
                "pio": {
                    "peer": "system.pcie6.downstreamMaster", 
                    "role": "SLAVE"
                }, 
                "pci_dev": 0, 
                "PMCAPCtrlStatus": 0, 
                "cxx_class": "IGbE_pcie", 
                "wb_delay": 10000, 
                "fetch_comp_delay": 10000, 
                "clk_domain": "system.clk_domain", 
                "SubsystemVendorID": 32902, 
                "PMCAPBaseOffset": 200, 
                "MSICAPPendingBits": 0, 
                "MSIXTableOffset": 3, 
                "MSICAPMsgUpperAddr": 0, 
                "MSICAPCapId": 5, 
                "BAR0LegacyIO": false, 
                "ProgIF": 0, 
                "BAR1LegacyIO": false, 
                "wb_comp_delay": 10000, 
                "PMCAPCapabilities": 34, 
                "ClassCode": 2, 
                "p_state_clk_gate_bins": 20, 
                "rx_fifo_size": 393216, 
                "root_port_number": 1, 
                "phy_pid": 321
            }, 
            "system": "system", 
            "ethernet5": {
                "PMCAPNextCapability": 208, 
                "InterruptPin": 4, 
                "HeaderType": 0, 
                "VendorID": 32902, 
                "MSIXMsgCtrl": 1, 
                "MSIXCAPNextCapability": 0, 
                "PXCAPLinkCtrl": 0, 
                "Revision": 0, 
                "hardware_address": "00:a0:c9:01:01:04", 
                "LegacyIOBase": 0, 
                "pio_latency": 30000, 
                "PXCAPLinkCap": 16977937, 
                "CapabilityPtr": 200, 
                "MSIXCAPBaseOffset": 160, 
                "PXCAPDevCapabilities": 36033, 
                "MSIXCAPCapId": 17, 
                "BAR3Size": 0, 
                "rx_desc_cache_size": 64, 
                "power_model": null, 
                "PXCAPCapabilities": 1, 
                "SubsystemID": 4104, 
                "PXCAPCapId": 16, 
                "BAR4": 0, 
                "BAR1": 0, 
                "BAR0": 0, 
                "BAR3": 0, 
                "BAR2": 0, 
                "BAR5": 0, 
                "PXCAPDevStatus": 0, 
                "BAR2Size": 0, 
                "MSICAPNextCapability": 224, 
                "ExpansionROM": 0, 
                "rx_write_delay": 0, 
                "MSICAPMsgCtrl": 128, 
                "BAR5Size": 0, 
                "CardbusCIS": 0, 
                "MSIXPbaOffset": 16387, 
                "MSICAPBaseOffset": 208, 
                "MaximumLatency": 0, 
                "BAR2LegacyIO": false, 
                "LatencyTimer": 0, 
                "BAR4LegacyIO": false, 
                "p_state_clk_gate_max": 1000000000000, 
                "PXCAPLinkStatus": 4113, 
                "PXCAPDevCap2": 0, 
                "p_state_clk_gate_min": 1000, 
                "PXCAPDevCtrl": 10256, 
                "MSICAPMaskBits": 0, 
                "host": "system.realview.pci_host", 
                "Command": 7, 
                "SubClassCode": 0, 
                "pci_func": 0, 
                "BAR5LegacyIO": false, 
                "MSICAPMsgData": 0, 
                "BIST": 0, 
                "PXCAPDevCtrl2": 0, 
                "pci_bus": 7, 
                "InterruptLine": 30, 
                "fetch_delay": 10000, 
                "MSICAPMsgAddr": 0, 
                "BAR3LegacyIO": false, 
                "BAR4Size": 0, 
                "path": "system.realview.ethernet5", 
                "MinimumGrant": 255, 
                "phy_epid": 3249, 
                "Status": 16, 
                "BAR0Size": 131072, 
                "system": "system", 
                "name": "ethernet5", 
                "PXCAPNextCapability": 160, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "IGbE_pcie", 
                "tx_fifo_size": 393216, 
                "is_invisible": 1, 
                "PXCAPBaseOffset": 224, 
                "flag": 0, 
                "DeviceID": 4307, 
                "tx_read_delay": 0, 
                "CacheLineSize": 0, 
                "dma": {
                    "peer": "system.pcie7.downstreamSlave", 
                    "role": "MASTER"
                }, 
                "PMCAPCapId": 1, 
                "tx_desc_cache_size": 64, 
                "config_latency": 20000, 
                "BAR1Size": 0, 
                "pio": {
                    "peer": "system.pcie7.downstreamMaster", 
                    "role": "SLAVE"
                }, 
                "pci_dev": 0, 
                "PMCAPCtrlStatus": 0, 
                "cxx_class": "IGbE_pcie", 
                "wb_delay": 10000, 
                "fetch_comp_delay": 10000, 
                "clk_domain": "system.clk_domain", 
                "SubsystemVendorID": 32902, 
                "PMCAPBaseOffset": 200, 
                "MSICAPPendingBits": 0, 
                "MSIXTableOffset": 3, 
                "MSICAPMsgUpperAddr": 0, 
                "MSICAPCapId": 5, 
                "BAR0LegacyIO": false, 
                "ProgIF": 0, 
                "BAR1LegacyIO": false, 
                "wb_comp_delay": 10000, 
                "PMCAPCapabilities": 34, 
                "ClassCode": 2, 
                "p_state_clk_gate_bins": 20, 
                "rx_fifo_size": 393216, 
                "root_port_number": 2, 
                "phy_pid": 321
            }, 
            "generic_timer": {
                "int_virt": 27, 
                "name": "generic_timer", 
                "int_phys": 29, 
                "cxx_class": "GenericTimer", 
                "system": "system", 
                "eventq_index": 0, 
                "gic": "system.realview.gic", 
                "path": "system.realview.generic_timer", 
                "type": "GenericTimer"
            }, 
            "gic": {
                "gem5_extensions": false, 
                "it_lines": 512, 
                "dist_pio_delay": 10000, 
                "name": "gic", 
                "p_state_clk_gate_min": 1000, 
                "dist_addr": 738201600, 
                "p_state_clk_gate_bins": 20, 
                "cpu_pio_delay": 10000, 
                "default_p_state": "UNDEFINED", 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "cpu_addr": 738205696, 
                "platform": "system.realview", 
                "int_latency": 10000, 
                "eventq_index": 0, 
                "cxx_class": "Pl390", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.gic", 
                "pio": {
                    "peer": "system.membus.master[3]", 
                    "role": "SLAVE"
                }, 
                "type": "Pl390"
            }, 
            "eventq_index": 0, 
            "energy_ctrl": {
                "name": "energy_ctrl", 
                "p_state_clk_gate_min": 1000, 
                "pio": {
                    "peer": "system.iobus.master[6]", 
                    "role": "SLAVE"
                }, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "EnergyCtrl", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.energy_ctrl", 
                "dvfs_handler": "system.dvfs_handler", 
                "type": "EnergyCtrl", 
                "pio_addr": 268435456
            }, 
            "type": "RealView", 
            "pci_host": {
                "pio": {
                    "peer": "system.iobus.master[5]", 
                    "role": "SLAVE"
                }, 
                "cxx_class": "GenericArmPciHost", 
                "system": "system", 
                "int_count": 4, 
                "conf_size": 268435456, 
                "pci_mem_base": 0, 
                "conf_device_bits": 12, 
                "clk_domain": "system.clk_domain", 
                "int_policy": "ARM_PCI_ROOT_PORT", 
                "platform": "system.realview", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "pci_pio_base": 788529152, 
                "type": "GenericArmPciHost", 
                "p_state_clk_gate_min": 1000, 
                "conf_base": 805306368, 
                "power_model": null, 
                "path": "system.realview.pci_host", 
                "name": "pci_host", 
                "p_state_clk_gate_bins": 20, 
                "int_base": 100, 
                "pci_dma_base": 0
            }, 
            "gicv2m": {
                "name": "gicv2m", 
                "p_state_clk_gate_min": 1000, 
                "pio": {
                    "peer": "system.membus.master[5]", 
                    "role": "SLAVE"
                }, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "Gicv2m", 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "gic": "system.realview.gic", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "frames": [
                    {
                        "addr": 740032512, 
                        "spi_len": 64, 
                        "spi_base": 256, 
                        "eventq_index": 0, 
                        "cxx_class": "Gicv2mFrame", 
                        "path": "system.realview.gicv2m.frames", 
                        "type": "Gicv2mFrame", 
                        "name": "frames"
                    }
                ], 
                "path": "system.realview.gicv2m", 
                "type": "Gicv2m", 
                "pio_delay": 10000
            }, 
            "mcc": {
                "osc_peripheral": {
                    "position": 0, 
                    "name": "osc_peripheral", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 2, 
                    "path": "system.realview.mcc.osc_peripheral", 
                    "freq": 41667, 
                    "type": "RealViewOsc"
                }, 
                "name": "mcc", 
                "osc_mcc": {
                    "position": 0, 
                    "name": "osc_mcc", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 0, 
                    "path": "system.realview.mcc.osc_mcc", 
                    "freq": 20000, 
                    "type": "RealViewOsc"
                }, 
                "osc_clcd": {
                    "position": 0, 
                    "name": "osc_clcd", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 1, 
                    "path": "system.realview.mcc.osc_clcd", 
                    "freq": 42105, 
                    "type": "RealViewOsc"
                }, 
                "thermal_domain": null, 
                "eventq_index": 0, 
                "cxx_class": "SubSystem", 
                "path": "system.realview.mcc", 
                "temp_crtl": {
                    "system": "system", 
                    "position": 0, 
                    "name": "temp_crtl", 
                    "parent": "system.realview.realview_io", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewTemperatureSensor", 
                    "device": 0, 
                    "path": "system.realview.mcc.temp_crtl", 
                    "type": "RealViewTemperatureSensor"
                }, 
                "type": "SubSystem", 
                "osc_system_bus": {
                    "position": 0, 
                    "name": "osc_system_bus", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 4, 
                    "path": "system.realview.mcc.osc_system_bus", 
                    "freq": 41667, 
                    "type": "RealViewOsc"
                }
            }, 
            "dcc": {
                "name": "dcc", 
                "osc_hsbm": {
                    "position": 0, 
                    "name": "osc_hsbm", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 4, 
                    "path": "system.realview.dcc.osc_hsbm", 
                    "freq": 25000, 
                    "type": "RealViewOsc"
                }, 
                "thermal_domain": null, 
                "osc_sys": {
                    "position": 0, 
                    "name": "osc_sys", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 7, 
                    "path": "system.realview.dcc.osc_sys", 
                    "freq": 16667, 
                    "type": "RealViewOsc"
                }, 
                "osc_ddr": {
                    "position": 0, 
                    "name": "osc_ddr", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 8, 
                    "path": "system.realview.dcc.osc_ddr", 
                    "freq": 25000, 
                    "type": "RealViewOsc"
                }, 
                "eventq_index": 0, 
                "osc_cpu": {
                    "position": 0, 
                    "name": "osc_cpu", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 0, 
                    "path": "system.realview.dcc.osc_cpu", 
                    "freq": 16667, 
                    "type": "RealViewOsc"
                }, 
                "cxx_class": "SubSystem", 
                "path": "system.realview.dcc", 
                "osc_smb": {
                    "position": 0, 
                    "name": "osc_smb", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 6, 
                    "path": "system.realview.dcc.osc_smb", 
                    "freq": 20000, 
                    "type": "RealViewOsc"
                }, 
                "type": "SubSystem", 
                "osc_pxl": {
                    "position": 0, 
                    "name": "osc_pxl", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 5, 
                    "path": "system.realview.dcc.osc_pxl", 
                    "freq": 42105, 
                    "type": "RealViewOsc"
                }
            }, 
            "path": "system.realview", 
            "nvmem": {
                "range": "0:67108863:0:0:0:0", 
                "latency": 30000, 
                "name": "nvmem", 
                "p_state_clk_gate_min": 1000, 
                "eventq_index": 0, 
                "p_state_clk_gate_bins": 20, 
                "default_p_state": "UNDEFINED", 
                "kvm_map": true, 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "latency_var": 0, 
                "bandwidth": "73.000000", 
                "conf_table_reported": false, 
                "cxx_class": "SimpleMemory", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.nvmem", 
                "null": false, 
                "type": "SimpleMemory", 
                "port": {
                    "peer": "system.membus.master[2]", 
                    "role": "SLAVE"
                }, 
                "in_addr_map": true
            }, 
            "name": "realview", 
            "intrctrl": "system.intrctrl", 
            "uart0": {
                "p_state_clk_gate_min": 1000, 
                "terminal": "system.terminal", 
                "pio": {
                    "peer": "system.iobus.master[1]", 
                    "role": "SLAVE"
                }, 
                "name": "uart0", 
                "int_delay": 100000, 
                "platform": "system.realview", 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "Pl011", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 37, 
                "eventq_index": 0, 
                "end_on_eot": false, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.uart0", 
                "pio_addr": 470351872, 
                "type": "Pl011"
            }, 
            "kmi1": {
                "p_state_clk_gate_min": 1000, 
                "p_state_clk_gate_bins": 20, 
                "vnc": "system.vncserver", 
                "name": "kmi1", 
                "int_delay": 1000000, 
                "pio": {
                    "peer": "system.iobus.master[3]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 1314896, 
                "default_p_state": "UNDEFINED", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 45, 
                "eventq_index": 0, 
                "is_mouse": true, 
                "cxx_class": "Pl050", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.kmi1", 
                "pio_addr": 470220800, 
                "type": "Pl050"
            }, 
            "kmi0": {
                "p_state_clk_gate_min": 1000, 
                "p_state_clk_gate_bins": 20, 
                "vnc": "system.vncserver", 
                "name": "kmi0", 
                "int_delay": 1000000, 
                "pio": {
                    "peer": "system.iobus.master[2]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 1314896, 
                "default_p_state": "UNDEFINED", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 44, 
                "eventq_index": 0, 
                "is_mouse": false, 
                "cxx_class": "Pl050", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.kmi0", 
                "pio_addr": 470155264, 
                "type": "Pl050"
            }, 
            "ide": {
                "PMCAPNextCapability": 208, 
                "InterruptPin": 1, 
                "HeaderType": 0, 
                "VendorID": 32902, 
                "MSIXMsgCtrl": 1, 
                "MSIXCAPNextCapability": 0, 
                "PXCAPLinkCtrl": 0, 
                "Revision": 0, 
                "LegacyIOBase": 0, 
                "pio_latency": 30000, 
                "PXCAPLinkCap": 16977937, 
                "CapabilityPtr": 200, 
                "MSIXCAPBaseOffset": 160, 
                "PXCAPDevCapabilities": 36033, 
                "MSIXCAPCapId": 17, 
                "BAR3Size": 4, 
                "power_model": null, 
                "PXCAPCapabilities": 1, 
                "SubsystemID": 0, 
                "PXCAPCapId": 16, 
                "BAR4": 1, 
                "BAR1": 1, 
                "BAR0": 1, 
                "BAR3": 1, 
                "BAR2": 1, 
                "BAR5": 1, 
                "PXCAPDevStatus": 0, 
                "disks": [
                    "system.cf0"
                ], 
                "BAR2Size": 8, 
                "MSICAPNextCapability": 224, 
                "ExpansionROM": 0, 
                "is_invisible": 0, 
                "BAR5Size": 0, 
                "CardbusCIS": 0, 
                "MSIXPbaOffset": 16387, 
                "MSICAPBaseOffset": 208, 
                "MaximumLatency": 0, 
                "BAR2LegacyIO": false, 
                "LatencyTimer": 0, 
                "BAR4LegacyIO": false, 
                "p_state_clk_gate_max": 1000000000000, 
                "PXCAPLinkStatus": 4113, 
                "PXCAPDevCap2": 0, 
                "p_state_clk_gate_min": 1000, 
                "PXCAPDevCtrl": 10256, 
                "MSICAPMaskBits": 0, 
                "host": "system.realview.pci_host", 
                "Command": 0, 
                "SubClassCode": 1, 
                "pci_func": 0, 
                "BAR5LegacyIO": false, 
                "MSICAPMsgData": 0, 
                "BIST": 0, 
                "PXCAPDevCtrl2": 0, 
                "pci_bus": 3, 
                "InterruptLine": 2, 
                "MSICAPMsgAddr": 0, 
                "BAR3LegacyIO": false, 
                "BAR4Size": 16, 
                "path": "system.realview.ide", 
                "MinimumGrant": 0, 
                "Status": 640, 
                "ctrl_offset": 0, 
                "BAR0Size": 8, 
                "system": "system", 
                "name": "ide", 
                "PXCAPNextCapability": 160, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "IdeController", 
                "MSICAPMsgCtrl": 128, 
                "PXCAPBaseOffset": 224, 
                "flag": 1, 
                "DeviceID": 28945, 
                "io_shift": 0, 
                "CacheLineSize": 0, 
                "dma": {
                    "peer": "system.pcie3.downstreamSlave", 
                    "role": "MASTER"
                }, 
                "PMCAPCapId": 1, 
                "config_latency": 20000, 
                "BAR1Size": 4, 
                "pio": {
                    "peer": "system.pcie3.downstreamMaster", 
                    "role": "SLAVE"
                }, 
                "pci_dev": 0, 
                "PMCAPCtrlStatus": 0, 
                "cxx_class": "IdeController", 
                "clk_domain": "system.clk_domain", 
                "SubsystemVendorID": 0, 
                "PMCAPBaseOffset": 200, 
                "MSICAPPendingBits": 0, 
                "MSIXTableOffset": 3, 
                "MSICAPMsgUpperAddr": 0, 
                "MSICAPCapId": 5, 
                "BAR0LegacyIO": false, 
                "ProgIF": 133, 
                "BAR1LegacyIO": false, 
                "PMCAPCapabilities": 34, 
                "ClassCode": 1, 
                "p_state_clk_gate_bins": 20, 
                "root_port_number": 0
            }
        }, 
        "multi_proc": true, 
        "bridge": {
            "ranges": [
                "201326592:536870911:0:0:0:0", 
                "805306368:1073741823:0:0:0:0"
            ], 
            "slave": {
                "peer": "system.membus.master[0]", 
                "role": "SLAVE"
            }, 
            "name": "bridge", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "Bridge", 
            "req_size": 16, 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "delay": 50000, 
            "eventq_index": 0, 
            "master": {
                "peer": "system.iobus.slave[0]", 
                "role": "MASTER"
            }, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.bridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "early_kernel_symbols": false, 
        "panic_on_oops": false, 
        "dtb_filename": "/home/krishna/t_gem5/gem5/system/arm/dt/armv8_gem5_v1_1cpu.dtb", 
        "panic_on_panic": false, 
        "enable_context_switch_stats_dump": false, 
        "work_begin_ckpt_count": 0, 
        "pcie6": {
            "downstreamSlave": {
                "peer": "system.realview.ethernet1.dma", 
                "role": "SLAVE"
            }, 
            "lanes": 1, 
            "name": "pcie6", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "PCIELink", 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "downstreamMaster": {
                "peer": "system.realview.ethernet1.pio", 
                "role": "MASTER"
            }, 
            "delay": 0, 
            "delay_var": 0, 
            "eventq_index": 0, 
            "mps": 128, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.pcie6", 
            "upstreamMaster": {
                "peer": "system.Root_Complex.slave_dma2", 
                "role": "MASTER"
            }, 
            "type": "PCIELink", 
            "max_queue_size": 4, 
            "speed": "1600.000000", 
            "upstreamSlave": {
                "peer": "system.Root_Complex.master2", 
                "role": "SLAVE"
            }
        }, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "2147483648:3221225471:0:0:0:0"
        ], 
        "pcie5": {
            "downstreamSlave": {
                "peer": "system.realview.ethernet3.dma", 
                "role": "SLAVE"
            }, 
            "lanes": 1, 
            "name": "pcie5", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "PCIELink", 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "downstreamMaster": {
                "peer": "system.realview.ethernet3.pio", 
                "role": "MASTER"
            }, 
            "delay": 0, 
            "delay_var": 0, 
            "eventq_index": 0, 
            "mps": 128, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.pcie5", 
            "upstreamMaster": {
                "peer": "system.switch.slave_dma3", 
                "role": "MASTER"
            }, 
            "type": "PCIELink", 
            "max_queue_size": 4, 
            "speed": "1600.000000", 
            "upstreamSlave": {
                "peer": "system.switch.master3", 
                "role": "SLAVE"
            }
        }, 
        "membus": {
            "point_of_coherency": true, 
            "system": "system", 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "badaddr_responder": {
                "pio": {
                    "peer": "system.membus.default", 
                    "role": "SLAVE"
                }, 
                "ret_data64": 18446744073709551615, 
                "fake_mem": false, 
                "clk_domain": "system.clk_domain", 
                "cxx_class": "IsaFake", 
                "pio_addr": 0, 
                "update_data": false, 
                "warn_access": "warn", 
                "pio_latency": 100000, 
                "system": "system", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "type": "IsaFake", 
                "p_state_clk_gate_min": 1000, 
                "power_model": null, 
                "ret_data32": 4294967295, 
                "path": "system.membus.badaddr_responder", 
                "ret_data16": 65535, 
                "ret_data8": 255, 
                "name": "badaddr_responder", 
                "ret_bad_addr": true, 
                "pio_size": 8, 
                "p_state_clk_gate_bins": 20
            }, 
            "forward_latency": 4, 
            "clk_domain": "system.clk_domain", 
            "width": 16, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.bridge.slave", 
                    "system.Root_Complex.slave", 
                    "system.realview.nvmem.port", 
                    "system.realview.gic.pio", 
                    "system.realview.vgic.pio", 
                    "system.realview.gicv2m.pio", 
                    "system.realview.hdlcd.pio", 
                    "system.mem_ctrls.port"
                ], 
                "role": "MASTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 3, 
            "slave": {
                "peer": [
                    "system.realview.hdlcd.dma", 
                    "system.system_port", 
                    "system.iocache.mem_side", 
                    "system.l2.mem_side"
                ], 
                "role": "SLAVE"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.membus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 1
            }, 
            "power_model": null, 
            "path": "system.membus", 
            "snoop_response_latency": 4, 
            "name": "membus", 
            "default": {
                "peer": "system.membus.badaddr_responder.pio", 
                "role": "MASTER"
            }, 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "multi_thread": false, 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "eventq_index": 0, 
        "default_p_state": "UNDEFINED", 
        "m5ops_base": 268500992, 
        "iocache": {
            "cpu_side": {
                "peer": "system.iobus_dma.master[0]", 
                "role": "SLAVE"
            }, 
            "clusivity": "mostly_incl", 
            "prefetcher": null, 
            "system": "system", 
            "write_buffers": 8, 
            "response_latency": 50, 
            "cxx_class": "Cache", 
            "size": 1024, 
            "type": "Cache", 
            "clk_domain": "system.clk_domain", 
            "max_miss_count": 0, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "mem_side": {
                "peer": "system.membus.slave[2]", 
                "role": "MASTER"
            }, 
            "mshrs": 20, 
            "writeback_clean": false, 
            "p_state_clk_gate_min": 1000, 
            "tags": {
                "size": 1024, 
                "tag_latency": 50, 
                "name": "tags", 
                "p_state_clk_gate_min": 1000, 
                "eventq_index": 0, 
                "p_state_clk_gate_bins": 20, 
                "default_p_state": "UNDEFINED", 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "sequential_access": false, 
                "assoc": 8, 
                "cxx_class": "LRU", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.iocache.tags", 
                "block_size": 128, 
                "type": "LRU", 
                "data_latency": 50
            }, 
            "tgts_per_mshr": 12, 
            "demand_mshr_reserve": 1, 
            "power_model": null, 
            "addr_ranges": [
                "2147483648:3221225471:0:0:0:0"
            ], 
            "is_read_only": false, 
            "prefetch_on_access": false, 
            "path": "system.iocache", 
            "data_latency": 50, 
            "tag_latency": 50, 
            "name": "iocache", 
            "p_state_clk_gate_bins": 20, 
            "sequential_access": false, 
            "assoc": 8
        }, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "LinuxArmSystem", 
        "p_state_clk_gate_min": 1000, 
        "Root_Complex": {
            "IOLimit": 1, 
            "HeaderType": 1, 
            "InterruptPin": 1, 
            "rc_id": 0, 
            "PXCAPLinkCtrl": 8, 
            "Revision": 0, 
            "master1": {
                "peer": "system.pcie1.upstreamSlave", 
                "role": "MASTER"
            }, 
            "VendorId": 32902, 
            "master3": {
                "peer": "system.pcie7.upstreamSlave", 
                "role": "MASTER"
            }, 
            "master2": {
                "peer": "system.pcie6.upstreamSlave", 
                "role": "MASTER"
            }, 
            "SecondaryLatencyTimer": 0, 
            "PXCAPCapabilities_downstream": 97, 
            "PXCAPLinkCap": 16814097, 
            "PXCAPDevCapabilities": 577, 
            "req_size": 16, 
            "power_model": null, 
            "PXCAPCapabilities": 65, 
            "PXCAPCapId": 16, 
            "name": "Root_Complex", 
            "PXCAPDevStatus": 0, 
            "PXCAPRootStatus": 0, 
            "path": "system.Root_Complex", 
            "pci_upstream_dev": 0, 
            "SecondaryBusNumber": 0, 
            "IOLimitUpper": 12032, 
            "master_dma": {
                "peer": "system.iobus_dma.slave[0]", 
                "role": "MASTER"
            }, 
            "PXCAPRootControl": 0, 
            "Bar1": 0, 
            "Bar0": 0, 
            "PrefetchableMemoryBase": 0, 
            "MemoryLimit": 0, 
            "LatencyTimer": 0, 
            "PrefetchableMemoryLimitUpper": 0, 
            "p_state_clk_gate_max": 1000000000000, 
            "PXCAPLinkStatus": 17, 
            "PXCAPDevCap2": 0, 
            "PrefetchableMemoryLimit": 0, 
            "p_state_clk_gate_min": 1000, 
            "PXCAPDevCtrl": 4128, 
            "host": "system.realview.pci_host", 
            "Command": 1031, 
            "SubClassCode": 4, 
            "BIST": 0, 
            "PXCAPDevCtrl2": 0, 
            "slave_dma2": {
                "peer": "system.pcie6.upstreamMaster", 
                "role": "SLAVE"
            }, 
            "slave_dma3": {
                "peer": "system.pcie7.upstreamMaster", 
                "role": "SLAVE"
            }, 
            "pci_bus": 0, 
            "IOBaseUpper": 12032, 
            "InterruptLine": 32, 
            "MemoryBase": 0, 
            "IOBase": 1, 
            "pci_upstream_func": 0, 
            "BridgeControl": 0, 
            "resp_size": 16, 
            "CapabilityPointer": 208, 
            "Status": 16, 
            "BAR0Size": 0, 
            "PXCAPNextCapability": 0, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "SecondaryStatus": 0, 
            "type": "PciBridge", 
            "DeviceId_upstream": 33330, 
            "is_transmit": 1, 
            "PrimaryBusNumber": 0, 
            "PXCAPCapabilities_upstream": 81, 
            "PXCAPBaseOffset": 208, 
            "CacheLineSize": 0, 
            "PrefetchableMemoryBaseUpper": 0, 
            "slave_dma1": {
                "peer": "system.pcie1.upstreamMaster", 
                "role": "SLAVE"
            }, 
            "config_latency": 20000, 
            "BAR1Size": 0, 
            "pci_func2": 0, 
            "pci_func3": 0, 
            "pci_func1": 0, 
            "DeviceId2": 40082, 
            "DeviceId3": 40084, 
            "DeviceId1": 40080, 
            "cxx_class": "PciBridge", 
            "pci_dev1": 4, 
            "pci_dev2": 5, 
            "pci_dev3": 6, 
            "clk_domain": "system.clk_domain", 
            "delay": 150000, 
            "is_switch": 0, 
            "slave": {
                "peer": "system.membus.master[1]", 
                "role": "SLAVE"
            }, 
            "ProgIF": 0, 
            "ExpansionROMBaseAddress": 0, 
            "ClassCode": 6, 
            "SubordinateBusNumber": 0, 
            "p_state_clk_gate_bins": 20
        }, 
        "cache_line_size": 128, 
        "cpu_voltage_domain": {
            "name": "cpu_voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.cpu_voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "boot_osflags": "earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=1GB root=/dev/sda1", 
        "system_port": {
            "peer": "system.membus.slave[1]", 
            "role": "MASTER"
        }, 
        "iobus_dma": {
            "forward_latency": 1, 
            "slave": {
                "peer": [
                    "system.Root_Complex.master_dma"
                ], 
                "role": "SLAVE"
            }, 
            "name": "iobus_dma", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "NoncoherentXBar", 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "width": 16, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.iocache.cpu_side"
                ], 
                "role": "MASTER"
            }, 
            "response_latency": 2, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.iobus_dma", 
            "type": "NoncoherentXBar", 
            "use_default_range": false, 
            "frontend_latency": 2
        }, 
        "vncserver": {
            "name": "vncserver", 
            "number": 0, 
            "frame_capture": false, 
            "eventq_index": 0, 
            "cxx_class": "VncServer", 
            "path": "system.vncserver", 
            "type": "VncServer", 
            "port": 5900
        }, 
        "terminal": {
            "name": "terminal", 
            "output": true, 
            "number": 0, 
            "intr_control": "system.intrctrl", 
            "eventq_index": 0, 
            "cxx_class": "Terminal", 
            "path": "system.terminal", 
            "type": "Terminal", 
            "port": 3456
        }, 
        "pcie7": {
            "downstreamSlave": {
                "peer": "system.realview.ethernet5.dma", 
                "role": "SLAVE"
            }, 
            "lanes": 1, 
            "name": "pcie7", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "PCIELink", 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "downstreamMaster": {
                "peer": "system.realview.ethernet5.pio", 
                "role": "MASTER"
            }, 
            "delay": 0, 
            "delay_var": 0, 
            "eventq_index": 0, 
            "mps": 128, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.pcie7", 
            "upstreamMaster": {
                "peer": "system.Root_Complex.slave_dma3", 
                "role": "MASTER"
            }, 
            "type": "PCIELink", 
            "max_queue_size": 4, 
            "speed": "1600.000000", 
            "upstreamSlave": {
                "peer": "system.Root_Complex.master3", 
                "role": "SLAVE"
            }
        }, 
        "power_model": null, 
        "reset_addr_64": 0, 
        "p_state_clk_gate_max": 1000000000000, 
        "gic_cpu_addr": 738205696, 
        "work_cpus_ckpt_count": 0, 
        "thermal_components": [], 
        "machine_type": "DTOnly", 
        "flags_addr": 469827632, 
        "path": "system", 
        "cpu": [
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[2]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 0, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": null, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [], 
                "name": "cpu", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList6.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList6.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList7.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList7.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "cpu_side": {
                        "peer": "system.cpu.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "size": 32768, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 32768, 
                        "tag_latency": 2, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.icache.tags", 
                        "block_size": 128, 
                        "type": "LRU", 
                        "data_latency": 2
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": true, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 2
                }, 
                "path": "system.cpu", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "numThreads": 1, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "indirectPathLength": 3, 
                    "globalCtrBits": 2, 
                    "choicePredictorSize": 8192, 
                    "indirectHashGHR": true, 
                    "eventq_index": 0, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "indirectSets": 256, 
                    "indirectWays": 2, 
                    "choiceCtrBits": 2, 
                    "useIndirect": true, 
                    "localCtrBits": 2, 
                    "path": "system.cpu.branchPred", 
                    "localPredictorSize": 2048, 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192, 
                    "name": "branchPred", 
                    "indirectHashTargets": true, 
                    "instShiftAmt": 2, 
                    "indirectTagSize": 16, 
                    "BTBTagSize": 16
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "vecRegRenameMode": "Full", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 1091551472
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "cpu_side": {
                        "peer": "system.cpu.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "size": 65536, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 65536, 
                        "tag_latency": 2, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.dcache.tags", 
                        "block_size": 128, 
                        "type": "LRU", 
                        "data_latency": 2
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 2
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.cpu.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[3]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.cpu.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }
        ], 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                313
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.cpu_voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "tol2bus": {
            "point_of_coherency": false, 
            "system": "system", 
            "response_latency": 1, 
            "cxx_class": "CoherentXBar", 
            "forward_latency": 0, 
            "clk_domain": "system.cpu_clk_domain", 
            "width": 32, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.l2.cpu_side"
                ], 
                "role": "MASTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 1, 
            "slave": {
                "peer": [
                    "system.cpu.icache.mem_side", 
                    "system.cpu.dcache.mem_side", 
                    "system.cpu.itb.walker.port", 
                    "system.cpu.dtb.walker.port"
                ], 
                "role": "SLAVE"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.tol2bus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 0
            }, 
            "power_model": null, 
            "path": "system.tol2bus", 
            "snoop_response_latency": 1, 
            "name": "tol2bus", 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "cf0": {
            "driveID": "master", 
            "name": "cf0", 
            "image": {
                "read_only": false, 
                "name": "image", 
                "cxx_class": "CowDiskImage", 
                "eventq_index": 0, 
                "child": {
                    "read_only": true, 
                    "name": "child", 
                    "eventq_index": 0, 
                    "cxx_class": "RawDiskImage", 
                    "path": "system.cf0.image.child", 
                    "image_file": "/home/krishna/t_gem5/gem5/aarch-system-2014-10/disks/aarch32-ubuntu-natty-headless_backup.img", 
                    "type": "RawDiskImage"
                }, 
                "path": "system.cf0.image", 
                "image_file": "", 
                "type": "CowDiskImage", 
                "table_size": 65536
            }, 
            "delay": 1000000, 
            "eventq_index": 0, 
            "cxx_class": "IdeDisk", 
            "path": "system.cf0", 
            "type": "IdeDisk"
        }, 
        "work_end_ckpt_count": 0, 
        "mem_mode": "timing", 
        "name": "system", 
        "init_param": 0, 
        "switch": {
            "IOLimit": 1, 
            "HeaderType": 1, 
            "InterruptPin": 1, 
            "rc_id": 0, 
            "PXCAPLinkCtrl": 8, 
            "Revision": 0, 
            "master1": {
                "peer": "system.pcie3.upstreamSlave", 
                "role": "MASTER"
            }, 
            "VendorId": 4172, 
            "master3": {
                "peer": "system.pcie5.upstreamSlave", 
                "role": "MASTER"
            }, 
            "master2": {
                "peer": "system.pcie4.upstreamSlave", 
                "role": "MASTER"
            }, 
            "SecondaryLatencyTimer": 0, 
            "PXCAPCapabilities_downstream": 97, 
            "PXCAPLinkCap": 16814097, 
            "PXCAPDevCapabilities": 0, 
            "req_size": 16, 
            "power_model": null, 
            "PXCAPCapabilities": 0, 
            "PXCAPCapId": 16, 
            "name": "switch", 
            "PXCAPDevStatus": 0, 
            "PXCAPRootStatus": 0, 
            "path": "system.switch", 
            "pci_upstream_dev": 0, 
            "SecondaryBusNumber": 0, 
            "IOLimitUpper": 12032, 
            "master_dma": {
                "peer": "system.pcie1.downstreamSlave", 
                "role": "MASTER"
            }, 
            "PXCAPRootControl": 0, 
            "Bar1": 0, 
            "Bar0": 0, 
            "PrefetchableMemoryBase": 0, 
            "MemoryLimit": 0, 
            "LatencyTimer": 0, 
            "PrefetchableMemoryLimitUpper": 0, 
            "p_state_clk_gate_max": 1000000000000, 
            "PXCAPLinkStatus": 17, 
            "PXCAPDevCap2": 0, 
            "PrefetchableMemoryLimit": 0, 
            "p_state_clk_gate_min": 1000, 
            "PXCAPDevCtrl": 4128, 
            "host": "system.realview.pci_host", 
            "Command": 1031, 
            "SubClassCode": 4, 
            "BIST": 0, 
            "PXCAPDevCtrl2": 0, 
            "slave_dma2": {
                "peer": "system.pcie4.upstreamMaster", 
                "role": "SLAVE"
            }, 
            "slave_dma3": {
                "peer": "system.pcie5.upstreamMaster", 
                "role": "SLAVE"
            }, 
            "pci_bus": 1, 
            "IOBaseUpper": 12032, 
            "InterruptLine": 32, 
            "MemoryBase": 0, 
            "IOBase": 1, 
            "pci_upstream_func": 0, 
            "BridgeControl": 0, 
            "resp_size": 16, 
            "CapabilityPointer": 208, 
            "Status": 16, 
            "BAR0Size": 0, 
            "PXCAPNextCapability": 0, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "SecondaryStatus": 0, 
            "type": "PciBridge", 
            "DeviceId_upstream": 33330, 
            "is_transmit": 0, 
            "PrimaryBusNumber": 0, 
            "PXCAPCapabilities_upstream": 81, 
            "PXCAPBaseOffset": 208, 
            "CacheLineSize": 0, 
            "PrefetchableMemoryBaseUpper": 0, 
            "slave_dma1": {
                "peer": "system.pcie3.upstreamMaster", 
                "role": "SLAVE"
            }, 
            "config_latency": 20000, 
            "BAR1Size": 0, 
            "pci_func2": 0, 
            "pci_func3": 0, 
            "pci_func1": 0, 
            "DeviceId2": 33331, 
            "DeviceId3": 33331, 
            "DeviceId1": 33331, 
            "cxx_class": "PciBridge", 
            "pci_dev1": 0, 
            "pci_dev2": 1, 
            "pci_dev3": 2, 
            "clk_domain": "system.clk_domain", 
            "delay": 150000, 
            "is_switch": 1, 
            "slave": {
                "peer": "system.pcie1.downstreamMaster", 
                "role": "SLAVE"
            }, 
            "ProgIF": 0, 
            "ExpansionROMBaseAddress": 0, 
            "ClassCode": 6, 
            "SubordinateBusNumber": 0, 
            "p_state_clk_gate_bins": 20
        }, 
        "p_state_clk_gate_bins": 20, 
        "load_addr_mask": 134217727, 
        "work_item_id": -1, 
        "intrctrl": {
            "name": "intrctrl", 
            "sys": "system", 
            "eventq_index": 0, 
            "cxx_class": "IntrControl", 
            "path": "system.intrctrl", 
            "type": "IntrControl"
        }, 
        "pcie3": {
            "downstreamSlave": {
                "peer": "system.realview.ide.dma", 
                "role": "SLAVE"
            }, 
            "lanes": 1, 
            "name": "pcie3", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "PCIELink", 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "downstreamMaster": {
                "peer": "system.realview.ide.pio", 
                "role": "MASTER"
            }, 
            "delay": 0, 
            "delay_var": 0, 
            "eventq_index": 0, 
            "mps": 128, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.pcie3", 
            "upstreamMaster": {
                "peer": "system.switch.slave_dma1", 
                "role": "MASTER"
            }, 
            "type": "PCIELink", 
            "max_queue_size": 4, 
            "speed": "1600.000000", 
            "upstreamSlave": {
                "peer": "system.switch.master1", 
                "role": "SLAVE"
            }
        }, 
        "have_security": false, 
        "l2": {
            "cpu_side": {
                "peer": "system.tol2bus.master[0]", 
                "role": "SLAVE"
            }, 
            "clusivity": "mostly_incl", 
            "prefetcher": null, 
            "system": "system", 
            "write_buffers": 8, 
            "response_latency": 20, 
            "cxx_class": "Cache", 
            "size": 2097152, 
            "type": "Cache", 
            "clk_domain": "system.cpu_clk_domain", 
            "max_miss_count": 0, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "mem_side": {
                "peer": "system.membus.slave[3]", 
                "role": "MASTER"
            }, 
            "mshrs": 20, 
            "writeback_clean": false, 
            "p_state_clk_gate_min": 1000, 
            "tags": {
                "size": 2097152, 
                "tag_latency": 20, 
                "name": "tags", 
                "p_state_clk_gate_min": 1000, 
                "eventq_index": 0, 
                "p_state_clk_gate_bins": 20, 
                "default_p_state": "UNDEFINED", 
                "clk_domain": "system.cpu_clk_domain", 
                "power_model": null, 
                "sequential_access": false, 
                "assoc": 8, 
                "cxx_class": "LRU", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.l2.tags", 
                "block_size": 128, 
                "type": "LRU", 
                "data_latency": 20
            }, 
            "tgts_per_mshr": 12, 
            "demand_mshr_reserve": 1, 
            "power_model": null, 
            "addr_ranges": [
                "0:18446744073709551615:0:0:0:0"
            ], 
            "is_read_only": false, 
            "prefetch_on_access": false, 
            "path": "system.l2", 
            "data_latency": 20, 
            "tag_latency": 20, 
            "name": "l2", 
            "p_state_clk_gate_bins": 20, 
            "sequential_access": false, 
            "assoc": 8
        }, 
        "atags_addr": 134217728, 
        "memories": [
            "system.mem_ctrls", 
            "system.realview.nvmem"
        ], 
        "mem_ctrls": [
            {
                "static_frontend_latency": 10000, 
                "tRFC": 260000, 
                "activation_limit": 4, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": "system.clk_domain", 
                "channels": 1, 
                "write_buffer_size": 64, 
                "device_bus_width": 8, 
                "VDD": "1.5", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.membus.master[7]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.032", 
                "p_state_clk_gate_min": 1000, 
                "null": false, 
                "IDD2P1": "0.032", 
                "eventq_index": 0, 
                "tRRD": 6000, 
                "tRTW": 2500, 
                "IDD4R": "0.157", 
                "burst_length": 8, 
                "tRTP": 7500, 
                "IDD4W": "0.125", 
                "tWR": 15000, 
                "banks_per_rank": 8, 
                "devices_per_rank": 8, 
                "IDD2P02": "0.0", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "IDD6": "0.02", 
                "IDD5": "0.235", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "tRRD_L": 0, 
                "IDD0": "0.055", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 2, 
                "page_policy": "open_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "power_model": null, 
                "tCL": 13750, 
                "read_buffer_size": 32, 
                "conf_table_reported": true, 
                "tCK": 1250, 
                "tRAS": 35000, 
                "tRP": 13750, 
                "tBURST": 5000, 
                "path": "system.mem_ctrls", 
                "tXP": 6000, 
                "tXS": 270000, 
                "addr_mapping": "RoRaBaCoCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.038", 
                "IDD3N": "0.038", 
                "name": "mem_ctrls", 
                "tXSDLL": 0, 
                "device_size": 536870912, 
                "kvm_map": true, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:3221225471:6:19:0:0", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "p_state_clk_gate_bins": 20, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 1024, 
                "static_backend_latency": 10000, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 7800000
            }
        ], 
        "num_work_ids": 16, 
        "boot_loader": [
            "/home/krishna/t_gem5/gem5/aarch-system-2014-10/binaries/boot_emm.arm64", 
            "/home/krishna/t_gem5/gem5/aarch-system-2014-10/binaries/boot_emm.arm"
        ], 
        "exit_on_work_items": false
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": true
}