
*** Running vivado
    with args -log bd_85ad_slice0_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_85ad_slice0_1_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_85ad_slice0_1_0.tcl -notrace
INFO: Dispatch client connection id - 37993
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.211 ; gain = 5.961 ; free physical = 5723 ; free virtual = 93864
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/xo/ip_repo/xilinx_com_hls_func_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2023.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice0_1_0
Command: synth_design -top bd_85ad_slice0_1_0 -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3485467
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3144.328 ; gain = 389.711 ; free physical = 4622 ; free virtual = 92764
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_slice0_1_0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/synth/bd_85ad_slice0_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_multi_slr' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2194]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_source_region_slr' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2847]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40789]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40789]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_source_region_slr' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2847]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_middle_region_slr' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2706]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_middle_region_slr' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2706]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_dest_region_slr' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3031]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_reg_srl_fifo' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3435]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_srl_rtl' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_srl_rtl' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_reg_srl_fifo' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3435]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_dest_region_slr' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3031]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_multi_slr' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2194]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_multi_slr__parameterized0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2194]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_source_region_slr__parameterized0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2847]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_source_region_slr__parameterized0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2847]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_middle_region_slr__parameterized0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2706]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_middle_region_slr__parameterized0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2706]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_dest_region_slr__parameterized0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3031]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_reg_srl_fifo__parameterized0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3435]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_reg_srl_fifo__parameterized0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3435]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_dest_region_slr__parameterized0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3031]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_multi_slr__parameterized0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2194]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_multi_slr__parameterized1' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2194]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_source_region_slr__parameterized1' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2847]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_source_region_slr__parameterized1' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2847]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_middle_region_slr__parameterized1' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2706]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_middle_region_slr__parameterized1' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2706]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_dest_region_slr__parameterized1' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3031]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_reg_srl_fifo__parameterized1' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3435]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_reg_srl_fifo__parameterized1' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3435]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_dest_region_slr__parameterized1' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3031]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_multi_slr__parameterized1' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2194]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_multi_slr__parameterized2' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2194]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_source_region_slr__parameterized2' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2847]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_source_region_slr__parameterized2' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2847]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_middle_region_slr__parameterized2' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2706]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_middle_region_slr__parameterized2' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2706]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_dest_region_slr__parameterized2' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3031]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_reg_srl_fifo__parameterized2' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3435]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_reg_srl_fifo__parameterized2' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3435]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_dest_region_slr__parameterized2' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3031]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_multi_slr__parameterized2' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2194]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_slice0_1_0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/synth/bd_85ad_slice0_1_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element common.areset_dly_reg was removed.  [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3183]
WARNING: [Synth 8-6014] Unused sequential element common.areset_dly_reg was removed.  [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3183]
WARNING: [Synth 8-6014] Unused sequential element common.areset_dly_reg was removed.  [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2953]
WARNING: [Synth 8-6014] Unused sequential element common.areset_dly_reg was removed.  [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2953]
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_29_dest_region_slr__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_29_source_region_slr__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_29_dest_region_slr is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_29_source_region_slr is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_29_dest_region_slr__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_29_source_region_slr__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_29_dest_region_slr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_29_source_region_slr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3243.297 ; gain = 488.680 ; free physical = 4427 ; free virtual = 92570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3258.141 ; gain = 503.523 ; free physical = 4419 ; free virtual = 92562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3258.141 ; gain = 503.523 ; free physical = 4418 ; free virtual = 92561
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3272.078 ; gain = 0.000 ; free physical = 4155 ; free virtual = 92297
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_ooc.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_85ad_slice0_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_85ad_slice0_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3370.770 ; gain = 0.000 ; free physical = 2208 ; free virtual = 90356
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3373.738 ; gain = 2.934 ; free physical = 2202 ; free virtual = 90349
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3373.738 ; gain = 619.121 ; free physical = 1608 ; free virtual = 89756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3373.738 ; gain = 619.121 ; free physical = 1608 ; free virtual = 89756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3373.738 ; gain = 619.121 ; free physical = 1608 ; free virtual = 89756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3373.738 ; gain = 619.121 ; free physical = 1535 ; free virtual = 89684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 5     
+---Registers : 
	              290 Bit    Registers := 17    
	              260 Bit    Registers := 17    
	               57 Bit    Registers := 34    
	               16 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 17    
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input  290 Bit        Muxes := 1     
	   2 Input  260 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 5     
	   8 Input    2 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 15    
	  10 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (aw15.aw_multi/triple_slr.fwd.slr_master/common.pipe[4].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (aw15.aw_multi/triple_slr.fwd.slr_middle/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (aw15.aw_multi/triple_slr.fwd.slr_middle/common.pipe[5].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (aw15.aw_multi/triple_slr.fwd.slr_slave/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w15.w_multi/triple_slr.fwd.slr_master/common.pipe[4].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w15.w_multi/triple_slr.fwd.slr_middle/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w15.w_multi/triple_slr.fwd.slr_middle/common.pipe[5].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w15.w_multi/triple_slr.fwd.slr_slave/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (b15.b_multi/triple_slr.resp.slr_slave/common.pipe[4].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (b15.b_multi/triple_slr.resp.slr_middle/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (b15.b_multi/triple_slr.resp.slr_middle/common.pipe[5].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (b15.b_multi/triple_slr.resp.slr_master/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (ar15.ar_multi/triple_slr.fwd.slr_master/common.pipe[4].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (ar15.ar_multi/triple_slr.fwd.slr_middle/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (ar15.ar_multi/triple_slr.fwd.slr_middle/common.pipe[5].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (ar15.ar_multi/triple_slr.fwd.slr_slave/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (r15.r_multi/triple_slr.resp.slr_slave/common.pipe[4].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (r15.r_multi/triple_slr.resp.slr_middle/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (r15.r_multi/triple_slr.resp.slr_middle/common.pipe[5].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (r15.r_multi/triple_slr.resp.slr_master/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_29_axi_register_slice.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3373.738 ; gain = 619.121 ; free physical = 1388 ; free virtual = 89538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3692.191 ; gain = 937.574 ; free physical = 607 ; free virtual = 88635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 3776.785 ; gain = 1022.168 ; free physical = 717 ; free virtual = 88732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3776.785 ; gain = 1022.168 ; free physical = 684 ; free virtual = 88699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3776.785 ; gain = 1022.168 ; free physical = 760 ; free virtual = 88773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3776.785 ; gain = 1022.168 ; free physical = 759 ; free virtual = 88772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3776.785 ; gain = 1022.168 ; free physical = 690 ; free virtual = 88704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3776.785 ; gain = 1022.168 ; free physical = 690 ; free virtual = 88704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3776.785 ; gain = 1022.168 ; free physical = 640 ; free virtual = 88654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3776.785 ; gain = 1022.168 ; free physical = 639 ; free virtual = 88653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 64     | 1          | 0      | 2       | 1      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    13|
|2     |LUT2    |    15|
|3     |LUT4    |   676|
|4     |LUT5    |    22|
|5     |LUT6    |    52|
|6     |MUXF7   |   667|
|7     |SRLC32E |  1334|
|8     |FDCE    |    95|
|9     |FDRE    | 11494|
|10    |FDSE    |   125|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3776.785 ; gain = 1022.168 ; free physical = 637 ; free virtual = 88651
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3776.785 ; gain = 906.570 ; free physical = 637 ; free virtual = 88651
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3776.793 ; gain = 1022.168 ; free physical = 637 ; free virtual = 88651
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3776.793 ; gain = 0.000 ; free physical = 887 ; free virtual = 88901
INFO: [Netlist 29-17] Analyzing 667 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3819.137 ; gain = 0.000 ; free physical = 802 ; free virtual = 88817
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3c90e0f
INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 3819.172 ; gain = 2418.242 ; free physical = 791 ; free virtual = 88809
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3230.128; main = 2946.252; forked = 323.535
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4765.074; main = 3819.141; forked = 988.285
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3819.172 ; gain = 0.000 ; free physical = 779 ; free virtual = 88812
INFO: [Common 17-1381] The checkpoint '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_85ad_slice0_1_0, cache-ID = 18a354883997da75
INFO: [Coretcl 2-1174] Renamed 693 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3819.172 ; gain = 0.000 ; free physical = 3702 ; free virtual = 91762
INFO: [Common 17-1381] The checkpoint '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_85ad_slice0_1_0_utilization_synth.rpt -pb bd_85ad_slice0_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  3 09:54:23 2025...
