#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001ead3a6c290 .scope module, "instruction_decoder" "instruction_decoder" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instr";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 4 "reg1";
    .port_info 3 /OUTPUT 4 "reg2";
    .port_info 4 /OUTPUT 4 "imm";
v000001ead3a68670_0 .net "imm", 3 0, L_000001ead3ac90b0;  1 drivers
o000001ead3a6ed78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001ead3a68170_0 .net "instr", 15 0, o000001ead3a6ed78;  0 drivers
v000001ead3a68b70_0 .net "opcode", 3 0, L_000001ead3ac9970;  1 drivers
v000001ead3a69610_0 .net "reg1", 3 0, L_000001ead3ac91f0;  1 drivers
v000001ead3a69890_0 .net "reg2", 3 0, L_000001ead3ac9330;  1 drivers
L_000001ead3ac9970 .part o000001ead3a6ed78, 12, 4;
L_000001ead3ac91f0 .part o000001ead3a6ed78, 8, 4;
L_000001ead3ac9330 .part o000001ead3a6ed78, 4, 4;
L_000001ead3ac90b0 .part o000001ead3a6ed78, 0, 4;
S_000001ead3a6c420 .scope module, "tb_cpu" "tb_cpu" 3 3;
 .timescale -9 -12;
v000001ead3ac81b0_0 .var "clk", 0 0;
v000001ead3ac9830_0 .var "reset", 0 0;
S_000001ead3a55b90 .scope module, "cpu_inst" "cpu" 3 7, 4 1 0, S_000001ead3a6c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001ead3ac9bf0_0 .net *"_ivl_10", 0 0, L_000001ead3ac7f30;  1 drivers
L_000001ead3b10088 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001ead3ac87f0_0 .net/2u *"_ivl_8", 3 0, L_000001ead3b10088;  1 drivers
v000001ead3ac9ab0_0 .net "alu_enable", 0 0, v000001ead3a68210_0;  1 drivers
v000001ead3ac9150_0 .net "alu_result", 7 0, v000001ead3a68350_0;  1 drivers
v000001ead3ac9290_0 .net "clk", 0 0, v000001ead3ac81b0_0;  1 drivers
v000001ead3ac8ed0_0 .net "crypto_out", 7 0, L_000001ead3a58270;  1 drivers
v000001ead3ac8430_0 .net "data_out", 7 0, v000001ead3a69b10_0;  1 drivers
v000001ead3ac8110_0 .net "halt", 0 0, v000001ead3a69930_0;  1 drivers
v000001ead3ac8f70_0 .net "instruction", 15 0, v000001ead3a68850_0;  1 drivers
v000001ead3ac9c90_0 .net "mem_read", 0 0, v000001ead3a68c10_0;  1 drivers
v000001ead3ac98d0_0 .net "mem_write", 0 0, v000001ead3a69390_0;  1 drivers
v000001ead3ac9510_0 .net "opcode", 3 0, L_000001ead3ac8890;  1 drivers
v000001ead3ac9790_0 .net "pc", 7 0, v000001ead3a68cb0_0;  1 drivers
v000001ead3ac9650_0 .net "pc_enable", 0 0, v000001ead3a68ad0_0;  1 drivers
v000001ead3ac8570_0 .net "rd", 3 0, L_000001ead3ac9b50;  1 drivers
v000001ead3ac8610_0 .net "reg_rs1", 7 0, v000001ead3a691b0_0;  1 drivers
v000001ead3ac9d30_0 .net "reg_rs2", 7 0, v000001ead3a69d90_0;  1 drivers
v000001ead3ac86b0_0 .net "reg_write", 0 0, v000001ead3a68490_0;  1 drivers
v000001ead3ac8750_0 .net "reg_write_data", 7 0, L_000001ead3ac8930;  1 drivers
v000001ead3ac93d0_0 .net "reset", 0 0, v000001ead3ac9830_0;  1 drivers
v000001ead3ac95b0_0 .net "rs1", 3 0, L_000001ead3ac7e90;  1 drivers
v000001ead3ac9010_0 .net "rs2", 3 0, L_000001ead3ac8d90;  1 drivers
v000001ead3ac9a10_0 .net "selected_alu_result", 7 0, L_000001ead3ac7fd0;  1 drivers
v000001ead3ac96f0_0 .net "state", 2 0, v000001ead3a685d0_0;  1 drivers
L_000001ead3ac8890 .part v000001ead3a68850_0, 12, 4;
L_000001ead3ac9b50 .part v000001ead3a68850_0, 8, 4;
L_000001ead3ac7e90 .part v000001ead3a68850_0, 4, 4;
L_000001ead3ac8d90 .part v000001ead3a68850_0, 0, 4;
L_000001ead3ac7f30 .cmp/eq 4, L_000001ead3ac8890, L_000001ead3b10088;
L_000001ead3ac7fd0 .functor MUXZ 8, v000001ead3a68350_0, L_000001ead3a58270, L_000001ead3ac7f30, C4<>;
L_000001ead3ac8930 .functor MUXZ 8, L_000001ead3ac7fd0, v000001ead3a69b10_0, v000001ead3a68c10_0, C4<>;
S_000001ead3a55d20 .scope module, "alu_inst" "alu" 4 66, 5 1 0, S_000001ead3a55b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /OUTPUT 8 "result";
v000001ead3a69110_0 .net "a", 7 0, v000001ead3a691b0_0;  alias, 1 drivers
v000001ead3a692f0_0 .net "b", 7 0, v000001ead3a69d90_0;  alias, 1 drivers
v000001ead3a68710_0 .net "enable", 0 0, v000001ead3a68210_0;  alias, 1 drivers
v000001ead3a68f30_0 .net "opcode", 3 0, L_000001ead3ac8890;  alias, 1 drivers
v000001ead3a68350_0 .var "result", 7 0;
E_000001ead3a305d0 .event edge, v000001ead3a68710_0, v000001ead3a68f30_0, v000001ead3a69110_0, v000001ead3a692f0_0;
S_000001ead3a55eb0 .scope module, "cu_inst" "control_unit" 4 35, 6 1 0, S_000001ead3a55b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "alu_enable";
    .port_info 7 /OUTPUT 1 "pc_enable";
    .port_info 8 /OUTPUT 1 "halt";
    .port_info 9 /OUTPUT 3 "state";
P_000001ead3a54f30 .param/l "S_DECODE" 1 6 16, C4<001>;
P_000001ead3a54f68 .param/l "S_EXECUTE" 1 6 17, C4<010>;
P_000001ead3a54fa0 .param/l "S_FETCH" 1 6 15, C4<000>;
P_000001ead3a54fd8 .param/l "S_HALT" 1 6 20, C4<101>;
P_000001ead3a55010 .param/l "S_MEM" 1 6 18, C4<011>;
P_000001ead3a55048 .param/l "S_WRITEBACK" 1 6 19, C4<100>;
v000001ead3a68210_0 .var "alu_enable", 0 0;
v000001ead3a69e30_0 .net "clk", 0 0, v000001ead3ac81b0_0;  alias, 1 drivers
v000001ead3a69930_0 .var "halt", 0 0;
v000001ead3a68c10_0 .var "mem_read", 0 0;
v000001ead3a69390_0 .var "mem_write", 0 0;
v000001ead3a687b0_0 .var "next_alu_enable", 0 0;
v000001ead3a69430_0 .var "next_halt", 0 0;
v000001ead3a68e90_0 .var "next_mem_read", 0 0;
v000001ead3a69bb0_0 .var "next_mem_write", 0 0;
v000001ead3a682b0_0 .var "next_pc_enable", 0 0;
v000001ead3a683f0_0 .var "next_reg_write", 0 0;
v000001ead3a69c50_0 .var "next_state", 2 0;
v000001ead3a694d0_0 .net "opcode", 3 0, L_000001ead3ac8890;  alias, 1 drivers
v000001ead3a68ad0_0 .var "pc_enable", 0 0;
v000001ead3a68490_0 .var "reg_write", 0 0;
v000001ead3a68530_0 .net "reset", 0 0, v000001ead3ac9830_0;  alias, 1 drivers
v000001ead3a685d0_0 .var "state", 2 0;
E_000001ead3a30490/0 .event edge, v000001ead3a685d0_0, v000001ead3a68f30_0, v000001ead3a69c50_0, v000001ead3a68e90_0;
E_000001ead3a30490/1 .event edge, v000001ead3a69bb0_0, v000001ead3a687b0_0, v000001ead3a682b0_0, v000001ead3a69430_0;
E_000001ead3a30490/2 .event edge, v000001ead3a683f0_0;
E_000001ead3a30490 .event/or E_000001ead3a30490/0, E_000001ead3a30490/1, E_000001ead3a30490/2;
E_000001ead3a30690 .event posedge, v000001ead3a68530_0, v000001ead3a69e30_0;
S_000001ead3a551a0 .scope module, "data_mem_inst" "data_mem" 4 86, 7 1 0, S_000001ead3a55b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /OUTPUT 8 "read_data";
v000001ead3a69250_0 .net "address", 7 0, L_000001ead3ac7fd0;  alias, 1 drivers
v000001ead3a68fd0_0 .net "clk", 0 0, v000001ead3ac81b0_0;  alias, 1 drivers
v000001ead3a69570 .array "mem", 255 0, 7 0;
v000001ead3a696b0_0 .net "mem_read", 0 0, v000001ead3a68c10_0;  alias, 1 drivers
v000001ead3a69070_0 .net "mem_write", 0 0, v000001ead3a69390_0;  alias, 1 drivers
v000001ead3a69b10_0 .var "read_data", 7 0;
v000001ead3a697f0_0 .net "write_data", 7 0, v000001ead3a69d90_0;  alias, 1 drivers
E_000001ead3a30e50 .event posedge, v000001ead3a69e30_0;
S_000001ead3a517b0 .scope module, "instr_mem_inst" "instr_mem" 4 18, 8 1 0, S_000001ead3a55b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 16 "instruction";
v000001ead3a69750_0 .net "address", 7 0, v000001ead3a68cb0_0;  alias, 1 drivers
v000001ead3a68850_0 .var "instruction", 15 0;
E_000001ead3a30890 .event edge, v000001ead3a69750_0;
S_000001ead3a51940 .scope module, "pc_inst" "pc" 4 9, 9 1 0, S_000001ead3a55b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /OUTPUT 8 "pc";
v000001ead3a69cf0_0 .net "clk", 0 0, v000001ead3ac81b0_0;  alias, 1 drivers
v000001ead3a68cb0_0 .var "pc", 7 0;
v000001ead3a688f0_0 .net "pc_enable", 0 0, v000001ead3a68ad0_0;  alias, 1 drivers
v000001ead3a68d50_0 .net "reset", 0 0, v000001ead3ac9830_0;  alias, 1 drivers
S_000001ead3a51ad0 .scope module, "regfile_inst" "regfile" 4 52, 10 1 0, S_000001ead3a55b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 4 "rs2";
    .port_info 5 /INPUT 4 "rd";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "out_rs1";
    .port_info 8 /OUTPUT 8 "out_rs2";
v000001ead3a699d0_0 .net "clk", 0 0, v000001ead3ac81b0_0;  alias, 1 drivers
v000001ead3a68df0_0 .var/i "i", 31 0;
v000001ead3a691b0_0 .var "out_rs1", 7 0;
v000001ead3a69d90_0 .var "out_rs2", 7 0;
v000001ead3a69ed0_0 .net "rd", 3 0, L_000001ead3ac9b50;  alias, 1 drivers
v000001ead3a68030_0 .net "reg_write", 0 0, v000001ead3a68490_0;  alias, 1 drivers
v000001ead3a680d0 .array "regs", 15 0, 7 0;
v000001ead3b09110_0 .net "reset", 0 0, v000001ead3ac9830_0;  alias, 1 drivers
v000001ead3b09430_0 .net "rs1", 3 0, L_000001ead3ac7e90;  alias, 1 drivers
v000001ead3b092f0_0 .net "rs2", 3 0, L_000001ead3ac8d90;  alias, 1 drivers
v000001ead3b097f0_0 .net "write_data", 7 0, L_000001ead3ac8930;  alias, 1 drivers
v000001ead3a680d0_0 .array/port v000001ead3a680d0, 0;
v000001ead3a680d0_1 .array/port v000001ead3a680d0, 1;
v000001ead3a680d0_2 .array/port v000001ead3a680d0, 2;
E_000001ead3a30a90/0 .event edge, v000001ead3b09430_0, v000001ead3a680d0_0, v000001ead3a680d0_1, v000001ead3a680d0_2;
v000001ead3a680d0_3 .array/port v000001ead3a680d0, 3;
v000001ead3a680d0_4 .array/port v000001ead3a680d0, 4;
v000001ead3a680d0_5 .array/port v000001ead3a680d0, 5;
v000001ead3a680d0_6 .array/port v000001ead3a680d0, 6;
E_000001ead3a30a90/1 .event edge, v000001ead3a680d0_3, v000001ead3a680d0_4, v000001ead3a680d0_5, v000001ead3a680d0_6;
v000001ead3a680d0_7 .array/port v000001ead3a680d0, 7;
v000001ead3a680d0_8 .array/port v000001ead3a680d0, 8;
v000001ead3a680d0_9 .array/port v000001ead3a680d0, 9;
v000001ead3a680d0_10 .array/port v000001ead3a680d0, 10;
E_000001ead3a30a90/2 .event edge, v000001ead3a680d0_7, v000001ead3a680d0_8, v000001ead3a680d0_9, v000001ead3a680d0_10;
v000001ead3a680d0_11 .array/port v000001ead3a680d0, 11;
v000001ead3a680d0_12 .array/port v000001ead3a680d0, 12;
v000001ead3a680d0_13 .array/port v000001ead3a680d0, 13;
v000001ead3a680d0_14 .array/port v000001ead3a680d0, 14;
E_000001ead3a30a90/3 .event edge, v000001ead3a680d0_11, v000001ead3a680d0_12, v000001ead3a680d0_13, v000001ead3a680d0_14;
v000001ead3a680d0_15 .array/port v000001ead3a680d0, 15;
E_000001ead3a30a90/4 .event edge, v000001ead3a680d0_15, v000001ead3b092f0_0;
E_000001ead3a30a90 .event/or E_000001ead3a30a90/0, E_000001ead3a30a90/1, E_000001ead3a30a90/2, E_000001ead3a30a90/3, E_000001ead3a30a90/4;
S_000001ead3a5d230 .scope module, "xor_inst" "xor_enc" 4 75, 11 1 0, S_000001ead3a55b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 8 "key";
    .port_info 2 /OUTPUT 8 "data_out";
L_000001ead3a58270 .functor XOR 8, v000001ead3a691b0_0, v000001ead3a69d90_0, C4<00000000>, C4<00000000>;
v000001ead3ac84d0_0 .net "data_in", 7 0, v000001ead3a691b0_0;  alias, 1 drivers
v000001ead3ac9470_0 .net "data_out", 7 0, L_000001ead3a58270;  alias, 1 drivers
v000001ead3ac8390_0 .net "key", 7 0, v000001ead3a69d90_0;  alias, 1 drivers
    .scope S_000001ead3a51940;
T_0 ;
    %wait E_000001ead3a30690;
    %load/vec4 v000001ead3a68d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ead3a68cb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ead3a688f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ead3a68cb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ead3a68cb0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ead3a517b0;
T_1 ;
    %wait E_000001ead3a30890;
    %load/vec4 v000001ead3a69750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v000001ead3a68850_0, 0, 16;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 33059, 0, 16;
    %store/vec4 v000001ead3a68850_0, 0, 16;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ead3a68850_0, 0, 16;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ead3a68850_0, 0, 16;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v000001ead3a68850_0, 0, 16;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ead3a55eb0;
T_2 ;
    %wait E_000001ead3a30690;
    %load/vec4 v000001ead3a68530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ead3a685d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ead3a69c50_0;
    %assign/vec4 v000001ead3a685d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ead3a55eb0;
T_3 ;
    %wait E_000001ead3a30490;
    %load/vec4 v000001ead3a685d0_0;
    %store/vec4 v000001ead3a69c50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead3a68e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead3a69bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead3a687b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead3a682b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead3a69430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead3a683f0_0, 0, 1;
    %load/vec4 v000001ead3a685d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ead3a69c50_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ead3a69c50_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ead3a69c50_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead3a687b0_0, 0, 1;
    %load/vec4 v000001ead3a694d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ead3a69c50_0, 0, 3;
    %jmp T_3.12;
T_3.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ead3a69c50_0, 0, 3;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ead3a69c50_0, 0, 3;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ead3a69c50_0, 0, 3;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %load/vec4 v000001ead3a69c50_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead3a683f0_0, 0, 1;
T_3.13 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v000001ead3a694d0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_3.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead3a68e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead3a683f0_0, 0, 1;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v000001ead3a694d0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_3.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead3a69bb0_0, 0, 1;
T_3.17 ;
T_3.16 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ead3a69c50_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead3a682b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ead3a69c50_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead3a69430_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ead3a69c50_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v000001ead3a68e90_0;
    %store/vec4 v000001ead3a68c10_0, 0, 1;
    %load/vec4 v000001ead3a69bb0_0;
    %store/vec4 v000001ead3a69390_0, 0, 1;
    %load/vec4 v000001ead3a687b0_0;
    %store/vec4 v000001ead3a68210_0, 0, 1;
    %load/vec4 v000001ead3a682b0_0;
    %store/vec4 v000001ead3a68ad0_0, 0, 1;
    %load/vec4 v000001ead3a69430_0;
    %store/vec4 v000001ead3a69930_0, 0, 1;
    %load/vec4 v000001ead3a683f0_0;
    %store/vec4 v000001ead3a68490_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ead3a51ad0;
T_4 ;
    %wait E_000001ead3a30690;
    %load/vec4 v000001ead3b09110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ead3a68df0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ead3a68df0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001ead3a68df0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ead3a680d0, 0, 4;
    %load/vec4 v000001ead3a68df0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ead3a68df0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ead3a680d0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ead3a680d0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ead3a68030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ead3b097f0_0;
    %load/vec4 v000001ead3a69ed0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ead3a680d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ead3a51ad0;
T_5 ;
    %wait E_000001ead3a30a90;
    %load/vec4 v000001ead3b09430_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001ead3a680d0, 4;
    %store/vec4 v000001ead3a691b0_0, 0, 8;
    %load/vec4 v000001ead3b092f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001ead3a680d0, 4;
    %store/vec4 v000001ead3a69d90_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ead3a55d20;
T_6 ;
    %wait E_000001ead3a305d0;
    %load/vec4 v000001ead3a68710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ead3a68350_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001ead3a68f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ead3a68350_0, 0, 8;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000001ead3a69110_0;
    %load/vec4 v000001ead3a692f0_0;
    %add;
    %store/vec4 v000001ead3a68350_0, 0, 8;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000001ead3a69110_0;
    %load/vec4 v000001ead3a692f0_0;
    %sub;
    %store/vec4 v000001ead3a68350_0, 0, 8;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000001ead3a69110_0;
    %load/vec4 v000001ead3a692f0_0;
    %xor;
    %store/vec4 v000001ead3a68350_0, 0, 8;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000001ead3a692f0_0;
    %store/vec4 v000001ead3a68350_0, 0, 8;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ead3a551a0;
T_7 ;
    %wait E_000001ead3a30e50;
    %load/vec4 v000001ead3a69070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ead3a697f0_0;
    %load/vec4 v000001ead3a69250_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ead3a69570, 0, 4;
T_7.0 ;
    %load/vec4 v000001ead3a696b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ead3a69250_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ead3a69570, 4;
    %assign/vec4 v000001ead3a69b10_0, 0;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ead3a6c420;
T_8 ;
    %vpi_call 3 13 "$monitor", "t=%0dns | clk=%b | PC=%0d | state=%0d | opcode=%0h | rd=%0d | rs1=%0h | rs2=%0h | reg_write=%b | alu_out=%0h | crypto=%0h | write_data=%0h", $time, v000001ead3ac81b0_0, v000001ead3a68cb0_0, v000001ead3a685d0_0, &PV<v000001ead3a68850_0, 12, 4>, &PV<v000001ead3a68850_0, 8, 4>, v000001ead3ac8610_0, v000001ead3ac9d30_0, v000001ead3a68490_0, v000001ead3ac9150_0, v000001ead3ac8ed0_0, v000001ead3ac8750_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001ead3a6c420;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead3ac81b0_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v000001ead3ac81b0_0;
    %inv;
    %store/vec4 v000001ead3ac81b0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001ead3a6c420;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead3ac9830_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead3ac9830_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 3 41 "$display", "Reg[2] (plaintext) = 0x%02h", &A<v000001ead3a680d0, 2> {0 0 0};
    %vpi_call 3 42 "$display", "Reg[3] (key)       = 0x%02h", &A<v000001ead3a680d0, 3> {0 0 0};
    %vpi_call 3 43 "$display", "Reg[1] (cipher)    = 0x%02h", &A<v000001ead3a680d0, 1> {0 0 0};
    %vpi_call 3 45 "$display", "plaintext char = %c, key = 0x%02h, cipher char = %c", &A<v000001ead3a680d0, 2>, &A<v000001ead3a680d0, 3>, &A<v000001ead3a680d0, 1> {0 0 0};
    %vpi_call 3 50 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "src/instruction_decoder.v";
    "tests/tb_cpu.v";
    "src/cpu.v";
    "src/alu.v";
    "src/control_unit.v";
    "src/memory/data_mem.v";
    "src/memory/instr_mem.v";
    "src/pc.v";
    "src/regfile.v";
    "src/encryption/xor_enc.v";
