# Reading pref.tcl
# do ProyectoFinal_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# Copying C:/MisAppsInstaladas/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:09 on Jun 11,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 19:47:11 on Jun 11,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:12 on Jun 11,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 19:47:12 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:13 on Jun 11,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 19:47:14 on Jun 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:14 on Jun 11,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 19:47:17 on Jun 11,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:18 on Jun 11,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 19:47:20 on Jun 11,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_ver".
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_ver {c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:20 on Jun 11,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 19:47:26 on Jun 11,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 10
# vlog -vlog01compat -work cyclonev_ver {c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:27 on Jun 11,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 19:47:30 on Jun 11,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_ver {c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:30 on Jun 11,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.v 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 19:47:32 on Jun 11,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_hssi_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_hssi_ver".
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:33 on Jun 11,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 19:47:37 on Jun 11,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:37 on Jun 11,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 19:47:38 on Jun 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_pcie_hip_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_pcie_hip_ver".
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:39 on Jun 11,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 19:47:45 on Jun 11,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 6
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:45 on Jun 11,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 19:47:45 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:46 on Jun 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/rom.v 
# -- Compiling module rom
# 
# Top level modules:
# 	rom
# End time: 19:47:46 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:46 on Jun 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram2.v 
# -- Compiling module ram2
# 
# Top level modules:
# 	ram2
# End time: 19:47:46 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:46 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 19:47:47 on Jun 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:47 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 19:47:47 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:47 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 19:47:47 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:47 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/condlogic.sv 
# -- Compiling module condlogic
# 
# Top level modules:
# 	condlogic
# End time: 19:47:47 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/condcheck.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:47 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/condcheck.sv 
# -- Compiling module condcheck
# 
# Top level modules:
# 	condcheck
# End time: 19:47:48 on Jun 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:48 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:47:48 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:48 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:47:48 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/adder_n_bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:48 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/adder_n_bit.sv 
# -- Compiling module half_adder
# -- Compiling module full_adder
# -- Compiling module adder_n_bit
# 
# Top level modules:
# 	adder_n_bit
# End time: 19:47:48 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/subtractor_n_bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:49 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/subtractor_n_bit.sv 
# -- Compiling module half_subtractor
# -- Compiling module full_subtractor
# -- Compiling module subtractor_n_bit
# 
# Top level modules:
# 	subtractor_n_bit
# End time: 19:47:49 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:49 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 19:47:49 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:49 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 19:47:49 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:49 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:47:50 on Jun 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:50 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 19:47:50 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/flopenr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:50 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/flopenr.sv 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 19:47:50 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:50 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:47:50 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/vga.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:50 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/vga.sv 
# -- Compiling module vga
# 
# Top level modules:
# 	vga
# End time: 19:47:51 on Jun 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/vgaController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:51 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/vgaController.sv 
# -- Compiling module vgaController
# 
# Top level modules:
# 	vgaController
# End time: 19:47:51 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/pll.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:51 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/pll.sv 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 19:47:51 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/videoGen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:51 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/videoGen.sv 
# -- Compiling module videoGen
# 
# Top level modules:
# 	videoGen
# End time: 19:47:51 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/segmentOutput.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:51 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/segmentOutput.sv 
# -- Compiling module segmentOutput
# 
# Top level modules:
# 	segmentOutput
# End time: 19:47:52 on Jun 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/chargenrom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:52 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/chargenrom.sv 
# -- Compiling module chargenrom
# 
# Top level modules:
# 	chargenrom
# End time: 19:47:52 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal {C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:52 on Jun 11,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal" C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 19:47:52 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 19:47:53 on Jun 11,2024
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.segmentOutput
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder_n_bit
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.subtractor_n_bit
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading work.vga
# Loading work.pll
# Loading work.vgaController
# Loading work.videoGen
# Loading work.chargenrom
# Loading work.ram2
# Loading work.full_adder
# Loading work.half_adder
# Loading work.full_subtractor
# Loading work.half_subtractor
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pcadd1'.  Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/arm_inst/dp/pcadd1 File: C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv Line: 22
# ** Warning: (vsim-3722) C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv(22): [TFMPC] - Missing connection for port 'cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pcadd2'.  Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/arm_inst/dp/pcadd2 File: C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv Line: 23
# ** Warning: (vsim-3722) C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv(23): [TFMPC] - Missing connection for port 'cout'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'address'. The port definition is at: C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/vga.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/vga File: C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data'. The port definition is at: C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/vga.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/vga File: C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv Line: 74
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'videoGen_inst'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/vga/videoGen_inst File: C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/vga.sv Line: 23
# ** Warning: (vsim-3722) C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/vga.sv(23): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (32) for port 'address_a'. The port definition is at: C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram2.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/ram_inst File: C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'address_b'. The port definition is at: C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram2.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/ram_inst File: C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'q_b'. The port definition is at: C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram2.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/ram_inst File: C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv Line: 89
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: alero  Hostname: ALE_XPS  ProcessID: 4244
#           Attempting to use alternate WLF file "./wlft5qnqy3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5qnqy3
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "charrom.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/chargenrom.sv(21)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/vga/videoGen_inst/char_gen_rom
# Time:                55000 | PC: 00000004 | Instr: e3a02000 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:                65000 | PC: 00000008 | Instr: e3a02000 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          3 | Segments: 0110000 | VGA Address: 0
# Time:                75000 | PC: 0000000c | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:                85000 | PC: 00000010 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:                95000 | PC: 00000014 | Instr: e5d39000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               105000 | PC: 00000018 | Instr: e3a00002 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               115000 | PC: 0000001c | Instr: e3a010ff | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:         36 | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               125000 | PC: 00000020 | Instr: e3a0b000 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               135000 | PC: 00000024 | Instr: e1500001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               145000 | PC: 00000028 | Instr: aa000048 | MemWrite: 0 |
#  ALUResult: 00000150 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               155000 | PC: 00000XXX | Instr: e5d04000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               165000 | PC: 00000004 | Instr: e3540020 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData: 1684107369 | Segments: 0110000 | VGA Address: 0
# Time:               175000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               185000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               195000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               205000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               215000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               225000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               235000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               245000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               255000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               265000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               275000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               285000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               295000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               305000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               315000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               325000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               335000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               345000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               355000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               365000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               375000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               385000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               395000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               405000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               415000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               425000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               435000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               445000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               455000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               465000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               475000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               485000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               495000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               505000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               515000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               525000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               535000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               545000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               555000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               565000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               575000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               585000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               595000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               605000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:               615000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               625000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:               635000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:               645000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               655000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               665000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:               675000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               685000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               695000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:               705000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               715000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               725000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:               735000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               745000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               755000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:               765000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               775000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               785000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:               795000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               805000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               815000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:               825000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               835000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               845000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:               855000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               865000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               875000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:               885000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               895000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               905000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:               915000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               925000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               935000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:               945000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               955000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               965000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:               975000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               985000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:               995000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              1005000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1015000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1025000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              1035000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1045000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1055000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              1065000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1075000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1085000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              1095000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1105000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1115000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              1125000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1135000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1145000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              1155000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1165000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1175000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              1185000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1195000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1205000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              1215000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1225000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1235000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              1245000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1255000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1265000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              1275000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1285000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1295000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1305000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1315000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1325000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1335000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1345000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1355000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1365000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1375000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1385000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1395000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1405000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1415000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1425000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1435000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1445000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1455000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1465000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1475000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1485000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1495000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1505000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1515000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1525000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1535000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1545000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1555000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1565000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1575000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1585000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1595000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1605000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1615000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1625000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1635000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1645000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1655000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1665000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1675000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1685000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1695000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1705000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1715000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1725000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1735000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1745000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1755000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1765000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1775000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1785000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1795000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1805000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1815000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1825000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1835000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1845000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1855000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1865000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1875000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1885000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1895000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              1905000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              1915000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1925000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              1935000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1945000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1955000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              1965000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1975000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              1985000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              1995000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2005000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2015000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2025000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2035000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2045000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2055000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2065000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2075000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2085000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2095000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2105000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2115000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2125000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2135000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2145000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2155000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2165000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2175000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2185000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2195000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2205000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2215000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2225000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2235000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2245000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2255000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2265000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2275000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2285000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2295000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2305000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2315000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2325000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2335000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2345000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2355000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2365000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2375000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2385000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2395000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2405000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2415000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2425000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2435000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2445000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2455000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2465000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2475000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2485000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2495000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2505000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2515000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2525000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              2535000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2545000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              2555000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2565000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2575000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2585000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2595000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2605000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2615000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2625000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2635000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2645000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2655000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2665000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2675000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2685000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2695000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2705000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2715000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2725000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2735000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2745000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2755000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2765000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2775000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2785000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2795000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2805000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2815000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2825000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2835000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2845000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2855000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2865000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2875000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2885000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2895000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2905000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2915000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2925000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2935000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2945000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2955000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2965000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2975000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              2985000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              2995000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3005000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              3015000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3025000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3035000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              3045000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3055000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3065000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              3075000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3085000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3095000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              3105000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3115000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3125000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              3135000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3145000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3155000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              3165000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3175000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3185000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              3195000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3205000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3215000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3225000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3235000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3245000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3255000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3265000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3275000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3285000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3295000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3305000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3315000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3325000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3335000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3345000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3355000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3365000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3375000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3385000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3395000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3405000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3415000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3425000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3435000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3445000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3455000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3465000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3475000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3485000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3495000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3505000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3515000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3525000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3535000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3545000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3555000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3565000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3575000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3585000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3595000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3605000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3615000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3625000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3635000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3645000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3655000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3665000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3675000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3685000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3695000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3705000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3715000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3725000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3735000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3745000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3755000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3765000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3775000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3785000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3795000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3805000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3815000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 1
# Time:              3825000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 1
# Time:              3835000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3845000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              3855000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3865000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3875000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              3885000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3895000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3905000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              3915000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3925000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3935000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              3945000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3955000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3965000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# Time:              3975000 | PC: 00000004 | Instr: e5d25000 | MemWrite: 0 |
#  ALUResult: 00000000 | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3985000 | PC: 00000008 | Instr: xxxxxxxx | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:          x | Segments: 0110000 | VGA Address: 0
# Time:              3995000 | PC: xxxxxxxx | Instr: e3a03001 | MemWrite: 0 |
#  ALUResult: xxxxxxxx | WriteData:          x | ReadData:  704643072 | Segments: 0110000 | VGA Address: 0
# ** Note: $finish    : C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top_tb.sv(74)
#    Time: 4 us  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top_tb.sv line 74
# A time value could not be extracted from the current line
# End time: 19:57:27 on Jun 11,2024, Elapsed time: 0:09:34
# Errors: 0, Warnings: 14
