

---

# Day 4: Gate Level Simulation (GLS), Blocking vs Non-Blocking, and Synthesis Mismatch

---

## ðŸ“Œ Introduction

In digital design, after writing and verifying the RTL with **RTL simulations**, the next step is **synthesis**.
Synthesis generates a **netlist**, which is a gate-level representation of the design using the **standard cell library**.

To validate the correctness of this netlist, we use **Gate Level Simulation (GLS)**. Unlike RTL simulation, GLS runs the **same testbench** but with the **synthesized netlist as the DUT (Design Under Test)**.

---

## ðŸ”¹ Blocking vs Non-Blocking Assignments

### ðŸ”¸ Blocking Assignment (`=`)

* Executes **sequentially**, in the order written.
* Each assignment must finish before the next begins.
* Often used in **combinational logic**.

### ðŸ”¸ Non-Blocking Assignment (`<=`)

* Executes **in parallel**, with updates scheduled at the end of the simulation timestep.
* Typically used in **sequential logic** (e.g., inside clocked always blocks).

---

## ðŸ”¹ What is Gate Level Simulation (GLS)?

* GLS = **Simulation of the synthesized netlist** using the same testbench as RTL.
* Netlist functionality should be identical to RTL (if coded correctly).
* Unlike RTL simulation, GLS incorporates **cell delays** and verifies **timing correctness**.

---

## ðŸ”¹ Why Do We Need GLS?

1. âœ… To **verify logical correctness** of the design after synthesis.
2. âœ… To check that the **timing requirements are met**.
3. âœ… To identify **synthesis vs RTL mismatches**.
4. âœ… To validate the **functionality of the netlist**.
5. âœ… To debug issues related to **blocking vs non-blocking assignments**.

---

## ðŸ”¹ Delay Annotation in GLS

* GLS can be run in **two modes**:

  * **Functional Simulation** â†’ Zero-delay (faster, checks only logic).
  * **Timing Simulation** â†’ With delay annotation using **SDF (Standard Delay Format)** files.

* With delay annotation, GLS verifies **both logic and timing behavior**.

---

## ðŸ”¹ Why Verify Netlist Functionality?

* Ensures that the **synthesized netlist matches RTL behavior**.
* Synthesis tools may **optimize or transform logic**, which could introduce mismatches.

### âš ï¸ Common Mismatch Example:

* RTL simulation works correctly.
* After synthesis, due to **blocking assignments** or **latch inference**, the **netlist behaves differently**.

---

## ðŸ”¹ Example: Synthesis-Simulation Mismatch

### Code (Ternary Operator MUX)

```verilog
module ternary_operator_mux (input i0, input i1, input sel, output y);
  assign y = sel ? i1 : i0;
endmodule
```

###   Simulation Commands

```bash
iverilog ternary_operator_mux.v tb_ternary_operator_mux.v
./a.out
gtkwave ternary_operator_mux.vcd
```

![description](images/your_image.png)


---

### Synthesis using Yosys

```bash
yosys
read_liberty -lib ../VLSI/sky130RTLDesignAndSynthesisWorkshop/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog ternary_operator_mux.v
synth -top ternary_operator_mux

abc -liberty ../VLSI/sky130RTLDesignAndSynthesisWorkshop/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
write_verilog -noattr ternary_operator_net.v
show
exit
```

![description](images/your_image.png)


---

### â–¶ï¸ Gate Level Simulation (GLS) Commands

```bash
iverilog /home/harshini/VLSI/sky130RTLDesignAndSynthesisWorkshop/my_lib/verilog_model/primitives.v \
        /home/harshini/VLSI/sky130RTLDesignAndSynthesisWorkshop/my_lib/verilog_model/sky130_fd_sc_hd.v \
        ternary_operator_mux_net.v tb_ternary_operator_mux.v
./a.out
gtkwave tb_ternary_operator_mux.vcd
```

![description](images/your_image.png)

---
## ðŸ”¹ Example: Synthesis-Simulation Mismatch

### Code (BAD MUX)

```verilog

module bad_mux(input i0, input i1, input sel, output reg y);
always @ (sel)  # mistake 
begin
   if(sel)
       y = i1;
   else
       y = i0;
 end
endmodule  
  
```

###   Simulation Commands

```bash
iverilog ternary_operator_mux.v tb_ternary_operator_mux.v
./a.out
gtkwave ternary_operator_mux.vcd
```

![testbench rtl](images/tb_bad_mux.png)


---

### Synthesis using Yosys

```bash
yosys
read_liberty -lib ../VLSI/sky130RTLDesignAndSynthesisWorkshop/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog bad_mux.v
synth -top bad_mux

abc -liberty ../VLSI/sky130RTLDesignAndSynthesisWorkshop/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
write_verilog -noattr bad_mux.v
show
exit
```

![synthesis output](images/synth_bad_mux.png)




---

###  Gate Level Simulation (GLS) Commands

```bash
iverilog /home/harshini/VLSI/sky130RTLDesignAndSynthesisWorkshop/my_lib/verilog_model/primitives.v \
        /home/harshini/VLSI/sky130RTLDesignAndSynthesisWorkshop/my_lib/verilog_model/sky130_fd_sc_hd.v \
        bad_mux_net.v tb_bad_mux.v
./a.out
gtkwave tb_bad_mux.vcd
```

![netlist testbench](images/tb_bad_mux1.png)
 **the testbench for rtl and netlist is not same in both case**

---

## ðŸ”¹ Example: Synthesis-Simulation Mismatch by Blocking statement:
### Code (BAD MUX)

```verilog

module blocking_caveat (input a , input b , input  c, output reg d); 
reg x;
always @ (*)
begin
	d = x & c; // this will mimic a delay or flop,if i synthesis there will be no flip flop
	x = a | b;
end
endmodule
  
  
```

###   Simulation Commands

```bash
iverilog blocking_caveat.v tb_blocking_caveat.v.v
./a.out
gtkwave ternary_operator_mux.vcd
```

![testbench rtl](images/bcaveat_tb.png)


---

### Synthesis using Yosys

```bash
yosys
read_liberty -lib ../VLSI/sky130RTLDesignAndSynthesisWorkshop/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog blocking_caveat.v
synth -top blocking_caveat

abc -liberty ../VLSI/sky130RTLDesignAndSynthesisWorkshop/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
write_verilog -noattr blocking_caveat_net.v
show
exit
```

![synthesis output](images/synth_block.png)




---

###  Gate Level Simulation (GLS) Commands

```bash
iverilog /home/harshini/VLSI/sky130RTLDesignAndSynthesisWorkshop/my_lib/verilog_model/primitives.v \
        /home/harshini/VLSI/sky130RTLDesignAndSynthesisWorkshop/my_lib/verilog_model/sky130_fd_sc_hd.v \
        blocking_caveat.v tb_blocking_caveat.v
./a.out
gtkwave tb_blocking_caveat.vcd
```
![netlist testbench](images/block_tb1.png)
**the rtl testbench and netlist testbench was different because of the blocking statement assignment mistake**
