<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WDC65C02-FPGA Integration: design_with_logic_probe Entity Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WDC65C02-FPGA Integration
   </div>
   <div id="projectbrief">This project integrates a WDC65C02 with an FPGA to implement a 6502 based microcomputer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Attributes">Attributes</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">design_with_logic_probe Entity Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Inheritance diagram for design_with_logic_probe:</div>
<div class="dyncontent">
 <div class="center">
  <img src="../../da/d44/classdesign__with__logic__probe.png" usemap="#design_5Fwith_5Flogic_5Fprobe_map" alt=""/>
  <map id="design_5Fwith_5Flogic_5Fprobe_map" name="design_5Fwith_5Flogic_5Fprobe_map">
<area href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html" alt="design_with_logic_probe_WD6502_Interface_0_1" shape="rect" coords="453,168,745,192"/>
<area href="../../d3/d74/classdesign__with__logic__probe__ila__0__0.html" alt="design_with_logic_probe_ila_0_0" shape="rect" coords="755,168,1047,192"/>
<area href="../../df/d64/class_w_d6502___interface.html" alt="WD6502_Interface" shape="rect" coords="453,112,745,136"/>
<area href="../../d7/dff/class_memory_manager.html" alt="MemoryManager" shape="rect" coords="453,56,745,80"/>
<area href="../../dc/d32/class_r_a_m.html" alt="RAM" shape="rect" coords="0,0,292,24"/>
<area href="../../d6/d69/class_r_o_m.html" alt="ROM" shape="rect" coords="302,0,594,24"/>
<area href="../../d9/db3/class_p_i_o___l_e_d.html" alt="PIO_LED" shape="rect" coords="604,0,896,24"/>
<area href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html" title="Seven segment x 4 LED display driver." alt="PIO_7SEG_X_4" shape="rect" coords="906,0,1198,24"/>
<area href="../../df/de7/classdesign__with__logic__probe__wrapper.html" alt="design_with_logic_probe_wrapper" shape="rect" coords="604,280,896,304"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../df/de1/classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e.html">STRUCTURE</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a id="ae4f03c286607f3181e16b9aa12d0c6d4" name="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:afd13b50585152f6756d196bf3f1c52ac"><td class="memItemLeft" align="right" valign="top"><a id="afd13b50585152f6756d196bf3f1c52ac" name="afd13b50585152f6756d196bf3f1c52ac"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#afd13b50585152f6756d196bf3f1c52ac">UNISIM</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:aa4b2b25246a821511120e3149b003563"><td class="memItemLeft" align="right" valign="top"><a id="aa4b2b25246a821511120e3149b003563" name="aa4b2b25246a821511120e3149b003563"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:af7dabcc6b22cfac21d9188de6b952c14"><td class="memItemLeft" align="right" valign="top"><a id="af7dabcc6b22cfac21d9188de6b952c14" name="af7dabcc6b22cfac21d9188de6b952c14"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#af7dabcc6b22cfac21d9188de6b952c14">VCOMPONENTS</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a78769a38384da3af922226630da935a0"><td class="memItemLeft" align="right" valign="top"><a id="a78769a38384da3af922226630da935a0" name="a78769a38384da3af922226630da935a0"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a78769a38384da3af922226630da935a0">ADDRESS_IN</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0d7b5b5412df0bf7fcbc00468907e554"><td class="memItemLeft" align="right" valign="top"><a id="a0d7b5b5412df0bf7fcbc00468907e554" name="a0d7b5b5412df0bf7fcbc00468907e554"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a0d7b5b5412df0bf7fcbc00468907e554">CLOCK</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af112f9eef0f4c2264999f1a08796aecc"><td class="memItemLeft" align="right" valign="top"><a id="af112f9eef0f4c2264999f1a08796aecc" name="af112f9eef0f4c2264999f1a08796aecc"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#af112f9eef0f4c2264999f1a08796aecc">DATA</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">inout</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a004f7e562ac21ae44e4c3428d13493c9"><td class="memItemLeft" align="right" valign="top"><a id="a004f7e562ac21ae44e4c3428d13493c9" name="a004f7e562ac21ae44e4c3428d13493c9"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a004f7e562ac21ae44e4c3428d13493c9">IRQB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac0c2fb09a9785a67de3dd91d93b6eb4e"><td class="memItemLeft" align="right" valign="top"><a id="ac0c2fb09a9785a67de3dd91d93b6eb4e" name="ac0c2fb09a9785a67de3dd91d93b6eb4e"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#ac0c2fb09a9785a67de3dd91d93b6eb4e">LED_OUT</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acc5fee3c5c74200065a1ab0464070c13"><td class="memItemLeft" align="right" valign="top"><a id="acc5fee3c5c74200065a1ab0464070c13" name="acc5fee3c5c74200065a1ab0464070c13"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#acc5fee3c5c74200065a1ab0464070c13">NMIB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0c2db53326a90a4d2c4bc9b002319753"><td class="memItemLeft" align="right" valign="top"><a id="a0c2db53326a90a4d2c4bc9b002319753" name="a0c2db53326a90a4d2c4bc9b002319753"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a0c2db53326a90a4d2c4bc9b002319753">PHI2</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6a005bfacd0927d2c8cb3a0397f1598b"><td class="memItemLeft" align="right" valign="top"><a id="a6a005bfacd0927d2c8cb3a0397f1598b" name="a6a005bfacd0927d2c8cb3a0397f1598b"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a6a005bfacd0927d2c8cb3a0397f1598b">PIO_7SEG_COMMON</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a69c4ebe38dafc8d05cd992296b6df262"><td class="memItemLeft" align="right" valign="top"><a id="a69c4ebe38dafc8d05cd992296b6df262" name="a69c4ebe38dafc8d05cd992296b6df262"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a69c4ebe38dafc8d05cd992296b6df262">PIO_7SEG_SEGMENTS</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5ce6b511f60b31c321d1dc3b01223e65"><td class="memItemLeft" align="right" valign="top"><a id="a5ce6b511f60b31c321d1dc3b01223e65" name="a5ce6b511f60b31c321d1dc3b01223e65"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a5ce6b511f60b31c321d1dc3b01223e65">RDY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af4b2356e95398cf57ef0570c060459be"><td class="memItemLeft" align="right" valign="top"><a id="af4b2356e95398cf57ef0570c060459be" name="af4b2356e95398cf57ef0570c060459be"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#af4b2356e95398cf57ef0570c060459be">RESB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8e5a42ff38030a892958b8facfdda2b4"><td class="memItemLeft" align="right" valign="top"><a id="a8e5a42ff38030a892958b8facfdda2b4" name="a8e5a42ff38030a892958b8facfdda2b4"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a8e5a42ff38030a892958b8facfdda2b4">RWB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6508a4f849fe56e16c3c0877a6ae6281"><td class="memItemLeft" align="right" valign="top"><a id="a6508a4f849fe56e16c3c0877a6ae6281" name="a6508a4f849fe56e16c3c0877a6ae6281"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a6508a4f849fe56e16c3c0877a6ae6281">Reset</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af5335861a1c2442896f36b7819e968df"><td class="memItemLeft" align="right" valign="top"><a id="af5335861a1c2442896f36b7819e968df" name="af5335861a1c2442896f36b7819e968df"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#af5335861a1c2442896f36b7819e968df">SYNC</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a88c3411228faf67f082fbc00461a27c4"><td class="memItemLeft" align="right" valign="top"><a id="a88c3411228faf67f082fbc00461a27c4" name="a88c3411228faf67f082fbc00461a27c4"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a88c3411228faf67f082fbc00461a27c4">SingleStep</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Attributes" name="Attributes"></a>
Attributes</h2></td></tr>
 <tr class="memitem:a7adda29e6c79859d12da1b8ce959484a"><td class="memItemLeft" align="right" valign="top"><a id="a7adda29e6c79859d12da1b8ce959484a" name="a7adda29e6c79859d12da1b8ce959484a"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a7adda29e6c79859d12da1b8ce959484a">core_generation_info</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ace58229819b27ac42d356c457ac12aa4"><td class="memItemLeft" align="right" valign="top"><a id="ace58229819b27ac42d356c457ac12aa4" name="ace58229819b27ac42d356c457ac12aa4"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#ace58229819b27ac42d356c457ac12aa4">core_generation_info</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">entity</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; design_with_logic_probe , IP_Integrator , {x_ipVendor = xilinx.com , x_ipLibrary = BlockDiagram , x_ipName = design_with_logic_probe , x_ipVersion = 1.00.a , x_ipLanguage = VHDL , numBlks = 3 , numReposBlks = 3 , numNonXlnxBlks = 0 , numHierBlks = 0 , maxHierDepth = 0 , numSysgenBlks = 0 , numHlsBlks = 0 , numHdlrefBlks = 1 , numPkgbdBlks = 0 , bdsource = USER , da_clkrst_cnt = 2 , synth_mode = None} &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9cdda19c0771297ad19e1adce91f7835"><td class="memItemLeft" align="right" valign="top"><a id="a9cdda19c0771297ad19e1adce91f7835" name="a9cdda19c0771297ad19e1adce91f7835"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a9cdda19c0771297ad19e1adce91f7835">hw_handoff</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a52419dbc2bdcc4faaa7ec458dd804305"><td class="memItemLeft" align="right" valign="top"><a id="a52419dbc2bdcc4faaa7ec458dd804305" name="a52419dbc2bdcc4faaa7ec458dd804305"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a52419dbc2bdcc4faaa7ec458dd804305">hw_handoff</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">entity</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; design_with_logic_probe.hwdef &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a36a713d2c67b33497d0d5704952b16fb"><td class="memItemLeft" align="right" valign="top"><a id="a36a713d2c67b33497d0d5704952b16fb" name="a36a713d2c67b33497d0d5704952b16fb"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a36a713d2c67b33497d0d5704952b16fb">CORE_GENERATION_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1eeeb0b913ac81dff51f3e1bfc777c38"><td class="memItemLeft" align="right" valign="top"><a id="a1eeeb0b913ac81dff51f3e1bfc777c38" name="a1eeeb0b913ac81dff51f3e1bfc777c38"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a1eeeb0b913ac81dff51f3e1bfc777c38">CORE_GENERATION_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">entity</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; design_with_logic_probe , IP_Integrator , {x_ipVendor = xilinx.com , x_ipLibrary = BlockDiagram , x_ipName = design_with_logic_probe , x_ipVersion = 1.00.a , x_ipLanguage = VHDL , numBlks = 3 , numReposBlks = 3 , numNonXlnxBlks = 0 , numHierBlks = 0 , maxHierDepth = 0 , numSysgenBlks = 0 , numHlsBlks = 0 , numHdlrefBlks = 1 , numPkgbdBlks = 0 , bdsource = USER , da_clkrst_cnt = 2 , synth_mode = Global} &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3b4564e9a0458ada42717aa89bf65050"><td class="memItemLeft" align="right" valign="top"><a id="a3b4564e9a0458ada42717aa89bf65050" name="a3b4564e9a0458ada42717aa89bf65050"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a3b4564e9a0458ada42717aa89bf65050">HW_HANDOFF</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3170cd8630d031ef046bd41b4dd8a226"><td class="memItemLeft" align="right" valign="top"><a id="a3170cd8630d031ef046bd41b4dd8a226" name="a3170cd8630d031ef046bd41b4dd8a226"></a>
<a class="el" href="../../da/d44/classdesign__with__logic__probe.html#a3170cd8630d031ef046bd41b4dd8a226">HW_HANDOFF</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">entity</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; design_with_logic_probe.hwdef &quot;</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<hr/>The documentation for this design unit was generated from the following files:<ul>
<li>WD6502 Computer.gen/sources_1/bd/design_with_logic_probe/sim/design_with_logic_probe.vhd</li>
<li>WD6502 Computer.gen/sources_1/bd/design_with_logic_probe/synth/design_with_logic_probe.vhd</li>
<li>WD6502 Computer.ip_user_files/bd/design_with_logic_probe/sim/design_with_logic_probe.vhd</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
