<div align="center">
  <img src="assets/images/banner_tds_vimach.png" alt="Banner Thiáº¿t Káº¿ Há»‡ Thá»‘ng & Vi Máº¡ch TÃ­ch Há»£p" style="max-width:100%; border-radius: 8px; box-shadow: 0 4px 8px rgba(0, 0, 0, 0.1);">
  
  <br>

  <h1><span style="color:#20B2AA;">ğŸš€ THá»°C Táº¬P THIáº¾T Káº¾ Há»† THá»NG & VI Máº CH TÃCH Há»¢P ğŸš€</span></h1>
  <h3><span style="color:#4682B4;">ğŸ’¡ BÃ i Táº­p & Dá»± Ãn Xilinx Vivado/ISE - SPKT</span></h3>

  <p>
    <img src="https://img.shields.io/badge/Thi%E1%BA%BFt%20k%E1%BA%BF-ASIC%2FFPGA-blueviolet?style=for-the-badge&logo=lattice&logoColor=white" alt="ASIC/FPGA Badge">
    <img src="https://img.shields.io/badge/Ng%C3%B4n%20ng%E1%BB%AF-VHDL%2FVerilog-red?style=for-the-badge&logo=vhdl&logoColor=white" alt="VHDL/Verilog Badge">
    <img src="https://img.shields.io/badge/Ph%E1%BA%A7n%20m%E1%BB%81m-Xilinx%20Vivado-green?style=for-the-badge&logo=xilinx&logoColor=white" alt="Xilinx Vivado Badge">
    <img src="https://img.shields.io/badge/Tr%C6%B0%E1%BB%9Dng-%C4%90H%20SPKT-red?style=for-the-badge&logo=university&logoColor=white" alt="SPKT Badge">
    <img src="https://img.shields.io/github/stars/LucPac/Thuc_tap_Thiet_ke_he_thong_va_vi_mach_tich_hop?style=for-the-badge&color=gold&logo=github" alt="GitHub Stars">
    <img src="https://img.shields.io/github/forks/LucPac/Thuc_tap_Thiet_ke_he_thong_va_vi_mach_tich_hop?style=for-the-badge&color=lightblue&logo=github" alt="GitHub Forks">
  </p>

  ---

  <p>
    <a href="#ğŸ¯-vá»-dá»±-Ã¡n">Tá»•ng quan</a> â€¢
    <a href="#ğŸ› ï¸-hÆ°á»›ng-dáº«n-sá»­-dá»¥ng">HÆ°á»›ng dáº«n</a> â€¢
    <a href="#ğŸ“¸-demo">Demo</a> â€¢
    <a href="#ğŸ¤-Ä‘Ã³ng-gÃ³p">ÄÃ³ng gÃ³p</a>
  </p>

  ---
</div>

<br>

## <span style="color:#20B2AA;">ğŸ¯ Vá» Dá»± Ã¡n</span>

Repo nÃ y tá»•ng há»£p cÃ¡c bÃ i giáº£i vÃ  dá»± Ã¡n thá»±c hÃ nh mÃ´n **Thiáº¿t káº¿ Há»‡ thá»‘ng vÃ  Vi máº¡ch TÃ­ch há»£p** táº¡i SPKT. CÃ¡c dá»± Ã¡n chá»§ yáº¿u dÃ¹ng **Xilinx Vivado/ISE** vá»›i mÃ£ nguá»“n **VHDL/Verilog**. Má»¥c tiÃªu lÃ  cung cáº¥p tÃ i liá»‡u thá»±c táº¿ cho viá»‡c há»c `FPGA/ASIC`.

<br>

## <span style="color:#FFD700;">ğŸ› ï¸ HÆ°á»›ng dáº«n Sá»­ dá»¥ng</span>

Äá»ƒ cháº¡y cÃ¡c dá»± Ã¡n, báº¡n cáº§n cÃ i Ä‘áº·t **Xilinx Vivado** hoáº·c **Xilinx ISE**.

1.  **Clone repo:** `git clone https://github.com/LucPac/Thuc_tap_Thiet_ke_he_thong_va_vi_mach_tich_hop.git`
2.  **Má»Ÿ thÆ° má»¥c dá»± Ã¡n** mong muá»‘n.
3.  **Má»Ÿ file `.xpr` (Vivado) hoáº·c `.ise` (ISE)** báº±ng pháº§n má»m Xilinx tÆ°Æ¡ng á»©ng.
4.  **Thá»±c hiá»‡n tá»•ng há»£p & mÃ´ phá»ng.**

<br>

## <span style="color:#6A5ACD;">ğŸ“¸ Demo</span>

*(ThÃªm áº£nh/GIF mÃ´ phá»ng, káº¿t quáº£ tá»« Xilinx Vivado/ISE táº¡i Ä‘Ã¢y. Ráº¥t quan trá»ng Ä‘á»ƒ trá»±c quan hÃ³a dá»± Ã¡n cá»§a báº¡n.)*

```markdown
### VÃ­ dá»¥: Bá»™ Ä‘áº¿m BCD Ä‘á»“ng bá»™

![Demo Bá»™ Äáº¿m BCD](assets/images/bcd_counter_demo.gif)
_MÃ´ phá»ng bá»™ Ä‘áº¿m BCD trong Xilinx Vivado_
