
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tload_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400f28 <.init>:
  400f28:	stp	x29, x30, [sp, #-16]!
  400f2c:	mov	x29, sp
  400f30:	bl	4011f0 <ferror@plt+0x60>
  400f34:	ldp	x29, x30, [sp], #16
  400f38:	ret

Disassembly of section .plt:

0000000000400f40 <memmove@plt-0x20>:
  400f40:	stp	x16, x30, [sp, #-16]!
  400f44:	adrp	x16, 414000 <ferror@plt+0x12e70>
  400f48:	ldr	x17, [x16, #4088]
  400f4c:	add	x16, x16, #0xff8
  400f50:	br	x17
  400f54:	nop
  400f58:	nop
  400f5c:	nop

0000000000400f60 <memmove@plt>:
  400f60:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f64:	ldr	x17, [x16]
  400f68:	add	x16, x16, #0x0
  400f6c:	br	x17

0000000000400f70 <_exit@plt>:
  400f70:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f74:	ldr	x17, [x16, #8]
  400f78:	add	x16, x16, #0x8
  400f7c:	br	x17

0000000000400f80 <fputs@plt>:
  400f80:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f84:	ldr	x17, [x16, #16]
  400f88:	add	x16, x16, #0x10
  400f8c:	br	x17

0000000000400f90 <exit@plt>:
  400f90:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f94:	ldr	x17, [x16, #24]
  400f98:	add	x16, x16, #0x18
  400f9c:	br	x17

0000000000400fa0 <_setjmp@plt>:
  400fa0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fa4:	ldr	x17, [x16, #32]
  400fa8:	add	x16, x16, #0x20
  400fac:	br	x17

0000000000400fb0 <error@plt>:
  400fb0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fb4:	ldr	x17, [x16, #40]
  400fb8:	add	x16, x16, #0x28
  400fbc:	br	x17

0000000000400fc0 <loadavg@plt>:
  400fc0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fc4:	ldr	x17, [x16, #48]
  400fc8:	add	x16, x16, #0x30
  400fcc:	br	x17

0000000000400fd0 <strtod@plt>:
  400fd0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fd4:	ldr	x17, [x16, #56]
  400fd8:	add	x16, x16, #0x38
  400fdc:	br	x17

0000000000400fe0 <pause@plt>:
  400fe0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fe4:	ldr	x17, [x16, #64]
  400fe8:	add	x16, x16, #0x40
  400fec:	br	x17

0000000000400ff0 <__cxa_atexit@plt>:
  400ff0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400ff4:	ldr	x17, [x16, #72]
  400ff8:	add	x16, x16, #0x48
  400ffc:	br	x17

0000000000401000 <__fpending@plt>:
  401000:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401004:	ldr	x17, [x16, #80]
  401008:	add	x16, x16, #0x50
  40100c:	br	x17

0000000000401010 <snprintf@plt>:
  401010:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401014:	ldr	x17, [x16, #88]
  401018:	add	x16, x16, #0x58
  40101c:	br	x17

0000000000401020 <signal@plt>:
  401020:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401024:	ldr	x17, [x16, #96]
  401028:	add	x16, x16, #0x60
  40102c:	br	x17

0000000000401030 <fclose@plt>:
  401030:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401034:	ldr	x17, [x16, #104]
  401038:	add	x16, x16, #0x68
  40103c:	br	x17

0000000000401040 <malloc@plt>:
  401040:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401044:	ldr	x17, [x16, #112]
  401048:	add	x16, x16, #0x70
  40104c:	br	x17

0000000000401050 <open@plt>:
  401050:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401054:	ldr	x17, [x16, #120]
  401058:	add	x16, x16, #0x78
  40105c:	br	x17

0000000000401060 <bindtextdomain@plt>:
  401060:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401064:	ldr	x17, [x16, #128]
  401068:	add	x16, x16, #0x80
  40106c:	br	x17

0000000000401070 <__libc_start_main@plt>:
  401070:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401074:	ldr	x17, [x16, #136]
  401078:	add	x16, x16, #0x88
  40107c:	br	x17

0000000000401080 <memset@plt>:
  401080:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401084:	ldr	x17, [x16, #144]
  401088:	add	x16, x16, #0x90
  40108c:	br	x17

0000000000401090 <realloc@plt>:
  401090:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401094:	ldr	x17, [x16, #152]
  401098:	add	x16, x16, #0x98
  40109c:	br	x17

00000000004010a0 <__gmon_start__@plt>:
  4010a0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010a4:	ldr	x17, [x16, #160]
  4010a8:	add	x16, x16, #0xa0
  4010ac:	br	x17

00000000004010b0 <write@plt>:
  4010b0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010b4:	ldr	x17, [x16, #168]
  4010b8:	add	x16, x16, #0xa8
  4010bc:	br	x17

00000000004010c0 <abort@plt>:
  4010c0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010c4:	ldr	x17, [x16, #176]
  4010c8:	add	x16, x16, #0xb0
  4010cc:	br	x17

00000000004010d0 <textdomain@plt>:
  4010d0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010d4:	ldr	x17, [x16, #184]
  4010d8:	add	x16, x16, #0xb8
  4010dc:	br	x17

00000000004010e0 <getopt_long@plt>:
  4010e0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010e4:	ldr	x17, [x16, #192]
  4010e8:	add	x16, x16, #0xc0
  4010ec:	br	x17

00000000004010f0 <__ctype_b_loc@plt>:
  4010f0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010f4:	ldr	x17, [x16, #200]
  4010f8:	add	x16, x16, #0xc8
  4010fc:	br	x17

0000000000401100 <strtol@plt>:
  401100:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401104:	ldr	x17, [x16, #208]
  401108:	add	x16, x16, #0xd0
  40110c:	br	x17

0000000000401110 <dcgettext@plt>:
  401110:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401114:	ldr	x17, [x16, #216]
  401118:	add	x16, x16, #0xd8
  40111c:	br	x17

0000000000401120 <longjmp@plt>:
  401120:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401124:	ldr	x17, [x16, #224]
  401128:	add	x16, x16, #0xe0
  40112c:	br	x17

0000000000401130 <printf@plt>:
  401130:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401134:	ldr	x17, [x16, #232]
  401138:	add	x16, x16, #0xe8
  40113c:	br	x17

0000000000401140 <__errno_location@plt>:
  401140:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401144:	ldr	x17, [x16, #240]
  401148:	add	x16, x16, #0xf0
  40114c:	br	x17

0000000000401150 <alarm@plt>:
  401150:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401154:	ldr	x17, [x16, #248]
  401158:	add	x16, x16, #0xf8
  40115c:	br	x17

0000000000401160 <fprintf@plt>:
  401160:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401164:	ldr	x17, [x16, #256]
  401168:	add	x16, x16, #0x100
  40116c:	br	x17

0000000000401170 <ioctl@plt>:
  401170:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401174:	ldr	x17, [x16, #264]
  401178:	add	x16, x16, #0x108
  40117c:	br	x17

0000000000401180 <setlocale@plt>:
  401180:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401184:	ldr	x17, [x16, #272]
  401188:	add	x16, x16, #0x110
  40118c:	br	x17

0000000000401190 <ferror@plt>:
  401190:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401194:	ldr	x17, [x16, #280]
  401198:	add	x16, x16, #0x118
  40119c:	br	x17

Disassembly of section .text:

00000000004011a0 <.text>:
  4011a0:	mov	x29, #0x0                   	// #0
  4011a4:	mov	x30, #0x0                   	// #0
  4011a8:	mov	x5, x0
  4011ac:	ldr	x1, [sp]
  4011b0:	add	x2, sp, #0x8
  4011b4:	mov	x6, sp
  4011b8:	movz	x0, #0x0, lsl #48
  4011bc:	movk	x0, #0x0, lsl #32
  4011c0:	movk	x0, #0x40, lsl #16
  4011c4:	movk	x0, #0x12cc
  4011c8:	movz	x3, #0x0, lsl #48
  4011cc:	movk	x3, #0x0, lsl #32
  4011d0:	movk	x3, #0x40, lsl #16
  4011d4:	movk	x3, #0x45c0
  4011d8:	movz	x4, #0x0, lsl #48
  4011dc:	movk	x4, #0x0, lsl #32
  4011e0:	movk	x4, #0x40, lsl #16
  4011e4:	movk	x4, #0x4640
  4011e8:	bl	401070 <__libc_start_main@plt>
  4011ec:	bl	4010c0 <abort@plt>
  4011f0:	adrp	x0, 414000 <ferror@plt+0x12e70>
  4011f4:	ldr	x0, [x0, #4064]
  4011f8:	cbz	x0, 401200 <ferror@plt+0x70>
  4011fc:	b	4010a0 <__gmon_start__@plt>
  401200:	ret
  401204:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401208:	add	x1, x0, #0x140
  40120c:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401210:	add	x0, x0, #0x140
  401214:	cmp	x1, x0
  401218:	b.eq	401244 <ferror@plt+0xb4>  // b.none
  40121c:	sub	sp, sp, #0x10
  401220:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401224:	ldr	x1, [x1, #1656]
  401228:	str	x1, [sp, #8]
  40122c:	cbz	x1, 40123c <ferror@plt+0xac>
  401230:	mov	x16, x1
  401234:	add	sp, sp, #0x10
  401238:	br	x16
  40123c:	add	sp, sp, #0x10
  401240:	ret
  401244:	ret
  401248:	adrp	x0, 415000 <ferror@plt+0x13e70>
  40124c:	add	x1, x0, #0x140
  401250:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401254:	add	x0, x0, #0x140
  401258:	sub	x1, x1, x0
  40125c:	mov	x2, #0x2                   	// #2
  401260:	asr	x1, x1, #3
  401264:	sdiv	x1, x1, x2
  401268:	cbz	x1, 401294 <ferror@plt+0x104>
  40126c:	sub	sp, sp, #0x10
  401270:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401274:	ldr	x2, [x2, #1664]
  401278:	str	x2, [sp, #8]
  40127c:	cbz	x2, 40128c <ferror@plt+0xfc>
  401280:	mov	x16, x2
  401284:	add	sp, sp, #0x10
  401288:	br	x16
  40128c:	add	sp, sp, #0x10
  401290:	ret
  401294:	ret
  401298:	stp	x29, x30, [sp, #-32]!
  40129c:	mov	x29, sp
  4012a0:	str	x19, [sp, #16]
  4012a4:	adrp	x19, 415000 <ferror@plt+0x13e70>
  4012a8:	ldrb	w0, [x19, #368]
  4012ac:	cbnz	w0, 4012bc <ferror@plt+0x12c>
  4012b0:	bl	401204 <ferror@plt+0x74>
  4012b4:	mov	w0, #0x1                   	// #1
  4012b8:	strb	w0, [x19, #368]
  4012bc:	ldr	x19, [sp, #16]
  4012c0:	ldp	x29, x30, [sp], #32
  4012c4:	ret
  4012c8:	b	401248 <ferror@plt+0xb8>
  4012cc:	sub	sp, sp, #0xa0
  4012d0:	stp	x28, x27, [sp, #80]
  4012d4:	adrp	x27, 415000 <ferror@plt+0x13e70>
  4012d8:	ldr	x8, [x27, #360]
  4012dc:	stp	x20, x19, [sp, #144]
  4012e0:	mov	x19, x1
  4012e4:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4012e8:	mov	w20, w0
  4012ec:	adrp	x9, 415000 <ferror@plt+0x13e70>
  4012f0:	add	x1, x1, #0x91c
  4012f4:	mov	w0, #0x6                   	// #6
  4012f8:	str	d8, [sp, #48]
  4012fc:	stp	x29, x30, [sp, #64]
  401300:	stp	x26, x25, [sp, #96]
  401304:	stp	x24, x23, [sp, #112]
  401308:	stp	x22, x21, [sp, #128]
  40130c:	add	x29, sp, #0x30
  401310:	str	x8, [x9, #320]
  401314:	bl	401180 <setlocale@plt>
  401318:	adrp	x21, 404000 <ferror@plt+0x2e70>
  40131c:	add	x21, x21, #0x741
  401320:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401324:	add	x1, x1, #0x74b
  401328:	mov	x0, x21
  40132c:	bl	401060 <bindtextdomain@plt>
  401330:	mov	x0, x21
  401334:	bl	4010d0 <textdomain@plt>
  401338:	adrp	x0, 401000 <__fpending@plt>
  40133c:	add	x0, x0, #0xf44
  401340:	bl	404648 <ferror@plt+0x34b8>
  401344:	adrp	x21, 404000 <ferror@plt+0x2e70>
  401348:	adrp	x22, 404000 <ferror@plt+0x2e70>
  40134c:	adrp	x23, 404000 <ferror@plt+0x2e70>
  401350:	adrp	x26, 404000 <ferror@plt+0x2e70>
  401354:	add	x21, x21, #0x75d
  401358:	add	x22, x22, #0x688
  40135c:	adrp	x28, 415000 <ferror@plt+0x13e70>
  401360:	add	x23, x23, #0x764
  401364:	add	x26, x26, #0x7b5
  401368:	mov	x24, #0x100000000           	// #4294967296
  40136c:	mov	w0, w20
  401370:	mov	x1, x19
  401374:	mov	x2, x21
  401378:	mov	x3, x22
  40137c:	mov	x4, xzr
  401380:	bl	4010e0 <getopt_long@plt>
  401384:	cmp	w0, #0x63
  401388:	b.le	401460 <ferror@plt+0x2d0>
  40138c:	cmp	w0, #0x64
  401390:	b.eq	4013f4 <ferror@plt+0x264>  // b.none
  401394:	cmp	w0, #0x73
  401398:	b.ne	401824 <ferror@plt+0x694>  // b.any
  40139c:	ldr	x25, [x28, #336]
  4013a0:	mov	w2, #0x5                   	// #5
  4013a4:	mov	x0, xzr
  4013a8:	mov	x1, x23
  4013ac:	bl	401110 <dcgettext@plt>
  4013b0:	mov	x1, x0
  4013b4:	mov	x0, x25
  4013b8:	bl	401bf8 <ferror@plt+0xa68>
  4013bc:	fcmp	d0, #0.0
  4013c0:	adrp	x8, 415000 <ferror@plt+0x13e70>
  4013c4:	str	d0, [x8, #376]
  4013c8:	b.pl	40136c <ferror@plt+0x1dc>  // b.nfrst
  4013cc:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4013d0:	mov	w2, #0x5                   	// #5
  4013d4:	mov	x0, xzr
  4013d8:	add	x1, x1, #0x77d
  4013dc:	bl	401110 <dcgettext@plt>
  4013e0:	mov	x2, x0
  4013e4:	mov	w0, #0x1                   	// #1
  4013e8:	mov	w1, wzr
  4013ec:	bl	400fb0 <error@plt>
  4013f0:	b	40136c <ferror@plt+0x1dc>
  4013f4:	ldr	x25, [x28, #336]
  4013f8:	mov	w2, #0x5                   	// #5
  4013fc:	mov	x0, xzr
  401400:	mov	x1, x23
  401404:	bl	401110 <dcgettext@plt>
  401408:	mov	x1, x0
  40140c:	mov	x0, x25
  401410:	bl	401b5c <ferror@plt+0x9cc>
  401414:	mov	x25, x0
  401418:	cmp	x0, #0x1
  40141c:	b.lt	401430 <ferror@plt+0x2a0>  // b.tstop
  401420:	cmp	x25, x24
  401424:	mov	x1, x26
  401428:	b.ge	401438 <ferror@plt+0x2a8>  // b.tcont
  40142c:	b	401454 <ferror@plt+0x2c4>
  401430:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401434:	add	x1, x1, #0x796
  401438:	mov	w2, #0x5                   	// #5
  40143c:	mov	x0, xzr
  401440:	bl	401110 <dcgettext@plt>
  401444:	mov	x2, x0
  401448:	mov	w0, #0x1                   	// #1
  40144c:	mov	w1, wzr
  401450:	bl	400fb0 <error@plt>
  401454:	adrp	x8, 415000 <ferror@plt+0x13e70>
  401458:	str	w25, [x8, #304]
  40145c:	b	40136c <ferror@plt+0x1dc>
  401460:	cmn	w0, #0x1
  401464:	b.ne	4017d0 <ferror@plt+0x640>  // b.any
  401468:	adrp	x8, 415000 <ferror@plt+0x13e70>
  40146c:	ldrsw	x8, [x8, #344]
  401470:	cmp	w8, w20
  401474:	adrp	x20, 415000 <ferror@plt+0x13e70>
  401478:	b.ge	4014c0 <ferror@plt+0x330>  // b.tcont
  40147c:	ldr	x0, [x19, x8, lsl #3]
  401480:	mov	w1, #0x1                   	// #1
  401484:	bl	401050 <open@plt>
  401488:	cmn	w0, #0x1
  40148c:	str	w0, [x20, #308]
  401490:	b.ne	4014c0 <ferror@plt+0x330>  // b.any
  401494:	bl	401140 <__errno_location@plt>
  401498:	ldr	w19, [x0]
  40149c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4014a0:	add	x1, x1, #0x7e8
  4014a4:	mov	w2, #0x5                   	// #5
  4014a8:	mov	x0, xzr
  4014ac:	bl	401110 <dcgettext@plt>
  4014b0:	mov	x2, x0
  4014b4:	mov	w0, #0x1                   	// #1
  4014b8:	mov	w1, w19
  4014bc:	bl	400fb0 <error@plt>
  4014c0:	mov	w0, wzr
  4014c4:	bl	40197c <ferror@plt+0x7ec>
  4014c8:	adrp	x22, 415000 <ferror@plt+0x13e70>
  4014cc:	ldr	d0, [x22, #376]
  4014d0:	adrp	x23, 415000 <ferror@plt+0x13e70>
  4014d4:	fcmp	d0, #0.0
  4014d8:	b.ne	4014e8 <ferror@plt+0x358>  // b.any
  4014dc:	ldr	w8, [x23, #312]
  4014e0:	scvtf	d0, w8
  4014e4:	str	d0, [x22, #376]
  4014e8:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4014ec:	adrp	x26, 415000 <ferror@plt+0x13e70>
  4014f0:	add	x0, x0, #0x188
  4014f4:	str	d0, [x26, #384]
  4014f8:	bl	400fa0 <_setjmp@plt>
  4014fc:	adrp	x1, 401000 <__fpending@plt>
  401500:	add	x1, x1, #0xb34
  401504:	mov	w0, #0xe                   	// #14
  401508:	bl	401020 <signal@plt>
  40150c:	adrp	x8, 415000 <ferror@plt+0x13e70>
  401510:	ldr	w0, [x8, #304]
  401514:	bl	401150 <alarm@plt>
  401518:	add	x8, sp, #0x18
  40151c:	mov	w27, #0x2a                  	// #42
  401520:	mov	x19, #0xffffffff00000000    	// #-4294967296
  401524:	fmov	d8, #5.000000000000000000e-01
  401528:	mov	w20, #0x20                  	// #32
  40152c:	mov	w25, #0x3d                  	// #61
  401530:	mov	w21, #0x2d                  	// #45
  401534:	add	x9, x8, #0x8
  401538:	add	x8, x8, #0x10
  40153c:	str	xzr, [x29, #8]
  401540:	stp	x8, x9, [sp, #8]
  401544:	ldr	d0, [x26, #384]
  401548:	ldr	d1, [x22, #376]
  40154c:	fcmp	d0, d1
  401550:	b.pl	40155c <ferror@plt+0x3cc>  // b.nfrst
  401554:	fadd	d0, d0, d0
  401558:	str	d0, [x26, #384]
  40155c:	ldp	x2, x1, [sp, #8]
  401560:	add	x0, sp, #0x18
  401564:	bl	400fc0 <loadavg@plt>
  401568:	ldrsw	x22, [x23, #312]
  40156c:	adrp	x8, 415000 <ferror@plt+0x13e70>
  401570:	ldr	x24, [x8, #704]
  401574:	adrp	x8, 415000 <ferror@plt+0x13e70>
  401578:	ldrsw	x23, [x8, #316]
  40157c:	ldr	x0, [x29, #8]
  401580:	ldr	d0, [x26, #384]
  401584:	sub	w8, w22, #0x1
  401588:	sxtw	x11, w8
  40158c:	mul	x10, x23, x11
  401590:	sxtw	x28, w0
  401594:	sbfiz	x9, x8, #32, #32
  401598:	add	x10, x10, w0, sxtw
  40159c:	add	x11, x11, #0x1
  4015a0:	ldr	d1, [sp, #24]
  4015a4:	mov	w13, wzr
  4015a8:	mov	w12, w8
  4015ac:	mov	x15, x11
  4015b0:	fmul	d1, d1, d0
  4015b4:	fcvtzs	w14, d1
  4015b8:	mov	x16, x10
  4015bc:	mov	x17, x9
  4015c0:	add	w18, w14, w13
  4015c4:	cmp	w18, #0x1
  4015c8:	b.lt	4015f8 <ferror@plt+0x468>  // b.tstop
  4015cc:	sub	x15, x15, #0x1
  4015d0:	strb	w27, [x24, x16]
  4015d4:	sub	w13, w13, #0x1
  4015d8:	add	x17, x17, x19
  4015dc:	sub	x16, x16, x23
  4015e0:	cmp	x15, #0x0
  4015e4:	sub	w12, w12, #0x1
  4015e8:	b.gt	4015c0 <ferror@plt+0x430>
  4015ec:	fmul	d0, d0, d8
  4015f0:	str	d0, [x26, #384]
  4015f4:	b	4015a0 <ferror@plt+0x410>
  4015f8:	add	w8, w22, w13
  4015fc:	cmp	w8, #0x1
  401600:	b.mi	40162c <ferror@plt+0x49c>  // b.first
  401604:	add	x9, x24, x28
  401608:	sxtw	x10, w12
  40160c:	neg	x8, x23
  401610:	madd	x9, x23, x10, x9
  401614:	add	x10, x10, #0x1
  401618:	sub	x10, x10, #0x1
  40161c:	strb	w20, [x9]
  401620:	cmp	x10, #0x0
  401624:	add	x9, x9, x8
  401628:	b.gt	401618 <ferror@plt+0x488>
  40162c:	scvtf	d1, w22
  401630:	fsub	d2, d1, d0
  401634:	fcvtzs	w9, d2
  401638:	tbnz	w9, #31, 401684 <ferror@plt+0x4f4>
  40163c:	cmp	w22, w9
  401640:	b.le	401684 <ferror@plt+0x4f4>
  401644:	add	x8, x24, x28
  401648:	mov	w10, #0x2                   	// #2
  40164c:	sxtw	x9, w9
  401650:	mul	x11, x23, x9
  401654:	ldrb	w9, [x8, x11]
  401658:	scvtf	d2, w10
  40165c:	fmul	d2, d0, d2
  401660:	fsub	d2, d1, d2
  401664:	cmp	w9, #0x20
  401668:	csel	w12, w21, w25, eq  // eq = none
  40166c:	fcvtzs	w9, d2
  401670:	strb	w12, [x8, x11]
  401674:	tbnz	w9, #31, 401684 <ferror@plt+0x4f4>
  401678:	cmp	w22, w9
  40167c:	add	w10, w10, #0x1
  401680:	b.gt	40164c <ferror@plt+0x4bc>
  401684:	add	w8, w0, #0x1
  401688:	cmp	w8, w23
  40168c:	b.ne	4016dc <ferror@plt+0x54c>  // b.any
  401690:	adrp	x8, 415000 <ferror@plt+0x13e70>
  401694:	ldrsw	x26, [x8, #712]
  401698:	add	x1, x24, #0x1
  40169c:	mov	x0, x24
  4016a0:	sub	x2, x26, #0x1
  4016a4:	bl	400f60 <memmove@plt>
  4016a8:	cmp	w22, #0x1
  4016ac:	b.le	4016e8 <ferror@plt+0x558>
  4016b0:	sub	x9, x22, #0x2
  4016b4:	madd	x9, x23, x9, x28
  4016b8:	sub	x8, x22, #0x1
  4016bc:	add	x9, x24, x9
  4016c0:	neg	x10, x23
  4016c4:	sub	x8, x8, #0x1
  4016c8:	strb	w20, [x9]
  4016cc:	cmp	x8, #0x0
  4016d0:	add	x9, x9, x10
  4016d4:	b.gt	4016c4 <ferror@plt+0x534>
  4016d8:	b	4016e8 <ferror@plt+0x558>
  4016dc:	adrp	x9, 415000 <ferror@plt+0x13e70>
  4016e0:	ldr	w26, [x9, #712]
  4016e4:	str	x8, [x29, #8]
  4016e8:	ldp	d0, d1, [sp, #24]
  4016ec:	ldr	d2, [sp, #40]
  4016f0:	adrp	x2, 404000 <ferror@plt+0x2e70>
  4016f4:	sxtw	x1, w26
  4016f8:	mov	x0, x24
  4016fc:	add	x2, x2, #0x7f9
  401700:	adrp	x22, 415000 <ferror@plt+0x13e70>
  401704:	adrp	x23, 415000 <ferror@plt+0x13e70>
  401708:	bl	401010 <snprintf@plt>
  40170c:	cmp	w0, #0x1
  401710:	b.lt	401730 <ferror@plt+0x5a0>  // b.tstop
  401714:	adrp	x8, 415000 <ferror@plt+0x13e70>
  401718:	ldr	w8, [x8, #712]
  40171c:	cmp	w0, w8
  401720:	b.ge	401730 <ferror@plt+0x5a0>  // b.tcont
  401724:	adrp	x8, 415000 <ferror@plt+0x13e70>
  401728:	ldr	x8, [x8, #704]
  40172c:	strb	w20, [x8, w0, uxtw]
  401730:	ldr	w0, [x23, #308]
  401734:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401738:	mov	w2, #0x3                   	// #3
  40173c:	add	x1, x1, #0x80b
  401740:	bl	4010b0 <write@plt>
  401744:	adrp	x26, 415000 <ferror@plt+0x13e70>
  401748:	tbz	x0, #63, 401778 <ferror@plt+0x5e8>
  40174c:	bl	401140 <__errno_location@plt>
  401750:	ldr	w24, [x0]
  401754:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401758:	mov	w2, #0x5                   	// #5
  40175c:	mov	x0, xzr
  401760:	add	x1, x1, #0x80f
  401764:	bl	401110 <dcgettext@plt>
  401768:	mov	x2, x0
  40176c:	mov	w0, #0x1                   	// #1
  401770:	mov	w1, w24
  401774:	bl	400fb0 <error@plt>
  401778:	adrp	x8, 415000 <ferror@plt+0x13e70>
  40177c:	ldrsw	x8, [x8, #712]
  401780:	adrp	x9, 415000 <ferror@plt+0x13e70>
  401784:	ldr	w0, [x23, #308]
  401788:	ldr	x1, [x9, #704]
  40178c:	sub	x2, x8, #0x1
  401790:	bl	4010b0 <write@plt>
  401794:	tbz	x0, #63, 4017c4 <ferror@plt+0x634>
  401798:	bl	401140 <__errno_location@plt>
  40179c:	ldr	w24, [x0]
  4017a0:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4017a4:	mov	w2, #0x5                   	// #5
  4017a8:	mov	x0, xzr
  4017ac:	add	x1, x1, #0x80f
  4017b0:	bl	401110 <dcgettext@plt>
  4017b4:	mov	x2, x0
  4017b8:	mov	w0, #0x1                   	// #1
  4017bc:	mov	w1, w24
  4017c0:	bl	400fb0 <error@plt>
  4017c4:	bl	400fe0 <pause@plt>
  4017c8:	adrp	x23, 415000 <ferror@plt+0x13e70>
  4017cc:	b	401544 <ferror@plt+0x3b4>
  4017d0:	cmp	w0, #0x56
  4017d4:	b.ne	401838 <ferror@plt+0x6a8>  // b.any
  4017d8:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4017dc:	add	x1, x1, #0x7cb
  4017e0:	mov	w2, #0x5                   	// #5
  4017e4:	mov	x0, xzr
  4017e8:	bl	401110 <dcgettext@plt>
  4017ec:	ldr	x1, [x27, #360]
  4017f0:	adrp	x2, 404000 <ferror@plt+0x2e70>
  4017f4:	add	x2, x2, #0x7d7
  4017f8:	bl	401130 <printf@plt>
  4017fc:	ldp	x20, x19, [sp, #144]
  401800:	ldp	x22, x21, [sp, #128]
  401804:	ldp	x24, x23, [sp, #112]
  401808:	ldp	x26, x25, [sp, #96]
  40180c:	ldp	x28, x27, [sp, #80]
  401810:	ldp	x29, x30, [sp, #64]
  401814:	ldr	d8, [sp, #48]
  401818:	mov	w0, wzr
  40181c:	add	sp, sp, #0xa0
  401820:	ret
  401824:	cmp	w0, #0x68
  401828:	b.ne	401838 <ferror@plt+0x6a8>  // b.any
  40182c:	adrp	x8, 415000 <ferror@plt+0x13e70>
  401830:	ldr	x0, [x8, #352]
  401834:	bl	401844 <ferror@plt+0x6b4>
  401838:	adrp	x8, 415000 <ferror@plt+0x13e70>
  40183c:	ldr	x0, [x8, #328]
  401840:	bl	401844 <ferror@plt+0x6b4>
  401844:	stp	x29, x30, [sp, #-32]!
  401848:	adrp	x1, 404000 <ferror@plt+0x2e70>
  40184c:	str	x19, [sp, #16]
  401850:	mov	x19, x0
  401854:	add	x1, x1, #0x825
  401858:	mov	w2, #0x5                   	// #5
  40185c:	mov	x0, xzr
  401860:	mov	x29, sp
  401864:	bl	401110 <dcgettext@plt>
  401868:	mov	x1, x19
  40186c:	bl	400f80 <fputs@plt>
  401870:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401874:	add	x1, x1, #0x82e
  401878:	mov	w2, #0x5                   	// #5
  40187c:	mov	x0, xzr
  401880:	bl	401110 <dcgettext@plt>
  401884:	adrp	x8, 415000 <ferror@plt+0x13e70>
  401888:	ldr	x2, [x8, #360]
  40188c:	mov	x1, x0
  401890:	mov	x0, x19
  401894:	bl	401160 <fprintf@plt>
  401898:	adrp	x1, 404000 <ferror@plt+0x2e70>
  40189c:	add	x1, x1, #0x843
  4018a0:	mov	w2, #0x5                   	// #5
  4018a4:	mov	x0, xzr
  4018a8:	bl	401110 <dcgettext@plt>
  4018ac:	mov	x1, x19
  4018b0:	bl	400f80 <fputs@plt>
  4018b4:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4018b8:	add	x1, x1, #0x84e
  4018bc:	mov	w2, #0x5                   	// #5
  4018c0:	mov	x0, xzr
  4018c4:	bl	401110 <dcgettext@plt>
  4018c8:	mov	x1, x19
  4018cc:	bl	400f80 <fputs@plt>
  4018d0:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4018d4:	add	x1, x1, #0x87c
  4018d8:	mov	w2, #0x5                   	// #5
  4018dc:	mov	x0, xzr
  4018e0:	bl	401110 <dcgettext@plt>
  4018e4:	mov	x1, x19
  4018e8:	bl	400f80 <fputs@plt>
  4018ec:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4018f0:	add	x1, x1, #0x91b
  4018f4:	mov	w2, #0x5                   	// #5
  4018f8:	mov	x0, xzr
  4018fc:	bl	401110 <dcgettext@plt>
  401900:	mov	x1, x19
  401904:	bl	400f80 <fputs@plt>
  401908:	adrp	x1, 404000 <ferror@plt+0x2e70>
  40190c:	add	x1, x1, #0x8a1
  401910:	mov	w2, #0x5                   	// #5
  401914:	mov	x0, xzr
  401918:	bl	401110 <dcgettext@plt>
  40191c:	mov	x1, x19
  401920:	bl	400f80 <fputs@plt>
  401924:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401928:	add	x1, x1, #0x8cd
  40192c:	mov	w2, #0x5                   	// #5
  401930:	mov	x0, xzr
  401934:	bl	401110 <dcgettext@plt>
  401938:	mov	x1, x19
  40193c:	bl	400f80 <fputs@plt>
  401940:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401944:	add	x1, x1, #0x902
  401948:	mov	w2, #0x5                   	// #5
  40194c:	mov	x0, xzr
  401950:	bl	401110 <dcgettext@plt>
  401954:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401958:	mov	x1, x0
  40195c:	add	x2, x2, #0x91d
  401960:	mov	x0, x19
  401964:	bl	401160 <fprintf@plt>
  401968:	adrp	x8, 415000 <ferror@plt+0x13e70>
  40196c:	ldr	x8, [x8, #328]
  401970:	cmp	x8, x19
  401974:	cset	w0, eq  // eq = none
  401978:	bl	400f90 <exit@plt>
  40197c:	stp	x29, x30, [sp, #-64]!
  401980:	adrp	x1, 401000 <__fpending@plt>
  401984:	stp	x20, x19, [sp, #48]
  401988:	mov	w19, w0
  40198c:	add	x1, x1, #0x97c
  401990:	mov	w0, #0x1c                  	// #28
  401994:	str	x23, [sp, #16]
  401998:	stp	x22, x21, [sp, #32]
  40199c:	mov	x29, sp
  4019a0:	bl	401020 <signal@plt>
  4019a4:	adrp	x8, 415000 <ferror@plt+0x13e70>
  4019a8:	ldr	w0, [x8, #308]
  4019ac:	add	x2, x29, #0x18
  4019b0:	mov	w1, #0x5413                	// #21523
  4019b4:	bl	401170 <ioctl@plt>
  4019b8:	cmn	w0, #0x1
  4019bc:	adrp	x20, 415000 <ferror@plt+0x13e70>
  4019c0:	adrp	x21, 415000 <ferror@plt+0x13e70>
  4019c4:	b.eq	4019e0 <ferror@plt+0x850>  // b.none
  4019c8:	ldrh	w8, [x29, #26]
  4019cc:	cbz	w8, 4019d4 <ferror@plt+0x844>
  4019d0:	str	w8, [x20, #316]
  4019d4:	ldrh	w8, [x29, #24]
  4019d8:	cbz	w8, 4019e0 <ferror@plt+0x850>
  4019dc:	str	w8, [x21, #312]
  4019e0:	ldr	w8, [x20, #316]
  4019e4:	mov	w9, #0xfffd                	// #65533
  4019e8:	movk	w9, #0x7fff, lsl #16
  4019ec:	sub	w8, w8, #0x2
  4019f0:	cmp	w8, w9
  4019f4:	b.cc	401a1c <ferror@plt+0x88c>  // b.lo, b.ul, b.last
  4019f8:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4019fc:	add	x1, x1, #0x926
  401a00:	mov	w2, #0x5                   	// #5
  401a04:	mov	x0, xzr
  401a08:	bl	401110 <dcgettext@plt>
  401a0c:	mov	x2, x0
  401a10:	mov	w0, #0x1                   	// #1
  401a14:	mov	w1, wzr
  401a18:	bl	400fb0 <error@plt>
  401a1c:	ldr	w8, [x21, #312]
  401a20:	cmp	w8, #0x2
  401a24:	b.lt	401a3c <ferror@plt+0x8ac>  // b.tstop
  401a28:	ldr	w9, [x20, #316]
  401a2c:	mov	w10, #0x7fffffff            	// #2147483647
  401a30:	sdiv	w10, w10, w9
  401a34:	cmp	w8, w10
  401a38:	b.lt	401a68 <ferror@plt+0x8d8>  // b.tstop
  401a3c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401a40:	add	x1, x1, #0x926
  401a44:	mov	w2, #0x5                   	// #5
  401a48:	mov	x0, xzr
  401a4c:	bl	401110 <dcgettext@plt>
  401a50:	mov	x2, x0
  401a54:	mov	w0, #0x1                   	// #1
  401a58:	mov	w1, wzr
  401a5c:	bl	400fb0 <error@plt>
  401a60:	ldr	w8, [x21, #312]
  401a64:	ldr	w9, [x20, #316]
  401a68:	mul	w8, w9, w8
  401a6c:	adrp	x22, 415000 <ferror@plt+0x13e70>
  401a70:	cmp	w8, #0x1
  401a74:	str	w8, [x22, #712]
  401a78:	b.gt	401aa4 <ferror@plt+0x914>
  401a7c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401a80:	add	x1, x1, #0x944
  401a84:	mov	w2, #0x5                   	// #5
  401a88:	mov	x0, xzr
  401a8c:	bl	401110 <dcgettext@plt>
  401a90:	mov	x2, x0
  401a94:	mov	w0, #0x1                   	// #1
  401a98:	mov	w1, wzr
  401a9c:	bl	400fb0 <error@plt>
  401aa0:	ldr	w8, [x22, #712]
  401aa4:	adrp	x23, 415000 <ferror@plt+0x13e70>
  401aa8:	ldr	x0, [x23, #704]
  401aac:	sxtw	x20, w8
  401ab0:	cbz	x0, 401ac0 <ferror@plt+0x930>
  401ab4:	mov	x1, x20
  401ab8:	bl	401090 <realloc@plt>
  401abc:	b	401ac8 <ferror@plt+0x938>
  401ac0:	mov	x0, x20
  401ac4:	bl	401040 <malloc@plt>
  401ac8:	mov	x21, x0
  401acc:	cbz	w20, 401aec <ferror@plt+0x95c>
  401ad0:	cbnz	x21, 401aec <ferror@plt+0x95c>
  401ad4:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401ad8:	add	x2, x2, #0x955
  401adc:	mov	w0, #0x1                   	// #1
  401ae0:	mov	w1, wzr
  401ae4:	mov	x3, x20
  401ae8:	bl	400fb0 <error@plt>
  401aec:	ldrsw	x20, [x22, #712]
  401af0:	mov	w1, #0x20                  	// #32
  401af4:	mov	x0, x21
  401af8:	str	x21, [x23, #704]
  401afc:	sub	x2, x20, #0x1
  401b00:	bl	401080 <memset@plt>
  401b04:	add	x8, x21, x20
  401b08:	sturb	wzr, [x8, #-2]
  401b0c:	cbnz	w19, 401b24 <ferror@plt+0x994>
  401b10:	ldp	x20, x19, [sp, #48]
  401b14:	ldp	x22, x21, [sp, #32]
  401b18:	ldr	x23, [sp, #16]
  401b1c:	ldp	x29, x30, [sp], #64
  401b20:	ret
  401b24:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401b28:	add	x0, x0, #0x188
  401b2c:	mov	w1, #0x1                   	// #1
  401b30:	bl	401120 <longjmp@plt>
  401b34:	stp	x29, x30, [sp, #-16]!
  401b38:	adrp	x1, 401000 <__fpending@plt>
  401b3c:	add	x1, x1, #0xb34
  401b40:	mov	w0, #0xe                   	// #14
  401b44:	mov	x29, sp
  401b48:	bl	401020 <signal@plt>
  401b4c:	adrp	x8, 415000 <ferror@plt+0x13e70>
  401b50:	ldr	w0, [x8, #304]
  401b54:	ldp	x29, x30, [sp], #16
  401b58:	b	401150 <alarm@plt>
  401b5c:	stp	x29, x30, [sp, #-48]!
  401b60:	stp	x20, x19, [sp, #32]
  401b64:	mov	x29, sp
  401b68:	mov	x20, x1
  401b6c:	mov	x19, x0
  401b70:	str	x21, [sp, #16]
  401b74:	str	xzr, [x29, #24]
  401b78:	cbz	x0, 401ba8 <ferror@plt+0xa18>
  401b7c:	ldrb	w8, [x19]
  401b80:	cbz	w8, 401ba8 <ferror@plt+0xa18>
  401b84:	bl	401140 <__errno_location@plt>
  401b88:	mov	x21, x0
  401b8c:	str	wzr, [x0]
  401b90:	add	x1, x29, #0x18
  401b94:	mov	w2, #0xa                   	// #10
  401b98:	mov	x0, x19
  401b9c:	bl	401100 <strtol@plt>
  401ba0:	ldr	w8, [x21]
  401ba4:	cbz	w8, 401bdc <ferror@plt+0xa4c>
  401ba8:	bl	401140 <__errno_location@plt>
  401bac:	ldr	w1, [x0]
  401bb0:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401bb4:	add	x2, x2, #0x9b0
  401bb8:	mov	w0, #0x1                   	// #1
  401bbc:	mov	x3, x20
  401bc0:	mov	x4, x19
  401bc4:	bl	400fb0 <error@plt>
  401bc8:	mov	x0, xzr
  401bcc:	ldp	x20, x19, [sp, #32]
  401bd0:	ldr	x21, [sp, #16]
  401bd4:	ldp	x29, x30, [sp], #48
  401bd8:	ret
  401bdc:	ldr	x8, [x29, #24]
  401be0:	cmp	x8, x19
  401be4:	b.eq	401ba8 <ferror@plt+0xa18>  // b.none
  401be8:	cbz	x8, 401ba8 <ferror@plt+0xa18>
  401bec:	ldrb	w8, [x8]
  401bf0:	cbnz	w8, 401ba8 <ferror@plt+0xa18>
  401bf4:	b	401bcc <ferror@plt+0xa3c>
  401bf8:	stp	x29, x30, [sp, #-48]!
  401bfc:	stp	x20, x19, [sp, #32]
  401c00:	mov	x29, sp
  401c04:	mov	x20, x1
  401c08:	mov	x19, x0
  401c0c:	str	x21, [sp, #16]
  401c10:	str	xzr, [x29, #24]
  401c14:	cbz	x0, 401c40 <ferror@plt+0xab0>
  401c18:	ldrb	w8, [x19]
  401c1c:	cbz	w8, 401c40 <ferror@plt+0xab0>
  401c20:	bl	401140 <__errno_location@plt>
  401c24:	mov	x21, x0
  401c28:	str	wzr, [x0]
  401c2c:	add	x1, x29, #0x18
  401c30:	mov	x0, x19
  401c34:	bl	400fd0 <strtod@plt>
  401c38:	ldr	w8, [x21]
  401c3c:	cbz	w8, 401c74 <ferror@plt+0xae4>
  401c40:	bl	401140 <__errno_location@plt>
  401c44:	ldr	w1, [x0]
  401c48:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401c4c:	add	x2, x2, #0x9b0
  401c50:	mov	w0, #0x1                   	// #1
  401c54:	mov	x3, x20
  401c58:	mov	x4, x19
  401c5c:	bl	400fb0 <error@plt>
  401c60:	fmov	d0, xzr
  401c64:	ldp	x20, x19, [sp, #32]
  401c68:	ldr	x21, [sp, #16]
  401c6c:	ldp	x29, x30, [sp], #48
  401c70:	ret
  401c74:	ldr	x8, [x29, #24]
  401c78:	cmp	x8, x19
  401c7c:	b.eq	401c40 <ferror@plt+0xab0>  // b.none
  401c80:	cbz	x8, 401c40 <ferror@plt+0xab0>
  401c84:	ldrb	w8, [x8]
  401c88:	cbnz	w8, 401c40 <ferror@plt+0xab0>
  401c8c:	b	401c64 <ferror@plt+0xad4>
  401c90:	sub	sp, sp, #0x90
  401c94:	stp	x20, x19, [sp, #128]
  401c98:	mov	x20, x1
  401c9c:	mov	x19, x0
  401ca0:	stp	x29, x30, [sp, #48]
  401ca4:	stp	x28, x27, [sp, #64]
  401ca8:	stp	x26, x25, [sp, #80]
  401cac:	stp	x24, x23, [sp, #96]
  401cb0:	stp	x22, x21, [sp, #112]
  401cb4:	add	x29, sp, #0x30
  401cb8:	cbz	x0, 401e54 <ferror@plt+0xcc4>
  401cbc:	ldrb	w22, [x19]
  401cc0:	cbz	x22, 401e54 <ferror@plt+0xcc4>
  401cc4:	bl	4010f0 <__ctype_b_loc@plt>
  401cc8:	ldr	x23, [x0]
  401ccc:	mov	x21, x0
  401cd0:	mov	x24, x19
  401cd4:	ldrh	w8, [x23, x22, lsl #1]
  401cd8:	tbz	w8, #13, 401cec <ferror@plt+0xb5c>
  401cdc:	mov	x24, x19
  401ce0:	ldrb	w22, [x24, #1]!
  401ce4:	ldrh	w8, [x23, x22, lsl #1]
  401ce8:	tbnz	w8, #13, 401ce0 <ferror@plt+0xb50>
  401cec:	cmp	w22, #0x2b
  401cf0:	b.eq	401d08 <ferror@plt+0xb78>  // b.none
  401cf4:	cmp	w22, #0x2d
  401cf8:	b.ne	401d14 <ferror@plt+0xb84>  // b.any
  401cfc:	add	x24, x24, #0x1
  401d00:	mov	w22, #0x1                   	// #1
  401d04:	b	401d18 <ferror@plt+0xb88>
  401d08:	mov	w22, wzr
  401d0c:	add	x24, x24, #0x1
  401d10:	b	401d18 <ferror@plt+0xb88>
  401d14:	mov	w22, wzr
  401d18:	ldrb	w25, [x24]
  401d1c:	adrp	x26, 404000 <ferror@plt+0x2e70>
  401d20:	ldr	q0, [x26, #2416]
  401d24:	ldrh	w27, [x23, x25, lsl #1]
  401d28:	stur	q0, [x29, #-16]
  401d2c:	tbz	w27, #11, 401dac <ferror@plt+0xc1c>
  401d30:	adrp	x8, 404000 <ferror@plt+0x2e70>
  401d34:	adrp	x9, 404000 <ferror@plt+0x2e70>
  401d38:	ldr	q0, [x8, #2432]
  401d3c:	ldr	q1, [x9, #2448]
  401d40:	mov	w28, #0x1                   	// #1
  401d44:	str	q1, [sp, #16]
  401d48:	ldr	q1, [sp, #16]
  401d4c:	bl	403194 <ferror@plt+0x2004>
  401d50:	ldrb	w8, [x24, x28]
  401d54:	add	x28, x28, #0x1
  401d58:	ldrh	w8, [x23, x8, lsl #1]
  401d5c:	tbnz	w8, #11, 401d48 <ferror@plt+0xbb8>
  401d60:	tbz	w27, #11, 401dac <ferror@plt+0xc1c>
  401d64:	ldr	q2, [x26, #2416]
  401d68:	stur	q2, [x29, #-16]
  401d6c:	and	w8, w25, #0xff
  401d70:	sub	w0, w8, #0x30
  401d74:	str	q0, [sp]
  401d78:	bl	404248 <ferror@plt+0x30b8>
  401d7c:	mov	v1.16b, v0.16b
  401d80:	ldr	q0, [sp]
  401d84:	bl	403194 <ferror@plt+0x2004>
  401d88:	mov	v1.16b, v0.16b
  401d8c:	ldur	q0, [x29, #-16]
  401d90:	bl	401fc4 <ferror@plt+0xe34>
  401d94:	stur	q0, [x29, #-16]
  401d98:	ldp	q0, q1, [sp]
  401d9c:	bl	4029e4 <ferror@plt+0x1854>
  401da0:	ldrb	w25, [x24, #1]!
  401da4:	ldrh	w8, [x23, x25, lsl #1]
  401da8:	tbnz	w8, #11, 401d6c <ferror@plt+0xbdc>
  401dac:	cmp	w25, #0x2e
  401db0:	b.eq	401de4 <ferror@plt+0xc54>  // b.none
  401db4:	ldur	q1, [x29, #-16]
  401db8:	cmp	w25, #0x2c
  401dbc:	b.eq	401de4 <ferror@plt+0xc54>  // b.none
  401dc0:	cbz	w25, 401e7c <ferror@plt+0xcec>
  401dc4:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401dc8:	add	x2, x2, #0x9b0
  401dcc:	mov	w0, #0x1                   	// #1
  401dd0:	mov	w1, #0x16                  	// #22
  401dd4:	mov	x3, x20
  401dd8:	mov	x4, x19
  401ddc:	bl	400fb0 <error@plt>
  401de0:	ldr	x23, [x21]
  401de4:	ldrb	w8, [x24, #1]
  401de8:	ldrh	w9, [x23, x8, lsl #1]
  401dec:	tbz	w9, #11, 401e4c <ferror@plt+0xcbc>
  401df0:	adrp	x9, 404000 <ferror@plt+0x2e70>
  401df4:	adrp	x10, 404000 <ferror@plt+0x2e70>
  401df8:	ldr	q1, [x9, #2432]
  401dfc:	ldr	q0, [x10, #2448]
  401e00:	add	x21, x24, #0x2
  401e04:	str	q0, [sp]
  401e08:	and	w8, w8, #0xff
  401e0c:	sub	w0, w8, #0x30
  401e10:	str	q1, [sp, #16]
  401e14:	bl	404248 <ferror@plt+0x30b8>
  401e18:	mov	v1.16b, v0.16b
  401e1c:	ldr	q0, [sp, #16]
  401e20:	bl	403194 <ferror@plt+0x2004>
  401e24:	mov	v1.16b, v0.16b
  401e28:	ldur	q0, [x29, #-16]
  401e2c:	bl	401fc4 <ferror@plt+0xe34>
  401e30:	stur	q0, [x29, #-16]
  401e34:	ldp	q1, q0, [sp]
  401e38:	bl	4029e4 <ferror@plt+0x1854>
  401e3c:	ldrb	w8, [x21], #1
  401e40:	mov	v1.16b, v0.16b
  401e44:	ldrh	w9, [x23, x8, lsl #1]
  401e48:	tbnz	w9, #11, 401e08 <ferror@plt+0xc78>
  401e4c:	ldur	q1, [x29, #-16]
  401e50:	cbz	w8, 401e7c <ferror@plt+0xcec>
  401e54:	bl	401140 <__errno_location@plt>
  401e58:	ldr	w1, [x0]
  401e5c:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401e60:	add	x2, x2, #0x9b0
  401e64:	mov	w0, #0x1                   	// #1
  401e68:	mov	x3, x20
  401e6c:	mov	x4, x19
  401e70:	bl	400fb0 <error@plt>
  401e74:	fmov	d0, xzr
  401e78:	b	401e9c <ferror@plt+0xd0c>
  401e7c:	adrp	x8, 404000 <ferror@plt+0x2e70>
  401e80:	ldr	q0, [x8, #2464]
  401e84:	stur	q1, [x29, #-16]
  401e88:	bl	403820 <ferror@plt+0x2690>
  401e8c:	cmp	w22, #0x0
  401e90:	b.ne	401e98 <ferror@plt+0xd08>  // b.any
  401e94:	ldur	q0, [x29, #-16]
  401e98:	bl	4042a4 <ferror@plt+0x3114>
  401e9c:	ldp	x20, x19, [sp, #128]
  401ea0:	ldp	x22, x21, [sp, #112]
  401ea4:	ldp	x24, x23, [sp, #96]
  401ea8:	ldp	x26, x25, [sp, #80]
  401eac:	ldp	x28, x27, [sp, #64]
  401eb0:	ldp	x29, x30, [sp, #48]
  401eb4:	add	sp, sp, #0x90
  401eb8:	ret
  401ebc:	stp	x29, x30, [sp, #-48]!
  401ec0:	str	x21, [sp, #16]
  401ec4:	stp	x20, x19, [sp, #32]
  401ec8:	mov	x29, sp
  401ecc:	mov	x20, x0
  401ed0:	bl	401000 <__fpending@plt>
  401ed4:	mov	x19, x0
  401ed8:	mov	x0, x20
  401edc:	bl	401190 <ferror@plt>
  401ee0:	mov	w21, w0
  401ee4:	mov	x0, x20
  401ee8:	bl	401030 <fclose@plt>
  401eec:	mov	w8, w0
  401ef0:	cbz	w21, 401f14 <ferror@plt+0xd84>
  401ef4:	cbnz	w8, 401f0c <ferror@plt+0xd7c>
  401ef8:	bl	401140 <__errno_location@plt>
  401efc:	ldr	w8, [x0]
  401f00:	cmp	w8, #0x20
  401f04:	b.eq	401f0c <ferror@plt+0xd7c>  // b.none
  401f08:	str	wzr, [x0]
  401f0c:	mov	w0, #0xffffffff            	// #-1
  401f10:	b	401f34 <ferror@plt+0xda4>
  401f14:	cmp	w8, #0x0
  401f18:	csetm	w0, ne  // ne = any
  401f1c:	cbnz	x19, 401f34 <ferror@plt+0xda4>
  401f20:	cbz	w8, 401f34 <ferror@plt+0xda4>
  401f24:	bl	401140 <__errno_location@plt>
  401f28:	ldr	w8, [x0]
  401f2c:	cmp	w8, #0x9
  401f30:	csetm	w0, ne  // ne = any
  401f34:	ldp	x20, x19, [sp, #32]
  401f38:	ldr	x21, [sp, #16]
  401f3c:	ldp	x29, x30, [sp], #48
  401f40:	ret
  401f44:	stp	x29, x30, [sp, #-32]!
  401f48:	adrp	x8, 415000 <ferror@plt+0x13e70>
  401f4c:	ldr	x0, [x8, #352]
  401f50:	str	x19, [sp, #16]
  401f54:	mov	x29, sp
  401f58:	bl	401ebc <ferror@plt+0xd2c>
  401f5c:	cbz	w0, 401f70 <ferror@plt+0xde0>
  401f60:	bl	401140 <__errno_location@plt>
  401f64:	ldr	w8, [x0]
  401f68:	cmp	w8, #0x20
  401f6c:	b.ne	401f8c <ferror@plt+0xdfc>  // b.any
  401f70:	adrp	x8, 415000 <ferror@plt+0x13e70>
  401f74:	ldr	x0, [x8, #328]
  401f78:	bl	401ebc <ferror@plt+0xd2c>
  401f7c:	cbnz	w0, 401fbc <ferror@plt+0xe2c>
  401f80:	ldr	x19, [sp, #16]
  401f84:	ldp	x29, x30, [sp], #32
  401f88:	ret
  401f8c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401f90:	add	x1, x1, #0x9b9
  401f94:	mov	w2, #0x5                   	// #5
  401f98:	mov	x19, x0
  401f9c:	mov	x0, xzr
  401fa0:	bl	401110 <dcgettext@plt>
  401fa4:	ldr	w1, [x19]
  401fa8:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401fac:	mov	x3, x0
  401fb0:	add	x2, x2, #0x9c5
  401fb4:	mov	w0, wzr
  401fb8:	bl	400fb0 <error@plt>
  401fbc:	mov	w0, #0x1                   	// #1
  401fc0:	bl	400f70 <_exit@plt>
  401fc4:	stp	x29, x30, [sp, #-32]!
  401fc8:	mov	x29, sp
  401fcc:	str	q0, [sp, #16]
  401fd0:	ldp	x9, x5, [sp, #16]
  401fd4:	str	q1, [sp, #16]
  401fd8:	ldp	x1, x2, [sp, #16]
  401fdc:	mrs	x10, fpcr
  401fe0:	ubfx	x0, x5, #48, #15
  401fe4:	ubfx	x12, x2, #48, #15
  401fe8:	ubfiz	x3, x5, #3, #48
  401fec:	lsr	x11, x2, #63
  401ff0:	mov	x4, x0
  401ff4:	ubfiz	x2, x2, #3, #48
  401ff8:	sub	w0, w0, w12
  401ffc:	lsr	x8, x5, #63
  402000:	mov	x14, x1
  402004:	orr	x2, x2, x1, lsr #61
  402008:	cmp	x11, x5, lsr #63
  40200c:	orr	x3, x3, x9, lsr #61
  402010:	lsl	x7, x9, #3
  402014:	mov	x6, x12
  402018:	lsl	x1, x1, #3
  40201c:	mov	w5, w0
  402020:	b.ne	402428 <ferror@plt+0x1298>  // b.any
  402024:	cmp	w0, #0x0
  402028:	b.le	402168 <ferror@plt+0xfd8>
  40202c:	mov	x9, #0x7fff                	// #32767
  402030:	cbnz	x12, 4020d0 <ferror@plt+0xf40>
  402034:	orr	x5, x2, x1
  402038:	cbnz	x5, 402064 <ferror@plt+0xed4>
  40203c:	cmp	x4, x9
  402040:	b.ne	402814 <ferror@plt+0x1684>  // b.any
  402044:	orr	x1, x3, x7
  402048:	cbz	x1, 402898 <ferror@plt+0x1708>
  40204c:	lsr	x0, x3, #50
  402050:	mov	x2, x3
  402054:	eor	x0, x0, #0x1
  402058:	mov	x1, x7
  40205c:	and	w0, w0, #0x1
  402060:	b	4022ac <ferror@plt+0x111c>
  402064:	subs	w5, w0, #0x1
  402068:	b.ne	4020a8 <ferror@plt+0xf18>  // b.any
  40206c:	adds	x1, x7, x1
  402070:	mov	x7, x1
  402074:	adc	x3, x3, x2
  402078:	tbz	x3, #51, 402814 <ferror@plt+0x1684>
  40207c:	add	x4, x4, #0x1
  402080:	mov	x0, #0x7fff                	// #32767
  402084:	cmp	x4, x0
  402088:	b.eq	4023ec <ferror@plt+0x125c>  // b.none
  40208c:	and	x2, x3, #0xfff7ffffffffffff
  402090:	and	x1, x7, #0x1
  402094:	orr	x1, x1, x7, lsr #1
  402098:	orr	x1, x1, x3, lsl #63
  40209c:	lsr	x2, x2, #1
  4020a0:	mov	w0, #0x0                   	// #0
  4020a4:	b	40219c <ferror@plt+0x100c>
  4020a8:	cmp	x4, x9
  4020ac:	b.ne	4020dc <ferror@plt+0xf4c>  // b.any
  4020b0:	orr	x1, x3, x7
  4020b4:	cbz	x1, 402898 <ferror@plt+0x1708>
  4020b8:	lsr	x0, x3, #50
  4020bc:	mov	x2, x3
  4020c0:	eor	x0, x0, #0x1
  4020c4:	mov	x1, x7
  4020c8:	and	w0, w0, #0x1
  4020cc:	b	40219c <ferror@plt+0x100c>
  4020d0:	cmp	x4, x9
  4020d4:	b.eq	4020b0 <ferror@plt+0xf20>  // b.none
  4020d8:	orr	x2, x2, #0x8000000000000
  4020dc:	cmp	w5, #0x74
  4020e0:	b.gt	402158 <ferror@plt+0xfc8>
  4020e4:	cmp	w5, #0x3f
  4020e8:	b.gt	402124 <ferror@plt+0xf94>
  4020ec:	mov	w6, #0x40                  	// #64
  4020f0:	sub	w6, w6, w5
  4020f4:	lsr	x9, x1, x5
  4020f8:	lsl	x1, x1, x6
  4020fc:	cmp	x1, #0x0
  402100:	lsl	x0, x2, x6
  402104:	cset	x1, ne  // ne = any
  402108:	orr	x0, x0, x9
  40210c:	lsr	x2, x2, x5
  402110:	orr	x0, x0, x1
  402114:	adds	x1, x0, x7
  402118:	mov	x7, x1
  40211c:	adc	x3, x2, x3
  402120:	b	402078 <ferror@plt+0xee8>
  402124:	sub	w0, w5, #0x40
  402128:	mov	w6, #0x80                  	// #128
  40212c:	sub	w6, w6, w5
  402130:	cmp	w5, #0x40
  402134:	lsr	x0, x2, x0
  402138:	lsl	x2, x2, x6
  40213c:	csel	x2, x2, xzr, ne  // ne = any
  402140:	orr	x1, x2, x1
  402144:	cmp	x1, #0x0
  402148:	cset	x1, ne  // ne = any
  40214c:	orr	x0, x0, x1
  402150:	mov	x2, #0x0                   	// #0
  402154:	b	402114 <ferror@plt+0xf84>
  402158:	orr	x1, x2, x1
  40215c:	cmp	x1, #0x0
  402160:	cset	x0, ne  // ne = any
  402164:	b	402150 <ferror@plt+0xfc0>
  402168:	b.eq	40226c <ferror@plt+0x10dc>  // b.none
  40216c:	mov	x5, #0x7fff                	// #32767
  402170:	cbnz	x4, 402214 <ferror@plt+0x1084>
  402174:	orr	x4, x3, x7
  402178:	cbnz	x4, 4021a4 <ferror@plt+0x1014>
  40217c:	cmp	x12, x5
  402180:	b.ne	402824 <ferror@plt+0x1694>  // b.any
  402184:	orr	x0, x2, x1
  402188:	cbz	x0, 40286c <ferror@plt+0x16dc>
  40218c:	lsr	x0, x2, #50
  402190:	mov	x4, x6
  402194:	eor	x0, x0, #0x1
  402198:	and	w0, w0, #0x1
  40219c:	mov	w5, #0x0                   	// #0
  4021a0:	b	4022ac <ferror@plt+0x111c>
  4021a4:	cmn	w0, #0x1
  4021a8:	b.ne	4021c0 <ferror@plt+0x1030>  // b.any
  4021ac:	adds	x1, x7, x1
  4021b0:	mov	x7, x1
  4021b4:	adc	x3, x3, x2
  4021b8:	mov	x4, x6
  4021bc:	b	402078 <ferror@plt+0xee8>
  4021c0:	cmp	x12, x5
  4021c4:	b.eq	402184 <ferror@plt+0xff4>  // b.none
  4021c8:	mvn	w0, w0
  4021cc:	cmp	w0, #0x74
  4021d0:	b.gt	40225c <ferror@plt+0x10cc>
  4021d4:	cmp	w0, #0x3f
  4021d8:	b.gt	402228 <ferror@plt+0x1098>
  4021dc:	mov	w5, #0x40                  	// #64
  4021e0:	sub	w5, w5, w0
  4021e4:	lsr	x9, x7, x0
  4021e8:	lsl	x7, x7, x5
  4021ec:	cmp	x7, #0x0
  4021f0:	cset	x7, ne  // ne = any
  4021f4:	lsl	x4, x3, x5
  4021f8:	orr	x4, x4, x9
  4021fc:	lsr	x0, x3, x0
  402200:	orr	x7, x4, x7
  402204:	adds	x1, x7, x1
  402208:	mov	x7, x1
  40220c:	adc	x3, x0, x2
  402210:	b	4021b8 <ferror@plt+0x1028>
  402214:	cmp	x12, x5
  402218:	b.eq	402184 <ferror@plt+0xff4>  // b.none
  40221c:	neg	w0, w0
  402220:	orr	x3, x3, #0x8000000000000
  402224:	b	4021cc <ferror@plt+0x103c>
  402228:	sub	w4, w0, #0x40
  40222c:	mov	w5, #0x80                  	// #128
  402230:	sub	w5, w5, w0
  402234:	cmp	w0, #0x40
  402238:	lsr	x4, x3, x4
  40223c:	lsl	x3, x3, x5
  402240:	csel	x3, x3, xzr, ne  // ne = any
  402244:	orr	x3, x3, x7
  402248:	cmp	x3, #0x0
  40224c:	cset	x7, ne  // ne = any
  402250:	orr	x7, x4, x7
  402254:	mov	x0, #0x0                   	// #0
  402258:	b	402204 <ferror@plt+0x1074>
  40225c:	orr	x3, x3, x7
  402260:	cmp	x3, #0x0
  402264:	cset	x7, ne  // ne = any
  402268:	b	402254 <ferror@plt+0x10c4>
  40226c:	add	x0, x4, #0x1
  402270:	mov	x13, #0x7fff                	// #32767
  402274:	tst	x0, #0x7ffe
  402278:	b.ne	402388 <ferror@plt+0x11f8>  // b.any
  40227c:	orr	x12, x3, x7
  402280:	cbnz	x4, 4022ec <ferror@plt+0x115c>
  402284:	cbz	x12, 402848 <ferror@plt+0x16b8>
  402288:	orr	x0, x2, x1
  40228c:	cbz	x0, 402634 <ferror@plt+0x14a4>
  402290:	adds	x1, x7, x1
  402294:	mov	x7, x1
  402298:	adc	x3, x3, x2
  40229c:	tbz	x3, #51, 402634 <ferror@plt+0x14a4>
  4022a0:	and	x2, x3, #0xfff7ffffffffffff
  4022a4:	mov	w0, #0x0                   	// #0
  4022a8:	mov	x4, #0x1                   	// #1
  4022ac:	tst	x1, #0x7
  4022b0:	b.eq	4028c8 <ferror@plt+0x1738>  // b.none
  4022b4:	and	x3, x10, #0xc00000
  4022b8:	orr	w0, w0, #0x10
  4022bc:	cmp	x3, #0x400, lsl #12
  4022c0:	b.eq	4028b4 <ferror@plt+0x1724>  // b.none
  4022c4:	cmp	x3, #0x800, lsl #12
  4022c8:	b.eq	4028c0 <ferror@plt+0x1730>  // b.none
  4022cc:	cbnz	x3, 4022e4 <ferror@plt+0x1154>
  4022d0:	and	x3, x1, #0xf
  4022d4:	cmp	x3, #0x4
  4022d8:	b.eq	4022e4 <ferror@plt+0x1154>  // b.none
  4022dc:	adds	x1, x1, #0x4
  4022e0:	cinc	x2, x2, cs  // cs = hs, nlast
  4022e4:	cbz	w5, 4028d8 <ferror@plt+0x1748>
  4022e8:	b	4028d4 <ferror@plt+0x1744>
  4022ec:	cmp	x4, x13
  4022f0:	b.ne	402354 <ferror@plt+0x11c4>  // b.any
  4022f4:	cbz	x12, 4029b8 <ferror@plt+0x1828>
  4022f8:	lsr	x0, x3, #50
  4022fc:	cmp	x6, x4
  402300:	eor	x0, x0, #0x1
  402304:	and	w0, w0, #0x1
  402308:	b.ne	402374 <ferror@plt+0x11e4>  // b.any
  40230c:	orr	x4, x2, x1
  402310:	cbz	x4, 4029b0 <ferror@plt+0x1820>
  402314:	tst	x2, #0x4000000000000
  402318:	csinc	w0, w0, wzr, ne  // ne = any
  40231c:	cbz	x12, 40236c <ferror@plt+0x11dc>
  402320:	and	x9, x9, #0x1fffffffffffffff
  402324:	lsr	x1, x3, #3
  402328:	orr	x9, x9, x3, lsl #61
  40232c:	tbz	x3, #50, 402348 <ferror@plt+0x11b8>
  402330:	lsr	x3, x2, #3
  402334:	tbnz	x2, #50, 402348 <ferror@plt+0x11b8>
  402338:	and	x1, x14, #0x1fffffffffffffff
  40233c:	mov	x8, x11
  402340:	orr	x9, x1, x2, lsl #61
  402344:	mov	x1, x3
  402348:	extr	x2, x1, x9, #61
  40234c:	lsl	x1, x9, #3
  402350:	b	40236c <ferror@plt+0x11dc>
  402354:	cmp	x6, x13
  402358:	b.ne	402364 <ferror@plt+0x11d4>  // b.any
  40235c:	mov	w0, #0x0                   	// #0
  402360:	b	40230c <ferror@plt+0x117c>
  402364:	mov	w0, #0x0                   	// #0
  402368:	cbnz	x12, 402374 <ferror@plt+0x11e4>
  40236c:	mov	x4, #0x7fff                	// #32767
  402370:	b	4022ac <ferror@plt+0x111c>
  402374:	orr	x1, x2, x1
  402378:	cbnz	x1, 402320 <ferror@plt+0x1190>
  40237c:	mov	x2, x3
  402380:	mov	x1, x7
  402384:	b	40236c <ferror@plt+0x11dc>
  402388:	cmp	x0, x13
  40238c:	b.eq	4023ac <ferror@plt+0x121c>  // b.none
  402390:	adds	x1, x7, x1
  402394:	mov	x4, x0
  402398:	adc	x2, x3, x2
  40239c:	extr	x1, x2, x1, #1
  4023a0:	lsr	x2, x2, #1
  4023a4:	mov	w0, #0x0                   	// #0
  4023a8:	b	4022ac <ferror@plt+0x111c>
  4023ac:	ands	x1, x10, #0xc00000
  4023b0:	b.eq	40287c <ferror@plt+0x16ec>  // b.none
  4023b4:	cmp	x1, #0x400, lsl #12
  4023b8:	b.ne	4023d0 <ferror@plt+0x1240>  // b.any
  4023bc:	cbnz	x8, 4023dc <ferror@plt+0x124c>
  4023c0:	mov	x4, x0
  4023c4:	mov	x2, #0x0                   	// #0
  4023c8:	mov	x1, #0x0                   	// #0
  4023cc:	b	402884 <ferror@plt+0x16f4>
  4023d0:	cmp	x1, #0x800, lsl #12
  4023d4:	b.ne	4023dc <ferror@plt+0x124c>  // b.any
  4023d8:	cbnz	x8, 4023c0 <ferror@plt+0x1230>
  4023dc:	mov	x2, #0xffffffffffffffff    	// #-1
  4023e0:	mov	x4, #0x7ffe                	// #32766
  4023e4:	mov	x1, x2
  4023e8:	b	402884 <ferror@plt+0x16f4>
  4023ec:	ands	x1, x10, #0xc00000
  4023f0:	b.eq	40288c <ferror@plt+0x16fc>  // b.none
  4023f4:	cmp	x1, #0x400, lsl #12
  4023f8:	b.ne	40240c <ferror@plt+0x127c>  // b.any
  4023fc:	cbnz	x8, 402418 <ferror@plt+0x1288>
  402400:	mov	x2, #0x0                   	// #0
  402404:	mov	x1, #0x0                   	// #0
  402408:	b	402890 <ferror@plt+0x1700>
  40240c:	cmp	x1, #0x800, lsl #12
  402410:	b.ne	402418 <ferror@plt+0x1288>  // b.any
  402414:	cbnz	x8, 402400 <ferror@plt+0x1270>
  402418:	mov	x2, #0xffffffffffffffff    	// #-1
  40241c:	mov	x4, #0x7ffe                	// #32766
  402420:	mov	x1, x2
  402424:	b	402890 <ferror@plt+0x1700>
  402428:	cmp	w0, #0x0
  40242c:	b.le	402500 <ferror@plt+0x1370>
  402430:	mov	x9, #0x7fff                	// #32767
  402434:	cbnz	x12, 4024ac <ferror@plt+0x131c>
  402438:	orr	x5, x2, x1
  40243c:	cbz	x5, 40203c <ferror@plt+0xeac>
  402440:	subs	w5, w0, #0x1
  402444:	b.ne	402460 <ferror@plt+0x12d0>  // b.any
  402448:	subs	x7, x7, x1
  40244c:	sbc	x3, x3, x2
  402450:	tbz	x3, #51, 402814 <ferror@plt+0x1684>
  402454:	and	x5, x3, #0x7ffffffffffff
  402458:	mov	x6, x7
  40245c:	b	402744 <ferror@plt+0x15b4>
  402460:	cmp	x4, x9
  402464:	b.eq	4020b0 <ferror@plt+0xf20>  // b.none
  402468:	cmp	w5, #0x74
  40246c:	b.gt	4024f0 <ferror@plt+0x1360>
  402470:	cmp	w5, #0x3f
  402474:	b.gt	4024bc <ferror@plt+0x132c>
  402478:	mov	w6, #0x40                  	// #64
  40247c:	sub	w6, w6, w5
  402480:	lsr	x9, x1, x5
  402484:	lsl	x1, x1, x6
  402488:	cmp	x1, #0x0
  40248c:	lsl	x0, x2, x6
  402490:	cset	x1, ne  // ne = any
  402494:	orr	x0, x0, x9
  402498:	lsr	x2, x2, x5
  40249c:	orr	x0, x0, x1
  4024a0:	subs	x7, x7, x0
  4024a4:	sbc	x3, x3, x2
  4024a8:	b	402450 <ferror@plt+0x12c0>
  4024ac:	cmp	x4, x9
  4024b0:	b.eq	4020b0 <ferror@plt+0xf20>  // b.none
  4024b4:	orr	x2, x2, #0x8000000000000
  4024b8:	b	402468 <ferror@plt+0x12d8>
  4024bc:	sub	w0, w5, #0x40
  4024c0:	mov	w6, #0x80                  	// #128
  4024c4:	sub	w6, w6, w5
  4024c8:	cmp	w5, #0x40
  4024cc:	lsr	x0, x2, x0
  4024d0:	lsl	x2, x2, x6
  4024d4:	csel	x2, x2, xzr, ne  // ne = any
  4024d8:	orr	x1, x2, x1
  4024dc:	cmp	x1, #0x0
  4024e0:	cset	x1, ne  // ne = any
  4024e4:	orr	x0, x0, x1
  4024e8:	mov	x2, #0x0                   	// #0
  4024ec:	b	4024a0 <ferror@plt+0x1310>
  4024f0:	orr	x1, x2, x1
  4024f4:	cmp	x1, #0x0
  4024f8:	cset	x0, ne  // ne = any
  4024fc:	b	4024e8 <ferror@plt+0x1358>
  402500:	b.eq	402600 <ferror@plt+0x1470>  // b.none
  402504:	mov	x5, #0x7fff                	// #32767
  402508:	cbnz	x4, 4025a8 <ferror@plt+0x1418>
  40250c:	orr	x4, x3, x7
  402510:	cbnz	x4, 40253c <ferror@plt+0x13ac>
  402514:	cmp	x12, x5
  402518:	b.ne	402834 <ferror@plt+0x16a4>  // b.any
  40251c:	orr	x0, x2, x1
  402520:	cbz	x0, 4028a0 <ferror@plt+0x1710>
  402524:	lsr	x0, x2, #50
  402528:	mov	x4, x6
  40252c:	eor	x0, x0, #0x1
  402530:	mov	x8, x11
  402534:	and	w0, w0, #0x1
  402538:	b	40219c <ferror@plt+0x100c>
  40253c:	cmn	w0, #0x1
  402540:	b.ne	402558 <ferror@plt+0x13c8>  // b.any
  402544:	subs	x7, x1, x7
  402548:	sbc	x3, x2, x3
  40254c:	mov	x4, x6
  402550:	mov	x8, x11
  402554:	b	402450 <ferror@plt+0x12c0>
  402558:	cmp	x12, x5
  40255c:	b.eq	40251c <ferror@plt+0x138c>  // b.none
  402560:	mvn	w0, w0
  402564:	cmp	w0, #0x74
  402568:	b.gt	4025f0 <ferror@plt+0x1460>
  40256c:	cmp	w0, #0x3f
  402570:	b.gt	4025bc <ferror@plt+0x142c>
  402574:	mov	w5, #0x40                  	// #64
  402578:	sub	w5, w5, w0
  40257c:	lsr	x8, x7, x0
  402580:	lsl	x7, x7, x5
  402584:	cmp	x7, #0x0
  402588:	lsl	x4, x3, x5
  40258c:	cset	x5, ne  // ne = any
  402590:	orr	x4, x4, x8
  402594:	lsr	x0, x3, x0
  402598:	orr	x4, x4, x5
  40259c:	subs	x7, x1, x4
  4025a0:	sbc	x3, x2, x0
  4025a4:	b	40254c <ferror@plt+0x13bc>
  4025a8:	cmp	x12, x5
  4025ac:	b.eq	40251c <ferror@plt+0x138c>  // b.none
  4025b0:	neg	w0, w0
  4025b4:	orr	x3, x3, #0x8000000000000
  4025b8:	b	402564 <ferror@plt+0x13d4>
  4025bc:	sub	w4, w0, #0x40
  4025c0:	mov	w5, #0x80                  	// #128
  4025c4:	sub	w5, w5, w0
  4025c8:	cmp	w0, #0x40
  4025cc:	lsr	x4, x3, x4
  4025d0:	lsl	x3, x3, x5
  4025d4:	csel	x3, x3, xzr, ne  // ne = any
  4025d8:	orr	x3, x3, x7
  4025dc:	cmp	x3, #0x0
  4025e0:	cset	x0, ne  // ne = any
  4025e4:	orr	x4, x4, x0
  4025e8:	mov	x0, #0x0                   	// #0
  4025ec:	b	40259c <ferror@plt+0x140c>
  4025f0:	orr	x3, x3, x7
  4025f4:	cmp	x3, #0x0
  4025f8:	cset	x4, ne  // ne = any
  4025fc:	b	4025e8 <ferror@plt+0x1458>
  402600:	add	x0, x4, #0x1
  402604:	tst	x0, #0x7ffe
  402608:	b.ne	402724 <ferror@plt+0x1594>  // b.any
  40260c:	orr	x12, x3, x7
  402610:	orr	x13, x2, x1
  402614:	cbnz	x4, 402690 <ferror@plt+0x1500>
  402618:	cbnz	x12, 402650 <ferror@plt+0x14c0>
  40261c:	cbnz	x13, 402854 <ferror@plt+0x16c4>
  402620:	and	x0, x10, #0xc00000
  402624:	mov	x3, #0x0                   	// #0
  402628:	cmp	x0, #0x800, lsl #12
  40262c:	mov	x7, #0x0                   	// #0
  402630:	cset	x8, eq  // eq = none
  402634:	orr	x0, x7, x3
  402638:	mov	x2, x3
  40263c:	cmp	x0, #0x0
  402640:	mov	x1, x7
  402644:	cset	w5, ne  // ne = any
  402648:	mov	x4, #0x0                   	// #0
  40264c:	b	4023a4 <ferror@plt+0x1214>
  402650:	cbz	x13, 402634 <ferror@plt+0x14a4>
  402654:	subs	x4, x7, x1
  402658:	cmp	x7, x1
  40265c:	sbc	x0, x3, x2
  402660:	tbz	x0, #51, 402674 <ferror@plt+0x14e4>
  402664:	subs	x7, x1, x7
  402668:	sbc	x3, x2, x3
  40266c:	mov	x8, x11
  402670:	b	402634 <ferror@plt+0x14a4>
  402674:	orr	x7, x4, x0
  402678:	cbnz	x7, 402860 <ferror@plt+0x16d0>
  40267c:	and	x0, x10, #0xc00000
  402680:	cmp	x0, #0x800, lsl #12
  402684:	cset	x8, eq  // eq = none
  402688:	mov	x3, #0x0                   	// #0
  40268c:	b	402634 <ferror@plt+0x14a4>
  402690:	mov	x0, #0x7fff                	// #32767
  402694:	cmp	x4, x0
  402698:	b.ne	4026f8 <ferror@plt+0x1568>  // b.any
  40269c:	cbz	x12, 4029a0 <ferror@plt+0x1810>
  4026a0:	lsr	x0, x3, #50
  4026a4:	cmp	x6, x4
  4026a8:	eor	x0, x0, #0x1
  4026ac:	and	w0, w0, #0x1
  4026b0:	b.ne	40271c <ferror@plt+0x158c>  // b.any
  4026b4:	cbz	x13, 4029c8 <ferror@plt+0x1838>
  4026b8:	tst	x2, #0x4000000000000
  4026bc:	csinc	w0, w0, wzr, ne  // ne = any
  4026c0:	cbz	x12, 402710 <ferror@plt+0x1580>
  4026c4:	and	x9, x9, #0x1fffffffffffffff
  4026c8:	lsr	x4, x3, #3
  4026cc:	orr	x1, x9, x3, lsl #61
  4026d0:	tbz	x3, #50, 4026ec <ferror@plt+0x155c>
  4026d4:	lsr	x3, x2, #3
  4026d8:	tbnz	x2, #50, 4026ec <ferror@plt+0x155c>
  4026dc:	and	x1, x14, #0x1fffffffffffffff
  4026e0:	mov	x4, x3
  4026e4:	orr	x1, x1, x2, lsl #61
  4026e8:	mov	x8, x11
  4026ec:	extr	x2, x4, x1, #61
  4026f0:	lsl	x1, x1, #3
  4026f4:	b	40236c <ferror@plt+0x11dc>
  4026f8:	cmp	x6, x0
  4026fc:	b.ne	402708 <ferror@plt+0x1578>  // b.any
  402700:	mov	w0, #0x0                   	// #0
  402704:	b	4026b4 <ferror@plt+0x1524>
  402708:	mov	w0, #0x0                   	// #0
  40270c:	cbnz	x12, 40271c <ferror@plt+0x158c>
  402710:	cbz	x13, 4029cc <ferror@plt+0x183c>
  402714:	mov	x8, x11
  402718:	b	40236c <ferror@plt+0x11dc>
  40271c:	cbnz	x13, 4026c4 <ferror@plt+0x1534>
  402720:	b	40237c <ferror@plt+0x11ec>
  402724:	subs	x0, x7, x1
  402728:	cmp	x7, x1
  40272c:	mov	x6, x0
  402730:	sbc	x5, x3, x2
  402734:	tbz	x5, #51, 4027c0 <ferror@plt+0x1630>
  402738:	subs	x6, x1, x7
  40273c:	mov	x8, x11
  402740:	sbc	x5, x2, x3
  402744:	clz	x0, x6
  402748:	cmp	x5, #0x0
  40274c:	add	w0, w0, #0x40
  402750:	clz	x3, x5
  402754:	csel	w3, w0, w3, eq  // eq = none
  402758:	sub	w0, w3, #0xc
  40275c:	cmp	w0, #0x3f
  402760:	b.gt	4027cc <ferror@plt+0x163c>
  402764:	neg	w3, w0
  402768:	lsl	x5, x5, x0
  40276c:	lsl	x7, x6, x0
  402770:	lsr	x3, x6, x3
  402774:	orr	x3, x3, x5
  402778:	sxtw	x1, w0
  40277c:	cmp	x4, w0, sxtw
  402780:	b.gt	40280c <ferror@plt+0x167c>
  402784:	sub	w4, w0, w4
  402788:	add	w2, w4, #0x1
  40278c:	cmp	w2, #0x3f
  402790:	b.gt	4027dc <ferror@plt+0x164c>
  402794:	mov	w1, #0x40                  	// #64
  402798:	sub	w1, w1, w2
  40279c:	lsr	x4, x7, x2
  4027a0:	lsl	x0, x3, x1
  4027a4:	orr	x0, x0, x4
  4027a8:	lsl	x1, x7, x1
  4027ac:	cmp	x1, #0x0
  4027b0:	cset	x1, ne  // ne = any
  4027b4:	lsr	x3, x3, x2
  4027b8:	orr	x7, x0, x1
  4027bc:	b	402634 <ferror@plt+0x14a4>
  4027c0:	orr	x7, x0, x5
  4027c4:	cbnz	x7, 402744 <ferror@plt+0x15b4>
  4027c8:	b	40267c <ferror@plt+0x14ec>
  4027cc:	sub	w3, w3, #0x4c
  4027d0:	mov	x7, #0x0                   	// #0
  4027d4:	lsl	x3, x6, x3
  4027d8:	b	402778 <ferror@plt+0x15e8>
  4027dc:	sub	w4, w4, #0x3f
  4027e0:	mov	w0, #0x80                  	// #128
  4027e4:	sub	w0, w0, w2
  4027e8:	cmp	w2, #0x40
  4027ec:	lsr	x4, x3, x4
  4027f0:	lsl	x3, x3, x0
  4027f4:	csel	x3, x3, xzr, ne  // ne = any
  4027f8:	orr	x3, x7, x3
  4027fc:	cmp	x3, #0x0
  402800:	cset	x3, ne  // ne = any
  402804:	orr	x7, x4, x3
  402808:	b	402688 <ferror@plt+0x14f8>
  40280c:	sub	x4, x4, x1
  402810:	and	x3, x3, #0xfff7ffffffffffff
  402814:	cbz	x4, 402634 <ferror@plt+0x14a4>
  402818:	mov	x2, x3
  40281c:	mov	x1, x7
  402820:	b	4020a0 <ferror@plt+0xf10>
  402824:	mov	x3, x2
  402828:	mov	x7, x1
  40282c:	mov	x4, x12
  402830:	b	402814 <ferror@plt+0x1684>
  402834:	mov	x3, x2
  402838:	mov	x7, x1
  40283c:	mov	x4, x12
  402840:	mov	x8, x11
  402844:	b	402814 <ferror@plt+0x1684>
  402848:	mov	x3, x2
  40284c:	mov	x7, x1
  402850:	b	402634 <ferror@plt+0x14a4>
  402854:	mov	x3, x2
  402858:	mov	x7, x1
  40285c:	b	40266c <ferror@plt+0x14dc>
  402860:	mov	x3, x0
  402864:	mov	x7, x4
  402868:	b	402634 <ferror@plt+0x14a4>
  40286c:	mov	x4, x6
  402870:	mov	x2, #0x0                   	// #0
  402874:	mov	x1, #0x0                   	// #0
  402878:	b	4020a0 <ferror@plt+0xf10>
  40287c:	mov	x4, x0
  402880:	mov	x2, #0x0                   	// #0
  402884:	mov	w0, #0x14                  	// #20
  402888:	b	4022ac <ferror@plt+0x111c>
  40288c:	mov	x2, #0x0                   	// #0
  402890:	mov	w0, #0x14                  	// #20
  402894:	b	40219c <ferror@plt+0x100c>
  402898:	mov	x2, #0x0                   	// #0
  40289c:	b	4020a0 <ferror@plt+0xf10>
  4028a0:	mov	x4, x6
  4028a4:	mov	x8, x11
  4028a8:	mov	x2, #0x0                   	// #0
  4028ac:	mov	x1, #0x0                   	// #0
  4028b0:	b	4020a0 <ferror@plt+0xf10>
  4028b4:	cbnz	x8, 4022e4 <ferror@plt+0x1154>
  4028b8:	adds	x1, x1, #0x8
  4028bc:	b	4022e0 <ferror@plt+0x1150>
  4028c0:	cbz	x8, 4022e4 <ferror@plt+0x1154>
  4028c4:	b	4028b8 <ferror@plt+0x1728>
  4028c8:	cbz	w5, 4028d8 <ferror@plt+0x1748>
  4028cc:	tbnz	w0, #4, 4028d4 <ferror@plt+0x1744>
  4028d0:	tbz	w10, #11, 4028d8 <ferror@plt+0x1748>
  4028d4:	orr	w0, w0, #0x8
  4028d8:	tbz	x2, #51, 4028f0 <ferror@plt+0x1760>
  4028dc:	add	x4, x4, #0x1
  4028e0:	mov	x3, #0x7fff                	// #32767
  4028e4:	cmp	x4, x3
  4028e8:	b.eq	402948 <ferror@plt+0x17b8>  // b.none
  4028ec:	and	x2, x2, #0xfff7ffffffffffff
  4028f0:	mov	x3, #0x7fff                	// #32767
  4028f4:	extr	x1, x2, x1, #3
  4028f8:	cmp	x4, x3
  4028fc:	lsr	x2, x2, #3
  402900:	b.ne	402914 <ferror@plt+0x1784>  // b.any
  402904:	orr	x3, x1, x2
  402908:	orr	x2, x2, #0x800000000000
  40290c:	cmp	x3, #0x0
  402910:	csel	x2, x2, xzr, ne  // ne = any
  402914:	and	x4, x4, #0x7fff
  402918:	mov	x7, #0x0                   	// #0
  40291c:	bfxil	x7, x2, #0, #48
  402920:	orr	w8, w4, w8, lsl #15
  402924:	fmov	d0, x1
  402928:	bfi	x7, x8, #48, #16
  40292c:	fmov	v0.d[1], x7
  402930:	cbz	w0, 402940 <ferror@plt+0x17b0>
  402934:	str	q0, [sp, #16]
  402938:	bl	404550 <ferror@plt+0x33c0>
  40293c:	ldr	q0, [sp, #16]
  402940:	ldp	x29, x30, [sp], #32
  402944:	ret
  402948:	ands	x1, x10, #0xc00000
  40294c:	b.eq	402968 <ferror@plt+0x17d8>  // b.none
  402950:	cmp	x1, #0x400, lsl #12
  402954:	b.ne	402978 <ferror@plt+0x17e8>  // b.any
  402958:	cmp	x8, #0x0
  40295c:	mov	x2, #0x7ffe                	// #32766
  402960:	csetm	x1, ne  // ne = any
  402964:	csel	x4, x4, x2, eq  // eq = none
  402968:	mov	w2, #0x14                  	// #20
  40296c:	orr	w0, w0, w2
  402970:	mov	x2, x1
  402974:	b	4028f0 <ferror@plt+0x1760>
  402978:	cmp	x1, #0x800, lsl #12
  40297c:	b.ne	402994 <ferror@plt+0x1804>  // b.any
  402980:	cmp	x8, #0x0
  402984:	mov	x2, #0x7ffe                	// #32766
  402988:	csetm	x1, eq  // eq = none
  40298c:	csel	x4, x4, x2, ne  // ne = any
  402990:	b	402968 <ferror@plt+0x17d8>
  402994:	mov	x1, #0xffffffffffffffff    	// #-1
  402998:	mov	x4, #0x7ffe                	// #32766
  40299c:	b	402968 <ferror@plt+0x17d8>
  4029a0:	cmp	x6, x4
  4029a4:	b.eq	402700 <ferror@plt+0x1570>  // b.none
  4029a8:	mov	w0, #0x0                   	// #0
  4029ac:	b	402710 <ferror@plt+0x1580>
  4029b0:	cbz	x12, 40236c <ferror@plt+0x11dc>
  4029b4:	b	40237c <ferror@plt+0x11ec>
  4029b8:	cmp	x6, x4
  4029bc:	b.eq	40235c <ferror@plt+0x11cc>  // b.none
  4029c0:	mov	w0, #0x0                   	// #0
  4029c4:	b	40236c <ferror@plt+0x11dc>
  4029c8:	cbnz	x12, 40237c <ferror@plt+0x11ec>
  4029cc:	mov	x8, #0x0                   	// #0
  4029d0:	mov	x2, #0x7ffffffffffff       	// #2251799813685247
  4029d4:	mov	x1, #0xfffffffffffffff8    	// #-8
  4029d8:	mov	x4, #0x7fff                	// #32767
  4029dc:	mov	w0, #0x1                   	// #1
  4029e0:	b	4022ac <ferror@plt+0x111c>
  4029e4:	stp	x29, x30, [sp, #-32]!
  4029e8:	mov	x29, sp
  4029ec:	str	q0, [sp, #16]
  4029f0:	ldp	x1, x10, [sp, #16]
  4029f4:	str	q1, [sp, #16]
  4029f8:	ldp	x8, x9, [sp, #16]
  4029fc:	mrs	x6, fpcr
  402a00:	ubfx	x4, x10, #0, #48
  402a04:	ubfx	x11, x10, #48, #15
  402a08:	lsr	x10, x10, #63
  402a0c:	and	w5, w10, #0xff
  402a10:	cbz	w11, 402a44 <ferror@plt+0x18b4>
  402a14:	mov	w2, #0x7fff                	// #32767
  402a18:	cmp	w11, w2
  402a1c:	b.eq	402aa4 <ferror@plt+0x1914>  // b.none
  402a20:	and	x11, x11, #0xffff
  402a24:	extr	x2, x4, x1, #61
  402a28:	mov	x12, #0xffffffffffffc001    	// #-16383
  402a2c:	orr	x2, x2, #0x8000000000000
  402a30:	lsl	x1, x1, #3
  402a34:	add	x11, x11, x12
  402a38:	mov	x14, #0x0                   	// #0
  402a3c:	mov	w0, #0x0                   	// #0
  402a40:	b	402ac0 <ferror@plt+0x1930>
  402a44:	orr	x2, x4, x1
  402a48:	cbz	x2, 402b38 <ferror@plt+0x19a8>
  402a4c:	clz	x2, x1
  402a50:	cmp	x4, #0x0
  402a54:	add	x2, x2, #0x40
  402a58:	clz	x11, x4
  402a5c:	csel	x0, x2, x11, eq  // eq = none
  402a60:	sub	x2, x0, #0xf
  402a64:	cmp	x2, #0x3c
  402a68:	b.gt	402a94 <ferror@plt+0x1904>
  402a6c:	add	w7, w2, #0x3
  402a70:	mov	w3, #0x3d                  	// #61
  402a74:	sub	w2, w3, w2
  402a78:	lsl	x4, x4, x7
  402a7c:	lsr	x2, x1, x2
  402a80:	orr	x2, x2, x4
  402a84:	lsl	x1, x1, x7
  402a88:	mov	x11, #0xffffffffffffc011    	// #-16367
  402a8c:	sub	x11, x11, x0
  402a90:	b	402a38 <ferror@plt+0x18a8>
  402a94:	sub	w2, w2, #0x3d
  402a98:	lsl	x2, x1, x2
  402a9c:	mov	x1, #0x0                   	// #0
  402aa0:	b	402a88 <ferror@plt+0x18f8>
  402aa4:	orr	x2, x4, x1
  402aa8:	cbz	x2, 402b48 <ferror@plt+0x19b8>
  402aac:	lsr	x0, x4, #47
  402ab0:	mov	x2, x4
  402ab4:	eor	w0, w0, #0x1
  402ab8:	mov	x11, #0x7fff                	// #32767
  402abc:	mov	x14, #0x3                   	// #3
  402ac0:	lsr	x13, x9, #63
  402ac4:	ubfx	x7, x9, #0, #48
  402ac8:	ubfx	x4, x9, #48, #15
  402acc:	and	w3, w13, #0xff
  402ad0:	cbz	w4, 402b58 <ferror@plt+0x19c8>
  402ad4:	mov	w9, #0x7fff                	// #32767
  402ad8:	cmp	w4, w9
  402adc:	b.eq	402bb8 <ferror@plt+0x1a28>  // b.none
  402ae0:	and	x4, x4, #0xffff
  402ae4:	extr	x7, x7, x8, #61
  402ae8:	mov	x9, #0xffffffffffffc001    	// #-16383
  402aec:	orr	x7, x7, #0x8000000000000
  402af0:	lsl	x8, x8, #3
  402af4:	add	x4, x4, x9
  402af8:	mov	x12, #0x0                   	// #0
  402afc:	eor	w5, w5, w3
  402b00:	orr	x3, x12, x14, lsl #2
  402b04:	sub	x3, x3, #0x1
  402b08:	and	x5, x5, #0xff
  402b0c:	sub	x9, x11, x4
  402b10:	cmp	x3, #0xe
  402b14:	b.hi	402bfc <ferror@plt+0x1a6c>  // b.pmore
  402b18:	cmp	w3, #0xe
  402b1c:	b.hi	402bfc <ferror@plt+0x1a6c>  // b.pmore
  402b20:	adrp	x4, 404000 <ferror@plt+0x2e70>
  402b24:	add	x4, x4, #0x9c8
  402b28:	ldrh	w3, [x4, w3, uxtw #1]
  402b2c:	adr	x4, 402b38 <ferror@plt+0x19a8>
  402b30:	add	x3, x4, w3, sxth #2
  402b34:	br	x3
  402b38:	mov	x1, #0x0                   	// #0
  402b3c:	mov	x11, #0x0                   	// #0
  402b40:	mov	x14, #0x1                   	// #1
  402b44:	b	402a3c <ferror@plt+0x18ac>
  402b48:	mov	x1, #0x0                   	// #0
  402b4c:	mov	x11, #0x7fff                	// #32767
  402b50:	mov	x14, #0x2                   	// #2
  402b54:	b	402a3c <ferror@plt+0x18ac>
  402b58:	orr	x4, x7, x8
  402b5c:	cbz	x4, 402bd4 <ferror@plt+0x1a44>
  402b60:	clz	x12, x8
  402b64:	cmp	x7, #0x0
  402b68:	add	x12, x12, #0x40
  402b6c:	clz	x9, x7
  402b70:	csel	x9, x12, x9, eq  // eq = none
  402b74:	sub	x12, x9, #0xf
  402b78:	cmp	x12, #0x3c
  402b7c:	b.gt	402ba8 <ferror@plt+0x1a18>
  402b80:	add	w16, w12, #0x3
  402b84:	mov	w15, #0x3d                  	// #61
  402b88:	sub	w12, w15, w12
  402b8c:	lsl	x7, x7, x16
  402b90:	lsr	x12, x8, x12
  402b94:	orr	x7, x12, x7
  402b98:	lsl	x8, x8, x16
  402b9c:	mov	x4, #0xffffffffffffc011    	// #-16367
  402ba0:	sub	x4, x4, x9
  402ba4:	b	402af8 <ferror@plt+0x1968>
  402ba8:	sub	w7, w12, #0x3d
  402bac:	lsl	x7, x8, x7
  402bb0:	mov	x8, #0x0                   	// #0
  402bb4:	b	402b9c <ferror@plt+0x1a0c>
  402bb8:	orr	x4, x7, x8
  402bbc:	cbz	x4, 402be8 <ferror@plt+0x1a58>
  402bc0:	tst	x7, #0x800000000000
  402bc4:	mov	x4, #0x7fff                	// #32767
  402bc8:	csinc	w0, w0, wzr, ne  // ne = any
  402bcc:	mov	x12, #0x3                   	// #3
  402bd0:	b	402afc <ferror@plt+0x196c>
  402bd4:	mov	x7, #0x0                   	// #0
  402bd8:	mov	x8, #0x0                   	// #0
  402bdc:	mov	x4, #0x0                   	// #0
  402be0:	mov	x12, #0x1                   	// #1
  402be4:	b	402afc <ferror@plt+0x196c>
  402be8:	mov	x7, #0x0                   	// #0
  402bec:	mov	x8, #0x0                   	// #0
  402bf0:	mov	x4, #0x7fff                	// #32767
  402bf4:	mov	x12, #0x2                   	// #2
  402bf8:	b	402afc <ferror@plt+0x196c>
  402bfc:	cmp	x7, x2
  402c00:	b.cc	402c0c <ferror@plt+0x1a7c>  // b.lo, b.ul, b.last
  402c04:	ccmp	x8, x1, #0x2, eq  // eq = none
  402c08:	b.hi	402ea4 <ferror@plt+0x1d14>  // b.pmore
  402c0c:	lsl	x14, x1, #63
  402c10:	extr	x1, x2, x1, #1
  402c14:	lsr	x2, x2, #1
  402c18:	extr	x3, x7, x8, #52
  402c1c:	ubfx	x7, x7, #20, #32
  402c20:	and	x13, x3, #0xffffffff
  402c24:	lsl	x8, x8, #12
  402c28:	udiv	x10, x2, x7
  402c2c:	msub	x2, x10, x7, x2
  402c30:	mul	x11, x13, x10
  402c34:	extr	x2, x2, x1, #32
  402c38:	cmp	x11, x2
  402c3c:	b.ls	402eb0 <ferror@plt+0x1d20>  // b.plast
  402c40:	sub	x4, x10, #0x1
  402c44:	adds	x2, x3, x2
  402c48:	b.cs	402c5c <ferror@plt+0x1acc>  // b.hs, b.nlast
  402c4c:	cmp	x11, x2
  402c50:	b.ls	402c5c <ferror@plt+0x1acc>  // b.plast
  402c54:	sub	x4, x10, #0x2
  402c58:	add	x2, x2, x3
  402c5c:	sub	x2, x2, x11
  402c60:	and	x1, x1, #0xffffffff
  402c64:	udiv	x10, x2, x7
  402c68:	msub	x2, x10, x7, x2
  402c6c:	mul	x11, x13, x10
  402c70:	orr	x1, x1, x2, lsl #32
  402c74:	cmp	x11, x1
  402c78:	b.ls	402eb8 <ferror@plt+0x1d28>  // b.plast
  402c7c:	sub	x2, x10, #0x1
  402c80:	adds	x1, x3, x1
  402c84:	b.cs	402c98 <ferror@plt+0x1b08>  // b.hs, b.nlast
  402c88:	cmp	x11, x1
  402c8c:	b.ls	402c98 <ferror@plt+0x1b08>  // b.plast
  402c90:	sub	x2, x10, #0x2
  402c94:	add	x1, x1, x3
  402c98:	orr	x4, x2, x4, lsl #32
  402c9c:	and	x15, x8, #0xffffffff
  402ca0:	lsr	x10, x8, #32
  402ca4:	sub	x1, x1, x11
  402ca8:	lsr	x12, x4, #32
  402cac:	and	x11, x4, #0xffffffff
  402cb0:	mul	x16, x12, x15
  402cb4:	mul	x2, x11, x15
  402cb8:	madd	x11, x10, x11, x16
  402cbc:	mul	x12, x12, x10
  402cc0:	add	x11, x11, x2, lsr #32
  402cc4:	cmp	x16, x11
  402cc8:	b.ls	402cd4 <ferror@plt+0x1b44>  // b.plast
  402ccc:	mov	x16, #0x100000000           	// #4294967296
  402cd0:	add	x12, x12, x16
  402cd4:	add	x12, x12, x11, lsr #32
  402cd8:	and	x2, x2, #0xffffffff
  402cdc:	add	x11, x2, x11, lsl #32
  402ce0:	cmp	x1, x12
  402ce4:	b.cc	402cf0 <ferror@plt+0x1b60>  // b.lo, b.ul, b.last
  402ce8:	ccmp	x14, x11, #0x2, eq  // eq = none
  402cec:	b.cs	402ec0 <ferror@plt+0x1d30>  // b.hs, b.nlast
  402cf0:	adds	x16, x14, x8
  402cf4:	sub	x2, x4, #0x1
  402cf8:	adc	x1, x1, x3
  402cfc:	cset	x17, cs  // cs = hs, nlast
  402d00:	mov	x14, x16
  402d04:	cmp	x3, x1
  402d08:	b.cc	402d18 <ferror@plt+0x1b88>  // b.lo, b.ul, b.last
  402d0c:	cmp	x17, #0x0
  402d10:	ccmp	x3, x1, #0x0, eq  // eq = none
  402d14:	b.ne	402d34 <ferror@plt+0x1ba4>  // b.any
  402d18:	cmp	x12, x1
  402d1c:	b.hi	402d28 <ferror@plt+0x1b98>  // b.pmore
  402d20:	ccmp	x11, x16, #0x0, eq  // eq = none
  402d24:	b.ls	402d34 <ferror@plt+0x1ba4>  // b.plast
  402d28:	adds	x14, x8, x16
  402d2c:	sub	x2, x4, #0x2
  402d30:	adc	x1, x1, x3
  402d34:	subs	x16, x14, x11
  402d38:	cmp	x14, x11
  402d3c:	sbc	x1, x1, x12
  402d40:	cmp	x3, x1
  402d44:	b.eq	402f54 <ferror@plt+0x1dc4>  // b.none
  402d48:	udiv	x12, x1, x7
  402d4c:	msub	x1, x12, x7, x1
  402d50:	mul	x4, x13, x12
  402d54:	extr	x1, x1, x16, #32
  402d58:	cmp	x4, x1
  402d5c:	b.ls	402ec8 <ferror@plt+0x1d38>  // b.plast
  402d60:	sub	x11, x12, #0x1
  402d64:	adds	x1, x3, x1
  402d68:	b.cs	402d7c <ferror@plt+0x1bec>  // b.hs, b.nlast
  402d6c:	cmp	x4, x1
  402d70:	b.ls	402d7c <ferror@plt+0x1bec>  // b.plast
  402d74:	sub	x11, x12, #0x2
  402d78:	add	x1, x1, x3
  402d7c:	sub	x1, x1, x4
  402d80:	and	x16, x16, #0xffffffff
  402d84:	udiv	x12, x1, x7
  402d88:	msub	x4, x12, x7, x1
  402d8c:	mul	x13, x13, x12
  402d90:	orr	x4, x16, x4, lsl #32
  402d94:	cmp	x13, x4
  402d98:	b.ls	402ed0 <ferror@plt+0x1d40>  // b.plast
  402d9c:	sub	x1, x12, #0x1
  402da0:	adds	x4, x3, x4
  402da4:	b.cs	402db8 <ferror@plt+0x1c28>  // b.hs, b.nlast
  402da8:	cmp	x13, x4
  402dac:	b.ls	402db8 <ferror@plt+0x1c28>  // b.plast
  402db0:	sub	x1, x12, #0x2
  402db4:	add	x4, x4, x3
  402db8:	orr	x11, x1, x11, lsl #32
  402dbc:	sub	x4, x4, x13
  402dc0:	and	x12, x11, #0xffffffff
  402dc4:	lsr	x7, x11, #32
  402dc8:	mul	x1, x15, x12
  402dcc:	mul	x15, x7, x15
  402dd0:	mul	x7, x10, x7
  402dd4:	madd	x10, x10, x12, x15
  402dd8:	add	x10, x10, x1, lsr #32
  402ddc:	cmp	x15, x10
  402de0:	b.ls	402dec <ferror@plt+0x1c5c>  // b.plast
  402de4:	mov	x12, #0x100000000           	// #4294967296
  402de8:	add	x7, x7, x12
  402dec:	add	x7, x7, x10, lsr #32
  402df0:	and	x1, x1, #0xffffffff
  402df4:	add	x10, x1, x10, lsl #32
  402df8:	cmp	x4, x7
  402dfc:	b.cc	402e0c <ferror@plt+0x1c7c>  // b.lo, b.ul, b.last
  402e00:	cmp	x10, #0x0
  402e04:	ccmp	x4, x7, #0x0, ne  // ne = any
  402e08:	b.ne	402ed8 <ferror@plt+0x1d48>  // b.any
  402e0c:	adds	x12, x3, x4
  402e10:	sub	x1, x11, #0x1
  402e14:	mov	x4, x12
  402e18:	b.cs	402e44 <ferror@plt+0x1cb4>  // b.hs, b.nlast
  402e1c:	cmp	x12, x7
  402e20:	b.cc	402e2c <ferror@plt+0x1c9c>  // b.lo, b.ul, b.last
  402e24:	ccmp	x8, x10, #0x2, eq  // eq = none
  402e28:	b.cs	402e44 <ferror@plt+0x1cb4>  // b.hs, b.nlast
  402e2c:	sub	x1, x11, #0x2
  402e30:	lsl	x11, x8, #1
  402e34:	cmp	x8, x11
  402e38:	mov	x8, x11
  402e3c:	cinc	x4, x3, hi  // hi = pmore
  402e40:	add	x4, x12, x4
  402e44:	cmp	x4, x7
  402e48:	mov	x3, x1
  402e4c:	ccmp	x8, x10, #0x0, eq  // eq = none
  402e50:	orr	x1, x1, #0x1
  402e54:	csel	x1, x1, x3, ne  // ne = any
  402e58:	mov	x3, #0x3fff                	// #16383
  402e5c:	add	x3, x9, x3
  402e60:	cmp	x3, #0x0
  402e64:	b.le	403020 <ferror@plt+0x1e90>
  402e68:	tst	x1, #0x7
  402e6c:	b.eq	402f6c <ferror@plt+0x1ddc>  // b.none
  402e70:	and	x4, x6, #0xc00000
  402e74:	orr	w0, w0, #0x10
  402e78:	cmp	x4, #0x400, lsl #12
  402e7c:	b.eq	402f5c <ferror@plt+0x1dcc>  // b.none
  402e80:	cmp	x4, #0x800, lsl #12
  402e84:	b.eq	402f68 <ferror@plt+0x1dd8>  // b.none
  402e88:	cbnz	x4, 402f6c <ferror@plt+0x1ddc>
  402e8c:	and	x4, x1, #0xf
  402e90:	cmp	x4, #0x4
  402e94:	b.eq	402f6c <ferror@plt+0x1ddc>  // b.none
  402e98:	adds	x1, x1, #0x4
  402e9c:	cinc	x2, x2, cs  // cs = hs, nlast
  402ea0:	b	402f6c <ferror@plt+0x1ddc>
  402ea4:	sub	x9, x9, #0x1
  402ea8:	mov	x14, #0x0                   	// #0
  402eac:	b	402c18 <ferror@plt+0x1a88>
  402eb0:	mov	x4, x10
  402eb4:	b	402c5c <ferror@plt+0x1acc>
  402eb8:	mov	x2, x10
  402ebc:	b	402c98 <ferror@plt+0x1b08>
  402ec0:	mov	x2, x4
  402ec4:	b	402d34 <ferror@plt+0x1ba4>
  402ec8:	mov	x11, x12
  402ecc:	b	402d7c <ferror@plt+0x1bec>
  402ed0:	mov	x1, x12
  402ed4:	b	402db8 <ferror@plt+0x1c28>
  402ed8:	mov	x1, x11
  402edc:	mov	x8, #0x0                   	// #0
  402ee0:	b	402e44 <ferror@plt+0x1cb4>
  402ee4:	tbz	x2, #47, 402ef8 <ferror@plt+0x1d68>
  402ee8:	tbnz	x7, #47, 402ef8 <ferror@plt+0x1d68>
  402eec:	mov	x2, x7
  402ef0:	mov	x1, x8
  402ef4:	mov	x10, x13
  402ef8:	orr	x2, x2, #0x800000000000
  402efc:	mov	x5, x10
  402f00:	mov	x3, #0x7fff                	// #32767
  402f04:	b	402f8c <ferror@plt+0x1dfc>
  402f08:	orr	w0, w0, #0x2
  402f0c:	mov	x2, #0x0                   	// #0
  402f10:	mov	x1, #0x0                   	// #0
  402f14:	b	402f00 <ferror@plt+0x1d70>
  402f18:	mov	x5, x10
  402f1c:	mov	x12, x14
  402f20:	cmp	x12, #0x1
  402f24:	b.eq	403188 <ferror@plt+0x1ff8>  // b.none
  402f28:	cbz	x12, 402e58 <ferror@plt+0x1cc8>
  402f2c:	cmp	x12, #0x2
  402f30:	b.eq	402f0c <ferror@plt+0x1d7c>  // b.none
  402f34:	cmp	x12, #0x3
  402f38:	b.ne	402e58 <ferror@plt+0x1cc8>  // b.any
  402f3c:	mov	x10, x5
  402f40:	b	402ef8 <ferror@plt+0x1d68>
  402f44:	mov	x2, x7
  402f48:	mov	x1, x8
  402f4c:	mov	x5, x13
  402f50:	b	402f20 <ferror@plt+0x1d90>
  402f54:	mov	x1, #0xffffffffffffffff    	// #-1
  402f58:	b	402e58 <ferror@plt+0x1cc8>
  402f5c:	cbnz	x5, 402f6c <ferror@plt+0x1ddc>
  402f60:	adds	x1, x1, #0x8
  402f64:	b	402e9c <ferror@plt+0x1d0c>
  402f68:	cbnz	x5, 402f60 <ferror@plt+0x1dd0>
  402f6c:	tbz	x2, #52, 402f78 <ferror@plt+0x1de8>
  402f70:	and	x2, x2, #0xffefffffffffffff
  402f74:	add	x3, x9, #0x4, lsl #12
  402f78:	mov	x4, #0x7ffe                	// #32766
  402f7c:	cmp	x3, x4
  402f80:	b.gt	402fc0 <ferror@plt+0x1e30>
  402f84:	extr	x1, x2, x1, #3
  402f88:	lsr	x2, x2, #3
  402f8c:	and	x3, x3, #0x7fff
  402f90:	mov	x7, #0x0                   	// #0
  402f94:	bfxil	x7, x2, #0, #48
  402f98:	orr	w3, w3, w5, lsl #15
  402f9c:	fmov	d0, x1
  402fa0:	bfi	x7, x3, #48, #16
  402fa4:	fmov	v0.d[1], x7
  402fa8:	cbz	w0, 402fb8 <ferror@plt+0x1e28>
  402fac:	str	q0, [sp, #16]
  402fb0:	bl	404550 <ferror@plt+0x33c0>
  402fb4:	ldr	q0, [sp, #16]
  402fb8:	ldp	x29, x30, [sp], #32
  402fbc:	ret
  402fc0:	and	x1, x6, #0xc00000
  402fc4:	cmp	x1, #0x400, lsl #12
  402fc8:	b.eq	402fec <ferror@plt+0x1e5c>  // b.none
  402fcc:	cmp	x1, #0x800, lsl #12
  402fd0:	b.eq	403000 <ferror@plt+0x1e70>  // b.none
  402fd4:	cbnz	x1, 403014 <ferror@plt+0x1e84>
  402fd8:	mov	x3, #0x7fff                	// #32767
  402fdc:	mov	w2, #0x14                  	// #20
  402fe0:	orr	w0, w0, w2
  402fe4:	mov	x2, x1
  402fe8:	b	402f8c <ferror@plt+0x1dfc>
  402fec:	cmp	x5, #0x0
  402ff0:	mov	x2, #0x7fff                	// #32767
  402ff4:	csetm	x1, ne  // ne = any
  402ff8:	csel	x3, x2, x4, eq  // eq = none
  402ffc:	b	402fdc <ferror@plt+0x1e4c>
  403000:	cmp	x5, #0x0
  403004:	mov	x2, #0x7fff                	// #32767
  403008:	csetm	x1, eq  // eq = none
  40300c:	csel	x3, x2, x4, ne  // ne = any
  403010:	b	402fdc <ferror@plt+0x1e4c>
  403014:	mov	x3, x4
  403018:	mov	x1, #0xffffffffffffffff    	// #-1
  40301c:	b	402fdc <ferror@plt+0x1e4c>
  403020:	mov	x4, #0x1                   	// #1
  403024:	sub	x3, x4, x3
  403028:	cmp	x3, #0x74
  40302c:	b.gt	403114 <ferror@plt+0x1f84>
  403030:	cmp	x3, #0x3f
  403034:	b.gt	40309c <ferror@plt+0x1f0c>
  403038:	mov	w7, #0x40                  	// #64
  40303c:	sub	w7, w7, w3
  403040:	lsr	x8, x1, x3
  403044:	lsl	x1, x1, x7
  403048:	cmp	x1, #0x0
  40304c:	lsl	x4, x2, x7
  403050:	cset	x1, ne  // ne = any
  403054:	orr	x4, x4, x8
  403058:	lsr	x2, x2, x3
  40305c:	orr	x1, x4, x1
  403060:	tst	x1, #0x7
  403064:	b.eq	4030e0 <ferror@plt+0x1f50>  // b.none
  403068:	and	x3, x6, #0xc00000
  40306c:	orr	w0, w0, #0x10
  403070:	cmp	x3, #0x400, lsl #12
  403074:	b.eq	4030d0 <ferror@plt+0x1f40>  // b.none
  403078:	cmp	x3, #0x800, lsl #12
  40307c:	b.eq	4030dc <ferror@plt+0x1f4c>  // b.none
  403080:	cbnz	x3, 4030e0 <ferror@plt+0x1f50>
  403084:	and	x3, x1, #0xf
  403088:	cmp	x3, #0x4
  40308c:	b.eq	4030e0 <ferror@plt+0x1f50>  // b.none
  403090:	adds	x1, x1, #0x4
  403094:	cinc	x2, x2, cs  // cs = hs, nlast
  403098:	b	4030e0 <ferror@plt+0x1f50>
  40309c:	sub	w4, w3, #0x40
  4030a0:	mov	w7, #0x80                  	// #128
  4030a4:	sub	w7, w7, w3
  4030a8:	cmp	x3, #0x40
  4030ac:	lsr	x4, x2, x4
  4030b0:	lsl	x2, x2, x7
  4030b4:	csel	x2, x2, xzr, ne  // ne = any
  4030b8:	orr	x1, x2, x1
  4030bc:	mov	x2, #0x0                   	// #0
  4030c0:	cmp	x1, #0x0
  4030c4:	cset	x1, ne  // ne = any
  4030c8:	orr	x1, x4, x1
  4030cc:	b	403060 <ferror@plt+0x1ed0>
  4030d0:	cbnz	x5, 4030e0 <ferror@plt+0x1f50>
  4030d4:	adds	x1, x1, #0x8
  4030d8:	b	403094 <ferror@plt+0x1f04>
  4030dc:	cbnz	x5, 4030d4 <ferror@plt+0x1f44>
  4030e0:	tbz	x2, #51, 4030fc <ferror@plt+0x1f6c>
  4030e4:	orr	w0, w0, #0x10
  4030e8:	mov	x2, #0x0                   	// #0
  4030ec:	mov	x1, #0x0                   	// #0
  4030f0:	mov	x3, #0x1                   	// #1
  4030f4:	orr	w0, w0, #0x8
  4030f8:	b	402f8c <ferror@plt+0x1dfc>
  4030fc:	mov	x3, #0x0                   	// #0
  403100:	extr	x1, x2, x1, #3
  403104:	lsr	x2, x2, #3
  403108:	tbnz	w0, #4, 4030f4 <ferror@plt+0x1f64>
  40310c:	tbz	w6, #11, 402f8c <ferror@plt+0x1dfc>
  403110:	b	4030f4 <ferror@plt+0x1f64>
  403114:	orr	x1, x1, x2
  403118:	cbz	x1, 403144 <ferror@plt+0x1fb4>
  40311c:	and	x6, x6, #0xc00000
  403120:	orr	w0, w0, #0x10
  403124:	cmp	x6, #0x400, lsl #12
  403128:	b.eq	403154 <ferror@plt+0x1fc4>  // b.none
  40312c:	cmp	x6, #0x800, lsl #12
  403130:	b.eq	403164 <ferror@plt+0x1fd4>  // b.none
  403134:	cmp	x6, #0x0
  403138:	mov	x1, #0x5                   	// #5
  40313c:	csel	x4, x4, x1, ne  // ne = any
  403140:	lsr	x1, x4, #3
  403144:	orr	w0, w0, #0x8
  403148:	mov	x2, #0x0                   	// #0
  40314c:	mov	x3, #0x0                   	// #0
  403150:	b	402f8c <ferror@plt+0x1dfc>
  403154:	cmp	x5, #0x0
  403158:	mov	x1, #0x9                   	// #9
  40315c:	csel	x4, x1, x4, eq  // eq = none
  403160:	b	403140 <ferror@plt+0x1fb0>
  403164:	cmp	x5, #0x0
  403168:	mov	x1, #0x9                   	// #9
  40316c:	csel	x4, x1, x4, ne  // ne = any
  403170:	b	403140 <ferror@plt+0x1fb0>
  403174:	mov	x2, #0xffffffffffff        	// #281474976710655
  403178:	mov	x1, #0xffffffffffffffff    	// #-1
  40317c:	mov	w0, #0x1                   	// #1
  403180:	mov	x10, #0x0                   	// #0
  403184:	b	402ef8 <ferror@plt+0x1d68>
  403188:	mov	x2, #0x0                   	// #0
  40318c:	mov	x1, #0x0                   	// #0
  403190:	b	40314c <ferror@plt+0x1fbc>
  403194:	stp	x29, x30, [sp, #-32]!
  403198:	mov	x29, sp
  40319c:	str	q0, [sp, #16]
  4031a0:	ldp	x8, x4, [sp, #16]
  4031a4:	str	q1, [sp, #16]
  4031a8:	ldp	x1, x9, [sp, #16]
  4031ac:	mrs	x6, fpcr
  4031b0:	ubfx	x11, x4, #0, #48
  4031b4:	ubfx	x10, x4, #48, #15
  4031b8:	lsr	x4, x4, #63
  4031bc:	and	w5, w4, #0xff
  4031c0:	cbz	w10, 4031f4 <ferror@plt+0x2064>
  4031c4:	mov	w2, #0x7fff                	// #32767
  4031c8:	cmp	w10, w2
  4031cc:	b.eq	403254 <ferror@plt+0x20c4>  // b.none
  4031d0:	and	x10, x10, #0xffff
  4031d4:	extr	x11, x11, x8, #61
  4031d8:	mov	x12, #0xffffffffffffc001    	// #-16383
  4031dc:	orr	x11, x11, #0x8000000000000
  4031e0:	lsl	x2, x8, #3
  4031e4:	add	x10, x10, x12
  4031e8:	mov	x15, #0x0                   	// #0
  4031ec:	mov	w0, #0x0                   	// #0
  4031f0:	b	403274 <ferror@plt+0x20e4>
  4031f4:	orr	x2, x11, x8
  4031f8:	cbz	x2, 4032f4 <ferror@plt+0x2164>
  4031fc:	clz	x2, x8
  403200:	cmp	x11, #0x0
  403204:	clz	x0, x11
  403208:	add	x2, x2, #0x40
  40320c:	csel	x0, x2, x0, eq  // eq = none
  403210:	sub	x7, x0, #0xf
  403214:	cmp	x7, #0x3c
  403218:	b.gt	403244 <ferror@plt+0x20b4>
  40321c:	add	w2, w7, #0x3
  403220:	mov	w10, #0x3d                  	// #61
  403224:	sub	w7, w10, w7
  403228:	lsl	x11, x11, x2
  40322c:	lsr	x7, x8, x7
  403230:	orr	x11, x7, x11
  403234:	lsl	x2, x8, x2
  403238:	mov	x10, #0xffffffffffffc011    	// #-16367
  40323c:	sub	x10, x10, x0
  403240:	b	4031e8 <ferror@plt+0x2058>
  403244:	sub	w11, w7, #0x3d
  403248:	mov	x2, #0x0                   	// #0
  40324c:	lsl	x11, x8, x11
  403250:	b	403238 <ferror@plt+0x20a8>
  403254:	orr	x2, x11, x8
  403258:	cbz	x2, 403304 <ferror@plt+0x2174>
  40325c:	lsr	x0, x11, #47
  403260:	mov	x2, x8
  403264:	eor	x0, x0, #0x1
  403268:	mov	x10, #0x7fff                	// #32767
  40326c:	and	w0, w0, #0x1
  403270:	mov	x15, #0x3                   	// #3
  403274:	lsr	x8, x9, #63
  403278:	ubfx	x12, x9, #0, #48
  40327c:	ubfx	x7, x9, #48, #15
  403280:	and	w3, w8, #0xff
  403284:	mov	x16, x8
  403288:	cbz	w7, 403314 <ferror@plt+0x2184>
  40328c:	mov	w8, #0x7fff                	// #32767
  403290:	cmp	w7, w8
  403294:	b.eq	403374 <ferror@plt+0x21e4>  // b.none
  403298:	and	x7, x7, #0xffff
  40329c:	extr	x12, x12, x1, #61
  4032a0:	mov	x8, #0xffffffffffffc001    	// #-16383
  4032a4:	orr	x12, x12, #0x8000000000000
  4032a8:	lsl	x1, x1, #3
  4032ac:	add	x7, x7, x8
  4032b0:	mov	x8, #0x0                   	// #0
  4032b4:	eor	w5, w5, w3
  4032b8:	orr	x3, x8, x15, lsl #2
  4032bc:	add	x10, x7, x10
  4032c0:	sub	x3, x3, #0x1
  4032c4:	and	x5, x5, #0xff
  4032c8:	add	x9, x10, #0x1
  4032cc:	cmp	x3, #0xe
  4032d0:	b.hi	4033e8 <ferror@plt+0x2258>  // b.pmore
  4032d4:	cmp	w3, #0xe
  4032d8:	b.hi	4033e8 <ferror@plt+0x2258>  // b.pmore
  4032dc:	adrp	x7, 404000 <ferror@plt+0x2e70>
  4032e0:	add	x7, x7, #0x9e8
  4032e4:	ldrh	w3, [x7, w3, uxtw #1]
  4032e8:	adr	x7, 4032f4 <ferror@plt+0x2164>
  4032ec:	add	x3, x7, w3, sxth #2
  4032f0:	br	x3
  4032f4:	mov	x11, #0x0                   	// #0
  4032f8:	mov	x10, #0x0                   	// #0
  4032fc:	mov	x15, #0x1                   	// #1
  403300:	b	4031ec <ferror@plt+0x205c>
  403304:	mov	x11, #0x0                   	// #0
  403308:	mov	x10, #0x7fff                	// #32767
  40330c:	mov	x15, #0x2                   	// #2
  403310:	b	4031ec <ferror@plt+0x205c>
  403314:	orr	x7, x12, x1
  403318:	cbz	x7, 403390 <ferror@plt+0x2200>
  40331c:	clz	x13, x1
  403320:	cmp	x12, #0x0
  403324:	add	x13, x13, #0x40
  403328:	clz	x7, x12
  40332c:	csel	x9, x13, x7, eq  // eq = none
  403330:	sub	x13, x9, #0xf
  403334:	cmp	x13, #0x3c
  403338:	b.gt	403364 <ferror@plt+0x21d4>
  40333c:	add	w7, w13, #0x3
  403340:	mov	w14, #0x3d                  	// #61
  403344:	sub	w13, w14, w13
  403348:	lsl	x12, x12, x7
  40334c:	lsr	x13, x1, x13
  403350:	orr	x12, x13, x12
  403354:	lsl	x1, x1, x7
  403358:	mov	x7, #0xffffffffffffc011    	// #-16367
  40335c:	sub	x7, x7, x9
  403360:	b	4032b0 <ferror@plt+0x2120>
  403364:	sub	w12, w13, #0x3d
  403368:	lsl	x12, x1, x12
  40336c:	mov	x1, #0x0                   	// #0
  403370:	b	403358 <ferror@plt+0x21c8>
  403374:	orr	x7, x12, x1
  403378:	cbz	x7, 4033a4 <ferror@plt+0x2214>
  40337c:	tst	x12, #0x800000000000
  403380:	mov	x7, #0x7fff                	// #32767
  403384:	csinc	w0, w0, wzr, ne  // ne = any
  403388:	mov	x8, #0x3                   	// #3
  40338c:	b	4032b4 <ferror@plt+0x2124>
  403390:	mov	x12, #0x0                   	// #0
  403394:	mov	x1, #0x0                   	// #0
  403398:	mov	x7, #0x0                   	// #0
  40339c:	mov	x8, #0x1                   	// #1
  4033a0:	b	4032b4 <ferror@plt+0x2124>
  4033a4:	mov	x12, #0x0                   	// #0
  4033a8:	mov	x1, #0x0                   	// #0
  4033ac:	mov	x7, #0x7fff                	// #32767
  4033b0:	mov	x8, #0x2                   	// #2
  4033b4:	b	4032b4 <ferror@plt+0x2124>
  4033b8:	mov	x12, x11
  4033bc:	mov	x1, x2
  4033c0:	mov	x8, x15
  4033c4:	cmp	x8, #0x2
  4033c8:	b.eq	403814 <ferror@plt+0x2684>  // b.none
  4033cc:	cmp	x8, #0x3
  4033d0:	b.eq	403804 <ferror@plt+0x2674>  // b.none
  4033d4:	cmp	x8, #0x1
  4033d8:	b.ne	403548 <ferror@plt+0x23b8>  // b.any
  4033dc:	mov	x1, #0x0                   	// #0
  4033e0:	mov	x2, #0x0                   	// #0
  4033e4:	b	4037c8 <ferror@plt+0x2638>
  4033e8:	lsr	x14, x2, #32
  4033ec:	and	x15, x1, #0xffffffff
  4033f0:	lsr	x4, x1, #32
  4033f4:	and	x2, x2, #0xffffffff
  4033f8:	mul	x1, x14, x15
  4033fc:	mul	x3, x15, x2
  403400:	madd	x13, x4, x2, x1
  403404:	mul	x17, x14, x4
  403408:	add	x13, x13, x3, lsr #32
  40340c:	cmp	x1, x13
  403410:	b.ls	40341c <ferror@plt+0x228c>  // b.plast
  403414:	mov	x1, #0x100000000           	// #4294967296
  403418:	add	x17, x17, x1
  40341c:	and	x3, x3, #0xffffffff
  403420:	and	x1, x12, #0xffffffff
  403424:	lsr	x7, x13, #32
  403428:	add	x13, x3, x13, lsl #32
  40342c:	lsr	x3, x12, #32
  403430:	mul	x12, x14, x1
  403434:	mul	x18, x2, x1
  403438:	madd	x2, x3, x2, x12
  40343c:	mul	x14, x14, x3
  403440:	add	x8, x2, x18, lsr #32
  403444:	cmp	x12, x8
  403448:	b.ls	403454 <ferror@plt+0x22c4>  // b.plast
  40344c:	mov	x2, #0x100000000           	// #4294967296
  403450:	add	x14, x14, x2
  403454:	lsr	x16, x11, #32
  403458:	and	x11, x11, #0xffffffff
  40345c:	and	x18, x18, #0xffffffff
  403460:	add	x14, x14, x8, lsr #32
  403464:	add	x18, x18, x8, lsl #32
  403468:	mul	x8, x15, x11
  40346c:	add	x7, x7, x18
  403470:	mul	x15, x16, x15
  403474:	mul	x2, x4, x16
  403478:	madd	x4, x4, x11, x15
  40347c:	add	x4, x4, x8, lsr #32
  403480:	cmp	x15, x4
  403484:	b.ls	403490 <ferror@plt+0x2300>  // b.plast
  403488:	mov	x12, #0x100000000           	// #4294967296
  40348c:	add	x2, x2, x12
  403490:	mul	x12, x16, x1
  403494:	and	x8, x8, #0xffffffff
  403498:	mul	x16, x3, x16
  40349c:	add	x15, x2, x4, lsr #32
  4034a0:	madd	x3, x3, x11, x12
  4034a4:	add	x8, x8, x4, lsl #32
  4034a8:	mul	x4, x11, x1
  4034ac:	add	x3, x3, x4, lsr #32
  4034b0:	cmp	x12, x3
  4034b4:	b.ls	4034c0 <ferror@plt+0x2330>  // b.plast
  4034b8:	mov	x1, #0x100000000           	// #4294967296
  4034bc:	add	x16, x16, x1
  4034c0:	and	x2, x4, #0xffffffff
  4034c4:	add	x7, x17, x7
  4034c8:	add	x2, x2, x3, lsl #32
  4034cc:	lsr	x3, x3, #32
  4034d0:	adds	x2, x2, x14
  4034d4:	cset	x4, cs  // cs = hs, nlast
  4034d8:	cmp	x7, x18
  4034dc:	cset	x1, cc  // cc = lo, ul, last
  4034e0:	adds	x2, x2, x1
  4034e4:	cset	x1, cs  // cs = hs, nlast
  4034e8:	cmp	x4, #0x0
  4034ec:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  4034f0:	cinc	x3, x3, ne  // ne = any
  4034f4:	adds	x7, x7, x8
  4034f8:	cset	x1, cs  // cs = hs, nlast
  4034fc:	adds	x2, x2, x15
  403500:	cset	x4, cs  // cs = hs, nlast
  403504:	adds	x2, x2, x1
  403508:	cset	x1, cs  // cs = hs, nlast
  40350c:	cmp	x4, #0x0
  403510:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  403514:	orr	x13, x13, x7, lsl #13
  403518:	cinc	x1, x16, ne  // ne = any
  40351c:	cmp	x13, #0x0
  403520:	add	x3, x1, x3
  403524:	cset	x1, ne  // ne = any
  403528:	orr	x7, x1, x7, lsr #51
  40352c:	orr	x1, x7, x2, lsl #13
  403530:	extr	x12, x3, x2, #51
  403534:	tbz	x3, #39, 4035d0 <ferror@plt+0x2440>
  403538:	and	x2, x1, #0x1
  40353c:	orr	x1, x2, x1, lsr #1
  403540:	orr	x1, x1, x12, lsl #63
  403544:	lsr	x12, x12, #1
  403548:	mov	x2, #0x3fff                	// #16383
  40354c:	add	x3, x9, x2
  403550:	cmp	x3, #0x0
  403554:	b.le	40369c <ferror@plt+0x250c>
  403558:	tst	x1, #0x7
  40355c:	b.eq	4035e8 <ferror@plt+0x2458>  // b.none
  403560:	and	x2, x6, #0xc00000
  403564:	orr	w0, w0, #0x10
  403568:	cmp	x2, #0x400, lsl #12
  40356c:	b.eq	4035d8 <ferror@plt+0x2448>  // b.none
  403570:	cmp	x2, #0x800, lsl #12
  403574:	b.eq	4035e4 <ferror@plt+0x2454>  // b.none
  403578:	cbnz	x2, 4035e8 <ferror@plt+0x2458>
  40357c:	and	x2, x1, #0xf
  403580:	cmp	x2, #0x4
  403584:	b.eq	4035e8 <ferror@plt+0x2458>  // b.none
  403588:	adds	x1, x1, #0x4
  40358c:	cinc	x12, x12, cs  // cs = hs, nlast
  403590:	b	4035e8 <ferror@plt+0x2458>
  403594:	tbz	x11, #47, 4035a8 <ferror@plt+0x2418>
  403598:	tbnz	x12, #47, 4035a8 <ferror@plt+0x2418>
  40359c:	mov	x11, x12
  4035a0:	mov	x2, x1
  4035a4:	mov	x4, x16
  4035a8:	orr	x1, x11, #0x800000000000
  4035ac:	mov	x5, x4
  4035b0:	mov	x3, #0x7fff                	// #32767
  4035b4:	b	403608 <ferror@plt+0x2478>
  4035b8:	mov	x12, x11
  4035bc:	mov	x1, x2
  4035c0:	mov	x5, x4
  4035c4:	b	4033c0 <ferror@plt+0x2230>
  4035c8:	mov	x5, x16
  4035cc:	b	4033c4 <ferror@plt+0x2234>
  4035d0:	mov	x9, x10
  4035d4:	b	403548 <ferror@plt+0x23b8>
  4035d8:	cbnz	x5, 4035e8 <ferror@plt+0x2458>
  4035dc:	adds	x1, x1, #0x8
  4035e0:	b	40358c <ferror@plt+0x23fc>
  4035e4:	cbnz	x5, 4035dc <ferror@plt+0x244c>
  4035e8:	tbz	x12, #52, 4035f4 <ferror@plt+0x2464>
  4035ec:	and	x12, x12, #0xffefffffffffffff
  4035f0:	add	x3, x9, #0x4, lsl #12
  4035f4:	mov	x4, #0x7ffe                	// #32766
  4035f8:	cmp	x3, x4
  4035fc:	b.gt	40363c <ferror@plt+0x24ac>
  403600:	extr	x2, x12, x1, #3
  403604:	lsr	x1, x12, #3
  403608:	and	x3, x3, #0x7fff
  40360c:	mov	x7, #0x0                   	// #0
  403610:	bfxil	x7, x1, #0, #48
  403614:	orr	w3, w3, w5, lsl #15
  403618:	fmov	d0, x2
  40361c:	bfi	x7, x3, #48, #16
  403620:	fmov	v0.d[1], x7
  403624:	cbz	w0, 403634 <ferror@plt+0x24a4>
  403628:	str	q0, [sp, #16]
  40362c:	bl	404550 <ferror@plt+0x33c0>
  403630:	ldr	q0, [sp, #16]
  403634:	ldp	x29, x30, [sp], #32
  403638:	ret
  40363c:	and	x2, x6, #0xc00000
  403640:	cmp	x2, #0x400, lsl #12
  403644:	b.eq	403668 <ferror@plt+0x24d8>  // b.none
  403648:	cmp	x2, #0x800, lsl #12
  40364c:	b.eq	40367c <ferror@plt+0x24ec>  // b.none
  403650:	cbnz	x2, 403690 <ferror@plt+0x2500>
  403654:	mov	x3, #0x7fff                	// #32767
  403658:	mov	w1, #0x14                  	// #20
  40365c:	orr	w0, w0, w1
  403660:	mov	x1, x2
  403664:	b	403608 <ferror@plt+0x2478>
  403668:	cmp	x5, #0x0
  40366c:	mov	x3, #0x7fff                	// #32767
  403670:	csetm	x2, ne  // ne = any
  403674:	csel	x3, x3, x4, eq  // eq = none
  403678:	b	403658 <ferror@plt+0x24c8>
  40367c:	cmp	x5, #0x0
  403680:	mov	x3, #0x7fff                	// #32767
  403684:	csetm	x2, eq  // eq = none
  403688:	csel	x3, x3, x4, ne  // ne = any
  40368c:	b	403658 <ferror@plt+0x24c8>
  403690:	mov	x3, x4
  403694:	mov	x2, #0xffffffffffffffff    	// #-1
  403698:	b	403658 <ferror@plt+0x24c8>
  40369c:	mov	x4, #0x1                   	// #1
  4036a0:	sub	x3, x4, x3
  4036a4:	cmp	x3, #0x74
  4036a8:	b.gt	403790 <ferror@plt+0x2600>
  4036ac:	cmp	x3, #0x3f
  4036b0:	b.gt	403718 <ferror@plt+0x2588>
  4036b4:	mov	w4, #0x40                  	// #64
  4036b8:	sub	w4, w4, w3
  4036bc:	lsr	x7, x1, x3
  4036c0:	lsl	x1, x1, x4
  4036c4:	cmp	x1, #0x0
  4036c8:	cset	x1, ne  // ne = any
  4036cc:	lsl	x2, x12, x4
  4036d0:	orr	x2, x2, x7
  4036d4:	orr	x2, x2, x1
  4036d8:	lsr	x1, x12, x3
  4036dc:	tst	x2, #0x7
  4036e0:	b.eq	40375c <ferror@plt+0x25cc>  // b.none
  4036e4:	and	x3, x6, #0xc00000
  4036e8:	orr	w0, w0, #0x10
  4036ec:	cmp	x3, #0x400, lsl #12
  4036f0:	b.eq	40374c <ferror@plt+0x25bc>  // b.none
  4036f4:	cmp	x3, #0x800, lsl #12
  4036f8:	b.eq	403758 <ferror@plt+0x25c8>  // b.none
  4036fc:	cbnz	x3, 40375c <ferror@plt+0x25cc>
  403700:	and	x3, x2, #0xf
  403704:	cmp	x3, #0x4
  403708:	b.eq	40375c <ferror@plt+0x25cc>  // b.none
  40370c:	adds	x2, x2, #0x4
  403710:	cinc	x1, x1, cs  // cs = hs, nlast
  403714:	b	40375c <ferror@plt+0x25cc>
  403718:	sub	w2, w3, #0x40
  40371c:	mov	w4, #0x80                  	// #128
  403720:	sub	w4, w4, w3
  403724:	cmp	x3, #0x40
  403728:	lsr	x2, x12, x2
  40372c:	lsl	x12, x12, x4
  403730:	csel	x12, x12, xzr, ne  // ne = any
  403734:	orr	x1, x12, x1
  403738:	cmp	x1, #0x0
  40373c:	cset	x1, ne  // ne = any
  403740:	orr	x2, x2, x1
  403744:	mov	x1, #0x0                   	// #0
  403748:	b	4036dc <ferror@plt+0x254c>
  40374c:	cbnz	x5, 40375c <ferror@plt+0x25cc>
  403750:	adds	x2, x2, #0x8
  403754:	b	403710 <ferror@plt+0x2580>
  403758:	cbnz	x5, 403750 <ferror@plt+0x25c0>
  40375c:	tbz	x1, #51, 403778 <ferror@plt+0x25e8>
  403760:	orr	w0, w0, #0x10
  403764:	mov	x1, #0x0                   	// #0
  403768:	mov	x2, #0x0                   	// #0
  40376c:	mov	x3, #0x1                   	// #1
  403770:	orr	w0, w0, #0x8
  403774:	b	403608 <ferror@plt+0x2478>
  403778:	mov	x3, #0x0                   	// #0
  40377c:	extr	x2, x1, x2, #3
  403780:	lsr	x1, x1, #3
  403784:	tbnz	w0, #4, 403770 <ferror@plt+0x25e0>
  403788:	tbz	w6, #11, 403608 <ferror@plt+0x2478>
  40378c:	b	403770 <ferror@plt+0x25e0>
  403790:	orr	x2, x1, x12
  403794:	cbz	x2, 4037c0 <ferror@plt+0x2630>
  403798:	and	x6, x6, #0xc00000
  40379c:	orr	w0, w0, #0x10
  4037a0:	cmp	x6, #0x400, lsl #12
  4037a4:	b.eq	4037d0 <ferror@plt+0x2640>  // b.none
  4037a8:	cmp	x6, #0x800, lsl #12
  4037ac:	b.eq	4037e0 <ferror@plt+0x2650>  // b.none
  4037b0:	cmp	x6, #0x0
  4037b4:	mov	x2, #0x5                   	// #5
  4037b8:	csel	x4, x4, x2, ne  // ne = any
  4037bc:	lsr	x2, x4, #3
  4037c0:	orr	w0, w0, #0x8
  4037c4:	mov	x1, #0x0                   	// #0
  4037c8:	mov	x3, #0x0                   	// #0
  4037cc:	b	403608 <ferror@plt+0x2478>
  4037d0:	cmp	x5, #0x0
  4037d4:	mov	x2, #0x9                   	// #9
  4037d8:	csel	x4, x2, x4, eq  // eq = none
  4037dc:	b	4037bc <ferror@plt+0x262c>
  4037e0:	cmp	x5, #0x0
  4037e4:	mov	x2, #0x9                   	// #9
  4037e8:	csel	x4, x2, x4, ne  // ne = any
  4037ec:	b	4037bc <ferror@plt+0x262c>
  4037f0:	mov	x11, #0xffffffffffff        	// #281474976710655
  4037f4:	mov	x2, #0xffffffffffffffff    	// #-1
  4037f8:	mov	w0, #0x1                   	// #1
  4037fc:	mov	x4, #0x0                   	// #0
  403800:	b	4035a8 <ferror@plt+0x2418>
  403804:	mov	x11, x12
  403808:	mov	x2, x1
  40380c:	mov	x4, x5
  403810:	b	4035a8 <ferror@plt+0x2418>
  403814:	mov	x1, #0x0                   	// #0
  403818:	mov	x2, #0x0                   	// #0
  40381c:	b	4035b0 <ferror@plt+0x2420>
  403820:	stp	x29, x30, [sp, #-32]!
  403824:	mov	x29, sp
  403828:	str	q0, [sp, #16]
  40382c:	ldp	x7, x3, [sp, #16]
  403830:	str	q1, [sp, #16]
  403834:	ldp	x1, x0, [sp, #16]
  403838:	mrs	x8, fpcr
  40383c:	ubfx	x4, x0, #48, #15
  403840:	ubfx	x12, x3, #48, #15
  403844:	lsr	x6, x0, #63
  403848:	lsr	x5, x3, #63
  40384c:	ubfiz	x0, x0, #3, #48
  403850:	ubfiz	x3, x3, #3, #48
  403854:	orr	x2, x0, x1, lsr #61
  403858:	mov	x14, x1
  40385c:	mov	x0, #0x7fff                	// #32767
  403860:	mov	x10, x12
  403864:	orr	x3, x3, x7, lsr #61
  403868:	lsl	x9, x7, #3
  40386c:	mov	x11, x4
  403870:	and	w6, w6, #0xff
  403874:	lsl	x1, x1, #3
  403878:	cmp	x4, x0
  40387c:	b.ne	4038c8 <ferror@plt+0x2738>  // b.any
  403880:	orr	x0, x2, x1
  403884:	cbz	x0, 4038c8 <ferror@plt+0x2738>
  403888:	and	x6, x6, #0xff
  40388c:	sub	w4, w12, w4
  403890:	cmp	x6, x5
  403894:	b.ne	403c98 <ferror@plt+0x2b08>  // b.any
  403898:	cmp	w4, #0x0
  40389c:	b.le	4039d4 <ferror@plt+0x2844>
  4038a0:	mov	x0, #0x7fff                	// #32767
  4038a4:	cbnz	x11, 40393c <ferror@plt+0x27ac>
  4038a8:	orr	x6, x2, x1
  4038ac:	cbnz	x6, 4038d0 <ferror@plt+0x2740>
  4038b0:	cmp	x10, x0
  4038b4:	b.eq	40391c <ferror@plt+0x278c>  // b.none
  4038b8:	cbz	x10, 403ea4 <ferror@plt+0x2d14>
  4038bc:	mov	x2, x3
  4038c0:	mov	x1, x9
  4038c4:	b	40390c <ferror@plt+0x277c>
  4038c8:	eor	w6, w6, #0x1
  4038cc:	b	403888 <ferror@plt+0x26f8>
  4038d0:	subs	w4, w4, #0x1
  4038d4:	b.ne	403914 <ferror@plt+0x2784>  // b.any
  4038d8:	adds	x0, x9, x1
  4038dc:	mov	x9, x0
  4038e0:	adc	x3, x3, x2
  4038e4:	tbz	x3, #51, 4038b8 <ferror@plt+0x2728>
  4038e8:	add	x10, x10, #0x1
  4038ec:	mov	x0, #0x7fff                	// #32767
  4038f0:	cmp	x10, x0
  4038f4:	b.eq	403c5c <ferror@plt+0x2acc>  // b.none
  4038f8:	and	x2, x3, #0xfff7ffffffffffff
  4038fc:	and	x0, x9, #0x1
  403900:	orr	x0, x0, x9, lsr #1
  403904:	orr	x1, x0, x3, lsl #63
  403908:	lsr	x2, x2, #1
  40390c:	mov	w0, #0x0                   	// #0
  403910:	b	403a08 <ferror@plt+0x2878>
  403914:	cmp	x10, x0
  403918:	b.ne	403948 <ferror@plt+0x27b8>  // b.any
  40391c:	orr	x1, x3, x9
  403920:	cbz	x1, 4040fc <ferror@plt+0x2f6c>
  403924:	lsr	x0, x3, #50
  403928:	mov	x2, x3
  40392c:	eor	x0, x0, #0x1
  403930:	mov	x1, x9
  403934:	and	w0, w0, #0x1
  403938:	b	403a08 <ferror@plt+0x2878>
  40393c:	cmp	x10, x0
  403940:	b.eq	40391c <ferror@plt+0x278c>  // b.none
  403944:	orr	x2, x2, #0x8000000000000
  403948:	cmp	w4, #0x74
  40394c:	b.gt	4039c4 <ferror@plt+0x2834>
  403950:	cmp	w4, #0x3f
  403954:	b.gt	403990 <ferror@plt+0x2800>
  403958:	mov	w0, #0x40                  	// #64
  40395c:	sub	w0, w0, w4
  403960:	lsr	x6, x1, x4
  403964:	lsl	x1, x1, x0
  403968:	cmp	x1, #0x0
  40396c:	lsl	x7, x2, x0
  403970:	orr	x7, x7, x6
  403974:	cset	x6, ne  // ne = any
  403978:	lsr	x2, x2, x4
  40397c:	orr	x6, x7, x6
  403980:	adds	x0, x6, x9
  403984:	mov	x9, x0
  403988:	adc	x3, x2, x3
  40398c:	b	4038e4 <ferror@plt+0x2754>
  403990:	sub	w7, w4, #0x40
  403994:	mov	w0, #0x80                  	// #128
  403998:	sub	w0, w0, w4
  40399c:	cmp	w4, #0x40
  4039a0:	lsr	x7, x2, x7
  4039a4:	lsl	x2, x2, x0
  4039a8:	csel	x2, x2, xzr, ne  // ne = any
  4039ac:	orr	x1, x2, x1
  4039b0:	cmp	x1, #0x0
  4039b4:	cset	x6, ne  // ne = any
  4039b8:	orr	x6, x7, x6
  4039bc:	mov	x2, #0x0                   	// #0
  4039c0:	b	403980 <ferror@plt+0x27f0>
  4039c4:	orr	x1, x2, x1
  4039c8:	cmp	x1, #0x0
  4039cc:	cset	x6, ne  // ne = any
  4039d0:	b	4039bc <ferror@plt+0x282c>
  4039d4:	b.eq	403ad8 <ferror@plt+0x2948>  // b.none
  4039d8:	mov	x0, #0x7fff                	// #32767
  4039dc:	cbnz	x10, 403a80 <ferror@plt+0x28f0>
  4039e0:	orr	x6, x3, x9
  4039e4:	cbnz	x6, 403a10 <ferror@plt+0x2880>
  4039e8:	cmp	x11, x0
  4039ec:	b.ne	404088 <ferror@plt+0x2ef8>  // b.any
  4039f0:	orr	x0, x2, x1
  4039f4:	cbz	x0, 4040d0 <ferror@plt+0x2f40>
  4039f8:	lsr	x0, x2, #50
  4039fc:	mov	x10, x11
  403a00:	eor	x0, x0, #0x1
  403a04:	and	w0, w0, #0x1
  403a08:	mov	w4, #0x0                   	// #0
  403a0c:	b	403b1c <ferror@plt+0x298c>
  403a10:	cmn	w4, #0x1
  403a14:	b.ne	403a2c <ferror@plt+0x289c>  // b.any
  403a18:	adds	x0, x9, x1
  403a1c:	mov	x9, x0
  403a20:	adc	x3, x3, x2
  403a24:	mov	x10, x11
  403a28:	b	4038e4 <ferror@plt+0x2754>
  403a2c:	cmp	x11, x0
  403a30:	b.eq	4039f0 <ferror@plt+0x2860>  // b.none
  403a34:	mvn	w4, w4
  403a38:	cmp	w4, #0x74
  403a3c:	b.gt	403ac8 <ferror@plt+0x2938>
  403a40:	cmp	w4, #0x3f
  403a44:	b.gt	403a94 <ferror@plt+0x2904>
  403a48:	mov	w0, #0x40                  	// #64
  403a4c:	sub	w0, w0, w4
  403a50:	lsr	x7, x9, x4
  403a54:	lsl	x6, x3, x0
  403a58:	orr	x6, x6, x7
  403a5c:	lsl	x0, x9, x0
  403a60:	cmp	x0, #0x0
  403a64:	cset	x0, ne  // ne = any
  403a68:	lsr	x4, x3, x4
  403a6c:	orr	x0, x6, x0
  403a70:	adds	x3, x0, x1
  403a74:	mov	x9, x3
  403a78:	adc	x3, x4, x2
  403a7c:	b	403a24 <ferror@plt+0x2894>
  403a80:	cmp	x11, x0
  403a84:	b.eq	4039f0 <ferror@plt+0x2860>  // b.none
  403a88:	neg	w4, w4
  403a8c:	orr	x3, x3, #0x8000000000000
  403a90:	b	403a38 <ferror@plt+0x28a8>
  403a94:	sub	w6, w4, #0x40
  403a98:	mov	w0, #0x80                  	// #128
  403a9c:	sub	w0, w0, w4
  403aa0:	cmp	w4, #0x40
  403aa4:	lsr	x6, x3, x6
  403aa8:	lsl	x3, x3, x0
  403aac:	csel	x3, x3, xzr, ne  // ne = any
  403ab0:	orr	x3, x3, x9
  403ab4:	cmp	x3, #0x0
  403ab8:	cset	x0, ne  // ne = any
  403abc:	orr	x0, x6, x0
  403ac0:	mov	x4, #0x0                   	// #0
  403ac4:	b	403a70 <ferror@plt+0x28e0>
  403ac8:	orr	x3, x3, x9
  403acc:	cmp	x3, #0x0
  403ad0:	cset	x0, ne  // ne = any
  403ad4:	b	403ac0 <ferror@plt+0x2930>
  403ad8:	add	x12, x10, #0x1
  403adc:	mov	x0, #0x7fff                	// #32767
  403ae0:	tst	x12, #0x7ffe
  403ae4:	b.ne	403bf8 <ferror@plt+0x2a68>  // b.any
  403ae8:	orr	x12, x3, x9
  403aec:	cbnz	x10, 403b5c <ferror@plt+0x29cc>
  403af0:	cbz	x12, 4040ac <ferror@plt+0x2f1c>
  403af4:	orr	x0, x2, x1
  403af8:	cbz	x0, 403ea4 <ferror@plt+0x2d14>
  403afc:	adds	x0, x9, x1
  403b00:	mov	x9, x0
  403b04:	adc	x3, x3, x2
  403b08:	tbz	x3, #51, 403ea4 <ferror@plt+0x2d14>
  403b0c:	and	x2, x3, #0xfff7ffffffffffff
  403b10:	mov	x1, x0
  403b14:	mov	x10, #0x1                   	// #1
  403b18:	mov	w0, #0x0                   	// #0
  403b1c:	tst	x1, #0x7
  403b20:	b.eq	40412c <ferror@plt+0x2f9c>  // b.none
  403b24:	and	x3, x8, #0xc00000
  403b28:	orr	w0, w0, #0x10
  403b2c:	cmp	x3, #0x400, lsl #12
  403b30:	b.eq	404118 <ferror@plt+0x2f88>  // b.none
  403b34:	cmp	x3, #0x800, lsl #12
  403b38:	b.eq	404124 <ferror@plt+0x2f94>  // b.none
  403b3c:	cbnz	x3, 403b54 <ferror@plt+0x29c4>
  403b40:	and	x3, x1, #0xf
  403b44:	cmp	x3, #0x4
  403b48:	b.eq	403b54 <ferror@plt+0x29c4>  // b.none
  403b4c:	adds	x1, x1, #0x4
  403b50:	cinc	x2, x2, cs  // cs = hs, nlast
  403b54:	cbz	w4, 40413c <ferror@plt+0x2fac>
  403b58:	b	404138 <ferror@plt+0x2fa8>
  403b5c:	cmp	x10, x0
  403b60:	b.ne	403bc4 <ferror@plt+0x2a34>  // b.any
  403b64:	cbz	x12, 40421c <ferror@plt+0x308c>
  403b68:	lsr	x0, x3, #50
  403b6c:	cmp	x11, x10
  403b70:	eor	x0, x0, #0x1
  403b74:	and	w0, w0, #0x1
  403b78:	b.ne	403be4 <ferror@plt+0x2a54>  // b.any
  403b7c:	orr	x10, x2, x1
  403b80:	cbz	x10, 404214 <ferror@plt+0x3084>
  403b84:	tst	x2, #0x4000000000000
  403b88:	csinc	w0, w0, wzr, ne  // ne = any
  403b8c:	cbz	x12, 403bdc <ferror@plt+0x2a4c>
  403b90:	and	x7, x7, #0x1fffffffffffffff
  403b94:	lsr	x1, x3, #3
  403b98:	orr	x7, x7, x3, lsl #61
  403b9c:	tbz	x3, #50, 403bb8 <ferror@plt+0x2a28>
  403ba0:	lsr	x3, x2, #3
  403ba4:	tbnz	x2, #50, 403bb8 <ferror@plt+0x2a28>
  403ba8:	and	x1, x14, #0x1fffffffffffffff
  403bac:	mov	x5, x6
  403bb0:	orr	x7, x1, x2, lsl #61
  403bb4:	mov	x1, x3
  403bb8:	extr	x2, x1, x7, #61
  403bbc:	lsl	x1, x7, #3
  403bc0:	b	403bdc <ferror@plt+0x2a4c>
  403bc4:	cmp	x11, x0
  403bc8:	b.ne	403bd4 <ferror@plt+0x2a44>  // b.any
  403bcc:	mov	w0, #0x0                   	// #0
  403bd0:	b	403b7c <ferror@plt+0x29ec>
  403bd4:	mov	w0, #0x0                   	// #0
  403bd8:	cbnz	x12, 403be4 <ferror@plt+0x2a54>
  403bdc:	mov	x10, #0x7fff                	// #32767
  403be0:	b	403b1c <ferror@plt+0x298c>
  403be4:	orr	x1, x2, x1
  403be8:	cbnz	x1, 403b90 <ferror@plt+0x2a00>
  403bec:	mov	x2, x3
  403bf0:	mov	x1, x9
  403bf4:	b	403bdc <ferror@plt+0x2a4c>
  403bf8:	cmp	x12, x0
  403bfc:	b.eq	403c1c <ferror@plt+0x2a8c>  // b.none
  403c00:	adds	x1, x9, x1
  403c04:	mov	x10, x12
  403c08:	adc	x2, x3, x2
  403c0c:	extr	x1, x2, x1, #1
  403c10:	lsr	x2, x2, #1
  403c14:	mov	w0, #0x0                   	// #0
  403c18:	b	403b1c <ferror@plt+0x298c>
  403c1c:	ands	x1, x8, #0xc00000
  403c20:	b.eq	4040e0 <ferror@plt+0x2f50>  // b.none
  403c24:	cmp	x1, #0x400, lsl #12
  403c28:	b.ne	403c40 <ferror@plt+0x2ab0>  // b.any
  403c2c:	cbnz	x5, 403c4c <ferror@plt+0x2abc>
  403c30:	mov	x10, x12
  403c34:	mov	x2, #0x0                   	// #0
  403c38:	mov	x1, #0x0                   	// #0
  403c3c:	b	4040e8 <ferror@plt+0x2f58>
  403c40:	cmp	x1, #0x800, lsl #12
  403c44:	b.ne	403c4c <ferror@plt+0x2abc>  // b.any
  403c48:	cbnz	x5, 403c30 <ferror@plt+0x2aa0>
  403c4c:	mov	x2, #0xffffffffffffffff    	// #-1
  403c50:	mov	x10, #0x7ffe                	// #32766
  403c54:	mov	x1, x2
  403c58:	b	4040e8 <ferror@plt+0x2f58>
  403c5c:	ands	x1, x8, #0xc00000
  403c60:	b.eq	4040f0 <ferror@plt+0x2f60>  // b.none
  403c64:	cmp	x1, #0x400, lsl #12
  403c68:	b.ne	403c7c <ferror@plt+0x2aec>  // b.any
  403c6c:	cbnz	x5, 403c88 <ferror@plt+0x2af8>
  403c70:	mov	x2, #0x0                   	// #0
  403c74:	mov	x1, #0x0                   	// #0
  403c78:	b	4040f4 <ferror@plt+0x2f64>
  403c7c:	cmp	x1, #0x800, lsl #12
  403c80:	b.ne	403c88 <ferror@plt+0x2af8>  // b.any
  403c84:	cbnz	x5, 403c70 <ferror@plt+0x2ae0>
  403c88:	mov	x2, #0xffffffffffffffff    	// #-1
  403c8c:	mov	x10, #0x7ffe                	// #32766
  403c90:	mov	x1, x2
  403c94:	b	4040f4 <ferror@plt+0x2f64>
  403c98:	cmp	w4, #0x0
  403c9c:	b.le	403d70 <ferror@plt+0x2be0>
  403ca0:	mov	x0, #0x7fff                	// #32767
  403ca4:	cbnz	x11, 403d1c <ferror@plt+0x2b8c>
  403ca8:	orr	x6, x2, x1
  403cac:	cbz	x6, 4038b0 <ferror@plt+0x2720>
  403cb0:	subs	w4, w4, #0x1
  403cb4:	b.ne	403cd0 <ferror@plt+0x2b40>  // b.any
  403cb8:	subs	x9, x9, x1
  403cbc:	sbc	x3, x3, x2
  403cc0:	tbz	x3, #51, 4038b8 <ferror@plt+0x2728>
  403cc4:	and	x7, x3, #0x7ffffffffffff
  403cc8:	mov	x11, x9
  403ccc:	b	403fb4 <ferror@plt+0x2e24>
  403cd0:	cmp	x10, x0
  403cd4:	b.eq	40391c <ferror@plt+0x278c>  // b.none
  403cd8:	cmp	w4, #0x74
  403cdc:	b.gt	403d60 <ferror@plt+0x2bd0>
  403ce0:	cmp	w4, #0x3f
  403ce4:	b.gt	403d2c <ferror@plt+0x2b9c>
  403ce8:	mov	w6, #0x40                  	// #64
  403cec:	sub	w6, w6, w4
  403cf0:	lsr	x7, x1, x4
  403cf4:	lsl	x1, x1, x6
  403cf8:	cmp	x1, #0x0
  403cfc:	lsl	x0, x2, x6
  403d00:	cset	x1, ne  // ne = any
  403d04:	orr	x0, x0, x7
  403d08:	lsr	x2, x2, x4
  403d0c:	orr	x0, x0, x1
  403d10:	subs	x9, x9, x0
  403d14:	sbc	x3, x3, x2
  403d18:	b	403cc0 <ferror@plt+0x2b30>
  403d1c:	cmp	x10, x0
  403d20:	b.eq	40391c <ferror@plt+0x278c>  // b.none
  403d24:	orr	x2, x2, #0x8000000000000
  403d28:	b	403cd8 <ferror@plt+0x2b48>
  403d2c:	sub	w0, w4, #0x40
  403d30:	mov	w6, #0x80                  	// #128
  403d34:	sub	w6, w6, w4
  403d38:	cmp	w4, #0x40
  403d3c:	lsr	x0, x2, x0
  403d40:	lsl	x2, x2, x6
  403d44:	csel	x2, x2, xzr, ne  // ne = any
  403d48:	orr	x1, x2, x1
  403d4c:	cmp	x1, #0x0
  403d50:	cset	x1, ne  // ne = any
  403d54:	orr	x0, x0, x1
  403d58:	mov	x2, #0x0                   	// #0
  403d5c:	b	403d10 <ferror@plt+0x2b80>
  403d60:	orr	x1, x2, x1
  403d64:	cmp	x1, #0x0
  403d68:	cset	x0, ne  // ne = any
  403d6c:	b	403d58 <ferror@plt+0x2bc8>
  403d70:	b.eq	403e70 <ferror@plt+0x2ce0>  // b.none
  403d74:	mov	x0, #0x7fff                	// #32767
  403d78:	cbnz	x10, 403e18 <ferror@plt+0x2c88>
  403d7c:	orr	x5, x3, x9
  403d80:	cbnz	x5, 403dac <ferror@plt+0x2c1c>
  403d84:	cmp	x11, x0
  403d88:	b.ne	404098 <ferror@plt+0x2f08>  // b.any
  403d8c:	orr	x0, x2, x1
  403d90:	cbz	x0, 404104 <ferror@plt+0x2f74>
  403d94:	lsr	x0, x2, #50
  403d98:	mov	x10, x11
  403d9c:	eor	x0, x0, #0x1
  403da0:	mov	x5, x6
  403da4:	and	w0, w0, #0x1
  403da8:	b	403a08 <ferror@plt+0x2878>
  403dac:	cmn	w4, #0x1
  403db0:	b.ne	403dc8 <ferror@plt+0x2c38>  // b.any
  403db4:	subs	x9, x1, x9
  403db8:	sbc	x3, x2, x3
  403dbc:	mov	x10, x11
  403dc0:	mov	x5, x6
  403dc4:	b	403cc0 <ferror@plt+0x2b30>
  403dc8:	cmp	x11, x0
  403dcc:	b.eq	403d8c <ferror@plt+0x2bfc>  // b.none
  403dd0:	mvn	w4, w4
  403dd4:	cmp	w4, #0x74
  403dd8:	b.gt	403e60 <ferror@plt+0x2cd0>
  403ddc:	cmp	w4, #0x3f
  403de0:	b.gt	403e2c <ferror@plt+0x2c9c>
  403de4:	mov	w0, #0x40                  	// #64
  403de8:	sub	w0, w0, w4
  403dec:	lsr	x7, x9, x4
  403df0:	lsl	x5, x3, x0
  403df4:	orr	x5, x5, x7
  403df8:	lsl	x0, x9, x0
  403dfc:	cmp	x0, #0x0
  403e00:	cset	x0, ne  // ne = any
  403e04:	lsr	x4, x3, x4
  403e08:	orr	x0, x5, x0
  403e0c:	subs	x9, x1, x0
  403e10:	sbc	x3, x2, x4
  403e14:	b	403dbc <ferror@plt+0x2c2c>
  403e18:	cmp	x11, x0
  403e1c:	b.eq	403d8c <ferror@plt+0x2bfc>  // b.none
  403e20:	neg	w4, w4
  403e24:	orr	x3, x3, #0x8000000000000
  403e28:	b	403dd4 <ferror@plt+0x2c44>
  403e2c:	sub	w0, w4, #0x40
  403e30:	cmp	w4, #0x40
  403e34:	lsr	x5, x3, x0
  403e38:	mov	w0, #0x80                  	// #128
  403e3c:	sub	w0, w0, w4
  403e40:	lsl	x3, x3, x0
  403e44:	csel	x3, x3, xzr, ne  // ne = any
  403e48:	orr	x3, x3, x9
  403e4c:	cmp	x3, #0x0
  403e50:	cset	x0, ne  // ne = any
  403e54:	orr	x0, x5, x0
  403e58:	mov	x4, #0x0                   	// #0
  403e5c:	b	403e0c <ferror@plt+0x2c7c>
  403e60:	orr	x3, x3, x9
  403e64:	cmp	x3, #0x0
  403e68:	cset	x0, ne  // ne = any
  403e6c:	b	403e58 <ferror@plt+0x2cc8>
  403e70:	add	x0, x10, #0x1
  403e74:	tst	x0, #0x7ffe
  403e78:	b.ne	403f94 <ferror@plt+0x2e04>  // b.any
  403e7c:	orr	x12, x3, x9
  403e80:	orr	x13, x2, x1
  403e84:	cbnz	x10, 403f00 <ferror@plt+0x2d70>
  403e88:	cbnz	x12, 403ec0 <ferror@plt+0x2d30>
  403e8c:	cbnz	x13, 4040b8 <ferror@plt+0x2f28>
  403e90:	and	x0, x8, #0xc00000
  403e94:	mov	x3, #0x0                   	// #0
  403e98:	cmp	x0, #0x800, lsl #12
  403e9c:	mov	x9, #0x0                   	// #0
  403ea0:	cset	x5, eq  // eq = none
  403ea4:	orr	x0, x9, x3
  403ea8:	mov	x2, x3
  403eac:	cmp	x0, #0x0
  403eb0:	mov	x1, x9
  403eb4:	cset	w4, ne  // ne = any
  403eb8:	mov	x10, #0x0                   	// #0
  403ebc:	b	403c14 <ferror@plt+0x2a84>
  403ec0:	cbz	x13, 403ea4 <ferror@plt+0x2d14>
  403ec4:	subs	x4, x9, x1
  403ec8:	cmp	x9, x1
  403ecc:	sbc	x0, x3, x2
  403ed0:	tbz	x0, #51, 403ee4 <ferror@plt+0x2d54>
  403ed4:	subs	x9, x1, x9
  403ed8:	sbc	x3, x2, x3
  403edc:	mov	x5, x6
  403ee0:	b	403ea4 <ferror@plt+0x2d14>
  403ee4:	orr	x9, x4, x0
  403ee8:	cbnz	x9, 4040c4 <ferror@plt+0x2f34>
  403eec:	and	x0, x8, #0xc00000
  403ef0:	cmp	x0, #0x800, lsl #12
  403ef4:	cset	x5, eq  // eq = none
  403ef8:	mov	x3, #0x0                   	// #0
  403efc:	b	403ea4 <ferror@plt+0x2d14>
  403f00:	mov	x0, #0x7fff                	// #32767
  403f04:	cmp	x10, x0
  403f08:	b.ne	403f68 <ferror@plt+0x2dd8>  // b.any
  403f0c:	cbz	x12, 404204 <ferror@plt+0x3074>
  403f10:	lsr	x0, x3, #50
  403f14:	cmp	x11, x10
  403f18:	eor	x0, x0, #0x1
  403f1c:	and	w0, w0, #0x1
  403f20:	b.ne	403f8c <ferror@plt+0x2dfc>  // b.any
  403f24:	cbz	x13, 40422c <ferror@plt+0x309c>
  403f28:	tst	x2, #0x4000000000000
  403f2c:	csinc	w0, w0, wzr, ne  // ne = any
  403f30:	cbz	x12, 403f80 <ferror@plt+0x2df0>
  403f34:	and	x7, x7, #0x1fffffffffffffff
  403f38:	orr	x1, x7, x3, lsl #61
  403f3c:	lsr	x7, x3, #3
  403f40:	tbz	x3, #50, 403f5c <ferror@plt+0x2dcc>
  403f44:	lsr	x3, x2, #3
  403f48:	tbnz	x2, #50, 403f5c <ferror@plt+0x2dcc>
  403f4c:	and	x1, x14, #0x1fffffffffffffff
  403f50:	mov	x7, x3
  403f54:	orr	x1, x1, x2, lsl #61
  403f58:	mov	x5, x6
  403f5c:	extr	x2, x7, x1, #61
  403f60:	lsl	x1, x1, #3
  403f64:	b	403bdc <ferror@plt+0x2a4c>
  403f68:	cmp	x11, x0
  403f6c:	b.ne	403f78 <ferror@plt+0x2de8>  // b.any
  403f70:	mov	w0, #0x0                   	// #0
  403f74:	b	403f24 <ferror@plt+0x2d94>
  403f78:	mov	w0, #0x0                   	// #0
  403f7c:	cbnz	x12, 403f8c <ferror@plt+0x2dfc>
  403f80:	cbz	x13, 404230 <ferror@plt+0x30a0>
  403f84:	mov	x5, x6
  403f88:	b	403bdc <ferror@plt+0x2a4c>
  403f8c:	cbnz	x13, 403f34 <ferror@plt+0x2da4>
  403f90:	b	403bec <ferror@plt+0x2a5c>
  403f94:	subs	x0, x9, x1
  403f98:	cmp	x9, x1
  403f9c:	mov	x11, x0
  403fa0:	sbc	x7, x3, x2
  403fa4:	tbz	x7, #51, 404030 <ferror@plt+0x2ea0>
  403fa8:	subs	x11, x1, x9
  403fac:	mov	x5, x6
  403fb0:	sbc	x7, x2, x3
  403fb4:	clz	x0, x11
  403fb8:	cmp	x7, #0x0
  403fbc:	clz	x3, x7
  403fc0:	add	w0, w0, #0x40
  403fc4:	csel	w3, w0, w3, eq  // eq = none
  403fc8:	sub	w4, w3, #0xc
  403fcc:	cmp	w4, #0x3f
  403fd0:	b.gt	40403c <ferror@plt+0x2eac>
  403fd4:	neg	w3, w4
  403fd8:	lsl	x7, x7, x4
  403fdc:	lsl	x9, x11, x4
  403fe0:	lsr	x3, x11, x3
  403fe4:	orr	x3, x3, x7
  403fe8:	sxtw	x0, w4
  403fec:	cmp	x10, w4, sxtw
  403ff0:	b.gt	40407c <ferror@plt+0x2eec>
  403ff4:	sub	w4, w4, w10
  403ff8:	add	w2, w4, #0x1
  403ffc:	cmp	w2, #0x3f
  404000:	b.gt	40404c <ferror@plt+0x2ebc>
  404004:	mov	w0, #0x40                  	// #64
  404008:	sub	w0, w0, w2
  40400c:	lsr	x1, x9, x2
  404010:	lsl	x4, x3, x0
  404014:	orr	x4, x4, x1
  404018:	lsl	x0, x9, x0
  40401c:	cmp	x0, #0x0
  404020:	cset	x0, ne  // ne = any
  404024:	lsr	x3, x3, x2
  404028:	orr	x9, x4, x0
  40402c:	b	403ea4 <ferror@plt+0x2d14>
  404030:	orr	x9, x0, x7
  404034:	cbnz	x9, 403fb4 <ferror@plt+0x2e24>
  404038:	b	403eec <ferror@plt+0x2d5c>
  40403c:	sub	w3, w3, #0x4c
  404040:	mov	x9, #0x0                   	// #0
  404044:	lsl	x3, x11, x3
  404048:	b	403fe8 <ferror@plt+0x2e58>
  40404c:	sub	w4, w4, #0x3f
  404050:	mov	w0, #0x80                  	// #128
  404054:	sub	w0, w0, w2
  404058:	cmp	w2, #0x40
  40405c:	lsr	x4, x3, x4
  404060:	lsl	x3, x3, x0
  404064:	csel	x3, x3, xzr, ne  // ne = any
  404068:	orr	x3, x9, x3
  40406c:	cmp	x3, #0x0
  404070:	cset	x3, ne  // ne = any
  404074:	orr	x9, x4, x3
  404078:	b	403ef8 <ferror@plt+0x2d68>
  40407c:	sub	x10, x10, x0
  404080:	and	x3, x3, #0xfff7ffffffffffff
  404084:	b	4038b8 <ferror@plt+0x2728>
  404088:	mov	x3, x2
  40408c:	mov	x9, x1
  404090:	mov	x10, x11
  404094:	b	4038b8 <ferror@plt+0x2728>
  404098:	mov	x3, x2
  40409c:	mov	x9, x1
  4040a0:	mov	x10, x11
  4040a4:	mov	x5, x6
  4040a8:	b	4038b8 <ferror@plt+0x2728>
  4040ac:	mov	x3, x2
  4040b0:	mov	x9, x1
  4040b4:	b	403ea4 <ferror@plt+0x2d14>
  4040b8:	mov	x3, x2
  4040bc:	mov	x9, x1
  4040c0:	b	403edc <ferror@plt+0x2d4c>
  4040c4:	mov	x3, x0
  4040c8:	mov	x9, x4
  4040cc:	b	403ea4 <ferror@plt+0x2d14>
  4040d0:	mov	x10, x11
  4040d4:	mov	x2, #0x0                   	// #0
  4040d8:	mov	x1, #0x0                   	// #0
  4040dc:	b	40390c <ferror@plt+0x277c>
  4040e0:	mov	x10, x12
  4040e4:	mov	x2, #0x0                   	// #0
  4040e8:	mov	w0, #0x14                  	// #20
  4040ec:	b	403b1c <ferror@plt+0x298c>
  4040f0:	mov	x2, #0x0                   	// #0
  4040f4:	mov	w0, #0x14                  	// #20
  4040f8:	b	403a08 <ferror@plt+0x2878>
  4040fc:	mov	x2, #0x0                   	// #0
  404100:	b	40390c <ferror@plt+0x277c>
  404104:	mov	x10, x11
  404108:	mov	x5, x6
  40410c:	mov	x2, #0x0                   	// #0
  404110:	mov	x1, #0x0                   	// #0
  404114:	b	40390c <ferror@plt+0x277c>
  404118:	cbnz	x5, 403b54 <ferror@plt+0x29c4>
  40411c:	adds	x1, x1, #0x8
  404120:	b	403b50 <ferror@plt+0x29c0>
  404124:	cbz	x5, 403b54 <ferror@plt+0x29c4>
  404128:	b	40411c <ferror@plt+0x2f8c>
  40412c:	cbz	w4, 40413c <ferror@plt+0x2fac>
  404130:	tbnz	w0, #4, 404138 <ferror@plt+0x2fa8>
  404134:	tbz	w8, #11, 40413c <ferror@plt+0x2fac>
  404138:	orr	w0, w0, #0x8
  40413c:	tbz	x2, #51, 404154 <ferror@plt+0x2fc4>
  404140:	add	x10, x10, #0x1
  404144:	mov	x3, #0x7fff                	// #32767
  404148:	cmp	x10, x3
  40414c:	b.eq	4041ac <ferror@plt+0x301c>  // b.none
  404150:	and	x2, x2, #0xfff7ffffffffffff
  404154:	mov	x3, #0x7fff                	// #32767
  404158:	extr	x1, x2, x1, #3
  40415c:	cmp	x10, x3
  404160:	lsr	x2, x2, #3
  404164:	b.ne	404178 <ferror@plt+0x2fe8>  // b.any
  404168:	orr	x3, x1, x2
  40416c:	orr	x2, x2, #0x800000000000
  404170:	cmp	x3, #0x0
  404174:	csel	x2, x2, xzr, ne  // ne = any
  404178:	and	x4, x10, #0x7fff
  40417c:	mov	x7, #0x0                   	// #0
  404180:	bfxil	x7, x2, #0, #48
  404184:	orr	w5, w4, w5, lsl #15
  404188:	fmov	d0, x1
  40418c:	bfi	x7, x5, #48, #16
  404190:	fmov	v0.d[1], x7
  404194:	cbz	w0, 4041a4 <ferror@plt+0x3014>
  404198:	str	q0, [sp, #16]
  40419c:	bl	404550 <ferror@plt+0x33c0>
  4041a0:	ldr	q0, [sp, #16]
  4041a4:	ldp	x29, x30, [sp], #32
  4041a8:	ret
  4041ac:	ands	x1, x8, #0xc00000
  4041b0:	b.eq	4041cc <ferror@plt+0x303c>  // b.none
  4041b4:	cmp	x1, #0x400, lsl #12
  4041b8:	b.ne	4041dc <ferror@plt+0x304c>  // b.any
  4041bc:	cmp	x5, #0x0
  4041c0:	mov	x2, #0x7ffe                	// #32766
  4041c4:	csetm	x1, ne  // ne = any
  4041c8:	csel	x10, x10, x2, eq  // eq = none
  4041cc:	mov	w2, #0x14                  	// #20
  4041d0:	orr	w0, w0, w2
  4041d4:	mov	x2, x1
  4041d8:	b	404154 <ferror@plt+0x2fc4>
  4041dc:	cmp	x1, #0x800, lsl #12
  4041e0:	b.ne	4041f8 <ferror@plt+0x3068>  // b.any
  4041e4:	cmp	x5, #0x0
  4041e8:	mov	x2, #0x7ffe                	// #32766
  4041ec:	csetm	x1, eq  // eq = none
  4041f0:	csel	x10, x10, x2, ne  // ne = any
  4041f4:	b	4041cc <ferror@plt+0x303c>
  4041f8:	mov	x1, #0xffffffffffffffff    	// #-1
  4041fc:	mov	x10, #0x7ffe                	// #32766
  404200:	b	4041cc <ferror@plt+0x303c>
  404204:	cmp	x11, x10
  404208:	b.eq	403f70 <ferror@plt+0x2de0>  // b.none
  40420c:	mov	w0, #0x0                   	// #0
  404210:	b	403f80 <ferror@plt+0x2df0>
  404214:	cbz	x12, 403bdc <ferror@plt+0x2a4c>
  404218:	b	403bec <ferror@plt+0x2a5c>
  40421c:	cmp	x11, x10
  404220:	b.eq	403bcc <ferror@plt+0x2a3c>  // b.none
  404224:	mov	w0, #0x0                   	// #0
  404228:	b	403bdc <ferror@plt+0x2a4c>
  40422c:	cbnz	x12, 403bec <ferror@plt+0x2a5c>
  404230:	mov	x5, #0x0                   	// #0
  404234:	mov	x2, #0x7ffffffffffff       	// #2251799813685247
  404238:	mov	x1, #0xfffffffffffffff8    	// #-8
  40423c:	mov	x10, #0x7fff                	// #32767
  404240:	mov	w0, #0x1                   	// #1
  404244:	b	403b1c <ferror@plt+0x298c>
  404248:	cmp	w0, #0x0
  40424c:	cbz	w0, 404294 <ferror@plt+0x3104>
  404250:	lsr	w1, w0, #31
  404254:	cneg	w0, w0, lt  // lt = tstop
  404258:	clz	x3, x0
  40425c:	mov	w2, #0x403e                	// #16446
  404260:	sub	w2, w2, w3
  404264:	mov	w3, #0x402f                	// #16431
  404268:	sxtw	x4, w2
  40426c:	sub	w2, w3, w2
  404270:	lsl	x0, x0, x2
  404274:	mov	x3, #0x0                   	// #0
  404278:	orr	w1, w4, w1, lsl #15
  40427c:	bfxil	x3, x0, #0, #48
  404280:	mov	x2, #0x0                   	// #0
  404284:	fmov	d0, x2
  404288:	bfi	x3, x1, #48, #16
  40428c:	fmov	v0.d[1], x3
  404290:	ret
  404294:	mov	x0, #0x0                   	// #0
  404298:	mov	x4, #0x0                   	// #0
  40429c:	mov	x1, #0x0                   	// #0
  4042a0:	b	404274 <ferror@plt+0x30e4>
  4042a4:	stp	x29, x30, [sp, #-48]!
  4042a8:	mov	x29, sp
  4042ac:	str	x19, [sp, #16]
  4042b0:	str	q0, [sp, #32]
  4042b4:	ldp	x0, x3, [sp, #32]
  4042b8:	mrs	x6, fpcr
  4042bc:	ubfx	x2, x3, #48, #15
  4042c0:	lsr	x4, x3, #63
  4042c4:	add	x1, x2, #0x1
  4042c8:	ubfiz	x3, x3, #3, #48
  4042cc:	and	w4, w4, #0xff
  4042d0:	orr	x3, x3, x0, lsr #61
  4042d4:	lsl	x5, x0, #3
  4042d8:	tst	x1, #0x7ffe
  4042dc:	b.eq	4043d4 <ferror@plt+0x3244>  // b.none
  4042e0:	mov	x1, #0xffffffffffffc400    	// #-15360
  4042e4:	add	x2, x2, x1
  4042e8:	cmp	x2, #0x7fe
  4042ec:	b.le	40433c <ferror@plt+0x31ac>
  4042f0:	ands	x1, x6, #0xc00000
  4042f4:	b.eq	40445c <ferror@plt+0x32cc>  // b.none
  4042f8:	cmp	x1, #0x400, lsl #12
  4042fc:	b.ne	40431c <ferror@plt+0x318c>  // b.any
  404300:	cmp	w4, #0x0
  404304:	mov	x2, #0x7ff                 	// #2047
  404308:	mov	x0, #0x7fe                 	// #2046
  40430c:	csetm	x1, ne  // ne = any
  404310:	csel	x2, x2, x0, eq  // eq = none
  404314:	mov	w0, #0x14                  	// #20
  404318:	b	404410 <ferror@plt+0x3280>
  40431c:	cmp	x1, #0x800, lsl #12
  404320:	b.ne	404464 <ferror@plt+0x32d4>  // b.any
  404324:	cmp	w4, #0x0
  404328:	mov	x2, #0x7ff                 	// #2047
  40432c:	mov	x0, #0x7fe                 	// #2046
  404330:	csetm	x1, eq  // eq = none
  404334:	csel	x2, x2, x0, ne  // ne = any
  404338:	b	404314 <ferror@plt+0x3184>
  40433c:	cmp	x2, #0x0
  404340:	b.gt	4043bc <ferror@plt+0x322c>
  404344:	cmn	x2, #0x34
  404348:	b.lt	404470 <ferror@plt+0x32e0>  // b.tstop
  40434c:	mov	x0, #0x3d                  	// #61
  404350:	sub	x8, x0, x2
  404354:	orr	x3, x3, #0x8000000000000
  404358:	cmp	x8, #0x3f
  40435c:	b.gt	40438c <ferror@plt+0x31fc>
  404360:	add	w7, w2, #0x3
  404364:	sub	w1, w0, w2
  404368:	lsr	x1, x5, x1
  40436c:	lsl	x5, x5, x7
  404370:	cmp	x5, #0x0
  404374:	cset	x0, ne  // ne = any
  404378:	lsl	x3, x3, x7
  40437c:	orr	x1, x1, x0
  404380:	orr	x1, x3, x1
  404384:	mov	x2, #0x0                   	// #0
  404388:	b	4043cc <ferror@plt+0x323c>
  40438c:	add	w0, w2, #0x43
  404390:	mov	w1, #0xfffffffd            	// #-3
  404394:	sub	w1, w1, w2
  404398:	cmp	x8, #0x40
  40439c:	lsr	x1, x3, x1
  4043a0:	lsl	x3, x3, x0
  4043a4:	csel	x3, x3, xzr, ne  // ne = any
  4043a8:	orr	x3, x3, x5
  4043ac:	cmp	x3, #0x0
  4043b0:	cset	x0, ne  // ne = any
  4043b4:	orr	x1, x1, x0
  4043b8:	b	404384 <ferror@plt+0x31f4>
  4043bc:	cmp	xzr, x0, lsl #7
  4043c0:	cset	x1, ne  // ne = any
  4043c4:	orr	x1, x1, x5, lsr #60
  4043c8:	orr	x1, x1, x3, lsl #4
  4043cc:	mov	w0, #0x0                   	// #0
  4043d0:	b	404410 <ferror@plt+0x3280>
  4043d4:	orr	x1, x3, x5
  4043d8:	cbnz	x2, 4043e8 <ferror@plt+0x3258>
  4043dc:	cmp	x1, #0x0
  4043e0:	cset	x1, ne  // ne = any
  4043e4:	b	4043cc <ferror@plt+0x323c>
  4043e8:	cbz	x1, 404478 <ferror@plt+0x32e8>
  4043ec:	mov	x1, #0x7fff                	// #32767
  4043f0:	lsr	x0, x3, #50
  4043f4:	cmp	x2, x1
  4043f8:	extr	x1, x3, x5, #60
  4043fc:	eor	w0, w0, #0x1
  404400:	and	x1, x1, #0xfffffffffffffff8
  404404:	csel	w0, w0, wzr, eq  // eq = none
  404408:	orr	x1, x1, #0x40000000000000
  40440c:	mov	x2, #0x7ff                 	// #2047
  404410:	cmp	x2, #0x0
  404414:	cset	w3, eq  // eq = none
  404418:	cmp	x1, #0x0
  40441c:	csel	w3, w3, wzr, ne  // ne = any
  404420:	tst	x1, #0x7
  404424:	b.eq	404494 <ferror@plt+0x3304>  // b.none
  404428:	and	x5, x6, #0xc00000
  40442c:	orr	w0, w0, #0x10
  404430:	cmp	x5, #0x400, lsl #12
  404434:	b.eq	404480 <ferror@plt+0x32f0>  // b.none
  404438:	cmp	x5, #0x800, lsl #12
  40443c:	b.eq	40448c <ferror@plt+0x32fc>  // b.none
  404440:	cbnz	x5, 404454 <ferror@plt+0x32c4>
  404444:	and	x5, x1, #0xf
  404448:	cmp	x5, #0x4
  40444c:	b.eq	404454 <ferror@plt+0x32c4>  // b.none
  404450:	add	x1, x1, #0x4
  404454:	cbz	w3, 4044a4 <ferror@plt+0x3314>
  404458:	b	4044a0 <ferror@plt+0x3310>
  40445c:	mov	x2, #0x7ff                 	// #2047
  404460:	b	404314 <ferror@plt+0x3184>
  404464:	mov	x1, #0xffffffffffffffff    	// #-1
  404468:	mov	x2, #0x7fe                 	// #2046
  40446c:	b	404314 <ferror@plt+0x3184>
  404470:	mov	x1, #0x1                   	// #1
  404474:	b	404384 <ferror@plt+0x31f4>
  404478:	mov	x2, #0x7ff                 	// #2047
  40447c:	b	4043cc <ferror@plt+0x323c>
  404480:	cbnz	w4, 404454 <ferror@plt+0x32c4>
  404484:	add	x1, x1, #0x8
  404488:	b	404454 <ferror@plt+0x32c4>
  40448c:	cbz	w4, 404454 <ferror@plt+0x32c4>
  404490:	b	404484 <ferror@plt+0x32f4>
  404494:	cbz	w3, 4044a4 <ferror@plt+0x3314>
  404498:	tbnz	w0, #4, 4044a0 <ferror@plt+0x3310>
  40449c:	tbz	w6, #11, 4044a4 <ferror@plt+0x3314>
  4044a0:	orr	w0, w0, #0x8
  4044a4:	tbz	x1, #55, 4044b8 <ferror@plt+0x3328>
  4044a8:	add	x2, x2, #0x1
  4044ac:	cmp	x2, #0x7ff
  4044b0:	b.eq	4044fc <ferror@plt+0x336c>  // b.none
  4044b4:	and	x1, x1, #0xff7fffffffffffff
  4044b8:	lsr	x1, x1, #3
  4044bc:	cmp	x2, #0x7ff
  4044c0:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  4044c4:	mov	x3, x1
  4044c8:	orr	x1, x1, #0x8000000000000
  4044cc:	ubfiz	x2, x2, #52, #11
  4044d0:	csel	x1, x1, x3, ne  // ne = any
  4044d4:	and	x4, x4, #0xff
  4044d8:	and	x1, x1, #0xfffffffffffff
  4044dc:	orr	x1, x2, x1
  4044e0:	orr	x19, x1, x4, lsl #63
  4044e4:	cbz	w0, 4044ec <ferror@plt+0x335c>
  4044e8:	bl	404550 <ferror@plt+0x33c0>
  4044ec:	fmov	d0, x19
  4044f0:	ldr	x19, [sp, #16]
  4044f4:	ldp	x29, x30, [sp], #48
  4044f8:	ret
  4044fc:	ands	x1, x6, #0xc00000
  404500:	b.eq	40451c <ferror@plt+0x338c>  // b.none
  404504:	cmp	x1, #0x400, lsl #12
  404508:	b.ne	404528 <ferror@plt+0x3398>  // b.any
  40450c:	cmp	w4, #0x0
  404510:	mov	x3, #0x7fe                 	// #2046
  404514:	csetm	x1, ne  // ne = any
  404518:	csel	x2, x2, x3, eq  // eq = none
  40451c:	mov	w3, #0x14                  	// #20
  404520:	orr	w0, w0, w3
  404524:	b	4044b8 <ferror@plt+0x3328>
  404528:	cmp	x1, #0x800, lsl #12
  40452c:	b.ne	404544 <ferror@plt+0x33b4>  // b.any
  404530:	cmp	w4, #0x0
  404534:	mov	x3, #0x7fe                 	// #2046
  404538:	csetm	x1, eq  // eq = none
  40453c:	csel	x2, x2, x3, ne  // ne = any
  404540:	b	40451c <ferror@plt+0x338c>
  404544:	mov	x1, #0xffffffffffffffff    	// #-1
  404548:	mov	x2, #0x7fe                 	// #2046
  40454c:	b	40451c <ferror@plt+0x338c>
  404550:	tbz	w0, #0, 404560 <ferror@plt+0x33d0>
  404554:	movi	v1.2s, #0x0
  404558:	fdiv	s0, s1, s1
  40455c:	mrs	x1, fpsr
  404560:	tbz	w0, #1, 404574 <ferror@plt+0x33e4>
  404564:	fmov	s1, #1.000000000000000000e+00
  404568:	movi	v2.2s, #0x0
  40456c:	fdiv	s0, s1, s2
  404570:	mrs	x1, fpsr
  404574:	tbz	w0, #2, 404594 <ferror@plt+0x3404>
  404578:	mov	w1, #0x7f7fffff            	// #2139095039
  40457c:	fmov	s1, w1
  404580:	mov	w1, #0xc5ae                	// #50606
  404584:	movk	w1, #0x749d, lsl #16
  404588:	fmov	s2, w1
  40458c:	fadd	s0, s1, s2
  404590:	mrs	x1, fpsr
  404594:	tbz	w0, #3, 4045a4 <ferror@plt+0x3414>
  404598:	movi	v1.2s, #0x80, lsl #16
  40459c:	fmul	s0, s1, s1
  4045a0:	mrs	x1, fpsr
  4045a4:	tbz	w0, #4, 4045bc <ferror@plt+0x342c>
  4045a8:	mov	w0, #0x7f7fffff            	// #2139095039
  4045ac:	fmov	s2, #1.000000000000000000e+00
  4045b0:	fmov	s1, w0
  4045b4:	fsub	s0, s1, s2
  4045b8:	mrs	x0, fpsr
  4045bc:	ret
  4045c0:	stp	x29, x30, [sp, #-64]!
  4045c4:	mov	x29, sp
  4045c8:	stp	x19, x20, [sp, #16]
  4045cc:	adrp	x20, 414000 <ferror@plt+0x12e70>
  4045d0:	add	x20, x20, #0xdd0
  4045d4:	stp	x21, x22, [sp, #32]
  4045d8:	adrp	x21, 414000 <ferror@plt+0x12e70>
  4045dc:	add	x21, x21, #0xdc8
  4045e0:	sub	x20, x20, x21
  4045e4:	mov	w22, w0
  4045e8:	stp	x23, x24, [sp, #48]
  4045ec:	mov	x23, x1
  4045f0:	mov	x24, x2
  4045f4:	bl	400f28 <memmove@plt-0x38>
  4045f8:	cmp	xzr, x20, asr #3
  4045fc:	b.eq	404628 <ferror@plt+0x3498>  // b.none
  404600:	asr	x20, x20, #3
  404604:	mov	x19, #0x0                   	// #0
  404608:	ldr	x3, [x21, x19, lsl #3]
  40460c:	mov	x2, x24
  404610:	add	x19, x19, #0x1
  404614:	mov	x1, x23
  404618:	mov	w0, w22
  40461c:	blr	x3
  404620:	cmp	x20, x19
  404624:	b.ne	404608 <ferror@plt+0x3478>  // b.any
  404628:	ldp	x19, x20, [sp, #16]
  40462c:	ldp	x21, x22, [sp, #32]
  404630:	ldp	x23, x24, [sp, #48]
  404634:	ldp	x29, x30, [sp], #64
  404638:	ret
  40463c:	nop
  404640:	ret
  404644:	nop
  404648:	adrp	x2, 415000 <ferror@plt+0x13e70>
  40464c:	mov	x1, #0x0                   	// #0
  404650:	ldr	x2, [x2, #296]
  404654:	b	400ff0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404658 <.fini>:
  404658:	stp	x29, x30, [sp, #-16]!
  40465c:	mov	x29, sp
  404660:	ldp	x29, x30, [sp], #16
  404664:	ret
