10000 (Max_Time_Left)
CLOCK (clockName)
IDLE (INSTRUCTION)
IDLE (DATA)
2 (accesstime)
65536 (I_Mem_Size)
65536 (D_Mem_Size)
65536 (NoOfElements)
65536 (NoOfElements)
32 (NoOfElements)
CLOCK (clockName)
main (label)
0 (offset)
CLOCK (clockName)
CLOCK (clockName)
CLOCK (clockName)
CLOCK (clockName)
8 (NoOfElements)
main (label)
0 (offset)
CLOCK (clockName)
--- (WAW_A)
--- (RAW1_A)
--- (RAW2_A)
--- (WAW_B)
--- (RAW1_B)
--- (RAW2_B)
0 (cycle)
10.0 (period)
-1.0 (period1)
CLOCK (clockName)
0 (cycle)
- (dest_reg)
- (src)
0 (src_pred)
- (dest)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (dest_reg)
- (src_reg1)
0 (immediate)
0 (src_pred)
- (src_reg1)
- (src_reg2)
0 (dest_pred_reg1)
0 (dest_pred_reg2)
0 (src_pred)
- (src_reg)
- (label)
0 (src_pred)
- (label)
- (label)
0 (src_pred)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (src_reg1)
- (src_reg2)
- (dest_reg)
- (src)
0 (src_pred)
- (dest)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (dest_reg)
- (src_reg1)
0 (immediate)
0 (src_pred)
- (src_reg1)
- (src_reg2)
0 (dest_pred_reg1)
0 (dest_pred_reg2)
0 (src_pred)
- (src_reg)
- (label)
0 (src_pred)
- (label)
- (label)
0 (src_pred)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (src_reg1)
- (src_reg2)
- (dest_reg)
- (src)
0 (src_pred)
- (dest)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (dest_reg)
- (src_reg1)
0 (immediate)
0 (src_pred)
- (src_reg1)
- (src_reg2)
0 (dest_pred_reg1)
0 (dest_pred_reg2)
0 (src_pred)
- (src_reg)
- (label)
0 (src_pred)
- (label)
- (label)
0 (src_pred)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (src_reg1)
- (src_reg2)
- (dest_reg)
- (src)
0 (src_pred)
- (dest)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (dest_reg)
- (src_reg1)
0 (immediate)
0 (src_pred)
- (src_reg1)
- (src_reg2)
0 (dest_pred_reg1)
0 (dest_pred_reg2)
0 (src_pred)
- (src_reg)
- (label)
0 (src_pred)
- (label)
- (label)
0 (src_pred)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (src_reg1)
- (src_reg2)
- (P1)
- (P2)
- (dest_reg)
- (src)
0 (src_pred)
- (dest)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (dest_reg)
- (src_reg1)
0 (immediate)
0 (src_pred)
- (src_reg1)
- (src_reg2)
0 (dest_pred_reg1)
0 (dest_pred_reg2)
0 (src_pred)
- (src_reg)
- (label)
0 (src_pred)
- (label)
- (label)
0 (src_pred)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (src_reg1)
- (src_reg2)
- (dest_reg)
- (src)
0 (src_pred)
- (dest)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (dest_reg)
- (src_reg1)
0 (immediate)
0 (src_pred)
- (src_reg1)
- (src_reg2)
0 (dest_pred_reg1)
0 (dest_pred_reg2)
0 (src_pred)
- (src_reg)
- (label)
0 (src_pred)
- (label)
- (label)
0 (src_pred)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (src_reg1)
- (src_reg2)
- (dest_reg)
- (src)
0 (src_pred)
- (dest)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (dest_reg)
- (src_reg1)
0 (immediate)
0 (src_pred)
- (src_reg1)
- (src_reg2)
0 (dest_pred_reg1)
0 (dest_pred_reg2)
0 (src_pred)
- (src_reg)
- (label)
0 (src_pred)
- (label)
- (label)
0 (src_pred)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (src_reg1)
- (src_reg2)
- (dest_reg)
- (src)
0 (src_pred)
- (dest)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (dest_reg)
- (src_reg1)
0 (immediate)
0 (src_pred)
- (src_reg1)
- (src_reg2)
0 (dest_pred_reg1)
0 (dest_pred_reg2)
0 (src_pred)
- (src_reg)
- (label)
0 (src_pred)
- (label)
- (label)
0 (src_pred)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (src_reg1)
- (src_reg2)
- (dest_reg)
- (src)
0 (src_pred)
- (dest)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (dest_reg)
- (src_reg1)
0 (immediate)
0 (src_pred)
- (src_reg1)
- (src_reg2)
0 (dest_pred_reg1)
0 (dest_pred_reg2)
0 (src_pred)
- (src_reg)
- (label)
0 (src_pred)
- (label)
- (label)
0 (src_pred)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (src_reg1)
- (src_reg2)
- (dest_reg)
- (src)
0 (src_pred)
- (dest)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (dest_reg)
- (src_reg1)
0 (immediate)
0 (src_pred)
- (src_reg1)
- (src_reg2)
0 (dest_pred_reg1)
0 (dest_pred_reg2)
0 (src_pred)
- (src_reg)
- (label)
0 (src_pred)
- (label)
- (label)
0 (src_pred)
- (src_reg)
0 (src_pred)
- (dest_reg)
- (src_reg1)
- (src_reg2)
0 (src_pred)
- (src_reg1)
- (src_reg2)
