Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Jan 10 14:05:30 2024
| Host         : vmd20 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrap_timing_summary_routed.rpt -pb wrap_timing_summary_routed.pb -rpx wrap_timing_summary_routed.rpx -warn_on_violation
| Design       : wrap
| Device       : 7a200t-ffv1156
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  149         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (82)
6. checking no_output_delay (67)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (82)
-------------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (67)
--------------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.037        0.000                      0                 1655        0.116        0.000                      0                 1655        2.090        0.000                       0                   565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 2.590}        5.180           193.050         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.037        0.000                      0                 1655        0.116        0.000                      0                 1655        2.090        0.000                       0                   565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 ibutterfly2/mult_vw_temp_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            ibutterfly2/imont_reduce_0/t_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.180ns  (clock rise@5.180ns - clock rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.687ns (71.939%)  route 0.658ns (28.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 9.096 - 5.180 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.434     4.249    clk_IBUF_BUFG
                  DSP48_X0Y56          DSP48E1                                      r  ibutterfly2/mult_vw_temp_reg/CLK
  ---------------------------------------------------------------------------------    -------------------
    New           DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                                    1.687     5.936 r  ibutterfly2/mult_vw_temp_reg/P[15]
                                       net (fo=48, routed)          0.658     6.594    ibutterfly2/mult_vw_temp_reg_n_90
    New           DSP48_X0Y57          DSP48E1                                      r  ibutterfly2/imont_reduce_0/t_reg/A[20]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      5.180     5.180 r  
                  AF29                                              0.000     5.180 r  clk (IN)
                                       net (fo=0)                   0.000     5.180    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     5.904 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     7.689    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.761 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.335     9.096    clk_IBUF_BUFG
                  DSP48_X0Y57          DSP48E1                                      r  ibutterfly2/imont_reduce_0/t_reg/CLK
                                       clock pessimism              0.310     9.405    
                                       clock uncertainty           -0.035     9.370    
                  DSP48_X0Y57          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                                   -2.739     6.631    ibutterfly2/imont_reduce_0/t_reg
  ---------------------------------------------------------------------------------
                                       required time                          6.631    
                                       arrival time                          -6.594    
  ---------------------------------------------------------------------------------
                                       slack                                  0.037    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 ibutterfly2/mult_vw_temp_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            ibutterfly2/imont_reduce_0/t_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.180ns  (clock rise@5.180ns - clock rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.687ns (71.939%)  route 0.658ns (28.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 9.096 - 5.180 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.434     4.249    clk_IBUF_BUFG
                  DSP48_X0Y56          DSP48E1                                      r  ibutterfly2/mult_vw_temp_reg/CLK
  ---------------------------------------------------------------------------------    -------------------
    New           DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                                    1.687     5.936 r  ibutterfly2/mult_vw_temp_reg/P[15]
                                       net (fo=48, routed)          0.658     6.594    ibutterfly2/mult_vw_temp_reg_n_90
    New           DSP48_X0Y57          DSP48E1                                      r  ibutterfly2/imont_reduce_0/t_reg/A[21]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      5.180     5.180 r  
                  AF29                                              0.000     5.180 r  clk (IN)
                                       net (fo=0)                   0.000     5.180    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     5.904 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     7.689    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.761 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.335     9.096    clk_IBUF_BUFG
                  DSP48_X0Y57          DSP48E1                                      r  ibutterfly2/imont_reduce_0/t_reg/CLK
                                       clock pessimism              0.310     9.405    
                                       clock uncertainty           -0.035     9.370    
                  DSP48_X0Y57          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                                   -2.739     6.631    ibutterfly2/imont_reduce_0/t_reg
  ---------------------------------------------------------------------------------
                                       required time                          6.631    
                                       arrival time                          -6.594    
  ---------------------------------------------------------------------------------
                                       slack                                  0.037    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 ibutterfly1/mult_vw_temp_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            ibutterfly1/imont_reduce_0/t_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.180ns  (clock rise@5.180ns - clock rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.687ns (72.026%)  route 0.655ns (27.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 9.093 - 5.180 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.431     4.246    clk_IBUF_BUFG
                  DSP48_X0Y54          DSP48E1                                      r  ibutterfly1/mult_vw_temp_reg/CLK
  ---------------------------------------------------------------------------------    -------------------
    New           DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                                    1.687     5.933 r  ibutterfly1/mult_vw_temp_reg/P[15]
                                       net (fo=48, routed)          0.655     6.589    ibutterfly1/mult_vw_temp_reg_n_90
    New           DSP48_X0Y55          DSP48E1                                      r  ibutterfly1/imont_reduce_0/t_reg/A[20]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      5.180     5.180 r  
                  AF29                                              0.000     5.180 r  clk (IN)
                                       net (fo=0)                   0.000     5.180    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     5.904 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     7.689    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.761 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.332     9.093    clk_IBUF_BUFG
                  DSP48_X0Y55          DSP48E1                                      r  ibutterfly1/imont_reduce_0/t_reg/CLK
                                       clock pessimism              0.310     9.402    
                                       clock uncertainty           -0.035     9.367    
                  DSP48_X0Y55          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                                   -2.739     6.628    ibutterfly1/imont_reduce_0/t_reg
  ---------------------------------------------------------------------------------
                                       required time                          6.628    
                                       arrival time                          -6.589    
  ---------------------------------------------------------------------------------
                                       slack                                  0.039    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 ibutterfly1/mult_vw_temp_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            ibutterfly1/imont_reduce_0/t_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.180ns  (clock rise@5.180ns - clock rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.687ns (72.026%)  route 0.655ns (27.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 9.093 - 5.180 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.431     4.246    clk_IBUF_BUFG
                  DSP48_X0Y54          DSP48E1                                      r  ibutterfly1/mult_vw_temp_reg/CLK
  ---------------------------------------------------------------------------------    -------------------
    New           DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                                    1.687     5.933 r  ibutterfly1/mult_vw_temp_reg/P[15]
                                       net (fo=48, routed)          0.655     6.589    ibutterfly1/mult_vw_temp_reg_n_90
    New           DSP48_X0Y55          DSP48E1                                      r  ibutterfly1/imont_reduce_0/t_reg/A[21]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      5.180     5.180 r  
                  AF29                                              0.000     5.180 r  clk (IN)
                                       net (fo=0)                   0.000     5.180    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     5.904 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     7.689    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.761 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.332     9.093    clk_IBUF_BUFG
                  DSP48_X0Y55          DSP48E1                                      r  ibutterfly1/imont_reduce_0/t_reg/CLK
                                       clock pessimism              0.310     9.402    
                                       clock uncertainty           -0.035     9.367    
                  DSP48_X0Y55          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                                   -2.739     6.628    ibutterfly1/imont_reduce_0/t_reg
  ---------------------------------------------------------------------------------
                                       required time                          6.628    
                                       arrival time                          -6.589    
  ---------------------------------------------------------------------------------
                                       slack                                  0.039    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 ibutterfly1/ibarret_reduce/t/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            ibutterfly1/ibarret_reduce/result/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.180ns  (clock rise@5.180ns - clock rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 2.952ns (81.555%)  route 0.668ns (18.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 9.084 - 5.180 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.418     4.233    clk_IBUF_BUFG
                  DSP48_X0Y50          DSP48E1                                      r  ibutterfly1/ibarret_reduce/t/CLK
  ---------------------------------------------------------------------------------    -------------------
    New           DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                                    2.952     7.185 r  ibutterfly1/ibarret_reduce/t/P[30]
                                       net (fo=26, routed)          0.668     7.853    A0
    New           DSP48_X0Y51          DSP48E1                                      r  ibutterfly1/ibarret_reduce/result/A[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      5.180     5.180 r  
                  AF29                                              0.000     5.180 r  clk (IN)
                                       net (fo=0)                   0.000     5.180    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     5.904 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     7.689    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.761 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.323     9.084    clk_IBUF_BUFG
                  DSP48_X0Y51          DSP48E1                                      r  ibutterfly1/ibarret_reduce/result/CLK
                                       clock pessimism              0.310     9.393    
                                       clock uncertainty           -0.035     9.358    
                  DSP48_X0Y51          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                                   -1.416     7.942    ibutterfly1/ibarret_reduce/result
  ---------------------------------------------------------------------------------
                                       required time                          7.942    
                                       arrival time                          -7.853    
  ---------------------------------------------------------------------------------
                                       slack                                  0.089    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 ibutterfly1/mult_vw_temp_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            ibutterfly1/imont_reduce_0/t_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.180ns  (clock rise@5.180ns - clock rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 1.687ns (74.141%)  route 0.588ns (25.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 9.093 - 5.180 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.431     4.246    clk_IBUF_BUFG
                  DSP48_X0Y54          DSP48E1                                      r  ibutterfly1/mult_vw_temp_reg/CLK
  ---------------------------------------------------------------------------------    -------------------
    New           DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                                    1.687     5.933 r  ibutterfly1/mult_vw_temp_reg/P[15]
                                       net (fo=48, routed)          0.588     6.522    ibutterfly1/mult_vw_temp_reg_n_90
    New           DSP48_X0Y55          DSP48E1                                      r  ibutterfly1/imont_reduce_0/t_reg/A[24]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      5.180     5.180 r  
                  AF29                                              0.000     5.180 r  clk (IN)
                                       net (fo=0)                   0.000     5.180    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     5.904 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     7.689    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.761 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.332     9.093    clk_IBUF_BUFG
                  DSP48_X0Y55          DSP48E1                                      r  ibutterfly1/imont_reduce_0/t_reg/CLK
                                       clock pessimism              0.310     9.402    
                                       clock uncertainty           -0.035     9.367    
                  DSP48_X0Y55          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                                   -2.739     6.628    ibutterfly1/imont_reduce_0/t_reg
  ---------------------------------------------------------------------------------
                                       required time                          6.628    
                                       arrival time                          -6.522    
  ---------------------------------------------------------------------------------
                                       slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 ibutterfly1/mult_vw_temp_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            ibutterfly1/imont_reduce_0/t_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.180ns  (clock rise@5.180ns - clock rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 1.687ns (74.141%)  route 0.588ns (25.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 9.093 - 5.180 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.431     4.246    clk_IBUF_BUFG
                  DSP48_X0Y54          DSP48E1                                      r  ibutterfly1/mult_vw_temp_reg/CLK
  ---------------------------------------------------------------------------------    -------------------
    New           DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                                    1.687     5.933 r  ibutterfly1/mult_vw_temp_reg/P[15]
                                       net (fo=48, routed)          0.588     6.522    ibutterfly1/mult_vw_temp_reg_n_90
    New           DSP48_X0Y55          DSP48E1                                      r  ibutterfly1/imont_reduce_0/t_reg/A[25]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      5.180     5.180 r  
                  AF29                                              0.000     5.180 r  clk (IN)
                                       net (fo=0)                   0.000     5.180    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     5.904 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     7.689    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.761 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.332     9.093    clk_IBUF_BUFG
                  DSP48_X0Y55          DSP48E1                                      r  ibutterfly1/imont_reduce_0/t_reg/CLK
                                       clock pessimism              0.310     9.402    
                                       clock uncertainty           -0.035     9.367    
                  DSP48_X0Y55          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                                   -2.739     6.628    ibutterfly1/imont_reduce_0/t_reg
  ---------------------------------------------------------------------------------
                                       required time                          6.628    
                                       arrival time                          -6.522    
  ---------------------------------------------------------------------------------
                                       slack                                  0.106    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 ibutterfly2/mult_vw_temp_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            ibutterfly2/imont_reduce_0/t_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.180ns  (clock rise@5.180ns - clock rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 1.687ns (74.776%)  route 0.569ns (25.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 9.096 - 5.180 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.434     4.249    clk_IBUF_BUFG
                  DSP48_X0Y56          DSP48E1                                      r  ibutterfly2/mult_vw_temp_reg/CLK
  ---------------------------------------------------------------------------------    -------------------
    New           DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                                    1.687     5.936 r  ibutterfly2/mult_vw_temp_reg/P[15]
                                       net (fo=48, routed)          0.569     6.505    ibutterfly2/mult_vw_temp_reg_n_90
    New           DSP48_X0Y57          DSP48E1                                      r  ibutterfly2/imont_reduce_0/t_reg/A[15]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      5.180     5.180 r  
                  AF29                                              0.000     5.180 r  clk (IN)
                                       net (fo=0)                   0.000     5.180    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     5.904 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     7.689    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.761 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.335     9.096    clk_IBUF_BUFG
                  DSP48_X0Y57          DSP48E1                                      r  ibutterfly2/imont_reduce_0/t_reg/CLK
                                       clock pessimism              0.310     9.405    
                                       clock uncertainty           -0.035     9.370    
                  DSP48_X0Y57          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                                   -2.739     6.631    ibutterfly2/imont_reduce_0/t_reg
  ---------------------------------------------------------------------------------
                                       required time                          6.631    
                                       arrival time                          -6.505    
  ---------------------------------------------------------------------------------
                                       slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 ibutterfly2/mult_vw_temp_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            ibutterfly2/imont_reduce_0/t_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.180ns  (clock rise@5.180ns - clock rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 1.687ns (74.795%)  route 0.568ns (25.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 9.096 - 5.180 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.434     4.249    clk_IBUF_BUFG
                  DSP48_X0Y56          DSP48E1                                      r  ibutterfly2/mult_vw_temp_reg/CLK
  ---------------------------------------------------------------------------------    -------------------
    New           DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                                    1.687     5.936 r  ibutterfly2/mult_vw_temp_reg/P[15]
                                       net (fo=48, routed)          0.568     6.505    ibutterfly2/mult_vw_temp_reg_n_90
    New           DSP48_X0Y57          DSP48E1                                      r  ibutterfly2/imont_reduce_0/t_reg/A[22]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      5.180     5.180 r  
                  AF29                                              0.000     5.180 r  clk (IN)
                                       net (fo=0)                   0.000     5.180    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     5.904 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     7.689    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.761 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.335     9.096    clk_IBUF_BUFG
                  DSP48_X0Y57          DSP48E1                                      r  ibutterfly2/imont_reduce_0/t_reg/CLK
                                       clock pessimism              0.310     9.405    
                                       clock uncertainty           -0.035     9.370    
                  DSP48_X0Y57          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                                   -2.739     6.631    ibutterfly2/imont_reduce_0/t_reg
  ---------------------------------------------------------------------------------
                                       required time                          6.631    
                                       arrival time                          -6.505    
  ---------------------------------------------------------------------------------
                                       slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 ibutterfly2/mult_vw_temp_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            ibutterfly2/imont_reduce_0/t_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.180ns  (clock rise@5.180ns - clock rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 1.687ns (74.795%)  route 0.568ns (25.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 9.096 - 5.180 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.434     4.249    clk_IBUF_BUFG
                  DSP48_X0Y56          DSP48E1                                      r  ibutterfly2/mult_vw_temp_reg/CLK
  ---------------------------------------------------------------------------------    -------------------
    New           DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                                    1.687     5.936 r  ibutterfly2/mult_vw_temp_reg/P[15]
                                       net (fo=48, routed)          0.568     6.505    ibutterfly2/mult_vw_temp_reg_n_90
    New           DSP48_X0Y57          DSP48E1                                      r  ibutterfly2/imont_reduce_0/t_reg/A[23]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      5.180     5.180 r  
                  AF29                                              0.000     5.180 r  clk (IN)
                                       net (fo=0)                   0.000     5.180    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     5.904 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     7.689    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.761 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.335     9.096    clk_IBUF_BUFG
                  DSP48_X0Y57          DSP48E1                                      r  ibutterfly2/imont_reduce_0/t_reg/CLK
                                       clock pessimism              0.310     9.405    
                                       clock uncertainty           -0.035     9.370    
                  DSP48_X0Y57          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                                   -2.739     6.631    ibutterfly2/imont_reduce_0/t_reg
  ---------------------------------------------------------------------------------
                                       required time                          6.631    
                                       arrival time                          -6.505    
  ---------------------------------------------------------------------------------
                                       slack                                  0.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ibutterfly2/imux_xx21/o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            iRAM1/mem_reg/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.229%)  route 0.301ns (61.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.494ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.621     1.725    clk_IBUF_BUFG
                  SLICE_X11Y132        FDCE                                         r  ibutterfly2/imux_xx21/o_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X11Y132        FDCE (Prop_fdce_C_Q)         0.141     1.866 r  ibutterfly2/imux_xx21/o_reg[0]/Q
                                       net (fo=1, routed)           0.143     2.009    ibutterfly2/imux_xx21/o_reg_n_0_[0]
    New           SLICE_X9Y132                                                      r  mem_reg_i_62/I0
    New           SLICE_X9Y132         LUT3 (Prop_lut3_I0_O)        0.045     2.054 r  mem_reg_i_62/O
                                       net (fo=1, routed)           0.157     2.211    DA1in_w[16]
    New           RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/DIBDI[16]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.930     2.293    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKBWRCLK
                                       clock pessimism             -0.494     1.799    
                  RAMB36_X0Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                                    0.296     2.095    iRAM1/mem_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.095    
                                       arrival time                           2.211    
  ---------------------------------------------------------------------------------
                                       slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 iAddress_Gen/counterx1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            iINTT_GEN1/a_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.665%)  route 0.187ns (53.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.516ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.615     1.719    clk_IBUF_BUFG
                  SLICE_X8Y126         FDCE                                         r  iAddress_Gen/counterx1_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X8Y126         FDCE (Prop_fdce_C_Q)         0.164     1.883 r  iAddress_Gen/counterx1_reg[5]/Q
                                       net (fo=6, routed)           0.187     2.070    counterx1[5]
    New           RAMB18_X0Y50         RAMB18E1                                     r  iINTT_GEN1/a_reg/ADDRARDADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.923     2.286    clk_IBUF_BUFG
                  RAMB18_X0Y50         RAMB18E1                                     r  iINTT_GEN1/a_reg/CLKARDCLK
                                       clock pessimism             -0.516     1.770    
                  RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                                    0.183     1.953    iINTT_GEN1/a_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.953    
                                       arrival time                           2.070    
  ---------------------------------------------------------------------------------
                                       slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 iAddress_Gen/counterx1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            iNTT_GEN1/a_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.665%)  route 0.187ns (53.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.516ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.615     1.719    clk_IBUF_BUFG
                  SLICE_X8Y126         FDCE                                         r  iAddress_Gen/counterx1_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X8Y126         FDCE (Prop_fdce_C_Q)         0.164     1.883 r  iAddress_Gen/counterx1_reg[5]/Q
                                       net (fo=6, routed)           0.187     2.070    counterx1[5]
    New           RAMB18_X0Y51         RAMB18E1                                     r  iNTT_GEN1/a_reg/ADDRARDADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.923     2.286    clk_IBUF_BUFG
                  RAMB18_X0Y51         RAMB18E1                                     r  iNTT_GEN1/a_reg/CLKARDCLK
                                       clock pessimism             -0.516     1.770    
                  RAMB18_X0Y51         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                                    0.183     1.953    iNTT_GEN1/a_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.953    
                                       arrival time                           2.070    
  ---------------------------------------------------------------------------------
                                       slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 iAddress_Gen/counterx1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            iINTT_GEN1/a_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.771%)  route 0.187ns (53.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.516ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.617     1.721    clk_IBUF_BUFG
                  SLICE_X8Y127         FDCE                                         r  iAddress_Gen/counterx1_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X8Y127         FDCE (Prop_fdce_C_Q)         0.164     1.885 r  iAddress_Gen/counterx1_reg[1]/Q
                                       net (fo=10, routed)          0.187     2.071    counterx1[1]
    New           RAMB18_X0Y50         RAMB18E1                                     r  iINTT_GEN1/a_reg/ADDRARDADDR[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.923     2.286    clk_IBUF_BUFG
                  RAMB18_X0Y50         RAMB18E1                                     r  iINTT_GEN1/a_reg/CLKARDCLK
                                       clock pessimism             -0.516     1.770    
                  RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                                    0.183     1.953    iINTT_GEN1/a_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.953    
                                       arrival time                           2.071    
  ---------------------------------------------------------------------------------
                                       slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 iAddress_Gen/counterx1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            iNTT_GEN1/a_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.771%)  route 0.187ns (53.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.516ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.617     1.721    clk_IBUF_BUFG
                  SLICE_X8Y127         FDCE                                         r  iAddress_Gen/counterx1_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X8Y127         FDCE (Prop_fdce_C_Q)         0.164     1.885 r  iAddress_Gen/counterx1_reg[1]/Q
                                       net (fo=10, routed)          0.187     2.071    counterx1[1]
    New           RAMB18_X0Y51         RAMB18E1                                     r  iNTT_GEN1/a_reg/ADDRARDADDR[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.923     2.286    clk_IBUF_BUFG
                  RAMB18_X0Y51         RAMB18E1                                     r  iNTT_GEN1/a_reg/CLKARDCLK
                                       clock pessimism             -0.516     1.770    
                  RAMB18_X0Y51         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                                    0.183     1.953    iNTT_GEN1/a_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.953    
                                       arrival time                           2.071    
  ---------------------------------------------------------------------------------
                                       slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 iAddress_Gen/counterx1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            iINTT_GEN1/a_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.839%)  route 0.186ns (53.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.516ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.615     1.719    clk_IBUF_BUFG
                  SLICE_X8Y126         FDCE                                         r  iAddress_Gen/counterx1_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X8Y126         FDCE (Prop_fdce_C_Q)         0.164     1.883 r  iAddress_Gen/counterx1_reg[5]/Q
                                       net (fo=6, routed)           0.186     2.069    counterx1[5]
    New           RAMB18_X0Y50         RAMB18E1                                     r  iINTT_GEN1/a_reg/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.920     2.283    clk_IBUF_BUFG
                  RAMB18_X0Y50         RAMB18E1                                     r  iINTT_GEN1/a_reg/CLKBWRCLK
                                       clock pessimism             -0.516     1.767    
                  RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                                    0.183     1.950    iINTT_GEN1/a_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.950    
                                       arrival time                           2.069    
  ---------------------------------------------------------------------------------
                                       slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 iAddress_Gen/counterx1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            iNTT_GEN1/a_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.839%)  route 0.186ns (53.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.516ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.615     1.719    clk_IBUF_BUFG
                  SLICE_X8Y126         FDCE                                         r  iAddress_Gen/counterx1_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X8Y126         FDCE (Prop_fdce_C_Q)         0.164     1.883 r  iAddress_Gen/counterx1_reg[5]/Q
                                       net (fo=6, routed)           0.186     2.069    counterx1[5]
    New           RAMB18_X0Y51         RAMB18E1                                     r  iNTT_GEN1/a_reg/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.920     2.283    clk_IBUF_BUFG
                  RAMB18_X0Y51         RAMB18E1                                     r  iNTT_GEN1/a_reg/CLKBWRCLK
                                       clock pessimism             -0.516     1.767    
                  RAMB18_X0Y51         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                                    0.183     1.950    iNTT_GEN1/a_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.950    
                                       arrival time                           2.069    
  ---------------------------------------------------------------------------------
                                       slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 iAddress_Gen/counterx1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            iINTT_GEN1/a_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.946%)  route 0.185ns (53.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.516ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.617     1.721    clk_IBUF_BUFG
                  SLICE_X8Y127         FDCE                                         r  iAddress_Gen/counterx1_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X8Y127         FDCE (Prop_fdce_C_Q)         0.164     1.885 r  iAddress_Gen/counterx1_reg[1]/Q
                                       net (fo=10, routed)          0.185     2.070    counterx1[1]
    New           RAMB18_X0Y50         RAMB18E1                                     r  iINTT_GEN1/a_reg/ADDRBWRADDR[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.920     2.283    clk_IBUF_BUFG
                  RAMB18_X0Y50         RAMB18E1                                     r  iINTT_GEN1/a_reg/CLKBWRCLK
                                       clock pessimism             -0.516     1.767    
                  RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                                    0.183     1.950    iINTT_GEN1/a_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.950    
                                       arrival time                           2.070    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 iAddress_Gen/counterx1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            iNTT_GEN1/a_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.946%)  route 0.185ns (53.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.516ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.617     1.721    clk_IBUF_BUFG
                  SLICE_X8Y127         FDCE                                         r  iAddress_Gen/counterx1_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X8Y127         FDCE (Prop_fdce_C_Q)         0.164     1.885 r  iAddress_Gen/counterx1_reg[1]/Q
                                       net (fo=10, routed)          0.185     2.070    counterx1[1]
    New           RAMB18_X0Y51         RAMB18E1                                     r  iNTT_GEN1/a_reg/ADDRBWRADDR[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.920     2.283    clk_IBUF_BUFG
                  RAMB18_X0Y51         RAMB18E1                                     r  iNTT_GEN1/a_reg/CLKBWRCLK
                                       clock pessimism             -0.516     1.767    
                  RAMB18_X0Y51         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                                    0.183     1.950    iNTT_GEN1/a_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.950    
                                       arrival time                           2.070    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ibutterfly1/sum_temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            ibutterfly1/ibarret_reduce/result/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.064%)  route 0.194ns (57.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.494ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.615     1.719    clk_IBUF_BUFG
                  SLICE_X13Y126        FDRE                                         r  ibutterfly1/sum_temp1_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  ibutterfly1/sum_temp1_reg[0]/Q
                                       net (fo=2, routed)           0.194     2.054    sum_temp1[0]
    New           DSP48_X0Y51          DSP48E1                                      r  ibutterfly1/ibarret_reduce/result/C[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.962     2.326    clk_IBUF_BUFG
                  DSP48_X0Y51          DSP48E1                                      r  ibutterfly1/ibarret_reduce/result/CLK
                                       clock pessimism             -0.494     1.832    
                  DSP48_X0Y51          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                                    0.096     1.928    ibutterfly1/ibarret_reduce/result
  ---------------------------------------------------------------------------------
                                       required time                         -1.928    
                                       arrival time                           2.054    
  ---------------------------------------------------------------------------------
                                       slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 2.590 }
Period(ns):         5.180
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.863         5.180       2.317      DSP48_X1Y52    ibutterfly1/mult_out1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         5.180       2.317      DSP48_X1Y53    ibutterfly2/mult_out1_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         5.180       3.218      RAMB18_X0Y50   iINTT_GEN1/a_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         5.180       3.218      RAMB18_X0Y50   iINTT_GEN1/a_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         5.180       3.218      RAMB18_X0Y51   iNTT_GEN1/a_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         5.180       3.218      RAMB18_X0Y51   iNTT_GEN1/a_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         5.180       3.218      RAMB36_X0Y27   iRAM1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         5.180       3.218      RAMB36_X0Y27   iRAM1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         5.180       3.218      RAMB36_X0Y26   iRAM2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         5.180       3.218      RAMB36_X0Y26   iRAM2/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X7Y129   iAddress_Gen/counter_clk_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X7Y129   iAddress_Gen/counter_clk_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X7Y129   iAddress_Gen/counter_clk_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X7Y129   iAddress_Gen/counter_clk_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X10Y129  iAddress_Gen/counter_clk_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X10Y129  iAddress_Gen/counter_clk_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X10Y129  iAddress_Gen/counter_clk_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X10Y129  iAddress_Gen/counter_clk_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X6Y130   iAddress_Gen/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X6Y130   iAddress_Gen/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X7Y129   iAddress_Gen/counter_clk_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X7Y129   iAddress_Gen/counter_clk_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X7Y129   iAddress_Gen/counter_clk_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X7Y129   iAddress_Gen/counter_clk_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X10Y129  iAddress_Gen/counter_clk_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X10Y129  iAddress_Gen/counter_clk_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X10Y129  iAddress_Gen/counter_clk_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X10Y129  iAddress_Gen/counter_clk_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X6Y130   iAddress_Gen/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.590       2.090      SLICE_X6Y130   iAddress_Gen/counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address_inb[1]
                            (input port)
  Destination:            init_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.333ns  (logic 3.247ns (38.962%)  route 5.086ns (61.038%))
  Logic Levels:           4  (IBUF=1 LUT4=2 OBUF=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  Y8                                                0.000     0.000 r  address_inb[1] (IN)
                                       net (fo=0)                   0.000     0.000    address_inb[1]
    New           Y8                                                                r  address_inb_IBUF[1]_inst/I
    New           Y8                   IBUF (Prop_ibuf_I_O)         0.815     0.815 r  address_inb_IBUF[1]_inst/O
                                       net (fo=2, routed)           3.233     4.048    address_inb_IBUF[1]
    New           SLICE_X9Y140                                                      r  init_done_OBUF_inst_i_2/I0
    New           SLICE_X9Y140         LUT4 (Prop_lut4_I0_O)        0.097     4.145 f  init_done_OBUF_inst_i_2/O
                                       net (fo=1, routed)           0.297     4.442    init_done_OBUF_inst_i_2_n_0
    New           SLICE_X9Y140                                                      f  init_done_OBUF_inst_i_1/I3
    New           SLICE_X9Y140         LUT4 (Prop_lut4_I3_O)        0.097     4.539 r  init_done_OBUF_inst_i_1/O
                                       net (fo=1, routed)           1.556     6.095    init_done_OBUF
    New           V24                                                               r  init_done_OBUF_inst/I
    New           V24                  OBUF (Prop_obuf_I_O)         2.238     8.333 r  init_done_OBUF_inst/O
                                       net (fo=0)                   0.000     8.333    init_done
                  V24                                                               r  init_done (OUT)
  ---------------------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address_inb[6]
                            (input port)
  Destination:            init_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.520ns  (logic 1.370ns (38.927%)  route 2.150ns (61.073%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  V8                                                0.000     0.000 r  address_inb[6] (IN)
                                       net (fo=0)                   0.000     0.000    address_inb[6]
    New           V8                                                                r  address_inb_IBUF[6]_inst/I
    New           V8                   IBUF (Prop_ibuf_I_O)         0.194     0.194 r  address_inb_IBUF[6]_inst/O
                                       net (fo=2, routed)           1.609     1.803    address_inb_IBUF[6]
    New           SLICE_X9Y140                                                      r  init_done_OBUF_inst_i_1/I1
    New           SLICE_X9Y140         LUT4 (Prop_lut4_I1_O)        0.045     1.848 r  init_done_OBUF_inst_i_1/O
                                       net (fo=1, routed)           0.540     2.388    init_done_OBUF
    New           V24                                                               r  init_done_OBUF_inst/I
    New           V24                  OBUF (Prop_obuf_I_O)         1.131     3.520 r  init_done_OBUF_inst/O
                                       net (fo=0)                   0.000     3.520    init_done
                  V24                                                               r  init_done (OUT)
  ---------------------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out2[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.784ns  (logic 4.088ns (52.518%)  route 3.696ns (47.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.392     4.207    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                                    1.846     6.053 r  iRAM1/mem_reg/DOADO[29]
                                       net (fo=4, routed)           3.696     9.749    data_out2_OBUF[29]
    New           P26                                                               r  data_out2_OBUF[29]_inst/I
    New           P26                  OBUF (Prop_obuf_I_O)         2.242    11.992 r  data_out2_OBUF[29]_inst/O
                                       net (fo=0)                   0.000    11.992    data_out2[29]
                  P26                                                               r  data_out2[29] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out2[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.511ns  (logic 4.089ns (54.436%)  route 3.422ns (45.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.392     4.207    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                                    1.846     6.053 r  iRAM1/mem_reg/DOADO[28]
                                       net (fo=4, routed)           3.422     9.476    data_out2_OBUF[28]
    New           N26                                                               r  data_out2_OBUF[28]_inst/I
    New           N26                  OBUF (Prop_obuf_I_O)         2.243    11.719 r  data_out2_OBUF[28]_inst/O
                                       net (fo=0)                   0.000    11.719    data_out2[28]
                  N26                                                               r  data_out2[28] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out2[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.424ns  (logic 4.088ns (55.063%)  route 3.336ns (44.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.392     4.207    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                                    1.846     6.053 r  iRAM1/mem_reg/DOADO[20]
                                       net (fo=4, routed)           3.336     9.390    data_out2_OBUF[20]
    New           R25                                                               r  data_out2_OBUF[20]_inst/I
    New           R25                  OBUF (Prop_obuf_I_O)         2.242    11.632 r  data_out2_OBUF[20]_inst/O
                                       net (fo=0)                   0.000    11.632    data_out2[20]
                  R25                                                               r  data_out2[20] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out2[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.248ns  (logic 4.102ns (56.592%)  route 3.146ns (43.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.392     4.207    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                                    1.846     6.053 r  iRAM1/mem_reg/DOADO[26]
                                       net (fo=4, routed)           3.146     9.199    data_out2_OBUF[26]
    New           U25                                                               r  data_out2_OBUF[26]_inst/I
    New           U25                  OBUF (Prop_obuf_I_O)         2.256    11.455 r  data_out2_OBUF[26]_inst/O
                                       net (fo=0)                   0.000    11.455    data_out2[26]
                  U25                                                               r  data_out2[26] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out2[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.232ns  (logic 4.088ns (56.523%)  route 3.144ns (43.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.392     4.207    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                                    1.846     6.053 r  iRAM1/mem_reg/DOADO[24]
                                       net (fo=4, routed)           3.144     9.198    data_out2_OBUF[24]
    New           P24                                                               r  data_out2_OBUF[24]_inst/I
    New           P24                  OBUF (Prop_obuf_I_O)         2.242    11.440 r  data_out2_OBUF[24]_inst/O
                                       net (fo=0)                   0.000    11.440    data_out2[24]
                  P24                                                               r  data_out2[24] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out2[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.221ns  (logic 4.112ns (56.940%)  route 3.109ns (43.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.392     4.207    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                                    1.846     6.053 r  iRAM1/mem_reg/DOADO[22]
                                       net (fo=4, routed)           3.109     9.163    data_out2_OBUF[22]
    New           U26                                                               r  data_out2_OBUF[22]_inst/I
    New           U26                  OBUF (Prop_obuf_I_O)         2.266    11.428 r  data_out2_OBUF[22]_inst/O
                                       net (fo=0)                   0.000    11.428    data_out2[22]
                  U26                                                               r  data_out2[22] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out2[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.213ns  (logic 4.079ns (56.546%)  route 3.134ns (43.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.392     4.207    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                                    1.846     6.053 r  iRAM1/mem_reg/DOADO[31]
                                       net (fo=18, routed)          3.134     9.188    data_out2_OBUF[31]
    New           T24                                                               r  data_out2_OBUF[31]_inst/I
    New           T24                  OBUF (Prop_obuf_I_O)         2.233    11.420 r  data_out2_OBUF[31]_inst/O
                                       net (fo=0)                   0.000    11.420    data_out2[31]
                  T24                                                               r  data_out2[31] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out2[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.086ns  (logic 4.089ns (57.697%)  route 2.998ns (42.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.392     4.207    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                                    1.846     6.053 r  iRAM1/mem_reg/DOADO[23]
                                       net (fo=4, routed)           2.998     9.051    data_out2_OBUF[23]
    New           N24                                                               r  data_out2_OBUF[23]_inst/I
    New           N24                  OBUF (Prop_obuf_I_O)         2.243    11.294 r  data_out2_OBUF[23]_inst/O
                                       net (fo=0)                   0.000    11.294    data_out2[23]
                  N24                                                               r  data_out2[23] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out2[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.968ns  (logic 4.123ns (59.163%)  route 2.846ns (40.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.392     4.207    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                                    1.846     6.053 r  iRAM1/mem_reg/DOADO[21]
                                       net (fo=4, routed)           2.846     8.899    data_out2_OBUF[21]
    New           U27                                                               r  data_out2_OBUF[21]_inst/I
    New           U27                  OBUF (Prop_obuf_I_O)         2.277    11.175 r  data_out2_OBUF[21]_inst/O
                                       net (fo=0)                   0.000    11.175    data_out2[21]
                  U27                                                               r  data_out2[21] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out2[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 4.099ns (58.846%)  route 2.866ns (41.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.856     0.856 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.883     2.739    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.815 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.392     4.207    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                                    1.846     6.053 r  iRAM1/mem_reg/DOADO[27]
                                       net (fo=4, routed)           2.866     8.920    data_out2_OBUF[27]
    New           M27                                                               r  data_out2_OBUF[27]_inst/I
    New           M27                  OBUF (Prop_obuf_I_O)         2.253    11.172 r  data_out2_OBUF[27]_inst/O
                                       net (fo=0)                   0.000    11.172    data_out2[27]
                  M27                                                               r  data_out2[27] (OUT)
  ---------------------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 icontrol/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.305ns (79.299%)  route 0.341ns (20.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.655     1.759    clk_IBUF_BUFG
                  SLICE_X1Y143         FDRE                                         r  icontrol/done_reg/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141     1.900 r  icontrol/done_reg/Q
                                       net (fo=1, routed)           0.341     2.240    done_OBUF
    New           V29                                                               r  done_OBUF_inst/I
    New           V29                  OBUF (Prop_obuf_I_O)         1.164     3.404 r  done_OBUF_inst/O
                                       net (fo=0)                   0.000     3.404    done
                  V29                                                               r  done (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            cal_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.279ns (75.478%)  route 0.416ns (24.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.653     1.757    clk_IBUF_BUFG
                  SLICE_X3Y139         FDRE                                         r  icontrol/cal_done_reg/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141     1.898 r  icontrol/cal_done_reg/Q
                                       net (fo=7, routed)           0.416     2.313    cal_done_OBUF
    New           V26                                                               r  cal_done_OBUF_inst/I
    New           V26                  OBUF (Prop_obuf_I_O)         1.138     3.452 r  cal_done_OBUF_inst/O
                                       net (fo=0)                   0.000     3.452    cal_done
                  V26                                                               r  cal_done (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/in_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            in_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.294ns (71.547%)  route 0.514ns (28.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.650     1.754    clk_IBUF_BUFG
                  SLICE_X7Y134         FDRE                                         r  icontrol/in_done_reg/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.141     1.895 r  icontrol/in_done_reg/Q
                                       net (fo=70, routed)          0.514     2.409    in_done_OBUF
    New           V28                                                               r  in_done_OBUF_inst/I
    New           V28                  OBUF (Prop_obuf_I_O)         1.153     3.562 r  in_done_OBUF_inst/O
                                       net (fo=0)                   0.000     3.562    in_done
                  V28                                                               r  in_done (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out1[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.746ns (76.712%)  route 0.530ns (23.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.659     1.762    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKBWRCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                                    0.585     2.347 r  iRAM1/mem_reg/DOBDO[27]
                                       net (fo=3, routed)           0.530     2.878    data_out1_OBUF[27]
    New           W29                                                               r  data_out1_OBUF[27]_inst/I
    New           W29                  OBUF (Prop_obuf_I_O)         1.161     4.039 r  data_out1_OBUF[27]_inst/O
                                       net (fo=0)                   0.000     4.039    data_out1[27]
                  W29                                                               r  data_out1[27] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out1[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.736ns (75.917%)  route 0.551ns (24.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.659     1.762    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKBWRCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                                    0.585     2.347 r  iRAM1/mem_reg/DOBDO[25]
                                       net (fo=3, routed)           0.551     2.898    data_out1_OBUF[25]
    New           Y25                                                               r  data_out1_OBUF[25]_inst/I
    New           Y25                  OBUF (Prop_obuf_I_O)         1.151     4.050 r  data_out1_OBUF[25]_inst/O
                                       net (fo=0)                   0.000     4.050    data_out1[25]
                  Y25                                                               r  data_out1[25] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out1[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.740ns (76.008%)  route 0.549ns (23.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.659     1.762    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKBWRCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                                    0.585     2.347 r  iRAM1/mem_reg/DOBDO[23]
                                       net (fo=3, routed)           0.549     2.897    data_out1_OBUF[23]
    New           Y28                                                               r  data_out1_OBUF[23]_inst/I
    New           Y28                  OBUF (Prop_obuf_I_O)         1.155     4.052 r  data_out1_OBUF[23]_inst/O
                                       net (fo=0)                   0.000     4.052    data_out1[23]
                  Y28                                                               r  data_out1[23] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out1[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.741ns (75.634%)  route 0.561ns (24.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.659     1.762    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKBWRCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                                    0.585     2.347 r  iRAM1/mem_reg/DOBDO[24]
                                       net (fo=3, routed)           0.561     2.908    data_out1_OBUF[24]
    New           Y27                                                               r  data_out1_OBUF[24]_inst/I
    New           Y27                  OBUF (Prop_obuf_I_O)         1.156     4.065 r  data_out1_OBUF[24]_inst/O
                                       net (fo=0)                   0.000     4.065    data_out1[24]
                  Y27                                                               r  data_out1[24] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out1[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.760ns (76.304%)  route 0.547ns (23.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.659     1.762    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKBWRCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                                    0.585     2.347 r  iRAM1/mem_reg/DOBDO[22]
                                       net (fo=3, routed)           0.547     2.894    data_out1_OBUF[22]
    New           V31                                                               r  data_out1_OBUF[22]_inst/I
    New           V31                  OBUF (Prop_obuf_I_O)         1.175     4.069 r  data_out1_OBUF[22]_inst/O
                                       net (fo=0)                   0.000     4.069    data_out1[22]
                  V31                                                               r  data_out1[22] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out1[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.775ns (75.968%)  route 0.561ns (24.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.659     1.762    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKBWRCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                                    0.585     2.347 r  iRAM1/mem_reg/DOBDO[20]
                                       net (fo=3, routed)           0.561     2.909    data_out1_OBUF[20]
    New           W33                                                               r  data_out1_OBUF[20]_inst/I
    New           W33                  OBUF (Prop_obuf_I_O)         1.190     4.098 r  data_out1_OBUF[20]_inst/O
                                       net (fo=0)                   0.000     4.098    data_out1[20]
                  W33                                                               r  data_out1[20] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            data_out1[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.719ns (73.479%)  route 0.621ns (26.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.843     1.078    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.104 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.659     1.762    clk_IBUF_BUFG
                  RAMB36_X0Y27         RAMB36E1                                     r  iRAM1/mem_reg/CLKBWRCLK
  ---------------------------------------------------------------------------------    -------------------
    New           RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                                    0.585     2.347 r  iRAM1/mem_reg/DOBDO[26]
                                       net (fo=3, routed)           0.621     2.968    data_out1_OBUF[26]
    New           W25                                                               r  data_out1_OBUF[26]_inst/I
    New           W25                  OBUF (Prop_obuf_I_O)         1.134     4.102 r  data_out1_OBUF[26]_inst/O
                                       net (fo=0)                   0.000     4.102    data_out1[26]
                  W25                                                               r  data_out1[26] (OUT)
  ---------------------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           757 Endpoints
Min Delay           757 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ibutterfly1/imont_reduce_1/t_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 0.822ns (11.216%)  route 6.510ns (88.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  Y10                                               0.000     0.000 r  rst (IN)
                                       net (fo=0)                   0.000     0.000    rst
    New           Y10                                                               r  rst_IBUF_inst/I
    New           Y10                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                                       net (fo=560, routed)         6.510     7.333    rst_IBUF
    New           DSP48_X1Y48          DSP48E1                                      r  ibutterfly1/imont_reduce_1/t_reg/RSTP
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     0.724 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     2.509    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.581 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.321     3.902    clk_IBUF_BUFG
                  DSP48_X1Y48          DSP48E1                                      r  ibutterfly1/imont_reduce_1/t_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ibutterfly2/imont_reduce_1/t2_reg/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.252ns  (logic 0.822ns (11.340%)  route 6.430ns (88.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  Y10                                               0.000     0.000 r  rst (IN)
                                       net (fo=0)                   0.000     0.000    rst
    New           Y10                                                               r  rst_IBUF_inst/I
    New           Y10                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                                       net (fo=560, routed)         6.430     7.252    rst_IBUF
    New           DSP48_X1Y51          DSP48E1                                      r  ibutterfly2/imont_reduce_1/t2_reg/RSTC
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     0.724 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     2.509    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.581 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.321     3.902    clk_IBUF_BUFG
                  DSP48_X1Y51          DSP48E1                                      r  ibutterfly2/imont_reduce_1/t2_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ibutterfly1/imont_reduce_1/t2_reg/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.130ns  (logic 0.822ns (11.535%)  route 6.308ns (88.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  Y10                                               0.000     0.000 r  rst (IN)
                                       net (fo=0)                   0.000     0.000    rst
    New           Y10                                                               r  rst_IBUF_inst/I
    New           Y10                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                                       net (fo=560, routed)         6.308     7.130    rst_IBUF
    New           DSP48_X1Y49          DSP48E1                                      r  ibutterfly1/imont_reduce_1/t2_reg/RSTC
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     0.724 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     2.509    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.581 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.319     3.900    clk_IBUF_BUFG
                  DSP48_X1Y49          DSP48E1                                      r  ibutterfly1/imont_reduce_1/t2_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ibutterfly2/imont_reduce_1/t_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.047ns  (logic 0.822ns (11.670%)  route 6.225ns (88.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  Y10                                               0.000     0.000 r  rst (IN)
                                       net (fo=0)                   0.000     0.000    rst
    New           Y10                                                               r  rst_IBUF_inst/I
    New           Y10                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                                       net (fo=560, routed)         6.225     7.047    rst_IBUF
    New           DSP48_X1Y50          DSP48E1                                      r  ibutterfly2/imont_reduce_1/t_reg/RSTP
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     0.724 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     2.509    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.581 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.319     3.900    clk_IBUF_BUFG
                  DSP48_X1Y50          DSP48E1                                      r  ibutterfly2/imont_reduce_1/t_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ibutterfly1/imont_reduce_1/t2_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.917ns  (logic 0.822ns (11.889%)  route 6.095ns (88.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  Y10                                               0.000     0.000 r  rst (IN)
                                       net (fo=0)                   0.000     0.000    rst
    New           Y10                                                               r  rst_IBUF_inst/I
    New           Y10                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                                       net (fo=560, routed)         6.095     6.917    rst_IBUF
    New           DSP48_X1Y49          DSP48E1                                      r  ibutterfly1/imont_reduce_1/t2_reg/RSTP
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     0.724 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     2.509    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.581 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.319     3.900    clk_IBUF_BUFG
                  DSP48_X1Y49          DSP48E1                                      r  ibutterfly1/imont_reduce_1/t2_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ibutterfly1/a1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 0.822ns (12.076%)  route 5.988ns (87.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  Y10                                               0.000     0.000 r  rst (IN)
                                       net (fo=0)                   0.000     0.000    rst
    New           Y10                                                               r  rst_IBUF_inst/I
    New           Y10                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                                       net (fo=560, routed)         5.988     6.811    rst_IBUF
    New           SLICE_X14Y131        FDRE                                         r  ibutterfly1/a1_reg[4]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     0.724 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     2.509    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.581 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.251     3.832    clk_IBUF_BUFG
                  SLICE_X14Y131        FDRE                                         r  ibutterfly1/a1_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ibutterfly1/a1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 0.822ns (12.076%)  route 5.988ns (87.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  Y10                                               0.000     0.000 r  rst (IN)
                                       net (fo=0)                   0.000     0.000    rst
    New           Y10                                                               r  rst_IBUF_inst/I
    New           Y10                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                                       net (fo=560, routed)         5.988     6.811    rst_IBUF
    New           SLICE_X14Y131        FDRE                                         r  ibutterfly1/a1_reg[5]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     0.724 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     2.509    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.581 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.251     3.832    clk_IBUF_BUFG
                  SLICE_X14Y131        FDRE                                         r  ibutterfly1/a1_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ibutterfly1/a1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 0.822ns (12.076%)  route 5.988ns (87.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  Y10                                               0.000     0.000 r  rst (IN)
                                       net (fo=0)                   0.000     0.000    rst
    New           Y10                                                               r  rst_IBUF_inst/I
    New           Y10                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                                       net (fo=560, routed)         5.988     6.811    rst_IBUF
    New           SLICE_X14Y131        FDRE                                         r  ibutterfly1/a1_reg[9]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     0.724 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     2.509    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.581 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.251     3.832    clk_IBUF_BUFG
                  SLICE_X14Y131        FDRE                                         r  ibutterfly1/a1_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ibutterfly1/add_a_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 0.822ns (12.076%)  route 5.988ns (87.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  Y10                                               0.000     0.000 r  rst (IN)
                                       net (fo=0)                   0.000     0.000    rst
    New           Y10                                                               r  rst_IBUF_inst/I
    New           Y10                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                                       net (fo=560, routed)         5.988     6.811    rst_IBUF
    New           SLICE_X14Y131        FDRE                                         r  ibutterfly1/add_a_temp_reg[8]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     0.724 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     2.509    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.581 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.251     3.832    clk_IBUF_BUFG
                  SLICE_X14Y131        FDRE                                         r  ibutterfly1/add_a_temp_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ibutterfly2/imux_xx22/o_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 0.822ns (12.076%)  route 5.988ns (87.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  Y10                                               0.000     0.000 f  rst (IN)
                                       net (fo=0)                   0.000     0.000    rst
    New           Y10                                                               f  rst_IBUF_inst/I
    New           Y10                  IBUF (Prop_ibuf_I_O)         0.822     0.822 f  rst_IBUF_inst/O
                                       net (fo=560, routed)         5.988     6.811    rst_IBUF
    New           SLICE_X15Y131        FDCE                                         f  ibutterfly2/imux_xx22/o_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.724     0.724 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.785     2.509    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.581 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         1.251     3.832    clk_IBUF_BUFG
                  SLICE_X15Y131        FDCE                                         r  ibutterfly2/imux_xx22/o_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_inb[0]
                            (input port)
  Destination:            iRAM2/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.168ns (18.921%)  route 0.721ns (81.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  U24                                               0.000     0.000 r  data_inb[0] (IN)
                                       net (fo=0)                   0.000     0.000    data_inb[0]
    New           U24                                                               r  data_inb_IBUF[0]_inst/I
    New           U24                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  data_inb_IBUF[0]_inst/O
                                       net (fo=1, routed)           0.721     0.890    data_inb_IBUF[0]
    New           RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/DIADI[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.928     2.291    clk_IBUF_BUFG
                  RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 data_inb[30]
                            (input port)
  Destination:            iRAM2/mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.216ns (23.463%)  route 0.703ns (76.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  AC28                                              0.000     0.000 r  data_inb[30] (IN)
                                       net (fo=0)                   0.000     0.000    data_inb[30]
    New           AC28                                                              r  data_inb_IBUF[30]_inst/I
    New           AC28                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  data_inb_IBUF[30]_inst/O
                                       net (fo=1, routed)           0.703     0.919    data_inb_IBUF[30]
    New           RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/DIADI[30]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.928     2.291    clk_IBUF_BUFG
                  RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 data_inb[27]
                            (input port)
  Destination:            iRAM2/mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.203ns (21.746%)  route 0.730ns (78.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  AA28                                              0.000     0.000 r  data_inb[27] (IN)
                                       net (fo=0)                   0.000     0.000    data_inb[27]
    New           AA28                                                              r  data_inb_IBUF[27]_inst/I
    New           AA28                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  data_inb_IBUF[27]_inst/O
                                       net (fo=1, routed)           0.730     0.933    data_inb_IBUF[27]
    New           RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/DIADI[27]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.928     2.291    clk_IBUF_BUFG
                  RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 data_inb[21]
                            (input port)
  Destination:            iRAM2/mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.193ns (19.966%)  route 0.774ns (80.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  AA25                                              0.000     0.000 r  data_inb[21] (IN)
                                       net (fo=0)                   0.000     0.000    data_inb[21]
    New           AA25                                                              r  data_inb_IBUF[21]_inst/I
    New           AA25                 IBUF (Prop_ibuf_I_O)         0.193     0.193 r  data_inb_IBUF[21]_inst/O
                                       net (fo=1, routed)           0.774     0.968    data_inb_IBUF[21]
    New           RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/DIADI[21]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.928     2.291    clk_IBUF_BUFG
                  RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 data_inb[3]
                            (input port)
  Destination:            iRAM2/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.241ns (24.910%)  route 0.727ns (75.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  T34                                               0.000     0.000 r  data_inb[3] (IN)
                                       net (fo=0)                   0.000     0.000    data_inb[3]
    New           T34                                                               r  data_inb_IBUF[3]_inst/I
    New           T34                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  data_inb_IBUF[3]_inst/O
                                       net (fo=1, routed)           0.727     0.968    data_inb_IBUF[3]
    New           RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/DIADI[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.928     2.291    clk_IBUF_BUFG
                  RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 data_inb[9]
                            (input port)
  Destination:            iRAM2/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.236ns (23.838%)  route 0.755ns (76.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  T33                                               0.000     0.000 r  data_inb[9] (IN)
                                       net (fo=0)                   0.000     0.000    data_inb[9]
    New           T33                                                               r  data_inb_IBUF[9]_inst/I
    New           T33                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  data_inb_IBUF[9]_inst/O
                                       net (fo=1, routed)           0.755     0.991    data_inb_IBUF[9]
    New           RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/DIADI[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.928     2.291    clk_IBUF_BUFG
                  RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 data_inb[1]
                            (input port)
  Destination:            iRAM2/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.251ns (24.926%)  route 0.756ns (75.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  P34                                               0.000     0.000 r  data_inb[1] (IN)
                                       net (fo=0)                   0.000     0.000    data_inb[1]
    New           P34                                                               r  data_inb_IBUF[1]_inst/I
    New           P34                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  data_inb_IBUF[1]_inst/O
                                       net (fo=1, routed)           0.756     1.007    data_inb_IBUF[1]
    New           RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/DIADI[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.928     2.291    clk_IBUF_BUFG
                  RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 data_inb[8]
                            (input port)
  Destination:            iRAM2/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.238ns (23.583%)  route 0.771ns (76.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  R33                                               0.000     0.000 r  data_inb[8] (IN)
                                       net (fo=0)                   0.000     0.000    data_inb[8]
    New           R33                                                               r  data_inb_IBUF[8]_inst/I
    New           R33                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  data_inb_IBUF[8]_inst/O
                                       net (fo=1, routed)           0.771     1.008    data_inb_IBUF[8]
    New           RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/DIADI[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.928     2.291    clk_IBUF_BUFG
                  RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 data_inb[26]
                            (input port)
  Destination:            iRAM2/mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.208ns (20.534%)  route 0.806ns (79.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  AB26                                              0.000     0.000 r  data_inb[26] (IN)
                                       net (fo=0)                   0.000     0.000    data_inb[26]
    New           AB26                                                              r  data_inb_IBUF[26]_inst/I
    New           AB26                 IBUF (Prop_ibuf_I_O)         0.208     0.208 r  data_inb_IBUF[26]_inst/O
                                       net (fo=1, routed)           0.806     1.015    data_inb_IBUF[26]
    New           RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/DIADI[26]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.928     2.291    clk_IBUF_BUFG
                  RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 data_inb[7]
                            (input port)
  Destination:            iRAM2/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.257ns (25.219%)  route 0.763ns (74.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  N34                                               0.000     0.000 r  data_inb[7] (IN)
                                       net (fo=0)                   0.000     0.000    data_inb[7]
    New           N34                                                               r  data_inb_IBUF[7]_inst/I
    New           N34                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  data_inb_IBUF[7]_inst/O
                                       net (fo=1, routed)           0.763     1.020    data_inb_IBUF[7]
    New           RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/DIADI[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clock rise edge)      0.000     0.000 r  
                  AF29                                              0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  AF29                                                              r  clk_IBUF_inst/I
                  AF29                 IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.910     1.335    clk_IBUF
                  BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  clk_IBUF_BUFG_inst/O
                                       net (fo=568, routed)         0.928     2.291    clk_IBUF_BUFG
                  RAMB36_X0Y26         RAMB36E1                                     r  iRAM2/mem_reg/CLKARDCLK





