module TopModule (
  input [1023:0] in,
  input [7:0] sel,
  output reg [3:0] out
);

always @(posedge clk) begin
  case(sel)
    0 : out <= in[3:0];
    1 : out <= in[7:4];
    2 : out <= in[11:8];
    // Add more cases for sel values 3 to 6
    default : out <= 4'b0000; // Set output to zero if sel is not valid
  endcase
endmodule