0.6
2019.1
May 24 2019
14:51:52
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/buffer_slice.v,1667771431,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Simulation/test_buffer_slice.v,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/my_header.vh,buffer_slice,,,../../../../../Sources/Design,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/my_header.vh,1667767762,verilog,,,,,,,,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/partial_buffer.v,1667767387,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sim_1/new/test_mem_controller.v,,partial_buffer,,,../../../../../Sources/Design,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Simulation/test_buffer_slice.v,1667771516,verilog,,,,test_buffer_slice,,,../../../../../Sources/Design,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sim_1/new/test_mem_controller.v,1667280429,verilog,,,,test_mem_controller,,,../../../../../Sources/Design,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sources_1/ip/full_buffer/sim/full_buffer.v,1667253269,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sources_1/new/mem_controller.v,,full_buffer,,,../../../../../Sources/Design,,,,,
/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sources_1/new/mem_controller.v,1667279862,verilog,,/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/partial_buffer.v,,mem_controller,,,../../../../../Sources/Design,,,,,
