// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "11/30/2017 04:13:54"

// 
// Device: Altera 5M1270ZT144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module IF_ID (
	PC_in,
	nPC_in,
	IR_in,
	PC_out,
	nPC_out,
	IR_out,
	clk,
	flush,
	enable,
	flush_out);
input 	[15:0] PC_in;
input 	[15:0] nPC_in;
input 	[15:0] IR_in;
output 	[15:0] PC_out;
output 	[15:0] nPC_out;
output 	[15:0] IR_out;
input 	clk;
input 	flush;
input 	enable;
output 	flush_out;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \flush~combout ;
wire \enable~combout ;
wire \flush_reg|dout~regout ;
wire [15:0] \IR_in~combout ;
wire [15:0] \nPC_in~combout ;
wire [15:0] \PC_in~combout ;
wire [15:0] \IR_REG|dout ;
wire [15:0] \nPC_REG|dout ;
wire [15:0] \PC_REG|dout ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [0]),
	.padio(PC_in[0]));
// synopsys translate_off
defparam \PC_in[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \flush~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\flush~combout ),
	.padio(flush));
// synopsys translate_off
defparam \flush~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \enable~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\enable~combout ),
	.padio(enable));
// synopsys translate_off
defparam \enable~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxv_lcell \PC_REG|dout[0] (
// Equation(s):
// \PC_REG|dout [0] = DFFEAS(((\PC_in~combout [0])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\PC_in~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[0] .lut_mask = "cccc";
defparam \PC_REG|dout[0] .operation_mode = "normal";
defparam \PC_REG|dout[0] .output_mode = "reg_only";
defparam \PC_REG|dout[0] .register_cascade_mode = "off";
defparam \PC_REG|dout[0] .sum_lutc_input = "datac";
defparam \PC_REG|dout[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [1]),
	.padio(PC_in[1]));
// synopsys translate_off
defparam \PC_in[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y3_N5
maxv_lcell \PC_REG|dout[1] (
// Equation(s):
// \PC_REG|dout [1] = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , \PC_in~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\PC_in~combout [1]),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[1] .lut_mask = "0000";
defparam \PC_REG|dout[1] .operation_mode = "normal";
defparam \PC_REG|dout[1] .output_mode = "reg_only";
defparam \PC_REG|dout[1] .register_cascade_mode = "off";
defparam \PC_REG|dout[1] .sum_lutc_input = "datac";
defparam \PC_REG|dout[1] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [2]),
	.padio(PC_in[2]));
// synopsys translate_off
defparam \PC_in[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y9_N2
maxv_lcell \PC_REG|dout[2] (
// Equation(s):
// \PC_REG|dout [2] = DFFEAS((((\PC_in~combout [2]))), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_in~combout [2]),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[2] .lut_mask = "ff00";
defparam \PC_REG|dout[2] .operation_mode = "normal";
defparam \PC_REG|dout[2] .output_mode = "reg_only";
defparam \PC_REG|dout[2] .register_cascade_mode = "off";
defparam \PC_REG|dout[2] .sum_lutc_input = "datac";
defparam \PC_REG|dout[2] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [3]),
	.padio(PC_in[3]));
// synopsys translate_off
defparam \PC_in[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y3_N7
maxv_lcell \PC_REG|dout[3] (
// Equation(s):
// \PC_REG|dout [3] = DFFEAS((((\PC_in~combout [3]))), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_in~combout [3]),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[3] .lut_mask = "ff00";
defparam \PC_REG|dout[3] .operation_mode = "normal";
defparam \PC_REG|dout[3] .output_mode = "reg_only";
defparam \PC_REG|dout[3] .register_cascade_mode = "off";
defparam \PC_REG|dout[3] .sum_lutc_input = "datac";
defparam \PC_REG|dout[3] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [4]),
	.padio(PC_in[4]));
// synopsys translate_off
defparam \PC_in[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxv_lcell \PC_REG|dout[4] (
// Equation(s):
// \PC_REG|dout [4] = DFFEAS((\PC_in~combout [4]), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\PC_in~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[4] .lut_mask = "aaaa";
defparam \PC_REG|dout[4] .operation_mode = "normal";
defparam \PC_REG|dout[4] .output_mode = "reg_only";
defparam \PC_REG|dout[4] .register_cascade_mode = "off";
defparam \PC_REG|dout[4] .sum_lutc_input = "datac";
defparam \PC_REG|dout[4] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [5]),
	.padio(PC_in[5]));
// synopsys translate_off
defparam \PC_in[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxv_lcell \PC_REG|dout[5] (
// Equation(s):
// \PC_REG|dout [5] = DFFEAS((\PC_in~combout [5]), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\PC_in~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[5] .lut_mask = "aaaa";
defparam \PC_REG|dout[5] .operation_mode = "normal";
defparam \PC_REG|dout[5] .output_mode = "reg_only";
defparam \PC_REG|dout[5] .register_cascade_mode = "off";
defparam \PC_REG|dout[5] .sum_lutc_input = "datac";
defparam \PC_REG|dout[5] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [6]),
	.padio(PC_in[6]));
// synopsys translate_off
defparam \PC_in[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y10_N8
maxv_lcell \PC_REG|dout[6] (
// Equation(s):
// \PC_REG|dout [6] = DFFEAS(((\PC_in~combout [6])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\PC_in~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[6] .lut_mask = "cccc";
defparam \PC_REG|dout[6] .operation_mode = "normal";
defparam \PC_REG|dout[6] .output_mode = "reg_only";
defparam \PC_REG|dout[6] .register_cascade_mode = "off";
defparam \PC_REG|dout[6] .sum_lutc_input = "datac";
defparam \PC_REG|dout[6] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [7]),
	.padio(PC_in[7]));
// synopsys translate_off
defparam \PC_in[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y3_N2
maxv_lcell \PC_REG|dout[7] (
// Equation(s):
// \PC_REG|dout [7] = DFFEAS((((\PC_in~combout [7]))), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_in~combout [7]),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[7] .lut_mask = "ff00";
defparam \PC_REG|dout[7] .operation_mode = "normal";
defparam \PC_REG|dout[7] .output_mode = "reg_only";
defparam \PC_REG|dout[7] .register_cascade_mode = "off";
defparam \PC_REG|dout[7] .sum_lutc_input = "datac";
defparam \PC_REG|dout[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [8]),
	.padio(PC_in[8]));
// synopsys translate_off
defparam \PC_in[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y3_N8
maxv_lcell \PC_REG|dout[8] (
// Equation(s):
// \PC_REG|dout [8] = DFFEAS((\PC_in~combout [8]), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\PC_in~combout [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[8] .lut_mask = "aaaa";
defparam \PC_REG|dout[8] .operation_mode = "normal";
defparam \PC_REG|dout[8] .output_mode = "reg_only";
defparam \PC_REG|dout[8] .register_cascade_mode = "off";
defparam \PC_REG|dout[8] .sum_lutc_input = "datac";
defparam \PC_REG|dout[8] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [9]),
	.padio(PC_in[9]));
// synopsys translate_off
defparam \PC_in[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y3_N1
maxv_lcell \PC_REG|dout[9] (
// Equation(s):
// \PC_REG|dout [9] = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , \PC_in~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\PC_in~combout [9]),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[9] .lut_mask = "0000";
defparam \PC_REG|dout[9] .operation_mode = "normal";
defparam \PC_REG|dout[9] .output_mode = "reg_only";
defparam \PC_REG|dout[9] .register_cascade_mode = "off";
defparam \PC_REG|dout[9] .sum_lutc_input = "datac";
defparam \PC_REG|dout[9] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [10]),
	.padio(PC_in[10]));
// synopsys translate_off
defparam \PC_in[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y3_N3
maxv_lcell \PC_REG|dout[10] (
// Equation(s):
// \PC_REG|dout [10] = DFFEAS(((\PC_in~combout [10])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\PC_in~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[10] .lut_mask = "cccc";
defparam \PC_REG|dout[10] .operation_mode = "normal";
defparam \PC_REG|dout[10] .output_mode = "reg_only";
defparam \PC_REG|dout[10] .register_cascade_mode = "off";
defparam \PC_REG|dout[10] .sum_lutc_input = "datac";
defparam \PC_REG|dout[10] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [11]),
	.padio(PC_in[11]));
// synopsys translate_off
defparam \PC_in[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxv_lcell \PC_REG|dout[11] (
// Equation(s):
// \PC_REG|dout [11] = DFFEAS((\PC_in~combout [11]), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\PC_in~combout [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[11] .lut_mask = "aaaa";
defparam \PC_REG|dout[11] .operation_mode = "normal";
defparam \PC_REG|dout[11] .output_mode = "reg_only";
defparam \PC_REG|dout[11] .register_cascade_mode = "off";
defparam \PC_REG|dout[11] .sum_lutc_input = "datac";
defparam \PC_REG|dout[11] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [12]),
	.padio(PC_in[12]));
// synopsys translate_off
defparam \PC_in[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y3_N9
maxv_lcell \PC_REG|dout[12] (
// Equation(s):
// \PC_REG|dout [12] = DFFEAS(((\PC_in~combout [12])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\PC_in~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[12] .lut_mask = "cccc";
defparam \PC_REG|dout[12] .operation_mode = "normal";
defparam \PC_REG|dout[12] .output_mode = "reg_only";
defparam \PC_REG|dout[12] .register_cascade_mode = "off";
defparam \PC_REG|dout[12] .sum_lutc_input = "datac";
defparam \PC_REG|dout[12] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [13]),
	.padio(PC_in[13]));
// synopsys translate_off
defparam \PC_in[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxv_lcell \PC_REG|dout[13] (
// Equation(s):
// \PC_REG|dout [13] = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , \PC_in~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\PC_in~combout [13]),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[13] .lut_mask = "0000";
defparam \PC_REG|dout[13] .operation_mode = "normal";
defparam \PC_REG|dout[13] .output_mode = "reg_only";
defparam \PC_REG|dout[13] .register_cascade_mode = "off";
defparam \PC_REG|dout[13] .sum_lutc_input = "datac";
defparam \PC_REG|dout[13] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [14]),
	.padio(PC_in[14]));
// synopsys translate_off
defparam \PC_in[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxv_lcell \PC_REG|dout[14] (
// Equation(s):
// \PC_REG|dout [14] = DFFEAS(((\PC_in~combout [14])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\PC_in~combout [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[14] .lut_mask = "cccc";
defparam \PC_REG|dout[14] .operation_mode = "normal";
defparam \PC_REG|dout[14] .output_mode = "reg_only";
defparam \PC_REG|dout[14] .register_cascade_mode = "off";
defparam \PC_REG|dout[14] .sum_lutc_input = "datac";
defparam \PC_REG|dout[14] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PC_in[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PC_in~combout [15]),
	.padio(PC_in[15]));
// synopsys translate_off
defparam \PC_in[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y10_N2
maxv_lcell \PC_REG|dout[15] (
// Equation(s):
// \PC_REG|dout [15] = DFFEAS((((\PC_in~combout [15]))), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_in~combout [15]),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\PC_REG|dout [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \PC_REG|dout[15] .lut_mask = "ff00";
defparam \PC_REG|dout[15] .operation_mode = "normal";
defparam \PC_REG|dout[15] .output_mode = "reg_only";
defparam \PC_REG|dout[15] .register_cascade_mode = "off";
defparam \PC_REG|dout[15] .sum_lutc_input = "datac";
defparam \PC_REG|dout[15] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [0]),
	.padio(nPC_in[0]));
// synopsys translate_off
defparam \nPC_in[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \nPC_REG|dout[0] (
// Equation(s):
// \nPC_REG|dout [0] = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , \nPC_in~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\nPC_in~combout [0]),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[0] .lut_mask = "0000";
defparam \nPC_REG|dout[0] .operation_mode = "normal";
defparam \nPC_REG|dout[0] .output_mode = "reg_only";
defparam \nPC_REG|dout[0] .register_cascade_mode = "off";
defparam \nPC_REG|dout[0] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [1]),
	.padio(nPC_in[1]));
// synopsys translate_off
defparam \nPC_in[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y10_N1
maxv_lcell \nPC_REG|dout[1] (
// Equation(s):
// \nPC_REG|dout [1] = DFFEAS(((\nPC_in~combout [1])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\nPC_in~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[1] .lut_mask = "cccc";
defparam \nPC_REG|dout[1] .operation_mode = "normal";
defparam \nPC_REG|dout[1] .output_mode = "reg_only";
defparam \nPC_REG|dout[1] .register_cascade_mode = "off";
defparam \nPC_REG|dout[1] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [2]),
	.padio(nPC_in[2]));
// synopsys translate_off
defparam \nPC_in[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxv_lcell \nPC_REG|dout[2] (
// Equation(s):
// \nPC_REG|dout [2] = DFFEAS(((\nPC_in~combout [2])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\nPC_in~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[2] .lut_mask = "cccc";
defparam \nPC_REG|dout[2] .operation_mode = "normal";
defparam \nPC_REG|dout[2] .output_mode = "reg_only";
defparam \nPC_REG|dout[2] .register_cascade_mode = "off";
defparam \nPC_REG|dout[2] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[2] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [3]),
	.padio(nPC_in[3]));
// synopsys translate_off
defparam \nPC_in[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxv_lcell \nPC_REG|dout[3] (
// Equation(s):
// \nPC_REG|dout [3] = DFFEAS((((\nPC_in~combout [3]))), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\nPC_in~combout [3]),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[3] .lut_mask = "ff00";
defparam \nPC_REG|dout[3] .operation_mode = "normal";
defparam \nPC_REG|dout[3] .output_mode = "reg_only";
defparam \nPC_REG|dout[3] .register_cascade_mode = "off";
defparam \nPC_REG|dout[3] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[3] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [4]),
	.padio(nPC_in[4]));
// synopsys translate_off
defparam \nPC_in[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxv_lcell \nPC_REG|dout[4] (
// Equation(s):
// \nPC_REG|dout [4] = DFFEAS((((\nPC_in~combout [4]))), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\nPC_in~combout [4]),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[4] .lut_mask = "ff00";
defparam \nPC_REG|dout[4] .operation_mode = "normal";
defparam \nPC_REG|dout[4] .output_mode = "reg_only";
defparam \nPC_REG|dout[4] .register_cascade_mode = "off";
defparam \nPC_REG|dout[4] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[4] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [5]),
	.padio(nPC_in[5]));
// synopsys translate_off
defparam \nPC_in[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y10_N2
maxv_lcell \nPC_REG|dout[5] (
// Equation(s):
// \nPC_REG|dout [5] = DFFEAS(((\nPC_in~combout [5])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\nPC_in~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[5] .lut_mask = "cccc";
defparam \nPC_REG|dout[5] .operation_mode = "normal";
defparam \nPC_REG|dout[5] .output_mode = "reg_only";
defparam \nPC_REG|dout[5] .register_cascade_mode = "off";
defparam \nPC_REG|dout[5] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[5] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [6]),
	.padio(nPC_in[6]));
// synopsys translate_off
defparam \nPC_in[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxv_lcell \nPC_REG|dout[6] (
// Equation(s):
// \nPC_REG|dout [6] = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , \nPC_in~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\nPC_in~combout [6]),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[6] .lut_mask = "0000";
defparam \nPC_REG|dout[6] .operation_mode = "normal";
defparam \nPC_REG|dout[6] .output_mode = "reg_only";
defparam \nPC_REG|dout[6] .register_cascade_mode = "off";
defparam \nPC_REG|dout[6] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[6] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [7]),
	.padio(nPC_in[7]));
// synopsys translate_off
defparam \nPC_in[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y10_N9
maxv_lcell \nPC_REG|dout[7] (
// Equation(s):
// \nPC_REG|dout [7] = DFFEAS(((\nPC_in~combout [7])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\nPC_in~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[7] .lut_mask = "cccc";
defparam \nPC_REG|dout[7] .operation_mode = "normal";
defparam \nPC_REG|dout[7] .output_mode = "reg_only";
defparam \nPC_REG|dout[7] .register_cascade_mode = "off";
defparam \nPC_REG|dout[7] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [8]),
	.padio(nPC_in[8]));
// synopsys translate_off
defparam \nPC_in[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxv_lcell \nPC_REG|dout[8] (
// Equation(s):
// \nPC_REG|dout [8] = DFFEAS((\nPC_in~combout [8]), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\nPC_in~combout [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[8] .lut_mask = "aaaa";
defparam \nPC_REG|dout[8] .operation_mode = "normal";
defparam \nPC_REG|dout[8] .output_mode = "reg_only";
defparam \nPC_REG|dout[8] .register_cascade_mode = "off";
defparam \nPC_REG|dout[8] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[8] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [9]),
	.padio(nPC_in[9]));
// synopsys translate_off
defparam \nPC_in[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y10_N7
maxv_lcell \nPC_REG|dout[9] (
// Equation(s):
// \nPC_REG|dout [9] = DFFEAS(((\nPC_in~combout [9])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\nPC_in~combout [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[9] .lut_mask = "cccc";
defparam \nPC_REG|dout[9] .operation_mode = "normal";
defparam \nPC_REG|dout[9] .output_mode = "reg_only";
defparam \nPC_REG|dout[9] .register_cascade_mode = "off";
defparam \nPC_REG|dout[9] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[9] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [10]),
	.padio(nPC_in[10]));
// synopsys translate_off
defparam \nPC_in[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y10_N6
maxv_lcell \nPC_REG|dout[10] (
// Equation(s):
// \nPC_REG|dout [10] = DFFEAS((\nPC_in~combout [10]), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\nPC_in~combout [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[10] .lut_mask = "aaaa";
defparam \nPC_REG|dout[10] .operation_mode = "normal";
defparam \nPC_REG|dout[10] .output_mode = "reg_only";
defparam \nPC_REG|dout[10] .register_cascade_mode = "off";
defparam \nPC_REG|dout[10] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[10] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [11]),
	.padio(nPC_in[11]));
// synopsys translate_off
defparam \nPC_in[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxv_lcell \nPC_REG|dout[11] (
// Equation(s):
// \nPC_REG|dout [11] = DFFEAS(((\nPC_in~combout [11])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\nPC_in~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[11] .lut_mask = "cccc";
defparam \nPC_REG|dout[11] .operation_mode = "normal";
defparam \nPC_REG|dout[11] .output_mode = "reg_only";
defparam \nPC_REG|dout[11] .register_cascade_mode = "off";
defparam \nPC_REG|dout[11] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[11] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [12]),
	.padio(nPC_in[12]));
// synopsys translate_off
defparam \nPC_in[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y10_N3
maxv_lcell \nPC_REG|dout[12] (
// Equation(s):
// \nPC_REG|dout [12] = DFFEAS(((\nPC_in~combout [12])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\nPC_in~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[12] .lut_mask = "cccc";
defparam \nPC_REG|dout[12] .operation_mode = "normal";
defparam \nPC_REG|dout[12] .output_mode = "reg_only";
defparam \nPC_REG|dout[12] .register_cascade_mode = "off";
defparam \nPC_REG|dout[12] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[12] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [13]),
	.padio(nPC_in[13]));
// synopsys translate_off
defparam \nPC_in[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y10_N2
maxv_lcell \nPC_REG|dout[13] (
// Equation(s):
// \nPC_REG|dout [13] = DFFEAS((((\nPC_in~combout [13]))), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\nPC_in~combout [13]),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[13] .lut_mask = "ff00";
defparam \nPC_REG|dout[13] .operation_mode = "normal";
defparam \nPC_REG|dout[13] .output_mode = "reg_only";
defparam \nPC_REG|dout[13] .register_cascade_mode = "off";
defparam \nPC_REG|dout[13] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[13] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [14]),
	.padio(nPC_in[14]));
// synopsys translate_off
defparam \nPC_in[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y3_N6
maxv_lcell \nPC_REG|dout[14] (
// Equation(s):
// \nPC_REG|dout [14] = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , \nPC_in~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\nPC_in~combout [14]),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[14] .lut_mask = "0000";
defparam \nPC_REG|dout[14] .operation_mode = "normal";
defparam \nPC_REG|dout[14] .output_mode = "reg_only";
defparam \nPC_REG|dout[14] .register_cascade_mode = "off";
defparam \nPC_REG|dout[14] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[14] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \nPC_in[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\nPC_in~combout [15]),
	.padio(nPC_in[15]));
// synopsys translate_off
defparam \nPC_in[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y3_N0
maxv_lcell \nPC_REG|dout[15] (
// Equation(s):
// \nPC_REG|dout [15] = DFFEAS(((\nPC_in~combout [15])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\nPC_in~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\nPC_REG|dout [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \nPC_REG|dout[15] .lut_mask = "cccc";
defparam \nPC_REG|dout[15] .operation_mode = "normal";
defparam \nPC_REG|dout[15] .output_mode = "reg_only";
defparam \nPC_REG|dout[15] .register_cascade_mode = "off";
defparam \nPC_REG|dout[15] .sum_lutc_input = "datac";
defparam \nPC_REG|dout[15] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [0]),
	.padio(IR_in[0]));
// synopsys translate_off
defparam \IR_in[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y10_N5
maxv_lcell \IR_REG|dout[0] (
// Equation(s):
// \IR_REG|dout [0] = DFFEAS((\IR_in~combout [0]), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\IR_in~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[0] .lut_mask = "aaaa";
defparam \IR_REG|dout[0] .operation_mode = "normal";
defparam \IR_REG|dout[0] .output_mode = "reg_only";
defparam \IR_REG|dout[0] .register_cascade_mode = "off";
defparam \IR_REG|dout[0] .sum_lutc_input = "datac";
defparam \IR_REG|dout[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [1]),
	.padio(IR_in[1]));
// synopsys translate_off
defparam \IR_in[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxv_lcell \IR_REG|dout[1] (
// Equation(s):
// \IR_REG|dout [1] = DFFEAS(((\IR_in~combout [1])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\IR_in~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[1] .lut_mask = "cccc";
defparam \IR_REG|dout[1] .operation_mode = "normal";
defparam \IR_REG|dout[1] .output_mode = "reg_only";
defparam \IR_REG|dout[1] .register_cascade_mode = "off";
defparam \IR_REG|dout[1] .sum_lutc_input = "datac";
defparam \IR_REG|dout[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [2]),
	.padio(IR_in[2]));
// synopsys translate_off
defparam \IR_in[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y8_N2
maxv_lcell \IR_REG|dout[2] (
// Equation(s):
// \IR_REG|dout [2] = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , \IR_in~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\IR_in~combout [2]),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[2] .lut_mask = "0000";
defparam \IR_REG|dout[2] .operation_mode = "normal";
defparam \IR_REG|dout[2] .output_mode = "reg_only";
defparam \IR_REG|dout[2] .register_cascade_mode = "off";
defparam \IR_REG|dout[2] .sum_lutc_input = "datac";
defparam \IR_REG|dout[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [3]),
	.padio(IR_in[3]));
// synopsys translate_off
defparam \IR_in[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxv_lcell \IR_REG|dout[3] (
// Equation(s):
// \IR_REG|dout [3] = DFFEAS(((\IR_in~combout [3])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\IR_in~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[3] .lut_mask = "cccc";
defparam \IR_REG|dout[3] .operation_mode = "normal";
defparam \IR_REG|dout[3] .output_mode = "reg_only";
defparam \IR_REG|dout[3] .register_cascade_mode = "off";
defparam \IR_REG|dout[3] .sum_lutc_input = "datac";
defparam \IR_REG|dout[3] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [4]),
	.padio(IR_in[4]));
// synopsys translate_off
defparam \IR_in[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxv_lcell \IR_REG|dout[4] (
// Equation(s):
// \IR_REG|dout [4] = DFFEAS((\IR_in~combout [4]), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\IR_in~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[4] .lut_mask = "aaaa";
defparam \IR_REG|dout[4] .operation_mode = "normal";
defparam \IR_REG|dout[4] .output_mode = "reg_only";
defparam \IR_REG|dout[4] .register_cascade_mode = "off";
defparam \IR_REG|dout[4] .sum_lutc_input = "datac";
defparam \IR_REG|dout[4] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [5]),
	.padio(IR_in[5]));
// synopsys translate_off
defparam \IR_in[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxv_lcell \IR_REG|dout[5] (
// Equation(s):
// \IR_REG|dout [5] = DFFEAS((\IR_in~combout [5]), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\IR_in~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[5] .lut_mask = "aaaa";
defparam \IR_REG|dout[5] .operation_mode = "normal";
defparam \IR_REG|dout[5] .output_mode = "reg_only";
defparam \IR_REG|dout[5] .register_cascade_mode = "off";
defparam \IR_REG|dout[5] .sum_lutc_input = "datac";
defparam \IR_REG|dout[5] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [6]),
	.padio(IR_in[6]));
// synopsys translate_off
defparam \IR_in[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxv_lcell \IR_REG|dout[6] (
// Equation(s):
// \IR_REG|dout [6] = DFFEAS((\IR_in~combout [6]), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\IR_in~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[6] .lut_mask = "aaaa";
defparam \IR_REG|dout[6] .operation_mode = "normal";
defparam \IR_REG|dout[6] .output_mode = "reg_only";
defparam \IR_REG|dout[6] .register_cascade_mode = "off";
defparam \IR_REG|dout[6] .sum_lutc_input = "datac";
defparam \IR_REG|dout[6] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [7]),
	.padio(IR_in[7]));
// synopsys translate_off
defparam \IR_in[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxv_lcell \IR_REG|dout[7] (
// Equation(s):
// \IR_REG|dout [7] = DFFEAS((\IR_in~combout [7]), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\IR_in~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[7] .lut_mask = "aaaa";
defparam \IR_REG|dout[7] .operation_mode = "normal";
defparam \IR_REG|dout[7] .output_mode = "reg_only";
defparam \IR_REG|dout[7] .register_cascade_mode = "off";
defparam \IR_REG|dout[7] .sum_lutc_input = "datac";
defparam \IR_REG|dout[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [8]),
	.padio(IR_in[8]));
// synopsys translate_off
defparam \IR_in[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxv_lcell \IR_REG|dout[8] (
// Equation(s):
// \IR_REG|dout [8] = DFFEAS((\IR_in~combout [8]), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\IR_in~combout [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[8] .lut_mask = "aaaa";
defparam \IR_REG|dout[8] .operation_mode = "normal";
defparam \IR_REG|dout[8] .output_mode = "reg_only";
defparam \IR_REG|dout[8] .register_cascade_mode = "off";
defparam \IR_REG|dout[8] .sum_lutc_input = "datac";
defparam \IR_REG|dout[8] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [9]),
	.padio(IR_in[9]));
// synopsys translate_off
defparam \IR_in[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxv_lcell \IR_REG|dout[9] (
// Equation(s):
// \IR_REG|dout [9] = DFFEAS(((\IR_in~combout [9])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\IR_in~combout [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[9] .lut_mask = "cccc";
defparam \IR_REG|dout[9] .operation_mode = "normal";
defparam \IR_REG|dout[9] .output_mode = "reg_only";
defparam \IR_REG|dout[9] .register_cascade_mode = "off";
defparam \IR_REG|dout[9] .sum_lutc_input = "datac";
defparam \IR_REG|dout[9] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [10]),
	.padio(IR_in[10]));
// synopsys translate_off
defparam \IR_in[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y10_N0
maxv_lcell \IR_REG|dout[10] (
// Equation(s):
// \IR_REG|dout [10] = DFFEAS(((\IR_in~combout [10])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\IR_in~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[10] .lut_mask = "cccc";
defparam \IR_REG|dout[10] .operation_mode = "normal";
defparam \IR_REG|dout[10] .output_mode = "reg_only";
defparam \IR_REG|dout[10] .register_cascade_mode = "off";
defparam \IR_REG|dout[10] .sum_lutc_input = "datac";
defparam \IR_REG|dout[10] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [11]),
	.padio(IR_in[11]));
// synopsys translate_off
defparam \IR_in[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxv_lcell \IR_REG|dout[11] (
// Equation(s):
// \IR_REG|dout [11] = DFFEAS((((\IR_in~combout [11]))), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IR_in~combout [11]),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[11] .lut_mask = "ff00";
defparam \IR_REG|dout[11] .operation_mode = "normal";
defparam \IR_REG|dout[11] .output_mode = "reg_only";
defparam \IR_REG|dout[11] .register_cascade_mode = "off";
defparam \IR_REG|dout[11] .sum_lutc_input = "datac";
defparam \IR_REG|dout[11] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [12]),
	.padio(IR_in[12]));
// synopsys translate_off
defparam \IR_in[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxv_lcell \IR_REG|dout[12] (
// Equation(s):
// \IR_REG|dout [12] = DFFEAS((((\IR_in~combout [12]))), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IR_in~combout [12]),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[12] .lut_mask = "ff00";
defparam \IR_REG|dout[12] .operation_mode = "normal";
defparam \IR_REG|dout[12] .output_mode = "reg_only";
defparam \IR_REG|dout[12] .register_cascade_mode = "off";
defparam \IR_REG|dout[12] .sum_lutc_input = "datac";
defparam \IR_REG|dout[12] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [13]),
	.padio(IR_in[13]));
// synopsys translate_off
defparam \IR_in[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxv_lcell \IR_REG|dout[13] (
// Equation(s):
// \IR_REG|dout [13] = DFFEAS((\IR_in~combout [13]), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\IR_in~combout [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[13] .lut_mask = "aaaa";
defparam \IR_REG|dout[13] .operation_mode = "normal";
defparam \IR_REG|dout[13] .output_mode = "reg_only";
defparam \IR_REG|dout[13] .register_cascade_mode = "off";
defparam \IR_REG|dout[13] .sum_lutc_input = "datac";
defparam \IR_REG|dout[13] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [14]),
	.padio(IR_in[14]));
// synopsys translate_off
defparam \IR_in[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y8_N2
maxv_lcell \IR_REG|dout[14] (
// Equation(s):
// \IR_REG|dout [14] = DFFEAS((((\IR_in~combout [14]))), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IR_in~combout [14]),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[14] .lut_mask = "ff00";
defparam \IR_REG|dout[14] .operation_mode = "normal";
defparam \IR_REG|dout[14] .output_mode = "reg_only";
defparam \IR_REG|dout[14] .register_cascade_mode = "off";
defparam \IR_REG|dout[14] .sum_lutc_input = "datac";
defparam \IR_REG|dout[14] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \IR_in[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\IR_in~combout [15]),
	.padio(IR_in[15]));
// synopsys translate_off
defparam \IR_in[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y3_N4
maxv_lcell \IR_REG|dout[15] (
// Equation(s):
// \IR_REG|dout [15] = DFFEAS(((\IR_in~combout [15])), GLOBAL(\clk~combout ), !GLOBAL(\flush~combout ), , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\IR_in~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\flush~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\IR_REG|dout [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_REG|dout[15] .lut_mask = "cccc";
defparam \IR_REG|dout[15] .operation_mode = "normal";
defparam \IR_REG|dout[15] .output_mode = "reg_only";
defparam \IR_REG|dout[15] .register_cascade_mode = "off";
defparam \IR_REG|dout[15] .sum_lutc_input = "datac";
defparam \IR_REG|dout[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxv_lcell \flush_reg|dout (
// Equation(s):
// \flush_reg|dout~regout  = DFFEAS(((\flush~combout )), GLOBAL(\clk~combout ), VCC, , \enable~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\flush~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flush_reg|dout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \flush_reg|dout .lut_mask = "cccc";
defparam \flush_reg|dout .operation_mode = "normal";
defparam \flush_reg|dout .output_mode = "reg_only";
defparam \flush_reg|dout .register_cascade_mode = "off";
defparam \flush_reg|dout .sum_lutc_input = "datac";
defparam \flush_reg|dout .synch_mode = "off";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[0]~I (
	.datain(\PC_REG|dout [0]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[0]));
// synopsys translate_off
defparam \PC_out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[1]~I (
	.datain(\PC_REG|dout [1]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[1]));
// synopsys translate_off
defparam \PC_out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[2]~I (
	.datain(\PC_REG|dout [2]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[2]));
// synopsys translate_off
defparam \PC_out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[3]~I (
	.datain(\PC_REG|dout [3]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[3]));
// synopsys translate_off
defparam \PC_out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[4]~I (
	.datain(\PC_REG|dout [4]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[4]));
// synopsys translate_off
defparam \PC_out[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[5]~I (
	.datain(\PC_REG|dout [5]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[5]));
// synopsys translate_off
defparam \PC_out[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[6]~I (
	.datain(\PC_REG|dout [6]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[6]));
// synopsys translate_off
defparam \PC_out[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[7]~I (
	.datain(\PC_REG|dout [7]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[7]));
// synopsys translate_off
defparam \PC_out[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[8]~I (
	.datain(\PC_REG|dout [8]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[8]));
// synopsys translate_off
defparam \PC_out[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[9]~I (
	.datain(\PC_REG|dout [9]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[9]));
// synopsys translate_off
defparam \PC_out[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[10]~I (
	.datain(\PC_REG|dout [10]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[10]));
// synopsys translate_off
defparam \PC_out[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[11]~I (
	.datain(\PC_REG|dout [11]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[11]));
// synopsys translate_off
defparam \PC_out[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[12]~I (
	.datain(\PC_REG|dout [12]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[12]));
// synopsys translate_off
defparam \PC_out[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[13]~I (
	.datain(\PC_REG|dout [13]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[13]));
// synopsys translate_off
defparam \PC_out[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[14]~I (
	.datain(\PC_REG|dout [14]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[14]));
// synopsys translate_off
defparam \PC_out[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PC_out[15]~I (
	.datain(\PC_REG|dout [15]),
	.oe(vcc),
	.combout(),
	.padio(PC_out[15]));
// synopsys translate_off
defparam \PC_out[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[0]~I (
	.datain(\nPC_REG|dout [0]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[0]));
// synopsys translate_off
defparam \nPC_out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[1]~I (
	.datain(\nPC_REG|dout [1]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[1]));
// synopsys translate_off
defparam \nPC_out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[2]~I (
	.datain(\nPC_REG|dout [2]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[2]));
// synopsys translate_off
defparam \nPC_out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[3]~I (
	.datain(\nPC_REG|dout [3]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[3]));
// synopsys translate_off
defparam \nPC_out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[4]~I (
	.datain(\nPC_REG|dout [4]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[4]));
// synopsys translate_off
defparam \nPC_out[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[5]~I (
	.datain(\nPC_REG|dout [5]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[5]));
// synopsys translate_off
defparam \nPC_out[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[6]~I (
	.datain(\nPC_REG|dout [6]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[6]));
// synopsys translate_off
defparam \nPC_out[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[7]~I (
	.datain(\nPC_REG|dout [7]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[7]));
// synopsys translate_off
defparam \nPC_out[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[8]~I (
	.datain(\nPC_REG|dout [8]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[8]));
// synopsys translate_off
defparam \nPC_out[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[9]~I (
	.datain(\nPC_REG|dout [9]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[9]));
// synopsys translate_off
defparam \nPC_out[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[10]~I (
	.datain(\nPC_REG|dout [10]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[10]));
// synopsys translate_off
defparam \nPC_out[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[11]~I (
	.datain(\nPC_REG|dout [11]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[11]));
// synopsys translate_off
defparam \nPC_out[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[12]~I (
	.datain(\nPC_REG|dout [12]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[12]));
// synopsys translate_off
defparam \nPC_out[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[13]~I (
	.datain(\nPC_REG|dout [13]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[13]));
// synopsys translate_off
defparam \nPC_out[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[14]~I (
	.datain(\nPC_REG|dout [14]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[14]));
// synopsys translate_off
defparam \nPC_out[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \nPC_out[15]~I (
	.datain(\nPC_REG|dout [15]),
	.oe(vcc),
	.combout(),
	.padio(nPC_out[15]));
// synopsys translate_off
defparam \nPC_out[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[0]~I (
	.datain(\IR_REG|dout [0]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[0]));
// synopsys translate_off
defparam \IR_out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[1]~I (
	.datain(\IR_REG|dout [1]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[1]));
// synopsys translate_off
defparam \IR_out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[2]~I (
	.datain(\IR_REG|dout [2]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[2]));
// synopsys translate_off
defparam \IR_out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[3]~I (
	.datain(\IR_REG|dout [3]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[3]));
// synopsys translate_off
defparam \IR_out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[4]~I (
	.datain(\IR_REG|dout [4]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[4]));
// synopsys translate_off
defparam \IR_out[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[5]~I (
	.datain(\IR_REG|dout [5]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[5]));
// synopsys translate_off
defparam \IR_out[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[6]~I (
	.datain(\IR_REG|dout [6]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[6]));
// synopsys translate_off
defparam \IR_out[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[7]~I (
	.datain(\IR_REG|dout [7]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[7]));
// synopsys translate_off
defparam \IR_out[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[8]~I (
	.datain(\IR_REG|dout [8]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[8]));
// synopsys translate_off
defparam \IR_out[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[9]~I (
	.datain(\IR_REG|dout [9]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[9]));
// synopsys translate_off
defparam \IR_out[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[10]~I (
	.datain(\IR_REG|dout [10]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[10]));
// synopsys translate_off
defparam \IR_out[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[11]~I (
	.datain(\IR_REG|dout [11]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[11]));
// synopsys translate_off
defparam \IR_out[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[12]~I (
	.datain(\IR_REG|dout [12]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[12]));
// synopsys translate_off
defparam \IR_out[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[13]~I (
	.datain(\IR_REG|dout [13]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[13]));
// synopsys translate_off
defparam \IR_out[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[14]~I (
	.datain(\IR_REG|dout [14]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[14]));
// synopsys translate_off
defparam \IR_out[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR_out[15]~I (
	.datain(\IR_REG|dout [15]),
	.oe(vcc),
	.combout(),
	.padio(IR_out[15]));
// synopsys translate_off
defparam \IR_out[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \flush_out~I (
	.datain(\flush_reg|dout~regout ),
	.oe(vcc),
	.combout(),
	.padio(flush_out));
// synopsys translate_off
defparam \flush_out~I .operation_mode = "output";
// synopsys translate_on

endmodule
