-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity p_data_buffer_TWO_D is
port (
    clk : IN STD_LOGIC;
    reset : IN STD_LOGIC;
    din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    din_0_empty_n : IN STD_LOGIC;
    din_0_read : OUT STD_LOGIC;
    din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    din_1_empty_n : IN STD_LOGIC;
    din_1_read : OUT STD_LOGIC;
    din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    din_2_empty_n : IN STD_LOGIC;
    din_2_read : OUT STD_LOGIC;
    dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
    dout_0_full_n : IN STD_LOGIC;
    dout_0_write : OUT STD_LOGIC;
    dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    dout_1_full_n : IN STD_LOGIC;
    dout_1_write : OUT STD_LOGIC;
    dout_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    dout_2_full_n : IN STD_LOGIC;
    dout_2_write : OUT STD_LOGIC;
    dout_raw_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
    dout_raw_0_full_n : IN STD_LOGIC;
    dout_raw_0_write : OUT STD_LOGIC;
    dout_raw_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    dout_raw_1_full_n : IN STD_LOGIC;
    dout_raw_1_write : OUT STD_LOGIC;
    dout_raw_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    dout_raw_2_full_n : IN STD_LOGIC;
    dout_raw_2_write : OUT STD_LOGIC;
    ctrl_image_size_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    ctrl_image_size_empty_n : IN STD_LOGIC;
    ctrl_image_size_read : OUT STD_LOGIC;
    ctrl_row_size_pkg_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_row_size_pkg_empty_n : IN STD_LOGIC;
    ctrl_row_size_pkg_read : OUT STD_LOGIC;
    ctrl_window_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_window_size_empty_n : IN STD_LOGIC;
    ctrl_window_size_read : OUT STD_LOGIC;
    ctrl_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_depth_empty_n : IN STD_LOGIC;
    ctrl_depth_read : OUT STD_LOGIC;
    ctrl_stride_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_stride_empty_n : IN STD_LOGIC;
    ctrl_stride_read : OUT STD_LOGIC;
    ctrl_replay_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_replay_empty_n : IN STD_LOGIC;
    ctrl_replay_read : OUT STD_LOGIC;
    ctrl_zeropad_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_zeropad_empty_n : IN STD_LOGIC;
    ctrl_zeropad_read : OUT STD_LOGIC;
    ctrl_db_output_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    ctrl_db_output_empty_n : IN STD_LOGIC;
    ctrl_db_output_read : OUT STD_LOGIC;
    ctrl_image_data_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    ctrl_image_data_empty_n : IN STD_LOGIC;
    ctrl_image_data_read : OUT STD_LOGIC );
end;


architecture behav of p_data_buffer_TWO_D is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "p_data_buffer_TWO_D,hls_ip_2019_1,{HLS_INPUT_TYPE=sc,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.334000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=70,HLS_SYN_DSP=5,HLS_SYN_FF=14675,HLS_SYN_LUT=11379,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal grp_p_sc_stream_imagedatafix_fu_424_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_imagedatafix_fu_424_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_imagedatafix_fu_424_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_imagedatafix_fu_424_dout_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_imagedatafix_fu_424_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_imagedatafix_fu_424_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_imagedatafix_fu_424_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_imagedatafix_fu_424_dout_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_imagedatafix_fu_424_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_imagedatafix_fu_424_enable_read : STD_LOGIC;
    signal grp_p_sc_stream_realign_v2inst_db_fu_516_ctrl_read : STD_LOGIC;
    signal grp_p_sc_stream_realign_v2inst_db_fu_516_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_realign_v2inst_db_fu_516_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_realign_v2inst_db_fu_516_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_realign_v2inst_db_fu_516_dout_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_realign_v2inst_db_fu_516_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_realign_v2inst_db_fu_516_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_realign_v2inst_db_fu_516_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_realign_v2inst_db_fu_516_dout_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_realign_v2inst_db_fu_516_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_row_size_pkg_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_window_size_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_depth_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_stride_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_replay_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_zeropad_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_count_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_circularlinebuffer_v2_fu_540_count_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_router_eop_fu_664_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_router_eop_fu_664_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_router_eop_fu_664_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_router_eop_fu_664_ctrl_channel_read : STD_LOGIC;
    signal grp_p_sc_stream_router_eop_fu_664_dout_a_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_router_eop_fu_664_dout_a_0_write : STD_LOGIC;
    signal grp_p_sc_stream_router_eop_fu_664_dout_a_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_router_eop_fu_664_dout_a_1_write : STD_LOGIC;
    signal grp_p_sc_stream_router_eop_fu_664_dout_a_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_router_eop_fu_664_dout_a_2_write : STD_LOGIC;
    signal grp_p_sc_stream_router_eop_fu_664_dout_b_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_router_eop_fu_664_dout_b_0_write : STD_LOGIC;
    signal grp_p_sc_stream_router_eop_fu_664_dout_b_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_router_eop_fu_664_dout_b_1_write : STD_LOGIC;
    signal grp_p_sc_stream_router_eop_fu_664_dout_b_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_router_eop_fu_664_dout_b_2_write : STD_LOGIC;
    signal grp_p_sc_stream_router_eop_fu_664_s_packed_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_router_eop_fu_664_s_packed_out_A : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_router_eop_fu_664_s_packed_out_B : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_router_eop_fu_664_s_state : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_2_write : STD_LOGIC;
    signal sc_fifo_chn_3_full_n : STD_LOGIC;
    signal sc_fifo_chn_4_full_n : STD_LOGIC;
    signal sc_fifo_chn_5_full_n : STD_LOGIC;
    signal sc_fifo_chn_3_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_3_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_5_empty_n : STD_LOGIC;
    signal sc_fifo_chn_315_full_n : STD_LOGIC;
    signal sc_fifo_chn_416_full_n : STD_LOGIC;
    signal sc_fifo_chn_517_full_n : STD_LOGIC;
    signal sc_fifo_chn_315_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_315_empty_n : STD_LOGIC;
    signal sc_fifo_chn_416_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_416_empty_n : STD_LOGIC;
    signal sc_fifo_chn_517_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_517_empty_n : STD_LOGIC;
    signal sc_fifo_chn_318_full_n : STD_LOGIC;
    signal sc_fifo_chn_419_full_n : STD_LOGIC;
    signal sc_fifo_chn_520_full_n : STD_LOGIC;
    signal sc_fifo_chn_318_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_318_empty_n : STD_LOGIC;
    signal sc_fifo_chn_419_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_419_empty_n : STD_LOGIC;
    signal sc_fifo_chn_520_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_520_empty_n : STD_LOGIC;
    signal sc_fifo_chn_321_full_n : STD_LOGIC;
    signal sc_fifo_chn_422_full_n : STD_LOGIC;
    signal sc_fifo_chn_523_full_n : STD_LOGIC;
    signal sc_fifo_chn_321_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_321_empty_n : STD_LOGIC;
    signal sc_fifo_chn_422_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_422_empty_n : STD_LOGIC;
    signal sc_fifo_chn_523_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_523_empty_n : STD_LOGIC;

    component p_sc_stream_imagedatafix IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        enable_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        enable_empty_n : IN STD_LOGIC;
        enable_read : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_realign_v2inst_db IS
    port (
        ctrl_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        ctrl_empty_n : IN STD_LOGIC;
        ctrl_read : OUT STD_LOGIC;
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_circularlinebuffer_v2 IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        ctrl_row_size_pkg_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_row_size_pkg_empty_n : IN STD_LOGIC;
        ctrl_row_size_pkg_read : OUT STD_LOGIC;
        ctrl_window_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_window_size_empty_n : IN STD_LOGIC;
        ctrl_window_size_read : OUT STD_LOGIC;
        ctrl_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_depth_empty_n : IN STD_LOGIC;
        ctrl_depth_read : OUT STD_LOGIC;
        ctrl_stride_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_stride_empty_n : IN STD_LOGIC;
        ctrl_stride_read : OUT STD_LOGIC;
        ctrl_replay_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_replay_empty_n : IN STD_LOGIC;
        ctrl_replay_read : OUT STD_LOGIC;
        ctrl_zeropad_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_zeropad_empty_n : IN STD_LOGIC;
        ctrl_zeropad_read : OUT STD_LOGIC;
        count_in : OUT STD_LOGIC_VECTOR (31 downto 0);
        count_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_router_eop IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        ctrl_channel_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        ctrl_channel_empty_n : IN STD_LOGIC;
        ctrl_channel_read : OUT STD_LOGIC;
        dout_a_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_a_0_full_n : IN STD_LOGIC;
        dout_a_0_write : OUT STD_LOGIC;
        dout_a_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_a_1_full_n : IN STD_LOGIC;
        dout_a_1_write : OUT STD_LOGIC;
        dout_a_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_a_2_full_n : IN STD_LOGIC;
        dout_a_2_write : OUT STD_LOGIC;
        dout_b_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_b_0_full_n : IN STD_LOGIC;
        dout_b_0_write : OUT STD_LOGIC;
        dout_b_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_b_1_full_n : IN STD_LOGIC;
        dout_b_1_write : OUT STD_LOGIC;
        dout_b_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_b_2_full_n : IN STD_LOGIC;
        dout_b_2_write : OUT STD_LOGIC;
        s_packed_in : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_packed_out_A : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_packed_out_B : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_state : OUT STD_LOGIC_VECTOR (31 downto 0);
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_resize_down_fast_v2_inst_db IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component fifo_w128_d1_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w1_d1_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w16_d1_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w384_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (383 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (383 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w48_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (47 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (47 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_p_sc_stream_imagedatafix_fu_424 : component p_sc_stream_imagedatafix
    port map (
        din_0_dout => din_0_dout,
        din_0_empty_n => din_0_empty_n,
        din_0_read => grp_p_sc_stream_imagedatafix_fu_424_din_0_read,
        din_1_dout => din_1_dout,
        din_1_empty_n => din_1_empty_n,
        din_1_read => grp_p_sc_stream_imagedatafix_fu_424_din_1_read,
        din_2_dout => din_2_dout,
        din_2_empty_n => din_2_empty_n,
        din_2_read => grp_p_sc_stream_imagedatafix_fu_424_din_2_read,
        dout_0_din => grp_p_sc_stream_imagedatafix_fu_424_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3_full_n,
        dout_0_write => grp_p_sc_stream_imagedatafix_fu_424_dout_0_write,
        dout_1_din => grp_p_sc_stream_imagedatafix_fu_424_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4_full_n,
        dout_1_write => grp_p_sc_stream_imagedatafix_fu_424_dout_1_write,
        dout_2_din => grp_p_sc_stream_imagedatafix_fu_424_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5_full_n,
        dout_2_write => grp_p_sc_stream_imagedatafix_fu_424_dout_2_write,
        enable_dout => ctrl_image_data_dout,
        enable_empty_n => ctrl_image_data_empty_n,
        enable_read => grp_p_sc_stream_imagedatafix_fu_424_enable_read,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_realign_v2inst_db_fu_516 : component p_sc_stream_realign_v2inst_db
    port map (
        ctrl_dout => ctrl_image_size_dout,
        ctrl_empty_n => ctrl_image_size_empty_n,
        ctrl_read => grp_p_sc_stream_realign_v2inst_db_fu_516_ctrl_read,
        din_0_dout => sc_fifo_chn_3_dout,
        din_0_empty_n => sc_fifo_chn_3_empty_n,
        din_0_read => grp_p_sc_stream_realign_v2inst_db_fu_516_din_0_read,
        din_1_dout => sc_fifo_chn_4_dout,
        din_1_empty_n => sc_fifo_chn_4_empty_n,
        din_1_read => grp_p_sc_stream_realign_v2inst_db_fu_516_din_1_read,
        din_2_dout => sc_fifo_chn_5_dout,
        din_2_empty_n => sc_fifo_chn_5_empty_n,
        din_2_read => grp_p_sc_stream_realign_v2inst_db_fu_516_din_2_read,
        dout_0_din => grp_p_sc_stream_realign_v2inst_db_fu_516_dout_0_din,
        dout_0_full_n => sc_fifo_chn_315_full_n,
        dout_0_write => grp_p_sc_stream_realign_v2inst_db_fu_516_dout_0_write,
        dout_1_din => grp_p_sc_stream_realign_v2inst_db_fu_516_dout_1_din,
        dout_1_full_n => sc_fifo_chn_416_full_n,
        dout_1_write => grp_p_sc_stream_realign_v2inst_db_fu_516_dout_1_write,
        dout_2_din => grp_p_sc_stream_realign_v2inst_db_fu_516_dout_2_din,
        dout_2_full_n => sc_fifo_chn_517_full_n,
        dout_2_write => grp_p_sc_stream_realign_v2inst_db_fu_516_dout_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_circularlinebuffer_v2_fu_540 : component p_sc_stream_circularlinebuffer_v2
    port map (
        din_0_dout => sc_fifo_chn_315_dout,
        din_0_empty_n => sc_fifo_chn_315_empty_n,
        din_0_read => grp_p_sc_stream_circularlinebuffer_v2_fu_540_din_0_read,
        din_1_dout => sc_fifo_chn_416_dout,
        din_1_empty_n => sc_fifo_chn_416_empty_n,
        din_1_read => grp_p_sc_stream_circularlinebuffer_v2_fu_540_din_1_read,
        din_2_dout => sc_fifo_chn_517_dout,
        din_2_empty_n => sc_fifo_chn_517_empty_n,
        din_2_read => grp_p_sc_stream_circularlinebuffer_v2_fu_540_din_2_read,
        dout_0_din => grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_0_din,
        dout_0_full_n => sc_fifo_chn_318_full_n,
        dout_0_write => grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_0_write,
        dout_1_din => grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_1_din,
        dout_1_full_n => sc_fifo_chn_419_full_n,
        dout_1_write => grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_1_write,
        dout_2_din => grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_2_din,
        dout_2_full_n => sc_fifo_chn_520_full_n,
        dout_2_write => grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_2_write,
        ctrl_row_size_pkg_dout => ctrl_row_size_pkg_dout,
        ctrl_row_size_pkg_empty_n => ctrl_row_size_pkg_empty_n,
        ctrl_row_size_pkg_read => grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_row_size_pkg_read,
        ctrl_window_size_dout => ctrl_window_size_dout,
        ctrl_window_size_empty_n => ctrl_window_size_empty_n,
        ctrl_window_size_read => grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_window_size_read,
        ctrl_depth_dout => ctrl_depth_dout,
        ctrl_depth_empty_n => ctrl_depth_empty_n,
        ctrl_depth_read => grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_depth_read,
        ctrl_stride_dout => ctrl_stride_dout,
        ctrl_stride_empty_n => ctrl_stride_empty_n,
        ctrl_stride_read => grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_stride_read,
        ctrl_replay_dout => ctrl_replay_dout,
        ctrl_replay_empty_n => ctrl_replay_empty_n,
        ctrl_replay_read => grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_replay_read,
        ctrl_zeropad_dout => ctrl_zeropad_dout,
        ctrl_zeropad_empty_n => ctrl_zeropad_empty_n,
        ctrl_zeropad_read => grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_zeropad_read,
        count_in => grp_p_sc_stream_circularlinebuffer_v2_fu_540_count_in,
        count_out => grp_p_sc_stream_circularlinebuffer_v2_fu_540_count_out,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_router_eop_fu_664 : component p_sc_stream_router_eop
    port map (
        din_0_dout => sc_fifo_chn_318_dout,
        din_0_empty_n => sc_fifo_chn_318_empty_n,
        din_0_read => grp_p_sc_stream_router_eop_fu_664_din_0_read,
        din_1_dout => sc_fifo_chn_419_dout,
        din_1_empty_n => sc_fifo_chn_419_empty_n,
        din_1_read => grp_p_sc_stream_router_eop_fu_664_din_1_read,
        din_2_dout => sc_fifo_chn_520_dout,
        din_2_empty_n => sc_fifo_chn_520_empty_n,
        din_2_read => grp_p_sc_stream_router_eop_fu_664_din_2_read,
        ctrl_channel_dout => ctrl_db_output_dout,
        ctrl_channel_empty_n => ctrl_db_output_empty_n,
        ctrl_channel_read => grp_p_sc_stream_router_eop_fu_664_ctrl_channel_read,
        dout_a_0_din => grp_p_sc_stream_router_eop_fu_664_dout_a_0_din,
        dout_a_0_full_n => sc_fifo_chn_321_full_n,
        dout_a_0_write => grp_p_sc_stream_router_eop_fu_664_dout_a_0_write,
        dout_a_1_din => grp_p_sc_stream_router_eop_fu_664_dout_a_1_din,
        dout_a_1_full_n => sc_fifo_chn_422_full_n,
        dout_a_1_write => grp_p_sc_stream_router_eop_fu_664_dout_a_1_write,
        dout_a_2_din => grp_p_sc_stream_router_eop_fu_664_dout_a_2_din,
        dout_a_2_full_n => sc_fifo_chn_523_full_n,
        dout_a_2_write => grp_p_sc_stream_router_eop_fu_664_dout_a_2_write,
        dout_b_0_din => grp_p_sc_stream_router_eop_fu_664_dout_b_0_din,
        dout_b_0_full_n => dout_raw_0_full_n,
        dout_b_0_write => grp_p_sc_stream_router_eop_fu_664_dout_b_0_write,
        dout_b_1_din => grp_p_sc_stream_router_eop_fu_664_dout_b_1_din,
        dout_b_1_full_n => dout_raw_1_full_n,
        dout_b_1_write => grp_p_sc_stream_router_eop_fu_664_dout_b_1_write,
        dout_b_2_din => grp_p_sc_stream_router_eop_fu_664_dout_b_2_din,
        dout_b_2_full_n => dout_raw_2_full_n,
        dout_b_2_write => grp_p_sc_stream_router_eop_fu_664_dout_b_2_write,
        s_packed_in => grp_p_sc_stream_router_eop_fu_664_s_packed_in,
        s_packed_out_A => grp_p_sc_stream_router_eop_fu_664_s_packed_out_A,
        s_packed_out_B => grp_p_sc_stream_router_eop_fu_664_s_packed_out_B,
        s_state => grp_p_sc_stream_router_eop_fu_664_s_state,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702 : component p_sc_stream_resize_down_fast_v2_inst_db
    port map (
        din_0_dout => sc_fifo_chn_321_dout,
        din_0_empty_n => sc_fifo_chn_321_empty_n,
        din_0_read => grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_din_0_read,
        din_1_dout => sc_fifo_chn_422_dout,
        din_1_empty_n => sc_fifo_chn_422_empty_n,
        din_1_read => grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_din_1_read,
        din_2_dout => sc_fifo_chn_523_dout,
        din_2_empty_n => sc_fifo_chn_523_empty_n,
        din_2_read => grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_din_2_read,
        dout_0_din => grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_0_din,
        dout_0_full_n => dout_0_full_n,
        dout_0_write => grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_0_write,
        dout_1_din => grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_1_din,
        dout_1_full_n => dout_1_full_n,
        dout_1_write => grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_1_write,
        dout_2_din => grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_2_din,
        dout_2_full_n => dout_2_full_n,
        dout_2_write => grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_2_write,
        reset => reset,
        clk => clk);

    sc_fifo_chn_3_fifo_U : component fifo_w128_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_imagedatafix_fu_424_dout_0_din,
        if_full_n => sc_fifo_chn_3_full_n,
        if_write => grp_p_sc_stream_imagedatafix_fu_424_dout_0_write,
        if_dout => sc_fifo_chn_3_dout,
        if_empty_n => sc_fifo_chn_3_empty_n,
        if_read => grp_p_sc_stream_realign_v2inst_db_fu_516_din_0_read);

    sc_fifo_chn_4_fifo_U : component fifo_w1_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_imagedatafix_fu_424_dout_1_din,
        if_full_n => sc_fifo_chn_4_full_n,
        if_write => grp_p_sc_stream_imagedatafix_fu_424_dout_1_write,
        if_dout => sc_fifo_chn_4_dout,
        if_empty_n => sc_fifo_chn_4_empty_n,
        if_read => grp_p_sc_stream_realign_v2inst_db_fu_516_din_1_read);

    sc_fifo_chn_5_fifo_U : component fifo_w16_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_imagedatafix_fu_424_dout_2_din,
        if_full_n => sc_fifo_chn_5_full_n,
        if_write => grp_p_sc_stream_imagedatafix_fu_424_dout_2_write,
        if_dout => sc_fifo_chn_5_dout,
        if_empty_n => sc_fifo_chn_5_empty_n,
        if_read => grp_p_sc_stream_realign_v2inst_db_fu_516_din_2_read);

    sc_fifo_chn_315_fifo_U : component fifo_w128_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_realign_v2inst_db_fu_516_dout_0_din,
        if_full_n => sc_fifo_chn_315_full_n,
        if_write => grp_p_sc_stream_realign_v2inst_db_fu_516_dout_0_write,
        if_dout => sc_fifo_chn_315_dout,
        if_empty_n => sc_fifo_chn_315_empty_n,
        if_read => grp_p_sc_stream_circularlinebuffer_v2_fu_540_din_0_read);

    sc_fifo_chn_416_fifo_U : component fifo_w1_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_realign_v2inst_db_fu_516_dout_1_din,
        if_full_n => sc_fifo_chn_416_full_n,
        if_write => grp_p_sc_stream_realign_v2inst_db_fu_516_dout_1_write,
        if_dout => sc_fifo_chn_416_dout,
        if_empty_n => sc_fifo_chn_416_empty_n,
        if_read => grp_p_sc_stream_circularlinebuffer_v2_fu_540_din_1_read);

    sc_fifo_chn_517_fifo_U : component fifo_w16_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_realign_v2inst_db_fu_516_dout_2_din,
        if_full_n => sc_fifo_chn_517_full_n,
        if_write => grp_p_sc_stream_realign_v2inst_db_fu_516_dout_2_write,
        if_dout => sc_fifo_chn_517_dout,
        if_empty_n => sc_fifo_chn_517_empty_n,
        if_read => grp_p_sc_stream_circularlinebuffer_v2_fu_540_din_2_read);

    sc_fifo_chn_318_fifo_U : component fifo_w384_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_0_din,
        if_full_n => sc_fifo_chn_318_full_n,
        if_write => grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_0_write,
        if_dout => sc_fifo_chn_318_dout,
        if_empty_n => sc_fifo_chn_318_empty_n,
        if_read => grp_p_sc_stream_router_eop_fu_664_din_0_read);

    sc_fifo_chn_419_fifo_U : component fifo_w1_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_1_din,
        if_full_n => sc_fifo_chn_419_full_n,
        if_write => grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_1_write,
        if_dout => sc_fifo_chn_419_dout,
        if_empty_n => sc_fifo_chn_419_empty_n,
        if_read => grp_p_sc_stream_router_eop_fu_664_din_1_read);

    sc_fifo_chn_520_fifo_U : component fifo_w48_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_2_din,
        if_full_n => sc_fifo_chn_520_full_n,
        if_write => grp_p_sc_stream_circularlinebuffer_v2_fu_540_dout_2_write,
        if_dout => sc_fifo_chn_520_dout,
        if_empty_n => sc_fifo_chn_520_empty_n,
        if_read => grp_p_sc_stream_router_eop_fu_664_din_2_read);

    sc_fifo_chn_321_fifo_U : component fifo_w384_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_router_eop_fu_664_dout_a_0_din,
        if_full_n => sc_fifo_chn_321_full_n,
        if_write => grp_p_sc_stream_router_eop_fu_664_dout_a_0_write,
        if_dout => sc_fifo_chn_321_dout,
        if_empty_n => sc_fifo_chn_321_empty_n,
        if_read => grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_din_0_read);

    sc_fifo_chn_422_fifo_U : component fifo_w1_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_router_eop_fu_664_dout_a_1_din,
        if_full_n => sc_fifo_chn_422_full_n,
        if_write => grp_p_sc_stream_router_eop_fu_664_dout_a_1_write,
        if_dout => sc_fifo_chn_422_dout,
        if_empty_n => sc_fifo_chn_422_empty_n,
        if_read => grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_din_1_read);

    sc_fifo_chn_523_fifo_U : component fifo_w48_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_router_eop_fu_664_dout_a_2_din,
        if_full_n => sc_fifo_chn_523_full_n,
        if_write => grp_p_sc_stream_router_eop_fu_664_dout_a_2_write,
        if_dout => sc_fifo_chn_523_dout,
        if_empty_n => sc_fifo_chn_523_empty_n,
        if_read => grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_din_2_read);




    ctrl_db_output_read <= grp_p_sc_stream_router_eop_fu_664_ctrl_channel_read;
    ctrl_depth_read <= grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_depth_read;
    ctrl_image_data_read <= grp_p_sc_stream_imagedatafix_fu_424_enable_read;
    ctrl_image_size_read <= grp_p_sc_stream_realign_v2inst_db_fu_516_ctrl_read;
    ctrl_replay_read <= grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_replay_read;
    ctrl_row_size_pkg_read <= grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_row_size_pkg_read;
    ctrl_stride_read <= grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_stride_read;
    ctrl_window_size_read <= grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_window_size_read;
    ctrl_zeropad_read <= grp_p_sc_stream_circularlinebuffer_v2_fu_540_ctrl_zeropad_read;
    din_0_read <= grp_p_sc_stream_imagedatafix_fu_424_din_0_read;
    din_1_read <= grp_p_sc_stream_imagedatafix_fu_424_din_1_read;
    din_2_read <= grp_p_sc_stream_imagedatafix_fu_424_din_2_read;
    dout_0_din <= grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_0_din;
    dout_0_write <= grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_0_write;
    dout_1_din <= grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_1_din;
    dout_1_write <= grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_1_write;
    dout_2_din <= grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_2_din;
    dout_2_write <= grp_p_sc_stream_resize_down_fast_v2_inst_db_fu_702_dout_2_write;
    dout_raw_0_din <= grp_p_sc_stream_router_eop_fu_664_dout_b_0_din;
    dout_raw_0_write <= grp_p_sc_stream_router_eop_fu_664_dout_b_0_write;
    dout_raw_1_din <= grp_p_sc_stream_router_eop_fu_664_dout_b_1_din;
    dout_raw_1_write <= grp_p_sc_stream_router_eop_fu_664_dout_b_1_write;
    dout_raw_2_din <= grp_p_sc_stream_router_eop_fu_664_dout_b_2_din;
    dout_raw_2_write <= grp_p_sc_stream_router_eop_fu_664_dout_b_2_write;
end behav;
