
library IEEE;
Use IEEE.std_logic_1164.All;

Entity sevensegment is
port(


cathodes: out std_logic_vector (6 downto 0);
binInput: in std_logic_vector (3 downto 0) 

);

end sevensegment;

architecture behavoiral of sevensegment is 

begin

cathodes <= "0000001" when binInput= "0000" else
			   "1001111" when binInput= "0001" else
				"0010010" when binInput= "0010" else
				"0000110" when binInput= "0011" else
				"1101100" when binInput= "0100" else
				"0100100" when binInput= "0101" else
				"0100000" when binInput= "0110" else
				"0001111" when binInput= "0111" else
				"0000000" when binInput= "1000" else
				"0001100" when binInput= "1001" else
				"0001000" when binInput= "1010" else
				"0000000" when binInput= "1011" else
				"0110000" when binInput= "1100" else
				"0000001" when binInput= "1101" else
				"0110000" when binInput= "1110" else
				"0111000";


end behavoiral;