0.7
2020.2
Jun 10 2021
20:04:57
E:/project/FPGA/ai1/02.adder/02.adder.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
E:/project/FPGA/ai1/02.adder/02.adder.srcs/sim_1/new/tb_full_adder.v,1770710544,verilog,,,,tb_full_adder,,,,,,,,
E:/project/FPGA/ai1/02.adder/02.adder.srcs/sim_1/new/tb_hadder.v,1770703354,verilog,,,,tb_hadder,,,,,,,,
E:/project/FPGA/ai1/02.adder/02.adder.srcs/sources_1/new/full_adder.v,1770710230,verilog,,E:/project/FPGA/ai1/02.adder/02.adder.srcs/sources_1/new/hadder.v,,full_adder,,,,,,,,
E:/project/FPGA/ai1/02.adder/02.adder.srcs/sources_1/new/hadder.v,1770702446,verilog,,E:/project/FPGA/ai1/02.adder/02.adder.srcs/sim_1/new/tb_full_adder.v,,hadder,,,,,,,,
