
---------- Begin Simulation Statistics ----------
final_tick                               1206130335000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58744                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702088                       # Number of bytes of host memory used
host_op_rate                                    58918                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20889.11                       # Real time elapsed on the host
host_tick_rate                               57739664                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1227113579                       # Number of instructions simulated
sim_ops                                    1230738976                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.206130                       # Number of seconds simulated
sim_ticks                                1206130335000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.551685                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              153390573                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           181416340                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12890798                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        240110976                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          25573116                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       25754713                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          181597                       # Number of indirect misses.
system.cpu0.branchPred.lookups              309199299                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900038                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811486                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8299909                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274879507                       # Number of branches committed
system.cpu0.commit.bw_lim_events             39892085                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441444                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      151486121                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132208700                       # Number of instructions committed
system.cpu0.commit.committedOps            1134022713                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2044100330                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.554778                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.388505                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1531135225     74.91%     74.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    294462471     14.41%     89.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     77653856      3.80%     93.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     60958786      2.98%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26478544      1.30%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7587446      0.37%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3135333      0.15%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2796584      0.14%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     39892085      1.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2044100330                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23207634                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097873339                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345526727                       # Number of loads committed
system.cpu0.commit.membars                    3625380                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625386      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630180099     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557801      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347338205     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141461550     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1134022713                       # Class of committed instruction
system.cpu0.commit.refs                     488799783                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132208700                       # Number of Instructions Simulated
system.cpu0.committedOps                   1134022713                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.127635                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.127635                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            421059988                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4597414                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           150265689                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1305941283                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               719714154                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                911902752                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8315639                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16603474                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7750514                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  309199299                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                230080391                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1333317742                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4202583                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1338852795                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 169                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          198                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25813116                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.128356                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         722518278                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         178963689                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.555788                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2068743047                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.648059                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.882509                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1104486626     53.39%     53.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               720379168     34.82%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               149970325      7.25%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                71017063      3.43%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11691542      0.57%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8479789      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  901363      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1813879      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3292      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2068743047                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       59                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      28                       # number of floating regfile writes
system.cpu0.idleCycles                      340184150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8406395                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               292892019                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.526437                       # Inst execution rate
system.cpu0.iew.exec_refs                   572809349                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 173818807                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              322675292                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            398327370                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816551                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3785424                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           179297533                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1285481635                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            398990542                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7189315                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1268148809                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1118741                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11886351                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8315639                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15527807                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       365534                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        28471519                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10801                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17622                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7657531                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     52800643                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     36024466                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17622                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       916948                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7489447                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                552815643                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1254220297                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841912                       # average fanout of values written-back
system.cpu0.iew.wb_producers                465422255                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.520655                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1254313246                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1565746541                       # number of integer regfile reads
system.cpu0.int_regfile_writes              799094535                       # number of integer regfile writes
system.cpu0.ipc                              0.470005                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.470005                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626895      0.28%      0.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            684951160     53.71%     53.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8564183      0.67%     54.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860517      0.22%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              5      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           402625067     31.57%     86.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          172710247     13.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1275338125                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     60                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                116                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           56                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                62                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4199689                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003293                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 680215     16.20%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1399      0.03%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 773105     18.41%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2334890     55.60%     90.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               410076      9.76%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1275910859                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4623925961                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1254220241                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1436957209                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1280038908                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1275338125                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442727                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      151458837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           307092                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1283                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     35199203                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2068743047                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.616480                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.848001                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1162592026     56.20%     56.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          623425139     30.14%     86.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          224520580     10.85%     97.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39934155      1.93%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12606709      0.61%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2202636      0.11%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2797945      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             469181      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             194676      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2068743047                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.529422                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         22326812                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11386165                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           398327370                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          179297533                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1511                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2408927197                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4402390                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              352154343                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724719827                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13530836                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               730130871                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26419827                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                26973                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1608443581                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1299520146                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          831635222                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                908263666                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29241224                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8315639                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             69735662                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               106915327                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               59                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1608443522                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        142866                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4755                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29670255                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4745                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3289697969                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2595688053                       # The number of ROB writes
system.cpu0.timesIdled                       22570987                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1473                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            78.990156                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12972506                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16422940                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2446690                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21273348                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1283797                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1564835                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          281038                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25355085                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23317                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811206                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1379944                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17167920                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4172694                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434297                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25502479                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94904879                       # Number of instructions committed
system.cpu1.commit.committedOps              96716263                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    409097877                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.236414                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.034081                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    373567002     91.31%     91.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16878733      4.13%     95.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6080702      1.49%     96.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3548125      0.87%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2282790      0.56%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1356518      0.33%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       742742      0.18%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       468571      0.11%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4172694      1.02%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    409097877                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2258480                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92291673                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24473779                       # Number of loads committed
system.cpu1.commit.membars                    3622533                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622533      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56338624     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26284985     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9324541      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96716263                       # Class of committed instruction
system.cpu1.commit.refs                      35609538                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94904879                       # Number of Instructions Simulated
system.cpu1.committedOps                     96716263                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.372693                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.372693                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            328998542                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1073883                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12043963                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             129557330                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                20827311                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 57584145                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1380464                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3166964                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4532423                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25355085                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18798166                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    387453829                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               224258                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     145850254                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4894420                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061098                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23421845                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14256303                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.351455                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         413322885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.362174                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.852573                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               322094366     77.93%     77.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57143223     13.83%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21842183      5.28%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6123439      1.48%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1575890      0.38%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3069782      0.74%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1473766      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     225      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           413322885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1667019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1443170                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19955687                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.255941                       # Inst execution rate
system.cpu1.iew.exec_refs                    37618530                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11437364                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              274201939                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             30567334                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2713045                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1112729                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14476772                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          122205199                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26181166                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1115959                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            106212820                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2224864                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4427762                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1380464                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9066752                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21867                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1139099                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        14176                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          573                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          904                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6093555                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3341013                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           573                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       176737                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1266433                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 61908081                       # num instructions consuming a value
system.cpu1.iew.wb_count                    105609260                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.809930                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50141227                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.254486                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     105646407                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               135658085                       # number of integer regfile reads
system.cpu1.int_regfile_writes               73589426                       # number of integer regfile writes
system.cpu1.ipc                              0.228692                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.228692                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622637      3.38%      3.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64682509     60.27%     63.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383157      0.36%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762539      0.71%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28215602     26.29%     91.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9662323      9.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             107328779                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3264398                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030415                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 403455     12.36%     12.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  7317      0.22%     12.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 651452     19.96%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     32.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1921046     58.85%     91.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               281124      8.61%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             106970524                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         631417258                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    105609248                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        147694654                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 114067087                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                107328779                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8138112                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25488935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           172445                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2703815                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18011188                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    413322885                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.259673                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.729882                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          345990695     83.71%     83.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44649146     10.80%     94.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13778970      3.33%     97.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3303432      0.80%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4142142      1.00%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             519459      0.13%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             602896      0.15%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             261002      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              75143      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      413322885                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.258630                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16279926                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3888259                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            30567334                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14476772                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       414989904                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1997253892                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              293875383                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67713997                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10221970                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24310705                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3588715                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                27960                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            160662249                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             125911207                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           87709850                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 57278675                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21580199                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1380464                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36450617                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19995853                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       160662237                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27041                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               635                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21473741                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           635                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   527143665                       # The number of ROB reads
system.cpu1.rob.rob_writes                  248672088                       # The number of ROB writes
system.cpu1.timesIdled                         186521                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4646440                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                22396                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5040413                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              13649447                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12199867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24340671                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1830254                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       537661                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65785293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9880138                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131553374                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10417799                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8634741                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4175551                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7965154                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              361                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            274                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3563903                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3563900                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8634742                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           686                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36539312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36539312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1047948288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1047948288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              532                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12199966                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12199966    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12199966                       # Request fanout histogram
system.membus.respLayer1.occupancy        64134545773                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         44451974993                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    366866333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   463549032.598566                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       326000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1132283000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1203929137000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2201198000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    202999782                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       202999782                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    202999782                       # number of overall hits
system.cpu0.icache.overall_hits::total      202999782                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27080608                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27080608                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27080608                       # number of overall misses
system.cpu0.icache.overall_misses::total     27080608                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 472071405998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 472071405998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 472071405998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 472071405998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    230080390                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    230080390                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    230080390                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    230080390                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.117701                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.117701                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.117701                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.117701                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17432.082987                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17432.082987                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17432.082987                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17432.082987                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2802                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.867925                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     25189401                       # number of writebacks
system.cpu0.icache.writebacks::total         25189401                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1891174                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1891174                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1891174                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1891174                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     25189434                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     25189434                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     25189434                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     25189434                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 429008975998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 429008975998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 429008975998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 429008975998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.109481                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.109481                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.109481                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.109481                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17031.306698                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17031.306698                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17031.306698                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17031.306698                       # average overall mshr miss latency
system.cpu0.icache.replacements              25189401                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    202999782                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      202999782                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27080608                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27080608                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 472071405998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 472071405998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    230080390                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    230080390                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.117701                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.117701                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17432.082987                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17432.082987                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1891174                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1891174                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     25189434                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     25189434                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 429008975998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 429008975998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.109481                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.109481                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17031.306698                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17031.306698                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999951                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          228189094                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         25189401                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.058933                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999951                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        485350213                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       485350213                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    438487374                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       438487374                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    438487374                       # number of overall hits
system.cpu0.dcache.overall_hits::total      438487374                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     64657482                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      64657482                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     64657482                       # number of overall misses
system.cpu0.dcache.overall_misses::total     64657482                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1946840325622                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1946840325622                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1946840325622                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1946840325622                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    503144856                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    503144856                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    503144856                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    503144856                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.128507                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.128507                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.128507                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.128507                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30110.054790                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30110.054790                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30110.054790                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30110.054790                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     18959274                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        59984                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1541817                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1077                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    12.296708                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    55.695450                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     38041497                       # number of writebacks
system.cpu0.dcache.writebacks::total         38041497                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     27369315                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     27369315                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     27369315                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     27369315                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     37288167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     37288167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     37288167                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     37288167                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 830298363335                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 830298363335                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 830298363335                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 830298363335                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074110                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22267.073716                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22267.073716                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22267.073716                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22267.073716                       # average overall mshr miss latency
system.cpu0.dcache.replacements              38041497                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    321803797                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      321803797                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39882589                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39882589                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1123109834500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1123109834500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    361686386                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    361686386                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110268                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110268                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28160.404394                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28160.404394                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11551506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11551506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28331083                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28331083                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 603451594000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 603451594000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.078331                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.078331                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 21299.983273                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21299.983273                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116683577                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116683577                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24774893                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24774893                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 823730491122                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 823730491122                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141458470                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141458470                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.175139                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.175139                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33248.599343                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33248.599343                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     15817809                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     15817809                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      8957084                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      8957084                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 226846769335                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 226846769335                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063320                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063320                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25325.962036                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25325.962036                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1748                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1748                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1404                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1404                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9579000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9579000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.445431                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.445431                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6822.649573                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6822.649573                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1397                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1397                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       444500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       444500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002221                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002221                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        63500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        63500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2937                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2937                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       746500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       746500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3099                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3099                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.052275                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052275                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4608.024691                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4608.024691                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       584500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       584500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.052275                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.052275                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3608.024691                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3608.024691                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049077                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049077                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762409                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762409                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66043760500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66043760500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811486                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811486                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420875                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420875                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86625.106078                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86625.106078                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762409                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762409                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65281351500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65281351500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420875                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420875                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85625.106078                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85625.106078                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990322                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          477592012                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         38050278                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.551604                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990322                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999698                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999698                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1047975496                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1047975496                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23491876                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            32626196                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              200468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              429936                       # number of demand (read+write) hits
system.l2.demand_hits::total                 56748476                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23491876                       # number of overall hits
system.l2.overall_hits::.cpu0.data           32626196                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             200468                       # number of overall hits
system.l2.overall_hits::.cpu1.data             429936                       # number of overall hits
system.l2.overall_hits::total                56748476                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1697558                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5413755                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3624                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1902793                       # number of demand (read+write) misses
system.l2.demand_misses::total                9017730                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1697558                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5413755                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3624                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1902793                       # number of overall misses
system.l2.overall_misses::total               9017730                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 138481241500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 456233071466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    320901000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 196572713492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     791607927458                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 138481241500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 456233071466                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    320901000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 196572713492                       # number of overall miss cycles
system.l2.overall_miss_latency::total    791607927458                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        25189434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        38039951                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          204092                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2332729                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65766206                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       25189434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       38039951                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         204092                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2332729                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65766206                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.067392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.142318                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.017757                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.815694                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.137118                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.067392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.142318                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.017757                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.815694                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.137118                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81576.736406                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84272.943912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88548.841060                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103307.460923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87783.502884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81576.736406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84272.943912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88548.841060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103307.460923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87783.502884                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              12193                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       249                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      48.967871                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2726239                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4175552                       # number of writebacks
system.l2.writebacks::total                   4175552                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         130308                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          16057                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              146372                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        130308                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         16057                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             146372                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1697555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5283447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1886736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8871358                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1697555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5283447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1886736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3482189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12353547                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 121505599500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 395745787976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    284581000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 176694173498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 694230141974                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 121505599500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 395745787976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    284581000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 176694173498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 257274466596                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 951504608570                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.067392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.138892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.017737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.808811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134892                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.067392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.138892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.017737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.808811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187840                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71576.826377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74902.954071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78613.535912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93650.713983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78255.227889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71576.826377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74902.954071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78613.535912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93650.713983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73882.970337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77022.786133                       # average overall mshr miss latency
system.l2.replacements                       21926337                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11649290                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11649290                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11649290                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11649290                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     53839185                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53839185                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     53839185                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53839185                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3482189                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3482189                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 257274466596                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 257274466596                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73882.970337                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73882.970337                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 95                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       514000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       664500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.920455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.913462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6345.679012                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        10750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6994.736842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1627500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       284000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1911500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.920455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.913462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20092.592593                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20285.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20121.052632                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       119500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       179000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19888.888889                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          7334463                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           167787                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7502250                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2377881                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1254078                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3631959                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 196607210478                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 129005288499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  325612498977                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      9712344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1421865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11134209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.244831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.881995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.326198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82681.686122                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102868.632174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89652.030482                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        61736                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         8338                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            70074                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2316145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1245740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3561885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 169342135486                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 115846467501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 285188602987                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.238474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.876131                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.319905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73113.788423                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92994.097886                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80066.763241                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23491876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        200468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23692344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1697558                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1701182                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 138481241500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    320901000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 138802142500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     25189434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       204092                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25393526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.067392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.017757                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.066993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81576.736406                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88548.841060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81591.588966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1697555                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3620                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1701175                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 121505599500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    284581000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 121790180500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.067392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.017737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.066992                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71576.826377                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78613.535912                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71591.800079                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25291733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       262149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25553882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3035874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       648715                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3684589                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 259625860988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  67567424993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 327193285981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28327607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       910864                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29238471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.107170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.712197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.126019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85519.313709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104155.792595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88800.483848                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        68572                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7719                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        76291                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2967302                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       640996                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3608298                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 226403652490                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  60847705997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 287251358487                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.104749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.703723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.123409                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76299.497823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94926.810771                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79608.546325                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          138                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               142                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          903                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             918                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15519999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       322000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15841999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1041                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1060                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.867435                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.789474                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.866038                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17187.152824                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21466.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17257.079521                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          234                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          239                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          669                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          679                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     13204993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       203500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13408493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.642651                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.526316                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.640566                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19738.405082                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20350                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19747.412371                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999907                       # Cycle average of tags in use
system.l2.tags.total_refs                   134435413                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21926711                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.131125                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.782771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.528879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.515543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.038800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.822485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.311429                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.480981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.179930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.028476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.286116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1071973647                       # Number of tag accesses
system.l2.tags.data_accesses               1071973647                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     108643456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     338261120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        231680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     120764224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    212812672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          780713152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    108643456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       231680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     108875136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    267235264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       267235264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1697554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5285330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1886941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3325198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12198643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4175551                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4175551                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         90076050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        280451548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           192085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        100125352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    176442517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             647287552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     90076050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       192085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90268135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      221564168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            221564168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      221564168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        90076050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       280451548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          192085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       100125352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    176442517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            868851720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3465717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1697554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4539443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1854524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3268168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008137116250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       211271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       211272                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24529075                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3262532                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12198643                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4175551                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12198643                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4175551                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 835334                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                709834                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            354929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            356323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            392294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            420308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1757764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1712460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            565575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            567348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            512507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            497027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           492021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           639779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           687951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1290661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           360080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           756282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            158021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            187266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            182720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            192066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            265261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            304423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            265543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            261702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           253790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           256919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           260742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           174990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           164875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163327                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 275068306730                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                56816545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            488130350480                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24206.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42956.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7989841                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2232482                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12198643                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4175551                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5966669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1932589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1082265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  882893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  656035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  290036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  166036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  120895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   85500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   57254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  39383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  31634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  21741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  12637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 172715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 203549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 214656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 217988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 219566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 220582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 221667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 225117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 237757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 223554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 221878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 216775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 212677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 211499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 211839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4606673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    206.017551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.595608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.243848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2590634     56.24%     56.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       805598     17.49%     73.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       427973      9.29%     83.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       206732      4.49%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       202938      4.41%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        61803      1.34%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37440      0.81%     94.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        44261      0.96%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       229294      4.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4606673                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       211272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.785211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    454.108529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       211271    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        211272                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       211271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.403965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.375895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           176663     83.62%     83.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3869      1.83%     85.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18186      8.61%     94.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7775      3.68%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3029      1.43%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1131      0.54%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              408      0.19%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              151      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               39      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        211271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              727251776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                53461376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               221804160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               780713152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            267235264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       602.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    647.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    221.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1206130312500                       # Total gap between requests
system.mem_ctrls.avgGap                      73660.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    108643456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    290524352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       231680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    118689536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    209162752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    221804160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 90076049.699885860085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 240873099.340462207794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 192085.376909121493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 98405232.466025307775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 173416376.265836954117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183897339.751429080963                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1697554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5285330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1886941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3325198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4175551                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  51654588920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 185002695508                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    132951297                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  98740778314                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 152599336441                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29262465374625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30428.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35003.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36726.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52328.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45891.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7008048.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14728299180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7828265280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         37387239120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9405839700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     95210809200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     522140050890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23457163680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       710157667050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        588.790155                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56028832043                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  40275300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1109826202957                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18163360320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9654051165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         43746787140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8685046440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     95210809200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     525382242810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20726896800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       721569193875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        598.251427                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48470860723                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  40275300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1117384174277                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11884236071.428572                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   53133135136.005821                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        59000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 391537169500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   207854505000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 998275830000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18591988                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18591988                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18591988                       # number of overall hits
system.cpu1.icache.overall_hits::total       18591988                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       206178                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        206178                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       206178                       # number of overall misses
system.cpu1.icache.overall_misses::total       206178                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3101587500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3101587500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3101587500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3101587500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18798166                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18798166                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18798166                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18798166                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.010968                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010968                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.010968                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010968                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15043.251462                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15043.251462                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15043.251462                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15043.251462                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          252                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    50.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       204060                       # number of writebacks
system.cpu1.icache.writebacks::total           204060                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2086                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2086                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2086                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2086                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       204092                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       204092                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       204092                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       204092                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2870133500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2870133500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2870133500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2870133500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010857                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010857                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010857                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010857                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14062.939753                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14062.939753                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14062.939753                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14062.939753                       # average overall mshr miss latency
system.cpu1.icache.replacements                204060                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18591988                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18591988                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       206178                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       206178                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3101587500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3101587500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18798166                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18798166                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.010968                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010968                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15043.251462                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15043.251462                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2086                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2086                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       204092                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       204092                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2870133500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2870133500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010857                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010857                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14062.939753                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14062.939753                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.220838                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18793064                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           204060                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            92.095776                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        359668500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.220838                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975651                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975651                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37800424                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37800424                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27228351                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27228351                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27228351                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27228351                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7051188                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7051188                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7051188                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7051188                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 682906279854                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 682906279854                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 682906279854                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 682906279854                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34279539                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34279539                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34279539                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34279539                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.205697                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205697                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.205697                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205697                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 96849.818762                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96849.818762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 96849.818762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96849.818762                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1507562                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       194408                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            24328                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2090                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.968185                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    93.018182                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2332231                       # number of writebacks
system.cpu1.dcache.writebacks::total          2332231                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5421471                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5421471                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5421471                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5421471                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1629717                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1629717                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1629717                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1629717                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 144439015531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 144439015531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 144439015531                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 144439015531                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047542                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047542                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047542                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047542                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88628.280573                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88628.280573                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88628.280573                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88628.280573                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2332231                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20985619                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20985619                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3969821                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3969821                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 310581371000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 310581371000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24955440                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24955440                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.159076                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.159076                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78235.610875                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78235.610875                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3058647                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3058647                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       911174                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       911174                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  72318961500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  72318961500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036512                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036512                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79368.991543                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79368.991543                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6242732                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6242732                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3081367                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3081367                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 372324908854                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 372324908854                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9324099                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9324099                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.330473                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.330473                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 120831.082066                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 120831.082066                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2362824                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2362824                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       718543                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       718543                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  72120054031                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  72120054031                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077063                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077063                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100369.851256                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100369.851256                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6214500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6214500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.335430                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.335430                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38840.625000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38840.625000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008386                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008386                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       626500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       626500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5544.247788                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5544.247788                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       513500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       513500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4544.247788                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4544.247788                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099189                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099189                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712017                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712017                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62356073000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62356073000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811206                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811206                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393118                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393118                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87576.663198                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87576.663198                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712017                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712017                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61644056000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61644056000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393118                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393118                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86576.663198                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86576.663198                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.698096                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           30666501                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2341611                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.096326                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        359680000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.698096                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928066                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928066                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74524988                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74524988                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1206130335000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          54632750                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15824842                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     54117885                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17750785                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5797038                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             130                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             369                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            644                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11151668                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11151665                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25393526                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29239225                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1060                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1060                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     75568268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    114133388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       612244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7006904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             197320804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3224245376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4869216576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     26121728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    298560768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8418144448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        27742248                       # Total snoops (count)
system.tol2bus.snoopTraffic                 268409280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         93509545                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.136924                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.360105                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81243500     86.88%     86.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11728384     12.54%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 537661      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           93509545                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131543898935                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       57091775658                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       38249097740                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3514281023                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         306218339                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           195142                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2182719449000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118736                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728692                       # Number of bytes of host memory used
host_op_rate                                   119345                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13670.44                       # Real time elapsed on the host
host_tick_rate                               71438030                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1623173439                       # Number of instructions simulated
sim_ops                                    1631502835                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.976589                       # Number of seconds simulated
sim_ticks                                976589114000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.112664                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               24769086                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27185119                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3954955                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         52570521                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            968715                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1187394                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          218679                       # Number of indirect misses.
system.cpu0.branchPred.lookups               58288089                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       131505                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        202254                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3345908                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  32790172                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11134665                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5186021                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       83809512                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           188681842                       # Number of instructions committed
system.cpu0.commit.committedOps             191090922                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1185729155                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.161159                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.917324                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1125307791     94.90%     94.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     26288246      2.22%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6329503      0.53%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     10679762      0.90%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2369911      0.20%     98.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1099845      0.09%     98.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1587829      0.13%     98.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       931603      0.08%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11134665      0.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1185729155                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     19950                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1832449                       # Number of function calls committed.
system.cpu0.commit.int_insts                185354897                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63864720                       # Number of loads committed
system.cpu0.commit.membars                    3684047                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3688619      1.93%      1.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       108709605     56.89%     58.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2290801      1.20%     60.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1115726      0.58%     60.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3048      0.00%     60.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          9145      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1524      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1558      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       64063872     33.53%     94.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11202349      5.86%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3102      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1557      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        191090922                       # Class of committed instruction
system.cpu0.commit.refs                      75270880                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  188681842                       # Number of Instructions Simulated
system.cpu0.committedOps                    191090922                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.029722                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.029722                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1001631690                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               614434                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            20216350                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             293741552                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                94457631                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 88888695                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3383380                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1435692                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10436562                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   58288089                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18189699                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1088720751                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               799944                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         8507                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     352548310                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1715                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         5823                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7986676                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038472                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         106067824                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          25737801                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.232696                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1198797958                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.297380                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.846113                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1001956695     83.58%     83.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               122429671     10.21%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                26191728      2.18%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                21732417      1.81%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21819474      1.82%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2514337      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  258167      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   74597      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1820872      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1198797958                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    17028                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   12359                       # number of floating regfile writes
system.cpu0.idleCycles                      316264710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3570154                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                38508260                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.174832                       # Inst execution rate
system.cpu0.iew.exec_refs                   122712186                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12128037                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               24266637                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             96941485                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2070979                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           688907                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            13058835                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          272665493                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            110584149                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2064998                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            264881919                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                243134                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            323009182                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3383380                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            322836501                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5358359                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          373646                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4539                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4327                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          587                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33076765                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1652686                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4327                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1503846                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2066308                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                197860752                       # num instructions consuming a value
system.cpu0.iew.wb_count                    236023380                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.776309                       # average fanout of values written-back
system.cpu0.iew.wb_producers                153601175                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.155785                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     236761116                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               342422665                       # number of integer regfile reads
system.cpu0.int_regfile_writes              185155179                       # number of integer regfile writes
system.cpu0.ipc                              0.124537                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.124537                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3725000      1.40%      1.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            134848517     50.52%     51.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3274798      1.23%     53.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1116077      0.42%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 23      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3048      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               9145      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             27      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1524      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1558      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           111954083     41.94%     95.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12008292      4.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3214      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1610      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             266946916                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  20149                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              40298                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        20045                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             20598                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4121070                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015438                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 960937     23.32%     23.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2857      0.07%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2955601     71.72%     95.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               201675      4.89%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             267322837                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1737675309                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    236003335                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        354222199                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 265881977                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                266946916                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6783516                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       81574655                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           902746                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1597495                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     46949673                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1198797958                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.222679                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.741458                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1056487472     88.13%     88.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           76325690      6.37%     94.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           34409681      2.87%     97.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14637430      1.22%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10666580      0.89%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3473536      0.29%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2059997      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             404984      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             332588      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1198797958                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.176195                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5908780                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          840010                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            96941485                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           13058835                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  58128                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 15291                       # number of misc regfile writes
system.cpu0.numCycles                      1515062668                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   438115794                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              355588353                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            145674318                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4399744                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               101344470                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             250276724                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               426982                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            370306722                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             278992002                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          218539020                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 91536279                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5869526                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3383380                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            259857439                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                72864770                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            17101                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       370289621                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     387088037                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1856620                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56956927                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1890604                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1449190659                       # The number of ROB reads
system.cpu0.rob.rob_writes                  562878400                       # The number of ROB writes
system.cpu0.timesIdled                        3574517                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                35179                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.468600                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26307842                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29736926                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4258041                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         54936968                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1547870                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1848231                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          300361                       # Number of indirect misses.
system.cpu1.branchPred.lookups               61691466                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       231042                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        183419                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3589916                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36620551                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11524737                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        4968989                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       82903546                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           207378018                       # Number of instructions committed
system.cpu1.commit.committedOps             209672937                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1197044624                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175159                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.938417                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1127373399     94.18%     94.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31318340      2.62%     96.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8570518      0.72%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     11430163      0.95%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2919662      0.24%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1313950      0.11%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1680207      0.14%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       913648      0.08%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11524737      0.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1197044624                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    104269                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2835017                       # Number of function calls committed.
system.cpu1.commit.int_insts                204052228                       # Number of committed integer instructions.
system.cpu1.commit.loads                     67057345                       # Number of loads committed
system.cpu1.commit.membars                    3495663                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3519714      1.68%      1.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       121491937     57.94%     59.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2346256      1.12%     60.74% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1123156      0.54%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16034      0.01%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         48102      0.02%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8017      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8017      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       67224698     32.06%     93.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      13862907      6.61%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16066      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8033      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        209672937                       # Class of committed instruction
system.cpu1.commit.refs                      81111704                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  207378018                       # Number of Instructions Simulated
system.cpu1.committedOps                    209672937                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.039856                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.039856                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            967140707                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               673911                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            21841403                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             311669999                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               127820457                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                101310844                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3653809                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1405706                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10302240                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   61691466                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21368009                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1064045133                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1060382                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        20538                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     369415101                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1981                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         3842                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8645088                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037001                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         141834019                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27855712                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.221566                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1210228057                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.308320                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.857722                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1002756964     82.86%     82.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               129879061     10.73%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                28180272      2.33%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22185844      1.83%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                22198240      1.83%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2585496      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  388008      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  141470      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1912702      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1210228057                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    88278                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   64186                       # number of floating regfile writes
system.cpu1.idleCycles                      457061348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3808759                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                42251163                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.169500                       # Inst execution rate
system.cpu1.iew.exec_refs                   128134331                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  14790573                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               23975683                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             99839806                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2000413                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           893280                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15700080                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          290366814                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            113343758                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2266981                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            282605492                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                244665                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            318880164                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3653809                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            318709391                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5288770                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          766609                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6539                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4804                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          455                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32782461                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1645721                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4804                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1642104                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2166655                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                202617305                       # num instructions consuming a value
system.cpu1.iew.wb_count                    253882792                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.779526                       # average fanout of values written-back
system.cpu1.iew.wb_producers                157945477                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.152273                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     254649511                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               365505454                       # number of integer regfile reads
system.cpu1.int_regfile_writes              197193744                       # number of integer regfile writes
system.cpu1.ipc                              0.124380                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.124380                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3581772      1.26%      1.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            147303346     51.71%     52.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3304917      1.16%     54.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1125481      0.40%     54.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  1      0.00%     54.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16034      0.01%     54.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              48102      0.02%     54.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             11      0.00%     54.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8017      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8017      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           114751521     40.28%     94.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           14701071      5.16%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16108      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8075      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             284872473                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 104365                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             208731                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       104326                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            104673                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4281723                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015030                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 995023     23.24%     23.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  4582      0.11%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     32      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3028955     70.74%     94.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               253131      5.91%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             285468059                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1784938874                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    253778466                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        370959257                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 283936501                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                284872473                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6430313                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       80693877                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           892879                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1461324                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     46705104                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1210228057                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.235387                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.756382                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1056217699     87.27%     87.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           84688632      7.00%     94.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           36291985      3.00%     97.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15269770      1.26%     98.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           11106503      0.92%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3721115      0.31%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2126936      0.18%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             445978      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             359439      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1210228057                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.170860                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5709174                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          908146                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            99839806                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15700080                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 181580                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 80170                       # number of misc regfile writes
system.cpu1.numCycles                      1667289405                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   285800388                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              351111936                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            158371752                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4436915                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               134810668                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             245404406                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               426229                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            393683711                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             297100093                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          230810085                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                103742956                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5202780                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3653809                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            254243154                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                72438333                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            88337                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       393595374                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     362665534                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1794799                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 55843571                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1824926                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1477507847                       # The number of ROB reads
system.cpu1.rob.rob_writes                  598341867                       # The number of ROB writes
system.cpu1.timesIdled                        5024674                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         16548435                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               303096                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            18166419                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 15                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              65883497                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     45742695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      89650266                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3366786                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1787624                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38323404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     29884603                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76706579                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       31672227                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           42546959                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7427297                       # Transaction distribution
system.membus.trans_dist::WritebackClean          145                       # Transaction distribution
system.membus.trans_dist::CleanEvict         36503566                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           143620                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          81644                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2927724                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2924742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      42546958                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19312                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    135121967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              135121967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3385545152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3385545152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           173919                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          45719258                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                45719258    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            45719258                       # Request fanout histogram
system.membus.respLayer1.occupancy       238798580414                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        129402068087                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   976589114000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   976589114000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23896                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11948                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18334773.267492                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   49911144.771803                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11948    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1405299000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11948                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   757525243000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 219063871000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     14685869                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14685869                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     14685869                       # number of overall hits
system.cpu0.icache.overall_hits::total       14685869                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3503822                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3503822                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3503822                       # number of overall misses
system.cpu0.icache.overall_misses::total      3503822                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 239179986350                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 239179986350                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 239179986350                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 239179986350                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18189691                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18189691                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18189691                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18189691                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.192627                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.192627                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.192627                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.192627                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68262.596202                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68262.596202                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68262.596202                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68262.596202                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       193916                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3035                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.893245                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3256394                       # number of writebacks
system.cpu0.icache.writebacks::total          3256394                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       246513                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       246513                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       246513                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       246513                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3257309                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3257309                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3257309                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3257309                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 221080365364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 221080365364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 221080365364                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 221080365364                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.179074                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.179074                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.179074                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.179074                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67872.088698                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67872.088698                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67872.088698                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67872.088698                       # average overall mshr miss latency
system.cpu0.icache.replacements               3256394                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     14685869                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14685869                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3503822                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3503822                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 239179986350                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 239179986350                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18189691                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18189691                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.192627                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.192627                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68262.596202                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68262.596202                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       246513                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       246513                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3257309                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3257309                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 221080365364                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 221080365364                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.179074                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.179074                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67872.088698                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67872.088698                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.995909                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17943299                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3257341                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.508572                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.995909                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999872                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999872                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         39636691                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        39636691                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     64712086                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        64712086                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     64712086                       # number of overall hits
system.cpu0.dcache.overall_hits::total       64712086                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31000887                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31000887                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31000887                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31000887                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2682318017548                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2682318017548                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2682318017548                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2682318017548                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     95712973                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     95712973                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     95712973                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     95712973                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.323894                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.323894                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.323894                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.323894                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86523.911963                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86523.911963                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86523.911963                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86523.911963                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    374361743                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       142962                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5912635                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2056                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.315551                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.534047                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14966184                       # number of writebacks
system.cpu0.dcache.writebacks::total         14966184                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15887718                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15887718                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15887718                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15887718                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15113169                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15113169                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15113169                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15113169                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1466306759610                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1466306759610                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1466306759610                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1466306759610                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.157901                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.157901                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.157901                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.157901                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 97021.793352                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97021.793352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 97021.793352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97021.793352                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14966160                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     58540024                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       58540024                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27229011                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27229011                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2384653454000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2384653454000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     85769035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     85769035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.317469                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.317469                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87577.674195                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87577.674195                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13810574                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13810574                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13418437                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13418437                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1312022245000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1312022245000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.156449                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.156449                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97777.576107                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97777.576107                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6172062                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6172062                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3771876                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3771876                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 297664563548                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 297664563548                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9943938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9943938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.379314                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.379314                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78916.847624                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78916.847624                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2077144                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2077144                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1694732                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1694732                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 154284514610                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 154284514610                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.170429                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.170429                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91037.706617                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91037.706617                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1237587                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1237587                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        58266                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        58266                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2535920000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2535920000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1295853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1295853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.044963                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.044963                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43523.152439                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43523.152439                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        38654                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        38654                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        19612                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        19612                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    561904000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    561904000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015134                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015134                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 28651.029982                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28651.029982                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1216800                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1216800                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        42589                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        42589                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    452949000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    452949000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1259389                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1259389                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.033817                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033817                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10635.351851                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10635.351851                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        42340                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        42340                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    410636000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    410636000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.033619                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033619                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9698.535664                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9698.535664                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       847000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       847000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       820000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       820000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       131416                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         131416                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        70838                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        70838                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1834818913                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1834818913                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       202254                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       202254                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.350243                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.350243                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25901.619371                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25901.619371                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        70834                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        70834                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1763924913                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1763924913                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.350223                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.350223                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24902.234986                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24902.234986                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.841976                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           82574730                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15115952                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.462754                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.841976                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995062                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995062                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        212056858                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       212056858                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              988865                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1823307                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1298644                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2025291                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6136107                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             988865                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1823307                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1298644                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2025291                       # number of overall hits
system.l2.overall_hits::total                 6136107                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2268183                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13107595                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3410101                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13047863                       # number of demand (read+write) misses
system.l2.demand_misses::total               31833742                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2268183                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13107595                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3410101                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13047863                       # number of overall misses
system.l2.overall_misses::total              31833742                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 204931289421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1418867287924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 293991531413                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1408851026924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3326641135682                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 204931289421                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1418867287924                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 293991531413                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1408851026924                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3326641135682                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3257048                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14930902                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4708745                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15073154                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37969849                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3257048                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14930902                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4708745                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15073154                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37969849                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.696392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.877884                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.724206                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.865636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.838395                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.696392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.877884                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.724206                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.865636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.838395                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90350.421205                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108247.721106                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86211.971849                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107975.614622                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104500.474235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90350.421205                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108247.721106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86211.971849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107975.614622                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104500.474235                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             566883                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15675                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.164785                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  13644186                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7427261                       # number of writebacks
system.l2.writebacks::total                   7427261                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          10538                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         240789                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          10514                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         233740                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              495581                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         10538                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        240789                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         10514                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        233740                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             495581                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2257645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     12866806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3399587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12814123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          31338161                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2257645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     12866806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3399587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12814123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     14320442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         45658603                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 181653357504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1274979046179                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 259333741506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1265986056128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2981952201317                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 181653357504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1274979046179                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 259333741506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1265986056128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1258829361675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4240781562992                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.693157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.861757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.721973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.850129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825343                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.693157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.861757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.721973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.850129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.202496                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80461.435480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99090.562660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76283.896104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98796.152973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95154.026470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80461.435480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99090.562660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76283.896104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98796.152973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87904.365080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92880.230326                       # average overall mshr miss latency
system.l2.replacements                       75029937                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8542134                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8542134                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           35                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             35                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8542169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8542169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           35                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           35                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     26918768                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         26918768                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          145                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            145                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     26918913                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     26918913                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          145                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          145                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     14320442                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       14320442                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1258829361675                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1258829361675                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87904.365080                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87904.365080                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9849                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2438                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12287                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         22805                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13481                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              36286                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     77538500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     66982000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    144520500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        32654                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        15919                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            48573                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.698383                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.846850                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.747041                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3400.065775                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4968.622506                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3982.817064                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          115                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           73                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             188                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        22690                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13408                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         36098                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    465268998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    274094997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    739363995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.694861                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.842264                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.743170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20505.464874                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20442.645958                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20482.131836                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4502                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           683                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5185                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         8154                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         8861                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            17015                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     27487500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     21342000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     48829500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        12656                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         9544                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          22200                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.644279                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.928437                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.766441                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3371.044886                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2408.531768                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2869.791361                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          123                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           94                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           217                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         8031                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         8767                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        16798                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    166110953                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    179439987                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    345550940                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.634561                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.918588                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.756667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20683.719711                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20467.661344                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20570.957257                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           142708                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           200558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                343266                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1501377                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1511071                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3012448                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 150251294921                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 148408240425                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  298659535346                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1644085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1711629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3355714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.913199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.882826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.897707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100075.660491                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98213.942578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99141.806048                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        46900                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        41910                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            88810                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1454477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1469161                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2923638                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 132431735447                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 130737077953                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 263168813400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.884673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.858341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.871242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91051.103212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88987.577231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90014.158182                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        988865                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1298644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2287509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2268183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3410101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5678284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 204931289421                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 293991531413                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 498922820834                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3257048                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4708745                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7965793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.696392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.724206                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.712833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90350.421205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86211.971849                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87865.069946                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        10538                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        10514                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         21052                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2257645                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3399587                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5657232                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 181653357504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 259333741506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 440987099010                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.693157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.721973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.710191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80461.435480                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76283.896104                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77951.036657                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1680599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1824733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3505332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11606218                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11536792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23143010                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1268615993003                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1260442786499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2529058779502                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13286817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13361525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26648342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.873514                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.863434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.868460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109304.856500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109254.183182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109279.595848                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       193889                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       191830                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       385719                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11412329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11344962                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22757291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1142547310732                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1135248978175                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2277796288907                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.858921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.849077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.853985                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100115.174627                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100066.353521                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100090.836335                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         3869                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1479                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              5348                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data        11198                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         8453                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           19651                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13285499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      6794499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20079998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        15067                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         9932                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         24999                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.743214                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.851087                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.786071                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1186.417128                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   803.797350                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1021.830848                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          236                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          111                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          347                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data        10962                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         8342                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        19304                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    212351492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    162625498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    374976990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.727550                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.839911                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.772191                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19371.601168                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19494.785183                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19424.833713                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998257                       # Cycle average of tags in use
system.l2.tags.total_refs                    87098627                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  75035689                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.160763                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.978205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.969119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.422909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.322300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.470714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.835010                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.499659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.046392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.115983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.067536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.116730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.153672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999973                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 663250889                       # Number of tag accesses
system.l2.tags.data_accesses                663250889                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     144489344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     824243520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     217573568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     820898304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    902984000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2910188736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    144489344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    217573568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     362062912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    475347008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       475347008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2257646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       12878805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3399587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12826536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     14109125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            45471699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7427297                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7427297                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        147953056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        844002363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        222789262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        840576955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    924630417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2979952054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    147953056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    222789262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        370742318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      486742071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            486742071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      486742071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       147953056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       844002363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       222789262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       840576955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    924630417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3466694125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7210353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2257591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12561319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3399554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12503950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  14056227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000248930250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       445992                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       445991                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            75181964                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6789109                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    45471699                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7427442                       # Number of write requests accepted
system.mem_ctrls.readBursts                  45471699                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7427442                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 693058                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                217089                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1090333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            960863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1962421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1544419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1670224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4194149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5280713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5485926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4607071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4465036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3894829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3618785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1823976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1749678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1229201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1201017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            290740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            227730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            544878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            494808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            467537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            671168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            643054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            543880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            482330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           441965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           613517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           577200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           318216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           267023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           297459                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1655839032925                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               223893205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2495438551675                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36978.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55728.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 28444561                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4520301                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              45471699                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7427442                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7850283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6821216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5944695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5128489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4237110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3372437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2681501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2150268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1710480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1352648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1078478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 934028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 593752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 384557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 251822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 153944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  84719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  40420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 212815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 347735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 420627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 453211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 466521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 471447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 473849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 477575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 483230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 496191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 476368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 471553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 467275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 463441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 460167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 460503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  33368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     19024132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.898595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.443072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.414962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11104245     58.37%     58.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4185651     22.00%     80.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1362154      7.16%     87.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       733976      3.86%     91.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       425845      2.24%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       297198      1.56%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       189815      1.00%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       139976      0.74%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       585272      3.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     19024132                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       445991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     100.402564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     79.187896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     74.784011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          36846      8.26%      8.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        143625     32.20%     40.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         89880     20.15%     60.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        58610     13.14%     73.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        38840      8.71%     82.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        26505      5.94%     88.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        18473      4.14%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255        12782      2.87%     95.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         8012      1.80%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         4906      1.10%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         2762      0.62%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1717      0.38%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         1054      0.24%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          683      0.15%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          406      0.09%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          285      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          202      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          127      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           73      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           58      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           47      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           28      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           21      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           13      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799           13      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        445991                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       445992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.167041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.155463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.644797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           412593     92.51%     92.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7390      1.66%     94.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15179      3.40%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7545      1.69%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2522      0.57%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              585      0.13%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              152      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        445992                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2865833024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                44355712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               461463232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2910188736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            475356288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2934.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       472.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2979.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    486.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  976588982000                       # Total gap between requests
system.mem_ctrls.avgGap                      18461.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    144485824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    803924416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    217571456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    800252800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    899598528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    461463232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 147949451.748650133610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 823196167.636167168617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 222787099.385996222496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 819436535.312434315681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 921163788.438460946083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 472525471.956059515476                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2257646                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     12878805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3399587                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12826536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     14109125                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7427442                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  87941762657                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 741618628827                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 118528207341                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 734975959459                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 812373993391                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24327155977561                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38952.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57584.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34865.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57301.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57577.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3275307.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          71589795480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38050867305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        161289694020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        18487115460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77090607360.000717                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     439078700130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5259735840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       810846515595.007568                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        830.284204                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10023819305                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32610240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 933955054695                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          64242585540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          34145721225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        158429802720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        19150995060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77090607360.000717                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     441326163390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3367135200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       797753010495.007568                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        816.876821                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5078866567                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32610240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 938900007433                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              32212                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16107                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8875178.493823                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   58277684.922559                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16107    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1589783500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16107                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   833636614000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 142952500000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16334549                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16334549                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16334549                       # number of overall hits
system.cpu1.icache.overall_hits::total       16334549                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      5033452                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       5033452                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      5033452                       # number of overall misses
system.cpu1.icache.overall_misses::total      5033452                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 340534133213                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 340534133213                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 340534133213                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 340534133213                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21368001                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21368001                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21368001                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21368001                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.235560                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.235560                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.235560                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.235560                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67654.193030                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67654.193030                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67654.193030                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67654.193030                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       461572                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             5387                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    85.682569                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4708240                       # number of writebacks
system.cpu1.icache.writebacks::total          4708240                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       324508                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       324508                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       324508                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       324508                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4708944                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4708944                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4708944                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4708944                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 315928737217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 315928737217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 315928737217                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 315928737217                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.220374                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.220374                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.220374                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.220374                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67091.207119                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67091.207119                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67091.207119                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67091.207119                       # average overall mshr miss latency
system.cpu1.icache.replacements               4708240                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16334549                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16334549                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      5033452                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      5033452                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 340534133213                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 340534133213                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21368001                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21368001                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.235560                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.235560                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67654.193030                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67654.193030                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       324508                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       324508                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4708944                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4708944                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 315928737217                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 315928737217                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.220374                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.220374                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67091.207119                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67091.207119                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995445                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21046509                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4708976                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.469445                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995445                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999858                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999858                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47444946                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47444946                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     69462808                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        69462808                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     69462808                       # number of overall hits
system.cpu1.dcache.overall_hits::total       69462808                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     31564990                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31564990                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     31564990                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31564990                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2676987698885                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2676987698885                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2676987698885                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2676987698885                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    101027798                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    101027798                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    101027798                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    101027798                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.312439                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.312439                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.312439                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.312439                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84808.761190                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84808.761190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84808.761190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84808.761190                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    368964769                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       137874                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5825177                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2044                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.339667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.453033                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15150971                       # number of writebacks
system.cpu1.dcache.writebacks::total         15150971                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     16306568                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     16306568                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     16306568                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     16306568                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15258422                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15258422                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15258422                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15258422                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1457205786220                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1457205786220                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1457205786220                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1457205786220                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151032                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95501.735777                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95501.735777                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95501.735777                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95501.735777                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15150966                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     60924952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       60924952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     27436443                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     27436443                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2373191886500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2373191886500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     88361395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     88361395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.310503                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.310503                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86497.797346                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86497.797346                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13945771                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13945771                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13490672                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13490672                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1303424620000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1303424620000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.152676                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.152676                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96616.730434                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96616.730434                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8537856                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8537856                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4128547                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4128547                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 303795812385                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 303795812385                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12666403                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12666403                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.325945                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.325945                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73584.196180                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73584.196180                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2360797                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2360797                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1767750                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1767750                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 153781166220                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 153781166220                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139562                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139562                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86992.598625                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86992.598625                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1159879                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1159879                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        88338                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        88338                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4595124000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4595124000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1248217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1248217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.070771                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.070771                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 52017.523603                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52017.523603                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        41055                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        41055                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        47283                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        47283                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2843009500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2843009500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.037880                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.037880                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 60127.519404                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60127.519404                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1157677                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1157677                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44759                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44759                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    443241000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    443241000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1202436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1202436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.037224                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.037224                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9902.835184                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9902.835184                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44737                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44737                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    398654000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    398654000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.037205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.037205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8911.057961                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8911.057961                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2896000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2896000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2746000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2746000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       125154                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         125154                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        58265                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        58265                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1310276983                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1310276983                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       183419                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       183419                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.317661                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.317661                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22488.234498                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22488.234498                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          306                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          306                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        57959                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        57959                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1243006483                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1243006483                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.315992                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.315992                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21446.306579                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21446.306579                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.842707                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           87341133                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15296854                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.709745                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.842707                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995085                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995085                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        222620565                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       222620565                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 976589114000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          34942098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15969430                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29539574                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        67602704                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         24888264                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              27                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          154809                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         86900                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         241709                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          177                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3411751                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3411754                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7966252                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26975845                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        24999                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        24999                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9770750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45203466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     14125929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     45667983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114768128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    416860288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1913413824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    602687040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1934342720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4867303872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       100473368                       # Total snoops (count)
system.tol2bus.snoopTraffic                 499933696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        138540993                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.267459                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.470896                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              103275299     74.54%     74.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1               33477465     24.16%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1788108      1.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    121      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          138540993                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76437342884                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22738473293                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4893570240                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       23005837199                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        7071451389                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            40530                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
