
---------- Begin Simulation Statistics ----------
final_tick                               2449487599500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 741260                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742560                       # Number of bytes of host memory used
host_op_rate                                  1366714                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1349.05                       # Real time elapsed on the host
host_tick_rate                             1815707897                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000001                       # Number of instructions simulated
sim_ops                                    1843771164                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.449488                       # Number of seconds simulated
sim_ticks                                2449487599500                       # Number of ticks simulated
system.cpu.Branches                         198377290                       # Number of branches fetched
system.cpu.committedInsts                  1000000001                       # Number of instructions committed
system.cpu.committedOps                    1843771164                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       4898975199                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 4898975199                       # Number of busy cycles
system.cpu.num_cc_register_reads            959432908                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           636575662                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    163534471                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               67565598                       # Number of float alu accesses
system.cpu.num_fp_insts                      67565598                       # number of float instructions
system.cpu.num_fp_register_reads             66871989                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              772006                       # number of times the floating registers were written
system.cpu.num_func_calls                    16625610                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1840511124                       # Number of integer alu accesses
system.cpu.num_int_insts                   1840511124                       # number of integer instructions
system.cpu.num_int_register_reads          3428156658                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1493476349                       # number of times the integer registers were written
system.cpu.num_load_insts                   210728958                       # Number of load instructions
system.cpu.num_mem_refs                     367674131                       # number of memory refs
system.cpu.num_store_insts                  156945173                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               2919329      0.16%      0.16% # Class of executed instruction
system.cpu.op_class::IntAlu                1469356972     79.69%     79.85% # Class of executed instruction
system.cpu.op_class::IntMult                    81461      0.00%     79.85% # Class of executed instruction
system.cpu.op_class::IntDiv                   3747333      0.20%     80.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1877      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1286      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                     8912      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                     8318      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                   14964      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdShift                    727      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  43      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   7      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  7      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.06% # Class of executed instruction
system.cpu.op_class::MemRead                209993932     11.39%     91.45% # Class of executed instruction
system.cpu.op_class::MemWrite                90156060      4.89%     96.34% # Class of executed instruction
system.cpu.op_class::FloatMemRead              735026      0.04%     96.38% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66789113      3.62%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1843815411                       # Class of executed instruction
system.cpu.workload.numSyscalls                   208                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8513616                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17060385                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13064557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1593                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     26130137                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1593                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    357129532                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        357129532                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    357129532                       # number of overall hits
system.cpu.dcache.overall_hits::total       357129532                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10500826                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10500826                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10500826                       # number of overall misses
system.cpu.dcache.overall_misses::total      10500826                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 731091399500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 731091399500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 731091399500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 731091399500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    367630358                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    367630358                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    367630358                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    367630358                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028564                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028564                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028564                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028564                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69622.275381                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69622.275381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69622.275381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69622.275381                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9772911                       # number of writebacks
system.cpu.dcache.writebacks::total           9772911                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data     10500826                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10500826                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10500826                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10500826                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 720590573500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 720590573500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 720590573500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 720590573500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028564                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028564                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028564                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028564                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68622.275381                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68622.275381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68622.275381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68622.275381                       # average overall mshr miss latency
system.cpu.dcache.replacements               10500314                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    209329814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       209329814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1399338                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1399338                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  36976798000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  36976798000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    210729152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    210729152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26424.493582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26424.493582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1399338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1399338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35577460000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35577460000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25424.493582                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25424.493582                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    147799718                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      147799718                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9101488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9101488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 694114601500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 694114601500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    156901206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    156901206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76263.859437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76263.859437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      9101488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      9101488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 685013113500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 685013113500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75263.859437                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75263.859437                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.987542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           367630358                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10500826                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.009661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.987542                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         745761542                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        745761542                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   210729203                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   156945194                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        522039                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        274908                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1327721536                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1327721536                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1327721536                       # number of overall hits
system.cpu.icache.overall_hits::total      1327721536                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      2564754                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2564754                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      2564754                       # number of overall misses
system.cpu.icache.overall_misses::total       2564754                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  33545573500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  33545573500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  33545573500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  33545573500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1330286290                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1330286290                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1330286290                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1330286290                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001928                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001928                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001928                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001928                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13079.450700                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13079.450700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13079.450700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13079.450700                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2564243                       # number of writebacks
system.cpu.icache.writebacks::total           2564243                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      2564754                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2564754                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      2564754                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2564754                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  30980819500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  30980819500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  30980819500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  30980819500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001928                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001928                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001928                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001928                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12079.450700                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12079.450700                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12079.450700                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12079.450700                       # average overall mshr miss latency
system.cpu.icache.replacements                2564243                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1327721536                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1327721536                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      2564754                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2564754                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  33545573500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  33545573500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1330286290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1330286290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001928                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001928                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13079.450700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13079.450700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      2564754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2564754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  30980819500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  30980819500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001928                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001928                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12079.450700                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12079.450700                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.201023                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1330286290                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2564754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            518.679877                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.201023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.978908                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978908                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2663137334                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2663137334                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1330286344                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           206                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2449487599500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              2562419                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1956392                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4518811                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             2562419                       # number of overall hits
system.l2.overall_hits::.cpu.data             1956392                       # number of overall hits
system.l2.overall_hits::total                 4518811                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8544434                       # number of demand (read+write) misses
system.l2.demand_misses::total                8546769                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2335                       # number of overall misses
system.l2.overall_misses::.cpu.data           8544434                       # number of overall misses
system.l2.overall_misses::total               8546769                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    190168500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 684247193000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     684437361500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    190168500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 684247193000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    684437361500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          2564754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10500826                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13065580                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         2564754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10500826                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13065580                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000910                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.813692                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.654144                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000910                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.813692                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.654144                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81442.612420                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80081.043753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80081.415737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81442.612420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80081.043753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80081.415737                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8472405                       # number of writebacks
system.l2.writebacks::total                   8472405                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       8544434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8546769                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      8544434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8546769                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    166818500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 598802853000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 598969671500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    166818500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 598802853000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 598969671500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.813692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.654144                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.813692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.654144                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71442.612420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70081.043753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70081.415737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71442.612420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70081.043753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70081.415737                       # average overall mshr miss latency
system.l2.replacements                        8515207                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9772911                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9772911                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9772911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9772911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2564243                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2564243                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2564243                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2564243                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            795521                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                795521                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8305967                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8305967                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 663000341000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  663000341000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       9101488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9101488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.912594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79822.173746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79822.173746                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      8305967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8305967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 579940671000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 579940671000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.912594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.912594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69822.173746                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69822.173746                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        2562419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2562419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    190168500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    190168500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      2564754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2564754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81442.612420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81442.612420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    166818500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    166818500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71442.612420                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71442.612420                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1160871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1160871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       238467                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          238467                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  21246852000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21246852000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1399338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1399338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.170414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.170414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89097.661312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89097.661312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       238467                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       238467                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  18862182000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18862182000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.170414                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.170414                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79097.661312                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79097.661312                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32727.240740                       # Cycle average of tags in use
system.l2.tags.total_refs                    26130134                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8547975                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.056880                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     123.884540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       203.964949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32399.391251                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998756                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          720                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31851                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 217589063                       # Number of tag accesses
system.l2.tags.data_accesses                217589063                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   8472405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8544412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009669874500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       528160                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       528160                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25663666                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7958830                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8546769                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8472405                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8546769                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8472405                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8546769                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8472405                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8546746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 525573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 528189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 528185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 528170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 528167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 528170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 528183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 528169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 530855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 528176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 528166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 528163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 528160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 528160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 528163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 528160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       528160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.182102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.100474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.469980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       528157    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        528160                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       528160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.286367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           517330     97.95%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      0.01%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10604      2.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              186      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        528160                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               546993216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            542233920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    223.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    221.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  2449484802500                       # Total gap between requests
system.mem_ctrls.avgGap                     143925.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       149440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    546842368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    542232448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 61008.677909006088                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 223247657.229056328535                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 221365663.623152405024                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2335                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      8544434                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      8472405                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     71209000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 250476867750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 58665640946250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30496.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29314.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6924319.71                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       149440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    546843776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     546993216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       149440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       149440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    542233920                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    542233920                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2335                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      8544434                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        8546769                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      8472405                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       8472405                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        61009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    223248232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        223309241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        61009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        61009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    221366265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       221366265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    221366265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        61009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    223248232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       444675505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              8546747                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             8472382                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       533613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       533691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       534398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       534297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       534282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       534511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       534546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       534163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       534380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       534627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       534355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       534088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       534133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       533958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       534125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       533580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       529047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       529146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       529543                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       529483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       529448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       529760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       529892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       529676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       530013                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       529977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       529674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       529524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       529487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       529284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       529376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       529052                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             90296570500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           42733735000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       250548076750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10565.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29315.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             7656502                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7674139                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.58                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.58                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1688486                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   645.089227                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   383.352734                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   435.778879                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       511366     30.29%     30.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        42104      2.49%     32.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        48440      2.87%     35.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        47317      2.80%     38.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        34435      2.04%     40.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        55465      3.28%     43.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        31499      1.87%     45.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        71817      4.25%     49.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       846043     50.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1688486                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             546991808                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          542232448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              223.308666                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              221.365664                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      6035691900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      3208042530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    30512797140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   22111893900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 193360212240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 380219568750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 620418338400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1255866544860                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   512.705819                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1604938378750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  81793660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 762755560750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      6020112420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      3199761840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    30510976440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   22113940140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 193360212240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 378797834850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 621615588000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1255618425930                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   512.604524                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1608067274750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  81793660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 759626664750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             240802                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8472405                       # Transaction distribution
system.membus.trans_dist::CleanEvict            41211                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8305967                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8305967                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        240802                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     25607154                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     25607154                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               25607154                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1089227136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1089227136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1089227136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8546769                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8546769    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8546769                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         50972775000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44988539000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           3964092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18245316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2564243                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          770205                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9101488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9101488                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2564754                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1399338                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      7693751                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31501966                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              39195717                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    328255808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1297519168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1625774976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         8515207                       # Total snoops (count)
system.tol2bus.snoopTraffic                 542233920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21580787                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000074                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008594                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21579193     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1594      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21580787                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2449487599500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        25402222500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3847131000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15751239000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
