# Digital Logic with TL-Verilog and Makerchip
### Combinational logic in TL-Verilog using Makerchip 

<details>
<summary>Introduction To Logic Gates</summary>

**Logic Gates**
![Screenshot from 2023-10-12 20-35-00](https://github.com/JBavitha/bavitha_riscv/assets/142578450/f47abbd6-0c83-4225-a175-fcf4f22f9003)

**Combinational Circuit**
![Screenshot from 2023-10-12 20-39-10](https://github.com/JBavitha/bavitha_riscv/assets/142578450/492f2cea-7577-45ab-9644-e0994e29fa87)


**Adder**
![Screenshot from 2023-10-12 20-40-23](https://github.com/JBavitha/bavitha_riscv/assets/142578450/46500938-769b-4f69-9b5a-01d73f17d305)

**Boolean Operators**
![Screenshot from 2023-10-12 20-51-08](https://github.com/JBavitha/bavitha_riscv/assets/142578450/c1a093fb-9cf5-41c3-803c-c42199f0b1b5)













</details>
