// Seed: 408912688
`define pp_5 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_5;
  type_7(
      (id_2 && id_4), 1, id_3
  );
  assign #1 id_2 = 1;
  assign id_4 = id_3;
endmodule
