<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2025.1.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>5.065</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>5.065</CP_FINAL>
    <CP_ROUTE>5.065</CP_ROUTE>
    <CP_SYNTH>3.173</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>4.935</SLACK_FINAL>
    <SLACK_ROUTE>4.935</SLACK_ROUTE>
    <SLACK_SYNTH>6.827</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>4.935</WNS_FINAL>
    <WNS_ROUTE>4.935</WNS_ROUTE>
    <WNS_SYNTH>6.827</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>54</BRAM>
      <CLB>2399</CLB>
      <DSP>1</DSP>
      <FF>13121</FF>
      <LATCH>0</LATCH>
      <LUT>12565</LUT>
      <SRL>420</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>432</BRAM>
      <CLB>8820</CLB>
      <DSP>360</DSP>
      <FF>141120</FF>
      <LUT>70560</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="top_kernel" DISPNAME="inst" RTLNAME="top_kernel">
      <SubModules count="20">A_m_axi_U C_m_axi_U control_s_axi_U denom_row_U grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393 grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410 grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_496 grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572 top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U</SubModules>
      <Resources BRAM="54" DSP="1" FF="13121" LUT="12565"/>
      <LocalResources FF="151" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/A_m_axi_U" DEPTH="1" TYPE="resource" MODULENAME="A_m_axi" DISPNAME="A_m_axi_U" RTLNAME="top_kernel_A_m_axi">
      <Resources BRAM="1" FF="741" LUT="525"/>
      <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/C_m_axi_U" DEPTH="1" TYPE="resource" MODULENAME="C_m_axi" DISPNAME="C_m_axi_U" RTLNAME="top_kernel_C_m_axi">
      <Resources FF="998" LUT="700"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="C" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="C_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="top_kernel_control_s_axi">
      <Resources FF="181" LUT="162"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/denom_row_U" DEPTH="1" TYPE="resource" MODULENAME="denom_row_RAM_1P_BRAM_1R1W" DISPNAME="denom_row_U" RTLNAME="top_kernel_denom_row_RAM_1P_BRAM_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="denom_row_U" SOURCE="" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="denom_row" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3" DISPNAME="grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393" RTLNAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="84" LUT="140"/>
      <LocalResources FF="82" LUT="117"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_VITIS_LOOP_60_4" DISPNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" RTLNAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4">
      <SubModules count="5">flow_control_loop_pipe_sequential_init_U sdiv_38ns_24s_38_42_1_U10 sdiv_38ns_24s_38_42_1_U11 sdiv_38ns_24s_38_42_1_U8 sdiv_38ns_24s_38_42_1_U9</SubModules>
      <Resources FF="10822" LUT="10713"/>
      <LocalResources FF="1650" LUT="1077"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="91"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10" DEPTH="2" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_1" DISPNAME="sdiv_38ns_24s_38_42_1_U10" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_1">
      <Resources FF="2277" LUT="2352"/>
      <LocalResources FF="38" LUT="1158"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_60_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U10" SOURCE="top.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln72_2" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11" DEPTH="2" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_1" DISPNAME="sdiv_38ns_24s_38_42_1_U11" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_1">
      <Resources FF="2277" LUT="2340"/>
      <LocalResources FF="38" LUT="1146"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_60_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U11" SOURCE="top.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln72_3" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8" DEPTH="2" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_1" DISPNAME="sdiv_38ns_24s_38_42_1_U8" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_1">
      <Resources FF="2277" LUT="2340"/>
      <LocalResources FF="38" LUT="1146"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_60_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U8" SOURCE="top.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln72" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9" DEPTH="2" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_1" DISPNAME="sdiv_38ns_24s_38_42_1_U9" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_1">
      <Resources FF="2339" LUT="2517"/>
      <LocalResources FF="62" LUT="1235"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_60_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U9" SOURCE="top.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln72_1" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_496" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_VITIS_LOOP_79_6" DISPNAME="grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_496" RTLNAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_496/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9" DISPNAME="grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572" RTLNAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mul_24s_17s_41_5_1_U166</SubModules>
      <Resources DSP="1" FF="137" LUT="170"/>
      <LocalResources FF="135" LUT="74"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="57"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/mul_24s_17s_41_5_1_U166" DEPTH="2" TYPE="resource" MODULENAME="mul_24s_17s_41_5_1" DISPNAME="mul_24s_17s_41_5_1_U166" RTLNAME="top_kernel_mul_24s_17s_41_5_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_89_8_VITIS_LOOP_94_9" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_24s_17s_41_5_1_U166" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W"/>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="4.948" DATAPATH_LOGIC_DELAY="1.040" DATAPATH_NET_DELAY="3.908" ENDPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_40_fu_358_reg[0]/S" LOGIC_LEVELS="7" MAX_FANOUT="384" SLACK="4.935" STARTPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/b_reg_5371_pp0_iter41_reg_reg[1]__0/C">
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/b_reg_5371_pp0_iter41_reg_reg[1]__0" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="70" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_fu_518[7]_i_24" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_33_4_24_1_1.v" LINE_NUMBER="126" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_fu_518[7]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_33_4_24_1_1.v" LINE_NUMBER="126" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518[7]_i_12" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[22]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_40_fu_358[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" LINE_NUMBER="1146" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_40_fu_358_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" LINE_NUMBER="1146" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410 sdiv_38ns_24s_38_42_1_U8</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.948" DATAPATH_LOGIC_DELAY="1.040" DATAPATH_NET_DELAY="3.908" ENDPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_40_fu_358_reg[12]/S" LOGIC_LEVELS="7" MAX_FANOUT="384" SLACK="4.935" STARTPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/b_reg_5371_pp0_iter41_reg_reg[1]__0/C">
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/b_reg_5371_pp0_iter41_reg_reg[1]__0" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="70" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_fu_518[7]_i_24" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_33_4_24_1_1.v" LINE_NUMBER="126" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_fu_518[7]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_33_4_24_1_1.v" LINE_NUMBER="126" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518[7]_i_12" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[22]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_40_fu_358[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" LINE_NUMBER="1146" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_40_fu_358_reg[12]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" LINE_NUMBER="1146" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410 sdiv_38ns_24s_38_42_1_U8</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.919" DATAPATH_LOGIC_DELAY="1.114" DATAPATH_NET_DELAY="3.805" ENDPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_fu_518_reg[6]/S" LOGIC_LEVELS="7" MAX_FANOUT="384" SLACK="4.963" STARTPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/b_reg_5371_pp0_iter41_reg_reg[1]__0/C">
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/b_reg_5371_pp0_iter41_reg_reg[1]__0" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="70" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_fu_518[7]_i_24" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_33_4_24_1_1.v" LINE_NUMBER="126" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_fu_518[7]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_33_4_24_1_1.v" LINE_NUMBER="126" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518[7]_i_12" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[22]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" LINE_NUMBER="1136" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_fu_518_reg[6]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" LINE_NUMBER="1136" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410 sdiv_38ns_24s_38_42_1_U8</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.919" DATAPATH_LOGIC_DELAY="1.114" DATAPATH_NET_DELAY="3.805" ENDPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_fu_518_reg[8]/S" LOGIC_LEVELS="7" MAX_FANOUT="384" SLACK="4.963" STARTPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/b_reg_5371_pp0_iter41_reg_reg[1]__0/C">
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/b_reg_5371_pp0_iter41_reg_reg[1]__0" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="70" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_fu_518[7]_i_24" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_33_4_24_1_1.v" LINE_NUMBER="126" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_fu_518[7]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_33_4_24_1_1.v" LINE_NUMBER="126" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518[7]_i_12" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[22]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" LINE_NUMBER="1136" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_fu_518_reg[8]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" LINE_NUMBER="1136" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410 sdiv_38ns_24s_38_42_1_U8</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.916" DATAPATH_LOGIC_DELAY="1.040" DATAPATH_NET_DELAY="3.876" ENDPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_40_fu_358_reg[11]/S" LOGIC_LEVELS="7" MAX_FANOUT="384" SLACK="4.966" STARTPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/b_reg_5371_pp0_iter41_reg_reg[1]__0/C">
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/b_reg_5371_pp0_iter41_reg_reg[1]__0" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="70" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_fu_518[7]_i_24" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_33_4_24_1_1.v" LINE_NUMBER="126" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_fu_518[7]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_33_4_24_1_1.v" LINE_NUMBER="126" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518[7]_i_12" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_fu_518_reg[22]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/col_sum_40_fu_358[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" LINE_NUMBER="1146" MODULE_INSTNAME="sdiv_38ns_24s_38_42_1_U8" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/col_sum_40_fu_358_reg[11]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" LINE_NUMBER="1146" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410 sdiv_38ns_24s_38_42_1_U8</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/top_kernel_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/top_kernel_failfast_routed.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/top_kernel_power_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/top_kernel_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/top_kernel_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/top_kernel_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/top_kernel_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/top_kernel_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Thu Feb 05 03:27:04 EST 2026"/>
    <item NAME="Version" VALUE="2025.1 (Build 6214317 on Sep 11 2025)"/>
    <item NAME="Project" VALUE="project_1"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xczu3eg-sbva484-1-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

