{
    "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "1r2w.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 87.6,
        "elaboration_time(ms)": 67.1,
        "optimization_time(ms)": 0.6,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 68,
        "Pi": 75,
        "Po": 34,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 32
    },
    "common/1r2w/no_arch": {
        "test_name": "common/1r2w/no_arch",
        "verilog": "1r2w.v",
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 82.7,
        "elaboration_time(ms)": 66.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 9.5,
        "synthesis_time(ms)": 76.2,
        "Pi": 75,
        "Po": 34,
        "logic element": 1656,
        "latch": 512,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 1656,
        "Total Node": 2168
    },
    "common/1r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "1r.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 60.4,
        "elaboration_time(ms)": 41.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.5,
        "Pi": 5,
        "Po": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/1r/no_arch": {
        "test_name": "common/1r/no_arch",
        "verilog": "1r.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 42.5,
        "elaboration_time(ms)": 40.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 41.4,
        "Pi": 5,
        "Po": 8,
        "logic element": 300,
        "latch": 128,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 300,
        "Total Node": 428
    },
    "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "2r1w.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 86,
        "elaboration_time(ms)": 65.7,
        "optimization_time(ms)": 0.6,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 66.7,
        "Pi": 42,
        "Po": 65,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 32
    },
    "common/2r1w/no_arch": {
        "test_name": "common/2r1w/no_arch",
        "verilog": "2r1w.v",
        "max_rss(MiB)": 12.9,
        "exec_time(ms)": 81.5,
        "elaboration_time(ms)": 66.3,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 9.3,
        "synthesis_time(ms)": 75.6,
        "Pi": 42,
        "Po": 65,
        "logic element": 1688,
        "latch": 512,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 1688,
        "Total Node": 2200
    },
    "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "2r2w.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 65.9,
        "elaboration_time(ms)": 46.9,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.1,
        "Pi": 25,
        "Po": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/2r2w/no_arch": {
        "test_name": "common/2r2w/no_arch",
        "verilog": "2r2w.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 50.9,
        "elaboration_time(ms)": 47.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2,
        "synthesis_time(ms)": 49.4,
        "Pi": 25,
        "Po": 16,
        "logic element": 488,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 488,
        "Total Node": 616
    },
    "common/2r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "2r.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 61.2,
        "elaboration_time(ms)": 42.9,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.2,
        "Pi": 9,
        "Po": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/2r/no_arch": {
        "test_name": "common/2r/no_arch",
        "verilog": "2r.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 46.5,
        "elaboration_time(ms)": 43.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 45,
        "Pi": 9,
        "Po": 16,
        "logic element": 488,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 488,
        "Total Node": 616
    },
    "common/adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adder.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 56.5,
        "elaboration_time(ms)": 38.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.3,
        "Pi": 4,
        "Po": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/adder/no_arch": {
        "test_name": "common/adder/no_arch",
        "verilog": "adder.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 35.8,
        "elaboration_time(ms)": 35.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adffe.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 68,
        "elaboration_time(ms)": 48.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.1,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adffe/no_arch": {
        "test_name": "common/adffe/no_arch",
        "verilog": "adffe.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 60.5,
        "elaboration_time(ms)": 59.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 59.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adff.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 73.8,
        "elaboration_time(ms)": 56.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 56.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adff/no_arch": {
        "test_name": "common/adff/no_arch",
        "verilog": "adff.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 57.1,
        "elaboration_time(ms)": 56.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 56.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adlatch.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 74.4,
        "elaboration_time(ms)": 55.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 55.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/adlatch/no_arch": {
        "test_name": "common/adlatch/no_arch",
        "verilog": "adlatch.v",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 44.3,
        "elaboration_time(ms)": 43.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bitwise_not.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 50.9,
        "elaboration_time(ms)": 33.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.2,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/bitwise_not/no_arch": {
        "test_name": "common/bitwise_not/no_arch",
        "verilog": "bitwise_not.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 35.6,
        "elaboration_time(ms)": 34.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.9,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/bram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bram.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 85.6,
        "elaboration_time(ms)": 64.9,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 65.2,
        "Pi": 27,
        "Po": 8,
        "logic element": 1,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 9
    },
    "common/bram/no_arch": {
        "test_name": "common/bram/no_arch",
        "verilog": "bram.v",
        "max_rss(MiB)": 24,
        "exec_time(ms)": 124.4,
        "elaboration_time(ms)": 55.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 38.1,
        "synthesis_time(ms)": 94,
        "Pi": 27,
        "Po": 8,
        "logic element": 7449,
        "latch": 2048,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 7449,
        "Total Node": 9497
    },
    "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dffe.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 55.5,
        "elaboration_time(ms)": 38.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dffe/no_arch": {
        "test_name": "common/dffe/no_arch",
        "verilog": "dffe.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 42.7,
        "elaboration_time(ms)": 42,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dff.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 55.9,
        "elaboration_time(ms)": 37.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/dff/no_arch": {
        "test_name": "common/dff/no_arch",
        "verilog": "dff.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 44.4,
        "elaboration_time(ms)": 43.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "latch": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dffsre.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 82.4,
        "elaboration_time(ms)": 63.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 64,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/dffsre/no_arch": {
        "test_name": "common/dffsre/no_arch",
        "verilog": "dffsre.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 53.5,
        "elaboration_time(ms)": 52.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 52.8,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dffsr.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 56.4,
        "elaboration_time(ms)": 38,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsr/no_arch": {
        "test_name": "common/dffsr/no_arch",
        "verilog": "dffsr.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 49.7,
        "elaboration_time(ms)": 48.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "div_by_const.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 92.4,
        "elaboration_time(ms)": 64.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6.1,
        "synthesis_time(ms)": 70.4,
        "Pi": 4,
        "Po": 7,
        "logic element": 1024,
        "Adder": 1055,
        "generic logic size": 4,
        "Longest Path": 1089,
        "Average Path": 8,
        "Estimated LUTs": 1024,
        "Total Node": 2079
    },
    "common/div_by_const/no_arch": {
        "test_name": "common/div_by_const/no_arch",
        "verilog": "div_by_const.v",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 84.7,
        "elaboration_time(ms)": 47.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 28,
        "synthesis_time(ms)": 75.1,
        "Po": 7,
        "logic element": 5531,
        "Longest Path": 254,
        "Average Path": 18,
        "Estimated LUTs": 5531,
        "Total Node": 5531
    },
    "common/div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "div.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 58.5,
        "elaboration_time(ms)": 39.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.9,
        "Pi": 8,
        "Po": 7,
        "logic element": 16,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 35
    },
    "common/div/no_arch": {
        "test_name": "common/div/no_arch",
        "verilog": "div.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 42.2,
        "elaboration_time(ms)": 41,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 41.4,
        "Pi": 6,
        "Po": 7,
        "logic element": 99,
        "Longest Path": 30,
        "Average Path": 7,
        "Estimated LUTs": 99,
        "Total Node": 99
    },
    "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dlatch.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 59.2,
        "elaboration_time(ms)": 40.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.9,
        "Pi": 2,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "common/dlatch/no_arch": {
        "test_name": "common/dlatch/no_arch",
        "verilog": "dlatch.v",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 36.7,
        "elaboration_time(ms)": 36,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "common/ge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/ge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ge.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 51,
        "elaboration_time(ms)": 32.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32.4,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/ge/no_arch": {
        "test_name": "common/ge/no_arch",
        "verilog": "ge.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 39.1,
        "elaboration_time(ms)": 38.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.4,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/gt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/gt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "gt.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 64.1,
        "elaboration_time(ms)": 45.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.4,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/gt/no_arch": {
        "test_name": "common/gt/no_arch",
        "verilog": "gt.v",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 34.6,
        "elaboration_time(ms)": 33.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "hierarchy.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 71,
        "elaboration_time(ms)": 52.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 52.2,
        "Pi": 3,
        "Po": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Total Node": 4
    },
    "common/hierarchy/no_arch": {
        "test_name": "common/hierarchy/no_arch",
        "verilog": "hierarchy.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 66.3,
        "elaboration_time(ms)": 65.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 65.6,
        "Pi": 3,
        "Po": 3,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/le/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/le/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "le.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 49.3,
        "elaboration_time(ms)": 31.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 31.5,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/le/no_arch": {
        "test_name": "common/le/no_arch",
        "verilog": "le.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 36.6,
        "elaboration_time(ms)": 35.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.9,
        "Pi": 4,
        "Po": 1,
        "logic element": 9,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "logical_not.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 53.1,
        "elaboration_time(ms)": 36.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.5,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/logical_not/no_arch": {
        "test_name": "common/logical_not/no_arch",
        "verilog": "logical_not.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 38,
        "elaboration_time(ms)": 37.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.2,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/lt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/lt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "lt.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 49.9,
        "elaboration_time(ms)": 33.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.6,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/lt/no_arch": {
        "test_name": "common/lt/no_arch",
        "verilog": "lt.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 43.3,
        "elaboration_time(ms)": 42.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.7,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mem.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 55.8,
        "elaboration_time(ms)": 36.9,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.2,
        "Pi": 17,
        "Po": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/mem/no_arch": {
        "test_name": "common/mem/no_arch",
        "verilog": "mem.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 47,
        "elaboration_time(ms)": 43.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.7,
        "synthesis_time(ms)": 45.5,
        "Pi": 17,
        "Po": 8,
        "logic element": 480,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 480,
        "Total Node": 608
    },
    "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "memrd.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 61,
        "elaboration_time(ms)": 41.8,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42,
        "Pi": 5,
        "Po": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/memrd/no_arch": {
        "test_name": "common/memrd/no_arch",
        "verilog": "memrd.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 41.7,
        "elaboration_time(ms)": 39.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.8,
        "synthesis_time(ms)": 40.7,
        "Pi": 5,
        "Po": 8,
        "logic element": 300,
        "latch": 128,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 300,
        "Total Node": 428
    },
    "common/mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mod.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 54.4,
        "elaboration_time(ms)": 35.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 35.6,
        "Pi": 8,
        "Po": 7,
        "logic element": 20,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 39
    },
    "common/mod/no_arch": {
        "test_name": "common/mod/no_arch",
        "verilog": "mod.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 37.5,
        "elaboration_time(ms)": 36.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 36.7,
        "Pi": 8,
        "Po": 7,
        "logic element": 131,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 131,
        "Total Node": 131
    },
    "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mult_const.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 56.2,
        "elaboration_time(ms)": 37.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.5,
        "Pi": 4,
        "Po": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 1
    },
    "common/mult_const/no_arch": {
        "test_name": "common/mult_const/no_arch",
        "verilog": "mult_const.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 44.4,
        "elaboration_time(ms)": 43.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 43.7,
        "Pi": 4,
        "Po": 4,
        "logic element": 11,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "common/mult/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mult.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 58.4,
        "elaboration_time(ms)": 39.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.9,
        "Pi": 8,
        "Po": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 1
    },
    "common/mult/no_arch": {
        "test_name": "common/mult/no_arch",
        "verilog": "mult.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 30.8,
        "elaboration_time(ms)": 30,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 30.1,
        "Pi": 8,
        "Po": 4,
        "logic element": 19,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "common/mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mux.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 54.5,
        "elaboration_time(ms)": 35.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.9,
        "Pi": 8,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/mux/no_arch": {
        "test_name": "common/mux/no_arch",
        "verilog": "mux.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 38.5,
        "elaboration_time(ms)": 37.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.8,
        "Pi": 8,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/nr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nr.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 74.5,
        "elaboration_time(ms)": 55,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 55.5,
        "Pi": 16,
        "Po": 24,
        "logic element": 40,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 48
    },
    "common/nr/no_arch": {
        "test_name": "common/nr/no_arch",
        "verilog": "nr.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 56.8,
        "elaboration_time(ms)": 51.8,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 3.7,
        "synthesis_time(ms)": 55.5,
        "Pi": 16,
        "Po": 24,
        "logic element": 340,
        "latch": 128,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 340,
        "Total Node": 468
    },
    "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nrnw.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 98.9,
        "elaboration_time(ms)": 79.4,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 80,
        "Pi": 38,
        "Po": 24,
        "logic element": 82,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 82,
        "Total Node": 90
    },
    "common/nrnw/no_arch": {
        "test_name": "common/nrnw/no_arch",
        "verilog": "nrnw.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 89.3,
        "elaboration_time(ms)": 85.2,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 2.2,
        "synthesis_time(ms)": 87.6,
        "Pi": 38,
        "Po": 24,
        "logic element": 562,
        "latch": 128,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 562,
        "Total Node": 690
    },
    "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pmux.v",
        "max_rss(MiB)": 20.6,
        "exec_time(ms)": 423.6,
        "elaboration_time(ms)": 398.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.5,
        "synthesis_time(ms)": 402.3,
        "Pi": 230,
        "Po": 10,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 3,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "common/pmux/no_arch": {
        "test_name": "common/pmux/no_arch",
        "verilog": "pmux.v",
        "max_rss(MiB)": 19.8,
        "exec_time(ms)": 395.3,
        "elaboration_time(ms)": 389.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.5,
        "synthesis_time(ms)": 392.4,
        "Pi": 230,
        "Po": 10,
        "logic element": 200,
        "Longest Path": 22,
        "Average Path": 3,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pow_const.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 56.4,
        "elaboration_time(ms)": 36.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.6,
        "Pi": 2,
        "Po": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Total Node": 4
    },
    "common/pow_const/no_arch": {
        "test_name": "common/pow_const/no_arch",
        "verilog": "pow_const.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 36.9,
        "elaboration_time(ms)": 33.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.1,
        "synthesis_time(ms)": 35.9,
        "Pi": 2,
        "Po": 8,
        "logic element": 340,
        "Longest Path": 40,
        "Average Path": 6,
        "Estimated LUTs": 340,
        "Total Node": 340
    },
    "common/pow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pow.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 50.4,
        "elaboration_time(ms)": 36.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 36.9,
        "Pi": 5,
        "Po": 8,
        "logic element": 56,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 62
    },
    "common/pow/no_arch": {
        "test_name": "common/pow/no_arch",
        "verilog": "pow.v",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 37.9,
        "elaboration_time(ms)": 33,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.6,
        "synthesis_time(ms)": 36.6,
        "Pi": 5,
        "Po": 8,
        "logic element": 566,
        "Longest Path": 59,
        "Average Path": 5,
        "Estimated LUTs": 566,
        "Total Node": 566
    },
    "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "reduce_and.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 54.2,
        "elaboration_time(ms)": 35.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/reduce_and/no_arch": {
        "test_name": "common/reduce_and/no_arch",
        "verilog": "reduce_and.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 43.1,
        "elaboration_time(ms)": 42.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "reduce_bool.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 60.5,
        "elaboration_time(ms)": 41,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41,
        "Pi": 11,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 2
    },
    "common/reduce_bool/no_arch": {
        "test_name": "common/reduce_bool/no_arch",
        "verilog": "reduce_bool.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 36.9,
        "elaboration_time(ms)": 36.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.2,
        "Pi": 11,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "register.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 51.9,
        "elaboration_time(ms)": 36.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 3,
        "latch": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 10
    },
    "common/register/no_arch": {
        "test_name": "common/register/no_arch",
        "verilog": "register.v",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 53.7,
        "elaboration_time(ms)": 53,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 53,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 3,
        "latch": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 10
    },
    "common/rom/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/rom/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "rom.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 65.3,
        "elaboration_time(ms)": 43.6,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.8,
        "Pi": 5,
        "Po": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/rom/no_arch": {
        "test_name": "common/rom/no_arch",
        "verilog": "rom.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 44.1,
        "elaboration_time(ms)": 41.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 42.9,
        "Pi": 5,
        "Po": 8,
        "logic element": 300,
        "latch": 128,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 300,
        "Total Node": 428
    },
    "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sdffce.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 56.5,
        "elaboration_time(ms)": 39.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.2,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffce/no_arch": {
        "test_name": "common/sdffce/no_arch",
        "verilog": "sdffce.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 39.7,
        "elaboration_time(ms)": 39,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sdffe.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 63.9,
        "elaboration_time(ms)": 45.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.4,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffe/no_arch": {
        "test_name": "common/sdffe/no_arch",
        "verilog": "sdffe.v",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 37.5,
        "elaboration_time(ms)": 36.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.8,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sdff.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 56.1,
        "elaboration_time(ms)": 38,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sdff/no_arch": {
        "test_name": "common/sdff/no_arch",
        "verilog": "sdff.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 34.9,
        "elaboration_time(ms)": 34.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sr.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 62.3,
        "elaboration_time(ms)": 43.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.8,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/sr/no_arch": {
        "test_name": "common/sr/no_arch",
        "verilog": "sr.v",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 45.2,
        "elaboration_time(ms)": 44.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.5,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/sub/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sub/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sub.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 49.1,
        "elaboration_time(ms)": 31.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 31.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sub/no_arch": {
        "test_name": "common/sub/no_arch",
        "verilog": "sub.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 26.2,
        "elaboration_time(ms)": 25.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 25.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
