5 b 21 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd exclude7.2.vcd -o exclude7.2.cdd -v exclude7.2.v -y lib -ep -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" exclude7.2.v 10 56 1
2 1 51 8000c 1 3d 121002 0 0 1 34 2 $u1
1 clk 12 83000b 1 0 0 0 1 33 1102
1 reset 13 3000b 1 0 0 0 1 33 1002
1 head 14 3000b 1 0 0 0 1 33 1102
1 tail 15 3000b 1 0 0 0 1 33 1102
1 valid 16 3000b 1 0 0 0 1 33 1102
4 1 0 0
3 0 fsma "main.fsm" lib/fsma.v 1 46 1
2 2 23 110015 23 1 c 0 0 clock
2 3 23 9000f 0 2a 20000 0 0 1 34 2
2 4 23 90015 35 27 2100a 2 3 1 34 2
2 5 23 36003f 5 1 c 0 0 next_state
2 6 23 290032 1 32 4 0 0 STATE_IDLE
2 7 23 210032 6 1a 200cc 5 6 2 34 330a
2 8 23 210025 2 1 c 0 0 reset
2 9 23 21003f 6 19 201cc 7 8 2 34 330a
2 10 23 18001c 0 1 400 0 0 state
2 11 23 18003f 11 38 600e 9 10
2 12 35 230026 3 1 c000c 0 0 tail
2 13 35 230026 0 2a e0000 0 0 1 34 2
2 14 35 230026 3 29 e0008 12 13 1 34 2
2 15 35 1a001e 3 1 c000c 0 0 valid
2 16 35 1a001e 0 2a e0000 0 0 1 34 2
2 17 35 1a001e 3 29 e0008 15 16 1 34 2
2 18 35 120015 3 1 c000c 0 0 head
2 19 35 120015 0 2a e0000 0 0 1 34 2
2 20 35 120015 3 29 e0008 18 19 1 34 2
2 21 35 9000d 5 1 c000c 0 0 state
2 22 35 9000d 0 2a e0000 0 0 2 34 a
2 23 35 9000d 5 29 e0008 21 22 1 34 2
2 24 35 90015 6 2b e0008 20 23 1 34 2
2 25 35 9001e 6 2b e0008 17 24 1 34 2
2 26 35 90026 d 2b e100a 14 25 1 34 2
2 27 36 20006 6 3d 1e6002 0 0 1 34 2 $u2
2 28 0 0 5 1 f00e 0 0 next_state
2 29 0 0 5 1 f00e 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 2 33 0
1 STATE_HEAD 0 80000 1 0 31 0 2 33 1
1 STATE_DATA 0 80000 1 0 31 0 2 33 4
1 STATE_TAIL 0 80000 1 0 31 0 2 33 5
1 clock 9 a 1 0 0 0 1 33 1102
1 reset 10 a 1 0 0 0 1 33 1002
1 head 11 a 1 0 0 0 1 33 1102
1 tail 12 a 1 0 0 0 1 33 1102
1 valid 13 a 1 0 0 0 1 33 1102
1 state 20 3000b 1 0 1 0 2 33 330a
1 next_state 21 83000b 1 0 1 0 2 33 330a
4 29 29 29
4 28 28 28
4 11 4 4
4 4 11 0
4 27 26 0
4 26 27 0
6 29 28 1 02,08,08,01e1,61,e1036003e0056005e0066106
3 1 fsma.$u2 "main.fsm.$u2" lib/fsma.v 0 43 1
2 30 38 5000e 1 32 c0004 0 0 STATE_IDLE
2 31 37 9000d d 1 c000e 0 0 state
2 32 38 0 6 2d f114e 30 31 1 34 1102
2 33 39 5000e 1 32 c0008 0 0 STATE_HEAD
2 34 39 0 3 2d e020e 33 31 1 34 1102
2 35 40 5000e 1 32 c0008 0 0 STATE_DATA
2 36 40 0 2 2d e0206 35 31 1 34 102
2 37 41 5000e 1 32 c0008 0 0 STATE_TAIL
2 38 41 0 2 2d e020e 37 31 1 34 1102
2 39 41 3d0046 1 32 c0004 0 0 STATE_IDLE
2 40 41 300039 1 32 c0008 0 0 STATE_HEAD
2 41 41 1f0039 1 1a e0104 39 40 2 34 30a
2 42 41 28002b 1 1 c0004 0 0 head
2 43 41 200024 1 1 c0004 0 0 valid
2 44 41 20002b 1 8 e0044 42 43 1 34 1102
2 45 41 1f0046 1 19 e0044 41 44 2 34 30a
2 46 41 12001b 0 1 c0400 0 0 next_state
2 47 41 120046 1 37 c0006 45 46
2 48 40 3d0046 0 32 c0010 0 0 STATE_DATA
2 49 40 300039 0 32 c0010 0 0 STATE_TAIL
2 50 40 1f0039 0 1a e0030 48 49 2 34 a
2 51 40 28002b 0 1 c0010 0 0 tail
2 52 40 200024 0 1 c0010 0 0 valid
2 53 40 20002b 0 8 e0030 51 52 1 34 2
2 54 40 1f0046 0 19 e0030 50 53 2 34 a
2 55 40 12001b 0 1 c0400 0 0 next_state
2 56 40 120046 0 37 c0022 54 55
2 57 39 3d0046 1 32 c0008 0 0 STATE_DATA
2 58 39 300039 1 32 c0008 0 0 STATE_TAIL
2 59 39 1f0039 1 1a e0208 57 58 2 34 300a
2 60 39 28002b 1 1 c0018 0 0 tail
2 61 39 200024 1 1 c0018 0 0 valid
2 62 39 20002b 1 8 e0238 60 61 1 34 10002
2 63 39 1f0046 1 19 e0238 59 62 2 34 300a
2 64 39 12001b 0 1 c0400 0 0 next_state
2 65 39 120046 1 37 c002a 63 64
2 66 38 3d0046 1 32 c0004 0 0 STATE_IDLE
2 67 38 300039 1 32 c0008 0 0 STATE_HEAD
2 68 38 1f0039 3 1a e010c 66 67 2 34 130a
2 69 38 28002b 3 1 c000c 0 0 head
2 70 38 200024 3 1 c000c 0 0 valid
2 71 38 20002b 3 8 e024c 69 70 1 34 11102
2 72 38 1f0046 3 19 e024c 68 71 2 34 130a
2 73 38 12001b 0 1 c0400 0 0 next_state
2 74 38 120046 3 37 c000e 72 73
4 47 0 0
4 38 47 0
4 56 0 0
4 36 56 38
4 65 0 0
4 34 65 36
4 74 0 0
4 32 74 34
3 1 main.$u0 "main.$u0" exclude7.2.v 0 49 1
3 1 main.$u1 "main.$u1" exclude7.2.v 0 54 1
2 75 52 e0011 1 0 20004 0 0 1 36 0
2 76 52 8000a 0 1 400 0 0 clk
2 77 52 80011 1 37 11006 75 76
2 78 53 120012 1 0 20008 0 0 32 96 4 0 0 0 0 0 0 0
2 79 53 100013 47 2c 22000a 78 0 32 34 aa aa aa aa aa aa aa aa
2 80 53 1c001e 23 1 1c 0 0 clk
2 81 53 1b001b 23 1b 2002c 80 0 1 34 1102
2 82 53 150017 0 1 400 0 0 clk
2 83 53 15001e 23 37 602e 81 82
4 83 79 79
4 79 83 0
4 77 79 79
