<stg><name>dft_Pipeline_VITIS_LOOP_16_1</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i9 0, i9 %n

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc:0 %n_1 = load i9 %n

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:2 %icmp_ln16 = icmp_eq  i9 %n_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:4 %add_ln16 = add i9 %n_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %VITIS_LOOP_20_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:0 %n_cast = zext i9 %n_1

]]></Node>
<StgValue><ssdm name="n_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:2 %real_sample_addr = getelementptr i32 %real_sample, i64 0, i64 %n_cast

]]></Node>
<StgValue><ssdm name="real_sample_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split:3 %real_sample_load = load i8 %real_sample_addr

]]></Node>
<StgValue><ssdm name="real_sample_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:7 %store_ln16 = store i9 %add_ln16, i9 %n

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
VITIS_LOOP_20_2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split:3 %real_sample_load = load i8 %real_sample_addr

]]></Node>
<StgValue><ssdm name="real_sample_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:4 %bitcast_ln17 = bitcast i32 %real_sample_load

]]></Node>
<StgValue><ssdm name="bitcast_ln17"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %temp_addr = getelementptr i32 %temp, i64 0, i64 %n_cast

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.split:6 %store_ln17 = store i32 %bitcast_ln17, i8 %temp_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:8 %br_ln16 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="real_sample" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="real_sample"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="temp" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="n" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="real_sample" to="specinterface_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="43" from="empty" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="48" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="52" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="53" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="54" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_63" to="store_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="65" from="n" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="66" from="n" to="n_1" fromId="5" toId="9">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="10">
</dataflow>
<dataflow id="74" from="p_str" to="specpipeline_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="75" from="n_1" to="icmp_ln16" fromId="9" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_76" to="icmp_ln16" fromId="76" toId="11">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="78" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_80" to="empty" fromId="80" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_80" to="empty" fromId="80" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_80" to="empty" fromId="80" toId="12">
</dataflow>
<dataflow id="84" from="n_1" to="add_ln16" fromId="9" toId="13">
</dataflow>
<dataflow id="86" from="StgValue_85" to="add_ln16" fromId="85" toId="13">
</dataflow>
<dataflow id="87" from="icmp_ln16" to="br_ln16" fromId="11" toId="14">
</dataflow>
<dataflow id="88" from="n_1" to="n_cast" fromId="9" toId="15">
</dataflow>
<dataflow id="89" from="real_sample" to="real_sample_addr" fromId="35" toId="16">
</dataflow>
<dataflow id="91" from="StgValue_90" to="real_sample_addr" fromId="90" toId="16">
</dataflow>
<dataflow id="92" from="n_cast" to="real_sample_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="93" from="real_sample_addr" to="real_sample_load" fromId="16" toId="17">
</dataflow>
<dataflow id="94" from="add_ln16" to="store_ln16" fromId="13" toId="18">
</dataflow>
<dataflow id="95" from="n" to="store_ln16" fromId="5" toId="18">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="96" toId="19">
</dataflow>
<dataflow id="99" from="empty_3" to="specloopname_ln12" fromId="98" toId="19">
</dataflow>
<dataflow id="100" from="real_sample_addr" to="real_sample_load" fromId="16" toId="20">
</dataflow>
<dataflow id="101" from="real_sample_load" to="bitcast_ln17" fromId="20" toId="21">
</dataflow>
<dataflow id="102" from="temp" to="temp_addr" fromId="36" toId="22">
</dataflow>
<dataflow id="103" from="StgValue_90" to="temp_addr" fromId="90" toId="22">
</dataflow>
<dataflow id="104" from="n_cast" to="temp_addr" fromId="15" toId="22">
</dataflow>
<dataflow id="105" from="bitcast_ln17" to="store_ln17" fromId="21" toId="23">
</dataflow>
<dataflow id="106" from="temp_addr" to="store_ln17" fromId="22" toId="23">
</dataflow>
<dataflow id="107" from="icmp_ln16" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
