<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/TargetSubtargetInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">TargetSubtargetInfo.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="TargetSubtargetInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- TargetSubtargetInfo.cpp - General Target Information ----------------==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file This file describes the general parts of a Subtarget.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a27bb8402bdd0985435e1afa410078a0b">   17</a></span><a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#aec9ab6801759237bf7686788919afdd4">TargetSubtargetInfo::TargetSubtargetInfo</a>(</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> TuneCPU, <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> FS,</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SubtargetFeatureKV&gt;</a> PF, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SubtargetSubTypeKV&gt;</a> PD,</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *WPR, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> *WL,</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCReadAdvanceEntry.html">MCReadAdvanceEntry</a> *<a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1InstrStage.html">InstrStage</a> *IS, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *OC,</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *<a class="code hl_enumvalue" href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1a4ebada6a2af2bcba53ded1d7b414f081">FP</a>)</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    : <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a>(TT, CPU, TuneCPU, FS, PF, PD, WPR, WL, <a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, IS, OC, <a class="code hl_enumvalue" href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1a4ebada6a2af2bcba53ded1d7b414f081">FP</a>) {}</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a16f5fc5b50a25526ccc86154ee2274a9">TargetSubtargetInfo::~TargetSubtargetInfo</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ab5533c55bedcb5ac86e6820a33fb1c54">   27</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ab5533c55bedcb5ac86e6820a33fb1c54">TargetSubtargetInfo::enableAtomicExpand</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>}</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a1a2a680f3fb5e79a36b487875c32b28e">   31</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a1a2a680f3fb5e79a36b487875c32b28e">TargetSubtargetInfo::enableIndirectBrExpand</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>}</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a73d86eabd25d4e6a05310e1b0d445d0a">   35</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a73d86eabd25d4e6a05310e1b0d445d0a">TargetSubtargetInfo::enableMachineScheduler</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>}</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a1322687bebc99c66aa3e9ed55b4e384d">   39</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a1322687bebc99c66aa3e9ed55b4e384d">TargetSubtargetInfo::enableJoinGlobalCopies</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a73d86eabd25d4e6a05310e1b0d445d0a">enableMachineScheduler</a>();</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>}</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a2cf770b7582a2f3b2c94beb494411300">   43</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a2cf770b7582a2f3b2c94beb494411300">TargetSubtargetInfo::enableRALocalReassignment</a>(</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    <a class="code hl_enumeration" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>}</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ad8d442c18b35ab8bc3468c1e9de23791">   48</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ad8d442c18b35ab8bc3468c1e9de23791">TargetSubtargetInfo::enablePostRAScheduler</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#af907ecc18c1f4f0bce8a9e2eb449ffb8">getSchedModel</a>().<a class="code hl_variable" href="structllvm_1_1MCSchedModel.html#a217252d2d49715e81f43a0d313e4f646">PostRAScheduler</a>;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>}</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ab4787adecfc77e72db225098a27e902f">   52</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ab4787adecfc77e72db225098a27e902f">TargetSubtargetInfo::enablePostRAMachineScheduler</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a73d86eabd25d4e6a05310e1b0d445d0a">enableMachineScheduler</a>() &amp;&amp; <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ad8d442c18b35ab8bc3468c1e9de23791">enablePostRAScheduler</a>();</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>}</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a97ec020f20d345ae76e9b1ff450b4ffa">   56</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a97ec020f20d345ae76e9b1ff450b4ffa">TargetSubtargetInfo::useAA</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>}</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a9e6de090b178b663c02bc8aa8fe70226">   60</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a9e6de090b178b663c02bc8aa8fe70226">TargetSubtargetInfo::mirFileLoaded</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{ }</div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a2098a5fa6ada61b6c4a1f210ad84e4a1a4ebada6a2af2bcba53ded1d7b414f081"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a2098a5fa6ada61b6c4a1f210ad84e4a1a4ebada6a2af2bcba53ded1d7b414f081">SelectTypeKind::FP</a></div><div class="ttdeci">@ FP</div></div>
<div class="ttc" id="aSIOptimizeExecMaskingPreRA_8cpp_html_a3e47bdb3e296b00df96eff7896fa57bf"><div class="ttname"><a href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></div><div class="ttdeci">SI optimize exec mask operations pre RA</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00071">SIOptimizeExecMaskingPreRA.cpp:71</a></div></div>
<div class="ttc" id="aTargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00076">MCSubtargetInfo.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_af907ecc18c1f4f0bce8a9e2eb449ffb8"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#af907ecc18c1f4f0bce8a9e2eb449ffb8">llvm::MCSubtargetInfo::getSchedModel</a></div><div class="ttdeci">const MCSchedModel &amp; getSchedModel() const</div><div class="ttdoc">Get the machine model for this subtarget's CPU.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00163">MCSubtargetInfo.h:163</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00259">MachineFunction.h:259</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a1322687bebc99c66aa3e9ed55b4e384d"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a1322687bebc99c66aa3e9ed55b4e384d">llvm::TargetSubtargetInfo::enableJoinGlobalCopies</a></div><div class="ttdeci">virtual bool enableJoinGlobalCopies() const</div><div class="ttdoc">True if the subtarget should enable joining global copies.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00039">TargetSubtargetInfo.cpp:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a16f5fc5b50a25526ccc86154ee2274a9"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a16f5fc5b50a25526ccc86154ee2274a9">llvm::TargetSubtargetInfo::~TargetSubtargetInfo</a></div><div class="ttdeci">~TargetSubtargetInfo() override</div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a1a2a680f3fb5e79a36b487875c32b28e"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a1a2a680f3fb5e79a36b487875c32b28e">llvm::TargetSubtargetInfo::enableIndirectBrExpand</a></div><div class="ttdeci">virtual bool enableIndirectBrExpand() const</div><div class="ttdoc">True if the subtarget should run the indirectbr expansion pass.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00031">TargetSubtargetInfo.cpp:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a2cf770b7582a2f3b2c94beb494411300"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a2cf770b7582a2f3b2c94beb494411300">llvm::TargetSubtargetInfo::enableRALocalReassignment</a></div><div class="ttdeci">virtual bool enableRALocalReassignment(CodeGenOptLevel OptLevel) const</div><div class="ttdoc">True if the subtarget should run the local reassignment heuristic of the register allocator.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00043">TargetSubtargetInfo.cpp:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a73d86eabd25d4e6a05310e1b0d445d0a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a73d86eabd25d4e6a05310e1b0d445d0a">llvm::TargetSubtargetInfo::enableMachineScheduler</a></div><div class="ttdeci">virtual bool enableMachineScheduler() const</div><div class="ttdoc">True if the subtarget should run MachineScheduler after aggressive coalescing.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00035">TargetSubtargetInfo.cpp:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a97ec020f20d345ae76e9b1ff450b4ffa"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a97ec020f20d345ae76e9b1ff450b4ffa">llvm::TargetSubtargetInfo::useAA</a></div><div class="ttdeci">virtual bool useAA() const</div><div class="ttdoc">Enable use of alias analysis during code generation (during MI scheduling, DAGCombine,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00056">TargetSubtargetInfo.cpp:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a9e6de090b178b663c02bc8aa8fe70226"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a9e6de090b178b663c02bc8aa8fe70226">llvm::TargetSubtargetInfo::mirFileLoaded</a></div><div class="ttdeci">virtual void mirFileLoaded(MachineFunction &amp;MF) const</div><div class="ttdoc">This is called after a .mir file was loaded.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00060">TargetSubtargetInfo.cpp:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ab4787adecfc77e72db225098a27e902f"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ab4787adecfc77e72db225098a27e902f">llvm::TargetSubtargetInfo::enablePostRAMachineScheduler</a></div><div class="ttdeci">virtual bool enablePostRAMachineScheduler() const</div><div class="ttdoc">True if the subtarget should run a machine scheduler after register allocation.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00052">TargetSubtargetInfo.cpp:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ab5533c55bedcb5ac86e6820a33fb1c54"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ab5533c55bedcb5ac86e6820a33fb1c54">llvm::TargetSubtargetInfo::enableAtomicExpand</a></div><div class="ttdeci">virtual bool enableAtomicExpand() const</div><div class="ttdoc">True if the subtarget should run the atomic expansion pass.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00027">TargetSubtargetInfo.cpp:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ad8d442c18b35ab8bc3468c1e9de23791"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad8d442c18b35ab8bc3468c1e9de23791">llvm::TargetSubtargetInfo::enablePostRAScheduler</a></div><div class="ttdeci">virtual bool enablePostRAScheduler() const</div><div class="ttdoc">True if the subtarget should run a scheduler after register allocation.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00048">TargetSubtargetInfo.cpp:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_aec9ab6801759237bf7686788919afdd4"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#aec9ab6801759237bf7686788919afdd4">llvm::TargetSubtargetInfo::TargetSubtargetInfo</a></div><div class="ttdeci">TargetSubtargetInfo()=delete</div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00044">Triple.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8ec1bf8d7b792ca9fac56f8514db18d2"><div class="ttname"><a href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">llvm::CodeGenOptLevel</a></div><div class="ttdeci">CodeGenOptLevel</div><div class="ttdoc">Code generation optimization level.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00054">CodeGen.h:54</a></div></div>
<div class="ttc" id="astructllvm_1_1InstrStage_html"><div class="ttname"><a href="structllvm_1_1InstrStage.html">llvm::InstrStage</a></div><div class="ttdoc">These values represent a non-pipelined step in the execution of an instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00059">MCInstrItineraries.h:59</a></div></div>
<div class="ttc" id="astructllvm_1_1MCReadAdvanceEntry_html"><div class="ttname"><a href="structllvm_1_1MCReadAdvanceEntry.html">llvm::MCReadAdvanceEntry</a></div><div class="ttdoc">Specify the number of cycles allowed after instruction issue before a particular use operand reads it...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00103">MCSchedule.h:103</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_a217252d2d49715e81f43a0d313e4f646"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a217252d2d49715e81f43a0d313e4f646">llvm::MCSchedModel::PostRAScheduler</a></div><div class="ttdeci">bool PostRAScheduler</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00309">MCSchedule.h:309</a></div></div>
<div class="ttc" id="astructllvm_1_1MCWriteLatencyEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html">llvm::MCWriteLatencyEntry</a></div><div class="ttdoc">Specify the latency in cpu cycles for a particular scheduling class and def index.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00086">MCSchedule.h:86</a></div></div>
<div class="ttc" id="astructllvm_1_1MCWriteProcResEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html">llvm::MCWriteProcResEntry</a></div><div class="ttdoc">Identify one of the processor resource kinds consumed by a particular scheduling class for the specif...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00063">MCSchedule.h:63</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 16:28:40 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
