Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.98 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.98 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\look_up.v" into library work
Parsing module <look_up>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\Transmit_counter.v" into library work
Parsing verilog file "transmit_counter_defines.v" included at line 12.
Parsing module <Transmit_counter>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\ch_aline_storage.v" into library work
Parsing module <ch_aline_storage>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" into library work
Parsing verilog file "transmit_fsm_defines.v" included at line 12.
Parsing module <aline_transmit_fsm>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\one_btn_debounce.v" into library work
Parsing module <one_btn_debounce>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" into library work
Parsing verilog file "store_configs_defines.v" included at line 12.
Parsing module <image_configs>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_transmit.v" into library work
Parsing verilog file "uart_transmit_fsm_defines.v" included at line 12.
Parsing module <uart_transmit>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_receive.v" into library work
Parsing verilog file "uart_receive_defines.v" included at line 12.
Parsing module <uart_receive>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_transmit_fsm.v" into library work
Parsing verilog file "image_transmit_fsm_defines.v" included at line 12.
Parsing module <image_transmit_fsm>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\btn_debouce.v" into library work
Parsing module <btn_debouce>.
Analyzing Verilog file "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" into library work
Parsing verilog file "uart_main_defines.v" included at line 14.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <btn_debouce>.

Elaborating module <one_btn_debounce>.

Elaborating module <uart_transmit>.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_transmit.v" Line 81: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_transmit.v" Line 89: Result of 15-bit expression is truncated to fit in 14-bit target.

Elaborating module <uart_receive>.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_receive.v" Line 67: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_receive.v" Line 78: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_receive.v" Line 106: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" Line 56: Assignment to receiving_data ignored, since the identifier is never used

Elaborating module <image_transmit_fsm>.

Elaborating module <image_configs>.

Elaborating module <ch_aline_storage>.

Elaborating module <RAM32M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 130: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 151: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 277: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 303: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 329: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 355: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 381: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 406: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 431: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v" Line 456: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <aline_transmit_fsm>.

Elaborating module <Transmit_counter>.

Elaborating module <look_up>.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\Transmit_counter.v" Line 103: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\Transmit_counter.v" Line 65: Assignment to currently_counting ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 81: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 92: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 103: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 114: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 125: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 136: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 147: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" Line 158: Assignment to count_complete ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_transmit_fsm.v" Line 66: Assignment to aline_transmit_complete ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_transmit_fsm.v" Line 158: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" Line 59: Assignment to transmit_in_progress ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" Line 61: Assignment to image_transmit_current_state ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" Line 62: Assignment to config_storage_intaking ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v".
        num_btns = 5
        data_ln_len = 8
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" line 56: Output port <receiving> of the instance <receiver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" line 58: Output port <store_addr> of the instance <image_transmit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" line 58: Output port <current_state> of the instance <image_transmit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" line 58: Output port <transmit_in_progress> of the instance <image_transmit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" line 58: Output port <busy> of the instance <image_transmit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\main.v" line 58: Output port <config_storage_intaking> of the instance <image_transmit> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <start_transmit>.
    Found 3-bit register for signal <next_state>.
    Found 3-bit register for signal <current_state>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <main> synthesized.

Synthesizing Unit <btn_debouce>.
    Related source file is "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\btn_debouce.v".
        num_btns = 5
    Summary:
	no macro.
Unit <btn_debouce> synthesized.

Synthesizing Unit <one_btn_debounce>.
    Related source file is "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\one_btn_debounce.v".
        dbn_num = 100
    Found 100-bit register for signal <btn_vals>.
    Found 2-bit register for signal <last_btn_debounced>.
    Summary:
	inferred 102 D-type flip-flop(s).
Unit <one_btn_debounce> synthesized.

Synthesizing Unit <uart_transmit>.
    Related source file is "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_transmit.v".
        line_length = 8
        line_handshake_length = 4
        tmr_length = 14
    Found 14-bit register for signal <bitTmr>.
    Found 1-bit register for signal <ready>.
    Found 2-bit register for signal <next_state>.
    Found 4-bit register for signal <bitIndex>.
    Found 1-bit register for signal <txBit>.
    Found 8-bit register for signal <latched_data>.
    Found 2-bit register for signal <current_state>.
    Found 4-bit adder for signal <bitIndex[3]_GND_4_o_add_9_OUT> created at line 81.
    Found 14-bit adder for signal <bitTmr[13]_GND_4_o_add_11_OUT> created at line 89.
    Found 1-bit 10-to-1 multiplexer for signal <bitIndex[3]_X_4_o_Mux_10_o> created at line 82.
    Found 14-bit comparator greater for signal <bit_done_INV_4_o> created at line 40
    Found 4-bit comparator greater for signal <bitIndex[3]_bit_max[3]_LessThan_13_o> created at line 95
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <uart_transmit> synthesized.

Synthesizing Unit <uart_receive>.
    Related source file is "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\uart_receive.v".
        line_length = 8
        line_handshake_length = 4
        tmr_length = 14
    Found 14-bit register for signal <bitTmr>.
    Found 1-bit register for signal <receiving>.
    Found 2-bit register for signal <next_state>.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <new_data>.
    Found 4-bit register for signal <bitIndex>.
    Found 9-bit register for signal <tx_data>.
    Found 2-bit register for signal <current_state>.
    Found 4-bit adder for signal <bitIndex[3]_GND_5_o_add_9_OUT> created at line 67.
    Found 14-bit adder for signal <bitTmr[13]_GND_5_o_add_16_OUT> created at line 106.
    Found 4x1-bit Read Only RAM for signal <current_state[1]_PWR_5_o_Mux_21_o>
    Found 14-bit 3-to-1 multiplexer for signal <current_state[1]_bitTmr[13]_wide_mux_20_OUT> created at line 49.
    Found 2-bit 4-to-1 multiplexer for signal <current_state[1]_PWR_5_o_wide_mux_22_OUT> created at line 49.
    Found 14-bit comparator greater for signal <bit_done_INV_8_o> created at line 35
    Found 14-bit comparator lessequal for signal <n0020> created at line 109
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <uart_receive> synthesized.

Synthesizing Unit <image_transmit_fsm>.
    Related source file is "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_transmit_fsm.v".
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_transmit_fsm.v" line 63: Output port <transmit_complete> of the instance <pulse_transmit> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <transmit_in_progress>.
    Found 1-bit register for signal <config_storage_wr_en>.
    Found 1-bit register for signal <config_storage_rd_en>.
    Found 1-bit register for signal <start_us_transmit>.
    Found 1-bit register for signal <input_delay_data_transmit_fsm>.
    Found 4-bit register for signal <current_aline>.
    Found 3-bit register for signal <next_state>.
    Found 1-bit register for signal <busy>.
    Found 3-bit register for signal <current_state>.
    Found 4-bit adder for signal <current_aline[3]_GND_6_o_add_10_OUT> created at line 158.
    Found 4-bit comparator greater for signal <current_aline[3]_num_alines[3]_LessThan_14_o> created at line 173
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <image_transmit_fsm> synthesized.

Synthesizing Unit <image_configs>.
    Related source file is "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\image_configs.v".
        test = 1'b0
        handshake = 3'b110
        test_channels = 8'b11111111
        test_alines = 5'b10011
        test_pulse_shape = 32'b00000000000000000000000000011111
    Found 5-bit register for signal <addr>.
    Found 1-bit register for signal <ch0delay<15>>.
    Found 1-bit register for signal <ch0delay<14>>.
    Found 1-bit register for signal <ch0delay<13>>.
    Found 1-bit register for signal <ch0delay<12>>.
    Found 1-bit register for signal <ch0delay<11>>.
    Found 1-bit register for signal <ch0delay<10>>.
    Found 1-bit register for signal <ch0delay<9>>.
    Found 1-bit register for signal <ch0delay<8>>.
    Found 1-bit register for signal <ch0delay<7>>.
    Found 1-bit register for signal <ch0delay<6>>.
    Found 1-bit register for signal <ch0delay<5>>.
    Found 1-bit register for signal <ch0delay<4>>.
    Found 1-bit register for signal <ch0delay<3>>.
    Found 1-bit register for signal <ch0delay<2>>.
    Found 1-bit register for signal <ch0delay<1>>.
    Found 1-bit register for signal <ch0delay<0>>.
    Found 1-bit register for signal <ch1delay<15>>.
    Found 1-bit register for signal <ch1delay<14>>.
    Found 1-bit register for signal <ch1delay<13>>.
    Found 1-bit register for signal <ch1delay<12>>.
    Found 1-bit register for signal <ch1delay<11>>.
    Found 1-bit register for signal <ch1delay<10>>.
    Found 1-bit register for signal <ch1delay<9>>.
    Found 1-bit register for signal <ch1delay<8>>.
    Found 1-bit register for signal <ch1delay<7>>.
    Found 1-bit register for signal <ch1delay<6>>.
    Found 1-bit register for signal <ch1delay<5>>.
    Found 1-bit register for signal <ch1delay<4>>.
    Found 1-bit register for signal <ch1delay<3>>.
    Found 1-bit register for signal <ch1delay<2>>.
    Found 1-bit register for signal <ch1delay<1>>.
    Found 1-bit register for signal <ch1delay<0>>.
    Found 1-bit register for signal <ch2delay<15>>.
    Found 1-bit register for signal <ch2delay<14>>.
    Found 1-bit register for signal <ch2delay<13>>.
    Found 1-bit register for signal <ch2delay<12>>.
    Found 1-bit register for signal <ch2delay<11>>.
    Found 1-bit register for signal <ch2delay<10>>.
    Found 1-bit register for signal <ch2delay<9>>.
    Found 1-bit register for signal <ch2delay<8>>.
    Found 1-bit register for signal <ch2delay<7>>.
    Found 1-bit register for signal <ch2delay<6>>.
    Found 1-bit register for signal <ch2delay<5>>.
    Found 1-bit register for signal <ch2delay<4>>.
    Found 1-bit register for signal <ch2delay<3>>.
    Found 1-bit register for signal <ch2delay<2>>.
    Found 1-bit register for signal <ch2delay<1>>.
    Found 1-bit register for signal <ch2delay<0>>.
    Found 1-bit register for signal <ch3delay<15>>.
    Found 1-bit register for signal <ch3delay<14>>.
    Found 1-bit register for signal <ch3delay<13>>.
    Found 1-bit register for signal <ch3delay<12>>.
    Found 1-bit register for signal <ch3delay<11>>.
    Found 1-bit register for signal <ch3delay<10>>.
    Found 1-bit register for signal <ch3delay<9>>.
    Found 1-bit register for signal <ch3delay<8>>.
    Found 1-bit register for signal <ch3delay<7>>.
    Found 1-bit register for signal <ch3delay<6>>.
    Found 1-bit register for signal <ch3delay<5>>.
    Found 1-bit register for signal <ch3delay<4>>.
    Found 1-bit register for signal <ch3delay<3>>.
    Found 1-bit register for signal <ch3delay<2>>.
    Found 1-bit register for signal <ch3delay<1>>.
    Found 1-bit register for signal <ch3delay<0>>.
    Found 1-bit register for signal <ch4delay<15>>.
    Found 1-bit register for signal <ch4delay<14>>.
    Found 1-bit register for signal <ch4delay<13>>.
    Found 1-bit register for signal <ch4delay<12>>.
    Found 1-bit register for signal <ch4delay<11>>.
    Found 1-bit register for signal <ch4delay<10>>.
    Found 1-bit register for signal <ch4delay<9>>.
    Found 1-bit register for signal <ch4delay<8>>.
    Found 1-bit register for signal <ch4delay<7>>.
    Found 1-bit register for signal <ch4delay<6>>.
    Found 1-bit register for signal <ch4delay<5>>.
    Found 1-bit register for signal <ch4delay<4>>.
    Found 1-bit register for signal <ch4delay<3>>.
    Found 1-bit register for signal <ch4delay<2>>.
    Found 1-bit register for signal <ch4delay<1>>.
    Found 1-bit register for signal <ch4delay<0>>.
    Found 1-bit register for signal <ch5delay<15>>.
    Found 1-bit register for signal <ch5delay<14>>.
    Found 1-bit register for signal <ch5delay<13>>.
    Found 1-bit register for signal <ch5delay<12>>.
    Found 1-bit register for signal <ch5delay<11>>.
    Found 1-bit register for signal <ch5delay<10>>.
    Found 1-bit register for signal <ch5delay<9>>.
    Found 1-bit register for signal <ch5delay<8>>.
    Found 1-bit register for signal <ch5delay<7>>.
    Found 1-bit register for signal <ch5delay<6>>.
    Found 1-bit register for signal <ch5delay<5>>.
    Found 1-bit register for signal <ch5delay<4>>.
    Found 1-bit register for signal <ch5delay<3>>.
    Found 1-bit register for signal <ch5delay<2>>.
    Found 1-bit register for signal <ch5delay<1>>.
    Found 1-bit register for signal <ch5delay<0>>.
    Found 1-bit register for signal <ch6delay<15>>.
    Found 1-bit register for signal <ch6delay<14>>.
    Found 1-bit register for signal <ch6delay<13>>.
    Found 1-bit register for signal <ch6delay<12>>.
    Found 1-bit register for signal <ch6delay<11>>.
    Found 1-bit register for signal <ch6delay<10>>.
    Found 1-bit register for signal <ch6delay<9>>.
    Found 1-bit register for signal <ch6delay<8>>.
    Found 1-bit register for signal <ch6delay<7>>.
    Found 1-bit register for signal <ch6delay<6>>.
    Found 1-bit register for signal <ch6delay<5>>.
    Found 1-bit register for signal <ch6delay<4>>.
    Found 1-bit register for signal <ch6delay<3>>.
    Found 1-bit register for signal <ch6delay<2>>.
    Found 1-bit register for signal <ch6delay<1>>.
    Found 1-bit register for signal <ch6delay<0>>.
    Found 1-bit register for signal <ch7delay<15>>.
    Found 1-bit register for signal <ch7delay<14>>.
    Found 1-bit register for signal <ch7delay<13>>.
    Found 1-bit register for signal <ch7delay<12>>.
    Found 1-bit register for signal <ch7delay<11>>.
    Found 1-bit register for signal <ch7delay<10>>.
    Found 1-bit register for signal <ch7delay<9>>.
    Found 1-bit register for signal <ch7delay<8>>.
    Found 1-bit register for signal <ch7delay<7>>.
    Found 1-bit register for signal <ch7delay<6>>.
    Found 1-bit register for signal <ch7delay<5>>.
    Found 1-bit register for signal <ch7delay<4>>.
    Found 1-bit register for signal <ch7delay<3>>.
    Found 1-bit register for signal <ch7delay<2>>.
    Found 1-bit register for signal <ch7delay<1>>.
    Found 1-bit register for signal <ch7delay<0>>.
    Found 5-bit register for signal <next_state>.
    Found 2-bit register for signal <rd_count>.
    Found 1-bit register for signal <ch7_wr_en>.
    Found 1-bit register for signal <ch6_wr_en>.
    Found 1-bit register for signal <ch5_wr_en>.
    Found 1-bit register for signal <ch4_wr_en>.
    Found 1-bit register for signal <ch3_wr_en>.
    Found 1-bit register for signal <ch2_wr_en>.
    Found 1-bit register for signal <ch1_wr_en>.
    Found 1-bit register for signal <ch0_wr_en>.
    Found 1-bit register for signal <pulse_shape<31>>.
    Found 1-bit register for signal <pulse_shape<30>>.
    Found 1-bit register for signal <pulse_shape<29>>.
    Found 1-bit register for signal <pulse_shape<28>>.
    Found 1-bit register for signal <pulse_shape<27>>.
    Found 1-bit register for signal <pulse_shape<26>>.
    Found 1-bit register for signal <pulse_shape<25>>.
    Found 1-bit register for signal <pulse_shape<24>>.
    Found 1-bit register for signal <pulse_shape<23>>.
    Found 1-bit register for signal <pulse_shape<22>>.
    Found 1-bit register for signal <pulse_shape<21>>.
    Found 1-bit register for signal <pulse_shape<20>>.
    Found 1-bit register for signal <pulse_shape<19>>.
    Found 1-bit register for signal <pulse_shape<18>>.
    Found 1-bit register for signal <pulse_shape<17>>.
    Found 1-bit register for signal <pulse_shape<16>>.
    Found 1-bit register for signal <pulse_shape<15>>.
    Found 1-bit register for signal <pulse_shape<14>>.
    Found 1-bit register for signal <pulse_shape<13>>.
    Found 1-bit register for signal <pulse_shape<12>>.
    Found 1-bit register for signal <pulse_shape<11>>.
    Found 1-bit register for signal <pulse_shape<10>>.
    Found 1-bit register for signal <pulse_shape<9>>.
    Found 1-bit register for signal <pulse_shape<8>>.
    Found 1-bit register for signal <pulse_shape<7>>.
    Found 1-bit register for signal <pulse_shape<6>>.
    Found 1-bit register for signal <pulse_shape<5>>.
    Found 1-bit register for signal <pulse_shape<4>>.
    Found 1-bit register for signal <pulse_shape<3>>.
    Found 1-bit register for signal <pulse_shape<2>>.
    Found 1-bit register for signal <pulse_shape<1>>.
    Found 1-bit register for signal <pulse_shape<0>>.
    Found 1-bit register for signal <channel_select<7>>.
    Found 1-bit register for signal <channel_select<6>>.
    Found 1-bit register for signal <channel_select<5>>.
    Found 1-bit register for signal <channel_select<4>>.
    Found 1-bit register for signal <channel_select<3>>.
    Found 1-bit register for signal <channel_select<2>>.
    Found 1-bit register for signal <channel_select<1>>.
    Found 1-bit register for signal <channel_select<0>>.
    Found 5-bit register for signal <aline_select>.
    Found 1-bit register for signal <intaking_configs>.
    Found 1-bit register for signal <updating_delays>.
    Found 5-bit register for signal <current_state>.
    Found 2-bit adder for signal <rd_count[1]_GND_7_o_add_16_OUT> created at line 151.
    Found 5-bit adder for signal <addr[4]_GND_7_o_add_82_OUT> created at line 456.
    Found 2-bit comparator greater for signal <rd_count[1]_rd_count_max[1]_LessThan_16_o> created at line 149
    Found 5-bit comparator greater for signal <addr[4]_max_addr[4]_LessThan_82_o> created at line 455
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 200 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <image_configs> synthesized.

Synthesizing Unit <ch_aline_storage>.
    Related source file is "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\ch_aline_storage.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ch_aline_storage> synthesized.

Synthesizing Unit <aline_transmit_fsm>.
    Related source file is "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v".
        num_channels = 8
        pulse_length = 32
        count_num_bits = 16
WARNING:Xst:647 - Input <start_transmit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" line 78: Output port <count_complete> of the instance <counter0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" line 89: Output port <count_complete> of the instance <counter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" line 100: Output port <count_complete> of the instance <counter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" line 111: Output port <count_complete> of the instance <counter3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" line 122: Output port <count_complete> of the instance <counter4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" line 133: Output port <count_complete> of the instance <counter5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" line 144: Output port <count_complete> of the instance <counter6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\transmit_fsm.v" line 155: Output port <count_complete> of the instance <counter7> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <switch>.
    Found 1-bit register for signal <upload_new_count>.
    Found 3-bit register for signal <next_state>.
    Found 1-bit register for signal <transmit_in_progress>.
    Found 1-bit register for signal <transmit_complete>.
    Found 1-bit register for signal <start_count>.
    Found 3-bit register for signal <current_state>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <aline_transmit_fsm> synthesized.

Synthesizing Unit <Transmit_counter>.
    Related source file is "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\Transmit_counter.v".
        pulse_length = 32
        count_num_bits = 16
    Found 1-bit register for signal <ultrasound_pulse>.
    Found 1-bit register for signal <pulse_sent>.
    Found 3-bit register for signal <next_state>.
    Found 1-bit register for signal <count_complete>.
    Found 32-bit register for signal <pulse_loc>.
    Found 16-bit register for signal <current_count>.
    Found 16-bit register for signal <count_max>.
    Found 3-bit register for signal <current_state>.
    Found 16-bit adder for signal <current_count[15]_GND_11_o_add_6_OUT> created at line 103.
    Found 16-bit comparator lessequal for signal <n0007> created at line 111
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <Transmit_counter> synthesized.

Synthesizing Unit <look_up>.
    Related source file is "\\vmware-host\shared folders\VM_Shared_folder\Thesis\Consolidated.gz\look_up.v".
        pulse_length = 32
    Summary:
	no macro.
Unit <look_up> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 15
 14-bit adder                                          : 2
 16-bit adder                                          : 8
 2-bit adder                                           : 1
 4-bit adder                                           : 3
 5-bit adder                                           : 1
# Registers                                            : 291
 1-bit register                                        : 218
 100-bit register                                      : 5
 14-bit register                                       : 2
 16-bit register                                       : 16
 2-bit register                                        : 10
 3-bit register                                        : 22
 32-bit register                                       : 8
 4-bit register                                        : 3
 5-bit register                                        : 4
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 15
 14-bit comparator greater                             : 2
 14-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 8
 2-bit comparator greater                              : 1
 4-bit comparator greater                              : 2
 5-bit comparator greater                              : 1
# Multiplexers                                         : 180
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 36
 14-bit 2-to-1 multiplexer                             : 2
 14-bit 3-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 16
 2-bit 2-to-1 multiplexer                              : 6
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 59
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 47

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <l_btn> is unconnected in block <btns>.
   It will be removed from the design.

Synthesizing (advanced) Unit <image_transmit_fsm>.
The following registers are absorbed into counter <current_aline>: 1 register on signal <current_aline>.
Unit <image_transmit_fsm> synthesized (advanced).

Synthesizing (advanced) Unit <uart_receive>.
The following registers are absorbed into counter <bitIndex>: 1 register on signal <bitIndex>.
INFO:Xst:3231 - The small RAM <Mram_current_state[1]_PWR_5_o_Mux_21_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_state> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <uart_receive> synthesized (advanced).

Synthesizing (advanced) Unit <uart_transmit>.
The following registers are absorbed into counter <bitTmr>: 1 register on signal <bitTmr>.
The following registers are absorbed into counter <bitIndex>: 1 register on signal <bitIndex>.
Unit <uart_transmit> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 11
 14-bit adder                                          : 1
 16-bit adder                                          : 8
 2-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 4
 14-bit up counter                                     : 1
 4-bit up counter                                      : 3
# Registers                                            : 1375
 Flip-Flops                                            : 1375
# Comparators                                          : 15
 14-bit comparator greater                             : 2
 14-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 8
 2-bit comparator greater                              : 1
 4-bit comparator greater                              : 2
 5-bit comparator greater                              : 1
# Multiplexers                                         : 176
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 36
 14-bit 2-to-1 multiplexer                             : 1
 14-bit 3-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 16
 2-bit 2-to-1 multiplexer                              : 6
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 59
 32-bit 2-to-1 multiplexer                             : 8
 5-bit 2-to-1 multiplexer                              : 47

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2973 - All outputs of instance <btns/l_btn> of block <one_btn_debounce> are unconnected in block <main>. Underlying logic will be removed.

Optimizing unit <main> ...

Optimizing unit <one_btn_debounce> ...

Optimizing unit <uart_transmit> ...

Optimizing unit <uart_receive> ...

Optimizing unit <image_transmit_fsm> ...

Optimizing unit <image_configs> ...

Optimizing unit <aline_transmit_fsm> ...

Optimizing unit <Transmit_counter> ...
WARNING:Xst:2677 - Node <btns/c_btn/last_btn_debounced_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <btns/c_btn/last_btn_debounced_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <receiver/receiving> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <image_transmit/start_us_transmit> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <image_transmit/busy> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <image_transmit/transmit_in_progress> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <image_transmit/pulse_transmit/transmit_complete> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <image_transmit/pulse_transmit/counter7/count_complete> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <image_transmit/pulse_transmit/counter6/count_complete> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <image_transmit/pulse_transmit/counter5/count_complete> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <image_transmit/pulse_transmit/counter4/count_complete> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <image_transmit/pulse_transmit/counter3/count_complete> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <image_transmit/pulse_transmit/counter2/count_complete> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <image_transmit/pulse_transmit/counter1/count_complete> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <image_transmit/pulse_transmit/counter0/count_complete> of sequential type is unconnected in block <main>.
INFO:Xst:2261 - The FF/Latch <current_state_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <current_state_2> 
INFO:Xst:2261 - The FF/Latch <next_state_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <next_state_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 8.
FlipFlop image_transmit/store_configs/current_state_0 has been replicated 1 time(s)
FlipFlop image_transmit/store_configs/current_state_1 has been replicated 1 time(s)
FlipFlop image_transmit/store_configs/current_state_2 has been replicated 2 time(s)
FlipFlop image_transmit/store_configs/current_state_3 has been replicated 2 time(s)
FlipFlop image_transmit/store_configs/current_state_4 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <main> :
	Found 2-bit shift register for signal <receiver/tx_data_1>.
Unit <main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1287
 Flip-Flops                                            : 1287
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1720
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 133
#      LUT2                        : 324
#      LUT3                        : 189
#      LUT4                        : 176
#      LUT5                        : 47
#      LUT6                        : 401
#      MUXCY                       : 270
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 156
# FlipFlops/Latches                : 1288
#      FD                          : 446
#      FD_1                        : 50
#      FDE                         : 209
#      FDE_1                       : 571
#      FDR                         : 9
#      FDS                         : 3
# RAMS                             : 8
#      RAM32M                      : 8
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 33
#      IBUF                        : 14
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1288  out of  54576     2%  
 Number of Slice LUTs:                 1321  out of  27288     4%  
    Number used as Logic:              1288  out of  27288     4%  
    Number used as Memory:               33  out of   6408     0%  
       Number used as RAM:               32
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1862
   Number with an unused Flip Flop:     574  out of   1862    30%  
   Number with an unused LUT:           541  out of   1862    29%  
   Number of fully used LUT-FF pairs:   747  out of   1862    40%  
   Number of unique control sets:        57

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  33  out of    218    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 1297  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.308ns (Maximum Frequency: 120.371MHz)
   Minimum input arrival time before clock: 2.425ns
   Maximum output required time after clock: 5.073ns
   Maximum combinational path delay: 4.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.308ns (frequency: 120.371MHz)
  Total number of paths / destination ports: 13526 / 2181
-------------------------------------------------------------------------
Delay:               4.154ns (Levels of Logic = 18)
  Source:            btns/c_btn/btn_vals_80 (FF)
  Destination:       image_transmit/store_configs/current_state_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: btns/c_btn/btn_vals_80 to image_transmit/store_configs/current_state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  btns/c_btn/btn_vals_80 (btns/c_btn/btn_vals_80)
     LUT6:I0->O            1   0.203   0.000  btns/c_btn/out_wg_lut<1> (btns/c_btn/out_wg_lut<1>)
     MUXCY:S->O            1   0.172   0.000  btns/c_btn/out_wg_cy<1> (btns/c_btn/out_wg_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  btns/c_btn/out_wg_cy<2> (btns/c_btn/out_wg_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  btns/c_btn/out_wg_cy<3> (btns/c_btn/out_wg_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  btns/c_btn/out_wg_cy<4> (btns/c_btn/out_wg_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  btns/c_btn/out_wg_cy<5> (btns/c_btn/out_wg_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  btns/c_btn/out_wg_cy<6> (btns/c_btn/out_wg_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  btns/c_btn/out_wg_cy<7> (btns/c_btn/out_wg_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  btns/c_btn/out_wg_cy<8> (btns/c_btn/out_wg_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  btns/c_btn/out_wg_cy<9> (btns/c_btn/out_wg_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  btns/c_btn/out_wg_cy<10> (btns/c_btn/out_wg_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  btns/c_btn/out_wg_cy<11> (btns/c_btn/out_wg_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  btns/c_btn/out_wg_cy<12> (btns/c_btn/out_wg_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  btns/c_btn/out_wg_cy<13> (btns/c_btn/out_wg_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  btns/c_btn/out_wg_cy<14> (btns/c_btn/out_wg_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  btns/c_btn/out_wg_cy<15> (btns/c_btn/out_wg_cy<15>)
     MUXCY:CI->O          48   0.258   1.520  btns/c_btn/out_wg_cy<16> (db_btns<0>)
     LUT2:I1->O            1   0.205   0.000  image_transmit/store_configs/current_state_4_rstpot (image_transmit/store_configs/current_state_4_rstpot)
     FD_1:D                    0.102          image_transmit/store_configs/current_state_4
    ----------------------------------------
    Total                      4.154ns (1.653ns logic, 2.501ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              2.425ns (Levels of Logic = 2)
  Source:            uart_i (PAD)
  Destination:       receiver/next_state_0 (FF)
  Destination Clock: clk falling

  Data Path: uart_i to receiver/next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.898  uart_i_IBUF (uart_i_IBUF)
     LUT6:I2->O            1   0.203   0.000  receiver/Mmux_current_state[1]_PWR_5_o_wide_mux_22_OUT1 (receiver/current_state[1]_PWR_5_o_wide_mux_22_OUT<0>)
     FD_1:D                    0.102          receiver/next_state_0
    ----------------------------------------
    Total                      2.425ns (1.527ns logic, 0.898ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              5.073ns (Levels of Logic = 1)
  Source:            image_transmit/store_configs/current_state_0 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      clk falling

  Data Path: image_transmit/store_configs/current_state_0 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q           209   0.447   2.055  image_transmit/store_configs/current_state_0 (image_transmit/store_configs/current_state_0)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      5.073ns (3.018ns logic, 2.055ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 2)
  Source:            clk (PAD)
  Destination:       clk_out (PAD)

  Data Path: clk to clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  clk_IBUF (clk_out_OBUF)
     OBUF:I->O                 2.571          clk_out_OBUF (clk_out)
    ----------------------------------------
    Total                      4.372ns (3.793ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.705|    4.080|    4.612|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.20 secs
 
--> 

Total memory usage is 192756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   50 (   0 filtered)
Number of infos    :   18 (   0 filtered)

