--
-- Definition of a single port ROM for KCPSM program defined by 2032_example_5.ind_tabs.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2032_example_5.ind_tabs.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2032_example_5.ind_tabs.full_inst.asm;
--
architecture low_level_definition of 2032_example_5.ind_tabs.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "0020001801010000622661CD61CD61CD61CD619E622B0522618B622B05106215";
attribute INIT_01 of ram_256_x_16 : label is  "60840000000061C3C00100880009008000040158005000480040003800300028";
attribute INIT_02 of ram_256_x_16 : label is  "0B0B503900010B880A800000207F5023008000005445000200002080000160B4";
attribute INIT_03 of ram_256_x_16 : label is  "0A0550410A098A01CB01501F0B034042CA0154420A0550370A09CA018B01501F";
attribute INIT_04 of ram_256_x_16 : label is  "504A00800000547B000200002080000260B46084607D401F0B880A808A015442";
attribute INIT_05 of ram_256_x_16 : label is  "8B0150610B0B0A0B0A0940460A0B505B0AFFCA010A0B506800010B880000207F";
attribute INIT_06 of ram_256_x_16 : label is  "0A0B0A0040460A0B506E0A0A8A010A0B40638B0150460B0B0A0B0A000B884055";
attribute INIT_07 of ram_256_x_16 : label is  "0002000061C8401F607D40768B0150460B0B0A0B0A090B8840688B0150740B0B";
attribute INIT_08 of ram_256_x_16 : label is  "0B0060A160A104A805B006B807C008C809D00AD8611960E5400000000000547D";
attribute INIT_09 of ram_256_x_16 : label is  "60A90B000AF809F008E807E00700080009000A0854900B1F8B0160A1549A0A18";
attribute INIT_0A of ram_256_x_16 : label is  "2804270206000AF809F008E807E040008A008900880087008600850084064000";
attribute INIT_0B of ram_256_x_16 : label is  "055060E240C560DF055060DF50BE05000558622B0512615D400026202A102908";
attribute INIT_0C of ram_256_x_16 : label is  "61EB054D60D8020560E260D8020861EB052E60DF054860E240C560DF50C40500";
attribute INIT_0D of ram_256_x_16 : label is  "8530400054D9C301C20160DF050203034000622B8510058061EB057A61EB0548";
attribute INIT_0E of ram_256_x_16 : label is  "0303080109000A000B00007800700068006000000209400061EB0520400061EB";
attribute INIT_0F of ram_256_x_16 : label is  "C1010078A05800780070A05000700068A0480068006080400060510101000103";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"0020001801010000622661CD61CD61CD61CD619E622B0522618B622B05106215",
               INIT_01 => X"60840000000061C3C00100880009008000040158005000480040003800300028",
               INIT_02 => X"0B0B503900010B880A800000207F5023008000005445000200002080000160B4",
               INIT_03 => X"0A0550410A098A01CB01501F0B034042CA0154420A0550370A09CA018B01501F",
               INIT_04 => X"504A00800000547B000200002080000260B46084607D401F0B880A808A015442",
               INIT_05 => X"8B0150610B0B0A0B0A0940460A0B505B0AFFCA010A0B506800010B880000207F",
               INIT_06 => X"0A0B0A0040460A0B506E0A0A8A010A0B40638B0150460B0B0A0B0A000B884055",
               INIT_07 => X"0002000061C8401F607D40768B0150460B0B0A0B0A090B8840688B0150740B0B",
               INIT_08 => X"0B0060A160A104A805B006B807C008C809D00AD8611960E5400000000000547D",
               INIT_09 => X"60A90B000AF809F008E807E00700080009000A0854900B1F8B0160A1549A0A18",
               INIT_0A => X"2804270206000AF809F008E807E040008A008900880087008600850084064000",
               INIT_0B => X"055060E240C560DF055060DF50BE05000558622B0512615D400026202A102908",
               INIT_0C => X"61EB054D60D8020560E260D8020861EB052E60DF054860E240C560DF50C40500",
               INIT_0D => X"8530400054D9C301C20160DF050203034000622B8510058061EB057A61EB0548",
               INIT_0E => X"0303080109000A000B00007800700068006000000209400061EB0520400061EB",
               INIT_0F => X"C1010078A05800780070A05000700068A0480068006080400060510101000103",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2032_example_5.ind_tabs.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

