Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:40:42 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0_MulnS_0/post_route_timing.rpt
| Design       : myproject_mul_16s_12ns_26_2_0_MulnS_0
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
a[0]                           p_reg/A[0]                     inf           
a[10]                          p_reg/A[10]                    inf           
a[11]                          p_reg/A[11]                    inf           
a[12]                          p_reg/A[12]                    inf           
a[13]                          p_reg/A[13]                    inf           
a[14]                          p_reg/A[14]                    inf           
a[15]                          p_reg/A[15]                    inf           
a[1]                           p_reg/A[1]                     inf           
a[2]                           p_reg/A[2]                     inf           
a[3]                           p_reg/A[3]                     inf           
a[4]                           p_reg/A[4]                     inf           
a[5]                           p_reg/A[5]                     inf           
a[6]                           p_reg/A[6]                     inf           
a[7]                           p_reg/A[7]                     inf           
a[8]                           p_reg/A[8]                     inf           
a[9]                           p_reg/A[9]                     inf           
b[0]                           p_reg/B[0]                     inf           
b[10]                          p_reg/B[10]                    inf           
b[11]                          p_reg/B[11]                    inf           
b[1]                           p_reg/B[1]                     inf           
b[2]                           p_reg/B[2]                     inf           
b[3]                           p_reg/B[3]                     inf           
b[4]                           p_reg/B[4]                     inf           
b[5]                           p_reg/B[5]                     inf           
b[6]                           p_reg/B[6]                     inf           
b[7]                           p_reg/B[7]                     inf           
b[8]                           p_reg/B[8]                     inf           
b[9]                           p_reg/B[9]                     inf           
ce                             p_reg/CEP                      inf           
p_reg/CLK                      p[0]                           inf           
p_reg/CLK                      p[10]                          inf           
p_reg/CLK                      p[11]                          inf           
p_reg/CLK                      p[12]                          inf           
p_reg/CLK                      p[13]                          inf           
p_reg/CLK                      p[14]                          inf           
p_reg/CLK                      p[15]                          inf           
p_reg/CLK                      p[16]                          inf           
p_reg/CLK                      p[17]                          inf           
p_reg/CLK                      p[18]                          inf           
p_reg/CLK                      p[19]                          inf           
p_reg/CLK                      p[1]                           inf           
p_reg/CLK                      p[20]                          inf           
p_reg/CLK                      p[21]                          inf           
p_reg/CLK                      p[22]                          inf           
p_reg/CLK                      p[23]                          inf           
p_reg/CLK                      p[24]                          inf           
p_reg/CLK                      p[25]                          inf           
p_reg/CLK                      p[2]                           inf           
p_reg/CLK                      p[3]                           inf           
p_reg/CLK                      p[4]                           inf           
p_reg/CLK                      p[5]                           inf           
p_reg/CLK                      p[6]                           inf           
p_reg/CLK                      p[7]                           inf           
p_reg/CLK                      p[8]                           inf           
p_reg/CLK                      p[9]                           inf           



