<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>F:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="8.948" period="10.000" constraintValue="10.000" deviceLimit="1.052" freqLimit="950.570" physResource="glb_clk_src_inst/pll_base_inst/PLL_ADV/CLKOUT1" logResource="glb_clk_src_inst/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="glb_clk_src_inst/clkout1"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="glb_clk_src_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="glb_clk_src_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="glb_clk_src_inst/clkin1"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="glb_clk_src_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="glb_clk_src_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="glb_clk_src_inst/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_glb_clk_src_inst_clkout0 = PERIOD TIMEGRP &quot;glb_clk_src_inst_clkout0&quot;         TS_sys_clk_pin * 0.2 HIGH 50%;</twConstName><twItemCnt>872</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>237</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.177</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point data_gen_inst/state_reg_FSM_FFd2_1 (SLICE_X6Y29.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.823</twSlack><twSrc BELType="FF">debounce_inst_send_enable/key_sec</twSrc><twDest BELType="FF">data_gen_inst/state_reg_FSM_FFd2_1</twDest><twTotPathDel>4.008</twTotPathDel><twClkSkew dest = "0.723" src = "0.743">0.020</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>debounce_inst_send_enable/key_sec</twSrc><twDest BELType='FF'>data_gen_inst/state_reg_FSM_FFd2_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>debounce_inst_send_enable/key_rst</twComp><twBEL>debounce_inst_send_enable/key_sec</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>debounce_inst_send_enable/key_sec</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_gen_inst/state_reg_FSM_FFd1</twComp><twBEL>data_gen_inst/state_reg_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>data_gen_inst/state_reg_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>data_gen_inst/state_reg_FSM_FFd2_1</twComp><twBEL>data_gen_inst/state_reg_FSM_FFd2_1</twBEL></twPathDel><twLogDel>0.849</twLogDel><twRouteDel>3.159</twRouteDel><twTotDel>4.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.520</twSlack><twSrc BELType="FF">data_gen_inst/counter_reg_3</twSrc><twDest BELType="FF">data_gen_inst/state_reg_FSM_FFd2_1</twDest><twTotPathDel>3.321</twTotPathDel><twClkSkew dest = "0.330" src = "0.340">0.010</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_gen_inst/counter_reg_3</twSrc><twDest BELType='FF'>data_gen_inst/state_reg_FSM_FFd2_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X9Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>data_gen_inst/counter_reg&lt;3&gt;</twComp><twBEL>data_gen_inst/counter_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>data_gen_inst/counter_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>data_gen_inst/state_reg_FSM_FFd1</twComp><twBEL>data_gen_inst/GND_9_o_GND_9_o_equal_11_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>data_gen_inst/GND_9_o_GND_9_o_equal_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_gen_inst/state_reg_FSM_FFd1</twComp><twBEL>data_gen_inst/state_reg_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>data_gen_inst/state_reg_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>data_gen_inst/state_reg_FSM_FFd2_1</twComp><twBEL>data_gen_inst/state_reg_FSM_FFd2_1</twBEL></twPathDel><twLogDel>1.140</twLogDel><twRouteDel>2.181</twRouteDel><twTotDel>3.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.628</twSlack><twSrc BELType="FF">data_gen_inst/counter_reg_1</twSrc><twDest BELType="FF">data_gen_inst/state_reg_FSM_FFd2_1</twDest><twTotPathDel>3.213</twTotPathDel><twClkSkew dest = "0.330" src = "0.340">0.010</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_gen_inst/counter_reg_1</twSrc><twDest BELType='FF'>data_gen_inst/state_reg_FSM_FFd2_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X9Y29.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>data_gen_inst/counter_reg&lt;3&gt;</twComp><twBEL>data_gen_inst/counter_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>data_gen_inst/counter_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>data_gen_inst/state_reg_FSM_FFd1</twComp><twBEL>data_gen_inst/GND_9_o_GND_9_o_equal_11_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>data_gen_inst/GND_9_o_GND_9_o_equal_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_gen_inst/state_reg_FSM_FFd1</twComp><twBEL>data_gen_inst/state_reg_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>data_gen_inst/state_reg_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>data_gen_inst/state_reg_FSM_FFd2_1</twComp><twBEL>data_gen_inst/state_reg_FSM_FFd2_1</twBEL></twPathDel><twLogDel>1.228</twLogDel><twRouteDel>1.985</twRouteDel><twTotDel>3.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point data_gen_inst/PRBS_GENERATE/DATA_OUT_3 (SLICE_X14Y28.C1), 5 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.264</twSlack><twSrc BELType="FF">data_gen_inst/counter_reg_0</twSrc><twDest BELType="FF">data_gen_inst/PRBS_GENERATE/DATA_OUT_3</twDest><twTotPathDel>3.533</twTotPathDel><twClkSkew dest = "0.598" src = "0.652">0.054</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_gen_inst/counter_reg_0</twSrc><twDest BELType='FF'>data_gen_inst/PRBS_GENERATE/DATA_OUT_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X9Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>data_gen_inst/counter_reg&lt;3&gt;</twComp><twBEL>data_gen_inst/counter_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>data_gen_inst/counter_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/prbs_reg&lt;9&gt;</twComp><twBEL>data_gen_inst/Mmux_prbs_send_enable11_cepot</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.575</twDelInfo><twComp>data_gen_inst/Mmux_prbs_send_enable11_cepot</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;3&gt;</twComp><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_3_rstpot</twBEL><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_3</twBEL></twPathDel><twLogDel>1.034</twLogDel><twRouteDel>2.499</twRouteDel><twTotDel>3.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.440</twSlack><twSrc BELType="FF">data_gen_inst/counter_reg_3</twSrc><twDest BELType="FF">data_gen_inst/PRBS_GENERATE/DATA_OUT_3</twDest><twTotPathDel>3.357</twTotPathDel><twClkSkew dest = "0.598" src = "0.652">0.054</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_gen_inst/counter_reg_3</twSrc><twDest BELType='FF'>data_gen_inst/PRBS_GENERATE/DATA_OUT_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X9Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>data_gen_inst/counter_reg&lt;3&gt;</twComp><twBEL>data_gen_inst/counter_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>data_gen_inst/counter_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/prbs_reg&lt;9&gt;</twComp><twBEL>data_gen_inst/Mmux_prbs_send_enable11_cepot</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.575</twDelInfo><twComp>data_gen_inst/Mmux_prbs_send_enable11_cepot</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;3&gt;</twComp><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_3_rstpot</twBEL><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_3</twBEL></twPathDel><twLogDel>1.034</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>3.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.585</twSlack><twSrc BELType="FF">data_gen_inst/counter_reg_4</twSrc><twDest BELType="FF">data_gen_inst/PRBS_GENERATE/DATA_OUT_3</twDest><twTotPathDel>3.213</twTotPathDel><twClkSkew dest = "0.598" src = "0.651">0.053</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_gen_inst/counter_reg_4</twSrc><twDest BELType='FF'>data_gen_inst/PRBS_GENERATE/DATA_OUT_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X10Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>data_gen_inst/counter_reg&lt;4&gt;</twComp><twBEL>data_gen_inst/counter_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>data_gen_inst/counter_reg&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/prbs_reg&lt;9&gt;</twComp><twBEL>data_gen_inst/Mmux_prbs_send_enable11_cepot</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.575</twDelInfo><twComp>data_gen_inst/Mmux_prbs_send_enable11_cepot</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;3&gt;</twComp><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_3_rstpot</twBEL><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_3</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.133</twRouteDel><twTotDel>3.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point data_gen_inst/PRBS_GENERATE/DATA_OUT_7 (SLICE_X13Y28.C2), 5 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.282</twSlack><twSrc BELType="FF">data_gen_inst/counter_reg_0</twSrc><twDest BELType="FF">data_gen_inst/PRBS_GENERATE/DATA_OUT_7</twDest><twTotPathDel>3.514</twTotPathDel><twClkSkew dest = "0.597" src = "0.652">0.055</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_gen_inst/counter_reg_0</twSrc><twDest BELType='FF'>data_gen_inst/PRBS_GENERATE/DATA_OUT_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X9Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>data_gen_inst/counter_reg&lt;3&gt;</twComp><twBEL>data_gen_inst/counter_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>data_gen_inst/counter_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/prbs_reg&lt;9&gt;</twComp><twBEL>data_gen_inst/Mmux_prbs_send_enable11_cepot</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>data_gen_inst/Mmux_prbs_send_enable11_cepot</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;7&gt;</twComp><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_7_rstpot</twBEL><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_7</twBEL></twPathDel><twLogDel>1.058</twLogDel><twRouteDel>2.456</twRouteDel><twTotDel>3.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.458</twSlack><twSrc BELType="FF">data_gen_inst/counter_reg_3</twSrc><twDest BELType="FF">data_gen_inst/PRBS_GENERATE/DATA_OUT_7</twDest><twTotPathDel>3.338</twTotPathDel><twClkSkew dest = "0.597" src = "0.652">0.055</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_gen_inst/counter_reg_3</twSrc><twDest BELType='FF'>data_gen_inst/PRBS_GENERATE/DATA_OUT_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X9Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>data_gen_inst/counter_reg&lt;3&gt;</twComp><twBEL>data_gen_inst/counter_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>data_gen_inst/counter_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/prbs_reg&lt;9&gt;</twComp><twBEL>data_gen_inst/Mmux_prbs_send_enable11_cepot</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>data_gen_inst/Mmux_prbs_send_enable11_cepot</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;7&gt;</twComp><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_7_rstpot</twBEL><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_7</twBEL></twPathDel><twLogDel>1.058</twLogDel><twRouteDel>2.280</twRouteDel><twTotDel>3.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.603</twSlack><twSrc BELType="FF">data_gen_inst/counter_reg_4</twSrc><twDest BELType="FF">data_gen_inst/PRBS_GENERATE/DATA_OUT_7</twDest><twTotPathDel>3.194</twTotPathDel><twClkSkew dest = "0.597" src = "0.651">0.054</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.149</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_gen_inst/counter_reg_4</twSrc><twDest BELType='FF'>data_gen_inst/PRBS_GENERATE/DATA_OUT_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X10Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>data_gen_inst/counter_reg&lt;4&gt;</twComp><twBEL>data_gen_inst/counter_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>data_gen_inst/counter_reg&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/prbs_reg&lt;9&gt;</twComp><twBEL>data_gen_inst/Mmux_prbs_send_enable11_cepot</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>data_gen_inst/Mmux_prbs_send_enable11_cepot</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;7&gt;</twComp><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_7_rstpot</twBEL><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_7</twBEL></twPathDel><twLogDel>1.104</twLogDel><twRouteDel>2.090</twRouteDel><twTotDel>3.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_glb_clk_src_inst_clkout0 = PERIOD TIMEGRP &quot;glb_clk_src_inst_clkout0&quot;
        TS_sys_clk_pin * 0.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point data_gen_inst/PRBS_GENERATE/DATA_OUT_2 (SLICE_X14Y28.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">data_gen_inst/PRBS_GENERATE/DATA_OUT_2</twSrc><twDest BELType="FF">data_gen_inst/PRBS_GENERATE/DATA_OUT_2</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>data_gen_inst/PRBS_GENERATE/DATA_OUT_2</twSrc><twDest BELType='FF'>data_gen_inst/PRBS_GENERATE/DATA_OUT_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X14Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;3&gt;</twComp><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;3&gt;</twComp><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_2_rstpot</twBEL><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_2</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point data_gen_inst/PRBS_GENERATE/DATA_OUT_0 (SLICE_X14Y29.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">data_gen_inst/PRBS_GENERATE/DATA_OUT_0</twSrc><twDest BELType="FF">data_gen_inst/PRBS_GENERATE/DATA_OUT_0</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>data_gen_inst/PRBS_GENERATE/DATA_OUT_0</twSrc><twDest BELType='FF'>data_gen_inst/PRBS_GENERATE/DATA_OUT_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X14Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;1&gt;</twComp><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;1&gt;</twComp><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_0_rstpot</twBEL><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point reset_inst/syn_block_0/data_sync_reg3 (SLICE_X12Y24.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">reset_inst/syn_block_0/data_sync_reg2</twSrc><twDest BELType="FF">reset_inst/syn_block_0/data_sync_reg3</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>reset_inst/syn_block_0/data_sync_reg2</twSrc><twDest BELType='FF'>reset_inst/syn_block_0/data_sync_reg3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X12Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>reset_inst/syn_block_0/data_sync3</twComp><twBEL>reset_inst/syn_block_0/data_sync_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>reset_inst/syn_block_0/data_sync2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y24.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>reset_inst/syn_block_0/data_sync3</twComp><twBEL>reset_inst/syn_block_0/data_sync_reg3</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10mhz</twDestClk><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_glb_clk_src_inst_clkout0 = PERIOD TIMEGRP &quot;glb_clk_src_inst_clkout0&quot;
        TS_sys_clk_pin * 0.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="97.334" period="100.000" constraintValue="100.000" deviceLimit="2.666" freqLimit="375.094" physResource="glb_clk_src_inst/clkout1_buf/I0" logResource="glb_clk_src_inst/clkout1_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="glb_clk_src_inst/clkout0"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tcp" slack="99.520" period="100.000" constraintValue="100.000" deviceLimit="0.480" freqLimit="2083.333" physResource="data_gen_inst/PRBS_GENERATE/prbs_reg&lt;9&gt;/CLK" logResource="data_gen_inst/PRBS_GENERATE/prbs_reg_9/CK" locationPin="SLICE_X8Y29.CLK" clockNet="clk_10mhz"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="99.520" period="100.000" constraintValue="100.000" deviceLimit="0.480" freqLimit="2083.333" physResource="debounce_inst_send_enable/key_rst_pre/CLK" logResource="debounce_inst_send_enable/key_rst_pre/CK" locationPin="SLICE_X8Y37.CLK" clockNet="clk_10mhz"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_glb_clk_src_inst_clkout1 = PERIOD TIMEGRP &quot;glb_clk_src_inst_clkout1&quot;         TS_sys_clk_pin * 2 HIGH 50%;</twConstName><twItemCnt>105</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>75</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.211</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point para_to_serial_inst/para_reg_9 (SLICE_X17Y28.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.789</twSlack><twSrc BELType="FF">reset_inst/reset_sync</twSrc><twDest BELType="FF">para_to_serial_inst/para_reg_9</twDest><twTotPathDel>3.306</twTotPathDel><twClkSkew dest = "1.321" src = "1.957">0.636</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.269</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset_inst/reset_sync</twSrc><twDest BELType='FF'>para_to_serial_inst/para_reg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X12Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reset_inst/dcm_locked_sync_pre</twComp><twBEL>reset_inst/reset_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.368</twDelInfo><twComp>reset_inst/reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>para_to_serial_inst/para_reg&lt;9&gt;</twComp><twBEL>para_to_serial_inst/para_reg_9</twBEL></twPathDel><twLogDel>0.938</twLogDel><twRouteDel>2.368</twRouteDel><twTotDel>3.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point para_to_serial_inst/para_reg_8 (SLICE_X17Y28.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.792</twSlack><twSrc BELType="FF">reset_inst/reset_sync</twSrc><twDest BELType="FF">para_to_serial_inst/para_reg_8</twDest><twTotPathDel>3.303</twTotPathDel><twClkSkew dest = "1.321" src = "1.957">0.636</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.269</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset_inst/reset_sync</twSrc><twDest BELType='FF'>para_to_serial_inst/para_reg_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X12Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reset_inst/dcm_locked_sync_pre</twComp><twBEL>reset_inst/reset_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.368</twDelInfo><twComp>reset_inst/reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>para_to_serial_inst/para_reg&lt;9&gt;</twComp><twBEL>para_to_serial_inst/para_reg_8</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>2.368</twRouteDel><twTotDel>3.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point para_to_serial_inst/para_reg_1 (SLICE_X15Y29.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.231</twSlack><twSrc BELType="FF">data_gen_inst/PRBS_GENERATE/DATA_OUT_1</twSrc><twDest BELType="FF">para_to_serial_inst/para_reg_1</twDest><twTotPathDel>2.855</twTotPathDel><twClkSkew dest = "1.321" src = "1.966">0.645</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.269</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_gen_inst/PRBS_GENERATE/DATA_OUT_1</twSrc><twDest BELType='FF'>para_to_serial_inst/para_reg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X14Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;1&gt;</twComp><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.006</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>para_to_serial_inst/para_reg&lt;3&gt;</twComp><twBEL>para_to_serial_inst/Mmux_para_reg[8]_para_in[9]_mux_4_OUT21</twBEL><twBEL>para_to_serial_inst/para_reg_1</twBEL></twPathDel><twLogDel>0.849</twLogDel><twRouteDel>2.006</twRouteDel><twTotDel>2.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_glb_clk_src_inst_clkout1 = PERIOD TIMEGRP &quot;glb_clk_src_inst_clkout1&quot;
        TS_sys_clk_pin * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point para_to_serial_inst/para_reg_9 (SLICE_X17Y28.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">data_gen_inst/PRBS_GENERATE/DATA_OUT_9</twSrc><twDest BELType="FF">para_to_serial_inst/para_reg_9</twDest><twTotPathDel>0.609</twTotPathDel><twClkSkew dest = "0.933" src = "0.612">-0.321</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.269</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>data_gen_inst/PRBS_GENERATE/DATA_OUT_9</twSrc><twDest BELType='FF'>para_to_serial_inst/para_reg_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X16Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;9&gt;</twComp><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.160</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>para_to_serial_inst/para_reg&lt;9&gt;</twComp><twBEL>para_to_serial_inst/Mmux_para_reg[8]_para_in[9]_mux_4_OUT101</twBEL><twBEL>para_to_serial_inst/para_reg_9</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>0.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twDestClk><twPctLog>73.7</twPctLog><twPctRoute>26.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point para_to_serial_inst/para_reg_6 (SLICE_X13Y29.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.079</twSlack><twSrc BELType="FF">data_gen_inst/PRBS_GENERATE/DATA_OUT_6</twSrc><twDest BELType="FF">para_to_serial_inst/para_reg_6</twDest><twTotPathDel>0.669</twTotPathDel><twClkSkew dest = "0.933" src = "0.612">-0.321</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.269</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>data_gen_inst/PRBS_GENERATE/DATA_OUT_6</twSrc><twDest BELType='FF'>para_to_serial_inst/para_reg_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X13Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;7&gt;</twComp><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.256</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>para_to_serial_inst/para_reg&lt;7&gt;</twComp><twBEL>para_to_serial_inst/Mmux_para_reg[8]_para_in[9]_mux_4_OUT71</twBEL><twBEL>para_to_serial_inst/para_reg_6</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.256</twRouteDel><twTotDel>0.669</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point para_to_serial_inst/para_reg_3 (SLICE_X15Y29.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.110</twSlack><twSrc BELType="FF">data_gen_inst/PRBS_GENERATE/DATA_OUT_3</twSrc><twDest BELType="FF">para_to_serial_inst/para_reg_3</twDest><twTotPathDel>0.699</twTotPathDel><twClkSkew dest = "0.933" src = "0.613">-0.320</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.289" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.269</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>data_gen_inst/PRBS_GENERATE/DATA_OUT_3</twSrc><twDest BELType='FF'>para_to_serial_inst/para_reg_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X14Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;3&gt;</twComp><twBEL>data_gen_inst/PRBS_GENERATE/DATA_OUT_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>data_gen_inst/PRBS_GENERATE/DATA_OUT&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>para_to_serial_inst/para_reg&lt;3&gt;</twComp><twBEL>para_to_serial_inst/Mmux_para_reg[8]_para_in[9]_mux_4_OUT41</twBEL><twBEL>para_to_serial_inst/para_reg_3</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_glb_clk_src_inst_clkout1 = PERIOD TIMEGRP &quot;glb_clk_src_inst_clkout1&quot;
        TS_sys_clk_pin * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="glb_clk_src_inst/clkout2_buf/I0" logResource="glb_clk_src_inst/clkout2_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="glb_clk_src_inst/clkout1"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tcp" slack="9.520" period="10.000" constraintValue="10.000" deviceLimit="0.480" freqLimit="2083.333" physResource="para_to_serial_inst/counter[3]_PWR_11_o_equal_2_o/CLK" logResource="para_to_serial_inst/counter_2/CK" locationPin="SLICE_X16Y29.CLK" clockNet="clk_100mhz"/><twPinLimit anchorID="55" type="MINPERIOD" name="Tcp" slack="9.530" period="10.000" constraintValue="10.000" deviceLimit="0.470" freqLimit="2127.660" physResource="para_to_serial_inst/para_reg&lt;7&gt;/CLK" logResource="para_to_serial_inst/para_reg_4/CK" locationPin="SLICE_X13Y29.CLK" clockNet="clk_100mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="56"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="8.422" errors="0" errorRollup="0" items="0" itemsRollup="977"/><twConstRollup name="TS_glb_clk_src_inst_clkout0" fullName="TS_glb_clk_src_inst_clkout0 = PERIOD TIMEGRP &quot;glb_clk_src_inst_clkout0&quot;         TS_sys_clk_pin * 0.2 HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="4.177" actualRollup="N/A" errors="0" errorRollup="0" items="872" itemsRollup="0"/><twConstRollup name="TS_glb_clk_src_inst_clkout1" fullName="TS_glb_clk_src_inst_clkout1 = PERIOD TIMEGRP &quot;glb_clk_src_inst_clkout1&quot;         TS_sys_clk_pin * 2 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="4.211" actualRollup="N/A" errors="0" errorRollup="0" items="105" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="57">0</twUnmetConstCnt><twDataSheet anchorID="58" twNameLen="15"><twClk2SUList anchorID="59" twDestWidth="9"><twDest>SYSCLK_IN</twDest><twClk2SU><twSrc>SYSCLK_IN</twSrc><twRiseRise>4.211</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="60"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>977</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>491</twConnCnt></twConstCov><twStats anchorID="61"><twMinPer>5.000</twMinPer><twFootnote number="1" /><twMaxFreq>200.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Jul 19 21:33:40 2019 </twTimestamp></twFoot><twClientInfo anchorID="62"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4574 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
