srcscan starts
ERROR: cannot open verilog file C:/Users/ALINX0~1/AppData/Local/Temp/VivadoEditorAssist5928906200267618509.tmp (SORT-1002)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/std/standard.vhd" into library std (VHDL-9003)
INFO: analyzing package STANDARD (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/std/textio.vhd" into library std (VHDL-9003)
INFO: analyzing package TEXTIO (VHDL-1014)
INFO: analyzing package body TEXTIO (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToSynopsys/attributes.vhd" into library synopsys (VHDL-9003)
INFO: analyzing package ATTRIBUTES (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee/distributable/std_logic_1164.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_1164 (VHDL-1014)
INFO: analyzing package body std_logic_1164 (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee/distributable/numeric_std.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD (VHDL-1014)
INFO: analyzing package body NUMERIC_STD (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee/distributable/numeric_bit.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT (VHDL-1014)
INFO: analyzing package body NUMERIC_BIT (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_arith.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_arith (VHDL-1014)
INFO: analyzing package body std_logic_arith (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_unsigned.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_UNSIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_signed.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_SIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_SIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_misc (VHDL-1014)
INFO: analyzing package body std_logic_misc (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_TEXTIO (VHDL-1014)
INFO: analyzing package body STD_LOGIC_TEXTIO (VHDL-1013)
ERROR: cannot open vhdl file C:/Xilinx/Vivado/2017.4/data/vhdl/src/ieee/restricted/math_real.vhd (VHDL-1515)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" into library unisim (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/unimacro_VCOMP.vhd" into library unimacro (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing package body VCOMPONENTS (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/vhdl/src/../../parts/xilinx/rtl/lib/vhdl/xst/src/mixed_lang_vltype.vhd" into library vl (VHDL-9003)
INFO: analyzing package vl_types (VHDL-1014)
INFO: analyzing package body vl_types (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd" into library xpm (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/DVI_Constants.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package DVI_Constants (VHDL-1014)
INFO: analyzing package body DVI_Constants (VHDL-1013)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/ChannelBond.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity ChannelBond (VHDL-1012)
INFO: analyzing architecture Behavioral of entity channelbond (VHDL-9006)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/SyncAsync.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity SyncAsync (VHDL-1012)
INFO: analyzing architecture Behavioral of entity syncasync (VHDL-9006)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/SyncAsyncReset.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity ResetBridge (VHDL-1012)
INFO: analyzing architecture Behavioral of entity resetbridge (VHDL-9006)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/ClockGen.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity ClockGen (VHDL-1012)
INFO: analyzing architecture Behavioral of entity clockgen (VHDL-9006)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/GlitchFilter.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity GlitchFilter (VHDL-1012)
INFO: analyzing architecture Behavioral of entity glitchfilter (VHDL-9006)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/TWI_SlaveCtl.vhd" into library xil_defaultlib (VHDL-9003)
Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/TWI_SlaveCtl.vhd(62): ERROR: 'math_real' is not compiled in library ieee (VHDL-1240)
INFO: analyzing entity TWI_SlaveCtl (VHDL-1012)
INFO: analyzing architecture Behavioral of entity twi_slavectl (VHDL-9006)
Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/TWI_SlaveCtl.vhd(89): ERROR: ceil is not declared (VHDL-1241)
Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/TWI_SlaveCtl.vhd(89): ERROR: near natural ; type conversion expression type cannot be determined uniquely (VHDL-1155)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/EEPROM_8b.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity EEPROM_8b (VHDL-1012)
INFO: analyzing architecture Behavioral of entity eeprom_8b (VHDL-9006)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/InputSERDES.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity InputSERDES (VHDL-1012)
INFO: analyzing architecture Behavioral of entity inputserdes (VHDL-9006)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/OutputSERDES.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity OutputSERDES (VHDL-1012)
INFO: analyzing architecture Behavioral of entity outputserdes (VHDL-9006)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/PhaseAlign.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity PhaseAlign (VHDL-1012)
INFO: analyzing architecture Behavioral of entity phasealign (VHDL-9006)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/ResyncToBUFG.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity ResyncToBUFG (VHDL-1012)
INFO: analyzing architecture Behavioral of entity resynctobufg (VHDL-9006)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/SyncBase.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity SyncBase (VHDL-1012)
INFO: analyzing architecture Behavioral of entity syncbase (VHDL-9006)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/TMDS_Clocking.vhd" into library xil_defaultlib (VHDL-9003)
Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/TMDS_Clocking.vhd(51): ERROR: 'math_real' is not compiled in library ieee (VHDL-1240)
INFO: analyzing entity TMDS_Clocking (VHDL-1012)
INFO: analyzing architecture Behavioral of entity tmds_clocking (VHDL-9006)
Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/TMDS_Clocking.vhd(128): ERROR: actual for formal port arst is neither a static name nor a globally static expression (VHDL-1443)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/TMDS_Decoder.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity TMDS_Decoder (VHDL-1012)
Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/TMDS_Decoder.vhd(71): INFO: The direction of input port <refclk> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing architecture Behavioral of entity tmds_decoder (VHDL-9006)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/TMDS_Encoder.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity TMDS_Encoder (VHDL-1012)
INFO: analyzing architecture Behavioral of entity tmds_encoder (VHDL-9006)
Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/TMDS_Encoder.vhd(90): ERROR: indexed name is not a type (VHDL-1238)
Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/TMDS_Encoder.vhd(112): ERROR: type error near sum_bits ; expected type unsigned (VHDL-1272)
Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/TMDS_Encoder.vhd(137): ERROR: type error near sum_bits ; expected type unsigned (VHDL-1272)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/dvi2rgb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity dvi2rgb (VHDL-1012)
INFO: analyzing architecture Behavioral of entity dvi2rgb (VHDL-9006)
Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/dvi2rgb.vhd(159): ERROR: actual for formal port arst is neither a static name nor a globally static expression (VHDL-1443)
Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/dvi2rgb.vhd(180): ERROR: actual for formal port potherchrdy is neither a static name nor a globally static expression (VHDL-1443)
Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/dvi2rgb.vhd(181): ERROR: actual for formal port potherchvld is neither a static name nor a globally static expression (VHDL-1443)
-- Analyzing VHDL file "Z:/project/AX/AX7035/Verilog/hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/rgb2dvi.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity rgb2dvi (VHDL-1012)
INFO: analyzing architecture Behavioral of entity rgb2dvi (VHDL-9006)
ERROR: cannot open verilog file C:/Users/ALINX0~1/AppData/Local/Temp/VivadoEditorAssist5928906200267618509.tmp (VERI-1517)
srcscan exits with return value 0
