X86_64 3.SB+mfence+rfi+po-rfi
"MFencedWR Fre Rfi Fre PodWW Rfi Fre"
Cycle=Rfi Fre PodWW Rfi Fre MFencedWR Fre
Relax=Rfi
Safe=Fre PodWW MFencedWR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=T,2:y=F,2:x=T
Com=Fr Fr Fr
Orig=MFencedWR Fre Rfi Fre PodWW Rfi Fre
Align=
{
uint64_t y; uint64_t x; uint64_t 2:rax; uint64_t 1:rax; uint64_t 0:rax;

}
 P0            | P1            | P2            ;
 movq $2,(x)   | movq $1,(y)   | movq $2,(y)   ;
 mfence        | movq (y),%rax | movq $1,(x)   ;
 movq (y),%rax |               | movq (x),%rax ;
exists (x=2 /\ y=2 /\ 0:rax=0 /\ 1:rax=1 /\ 2:rax=1)
