
*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 41837
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 544469
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2446.621 ; gain = 361.766 ; free physical = 32470 ; free virtual = 47525
Synthesis current peak Physical Memory [PSS] (MB): peak = 1689.979; parent = 1547.958; children = 142.021
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3452.375; parent = 2452.562; children = 999.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-543452-yavin/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-543452-yavin/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.527 ; gain = 442.672 ; free physical = 32635 ; free virtual = 47585
Synthesis current peak Physical Memory [PSS] (MB): peak = 1689.979; parent = 1547.958; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3527.344; parent = 2527.531; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2542.371 ; gain = 457.516 ; free physical = 32604 ; free virtual = 47554
Synthesis current peak Physical Memory [PSS] (MB): peak = 1689.979; parent = 1547.958; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3542.188; parent = 2542.375; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2542.371 ; gain = 457.516 ; free physical = 32629 ; free virtual = 47579
Synthesis current peak Physical Memory [PSS] (MB): peak = 1689.979; parent = 1547.958; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3542.188; parent = 2542.375; children = 999.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2542.371 ; gain = 0.000 ; free physical = 32634 ; free virtual = 47585
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/add_float_top.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/add_float_top.xdc]
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.277 ; gain = 0.000 ; free physical = 32377 ; free virtual = 47327
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2619.277 ; gain = 0.000 ; free physical = 32376 ; free virtual = 47326
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 31632 ; free virtual = 46582
Synthesis current peak Physical Memory [PSS] (MB): peak = 1689.979; parent = 1547.958; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 31615 ; free virtual = 46565
Synthesis current peak Physical Memory [PSS] (MB): peak = 1689.979; parent = 1547.958; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 31621 ; free virtual = 46570
Synthesis current peak Physical Memory [PSS] (MB): peak = 1689.979; parent = 1547.958; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 31603 ; free virtual = 46554
Synthesis current peak Physical Memory [PSS] (MB): peak = 1689.979; parent = 1547.958; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 31384 ; free virtual = 46340
Synthesis current peak Physical Memory [PSS] (MB): peak = 1689.979; parent = 1547.958; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 30804 ; free virtual = 45760
Synthesis current peak Physical Memory [PSS] (MB): peak = 1754.001; parent = 1614.712; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 30796 ; free virtual = 45753
Synthesis current peak Physical Memory [PSS] (MB): peak = 1754.048; parent = 1614.760; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 30786 ; free virtual = 45742
Synthesis current peak Physical Memory [PSS] (MB): peak = 1754.438; parent = 1615.150; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 30551 ; free virtual = 45501
Synthesis current peak Physical Memory [PSS] (MB): peak = 1754.438; parent = 1615.150; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 30549 ; free virtual = 45499
Synthesis current peak Physical Memory [PSS] (MB): peak = 1754.438; parent = 1615.150; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 30545 ; free virtual = 45494
Synthesis current peak Physical Memory [PSS] (MB): peak = 1754.438; parent = 1615.150; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 30528 ; free virtual = 45478
Synthesis current peak Physical Memory [PSS] (MB): peak = 1754.438; parent = 1615.150; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 30535 ; free virtual = 45485
Synthesis current peak Physical Memory [PSS] (MB): peak = 1754.438; parent = 1615.150; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 30532 ; free virtual = 45482
Synthesis current peak Physical Memory [PSS] (MB): peak = 1754.438; parent = 1615.152; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 30501 ; free virtual = 45486
Synthesis current peak Physical Memory [PSS] (MB): peak = 1754.438; parent = 1615.168; children = 142.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3587.078; parent = 2587.266; children = 999.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2619.277 ; gain = 457.516 ; free physical = 30595 ; free virtual = 45609
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2619.277 ; gain = 534.422 ; free physical = 30572 ; free virtual = 45628
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2619.277 ; gain = 0.000 ; free physical = 30564 ; free virtual = 45620
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.277 ; gain = 0.000 ; free physical = 30697 ; free virtual = 45647
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d358a8a4
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2619.277 ; gain = 868.984 ; free physical = 30914 ; free virtual = 45864
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 15:12:17 2023...
