<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>OSLSR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">OSLSR_EL1, OS Lock Status Register</h1><p>The OSLSR_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Provides the status of the OS lock.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>RO</td><td>RO</td><td>RO</td><td>RO</td><td>RO</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TDOSA==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TDOSA==1, read accesses to this register from EL1 and EL2 are trapped to EL3.</p>
        <h2>Configuration</h2><p>AArch64 System register OSLSR_EL1
                is architecturally mapped to
              AArch32 System register <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.
          </p><p>This register is in the Cold reset domain.
                Some or all RW fields of this register have defined reset values. 
                
        On a Cold reset these apply
      
                only if the PE resets into an Exception level that is using AArch64. 
                Otherwise,
                
                  on a Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              The register is not affected by a Warm reset.</p><h2>Attributes</h2>
          <p>OSLSR_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The OSLSR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#OSLM[1]">OSLM[1]</a></td><td class="lr" colspan="1"><a href="#nTT">nTT</a></td><td class="lr" colspan="1"><a href="#OSLK">OSLK</a></td><td class="lr" colspan="1"><a href="#OSLM[0]">OSLM[0]</a></td></tr></tbody></table><h4 id="0">
                Bits [31:4]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="OSLM[1]">OSLM[1], bit [3]
              </h4>
              <p>See below for description of the OSLM field.</p>
            <h4 id="nTT">nTT, bit [2]
              </h4>
              <p>Not 32-bit access. This bit is always RAZ. It indicates that a 32-bit access is needed to write the key to the OS Lock Access Register.</p>
            <h4 id="OSLK">OSLK, bit [1]
              </h4>
              <p>OS Lock Status. The possible values are:</p>
            <table class="valuetable"><tr><th>OSLK</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>OS lock unlocked.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>OS lock locked.</p>
                </td></tr></table>
              <p>The OS lock is locked and unlocked by writing to the OS Lock Access Register.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">1</span>.</p><h4 id="OSLM[0]">OSLM[0], bit [0]
              </h4>
              <p>OS lock model implemented. Identifies the form of OS save and restore mechanism implemented. In ARMv8 these bits are as follows:</p>
            <table class="valuetable"><tr><th>OSLM</th><th>Meaning</th></tr><tr><td class="bitfield">10</td><td>
                  <p>OS lock implemented. DBGOSSRR not implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            <h2>Accessing the OSLSR_EL1</h2><p>To access the OSLSR_EL1:</p><p class="asm-code">MRS &lt;Xt&gt;, OSLSR_EL1 ; Read OSLSR_EL1 into Xt</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>10</td><td>000</td><td>0001</td><td>0001</td><td>100</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
