INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week5/statedigram_2/SM2/SM2.srcs/sources_1/new/SM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week5/statedigram_2/SM2/SM2.srcs/sim_1/new/SM2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SM2_tb
