// Seed: 638157444
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  reg id_2;
  logic id_3, id_4;
  assign id_2 = 1;
  initial begin
    id_2 <= 1 && id_3 && id_2 == 1;
  end
endmodule
