verilog work "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/MiniHardwareProject/work/planAhead/MiniHardwareProject/MiniHardwareProject.srcs/sources_1/imports/verilog/edge_detector_3.v"
verilog work "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/MiniHardwareProject/work/planAhead/MiniHardwareProject/MiniHardwareProject.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/MiniHardwareProject/work/planAhead/MiniHardwareProject/MiniHardwareProject.srcs/sources_1/imports/verilog/AdderInput_2.v"
verilog work "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/MiniHardwareProject/work/planAhead/MiniHardwareProject/MiniHardwareProject.srcs/sources_1/imports/verilog/mojo_top_0.v"
