
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098508                       # Number of seconds simulated
sim_ticks                                 98508217746                       # Number of ticks simulated
final_tick                               611117420634                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 160309                       # Simulator instruction rate (inst/s)
host_op_rate                                   200804                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1837920                       # Simulator tick rate (ticks/s)
host_mem_usage                               67370460                       # Number of bytes of host memory used
host_seconds                                 53597.67                       # Real time elapsed on the host
sim_insts                                  8592185812                       # Number of instructions simulated
sim_ops                                   10762633162                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3265280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3254656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       983680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       983424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       750592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       983680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       750720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       983680                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11998208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           42496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4128512                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4128512                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25510                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        25427                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7685                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7683                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         5864                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         7685                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         5865                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         7685                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 93736                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           32254                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                32254                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33147285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33039436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        55874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9985766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        54574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9983167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        53275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7619588                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        55874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9985766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        53275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7620887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        55874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9985766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               121799057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50676                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51975                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        55874                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        54574                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        53275                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        55874                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        53275                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        55874                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             431395                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41910331                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41910331                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41910331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33147285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33039436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        55874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9985766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        54574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9983167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        53275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7619588                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        55874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9985766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        53275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7620887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        55874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9985766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              163709388                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               236230739                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17544554                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15831203                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       919550                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6620592                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6276961                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          970089                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40833                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186078153                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110335617                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17544554                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7247050                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21822312                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2888220                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      12157435                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10678142                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       923980                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222003579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.583037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.900897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200181267     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          779000      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1594808      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          670932      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3629000      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3229849      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          626960      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1306289      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9985474      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222003579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074269                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.467067                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184831550                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     13415528                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21742425                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        68884                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1945186                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1539995                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          493                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129375025                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2736                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1945186                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       185034857                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       11781231                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       976612                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21624821                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       640866                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129307144                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          199                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        288932                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       226585                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         5173                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151798938                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609037918                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609037918                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17076074                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15025                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7589                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1566282                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30516812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15438999                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       141020                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       750456                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         129059386                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15069                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124106103                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        67877                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9905774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23736071                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           90                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222003579                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.559027                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.354480                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177746998     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13339605      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10901282      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4706922      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5938351      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5709846      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3243583      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       256900      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       160092      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222003579                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314310     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2425395     86.31%     97.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        70375      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77847628     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1083993      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29763359     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15403691     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124106103                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.525360                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2810080                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022643                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    473093742                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138983455                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123053575                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126916183                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223233                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1168769                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          476                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3235                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        93663                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        10970                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1945186                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       11372913                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       185868                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129074534                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30516812                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15438999                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7591                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        123754                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           98                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3235                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       536301                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       541790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1078091                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123242034                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29664116                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       864069                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45066342                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16148664                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402226                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521702                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123056914                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123053575                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66458194                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        131013908                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520904                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507261                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11572077                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       939709                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    220058393                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534024                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.356266                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177394496     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15605763      7.09%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7308488      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7214895      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1972810      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8342869      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       625898      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457421      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1135753      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    220058393                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1135753                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           348010786                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          260122270                       # The number of ROB writes
system.switch_cpus0.timesIdled                4049173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               14227160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.362307                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.362307                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.423315                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.423315                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609300890                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142891258                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154081429                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus1.numCycles               236230739                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        17498520                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15789238                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       921202                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      6786584                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         6270124                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          968351                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        40919                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    185693889                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             110031818                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           17498520                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      7238475                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21769479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        2884485                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      12322878                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10659359                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       925573                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    221726367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.582198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.899456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199956888     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          779422      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1589276      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          670208      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3622073      1.63%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3224543      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          630423      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1301816      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9951718      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    221726367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074074                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.465781                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       184455771                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     13572397                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21689588                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        68974                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       1939631                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1536053                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          490                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     129027579                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2733                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       1939631                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       184657159                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       11934318                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       979450                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21573453                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       642350                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     128958891                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          240                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        289078                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       224404                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        10061                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    151395688                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    607398659                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    607398659                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    134362433                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        17033249                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        14974                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         7559                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1558109                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     30445071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     15400496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       139890                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       744528                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         128711736                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        15019                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        123805176                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        68228                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      9844384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     23503883                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           80                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    221726367                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.558369                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.353610                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    177555827     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     13329819      6.01%     86.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10879828      4.91%     91.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      4698129      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5917600      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5695378      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3234286      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       255692      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       159808      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    221726367                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         312989     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2419099     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        70320      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     77662924     62.73%     62.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1079977      0.87%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7412      0.01%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     29690328     23.98%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     15364535     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     123805176                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.524086                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            2802408                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022636                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    472207355                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    138574366                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    122752124                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126607584                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       223056                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1175296                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          472                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3233                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        96098                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        10938                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       1939631                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       11525563                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       184468                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    128726841                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1220                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     30445071                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     15400496                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7561                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        122394                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          116                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3233                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       539557                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       539753                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1079310                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    122940567                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     29590381                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       864609                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   86                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            44953185                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16109246                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          15362804                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520426                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             122755436                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            122752124                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         66299934                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        130692875                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519628                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507296                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99732928                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117202308                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     11538225                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        14939                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       941527                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    219786736                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533255                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.355342                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    177229634     80.64%     80.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15571040      7.08%     87.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7291783      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      7194653      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      1966306      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      8320502      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       625184      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       456167      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1131467      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    219786736                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99732928                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117202308                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              44574165                       # Number of memory references committed
system.switch_cpus1.commit.loads             29269772                       # Number of loads committed
system.switch_cpus1.commit.membars               7458                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15477302                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104220669                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1135144                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1131467                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           347395503                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          259420891                       # The number of ROB writes
system.switch_cpus1.timesIdled                4044670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               14504372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99732928                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117202308                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99732928                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.368633                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.368633                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.422184                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.422184                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       607817202                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      142547069                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153667556                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         14916                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus2.numCycles               236230739                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19216495                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15724837                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1876972                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7873532                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7556040                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1980568                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85099                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    184924458                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             107488459                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19216495                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9536608                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             22425934                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5132531                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4967480                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          456                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         11315947                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1878805                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    215549518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.954525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       193123584     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1039022      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1652566      0.77%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2248747      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2315340      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1956381      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1098666      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1631947      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10483265      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    215549518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081346                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.455015                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       183028115                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6880476                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         22384120                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        25995                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3230809                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3162191                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          370                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     131913881                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1953                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3230809                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       183527925                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1340932                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4376483                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21916133                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1157233                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     131869896                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          163                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        167877                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       498818                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    183974269                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    613497308                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    613497308                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159381960                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        24592283                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32538                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16869                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3421502                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12350078                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6685721                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        78696                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1602975                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         131717976                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32654                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        125024175                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17032                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     14680603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     35198480                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1056                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    215549518                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580025                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.271207                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    162658196     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21741111     10.09%     85.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11006564      5.11%     90.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8316044      3.86%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6545197      3.04%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2650260      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1650637      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       866178      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       115331      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    215549518                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          23973     11.38%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         79888     37.93%     49.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       106774     50.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    105156856     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1868817      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15666      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11317746      9.05%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6665090      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     125024175                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.529246                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             210635                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001685                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    465825529                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    146431745                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    123156946                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     125234810                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       256799                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1996323                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          516                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        99074                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3230809                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1065562                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       112407                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    131750762                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         7309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12350078                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6685721                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16872                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         94697                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          516                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1088463                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1060629                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2149092                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    123305992                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10650503                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1718177                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            17315335                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17516794                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6664832                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521973                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             123157155                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            123156946                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         70700404                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        190579581                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.521342                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370976                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92909162                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114323308                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     17427460                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1900643                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    212318709                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538451                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386989                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    165413832     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23254666     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8780546      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4182006      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3535419      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2017103      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1773381      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       799993      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2561763      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    212318709                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92909162                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114323308                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16940402                       # Number of memory references committed
system.switch_cpus2.commit.loads             10353755                       # Number of loads committed
system.switch_cpus2.commit.membars              15764                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16485550                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103003962                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2354163                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2561763                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           341507077                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          266732415                       # The number of ROB writes
system.switch_cpus2.timesIdled                2803036                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20681221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92909162                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114323308                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92909162                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.542599                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.542599                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393298                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393298                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       554928591                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      171546930                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      122261937                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31570                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus3.numCycles               236230733                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19191911                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15702721                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1873525                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7959427                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7556845                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1982656                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85148                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    184841825                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             107318920                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19191911                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9539501                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             22399173                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5105949                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4999962                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11306551                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1874979                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    215449000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       193049827     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1039596      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1655266      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2247634      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2310683      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1957204      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1100398      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1631273      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10457119      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    215449000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081242                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454297                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       182947830                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6910198                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         22357864                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25424                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3207681                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3159634                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          362                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     131698184                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1884                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3207681                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       183447086                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1352752                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4395962                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         21889949                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1155567                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     131653670                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          142                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        167919                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       497880                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    183693577                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    612470159                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    612470159                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    159366488                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        24327089                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        32735                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17069                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3418420                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12324766                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6680101                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        78611                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1618302                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         131505309                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        32849                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        124924163                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17089                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     14479719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     34614577                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1255                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    215449000                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579832                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270829                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    162564685     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21766227     10.10%     85.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11014163      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8297009      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6525811      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2647388      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1652412      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       866513      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       114792      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    215449000                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23823     11.47%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         76855     37.01%     48.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       106999     51.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    105068422     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1864831      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15664      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11316028      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6659218      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     124924163                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528823                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             207677                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    465522092                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    146018389                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    123061346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     125131840                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       253898                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1972023                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          515                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        94105                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3207681                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1077611                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       112126                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    131538288                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         9751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12324766                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6680101                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17071                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         94534                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          515                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1089928                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1053658                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2143586                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    123209994                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10649162                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1714169                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  130                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            17308113                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17508202                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6658951                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521566                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             123061538                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            123061346                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         70639283                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        190354239                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520937                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371094                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     92900094                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    114312157                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     17226145                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31594                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1897204                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    212241319                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538595                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386753                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    165324364     77.89%     77.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23265376     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8777566      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4188017      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3540971      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2024133      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1761806      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       800475      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2558611      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    212241319                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     92900094                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     114312157                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16938739                       # Number of memory references committed
system.switch_cpus3.commit.loads             10352743                       # Number of loads committed
system.switch_cpus3.commit.membars              15762                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16483955                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        102993886                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2353927                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2558611                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           341220373                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          266284335                       # The number of ROB writes
system.switch_cpus3.timesIdled                2798060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               20781733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           92900094                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            114312157                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     92900094                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.542847                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.542847                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.393260                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.393260                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       554536997                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      171416813                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      122085777                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31566                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus4.numCycles               236230739                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21168888                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17626818                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1925336                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8046283                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7743624                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2277602                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        89279                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    184202851                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             116135689                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21168888                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10021226                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24207466                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5359083                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       9169209                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11440006                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1840735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    220995857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       196788391     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1483169      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1869138      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2979746      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1252984      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1605301      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1873722      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          857432      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12285974      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    220995857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089611                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491620                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       183118778                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     10357563                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24092252                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        11451                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3415805                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3220795                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          526                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     141963763                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2190                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3415805                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       183303983                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         592598                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      9247446                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23918402                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       517616                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     141090275                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          125                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         75126                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       360704                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    197055135                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    656110617                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    656110617                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    164901929                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        32153174                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        34138                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        17783                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1816989                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13211938                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6908378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        77361                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1564573                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         137754507                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        34261                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        132162563                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       133200                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16695002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     33989151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1275                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    220995857                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.598032                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.319968                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    164995587     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     25542483     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     10439600      4.72%     90.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5855190      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7926496      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2444427      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2399107      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1291187      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       101780      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    220995857                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         911162     79.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        124371     10.78%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       117791     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    111343542     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1806338      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16354      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12108775      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6887554      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     132162563                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.559464                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1153324                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008727                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    486607507                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    154484406                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    128724698                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     133315887                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        98154                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2494413                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        97811                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3415805                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         450441                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        56650                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    137788775                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       107314                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13211938                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6908378                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        17784                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         49406                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1142950                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1081141                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2224091                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    129861693                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11911648                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2300870                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18798599                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18364524                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6886951                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549724                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             128725095                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            128724698                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         77122431                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        207197699                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.544911                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372217                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     95936311                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    118215491                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19573756                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        32986                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1941770                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    217580052                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.543320                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.363355                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    167544122     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     25358378     11.65%     88.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9209312      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4585543      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4194937      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1760501      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1744247      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       829971      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2353041      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    217580052                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     95936311                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     118215491                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              17528086                       # Number of memory references committed
system.switch_cpus4.commit.loads             10717523                       # Number of loads committed
system.switch_cpus4.commit.membars              16456                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17134702                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        106432766                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2441145                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2353041                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           353015595                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          278994345                       # The number of ROB writes
system.switch_cpus4.timesIdled                2795281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               15234882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           95936311                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            118215491                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     95936311                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.462370                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.462370                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.406113                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.406113                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       584324252                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      179870623                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      131292052                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         32958                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus5.numCycles               236229669                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19206773                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15715500                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1875331                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7895392                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7554265                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1981258                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        84973                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    184878039                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             107415795                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19206773                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9535523                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             22411904                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5122594                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4981820                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles          458                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         11311058                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1877059                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    215495123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.612184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.954072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       193083219     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1038626      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1652186      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2247523      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2312944      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1957604      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1097901      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1631150      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10473970      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    215495123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081306                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.454709                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       182981953                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6894464                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         22370477                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        25703                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3222523                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3161831                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          368                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     131821430                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1929                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3222523                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       183481276                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1351197                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4381826                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         21902756                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1155542                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     131777571                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          173                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        167446                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       498159                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    183855635                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    613052635                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    613052635                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    159359312                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        24496243                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        32623                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        16957                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          3418325                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     12338899                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6683081                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        78610                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1601800                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         131627049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        32740                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        124978668                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17067                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     14599989                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     34968466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1150                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    215495123                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579961                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.271127                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    162616427     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     21739969     10.09%     85.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11008125      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8310929      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6539220      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2647207      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1651867      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       865487      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       115892      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    215495123                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          23965     11.43%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         78858     37.62%     49.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       106788     50.95%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    105117107     84.11%     84.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1866951      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        15663      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     11316783      9.05%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6662164      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     124978668                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.529056                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             209611                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001677                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    465679137                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    146260288                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    123109802                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     125188279                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       254723                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1986567                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          514                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        97365                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3222523                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1076148                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       112320                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    131659921                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         9238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     12338899                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6683081                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        16960                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         94692                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          514                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1088422                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1058507                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2146929                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    123259301                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     10649246                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1719367                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            17311153                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17513349                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6661907                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521777                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             123110011                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            123109802                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         70672141                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        190474645                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521145                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371032                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     92895905                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    114307127                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     17352741                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        31590                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1898998                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    212272600                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.538492                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386992                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    165372487     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23253317     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8778006      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4183706      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3533459      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2018977      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1771413      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       800399      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2560836      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    212272600                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     92895905                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     114307127                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              16938027                       # Number of memory references committed
system.switch_cpus5.commit.loads             10352320                       # Number of loads committed
system.switch_cpus5.commit.membars              15760                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16483263                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        102989363                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2353842                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2560836                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           341370995                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          266542387                       # The number of ROB writes
system.switch_cpus5.timesIdled                2801728                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               20734546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           92895905                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            114307127                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     92895905                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.542950                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.542950                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393244                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393244                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       554727111                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      171482561                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      122184958                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         31562                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus6.numCycles               236230739                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        21167185                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17626220                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1925024                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8177189                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7749395                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2277549                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        89635                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    184240139                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             116124837                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           21167185                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10026944                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24206813                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5351352                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       9147027                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles          529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines         11440486                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1840369                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    221003436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.017201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       196796623     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1484173      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1875191      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2982641      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1247938      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1603759      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1873492      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          856910      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12282709      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    221003436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089604                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491574                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       183157830                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     10334021                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24091821                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        11328                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3408428                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3219328                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          486                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     141927417                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2114                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3408428                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       183342758                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         591394                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      9226530                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23918259                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       516060                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     141053087                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          127                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         74837                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       359945                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    197035239                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    655950173                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    655950173                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    164959683                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        32075547                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        34401                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        18041                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1813518                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13193572                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6905182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        77210                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1561112                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         137720227                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        34526                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        132165353                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       131362                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16642136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     33794493                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1528                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    221003436                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.598024                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319940                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    164996278     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25549664     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     10444895      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5850507      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7925138      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2441519      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2403118      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1291013      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       101304      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    221003436                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         911482     79.12%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        122619     10.64%     89.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       117861     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    111348940     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1807265      1.37%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16359      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12108658      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6884131      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     132165353                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.559476                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1151962                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008716                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    486617466                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    154397525                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    128730167                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     133317315                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        98078                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2472323                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        92265                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3408428                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         449745                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        56735                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    137754760                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       108127                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13193572                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6905182                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        18042                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         49525                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           57                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1143478                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1077778                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2221256                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    129864651                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11912422                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2300702                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18796005                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18366141                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6883583                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549736                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             128730528                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            128730167                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         77129926                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        207182470                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.544934                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372280                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     95969837                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    118256751                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19498547                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        32998                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1941500                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    217595008                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543472                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.363457                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    167541644     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     25365247     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9211394      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4590880      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4196000      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1763487      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1742937      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       830333      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2353086      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    217595008                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     95969837                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     118256751                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17534164                       # Number of memory references committed
system.switch_cpus6.commit.loads             10721247                       # Number of loads committed
system.switch_cpus6.commit.membars              16462                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17140649                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        106469916                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2441986                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2353086                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           352996557                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          278919054                       # The number of ROB writes
system.switch_cpus6.timesIdled                2794254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               15227303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           95969837                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            118256751                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     95969837                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.461510                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.461510                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.406255                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.406255                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       584354380                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      179891436                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      131280195                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         32970                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus7.numCycles               236230739                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19211799                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15719227                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1874731                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7873751                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7554747                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1982470                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        85155                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    184901695                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             107458918                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19211799                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9537217                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             22419490                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5123696                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4985522                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles          429                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         11312497                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1876563                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    215531726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.954220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       193112236     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1039735      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1652285      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2247713      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2312419      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1957940      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1101094      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1632248      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10476056      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    215531726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081326                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454890                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       183007020                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6896673                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         22378328                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        25490                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3224212                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3163081                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          369                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     131866600                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1922                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3224212                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       183505890                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1352000                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4383504                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         21910966                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1155151                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     131823427                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          159                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        167583                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       497774                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    183920116                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    613274965                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    613274965                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    159403163                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        24516915                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        32594                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        16923                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3415817                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12338370                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6685994                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        78564                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1601822                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         131673884                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        32710                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        125015068                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        17135                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     14615950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     35020854                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    215531726                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580031                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.271244                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    162641258     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21745068     10.09%     85.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11006482      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8313489      3.86%     94.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6542467      3.04%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2649197      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1651694      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       866016      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       116055      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    215531726                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          23981     11.46%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         78419     37.48%     48.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       106819     51.06%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    105145690     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1868718      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15668      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11319852      9.05%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6665140      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     125015068                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.529207                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             209219                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001674                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    465788211                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    146323060                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    123148853                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     125224287                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       256257                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1983233                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          520                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        98473                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3224212                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1077253                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       112270                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    131706726                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         6711                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12338370                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6685994                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        16926                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         94629                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          520                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1088000                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1058047                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2146047                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    123297859                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10652263                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1717204                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            17317143                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17517651                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6664880                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521938                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             123149066                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            123148853                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         70692291                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        190524544                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521307                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371040                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     92921493                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    114338492                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     17368244                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        31602                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1898408                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    212307514                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538551                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.387019                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    165393827     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23259170     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8780579      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4186639      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3533765      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2020792      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1771354      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       800001      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2561387      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    212307514                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     92921493                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     114338492                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16942658                       # Number of memory references committed
system.switch_cpus7.commit.loads             10355137                       # Number of loads committed
system.switch_cpus7.commit.membars              15766                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16487734                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        103017646                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2354475                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2561387                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           341452226                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          266637750                       # The number of ROB writes
system.switch_cpus7.timesIdled                2800013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               20699013                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           92921493                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            114338492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     92921493                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.542262                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.542262                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393351                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393351                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       554905932                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      171535042                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      122233929                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         31574                       # number of misc regfile writes
system.l20.replacements                         25549                       # number of replacements
system.l20.tagsinuse                      4095.909096                       # Cycle average of tags in use
system.l20.total_refs                          375505                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29645                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.666723                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.104612                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.712371                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3349.789504                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           731.302609                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002467                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001150                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.817820                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.178541                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46559                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46560                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18899                       # number of Writeback hits
system.l20.Writeback_hits::total                18899                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           68                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   68                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46627                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46628                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46627                       # number of overall hits
system.l20.overall_hits::total                  46628                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25509                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25548                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25510                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25549                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25510                       # number of overall misses
system.l20.overall_misses::total                25549                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     37978414                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  13263038989                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    13301017403                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       438005                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       438005                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     37978414                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  13263476994                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     13301455408                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     37978414                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  13263476994                       # number of overall miss cycles
system.l20.overall_miss_latency::total    13301455408                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72068                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72108                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18899                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18899                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               69                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72137                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72177                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72137                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72177                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.353957                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.354302                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.014493                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.014493                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.353633                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.353977                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.353633                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.353977                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 973805.487179                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519935.669332                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 520628.518984                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       438005                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       438005                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 973805.487179                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519932.457624                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 520625.285060                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 973805.487179                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519932.457624                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 520625.285060                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4668                       # number of writebacks
system.l20.writebacks::total                     4668                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25509                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25548                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25510                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25549                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25510                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25549                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     35177674                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  11430758489                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  11465936163                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       366205                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       366205                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     35177674                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  11431124694                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  11466302368                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     35177674                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  11431124694                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  11466302368                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.353957                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.354302                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.014493                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.353633                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.353977                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.353633                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.353977                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 901991.641026                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 448106.883414                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 448799.755871                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       366205                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       366205                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 901991.641026                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 448103.672834                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 448796.523073                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 901991.641026                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 448103.672834                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 448796.523073                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         25467                       # number of replacements
system.l21.tagsinuse                      4095.908506                       # Cycle average of tags in use
system.l21.total_refs                          375315                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29563                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.695430                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.104032                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.985961                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3350.438976                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           730.379536                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002467                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001217                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.817978                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.178315                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        46398                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  46399                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           18870                       # number of Writeback hits
system.l21.Writeback_hits::total                18870                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           69                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   69                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        46467                       # number of demand (read+write) hits
system.l21.demand_hits::total                   46468                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        46467                       # number of overall hits
system.l21.overall_hits::total                  46468                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        25426                       # number of ReadReq misses
system.l21.ReadReq_misses::total                25466                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        25427                       # number of demand (read+write) misses
system.l21.demand_misses::total                 25467                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        25427                       # number of overall misses
system.l21.overall_misses::total                25467                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     33931821                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  13541412339                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    13575344160                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       302025                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       302025                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     33931821                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  13541714364                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     13575646185                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     33931821                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  13541714364                       # number of overall miss cycles
system.l21.overall_miss_latency::total    13575646185                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71824                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71865                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        18870                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            18870                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           70                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               70                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71894                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71935                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71894                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71935                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.354004                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.354359                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.014286                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.014286                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.353673                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.354028                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.353673                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.354028                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 848295.525000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 532581.308070                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 533077.207257                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       302025                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       302025                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 848295.525000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 532572.240689                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 533068.134645                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 848295.525000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 532572.240689                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 533068.134645                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4655                       # number of writebacks
system.l21.writebacks::total                     4655                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        25426                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           25466                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        25427                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            25467                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        25427                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           25467                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     31044071                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  11712382013                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  11743426084                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       229475                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       229475                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     31044071                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  11712611488                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  11743655559                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     31044071                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  11712611488                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  11743655559                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.354004                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.354359                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.014286                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.014286                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.353673                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.354028                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.353673                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.354028                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 776101.775000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 460645.874813                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 461141.368256                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       229475                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       229475                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 776101.775000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 460636.783262                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 461132.271528                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 776101.775000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 460636.783262                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 461132.271528                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7730                       # number of replacements
system.l22.tagsinuse                      4095.361578                       # Cycle average of tags in use
system.l22.total_refs                          292738                       # Total number of references to valid blocks.
system.l22.sampled_refs                         11826                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.753763                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.914887                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.024539                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2402.457240                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1598.964912                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019266                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003668                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.586537                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.390372                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        29904                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29906                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9212                       # number of Writeback hits
system.l22.Writeback_hits::total                 9212                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          143                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  143                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        30047                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30049                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        30047                       # number of overall hits
system.l22.overall_hits::total                  30049                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7685                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7728                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7685                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7728                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7685                       # number of overall misses
system.l22.overall_misses::total                 7728                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     52626208                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3422072855                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3474699063                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     52626208                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3422072855                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3474699063                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     52626208                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3422072855                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3474699063                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        37589                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              37634                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9212                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9212                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          143                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              143                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        37732                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               37777                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        37732                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              37777                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.204448                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.205346                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.203673                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.204569                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.203673                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.204569                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1223865.302326                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 445292.499024                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 449624.619953                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1223865.302326                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 445292.499024                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 449624.619953                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1223865.302326                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 445292.499024                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 449624.619953                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4004                       # number of writebacks
system.l22.writebacks::total                     4004                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7685                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7728                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7685                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7728                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7685                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7728                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     49538808                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2870136491                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2919675299                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     49538808                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2870136491                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2919675299                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     49538808                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2870136491                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2919675299                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.204448                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.205346                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.203673                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.204569                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.203673                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.204569                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1152065.302326                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 373472.542746                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 377804.774715                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1152065.302326                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 373472.542746                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 377804.774715                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1152065.302326                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 373472.542746                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 377804.774715                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          7727                       # number of replacements
system.l23.tagsinuse                      4095.381364                       # Cycle average of tags in use
system.l23.total_refs                          292737                       # Total number of references to valid blocks.
system.l23.sampled_refs                         11823                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.759959                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.934715                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.540705                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2401.207077                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1600.698868                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019271                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003550                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.586232                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.390796                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        29905                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29907                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9210                       # number of Writeback hits
system.l23.Writeback_hits::total                 9210                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          139                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  139                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        30044                       # number of demand (read+write) hits
system.l23.demand_hits::total                   30046                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        30044                       # number of overall hits
system.l23.overall_hits::total                  30046                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         7683                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 7725                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         7683                       # number of demand (read+write) misses
system.l23.demand_misses::total                  7725                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         7683                       # number of overall misses
system.l23.overall_misses::total                 7725                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     36027386                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3496778916                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3532806302                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     36027386                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3496778916                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3532806302                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     36027386                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3496778916                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3532806302                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        37588                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              37632                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9210                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9210                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          139                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              139                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        37727                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               37771                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        37727                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              37771                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.204400                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.205277                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.203647                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.204522                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.203647                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.204522                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 857794.904762                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 455131.968762                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 457321.204142                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 857794.904762                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 455131.968762                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 457321.204142                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 857794.904762                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 455131.968762                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 457321.204142                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4004                       # number of writebacks
system.l23.writebacks::total                     4004                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         7683                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            7725                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         7683                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             7725                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         7683                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            7725                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     33011213                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2944725151                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2977736364                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     33011213                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2944725151                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2977736364                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     33011213                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2944725151                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2977736364                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.204400                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.205277                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.203647                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.204522                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.203647                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.204522                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 785981.261905                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 383278.036054                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 385467.490485                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 785981.261905                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 383278.036054                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 385467.490485                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 785981.261905                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 383278.036054                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 385467.490485                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          5905                       # number of replacements
system.l24.tagsinuse                      4095.214176                       # Cycle average of tags in use
system.l24.total_refs                          278842                       # Total number of references to valid blocks.
system.l24.sampled_refs                         10001                       # Sample count of references to valid blocks.
system.l24.avg_refs                         27.881412                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          121.087009                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    19.632625                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2189.353980                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1765.140563                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.004793                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.534510                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.430943                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999808                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        27816                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  27818                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            8812                       # number of Writeback hits
system.l24.Writeback_hits::total                 8812                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          192                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  192                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        28008                       # number of demand (read+write) hits
system.l24.demand_hits::total                   28010                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        28008                       # number of overall hits
system.l24.overall_hits::total                  28010                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         5864                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 5905                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         5864                       # number of demand (read+write) misses
system.l24.demand_misses::total                  5905                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         5864                       # number of overall misses
system.l24.overall_misses::total                 5905                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     56789022                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   2688097726                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     2744886748                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     56789022                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   2688097726                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      2744886748                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     56789022                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   2688097726                       # number of overall miss cycles
system.l24.overall_miss_latency::total     2744886748                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        33680                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              33723                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         8812                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             8812                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          192                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              192                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        33872                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               33915                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        33872                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              33915                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.174109                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.175103                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.173122                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.174112                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.173122                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.174112                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1385098.097561                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 458406.842769                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 464841.108891                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1385098.097561                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 458406.842769                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 464841.108891                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1385098.097561                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 458406.842769                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 464841.108891                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                3457                       # number of writebacks
system.l24.writebacks::total                     3457                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         5864                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            5905                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         5864                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             5905                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         5864                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            5905                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     53843843                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   2266853056                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   2320696899                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     53843843                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   2266853056                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   2320696899                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     53843843                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   2266853056                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   2320696899                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.174109                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.175103                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.173122                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.174112                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.173122                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.174112                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1313264.463415                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 386571.121419                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 393005.402032                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1313264.463415                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 386571.121419                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 393005.402032                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1313264.463415                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 386571.121419                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 393005.402032                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          7730                       # number of replacements
system.l25.tagsinuse                      4095.361354                       # Cycle average of tags in use
system.l25.total_refs                          292729                       # Total number of references to valid blocks.
system.l25.sampled_refs                         11826                       # Sample count of references to valid blocks.
system.l25.avg_refs                         24.753002                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.914703                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    15.024895                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2402.424637                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1598.997118                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019266                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003668                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.586529                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.390380                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        29898                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  29900                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            9209                       # number of Writeback hits
system.l25.Writeback_hits::total                 9209                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          143                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  143                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        30041                       # number of demand (read+write) hits
system.l25.demand_hits::total                   30043                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        30041                       # number of overall hits
system.l25.overall_hits::total                  30043                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           43                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         7686                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 7729                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           43                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         7686                       # number of demand (read+write) misses
system.l25.demand_misses::total                  7729                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           43                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         7686                       # number of overall misses
system.l25.overall_misses::total                 7729                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     50141565                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   3465368748                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     3515510313                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     50141565                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   3465368748                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      3515510313                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     50141565                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   3465368748                       # number of overall miss cycles
system.l25.overall_miss_latency::total     3515510313                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           45                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        37584                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              37629                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         9209                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             9209                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          143                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              143                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           45                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        37727                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               37772                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           45                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        37727                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              37772                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.204502                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.205400                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.203727                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.204622                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.203727                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.204622                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1166082.906977                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 450867.648712                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 454846.721827                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1166082.906977                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 450867.648712                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 454846.721827                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1166082.906977                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 450867.648712                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 454846.721827                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4004                       # number of writebacks
system.l25.writebacks::total                     4004                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         7685                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            7728                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         7685                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             7728                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         7685                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            7728                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     47054165                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2912988696                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2960042861                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     47054165                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2912988696                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2960042861                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     47054165                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2912988696                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2960042861                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.204475                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.205374                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.203700                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.204596                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.203700                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.204596                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1094282.906977                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 379048.626675                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 383028.320523                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1094282.906977                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 379048.626675                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 383028.320523                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1094282.906977                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 379048.626675                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 383028.320523                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          5906                       # number of replacements
system.l26.tagsinuse                      4095.215427                       # Cycle average of tags in use
system.l26.total_refs                          278825                       # Total number of references to valid blocks.
system.l26.sampled_refs                         10002                       # Sample count of references to valid blocks.
system.l26.avg_refs                         27.876925                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          121.087652                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    19.627461                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2189.424425                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1765.075889                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.004792                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.534527                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.430927                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999808                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        27805                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  27807                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            8806                       # number of Writeback hits
system.l26.Writeback_hits::total                 8806                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          192                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  192                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        27997                       # number of demand (read+write) hits
system.l26.demand_hits::total                   27999                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        27997                       # number of overall hits
system.l26.overall_hits::total                  27999                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         5865                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 5906                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         5865                       # number of demand (read+write) misses
system.l26.demand_misses::total                  5906                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         5865                       # number of overall misses
system.l26.overall_misses::total                 5906                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     58250464                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   2672514553                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     2730765017                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     58250464                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   2672514553                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      2730765017                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     58250464                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   2672514553                       # number of overall miss cycles
system.l26.overall_miss_latency::total     2730765017                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           43                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        33670                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              33713                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         8806                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             8806                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          192                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              192                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           43                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        33862                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               33905                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           43                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        33862                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              33905                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.174191                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.175185                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.173203                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.174193                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.173203                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.174193                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1420743.024390                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 455671.705541                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 462371.320183                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1420743.024390                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 455671.705541                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 462371.320183                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1420743.024390                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 455671.705541                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 462371.320183                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                3458                       # number of writebacks
system.l26.writebacks::total                     3458                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         5865                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            5906                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         5865                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             5906                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         5865                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            5906                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     55306549                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   2251086752                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   2306393301                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     55306549                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   2251086752                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   2306393301                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     55306549                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   2251086752                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   2306393301                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.174191                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.175185                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.173203                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.174193                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.173203                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.174193                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1348940.219512                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 383817.008014                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 390516.982899                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1348940.219512                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 383817.008014                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 390516.982899                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1348940.219512                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 383817.008014                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 390516.982899                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          7730                       # number of replacements
system.l27.tagsinuse                      4095.358032                       # Cycle average of tags in use
system.l27.total_refs                          292741                       # Total number of references to valid blocks.
system.l27.sampled_refs                         11826                       # Sample count of references to valid blocks.
system.l27.avg_refs                         24.754017                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.911079                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    15.024183                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2402.475664                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1598.947105                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019265                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003668                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.586542                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.390368                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999843                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        29907                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  29909                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            9212                       # number of Writeback hits
system.l27.Writeback_hits::total                 9212                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          144                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  144                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        30051                       # number of demand (read+write) hits
system.l27.demand_hits::total                   30053                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        30051                       # number of overall hits
system.l27.overall_hits::total                  30053                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           43                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         7686                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 7729                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         7686                       # number of demand (read+write) misses
system.l27.demand_misses::total                  7729                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         7686                       # number of overall misses
system.l27.overall_misses::total                 7729                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     51715870                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3445716543                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3497432413                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     51715870                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3445716543                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3497432413                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     51715870                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3445716543                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3497432413                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           45                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        37593                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              37638                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         9212                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             9212                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          144                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              144                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           45                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        37737                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               37782                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           45                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        37737                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              37782                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.204453                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.205351                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.203673                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.204568                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.203673                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.204568                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1202694.651163                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 448310.765418                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 452507.751714                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1202694.651163                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 448310.765418                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 452507.751714                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1202694.651163                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 448310.765418                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 452507.751714                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4004                       # number of writebacks
system.l27.writebacks::total                     4004                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         7685                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            7728                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         7685                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             7728                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         7685                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            7728                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     48627671                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   2893361851                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   2941989522                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     48627671                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   2893361851                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   2941989522                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     48627671                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   2893361851                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   2941989522                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.204426                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.205324                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.203646                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.204542                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.203646                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.204542                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1130876.069767                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 376494.710605                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 380692.225932                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1130876.069767                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 376494.710605                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 380692.225932                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1130876.069767                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 376494.710605                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 380692.225932                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.344682                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010685979                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1733595.161235                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.213496                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   540.131186                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061240                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865595                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926834                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10678089                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10678089                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10678089                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10678089                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10678089                       # number of overall hits
system.cpu0.icache.overall_hits::total       10678089                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     49651223                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     49651223                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     49651223                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     49651223                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     49651223                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     49651223                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10678142                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10678142                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10678142                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10678142                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10678142                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10678142                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 936815.528302                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 936815.528302                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 936815.528302                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 936815.528302                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 936815.528302                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 936815.528302                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     38383393                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38383393                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     38383393                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38383393                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     38383393                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38383393                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 959584.825000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 959584.825000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 959584.825000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 959584.825000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 959584.825000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 959584.825000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72137                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432104833                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72393                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               5968.875900                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.879051                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.120949                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437028                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562972                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27990737                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27990737                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329901                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329901                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7491                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7491                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43320638                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43320638                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43320638                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43320638                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       259661                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       259661                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          250                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          250                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       259911                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        259911                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       259911                       # number of overall misses
system.cpu0.dcache.overall_misses::total       259911                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  64835561010                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  64835561010                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     27060726                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     27060726                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  64862621736                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  64862621736                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  64862621736                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  64862621736                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28250398                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28250398                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43580549                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43580549                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43580549                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43580549                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009191                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005964                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005964                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005964                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005964                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 249693.103739                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 249693.103739                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 108242.904000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 108242.904000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 249557.047359                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 249557.047359                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 249557.047359                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 249557.047359                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18899                       # number of writebacks
system.cpu0.dcache.writebacks::total            18899                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       187593                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       187593                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          181                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       187774                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       187774                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       187774                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       187774                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72068                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72068                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72137                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72137                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72137                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72137                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16662483063                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16662483063                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5166065                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5166065                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16667649128                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16667649128                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16667649128                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16667649128                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 231205.015583                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 231205.015583                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74870.507246                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74870.507246                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 231055.479546                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 231055.479546                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 231055.479546                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 231055.479546                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               580.152510                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010667198                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1730594.517123                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.122682                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.029828                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062697                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867035                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.929732                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10659308                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10659308                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10659308                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10659308                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10659308                       # number of overall hits
system.cpu1.icache.overall_hits::total       10659308                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     42439857                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     42439857                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     42439857                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     42439857                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     42439857                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     42439857                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10659359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10659359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10659359                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10659359                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10659359                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10659359                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 832154.058824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 832154.058824                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 832154.058824                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 832154.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 832154.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 832154.058824                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     34374490                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     34374490                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     34374490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     34374490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     34374490                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     34374490                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 838402.195122                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 838402.195122                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 838402.195122                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 838402.195122                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 838402.195122                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 838402.195122                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71894                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               431995630                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72150                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5987.465419                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.879637                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.120363                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437030                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562970                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     27922460                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27922460                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     15289010                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15289010                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7476                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7476                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7458                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7458                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     43211470                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43211470                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     43211470                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43211470                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       257612                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       257612                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          243                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          243                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       257855                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        257855                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       257855                       # number of overall misses
system.cpu1.dcache.overall_misses::total       257855                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  65548679785                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  65548679785                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     24997699                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     24997699                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  65573677484                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  65573677484                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  65573677484                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  65573677484                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     28180072                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     28180072                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     15289253                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15289253                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7458                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7458                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     43469325                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     43469325                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     43469325                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     43469325                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009142                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009142                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000016                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005932                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005932                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005932                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005932                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 254447.307521                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 254447.307521                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 102871.189300                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102871.189300                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 254304.463687                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 254304.463687                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 254304.463687                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 254304.463687                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18870                       # number of writebacks
system.cpu1.dcache.writebacks::total            18870                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       185788                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       185788                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          173                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          173                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       185961                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       185961                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       185961                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       185961                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71824                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71824                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           70                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71894                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71894                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71894                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71894                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  16928777001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16928777001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5076810                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5076810                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  16933853811                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  16933853811                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  16933853811                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  16933853811                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001654                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001654                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001654                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001654                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 235698.053589                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 235698.053589                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 72525.857143                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72525.857143                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 235539.180057                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 235539.180057                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 235539.180057                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 235539.180057                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               519.008691                       # Cycle average of tags in use
system.cpu2.icache.total_refs               981766253                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1888012.025000                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    44.008691                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.070527                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.831745                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11315891                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11315891                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11315891                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11315891                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11315891                       # number of overall hits
system.cpu2.icache.overall_hits::total       11315891                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     58376625                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     58376625                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     58376625                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     58376625                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     58376625                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     58376625                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11315946                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11315946                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11315946                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11315946                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11315946                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11315946                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1061393.181818                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1061393.181818                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1061393.181818                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1061393.181818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1061393.181818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1061393.181818                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       200212                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       200212                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     53149968                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     53149968                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     53149968                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     53149968                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     53149968                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     53149968                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1181110.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1181110.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1181110.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1181110.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1181110.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1181110.400000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 37732                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               160985508                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37988                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4237.798989                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.786785                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.213215                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.913230                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.086770                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7786125                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7786125                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6555524                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6555524                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16757                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16757                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15785                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15785                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14341649                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14341649                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14341649                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14341649                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120625                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120625                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          846                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          846                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       121471                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        121471                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       121471                       # number of overall misses
system.cpu2.dcache.overall_misses::total       121471                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  21966013772                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21966013772                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     71063045                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     71063045                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  22037076817                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22037076817                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  22037076817                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22037076817                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7906750                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7906750                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6556370                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6556370                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15785                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15785                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14463120                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14463120                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14463120                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14463120                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015256                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015256                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008399                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008399                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 182101.668576                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 182101.668576                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83998.871158                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83998.871158                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 181418.419351                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 181418.419351                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 181418.419351                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 181418.419351                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9212                       # number of writebacks
system.cpu2.dcache.writebacks::total             9212                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        83036                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        83036                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          703                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          703                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83739                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83739                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83739                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83739                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        37589                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        37589                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          143                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        37732                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        37732                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        37732                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        37732                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5433821452                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5433821452                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9225546                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9225546                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5443046998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5443046998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5443046998                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5443046998                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004754                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004754                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002609                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002609                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002609                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002609                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 144558.819123                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 144558.819123                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64514.307692                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64514.307692                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 144255.459504                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 144255.459504                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 144255.459504                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 144255.459504                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.110271                       # Cycle average of tags in use
system.cpu3.icache.total_refs               981756863                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1891631.720617                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    43.110271                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.069087                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.830305                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11306501                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11306501                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11306501                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11306501                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11306501                       # number of overall hits
system.cpu3.icache.overall_hits::total       11306501                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     42351811                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     42351811                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     42351811                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     42351811                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     42351811                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     42351811                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11306551                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11306551                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11306551                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11306551                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11306551                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11306551                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 847036.220000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 847036.220000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 847036.220000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 847036.220000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 847036.220000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 847036.220000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     36557218                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36557218                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     36557218                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36557218                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     36557218                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36557218                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 830845.863636                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 830845.863636                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 830845.863636                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 830845.863636                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 830845.863636                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 830845.863636                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 37727                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               160986648                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 37983                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4238.386857                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.789620                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.210380                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913241                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086759                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7787683                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7787683                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6554909                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6554909                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16956                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16956                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15783                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15783                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14342592                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14342592                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14342592                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14342592                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       120660                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       120660                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          814                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          814                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       121474                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        121474                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       121474                       # number of overall misses
system.cpu3.dcache.overall_misses::total       121474                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  22287380457                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22287380457                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     68523721                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     68523721                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  22355904178                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22355904178                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  22355904178                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22355904178                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      7908343                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7908343                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6555723                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6555723                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15783                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15783                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     14464066                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14464066                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     14464066                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14464066                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015257                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015257                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000124                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008398                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008398                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008398                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008398                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 184712.253083                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 184712.253083                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84181.475430                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84181.475430                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 184038.594086                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 184038.594086                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 184038.594086                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 184038.594086                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9210                       # number of writebacks
system.cpu3.dcache.writebacks::total             9210                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        83072                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        83072                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          675                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          675                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        83747                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        83747                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        83747                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        83747                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        37588                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        37588                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          139                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        37727                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        37727                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        37727                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        37727                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5508665094                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5508665094                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      8977007                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      8977007                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5517642101                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5517642101                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5517642101                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5517642101                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002608                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002608                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146553.822869                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 146553.822869                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64582.784173                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64582.784173                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 146251.811726                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 146251.811726                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 146251.811726                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 146251.811726                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               497.211546                       # Cycle average of tags in use
system.cpu4.icache.total_refs               985023510                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1977958.855422                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    42.211546                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.067647                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.796813                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11439949                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11439949                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11439949                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11439949                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11439949                       # number of overall hits
system.cpu4.icache.overall_hits::total       11439949                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           57                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           57                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           57                       # number of overall misses
system.cpu4.icache.overall_misses::total           57                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     79167043                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     79167043                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     79167043                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     79167043                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     79167043                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     79167043                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11440006                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11440006                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11440006                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11440006                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11440006                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11440006                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1388895.491228                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1388895.491228                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1388895.491228                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1388895.491228                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1388895.491228                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1388895.491228                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     57262715                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     57262715                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     57262715                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     57262715                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     57262715                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     57262715                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1331691.046512                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1331691.046512                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1331691.046512                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1331691.046512                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1331691.046512                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1331691.046512                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 33872                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158674245                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 34128                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4649.385988                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.314849                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.685151                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.911386                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.088614                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9120926                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9120926                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6775330                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6775330                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17516                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17516                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16479                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16479                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15896256                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15896256                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15896256                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15896256                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        87174                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        87174                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         1941                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1941                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        89115                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         89115                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        89115                       # number of overall misses
system.cpu4.dcache.overall_misses::total        89115                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  11962553373                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  11962553373                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    125378364                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    125378364                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  12087931737                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  12087931737                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  12087931737                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  12087931737                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9208100                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9208100                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6777271                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6777271                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16479                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16479                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15985371                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15985371                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15985371                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15985371                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009467                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000286                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000286                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005575                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005575                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005575                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005575                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 137226.161160                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 137226.161160                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 64594.726430                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 64594.726430                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 135644.187140                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 135644.187140                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 135644.187140                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 135644.187140                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8812                       # number of writebacks
system.cpu4.dcache.writebacks::total             8812                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        53494                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        53494                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         1749                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1749                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        55243                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        55243                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        55243                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        55243                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        33680                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        33680                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          192                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          192                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        33872                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        33872                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        33872                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        33872                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   4547381028                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   4547381028                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     13988439                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     13988439                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   4561369467                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4561369467                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   4561369467                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4561369467                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002119                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002119                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002119                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002119                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 135017.251425                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 135017.251425                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 72856.453125                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 72856.453125                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 134664.899238                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 134664.899238                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 134664.899238                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 134664.899238                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               519.008725                       # Cycle average of tags in use
system.cpu5.icache.total_refs               981761364                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1888002.623077                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    44.008725                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.070527                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.831745                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11311002                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11311002                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11311002                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11311002                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11311002                       # number of overall hits
system.cpu5.icache.overall_hits::total       11311002                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     55332993                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     55332993                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     55332993                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     55332993                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     55332993                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     55332993                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11311057                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11311057                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11311057                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11311057                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11311057                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11311057                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1006054.418182                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1006054.418182                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1006054.418182                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1006054.418182                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1006054.418182                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1006054.418182                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       201031                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       201031                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           45                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           45                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           45                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     50648183                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     50648183                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     50648183                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     50648183                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     50648183                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     50648183                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1125515.177778                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1125515.177778                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1125515.177778                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1125515.177778                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1125515.177778                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1125515.177778                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 37727                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               160985713                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 37983                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4238.362241                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.786484                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.213516                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.913228                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.086772                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      7787182                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7787182                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6554591                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6554591                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        16842                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        16842                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        15781                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15781                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     14341773                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        14341773                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     14341773                       # number of overall hits
system.cpu5.dcache.overall_hits::total       14341773                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       120639                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       120639                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          846                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          846                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       121485                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        121485                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       121485                       # number of overall misses
system.cpu5.dcache.overall_misses::total       121485                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  22231688412                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  22231688412                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     71157957                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     71157957                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  22302846369                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  22302846369                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  22302846369                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  22302846369                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      7907821                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      7907821                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6555437                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6555437                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        16842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        16842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15781                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15781                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     14463258                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     14463258                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     14463258                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     14463258                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015256                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015256                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000129                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008400                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008400                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008400                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008400                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 184282.764380                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 184282.764380                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84111.060284                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84111.060284                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 183585.186393                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 183585.186393                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 183585.186393                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 183585.186393                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9209                       # number of writebacks
system.cpu5.dcache.writebacks::total             9209                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        83055                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        83055                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          703                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          703                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        83758                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        83758                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        83758                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        83758                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        37584                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        37584                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          143                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        37727                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        37727                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        37727                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        37727                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5476779660                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5476779660                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9234471                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9234471                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5486014131                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5486014131                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5486014131                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5486014131                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002608                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002608                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 145721.042465                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 145721.042465                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64576.720280                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64576.720280                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 145413.473931                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 145413.473931                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 145413.473931                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 145413.473931                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               497.210361                       # Cycle average of tags in use
system.cpu6.icache.total_refs               985023989                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1977959.817269                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    42.210361                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.067645                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.796811                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11440428                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11440428                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11440428                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11440428                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11440428                       # number of overall hits
system.cpu6.icache.overall_hits::total       11440428                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           57                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           57                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           57                       # number of overall misses
system.cpu6.icache.overall_misses::total           57                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     85370987                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     85370987                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     85370987                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     85370987                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     85370987                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     85370987                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11440485                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11440485                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11440485                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11440485                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11440485                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11440485                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1497736.614035                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1497736.614035                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1497736.614035                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1497736.614035                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1497736.614035                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1497736.614035                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       233365                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs       233365                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           43                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           43                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     58778434                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     58778434                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     58778434                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     58778434                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     58778434                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     58778434                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1366940.325581                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1366940.325581                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1366940.325581                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1366940.325581                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1366940.325581                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1366940.325581                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 33862                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158676522                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 34118                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4650.815464                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.308944                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.691056                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911363                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088637                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9120594                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9120594                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6777673                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6777673                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17776                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17776                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16485                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16485                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15898267                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15898267                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15898267                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15898267                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        87186                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        87186                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         1941                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1941                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        89127                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         89127                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        89127                       # number of overall misses
system.cpu6.dcache.overall_misses::total        89127                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  11931357337                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  11931357337                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    125401205                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    125401205                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  12056758542                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  12056758542                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  12056758542                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  12056758542                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9207780                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9207780                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6779614                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6779614                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16485                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16485                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15987394                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15987394                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15987394                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15987394                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009469                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009469                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000286                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000286                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005575                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005575                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005575                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005575                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 136849.463641                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 136849.463641                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 64606.494075                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 64606.494075                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 135276.162577                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 135276.162577                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 135276.162577                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 135276.162577                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8806                       # number of writebacks
system.cpu6.dcache.writebacks::total             8806                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        53516                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        53516                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1749                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1749                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        55265                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        55265                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        55265                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        55265                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        33670                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        33670                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          192                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          192                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        33862                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        33862                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        33862                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        33862                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4531167841                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4531167841                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     13979931                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     13979931                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   4545147772                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4545147772                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   4545147772                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4545147772                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003657                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003657                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002118                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002118                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 134575.819454                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 134575.819454                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72812.140625                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72812.140625                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 134225.614908                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 134225.614908                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 134225.614908                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 134225.614908                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.008649                       # Cycle average of tags in use
system.cpu7.icache.total_refs               981762803                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1888005.390385                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    44.008649                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.070527                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.831745                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11312441                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11312441                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11312441                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11312441                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11312441                       # number of overall hits
system.cpu7.icache.overall_hits::total       11312441                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           55                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           55                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           55                       # number of overall misses
system.cpu7.icache.overall_misses::total           55                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     56979562                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     56979562                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     56979562                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     56979562                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     56979562                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     56979562                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11312496                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11312496                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11312496                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11312496                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11312496                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11312496                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1035992.036364                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1035992.036364                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1035992.036364                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1035992.036364                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1035992.036364                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1035992.036364                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       189045                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       189045                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           45                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           45                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     52218127                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     52218127                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     52218127                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     52218127                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     52218127                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     52218127                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1160402.822222                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1160402.822222                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1160402.822222                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1160402.822222                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1160402.822222                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1160402.822222                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 37737                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               160988345                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 37993                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4237.315953                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.786697                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.213303                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.913229                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.086771                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7788040                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7788040                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6556386                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6556386                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        16815                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        16815                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15787                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15787                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14344426                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14344426                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14344426                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14344426                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       120625                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       120625                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          854                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          854                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       121479                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        121479                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       121479                       # number of overall misses
system.cpu7.dcache.overall_misses::total       121479                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  22132610027                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  22132610027                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     71859713                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     71859713                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  22204469740                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  22204469740                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  22204469740                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  22204469740                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7908665                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7908665                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6557240                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6557240                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        16815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        16815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15787                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15787                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     14465905                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14465905                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     14465905                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14465905                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015252                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015252                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008398                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008398                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008398                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008398                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 183482.777426                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 183482.777426                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84144.862998                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84144.862998                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 182784.429737                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 182784.429737                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 182784.429737                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 182784.429737                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9212                       # number of writebacks
system.cpu7.dcache.writebacks::total             9212                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        83032                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        83032                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          710                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          710                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        83742                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        83742                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        83742                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        83742                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        37593                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        37593                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          144                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        37737                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        37737                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        37737                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        37737                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5457654351                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5457654351                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9290615                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9290615                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5466944966                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5466944966                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5466944966                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5466944966                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002609                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002609                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002609                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002609                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 145177.409385                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 145177.409385                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64518.159722                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64518.159722                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 144869.623075                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 144869.623075                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 144869.623075                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 144869.623075                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
