;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @10, 0
	SPL <127, 100
	MOV -1, <220
	SUB @10, 0
	ADD -0, 900
	SUB -7, <-29
	SUB -7, <-29
	SUB -7, <-29
	SUB @0, @2
	SPL 127, 106
	SUB 0, @20
	MOV -1, <-20
	ADD -0, 102
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <220
	ADD 270, 60
	MOV -67, <-7
	SPL <127, 100
	SUB @121, 106
	SUB @0, @2
	ADD 270, 60
	SUB -7, <-29
	SUB -7, <-420
	SUB -7, <-420
	SPL 127, 106
	ADD @127, 106
	JMZ -7, @-7
	ADD -0, 102
	ADD 270, 60
	ADD 100, 9
	SUB 0, @20
	SUB @127, 100
	SUB @0, @2
	SPL <127, 100
	SUB #72, @200
	ADD 100, 9
	ADD 100, 9
	ADD 0, @20
	ADD 210, 30
	ADD @127, 100
	ADD 0, @20
	DJN -1, @-20
	MOV -1, <-20
	CMP -7, <-420
	SUB 201, 0
