######################################################################
##
## Filename: ip_core_test.fdo
## Created on: Mon Dec 16 10:56:27 中国标准时间 2013
##
##  Auto generated by Project Navigator for Behavioral Simulation
##
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##  You may want to add additional commands to control the simulation
##  in the user specific do file (<module>.udo) which is automatically
##  generated in the project directory and will not be removed on
##  subsequent simulation flows run from Project Navigator.
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##
######################################################################
#
# Create work library
#
vlib work
#
# Compile sources
#
vlog  "../example_5/sum_board/g_p.v"
vlog  "../example_5/sum_board/cla_1.v"
vlog  "../example_5/sum_origin/cla_2.v"
vlog  "../example_5/sum_origin/cla_4.v"
vlog  "../example_5/sum_board/cla_8.v"
vlog  "../example_5/sum_board/cla_16.v"
vlog  "../example_5/sum_board/cla_32.v"
vlog  "../EX7_alu/shifter.v"
vlog  "../EX7_alu/mux4x32.v"
vlog  "../example_5/sum_origin/cla_32_final.v"
vlog  "../EX7_alu/alu_module.v"
vlog  "../ex4/mux24a.v"
vlog  "../cpu_part/regfiles/regfile.v"
vlog  "../cpu_part/pcreg/pcreg.v"
vlog  "../cpu_part/extend/extend.v"
vlog  "extend_5.v"
vlog  "extend_18.v"
vlog  "control.v"
vlog  "ipcore_dir/IMEM_ipcore.v"
vlog  "DMEM.v"
vlog  "CPU.v"
vlog  "cpu_mem_final.v"
vlog  "ip_core_test.v"
vlog  "D:/Xilinx/ISE_DS/ISE//verilog/src/glbl.v"
#
# Call vsim to invoke simulator
#
vsim -voptargs="+acc" -t 1ps  -L xilinxcorelib_ver -L unisims_ver -L secureip -lib work work.ip_core_test glbl
#
# Source the wave do file
#
do {ip_core_test_wave.fdo}
#
# Set the window types
#
view wave
view structure
view signals
#
# Source the user do file
#
do {ip_core_test.udo}
#
# Run simulation for this time
#
run 1000ns
#
# End
#
