 
****************************************
Report : qor
Design : SCC_8LC_decoder
Version: Q-2019.12-SP5-5
Date   : Mon Sep 11 18:05:20 2023
****************************************


  Timing Path Group 'vclk'
  -----------------------------------
  Levels of Logic:              21.00
  Critical Path Length:          0.60
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.60
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1235
  Buf/Inv Cell Count:             220
  Buf Cell Count:                   8
  Inv Cell Count:                 212
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1235
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1144.583988
  Noncombinational Area:     0.000000
  Buf/Inv Area:            103.655999
  Total Buffer Area:            10.92
  Total Inverter Area:          92.74
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1144.583988
  Design Area:            1144.583988


  Design Rules
  -----------------------------------
  Total Number of Nets:          1307
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: SALserver01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.41
  Logic Optimization:                 13.52
  Mapping Optimization:               13.57
  -----------------------------------------
  Overall Compile Time:               56.45
  Overall Compile Wall Clock Time:    57.27

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
